
IR_Fillter_RTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008184  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000124  08008294  08008294  00009294  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080083b8  080083b8  0000a010  2**0
                  CONTENTS
  4 .ARM          00000000  080083b8  080083b8  0000a010  2**0
                  CONTENTS
  5 .preinit_array 00000000  080083b8  080083b8  0000a010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080083b8  080083b8  000093b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080083bc  080083bc  000093bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  080083c0  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002f98  20000010  080083d0  0000a010  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20002fa8  080083d0  0000afa8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e0f4  00000000  00000000  0000a039  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004908  00000000  00000000  0002812d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001d20  00000000  00000000  0002ca38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000016cb  00000000  00000000  0002e758  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c0d4  00000000  00000000  0002fe23  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000228a7  00000000  00000000  0004bef7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a054b  00000000  00000000  0006e79e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010ece9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007ac4  00000000  00000000  0010ed2c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  001167f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000010 	.word	0x20000010
 800012c:	00000000 	.word	0x00000000
 8000130:	0800827c 	.word	0x0800827c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000014 	.word	0x20000014
 800014c:	0800827c 	.word	0x0800827c

08000150 <configureTimerForRunTimeStats>:
unsigned long getRunTimeCounterValue(void);

/* USER CODE BEGIN 1 */
/* Functions needed when configGENERATE_RUN_TIME_STATS is on */
__weak void configureTimerForRunTimeStats(void)
{
 8000150:	b580      	push	{r7, lr}
 8000152:	af00      	add	r7, sp, #0
	ulStatsTimerTicks = 0;
 8000154:	4b03      	ldr	r3, [pc, #12]	@ (8000164 <configureTimerForRunTimeStats+0x14>)
 8000156:	2200      	movs	r2, #0
 8000158:	601a      	str	r2, [r3, #0]
	HAL_TIM_Base_Start_IT(&htim2);
 800015a:	4803      	ldr	r0, [pc, #12]	@ (8000168 <configureTimerForRunTimeStats+0x18>)
 800015c:	f004 f860 	bl	8004220 <HAL_TIM_Base_Start_IT>
}
 8000160:	bf00      	nop
 8000162:	bd80      	pop	{r7, pc}
 8000164:	2000002c 	.word	0x2000002c
 8000168:	20000890 	.word	0x20000890

0800016c <getRunTimeCounterValue>:

__weak unsigned long getRunTimeCounterValue(void)
{
 800016c:	b480      	push	{r7}
 800016e:	af00      	add	r7, sp, #0
return ulStatsTimerTicks;
 8000170:	4b02      	ldr	r3, [pc, #8]	@ (800017c <getRunTimeCounterValue+0x10>)
 8000172:	681b      	ldr	r3, [r3, #0]
}
 8000174:	4618      	mov	r0, r3
 8000176:	46bd      	mov	sp, r7
 8000178:	bc80      	pop	{r7}
 800017a:	4770      	bx	lr
 800017c:	2000002c 	.word	0x2000002c

08000180 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000180:	b480      	push	{r7}
 8000182:	b085      	sub	sp, #20
 8000184:	af00      	add	r7, sp, #0
 8000186:	60f8      	str	r0, [r7, #12]
 8000188:	60b9      	str	r1, [r7, #8]
 800018a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800018c:	68fb      	ldr	r3, [r7, #12]
 800018e:	4a06      	ldr	r2, [pc, #24]	@ (80001a8 <vApplicationGetIdleTaskMemory+0x28>)
 8000190:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000192:	68bb      	ldr	r3, [r7, #8]
 8000194:	4a05      	ldr	r2, [pc, #20]	@ (80001ac <vApplicationGetIdleTaskMemory+0x2c>)
 8000196:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000198:	687b      	ldr	r3, [r7, #4]
 800019a:	2280      	movs	r2, #128	@ 0x80
 800019c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800019e:	bf00      	nop
 80001a0:	3714      	adds	r7, #20
 80001a2:	46bd      	mov	sp, r7
 80001a4:	bc80      	pop	{r7}
 80001a6:	4770      	bx	lr
 80001a8:	20000030 	.word	0x20000030
 80001ac:	20000098 	.word	0x20000098

080001b0 <vApplicationGetTimerTaskMemory>:
/* USER CODE BEGIN GET_TIMER_TASK_MEMORY */
static StaticTask_t xTimerTaskTCBBuffer;
static StackType_t xTimerStack[configTIMER_TASK_STACK_DEPTH];

void vApplicationGetTimerTaskMemory( StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize )
{
 80001b0:	b480      	push	{r7}
 80001b2:	b085      	sub	sp, #20
 80001b4:	af00      	add	r7, sp, #0
 80001b6:	60f8      	str	r0, [r7, #12]
 80001b8:	60b9      	str	r1, [r7, #8]
 80001ba:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 80001bc:	68fb      	ldr	r3, [r7, #12]
 80001be:	4a07      	ldr	r2, [pc, #28]	@ (80001dc <vApplicationGetTimerTaskMemory+0x2c>)
 80001c0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 80001c2:	68bb      	ldr	r3, [r7, #8]
 80001c4:	4a06      	ldr	r2, [pc, #24]	@ (80001e0 <vApplicationGetTimerTaskMemory+0x30>)
 80001c6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 80001c8:	687b      	ldr	r3, [r7, #4]
 80001ca:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80001ce:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80001d0:	bf00      	nop
 80001d2:	3714      	adds	r7, #20
 80001d4:	46bd      	mov	sp, r7
 80001d6:	bc80      	pop	{r7}
 80001d8:	4770      	bx	lr
 80001da:	bf00      	nop
 80001dc:	20000298 	.word	0x20000298
 80001e0:	20000300 	.word	0x20000300

080001e4 <MedianAverage>:
    return tong / count;
}


uint16_t MedianAverage(uint16_t *adc_array, uint8_t size)
{
 80001e4:	b480      	push	{r7}
 80001e6:	b089      	sub	sp, #36	@ 0x24
 80001e8:	af00      	add	r7, sp, #0
 80001ea:	6078      	str	r0, [r7, #4]
 80001ec:	460b      	mov	r3, r1
 80001ee:	70fb      	strb	r3, [r7, #3]
    if (size == 0) return 0;
 80001f0:	78fb      	ldrb	r3, [r7, #3]
 80001f2:	2b00      	cmp	r3, #0
 80001f4:	d101      	bne.n	80001fa <MedianAverage+0x16>
 80001f6:	2300      	movs	r3, #0
 80001f8:	e082      	b.n	8000300 <MedianAverage+0x11c>

    // Bước 1: Tìm min và max
    uint16_t min = adc_array[0];
 80001fa:	687b      	ldr	r3, [r7, #4]
 80001fc:	881b      	ldrh	r3, [r3, #0]
 80001fe:	83fb      	strh	r3, [r7, #30]
    uint16_t max = adc_array[0];
 8000200:	687b      	ldr	r3, [r7, #4]
 8000202:	881b      	ldrh	r3, [r3, #0]
 8000204:	83bb      	strh	r3, [r7, #28]
    for (uint8_t i = 1; i < size; i++)
 8000206:	2301      	movs	r3, #1
 8000208:	76fb      	strb	r3, [r7, #27]
 800020a:	e01e      	b.n	800024a <MedianAverage+0x66>
    {
        if (adc_array[i] < min) min = adc_array[i];
 800020c:	7efb      	ldrb	r3, [r7, #27]
 800020e:	005b      	lsls	r3, r3, #1
 8000210:	687a      	ldr	r2, [r7, #4]
 8000212:	4413      	add	r3, r2
 8000214:	881b      	ldrh	r3, [r3, #0]
 8000216:	8bfa      	ldrh	r2, [r7, #30]
 8000218:	429a      	cmp	r2, r3
 800021a:	d905      	bls.n	8000228 <MedianAverage+0x44>
 800021c:	7efb      	ldrb	r3, [r7, #27]
 800021e:	005b      	lsls	r3, r3, #1
 8000220:	687a      	ldr	r2, [r7, #4]
 8000222:	4413      	add	r3, r2
 8000224:	881b      	ldrh	r3, [r3, #0]
 8000226:	83fb      	strh	r3, [r7, #30]
        if (adc_array[i] > max) max = adc_array[i];
 8000228:	7efb      	ldrb	r3, [r7, #27]
 800022a:	005b      	lsls	r3, r3, #1
 800022c:	687a      	ldr	r2, [r7, #4]
 800022e:	4413      	add	r3, r2
 8000230:	881b      	ldrh	r3, [r3, #0]
 8000232:	8bba      	ldrh	r2, [r7, #28]
 8000234:	429a      	cmp	r2, r3
 8000236:	d205      	bcs.n	8000244 <MedianAverage+0x60>
 8000238:	7efb      	ldrb	r3, [r7, #27]
 800023a:	005b      	lsls	r3, r3, #1
 800023c:	687a      	ldr	r2, [r7, #4]
 800023e:	4413      	add	r3, r2
 8000240:	881b      	ldrh	r3, [r3, #0]
 8000242:	83bb      	strh	r3, [r7, #28]
    for (uint8_t i = 1; i < size; i++)
 8000244:	7efb      	ldrb	r3, [r7, #27]
 8000246:	3301      	adds	r3, #1
 8000248:	76fb      	strb	r3, [r7, #27]
 800024a:	7efa      	ldrb	r2, [r7, #27]
 800024c:	78fb      	ldrb	r3, [r7, #3]
 800024e:	429a      	cmp	r2, r3
 8000250:	d3dc      	bcc.n	800020c <MedianAverage+0x28>
    }

    // Bước 2: Tính median approx
    uint16_t median = (min + max) / 2;
 8000252:	8bfa      	ldrh	r2, [r7, #30]
 8000254:	8bbb      	ldrh	r3, [r7, #28]
 8000256:	4413      	add	r3, r2
 8000258:	0fda      	lsrs	r2, r3, #31
 800025a:	4413      	add	r3, r2
 800025c:	105b      	asrs	r3, r3, #1
 800025e:	823b      	strh	r3, [r7, #16]

    // Bước 3: Xác định range ±X% quanh median
    uint16_t lower = median - (median * SKIP_PERCENT / 100);
 8000260:	8a3a      	ldrh	r2, [r7, #16]
 8000262:	4613      	mov	r3, r2
 8000264:	005b      	lsls	r3, r3, #1
 8000266:	4413      	add	r3, r2
 8000268:	4a28      	ldr	r2, [pc, #160]	@ (800030c <MedianAverage+0x128>)
 800026a:	fb82 1203 	smull	r1, r2, r2, r3
 800026e:	1152      	asrs	r2, r2, #5
 8000270:	17db      	asrs	r3, r3, #31
 8000272:	1a9b      	subs	r3, r3, r2
 8000274:	b29a      	uxth	r2, r3
 8000276:	8a3b      	ldrh	r3, [r7, #16]
 8000278:	4413      	add	r3, r2
 800027a:	81fb      	strh	r3, [r7, #14]
    uint16_t upper = median + (median * SKIP_PERCENT / 100);
 800027c:	8a3a      	ldrh	r2, [r7, #16]
 800027e:	4613      	mov	r3, r2
 8000280:	005b      	lsls	r3, r3, #1
 8000282:	4413      	add	r3, r2
 8000284:	4a21      	ldr	r2, [pc, #132]	@ (800030c <MedianAverage+0x128>)
 8000286:	fb82 1203 	smull	r1, r2, r2, r3
 800028a:	1152      	asrs	r2, r2, #5
 800028c:	17db      	asrs	r3, r3, #31
 800028e:	1ad3      	subs	r3, r2, r3
 8000290:	b29a      	uxth	r2, r3
 8000292:	8a3b      	ldrh	r3, [r7, #16]
 8000294:	4413      	add	r3, r2
 8000296:	81bb      	strh	r3, [r7, #12]

    // Bước 4: Duyệt mảng, cộng các giá trị nằm trong range
    uint32_t sum = 0;
 8000298:	2300      	movs	r3, #0
 800029a:	617b      	str	r3, [r7, #20]
    uint8_t count = 0;
 800029c:	2300      	movs	r3, #0
 800029e:	74fb      	strb	r3, [r7, #19]
    for (uint8_t i = 0; i < size; i++)
 80002a0:	2300      	movs	r3, #0
 80002a2:	74bb      	strb	r3, [r7, #18]
 80002a4:	e01e      	b.n	80002e4 <MedianAverage+0x100>
    {
        if (adc_array[i] >= lower && adc_array[i] <= upper)
 80002a6:	7cbb      	ldrb	r3, [r7, #18]
 80002a8:	005b      	lsls	r3, r3, #1
 80002aa:	687a      	ldr	r2, [r7, #4]
 80002ac:	4413      	add	r3, r2
 80002ae:	881b      	ldrh	r3, [r3, #0]
 80002b0:	89fa      	ldrh	r2, [r7, #14]
 80002b2:	429a      	cmp	r2, r3
 80002b4:	d813      	bhi.n	80002de <MedianAverage+0xfa>
 80002b6:	7cbb      	ldrb	r3, [r7, #18]
 80002b8:	005b      	lsls	r3, r3, #1
 80002ba:	687a      	ldr	r2, [r7, #4]
 80002bc:	4413      	add	r3, r2
 80002be:	881b      	ldrh	r3, [r3, #0]
 80002c0:	89ba      	ldrh	r2, [r7, #12]
 80002c2:	429a      	cmp	r2, r3
 80002c4:	d30b      	bcc.n	80002de <MedianAverage+0xfa>
        {
            sum += adc_array[i];
 80002c6:	7cbb      	ldrb	r3, [r7, #18]
 80002c8:	005b      	lsls	r3, r3, #1
 80002ca:	687a      	ldr	r2, [r7, #4]
 80002cc:	4413      	add	r3, r2
 80002ce:	881b      	ldrh	r3, [r3, #0]
 80002d0:	461a      	mov	r2, r3
 80002d2:	697b      	ldr	r3, [r7, #20]
 80002d4:	4413      	add	r3, r2
 80002d6:	617b      	str	r3, [r7, #20]
            count++;
 80002d8:	7cfb      	ldrb	r3, [r7, #19]
 80002da:	3301      	adds	r3, #1
 80002dc:	74fb      	strb	r3, [r7, #19]
    for (uint8_t i = 0; i < size; i++)
 80002de:	7cbb      	ldrb	r3, [r7, #18]
 80002e0:	3301      	adds	r3, #1
 80002e2:	74bb      	strb	r3, [r7, #18]
 80002e4:	7cba      	ldrb	r2, [r7, #18]
 80002e6:	78fb      	ldrb	r3, [r7, #3]
 80002e8:	429a      	cmp	r2, r3
 80002ea:	d3dc      	bcc.n	80002a6 <MedianAverage+0xc2>
        }
    }

    // Bước 5: Trả về giá trị trung bình
    if (count == 0) return median; // fallback
 80002ec:	7cfb      	ldrb	r3, [r7, #19]
 80002ee:	2b00      	cmp	r3, #0
 80002f0:	d101      	bne.n	80002f6 <MedianAverage+0x112>
 80002f2:	8a3b      	ldrh	r3, [r7, #16]
 80002f4:	e004      	b.n	8000300 <MedianAverage+0x11c>
    return (uint16_t)(sum / count);
 80002f6:	7cfb      	ldrb	r3, [r7, #19]
 80002f8:	697a      	ldr	r2, [r7, #20]
 80002fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80002fe:	b29b      	uxth	r3, r3
}
 8000300:	4618      	mov	r0, r3
 8000302:	3724      	adds	r7, #36	@ 0x24
 8000304:	46bd      	mov	sp, r7
 8000306:	bc80      	pop	{r7}
 8000308:	4770      	bx	lr
 800030a:	bf00      	nop
 800030c:	51eb851f 	.word	0x51eb851f

08000310 <Button_Init>:

#include "handler_button.h"
#include "handler_delay.h"

uint8_t Button_Init(Button_name_t * Button, GPIO_TypeDef  *GPIOx, uint16_t GPIO_PIN)
{
 8000310:	b480      	push	{r7}
 8000312:	b085      	sub	sp, #20
 8000314:	af00      	add	r7, sp, #0
 8000316:	60f8      	str	r0, [r7, #12]
 8000318:	60b9      	str	r1, [r7, #8]
 800031a:	4613      	mov	r3, r2
 800031c:	80fb      	strh	r3, [r7, #6]
	Button->BUTTON_Port = GPIOx;
 800031e:	68fb      	ldr	r3, [r7, #12]
 8000320:	68ba      	ldr	r2, [r7, #8]
 8000322:	601a      	str	r2, [r3, #0]
	Button->BUTTON_Pin = GPIO_PIN;
 8000324:	68fb      	ldr	r3, [r7, #12]
 8000326:	88fa      	ldrh	r2, [r7, #6]
 8000328:	809a      	strh	r2, [r3, #4]
	return 1;
 800032a:	2301      	movs	r3, #1
}
 800032c:	4618      	mov	r0, r3
 800032e:	3714      	adds	r7, #20
 8000330:	46bd      	mov	sp, r7
 8000332:	bc80      	pop	{r7}
 8000334:	4770      	bx	lr

08000336 <Button_Read_Pin>:
uint8_t Button_Read_Pin(Button_name_t * Button)
{
 8000336:	b580      	push	{r7, lr}
 8000338:	b082      	sub	sp, #8
 800033a:	af00      	add	r7, sp, #0
 800033c:	6078      	str	r0, [r7, #4]
	return (HAL_GPIO_ReadPin(Button->BUTTON_Port, Button->BUTTON_Pin));
 800033e:	687b      	ldr	r3, [r7, #4]
 8000340:	681a      	ldr	r2, [r3, #0]
 8000342:	687b      	ldr	r3, [r7, #4]
 8000344:	889b      	ldrh	r3, [r3, #4]
 8000346:	4619      	mov	r1, r3
 8000348:	4610      	mov	r0, r2
 800034a:	f003 f843 	bl	80033d4 <HAL_GPIO_ReadPin>
 800034e:	4603      	mov	r3, r0
}
 8000350:	4618      	mov	r0, r3
 8000352:	3708      	adds	r7, #8
 8000354:	46bd      	mov	sp, r7
 8000356:	bd80      	pop	{r7, pc}

08000358 <BUTTON_Read>:

ButtonState_t BUTTON_Read(Button_name_t *Button)
{
 8000358:	b580      	push	{r7, lr}
 800035a:	b082      	sub	sp, #8
 800035c:	af00      	add	r7, sp, #0
 800035e:	6078      	str	r0, [r7, #4]

	Button->State = NO_CLICK;
 8000360:	687b      	ldr	r3, [r7, #4]
 8000362:	2200      	movs	r2, #0
 8000364:	719a      	strb	r2, [r3, #6]
    while(Button_Read_Pin(Button) == NHAN)
 8000366:	e01d      	b.n	80003a4 <BUTTON_Read+0x4c>
    {
    	GPIOA->ODR &=  ~(1 << 8U);
 8000368:	4b37      	ldr	r3, [pc, #220]	@ (8000448 <BUTTON_Read+0xf0>)
 800036a:	68db      	ldr	r3, [r3, #12]
 800036c:	4a36      	ldr	r2, [pc, #216]	@ (8000448 <BUTTON_Read+0xf0>)
 800036e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000372:	60d3      	str	r3, [r2, #12]
    	Button->timePress++;
 8000374:	687b      	ldr	r3, [r7, #4]
 8000376:	891b      	ldrh	r3, [r3, #8]
 8000378:	3301      	adds	r3, #1
 800037a:	b29a      	uxth	r2, r3
 800037c:	687b      	ldr	r3, [r7, #4]
 800037e:	811a      	strh	r2, [r3, #8]
    	Button->isPress = 1;
 8000380:	687b      	ldr	r3, [r7, #4]
 8000382:	2201      	movs	r2, #1
 8000384:	71da      	strb	r2, [r3, #7]
    	Delay_ms(1);
 8000386:	2001      	movs	r0, #1
 8000388:	f000 f860 	bl	800044c <Delay_ms>
    	if (Button->timePress == SIGNLE_CLICK_TIME)
 800038c:	687b      	ldr	r3, [r7, #4]
 800038e:	891b      	ldrh	r3, [r3, #8]
 8000390:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8000394:	4293      	cmp	r3, r2
 8000396:	d105      	bne.n	80003a4 <BUTTON_Read+0x4c>
		{
			Button->State = LONGCLICK_3S;
 8000398:	687b      	ldr	r3, [r7, #4]
 800039a:	2203      	movs	r2, #3
 800039c:	719a      	strb	r2, [r3, #6]
			return Button->State;
 800039e:	687b      	ldr	r3, [r7, #4]
 80003a0:	799b      	ldrb	r3, [r3, #6]
 80003a2:	e04d      	b.n	8000440 <BUTTON_Read+0xe8>
    while(Button_Read_Pin(Button) == NHAN)
 80003a4:	6878      	ldr	r0, [r7, #4]
 80003a6:	f7ff ffc6 	bl	8000336 <Button_Read_Pin>
 80003aa:	4603      	mov	r3, r0
 80003ac:	2b00      	cmp	r3, #0
 80003ae:	d0db      	beq.n	8000368 <BUTTON_Read+0x10>
		}
    }
    if(Button->isPress)
 80003b0:	687b      	ldr	r3, [r7, #4]
 80003b2:	79db      	ldrb	r3, [r3, #7]
 80003b4:	2b00      	cmp	r3, #0
 80003b6:	d042      	beq.n	800043e <BUTTON_Read+0xe6>
    {
    	while(Button_Read_Pin(Button) == NHA)
 80003b8:	e025      	b.n	8000406 <BUTTON_Read+0xae>
    	{
    		Button->timeDouble++;
 80003ba:	687b      	ldr	r3, [r7, #4]
 80003bc:	895b      	ldrh	r3, [r3, #10]
 80003be:	3301      	adds	r3, #1
 80003c0:	b29a      	uxth	r2, r3
 80003c2:	687b      	ldr	r3, [r7, #4]
 80003c4:	815a      	strh	r2, [r3, #10]
    		Delay_ms(1);
 80003c6:	2001      	movs	r0, #1
 80003c8:	f000 f840 	bl	800044c <Delay_ms>
    		if(Button->timeDouble >= DOUBLE_CLICK)
 80003cc:	687b      	ldr	r3, [r7, #4]
 80003ce:	895b      	ldrh	r3, [r3, #10]
 80003d0:	2b01      	cmp	r3, #1
 80003d2:	d918      	bls.n	8000406 <BUTTON_Read+0xae>
    		{
    			if(Button->timePress > DEBOUND_TIME && Button->timePress < SIGNLE_CLICK_TIME)
 80003d4:	687b      	ldr	r3, [r7, #4]
 80003d6:	891b      	ldrh	r3, [r3, #8]
 80003d8:	2b32      	cmp	r3, #50	@ 0x32
 80003da:	d908      	bls.n	80003ee <BUTTON_Read+0x96>
 80003dc:	687b      	ldr	r3, [r7, #4]
 80003de:	891b      	ldrh	r3, [r3, #8]
 80003e0:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 80003e4:	4293      	cmp	r3, r2
 80003e6:	d802      	bhi.n	80003ee <BUTTON_Read+0x96>
    			{
    				Button->State = SINGLE_CLICK;
 80003e8:	687b      	ldr	r3, [r7, #4]
 80003ea:	2201      	movs	r2, #1
 80003ec:	719a      	strb	r2, [r3, #6]
    			}
    			else if(Button->timePress > SIGNLE_CLICK_TIME)
    			{
//					Button->State = LONGCLICK_3S;
    			}
    			Button->isPress = 0;
 80003ee:	687b      	ldr	r3, [r7, #4]
 80003f0:	2200      	movs	r2, #0
 80003f2:	71da      	strb	r2, [r3, #7]
				Button->timePress = 0;
 80003f4:	687b      	ldr	r3, [r7, #4]
 80003f6:	2200      	movs	r2, #0
 80003f8:	811a      	strh	r2, [r3, #8]
				Button->timeDouble = 0;
 80003fa:	687b      	ldr	r3, [r7, #4]
 80003fc:	2200      	movs	r2, #0
 80003fe:	815a      	strh	r2, [r3, #10]
				return Button->State;
 8000400:	687b      	ldr	r3, [r7, #4]
 8000402:	799b      	ldrb	r3, [r3, #6]
 8000404:	e01c      	b.n	8000440 <BUTTON_Read+0xe8>
    	while(Button_Read_Pin(Button) == NHA)
 8000406:	6878      	ldr	r0, [r7, #4]
 8000408:	f7ff ff95 	bl	8000336 <Button_Read_Pin>
 800040c:	4603      	mov	r3, r0
 800040e:	2b01      	cmp	r3, #1
 8000410:	d0d3      	beq.n	80003ba <BUTTON_Read+0x62>
    		}
    	}
    	while(Button_Read_Pin(Button) == NHAN)
 8000412:	e00e      	b.n	8000432 <BUTTON_Read+0xda>
    	{
			Button->isPress = 0;
 8000414:	687b      	ldr	r3, [r7, #4]
 8000416:	2200      	movs	r2, #0
 8000418:	71da      	strb	r2, [r3, #7]
			Button->timePress = 0;
 800041a:	687b      	ldr	r3, [r7, #4]
 800041c:	2200      	movs	r2, #0
 800041e:	811a      	strh	r2, [r3, #8]
			Button->timeDouble = 0;
 8000420:	687b      	ldr	r3, [r7, #4]
 8000422:	2200      	movs	r2, #0
 8000424:	815a      	strh	r2, [r3, #10]
			Button->State = DOUBLE_CLICK;
 8000426:	687b      	ldr	r3, [r7, #4]
 8000428:	2202      	movs	r2, #2
 800042a:	719a      	strb	r2, [r3, #6]
			return Button->State;
 800042c:	687b      	ldr	r3, [r7, #4]
 800042e:	799b      	ldrb	r3, [r3, #6]
 8000430:	e006      	b.n	8000440 <BUTTON_Read+0xe8>
    	while(Button_Read_Pin(Button) == NHAN)
 8000432:	6878      	ldr	r0, [r7, #4]
 8000434:	f7ff ff7f 	bl	8000336 <Button_Read_Pin>
 8000438:	4603      	mov	r3, r0
 800043a:	2b00      	cmp	r3, #0
 800043c:	d0ea      	beq.n	8000414 <BUTTON_Read+0xbc>
    	}
    }
    return NO_CLICK;
 800043e:	2300      	movs	r3, #0

}
 8000440:	4618      	mov	r0, r3
 8000442:	3708      	adds	r7, #8
 8000444:	46bd      	mov	sp, r7
 8000446:	bd80      	pop	{r7, pc}
 8000448:	40010800 	.word	0x40010800

0800044c <Delay_ms>:
volatile uint32_t delay_start = 0;
volatile uint8_t delay_active = 0;
uint32_t delay_target_ms = 0;

void Delay_ms(uint32_t ms)
{
 800044c:	b480      	push	{r7}
 800044e:	b087      	sub	sp, #28
 8000450:	af00      	add	r7, sp, #0
 8000452:	6078      	str	r0, [r7, #4]
    uint32_t start = timer1_counter;
 8000454:	4b10      	ldr	r3, [pc, #64]	@ (8000498 <Delay_ms+0x4c>)
 8000456:	681b      	ldr	r3, [r3, #0]
 8000458:	613b      	str	r3, [r7, #16]
    uint32_t target = (uint32_t)ms;
 800045a:	687b      	ldr	r3, [r7, #4]
 800045c:	60fb      	str	r3, [r7, #12]

    while (1)
    {
        uint32_t elapsed;
        if (timer1_counter >= start)
 800045e:	4b0e      	ldr	r3, [pc, #56]	@ (8000498 <Delay_ms+0x4c>)
 8000460:	681b      	ldr	r3, [r3, #0]
 8000462:	693a      	ldr	r2, [r7, #16]
 8000464:	429a      	cmp	r2, r3
 8000466:	d805      	bhi.n	8000474 <Delay_ms+0x28>
            elapsed = timer1_counter - start;
 8000468:	4b0b      	ldr	r3, [pc, #44]	@ (8000498 <Delay_ms+0x4c>)
 800046a:	681a      	ldr	r2, [r3, #0]
 800046c:	693b      	ldr	r3, [r7, #16]
 800046e:	1ad3      	subs	r3, r2, r3
 8000470:	617b      	str	r3, [r7, #20]
 8000472:	e006      	b.n	8000482 <Delay_ms+0x36>
        else
            elapsed = (0xFFFF - start) + timer1_counter + 1;
 8000474:	4b08      	ldr	r3, [pc, #32]	@ (8000498 <Delay_ms+0x4c>)
 8000476:	681a      	ldr	r2, [r3, #0]
 8000478:	693b      	ldr	r3, [r7, #16]
 800047a:	1ad3      	subs	r3, r2, r3
 800047c:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8000480:	617b      	str	r3, [r7, #20]

        if (elapsed >= target)
 8000482:	697a      	ldr	r2, [r7, #20]
 8000484:	68fb      	ldr	r3, [r7, #12]
 8000486:	429a      	cmp	r2, r3
 8000488:	d200      	bcs.n	800048c <Delay_ms+0x40>
    {
 800048a:	e7e8      	b.n	800045e <Delay_ms+0x12>
            break;
 800048c:	bf00      	nop
    }
}
 800048e:	bf00      	nop
 8000490:	371c      	adds	r7, #28
 8000492:	46bd      	mov	sp, r7
 8000494:	bc80      	pop	{r7}
 8000496:	4770      	bx	lr
 8000498:	20000988 	.word	0x20000988

0800049c <Flash_Write_Array_U16>:
 *      Author: Admin
 */
#include "handler_flash.h"
#include "cmsis_os.h"
void Flash_Write_Array_U16(uint32_t addr, volatile uint16_t *data, uint16_t len)
{
 800049c:	b5b0      	push	{r4, r5, r7, lr}
 800049e:	b08a      	sub	sp, #40	@ 0x28
 80004a0:	af00      	add	r7, sp, #0
 80004a2:	60f8      	str	r0, [r7, #12]
 80004a4:	60b9      	str	r1, [r7, #8]
 80004a6:	4613      	mov	r3, r2
 80004a8:	80fb      	strh	r3, [r7, #6]
    HAL_FLASH_Unlock();
 80004aa:	f002 fc7f 	bl	8002dac <HAL_FLASH_Unlock>

    /* Xóa page chứa addr */
    FLASH_EraseInitTypeDef erase;
    uint32_t pageError;

    erase.TypeErase   = FLASH_TYPEERASE_PAGES;
 80004ae:	2300      	movs	r3, #0
 80004b0:	617b      	str	r3, [r7, #20]
    erase.PageAddress = addr;
 80004b2:	68fb      	ldr	r3, [r7, #12]
 80004b4:	61fb      	str	r3, [r7, #28]
    erase.NbPages     = 1;
 80004b6:	2301      	movs	r3, #1
 80004b8:	623b      	str	r3, [r7, #32]
    taskENTER_CRITICAL();
 80004ba:	f007 fbb7 	bl	8007c2c <vPortEnterCritical>
    HAL_FLASHEx_Erase(&erase, &pageError);
 80004be:	f107 0210 	add.w	r2, r7, #16
 80004c2:	f107 0314 	add.w	r3, r7, #20
 80004c6:	4611      	mov	r1, r2
 80004c8:	4618      	mov	r0, r3
 80004ca:	f002 fd57 	bl	8002f7c <HAL_FLASHEx_Erase>

    /* Ghi từng phần tử */
    for(uint16_t i = 0; i < len; i++)
 80004ce:	2300      	movs	r3, #0
 80004d0:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80004d2:	e016      	b.n	8000502 <Flash_Write_Array_U16+0x66>
    {
        HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD,
                          addr + i * 2,
 80004d4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80004d6:	005b      	lsls	r3, r3, #1
 80004d8:	461a      	mov	r2, r3
        HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD,
 80004da:	68fb      	ldr	r3, [r7, #12]
 80004dc:	18d1      	adds	r1, r2, r3
                          data[i]);
 80004de:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80004e0:	005b      	lsls	r3, r3, #1
 80004e2:	68ba      	ldr	r2, [r7, #8]
 80004e4:	4413      	add	r3, r2
 80004e6:	881b      	ldrh	r3, [r3, #0]
 80004e8:	b29b      	uxth	r3, r3
        HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD,
 80004ea:	b29b      	uxth	r3, r3
 80004ec:	2200      	movs	r2, #0
 80004ee:	461c      	mov	r4, r3
 80004f0:	4615      	mov	r5, r2
 80004f2:	4622      	mov	r2, r4
 80004f4:	462b      	mov	r3, r5
 80004f6:	2001      	movs	r0, #1
 80004f8:	f002 fbe8 	bl	8002ccc <HAL_FLASH_Program>
    for(uint16_t i = 0; i < len; i++)
 80004fc:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80004fe:	3301      	adds	r3, #1
 8000500:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8000502:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8000504:	88fb      	ldrh	r3, [r7, #6]
 8000506:	429a      	cmp	r2, r3
 8000508:	d3e4      	bcc.n	80004d4 <Flash_Write_Array_U16+0x38>
    }
    taskEXIT_CRITICAL();
 800050a:	f007 fbbf 	bl	8007c8c <vPortExitCritical>
    HAL_FLASH_Lock();
 800050e:	f002 fc73 	bl	8002df8 <HAL_FLASH_Lock>
}
 8000512:	bf00      	nop
 8000514:	3728      	adds	r7, #40	@ 0x28
 8000516:	46bd      	mov	sp, r7
 8000518:	bdb0      	pop	{r4, r5, r7, pc}

0800051a <Flash_Read_U16>:


uint16_t Flash_Read_U16(uint32_t addr)
{
 800051a:	b480      	push	{r7}
 800051c:	b083      	sub	sp, #12
 800051e:	af00      	add	r7, sp, #0
 8000520:	6078      	str	r0, [r7, #4]
    return *(volatile uint16_t*)addr;
 8000522:	687b      	ldr	r3, [r7, #4]
 8000524:	881b      	ldrh	r3, [r3, #0]
 8000526:	b29b      	uxth	r3, r3
}
 8000528:	4618      	mov	r0, r3
 800052a:	370c      	adds	r7, #12
 800052c:	46bd      	mov	sp, r7
 800052e:	bc80      	pop	{r7}
 8000530:	4770      	bx	lr
	...

08000534 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000534:	b5b0      	push	{r4, r5, r7, lr}
 8000536:	b0a8      	sub	sp, #160	@ 0xa0
 8000538:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800053a:	f001 fa53 	bl	80019e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800053e:	f000 f8ef 	bl	8000720 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000542:	f000 fb59 	bl	8000bf8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000546:	f000 fb39 	bl	8000bbc <MX_DMA_Init>
  MX_ADC1_Init();
 800054a:	f000 f945 	bl	80007d8 <MX_ADC1_Init>
  MX_SPI1_Init();
 800054e:	f000 fa0f 	bl	8000970 <MX_SPI1_Init>
  MX_CAN_Init();
 8000552:	f000 f9ab 	bl	80008ac <MX_CAN_Init>
  MX_I2C1_Init();
 8000556:	f000 f9dd 	bl	8000914 <MX_I2C1_Init>
  MX_TIM1_Init();
 800055a:	f000 fa3f 	bl	80009dc <MX_TIM1_Init>
  MX_TIM2_Init();
 800055e:	f000 fa8d 	bl	8000a7c <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8000562:	f000 fad7 	bl	8000b14 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8000566:	f000 faff 	bl	8000b68 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  Button_Init(&Button_ok, I2_GPIO_Port, I2_Pin);
 800056a:	2208      	movs	r2, #8
 800056c:	4959      	ldr	r1, [pc, #356]	@ (80006d4 <main+0x1a0>)
 800056e:	485a      	ldr	r0, [pc, #360]	@ (80006d8 <main+0x1a4>)
 8000570:	f7ff fece 	bl	8000310 <Button_Init>
  Button_Init(&Button_ng, I1_GPIO_Port, I1_Pin);
 8000574:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000578:	4958      	ldr	r1, [pc, #352]	@ (80006dc <main+0x1a8>)
 800057a:	4859      	ldr	r0, [pc, #356]	@ (80006e0 <main+0x1ac>)
 800057c:	f7ff fec8 	bl	8000310 <Button_Init>
  HAL_TIM_Base_Start_IT(&htim1);
 8000580:	4858      	ldr	r0, [pc, #352]	@ (80006e4 <main+0x1b0>)
 8000582:	f003 fe4d 	bl	8004220 <HAL_TIM_Base_Start_IT>
//  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_val, 4);
  for(uint8_t i = 0 ; i < 50; i++)
 8000586:	2300      	movs	r3, #0
 8000588:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
 800058c:	e014      	b.n	80005b8 <main+0x84>
  {
	  HAL_GPIO_TogglePin(O1_GPIO_Port, O1_Pin);
 800058e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000592:	4850      	ldr	r0, [pc, #320]	@ (80006d4 <main+0x1a0>)
 8000594:	f002 ff4d 	bl	8003432 <HAL_GPIO_TogglePin>
	  Delay_ms(30);
 8000598:	201e      	movs	r0, #30
 800059a:	f7ff ff57 	bl	800044c <Delay_ms>
	  HAL_GPIO_TogglePin(O2_GPIO_Port, O2_Pin);
 800059e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80005a2:	484c      	ldr	r0, [pc, #304]	@ (80006d4 <main+0x1a0>)
 80005a4:	f002 ff45 	bl	8003432 <HAL_GPIO_TogglePin>
	  Delay_ms(30);
 80005a8:	201e      	movs	r0, #30
 80005aa:	f7ff ff4f 	bl	800044c <Delay_ms>
  for(uint8_t i = 0 ; i < 50; i++)
 80005ae:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 80005b2:	3301      	adds	r3, #1
 80005b4:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
 80005b8:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 80005bc:	2b31      	cmp	r3, #49	@ 0x31
 80005be:	d9e6      	bls.n	800058e <main+0x5a>

  /* USER CODE END 2 */

  /* Create the mutex(es) */
  /* definition and creation of led_lock */
  osMutexDef(led_lock);
 80005c0:	2300      	movs	r3, #0
 80005c2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80005c6:	2300      	movs	r3, #0
 80005c8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  led_lockHandle = osMutexCreate(osMutex(led_lock));
 80005cc:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80005d0:	4618      	mov	r0, r3
 80005d2:	f004 fbe9 	bl	8004da8 <osMutexCreate>
 80005d6:	4603      	mov	r3, r0
 80005d8:	4a43      	ldr	r2, [pc, #268]	@ (80006e8 <main+0x1b4>)
 80005da:	6013      	str	r3, [r2, #0]

  /* definition and creation of myMutex02 */
  osMutexDef(myMutex02);
 80005dc:	2300      	movs	r3, #0
 80005de:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80005e2:	2300      	movs	r3, #0
 80005e4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  myMutex02Handle = osMutexCreate(osMutex(myMutex02));
 80005e8:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 80005ec:	4618      	mov	r0, r3
 80005ee:	f004 fbdb 	bl	8004da8 <osMutexCreate>
 80005f2:	4603      	mov	r3, r0
 80005f4:	4a3d      	ldr	r2, [pc, #244]	@ (80006ec <main+0x1b8>)
 80005f6:	6013      	str	r3, [r2, #0]
  /* add semaphores, ... */
  /* USER CODE END RTOS_SEMAPHORES */

  /* Create the timer(s) */
  /* definition and creation of timer_buzzer */
  osTimerDef(timer_buzzer, Callback_TimerSoft);
 80005f8:	4b3d      	ldr	r3, [pc, #244]	@ (80006f0 <main+0x1bc>)
 80005fa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80005fe:	2300      	movs	r3, #0
 8000600:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  timer_buzzerHandle = osTimerCreate(osTimer(timer_buzzer), osTimerPeriodic, NULL);
 8000604:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8000608:	2200      	movs	r2, #0
 800060a:	2101      	movs	r1, #1
 800060c:	4618      	mov	r0, r3
 800060e:	f004 fb17 	bl	8004c40 <osTimerCreate>
 8000612:	4603      	mov	r3, r0
 8000614:	4a37      	ldr	r2, [pc, #220]	@ (80006f4 <main+0x1c0>)
 8000616:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of button_mes */
  osMessageQDef(button_mes, 16, uint16_t);
 8000618:	4b37      	ldr	r3, [pc, #220]	@ (80006f8 <main+0x1c4>)
 800061a:	f107 0474 	add.w	r4, r7, #116	@ 0x74
 800061e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000620:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  button_mesHandle = osMessageCreate(osMessageQ(button_mes), NULL);
 8000624:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8000628:	2100      	movs	r1, #0
 800062a:	4618      	mov	r0, r3
 800062c:	f004 fc58 	bl	8004ee0 <osMessageCreate>
 8000630:	4603      	mov	r3, r0
 8000632:	4a32      	ldr	r2, [pc, #200]	@ (80006fc <main+0x1c8>)
 8000634:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000636:	4b32      	ldr	r3, [pc, #200]	@ (8000700 <main+0x1cc>)
 8000638:	f107 0458 	add.w	r4, r7, #88	@ 0x58
 800063c:	461d      	mov	r5, r3
 800063e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000640:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000642:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000646:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800064a:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800064e:	2100      	movs	r1, #0
 8000650:	4618      	mov	r0, r3
 8000652:	f004 fa94 	bl	8004b7e <osThreadCreate>
 8000656:	4603      	mov	r3, r0
 8000658:	4a2a      	ldr	r2, [pc, #168]	@ (8000704 <main+0x1d0>)
 800065a:	6013      	str	r3, [r2, #0]

  /* definition and creation of Task_Button */
  osThreadDef(Task_Button, StartTask_Button, osPriorityLow, 0, 384);
 800065c:	4b2a      	ldr	r3, [pc, #168]	@ (8000708 <main+0x1d4>)
 800065e:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 8000662:	461d      	mov	r5, r3
 8000664:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000666:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000668:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800066c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task_ButtonHandle = osThreadCreate(osThread(Task_Button), NULL);
 8000670:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000674:	2100      	movs	r1, #0
 8000676:	4618      	mov	r0, r3
 8000678:	f004 fa81 	bl	8004b7e <osThreadCreate>
 800067c:	4603      	mov	r3, r0
 800067e:	4a23      	ldr	r2, [pc, #140]	@ (800070c <main+0x1d8>)
 8000680:	6013      	str	r3, [r2, #0]

  /* definition and creation of Task_Test_IR */
  osThreadDef(Task_Test_IR, StartTask_Test_IR, osPriorityLow, 0, 512);
 8000682:	4b23      	ldr	r3, [pc, #140]	@ (8000710 <main+0x1dc>)
 8000684:	f107 0420 	add.w	r4, r7, #32
 8000688:	461d      	mov	r5, r3
 800068a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800068c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800068e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000692:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task_Test_IRHandle = osThreadCreate(osThread(Task_Test_IR), NULL);
 8000696:	f107 0320 	add.w	r3, r7, #32
 800069a:	2100      	movs	r1, #0
 800069c:	4618      	mov	r0, r3
 800069e:	f004 fa6e 	bl	8004b7e <osThreadCreate>
 80006a2:	4603      	mov	r3, r0
 80006a4:	4a1b      	ldr	r2, [pc, #108]	@ (8000714 <main+0x1e0>)
 80006a6:	6013      	str	r3, [r2, #0]

  /* definition and creation of Task_ADC */
  osThreadDef(Task_ADC, StartTask_ADC, osPriorityLow, 0, 512);
 80006a8:	4b1b      	ldr	r3, [pc, #108]	@ (8000718 <main+0x1e4>)
 80006aa:	1d3c      	adds	r4, r7, #4
 80006ac:	461d      	mov	r5, r3
 80006ae:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006b0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006b2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80006b6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task_ADCHandle = osThreadCreate(osThread(Task_ADC), NULL);
 80006ba:	1d3b      	adds	r3, r7, #4
 80006bc:	2100      	movs	r1, #0
 80006be:	4618      	mov	r0, r3
 80006c0:	f004 fa5d 	bl	8004b7e <osThreadCreate>
 80006c4:	4603      	mov	r3, r0
 80006c6:	4a15      	ldr	r2, [pc, #84]	@ (800071c <main+0x1e8>)
 80006c8:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80006ca:	f004 fa51 	bl	8004b70 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 80006ce:	bf00      	nop
 80006d0:	e7fd      	b.n	80006ce <main+0x19a>
 80006d2:	bf00      	nop
 80006d4:	40010c00 	.word	0x40010c00
 80006d8:	20000cc4 	.word	0x20000cc4
 80006dc:	40010800 	.word	0x40010800
 80006e0:	20000cd0 	.word	0x20000cd0
 80006e4:	20000848 	.word	0x20000848
 80006e8:	20000980 	.word	0x20000980
 80006ec:	20000984 	.word	0x20000984
 80006f0:	080013dd 	.word	0x080013dd
 80006f4:	2000097c 	.word	0x2000097c
 80006f8:	08008294 	.word	0x08008294
 80006fc:	20000978 	.word	0x20000978
 8000700:	080082b0 	.word	0x080082b0
 8000704:	20000968 	.word	0x20000968
 8000708:	080082d8 	.word	0x080082d8
 800070c:	2000096c 	.word	0x2000096c
 8000710:	08008304 	.word	0x08008304
 8000714:	20000970 	.word	0x20000970
 8000718:	0800832c 	.word	0x0800832c
 800071c:	20000974 	.word	0x20000974

08000720 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	b094      	sub	sp, #80	@ 0x50
 8000724:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000726:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800072a:	2228      	movs	r2, #40	@ 0x28
 800072c:	2100      	movs	r1, #0
 800072e:	4618      	mov	r0, r3
 8000730:	f007 fd6a 	bl	8008208 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000734:	f107 0314 	add.w	r3, r7, #20
 8000738:	2200      	movs	r2, #0
 800073a:	601a      	str	r2, [r3, #0]
 800073c:	605a      	str	r2, [r3, #4]
 800073e:	609a      	str	r2, [r3, #8]
 8000740:	60da      	str	r2, [r3, #12]
 8000742:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000744:	1d3b      	adds	r3, r7, #4
 8000746:	2200      	movs	r2, #0
 8000748:	601a      	str	r2, [r3, #0]
 800074a:	605a      	str	r2, [r3, #4]
 800074c:	609a      	str	r2, [r3, #8]
 800074e:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000750:	2301      	movs	r3, #1
 8000752:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000754:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000758:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800075a:	2300      	movs	r3, #0
 800075c:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800075e:	2301      	movs	r3, #1
 8000760:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000762:	2302      	movs	r3, #2
 8000764:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000766:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800076a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800076c:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000770:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000772:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000776:	4618      	mov	r0, r3
 8000778:	f002 ffb8 	bl	80036ec <HAL_RCC_OscConfig>
 800077c:	4603      	mov	r3, r0
 800077e:	2b00      	cmp	r3, #0
 8000780:	d001      	beq.n	8000786 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000782:	f000 fe51 	bl	8001428 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000786:	230f      	movs	r3, #15
 8000788:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800078a:	2302      	movs	r3, #2
 800078c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800078e:	2300      	movs	r3, #0
 8000790:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000792:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000796:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000798:	2300      	movs	r3, #0
 800079a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800079c:	f107 0314 	add.w	r3, r7, #20
 80007a0:	2102      	movs	r1, #2
 80007a2:	4618      	mov	r0, r3
 80007a4:	f003 fa24 	bl	8003bf0 <HAL_RCC_ClockConfig>
 80007a8:	4603      	mov	r3, r0
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d001      	beq.n	80007b2 <SystemClock_Config+0x92>
  {
    Error_Handler();
 80007ae:	f000 fe3b 	bl	8001428 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80007b2:	2302      	movs	r3, #2
 80007b4:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80007b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80007ba:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80007bc:	1d3b      	adds	r3, r7, #4
 80007be:	4618      	mov	r0, r3
 80007c0:	f003 fba4 	bl	8003f0c <HAL_RCCEx_PeriphCLKConfig>
 80007c4:	4603      	mov	r3, r0
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d001      	beq.n	80007ce <SystemClock_Config+0xae>
  {
    Error_Handler();
 80007ca:	f000 fe2d 	bl	8001428 <Error_Handler>
  }
}
 80007ce:	bf00      	nop
 80007d0:	3750      	adds	r7, #80	@ 0x50
 80007d2:	46bd      	mov	sp, r7
 80007d4:	bd80      	pop	{r7, pc}
	...

080007d8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	b084      	sub	sp, #16
 80007dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80007de:	1d3b      	adds	r3, r7, #4
 80007e0:	2200      	movs	r2, #0
 80007e2:	601a      	str	r2, [r3, #0]
 80007e4:	605a      	str	r2, [r3, #4]
 80007e6:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80007e8:	4b2e      	ldr	r3, [pc, #184]	@ (80008a4 <MX_ADC1_Init+0xcc>)
 80007ea:	4a2f      	ldr	r2, [pc, #188]	@ (80008a8 <MX_ADC1_Init+0xd0>)
 80007ec:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80007ee:	4b2d      	ldr	r3, [pc, #180]	@ (80008a4 <MX_ADC1_Init+0xcc>)
 80007f0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80007f4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80007f6:	4b2b      	ldr	r3, [pc, #172]	@ (80008a4 <MX_ADC1_Init+0xcc>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80007fc:	4b29      	ldr	r3, [pc, #164]	@ (80008a4 <MX_ADC1_Init+0xcc>)
 80007fe:	2200      	movs	r2, #0
 8000800:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000802:	4b28      	ldr	r3, [pc, #160]	@ (80008a4 <MX_ADC1_Init+0xcc>)
 8000804:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8000808:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800080a:	4b26      	ldr	r3, [pc, #152]	@ (80008a4 <MX_ADC1_Init+0xcc>)
 800080c:	2200      	movs	r2, #0
 800080e:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 4;
 8000810:	4b24      	ldr	r3, [pc, #144]	@ (80008a4 <MX_ADC1_Init+0xcc>)
 8000812:	2204      	movs	r2, #4
 8000814:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000816:	4823      	ldr	r0, [pc, #140]	@ (80008a4 <MX_ADC1_Init+0xcc>)
 8000818:	f001 f946 	bl	8001aa8 <HAL_ADC_Init>
 800081c:	4603      	mov	r3, r0
 800081e:	2b00      	cmp	r3, #0
 8000820:	d001      	beq.n	8000826 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8000822:	f000 fe01 	bl	8001428 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000826:	2300      	movs	r3, #0
 8000828:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800082a:	2301      	movs	r3, #1
 800082c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 800082e:	2307      	movs	r3, #7
 8000830:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000832:	1d3b      	adds	r3, r7, #4
 8000834:	4619      	mov	r1, r3
 8000836:	481b      	ldr	r0, [pc, #108]	@ (80008a4 <MX_ADC1_Init+0xcc>)
 8000838:	f001 fc12 	bl	8002060 <HAL_ADC_ConfigChannel>
 800083c:	4603      	mov	r3, r0
 800083e:	2b00      	cmp	r3, #0
 8000840:	d001      	beq.n	8000846 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000842:	f000 fdf1 	bl	8001428 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000846:	2301      	movs	r3, #1
 8000848:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800084a:	2302      	movs	r3, #2
 800084c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800084e:	1d3b      	adds	r3, r7, #4
 8000850:	4619      	mov	r1, r3
 8000852:	4814      	ldr	r0, [pc, #80]	@ (80008a4 <MX_ADC1_Init+0xcc>)
 8000854:	f001 fc04 	bl	8002060 <HAL_ADC_ConfigChannel>
 8000858:	4603      	mov	r3, r0
 800085a:	2b00      	cmp	r3, #0
 800085c:	d001      	beq.n	8000862 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 800085e:	f000 fde3 	bl	8001428 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000862:	2302      	movs	r3, #2
 8000864:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000866:	2303      	movs	r3, #3
 8000868:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800086a:	1d3b      	adds	r3, r7, #4
 800086c:	4619      	mov	r1, r3
 800086e:	480d      	ldr	r0, [pc, #52]	@ (80008a4 <MX_ADC1_Init+0xcc>)
 8000870:	f001 fbf6 	bl	8002060 <HAL_ADC_ConfigChannel>
 8000874:	4603      	mov	r3, r0
 8000876:	2b00      	cmp	r3, #0
 8000878:	d001      	beq.n	800087e <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 800087a:	f000 fdd5 	bl	8001428 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800087e:	2303      	movs	r3, #3
 8000880:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000882:	2304      	movs	r3, #4
 8000884:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000886:	1d3b      	adds	r3, r7, #4
 8000888:	4619      	mov	r1, r3
 800088a:	4806      	ldr	r0, [pc, #24]	@ (80008a4 <MX_ADC1_Init+0xcc>)
 800088c:	f001 fbe8 	bl	8002060 <HAL_ADC_ConfigChannel>
 8000890:	4603      	mov	r3, r0
 8000892:	2b00      	cmp	r3, #0
 8000894:	d001      	beq.n	800089a <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 8000896:	f000 fdc7 	bl	8001428 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800089a:	bf00      	nop
 800089c:	3710      	adds	r7, #16
 800089e:	46bd      	mov	sp, r7
 80008a0:	bd80      	pop	{r7, pc}
 80008a2:	bf00      	nop
 80008a4:	20000700 	.word	0x20000700
 80008a8:	40012400 	.word	0x40012400

080008ac <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 80008b0:	4b16      	ldr	r3, [pc, #88]	@ (800090c <MX_CAN_Init+0x60>)
 80008b2:	4a17      	ldr	r2, [pc, #92]	@ (8000910 <MX_CAN_Init+0x64>)
 80008b4:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 16;
 80008b6:	4b15      	ldr	r3, [pc, #84]	@ (800090c <MX_CAN_Init+0x60>)
 80008b8:	2210      	movs	r2, #16
 80008ba:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 80008bc:	4b13      	ldr	r3, [pc, #76]	@ (800090c <MX_CAN_Init+0x60>)
 80008be:	2200      	movs	r2, #0
 80008c0:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80008c2:	4b12      	ldr	r3, [pc, #72]	@ (800090c <MX_CAN_Init+0x60>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_1TQ;
 80008c8:	4b10      	ldr	r3, [pc, #64]	@ (800090c <MX_CAN_Init+0x60>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 80008ce:	4b0f      	ldr	r3, [pc, #60]	@ (800090c <MX_CAN_Init+0x60>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 80008d4:	4b0d      	ldr	r3, [pc, #52]	@ (800090c <MX_CAN_Init+0x60>)
 80008d6:	2200      	movs	r2, #0
 80008d8:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 80008da:	4b0c      	ldr	r3, [pc, #48]	@ (800090c <MX_CAN_Init+0x60>)
 80008dc:	2200      	movs	r2, #0
 80008de:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 80008e0:	4b0a      	ldr	r3, [pc, #40]	@ (800090c <MX_CAN_Init+0x60>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 80008e6:	4b09      	ldr	r3, [pc, #36]	@ (800090c <MX_CAN_Init+0x60>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 80008ec:	4b07      	ldr	r3, [pc, #28]	@ (800090c <MX_CAN_Init+0x60>)
 80008ee:	2200      	movs	r2, #0
 80008f0:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 80008f2:	4b06      	ldr	r3, [pc, #24]	@ (800090c <MX_CAN_Init+0x60>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 80008f8:	4804      	ldr	r0, [pc, #16]	@ (800090c <MX_CAN_Init+0x60>)
 80008fa:	f001 fdb3 	bl	8002464 <HAL_CAN_Init>
 80008fe:	4603      	mov	r3, r0
 8000900:	2b00      	cmp	r3, #0
 8000902:	d001      	beq.n	8000908 <MX_CAN_Init+0x5c>
  {
    Error_Handler();
 8000904:	f000 fd90 	bl	8001428 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8000908:	bf00      	nop
 800090a:	bd80      	pop	{r7, pc}
 800090c:	20000774 	.word	0x20000774
 8000910:	40006400 	.word	0x40006400

08000914 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000918:	4b12      	ldr	r3, [pc, #72]	@ (8000964 <MX_I2C1_Init+0x50>)
 800091a:	4a13      	ldr	r2, [pc, #76]	@ (8000968 <MX_I2C1_Init+0x54>)
 800091c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800091e:	4b11      	ldr	r3, [pc, #68]	@ (8000964 <MX_I2C1_Init+0x50>)
 8000920:	4a12      	ldr	r2, [pc, #72]	@ (800096c <MX_I2C1_Init+0x58>)
 8000922:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000924:	4b0f      	ldr	r3, [pc, #60]	@ (8000964 <MX_I2C1_Init+0x50>)
 8000926:	2200      	movs	r2, #0
 8000928:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800092a:	4b0e      	ldr	r3, [pc, #56]	@ (8000964 <MX_I2C1_Init+0x50>)
 800092c:	2200      	movs	r2, #0
 800092e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000930:	4b0c      	ldr	r3, [pc, #48]	@ (8000964 <MX_I2C1_Init+0x50>)
 8000932:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000936:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000938:	4b0a      	ldr	r3, [pc, #40]	@ (8000964 <MX_I2C1_Init+0x50>)
 800093a:	2200      	movs	r2, #0
 800093c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800093e:	4b09      	ldr	r3, [pc, #36]	@ (8000964 <MX_I2C1_Init+0x50>)
 8000940:	2200      	movs	r2, #0
 8000942:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000944:	4b07      	ldr	r3, [pc, #28]	@ (8000964 <MX_I2C1_Init+0x50>)
 8000946:	2200      	movs	r2, #0
 8000948:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800094a:	4b06      	ldr	r3, [pc, #24]	@ (8000964 <MX_I2C1_Init+0x50>)
 800094c:	2200      	movs	r2, #0
 800094e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000950:	4804      	ldr	r0, [pc, #16]	@ (8000964 <MX_I2C1_Init+0x50>)
 8000952:	f002 fd87 	bl	8003464 <HAL_I2C_Init>
 8000956:	4603      	mov	r3, r0
 8000958:	2b00      	cmp	r3, #0
 800095a:	d001      	beq.n	8000960 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800095c:	f000 fd64 	bl	8001428 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000960:	bf00      	nop
 8000962:	bd80      	pop	{r7, pc}
 8000964:	2000079c 	.word	0x2000079c
 8000968:	40005400 	.word	0x40005400
 800096c:	000186a0 	.word	0x000186a0

08000970 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000974:	4b17      	ldr	r3, [pc, #92]	@ (80009d4 <MX_SPI1_Init+0x64>)
 8000976:	4a18      	ldr	r2, [pc, #96]	@ (80009d8 <MX_SPI1_Init+0x68>)
 8000978:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800097a:	4b16      	ldr	r3, [pc, #88]	@ (80009d4 <MX_SPI1_Init+0x64>)
 800097c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000980:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000982:	4b14      	ldr	r3, [pc, #80]	@ (80009d4 <MX_SPI1_Init+0x64>)
 8000984:	2200      	movs	r2, #0
 8000986:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000988:	4b12      	ldr	r3, [pc, #72]	@ (80009d4 <MX_SPI1_Init+0x64>)
 800098a:	2200      	movs	r2, #0
 800098c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800098e:	4b11      	ldr	r3, [pc, #68]	@ (80009d4 <MX_SPI1_Init+0x64>)
 8000990:	2200      	movs	r2, #0
 8000992:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000994:	4b0f      	ldr	r3, [pc, #60]	@ (80009d4 <MX_SPI1_Init+0x64>)
 8000996:	2200      	movs	r2, #0
 8000998:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 800099a:	4b0e      	ldr	r3, [pc, #56]	@ (80009d4 <MX_SPI1_Init+0x64>)
 800099c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80009a0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80009a2:	4b0c      	ldr	r3, [pc, #48]	@ (80009d4 <MX_SPI1_Init+0x64>)
 80009a4:	2218      	movs	r2, #24
 80009a6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80009a8:	4b0a      	ldr	r3, [pc, #40]	@ (80009d4 <MX_SPI1_Init+0x64>)
 80009aa:	2200      	movs	r2, #0
 80009ac:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80009ae:	4b09      	ldr	r3, [pc, #36]	@ (80009d4 <MX_SPI1_Init+0x64>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80009b4:	4b07      	ldr	r3, [pc, #28]	@ (80009d4 <MX_SPI1_Init+0x64>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80009ba:	4b06      	ldr	r3, [pc, #24]	@ (80009d4 <MX_SPI1_Init+0x64>)
 80009bc:	220a      	movs	r2, #10
 80009be:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80009c0:	4804      	ldr	r0, [pc, #16]	@ (80009d4 <MX_SPI1_Init+0x64>)
 80009c2:	f003 fb59 	bl	8004078 <HAL_SPI_Init>
 80009c6:	4603      	mov	r3, r0
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d001      	beq.n	80009d0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80009cc:	f000 fd2c 	bl	8001428 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80009d0:	bf00      	nop
 80009d2:	bd80      	pop	{r7, pc}
 80009d4:	200007f0 	.word	0x200007f0
 80009d8:	40013000 	.word	0x40013000

080009dc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	b086      	sub	sp, #24
 80009e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80009e2:	f107 0308 	add.w	r3, r7, #8
 80009e6:	2200      	movs	r2, #0
 80009e8:	601a      	str	r2, [r3, #0]
 80009ea:	605a      	str	r2, [r3, #4]
 80009ec:	609a      	str	r2, [r3, #8]
 80009ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009f0:	463b      	mov	r3, r7
 80009f2:	2200      	movs	r2, #0
 80009f4:	601a      	str	r2, [r3, #0]
 80009f6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80009f8:	4b1e      	ldr	r3, [pc, #120]	@ (8000a74 <MX_TIM1_Init+0x98>)
 80009fa:	4a1f      	ldr	r2, [pc, #124]	@ (8000a78 <MX_TIM1_Init+0x9c>)
 80009fc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 80009fe:	4b1d      	ldr	r3, [pc, #116]	@ (8000a74 <MX_TIM1_Init+0x98>)
 8000a00:	2247      	movs	r2, #71	@ 0x47
 8000a02:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a04:	4b1b      	ldr	r3, [pc, #108]	@ (8000a74 <MX_TIM1_Init+0x98>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 8000a0a:	4b1a      	ldr	r3, [pc, #104]	@ (8000a74 <MX_TIM1_Init+0x98>)
 8000a0c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000a10:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a12:	4b18      	ldr	r3, [pc, #96]	@ (8000a74 <MX_TIM1_Init+0x98>)
 8000a14:	2200      	movs	r2, #0
 8000a16:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000a18:	4b16      	ldr	r3, [pc, #88]	@ (8000a74 <MX_TIM1_Init+0x98>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a1e:	4b15      	ldr	r3, [pc, #84]	@ (8000a74 <MX_TIM1_Init+0x98>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000a24:	4813      	ldr	r0, [pc, #76]	@ (8000a74 <MX_TIM1_Init+0x98>)
 8000a26:	f003 fbab 	bl	8004180 <HAL_TIM_Base_Init>
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d001      	beq.n	8000a34 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8000a30:	f000 fcfa 	bl	8001428 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a34:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a38:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000a3a:	f107 0308 	add.w	r3, r7, #8
 8000a3e:	4619      	mov	r1, r3
 8000a40:	480c      	ldr	r0, [pc, #48]	@ (8000a74 <MX_TIM1_Init+0x98>)
 8000a42:	f003 fd2f 	bl	80044a4 <HAL_TIM_ConfigClockSource>
 8000a46:	4603      	mov	r3, r0
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d001      	beq.n	8000a50 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8000a4c:	f000 fcec 	bl	8001428 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a50:	2300      	movs	r3, #0
 8000a52:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a54:	2300      	movs	r3, #0
 8000a56:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000a58:	463b      	mov	r3, r7
 8000a5a:	4619      	mov	r1, r3
 8000a5c:	4805      	ldr	r0, [pc, #20]	@ (8000a74 <MX_TIM1_Init+0x98>)
 8000a5e:	f003 ff11 	bl	8004884 <HAL_TIMEx_MasterConfigSynchronization>
 8000a62:	4603      	mov	r3, r0
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d001      	beq.n	8000a6c <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000a68:	f000 fcde 	bl	8001428 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000a6c:	bf00      	nop
 8000a6e:	3718      	adds	r7, #24
 8000a70:	46bd      	mov	sp, r7
 8000a72:	bd80      	pop	{r7, pc}
 8000a74:	20000848 	.word	0x20000848
 8000a78:	40012c00 	.word	0x40012c00

08000a7c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b086      	sub	sp, #24
 8000a80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a82:	f107 0308 	add.w	r3, r7, #8
 8000a86:	2200      	movs	r2, #0
 8000a88:	601a      	str	r2, [r3, #0]
 8000a8a:	605a      	str	r2, [r3, #4]
 8000a8c:	609a      	str	r2, [r3, #8]
 8000a8e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a90:	463b      	mov	r3, r7
 8000a92:	2200      	movs	r2, #0
 8000a94:	601a      	str	r2, [r3, #0]
 8000a96:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000a98:	4b1d      	ldr	r3, [pc, #116]	@ (8000b10 <MX_TIM2_Init+0x94>)
 8000a9a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000a9e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72-1;
 8000aa0:	4b1b      	ldr	r3, [pc, #108]	@ (8000b10 <MX_TIM2_Init+0x94>)
 8000aa2:	2247      	movs	r2, #71	@ 0x47
 8000aa4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000aa6:	4b1a      	ldr	r3, [pc, #104]	@ (8000b10 <MX_TIM2_Init+0x94>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8000aac:	4b18      	ldr	r3, [pc, #96]	@ (8000b10 <MX_TIM2_Init+0x94>)
 8000aae:	2263      	movs	r2, #99	@ 0x63
 8000ab0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ab2:	4b17      	ldr	r3, [pc, #92]	@ (8000b10 <MX_TIM2_Init+0x94>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ab8:	4b15      	ldr	r3, [pc, #84]	@ (8000b10 <MX_TIM2_Init+0x94>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000abe:	4814      	ldr	r0, [pc, #80]	@ (8000b10 <MX_TIM2_Init+0x94>)
 8000ac0:	f003 fb5e 	bl	8004180 <HAL_TIM_Base_Init>
 8000ac4:	4603      	mov	r3, r0
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d001      	beq.n	8000ace <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 8000aca:	f000 fcad 	bl	8001428 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ace:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ad2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000ad4:	f107 0308 	add.w	r3, r7, #8
 8000ad8:	4619      	mov	r1, r3
 8000ada:	480d      	ldr	r0, [pc, #52]	@ (8000b10 <MX_TIM2_Init+0x94>)
 8000adc:	f003 fce2 	bl	80044a4 <HAL_TIM_ConfigClockSource>
 8000ae0:	4603      	mov	r3, r0
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d001      	beq.n	8000aea <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 8000ae6:	f000 fc9f 	bl	8001428 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000aea:	2300      	movs	r3, #0
 8000aec:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000aee:	2300      	movs	r3, #0
 8000af0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000af2:	463b      	mov	r3, r7
 8000af4:	4619      	mov	r1, r3
 8000af6:	4806      	ldr	r0, [pc, #24]	@ (8000b10 <MX_TIM2_Init+0x94>)
 8000af8:	f003 fec4 	bl	8004884 <HAL_TIMEx_MasterConfigSynchronization>
 8000afc:	4603      	mov	r3, r0
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d001      	beq.n	8000b06 <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 8000b02:	f000 fc91 	bl	8001428 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000b06:	bf00      	nop
 8000b08:	3718      	adds	r7, #24
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	bd80      	pop	{r7, pc}
 8000b0e:	bf00      	nop
 8000b10:	20000890 	.word	0x20000890

08000b14 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000b18:	4b11      	ldr	r3, [pc, #68]	@ (8000b60 <MX_USART1_UART_Init+0x4c>)
 8000b1a:	4a12      	ldr	r2, [pc, #72]	@ (8000b64 <MX_USART1_UART_Init+0x50>)
 8000b1c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000b1e:	4b10      	ldr	r3, [pc, #64]	@ (8000b60 <MX_USART1_UART_Init+0x4c>)
 8000b20:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000b24:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000b26:	4b0e      	ldr	r3, [pc, #56]	@ (8000b60 <MX_USART1_UART_Init+0x4c>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000b2c:	4b0c      	ldr	r3, [pc, #48]	@ (8000b60 <MX_USART1_UART_Init+0x4c>)
 8000b2e:	2200      	movs	r2, #0
 8000b30:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000b32:	4b0b      	ldr	r3, [pc, #44]	@ (8000b60 <MX_USART1_UART_Init+0x4c>)
 8000b34:	2200      	movs	r2, #0
 8000b36:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000b38:	4b09      	ldr	r3, [pc, #36]	@ (8000b60 <MX_USART1_UART_Init+0x4c>)
 8000b3a:	220c      	movs	r2, #12
 8000b3c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b3e:	4b08      	ldr	r3, [pc, #32]	@ (8000b60 <MX_USART1_UART_Init+0x4c>)
 8000b40:	2200      	movs	r2, #0
 8000b42:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b44:	4b06      	ldr	r3, [pc, #24]	@ (8000b60 <MX_USART1_UART_Init+0x4c>)
 8000b46:	2200      	movs	r2, #0
 8000b48:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000b4a:	4805      	ldr	r0, [pc, #20]	@ (8000b60 <MX_USART1_UART_Init+0x4c>)
 8000b4c:	f003 ff0a 	bl	8004964 <HAL_UART_Init>
 8000b50:	4603      	mov	r3, r0
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d001      	beq.n	8000b5a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000b56:	f000 fc67 	bl	8001428 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000b5a:	bf00      	nop
 8000b5c:	bd80      	pop	{r7, pc}
 8000b5e:	bf00      	nop
 8000b60:	200008d8 	.word	0x200008d8
 8000b64:	40013800 	.word	0x40013800

08000b68 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000b6c:	4b11      	ldr	r3, [pc, #68]	@ (8000bb4 <MX_USART3_UART_Init+0x4c>)
 8000b6e:	4a12      	ldr	r2, [pc, #72]	@ (8000bb8 <MX_USART3_UART_Init+0x50>)
 8000b70:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000b72:	4b10      	ldr	r3, [pc, #64]	@ (8000bb4 <MX_USART3_UART_Init+0x4c>)
 8000b74:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000b78:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000b7a:	4b0e      	ldr	r3, [pc, #56]	@ (8000bb4 <MX_USART3_UART_Init+0x4c>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000b80:	4b0c      	ldr	r3, [pc, #48]	@ (8000bb4 <MX_USART3_UART_Init+0x4c>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000b86:	4b0b      	ldr	r3, [pc, #44]	@ (8000bb4 <MX_USART3_UART_Init+0x4c>)
 8000b88:	2200      	movs	r2, #0
 8000b8a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000b8c:	4b09      	ldr	r3, [pc, #36]	@ (8000bb4 <MX_USART3_UART_Init+0x4c>)
 8000b8e:	220c      	movs	r2, #12
 8000b90:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b92:	4b08      	ldr	r3, [pc, #32]	@ (8000bb4 <MX_USART3_UART_Init+0x4c>)
 8000b94:	2200      	movs	r2, #0
 8000b96:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b98:	4b06      	ldr	r3, [pc, #24]	@ (8000bb4 <MX_USART3_UART_Init+0x4c>)
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000b9e:	4805      	ldr	r0, [pc, #20]	@ (8000bb4 <MX_USART3_UART_Init+0x4c>)
 8000ba0:	f003 fee0 	bl	8004964 <HAL_UART_Init>
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d001      	beq.n	8000bae <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000baa:	f000 fc3d 	bl	8001428 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000bae:	bf00      	nop
 8000bb0:	bd80      	pop	{r7, pc}
 8000bb2:	bf00      	nop
 8000bb4:	20000920 	.word	0x20000920
 8000bb8:	40004800 	.word	0x40004800

08000bbc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b082      	sub	sp, #8
 8000bc0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000bc2:	4b0c      	ldr	r3, [pc, #48]	@ (8000bf4 <MX_DMA_Init+0x38>)
 8000bc4:	695b      	ldr	r3, [r3, #20]
 8000bc6:	4a0b      	ldr	r2, [pc, #44]	@ (8000bf4 <MX_DMA_Init+0x38>)
 8000bc8:	f043 0301 	orr.w	r3, r3, #1
 8000bcc:	6153      	str	r3, [r2, #20]
 8000bce:	4b09      	ldr	r3, [pc, #36]	@ (8000bf4 <MX_DMA_Init+0x38>)
 8000bd0:	695b      	ldr	r3, [r3, #20]
 8000bd2:	f003 0301 	and.w	r3, r3, #1
 8000bd6:	607b      	str	r3, [r7, #4]
 8000bd8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 6, 0);
 8000bda:	2200      	movs	r2, #0
 8000bdc:	2106      	movs	r1, #6
 8000bde:	200b      	movs	r0, #11
 8000be0:	f001 fe13 	bl	800280a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000be4:	200b      	movs	r0, #11
 8000be6:	f001 fe2c 	bl	8002842 <HAL_NVIC_EnableIRQ>

}
 8000bea:	bf00      	nop
 8000bec:	3708      	adds	r7, #8
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	bd80      	pop	{r7, pc}
 8000bf2:	bf00      	nop
 8000bf4:	40021000 	.word	0x40021000

08000bf8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b088      	sub	sp, #32
 8000bfc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bfe:	f107 0310 	add.w	r3, r7, #16
 8000c02:	2200      	movs	r2, #0
 8000c04:	601a      	str	r2, [r3, #0]
 8000c06:	605a      	str	r2, [r3, #4]
 8000c08:	609a      	str	r2, [r3, #8]
 8000c0a:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c0c:	4b4c      	ldr	r3, [pc, #304]	@ (8000d40 <MX_GPIO_Init+0x148>)
 8000c0e:	699b      	ldr	r3, [r3, #24]
 8000c10:	4a4b      	ldr	r2, [pc, #300]	@ (8000d40 <MX_GPIO_Init+0x148>)
 8000c12:	f043 0310 	orr.w	r3, r3, #16
 8000c16:	6193      	str	r3, [r2, #24]
 8000c18:	4b49      	ldr	r3, [pc, #292]	@ (8000d40 <MX_GPIO_Init+0x148>)
 8000c1a:	699b      	ldr	r3, [r3, #24]
 8000c1c:	f003 0310 	and.w	r3, r3, #16
 8000c20:	60fb      	str	r3, [r7, #12]
 8000c22:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c24:	4b46      	ldr	r3, [pc, #280]	@ (8000d40 <MX_GPIO_Init+0x148>)
 8000c26:	699b      	ldr	r3, [r3, #24]
 8000c28:	4a45      	ldr	r2, [pc, #276]	@ (8000d40 <MX_GPIO_Init+0x148>)
 8000c2a:	f043 0320 	orr.w	r3, r3, #32
 8000c2e:	6193      	str	r3, [r2, #24]
 8000c30:	4b43      	ldr	r3, [pc, #268]	@ (8000d40 <MX_GPIO_Init+0x148>)
 8000c32:	699b      	ldr	r3, [r3, #24]
 8000c34:	f003 0320 	and.w	r3, r3, #32
 8000c38:	60bb      	str	r3, [r7, #8]
 8000c3a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c3c:	4b40      	ldr	r3, [pc, #256]	@ (8000d40 <MX_GPIO_Init+0x148>)
 8000c3e:	699b      	ldr	r3, [r3, #24]
 8000c40:	4a3f      	ldr	r2, [pc, #252]	@ (8000d40 <MX_GPIO_Init+0x148>)
 8000c42:	f043 0304 	orr.w	r3, r3, #4
 8000c46:	6193      	str	r3, [r2, #24]
 8000c48:	4b3d      	ldr	r3, [pc, #244]	@ (8000d40 <MX_GPIO_Init+0x148>)
 8000c4a:	699b      	ldr	r3, [r3, #24]
 8000c4c:	f003 0304 	and.w	r3, r3, #4
 8000c50:	607b      	str	r3, [r7, #4]
 8000c52:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c54:	4b3a      	ldr	r3, [pc, #232]	@ (8000d40 <MX_GPIO_Init+0x148>)
 8000c56:	699b      	ldr	r3, [r3, #24]
 8000c58:	4a39      	ldr	r2, [pc, #228]	@ (8000d40 <MX_GPIO_Init+0x148>)
 8000c5a:	f043 0308 	orr.w	r3, r3, #8
 8000c5e:	6193      	str	r3, [r2, #24]
 8000c60:	4b37      	ldr	r3, [pc, #220]	@ (8000d40 <MX_GPIO_Init+0x148>)
 8000c62:	699b      	ldr	r3, [r3, #24]
 8000c64:	f003 0308 	and.w	r3, r3, #8
 8000c68:	603b      	str	r3, [r7, #0]
 8000c6a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 8000c72:	4834      	ldr	r0, [pc, #208]	@ (8000d44 <MX_GPIO_Init+0x14c>)
 8000c74:	f002 fbc5 	bl	8003402 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, O7_Pin|O6_Pin|O5_Pin|O1_Pin
 8000c78:	2200      	movs	r2, #0
 8000c7a:	f24f 0107 	movw	r1, #61447	@ 0xf007
 8000c7e:	4832      	ldr	r0, [pc, #200]	@ (8000d48 <MX_GPIO_Init+0x150>)
 8000c80:	f002 fbbf 	bl	8003402 <HAL_GPIO_WritePin>
                          |O2_Pin|O3_Pin|O4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
 8000c84:	2200      	movs	r2, #0
 8000c86:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c8a:	4830      	ldr	r0, [pc, #192]	@ (8000d4c <MX_GPIO_Init+0x154>)
 8000c8c:	f002 fbb9 	bl	8003402 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000c90:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8000c94:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c96:	2301      	movs	r3, #1
 8000c98:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c9e:	2302      	movs	r3, #2
 8000ca0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ca2:	f107 0310 	add.w	r3, r7, #16
 8000ca6:	4619      	mov	r1, r3
 8000ca8:	4826      	ldr	r0, [pc, #152]	@ (8000d44 <MX_GPIO_Init+0x14c>)
 8000caa:	f002 fa0f 	bl	80030cc <HAL_GPIO_Init>

  /*Configure GPIO pins : O7_Pin O6_Pin O5_Pin O1_Pin
                           O2_Pin O3_Pin O4_Pin */
  GPIO_InitStruct.Pin = O7_Pin|O6_Pin|O5_Pin|O1_Pin
 8000cae:	f24f 0307 	movw	r3, #61447	@ 0xf007
 8000cb2:	613b      	str	r3, [r7, #16]
                          |O2_Pin|O3_Pin|O4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cb4:	2301      	movs	r3, #1
 8000cb6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb8:	2300      	movs	r3, #0
 8000cba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cbc:	2302      	movs	r3, #2
 8000cbe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cc0:	f107 0310 	add.w	r3, r7, #16
 8000cc4:	4619      	mov	r1, r3
 8000cc6:	4820      	ldr	r0, [pc, #128]	@ (8000d48 <MX_GPIO_Init+0x150>)
 8000cc8:	f002 fa00 	bl	80030cc <HAL_GPIO_Init>

  /*Configure GPIO pin : BUZZER_Pin */
  GPIO_InitStruct.Pin = BUZZER_Pin;
 8000ccc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000cd0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cd2:	2301      	movs	r3, #1
 8000cd4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cda:	2302      	movs	r3, #2
 8000cdc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 8000cde:	f107 0310 	add.w	r3, r7, #16
 8000ce2:	4619      	mov	r1, r3
 8000ce4:	4819      	ldr	r0, [pc, #100]	@ (8000d4c <MX_GPIO_Init+0x154>)
 8000ce6:	f002 f9f1 	bl	80030cc <HAL_GPIO_Init>

  /*Configure GPIO pin : I1_Pin */
  GPIO_InitStruct.Pin = I1_Pin;
 8000cea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000cee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(I1_GPIO_Port, &GPIO_InitStruct);
 8000cf8:	f107 0310 	add.w	r3, r7, #16
 8000cfc:	4619      	mov	r1, r3
 8000cfe:	4813      	ldr	r0, [pc, #76]	@ (8000d4c <MX_GPIO_Init+0x154>)
 8000d00:	f002 f9e4 	bl	80030cc <HAL_GPIO_Init>

  /*Configure GPIO pins : I2_Pin I3_Pin I4_Pin Button_2_Pin */
  GPIO_InitStruct.Pin = I2_Pin|I3_Pin|I4_Pin|Button_2_Pin;
 8000d04:	f44f 730e 	mov.w	r3, #568	@ 0x238
 8000d08:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d0e:	2300      	movs	r3, #0
 8000d10:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d12:	f107 0310 	add.w	r3, r7, #16
 8000d16:	4619      	mov	r1, r3
 8000d18:	480b      	ldr	r0, [pc, #44]	@ (8000d48 <MX_GPIO_Init+0x150>)
 8000d1a:	f002 f9d7 	bl	80030cc <HAL_GPIO_Init>

  /*Configure GPIO pin : Button_1_Pin */
  GPIO_InitStruct.Pin = Button_1_Pin;
 8000d1e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000d22:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d24:	2300      	movs	r3, #0
 8000d26:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d28:	2301      	movs	r3, #1
 8000d2a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(Button_1_GPIO_Port, &GPIO_InitStruct);
 8000d2c:	f107 0310 	add.w	r3, r7, #16
 8000d30:	4619      	mov	r1, r3
 8000d32:	4805      	ldr	r0, [pc, #20]	@ (8000d48 <MX_GPIO_Init+0x150>)
 8000d34:	f002 f9ca 	bl	80030cc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000d38:	bf00      	nop
 8000d3a:	3720      	adds	r7, #32
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	bd80      	pop	{r7, pc}
 8000d40:	40021000 	.word	0x40021000
 8000d44:	40011000 	.word	0x40011000
 8000d48:	40010c00 	.word	0x40010c00
 8000d4c:	40010800 	.word	0x40010800

08000d50 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000d50:	b480      	push	{r7}
 8000d52:	b083      	sub	sp, #12
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM2)
  {
  }
  if(htim->Instance == TIM1)
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	4a06      	ldr	r2, [pc, #24]	@ (8000d78 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000d5e:	4293      	cmp	r3, r2
 8000d60:	d104      	bne.n	8000d6c <HAL_TIM_PeriodElapsedCallback+0x1c>
  {
	  timer1_counter++;
 8000d62:	4b06      	ldr	r3, [pc, #24]	@ (8000d7c <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	3301      	adds	r3, #1
 8000d68:	4a04      	ldr	r2, [pc, #16]	@ (8000d7c <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8000d6a:	6013      	str	r3, [r2, #0]
  }
}
 8000d6c:	bf00      	nop
 8000d6e:	370c      	adds	r7, #12
 8000d70:	46bd      	mov	sp, r7
 8000d72:	bc80      	pop	{r7}
 8000d74:	4770      	bx	lr
 8000d76:	bf00      	nop
 8000d78:	40012c00 	.word	0x40012c00
 8000d7c:	20000988 	.word	0x20000988

08000d80 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b084      	sub	sp, #16
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
	if(hadc->Instance == hadc1.Instance)
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	681a      	ldr	r2, [r3, #0]
 8000d8c:	4b0e      	ldr	r3, [pc, #56]	@ (8000dc8 <HAL_ADC_ConvCpltCallback+0x48>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	429a      	cmp	r2, r3
 8000d92:	d114      	bne.n	8000dbe <HAL_ADC_ConvCpltCallback+0x3e>
	{
		BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8000d94:	2300      	movs	r3, #0
 8000d96:	60fb      	str	r3, [r7, #12]
		vTaskNotifyGiveFromISR(Task_Test_IRHandle, &xHigherPriorityTaskWoken);
 8000d98:	4b0c      	ldr	r3, [pc, #48]	@ (8000dcc <HAL_ADC_ConvCpltCallback+0x4c>)
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	f107 020c 	add.w	r2, r7, #12
 8000da0:	4611      	mov	r1, r2
 8000da2:	4618      	mov	r0, r3
 8000da4:	f006 f980 	bl	80070a8 <vTaskNotifyGiveFromISR>
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8000da8:	68fb      	ldr	r3, [r7, #12]
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d007      	beq.n	8000dbe <HAL_ADC_ConvCpltCallback+0x3e>
 8000dae:	4b08      	ldr	r3, [pc, #32]	@ (8000dd0 <HAL_ADC_ConvCpltCallback+0x50>)
 8000db0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000db4:	601a      	str	r2, [r3, #0]
 8000db6:	f3bf 8f4f 	dsb	sy
 8000dba:	f3bf 8f6f 	isb	sy
	}

}
 8000dbe:	bf00      	nop
 8000dc0:	3710      	adds	r7, #16
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	bd80      	pop	{r7, pc}
 8000dc6:	bf00      	nop
 8000dc8:	20000700 	.word	0x20000700
 8000dcc:	20000970 	.word	0x20000970
 8000dd0:	e000ed04 	.word	0xe000ed04

08000dd4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b082      	sub	sp, #8
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  osDelay(1);
 8000ddc:	2001      	movs	r0, #1
 8000dde:	f003 ff1a 	bl	8004c16 <osDelay>
 8000de2:	e7fb      	b.n	8000ddc <StartDefaultTask+0x8>

08000de4 <StartTask_Button>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask_Button */
void StartTask_Button(void const * argument)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b088      	sub	sp, #32
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
  for(;;)
  {
#if 1
	  ButtonState_t state;
	  state = BUTTON_Read(&Button_ok);
 8000dec:	4867      	ldr	r0, [pc, #412]	@ (8000f8c <StartTask_Button+0x1a8>)
 8000dee:	f7ff fab3 	bl	8000358 <BUTTON_Read>
 8000df2:	4603      	mov	r3, r0
 8000df4:	73fb      	strb	r3, [r7, #15]

	  switch(state)
 8000df6:	7bfb      	ldrb	r3, [r7, #15]
 8000df8:	2b03      	cmp	r3, #3
 8000dfa:	d006      	beq.n	8000e0a <StartTask_Button+0x26>
 8000dfc:	2b03      	cmp	r3, #3
 8000dfe:	dc54      	bgt.n	8000eaa <StartTask_Button+0xc6>
 8000e00:	2b01      	cmp	r3, #1
 8000e02:	d054      	beq.n	8000eae <StartTask_Button+0xca>
 8000e04:	2b02      	cmp	r3, #2
 8000e06:	d054      	beq.n	8000eb2 <StartTask_Button+0xce>
				 }
//	  			osMutexRelease(myMutex02Handle);
	  		  }
	  		break;
	  	  default:
	  		  break;
 8000e08:	e04f      	b.n	8000eaa <StartTask_Button+0xc6>
	  		osTimerStop(timer_buzzerHandle);
 8000e0a:	4b61      	ldr	r3, [pc, #388]	@ (8000f90 <StartTask_Button+0x1ac>)
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	4618      	mov	r0, r3
 8000e10:	f003 ff8e 	bl	8004d30 <osTimerStop>
	  		  if(product_value == REAL_PR_OK || product_value == FIRT_SAMPLE)
 8000e14:	4b5f      	ldr	r3, [pc, #380]	@ (8000f94 <StartTask_Button+0x1b0>)
 8000e16:	781b      	ldrb	r3, [r3, #0]
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d003      	beq.n	8000e24 <StartTask_Button+0x40>
 8000e1c:	4b5d      	ldr	r3, [pc, #372]	@ (8000f94 <StartTask_Button+0x1b0>)
 8000e1e:	781b      	ldrb	r3, [r3, #0]
 8000e20:	2b03      	cmp	r3, #3
 8000e22:	d129      	bne.n	8000e78 <StartTask_Button+0x94>
	  			msg = BTN_OK;
 8000e24:	2301      	movs	r3, #1
 8000e26:	73bb      	strb	r3, [r7, #14]
				xQueueSend(button_mesHandle, &msg, portMAX_DELAY);
 8000e28:	4b5b      	ldr	r3, [pc, #364]	@ (8000f98 <StartTask_Button+0x1b4>)
 8000e2a:	6818      	ldr	r0, [r3, #0]
 8000e2c:	f107 010e 	add.w	r1, r7, #14
 8000e30:	2300      	movs	r3, #0
 8000e32:	f04f 32ff 	mov.w	r2, #4294967295
 8000e36:	f004 fabd 	bl	80053b4 <xQueueGenericSend>
				osMutexWait(led_lockHandle, portMAX_DELAY);
 8000e3a:	4b58      	ldr	r3, [pc, #352]	@ (8000f9c <StartTask_Button+0x1b8>)
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	f04f 31ff 	mov.w	r1, #4294967295
 8000e42:	4618      	mov	r0, r3
 8000e44:	f003 ffc8 	bl	8004dd8 <osMutexWait>
				for(int i = 0; i < 20; i++)
 8000e48:	2300      	movs	r3, #0
 8000e4a:	61fb      	str	r3, [r7, #28]
 8000e4c:	e00b      	b.n	8000e66 <StartTask_Button+0x82>
					GPIOB->ODR ^=  (1 << 12U);
 8000e4e:	4b54      	ldr	r3, [pc, #336]	@ (8000fa0 <StartTask_Button+0x1bc>)
 8000e50:	68db      	ldr	r3, [r3, #12]
 8000e52:	4a53      	ldr	r2, [pc, #332]	@ (8000fa0 <StartTask_Button+0x1bc>)
 8000e54:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8000e58:	60d3      	str	r3, [r2, #12]
					Delay_ms(70);
 8000e5a:	2046      	movs	r0, #70	@ 0x46
 8000e5c:	f7ff faf6 	bl	800044c <Delay_ms>
				for(int i = 0; i < 20; i++)
 8000e60:	69fb      	ldr	r3, [r7, #28]
 8000e62:	3301      	adds	r3, #1
 8000e64:	61fb      	str	r3, [r7, #28]
 8000e66:	69fb      	ldr	r3, [r7, #28]
 8000e68:	2b13      	cmp	r3, #19
 8000e6a:	ddf0      	ble.n	8000e4e <StartTask_Button+0x6a>
				osMutexRelease(led_lockHandle);
 8000e6c:	4b4b      	ldr	r3, [pc, #300]	@ (8000f9c <StartTask_Button+0x1b8>)
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	4618      	mov	r0, r3
 8000e72:	f003 ffff 	bl	8004e74 <osMutexRelease>
	  		break;
 8000e76:	e01d      	b.n	8000eb4 <StartTask_Button+0xd0>
	  			GPIOA->ODR &=  ~(1 << 8U);
 8000e78:	4b4a      	ldr	r3, [pc, #296]	@ (8000fa4 <StartTask_Button+0x1c0>)
 8000e7a:	68db      	ldr	r3, [r3, #12]
 8000e7c:	4a49      	ldr	r2, [pc, #292]	@ (8000fa4 <StartTask_Button+0x1c0>)
 8000e7e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000e82:	60d3      	str	r3, [r2, #12]
	  			for(int i = 0; i < 20; i++)
 8000e84:	2300      	movs	r3, #0
 8000e86:	61bb      	str	r3, [r7, #24]
 8000e88:	e00b      	b.n	8000ea2 <StartTask_Button+0xbe>
	  				GPIOA->ODR ^=  (1 << 8U);
 8000e8a:	4b46      	ldr	r3, [pc, #280]	@ (8000fa4 <StartTask_Button+0x1c0>)
 8000e8c:	68db      	ldr	r3, [r3, #12]
 8000e8e:	4a45      	ldr	r2, [pc, #276]	@ (8000fa4 <StartTask_Button+0x1c0>)
 8000e90:	f483 7380 	eor.w	r3, r3, #256	@ 0x100
 8000e94:	60d3      	str	r3, [r2, #12]
					Delay_ms(70);
 8000e96:	2046      	movs	r0, #70	@ 0x46
 8000e98:	f7ff fad8 	bl	800044c <Delay_ms>
	  			for(int i = 0; i < 20; i++)
 8000e9c:	69bb      	ldr	r3, [r7, #24]
 8000e9e:	3301      	adds	r3, #1
 8000ea0:	61bb      	str	r3, [r7, #24]
 8000ea2:	69bb      	ldr	r3, [r7, #24]
 8000ea4:	2b13      	cmp	r3, #19
 8000ea6:	ddf0      	ble.n	8000e8a <StartTask_Button+0xa6>
	  		break;
 8000ea8:	e004      	b.n	8000eb4 <StartTask_Button+0xd0>
	  		  break;
 8000eaa:	bf00      	nop
 8000eac:	e002      	b.n	8000eb4 <StartTask_Button+0xd0>
			  break;
 8000eae:	bf00      	nop
 8000eb0:	e000      	b.n	8000eb4 <StartTask_Button+0xd0>
				break;
 8000eb2:	bf00      	nop
	  }
	  state = BUTTON_Read(&Button_ng);
 8000eb4:	483c      	ldr	r0, [pc, #240]	@ (8000fa8 <StartTask_Button+0x1c4>)
 8000eb6:	f7ff fa4f 	bl	8000358 <BUTTON_Read>
 8000eba:	4603      	mov	r3, r0
 8000ebc:	73fb      	strb	r3, [r7, #15]

	  switch(state)
 8000ebe:	7bfb      	ldrb	r3, [r7, #15]
 8000ec0:	2b03      	cmp	r3, #3
 8000ec2:	d006      	beq.n	8000ed2 <StartTask_Button+0xee>
 8000ec4:	2b03      	cmp	r3, #3
 8000ec6:	dc5a      	bgt.n	8000f7e <StartTask_Button+0x19a>
 8000ec8:	2b01      	cmp	r3, #1
 8000eca:	d05a      	beq.n	8000f82 <StartTask_Button+0x19e>
 8000ecc:	2b02      	cmp	r3, #2
 8000ece:	d05a      	beq.n	8000f86 <StartTask_Button+0x1a2>
//					osMutexRelease(myMutex02Handle);

				  }
			break;
		  default:
			  break;
 8000ed0:	e055      	b.n	8000f7e <StartTask_Button+0x19a>
			  	  osTimerStop(timer_buzzerHandle);
 8000ed2:	4b2f      	ldr	r3, [pc, #188]	@ (8000f90 <StartTask_Button+0x1ac>)
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	f003 ff2a 	bl	8004d30 <osTimerStop>
				  if(product_value == REAL_PR_NG ||  product_value == FIRT_SAMPLE)
 8000edc:	4b2d      	ldr	r3, [pc, #180]	@ (8000f94 <StartTask_Button+0x1b0>)
 8000ede:	781b      	ldrb	r3, [r3, #0]
 8000ee0:	2b01      	cmp	r3, #1
 8000ee2:	d003      	beq.n	8000eec <StartTask_Button+0x108>
 8000ee4:	4b2b      	ldr	r3, [pc, #172]	@ (8000f94 <StartTask_Button+0x1b0>)
 8000ee6:	781b      	ldrb	r3, [r3, #0]
 8000ee8:	2b03      	cmp	r3, #3
 8000eea:	d12f      	bne.n	8000f4c <StartTask_Button+0x168>
					  msg = BTN_NG;
 8000eec:	2302      	movs	r3, #2
 8000eee:	73bb      	strb	r3, [r7, #14]
					  xQueueSend(button_mesHandle, &msg, portMAX_DELAY);
 8000ef0:	4b29      	ldr	r3, [pc, #164]	@ (8000f98 <StartTask_Button+0x1b4>)
 8000ef2:	6818      	ldr	r0, [r3, #0]
 8000ef4:	f107 010e 	add.w	r1, r7, #14
 8000ef8:	2300      	movs	r3, #0
 8000efa:	f04f 32ff 	mov.w	r2, #4294967295
 8000efe:	f004 fa59 	bl	80053b4 <xQueueGenericSend>
					  osMutexWait(led_lockHandle, portMAX_DELAY);
 8000f02:	4b26      	ldr	r3, [pc, #152]	@ (8000f9c <StartTask_Button+0x1b8>)
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	f04f 31ff 	mov.w	r1, #4294967295
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	f003 ff64 	bl	8004dd8 <osMutexWait>
					  GPIOA->ODR &=  ~(1 << 8U);
 8000f10:	4b24      	ldr	r3, [pc, #144]	@ (8000fa4 <StartTask_Button+0x1c0>)
 8000f12:	68db      	ldr	r3, [r3, #12]
 8000f14:	4a23      	ldr	r2, [pc, #140]	@ (8000fa4 <StartTask_Button+0x1c0>)
 8000f16:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000f1a:	60d3      	str	r3, [r2, #12]
					 for(int i = 0; i < 20; i++)
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	617b      	str	r3, [r7, #20]
 8000f20:	e00b      	b.n	8000f3a <StartTask_Button+0x156>
						 GPIOB->ODR ^=  (1 << 13U);
 8000f22:	4b1f      	ldr	r3, [pc, #124]	@ (8000fa0 <StartTask_Button+0x1bc>)
 8000f24:	68db      	ldr	r3, [r3, #12]
 8000f26:	4a1e      	ldr	r2, [pc, #120]	@ (8000fa0 <StartTask_Button+0x1bc>)
 8000f28:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8000f2c:	60d3      	str	r3, [r2, #12]
						Delay_ms(70);
 8000f2e:	2046      	movs	r0, #70	@ 0x46
 8000f30:	f7ff fa8c 	bl	800044c <Delay_ms>
					 for(int i = 0; i < 20; i++)
 8000f34:	697b      	ldr	r3, [r7, #20]
 8000f36:	3301      	adds	r3, #1
 8000f38:	617b      	str	r3, [r7, #20]
 8000f3a:	697b      	ldr	r3, [r7, #20]
 8000f3c:	2b13      	cmp	r3, #19
 8000f3e:	ddf0      	ble.n	8000f22 <StartTask_Button+0x13e>
					 osMutexRelease(led_lockHandle);
 8000f40:	4b16      	ldr	r3, [pc, #88]	@ (8000f9c <StartTask_Button+0x1b8>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	4618      	mov	r0, r3
 8000f46:	f003 ff95 	bl	8004e74 <osMutexRelease>
			break;
 8000f4a:	e01d      	b.n	8000f88 <StartTask_Button+0x1a4>
					 GPIOA->ODR &=  ~(1 << 8U);
 8000f4c:	4b15      	ldr	r3, [pc, #84]	@ (8000fa4 <StartTask_Button+0x1c0>)
 8000f4e:	68db      	ldr	r3, [r3, #12]
 8000f50:	4a14      	ldr	r2, [pc, #80]	@ (8000fa4 <StartTask_Button+0x1c0>)
 8000f52:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000f56:	60d3      	str	r3, [r2, #12]
					for(int i = 0; i < 20; i++)
 8000f58:	2300      	movs	r3, #0
 8000f5a:	613b      	str	r3, [r7, #16]
 8000f5c:	e00b      	b.n	8000f76 <StartTask_Button+0x192>
						GPIOA->ODR ^=  (1 << 8U);
 8000f5e:	4b11      	ldr	r3, [pc, #68]	@ (8000fa4 <StartTask_Button+0x1c0>)
 8000f60:	68db      	ldr	r3, [r3, #12]
 8000f62:	4a10      	ldr	r2, [pc, #64]	@ (8000fa4 <StartTask_Button+0x1c0>)
 8000f64:	f483 7380 	eor.w	r3, r3, #256	@ 0x100
 8000f68:	60d3      	str	r3, [r2, #12]
						Delay_ms(70);
 8000f6a:	2046      	movs	r0, #70	@ 0x46
 8000f6c:	f7ff fa6e 	bl	800044c <Delay_ms>
					for(int i = 0; i < 20; i++)
 8000f70:	693b      	ldr	r3, [r7, #16]
 8000f72:	3301      	adds	r3, #1
 8000f74:	613b      	str	r3, [r7, #16]
 8000f76:	693b      	ldr	r3, [r7, #16]
 8000f78:	2b13      	cmp	r3, #19
 8000f7a:	ddf0      	ble.n	8000f5e <StartTask_Button+0x17a>
			break;
 8000f7c:	e004      	b.n	8000f88 <StartTask_Button+0x1a4>
			  break;
 8000f7e:	bf00      	nop
 8000f80:	e734      	b.n	8000dec <StartTask_Button+0x8>
			  break;
 8000f82:	bf00      	nop
 8000f84:	e732      	b.n	8000dec <StartTask_Button+0x8>
				break;
 8000f86:	bf00      	nop
  {
 8000f88:	e730      	b.n	8000dec <StartTask_Button+0x8>
 8000f8a:	bf00      	nop
 8000f8c:	20000cc4 	.word	0x20000cc4
 8000f90:	2000097c 	.word	0x2000097c
 8000f94:	20000cdc 	.word	0x20000cdc
 8000f98:	20000978 	.word	0x20000978
 8000f9c:	20000980 	.word	0x20000980
 8000fa0:	40010c00 	.word	0x40010c00
 8000fa4:	40010800 	.word	0x40010800
 8000fa8:	20000cd0 	.word	0x20000cd0

08000fac <StartTask_Test_IR>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask_Test_IR */
void StartTask_Test_IR(void const * argument)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	f5ad 7d4c 	sub.w	sp, sp, #816	@ 0x330
 8000fb2:	af00      	add	r7, sp, #0
 8000fb4:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 8000fb8:	f5a3 734b 	sub.w	r3, r3, #812	@ 0x32c
 8000fbc:	6018      	str	r0, [r3, #0]

  /* Infinite loop */
  for(;;)
  {
#if 1
	  if (xQueueReceive(button_mesHandle, &msg, portMAX_DELAY) == pdPASS)
 8000fbe:	4b33      	ldr	r3, [pc, #204]	@ (800108c <StartTask_Test_IR+0xe0>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	f207 312f 	addw	r1, r7, #815	@ 0x32f
 8000fc6:	f04f 32ff 	mov.w	r2, #4294967295
 8000fca:	4618      	mov	r0, r3
 8000fcc:	f004 fc22 	bl	8005814 <xQueueReceive>
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	2b01      	cmp	r3, #1
 8000fd4:	d1f3      	bne.n	8000fbe <StartTask_Test_IR+0x12>
	  {
		  sample_count = 0;
 8000fd6:	4b2e      	ldr	r3, [pc, #184]	@ (8001090 <StartTask_Test_IR+0xe4>)
 8000fd8:	2200      	movs	r2, #0
 8000fda:	801a      	strh	r2, [r3, #0]
		  adc_caculate = (adc_caculate_t){0};
 8000fdc:	4b2d      	ldr	r3, [pc, #180]	@ (8001094 <StartTask_Test_IR+0xe8>)
 8000fde:	4618      	mov	r0, r3
 8000fe0:	f44f 7348 	mov.w	r3, #800	@ 0x320
 8000fe4:	461a      	mov	r2, r3
 8000fe6:	2100      	movs	r1, #0
 8000fe8:	f007 f90e 	bl	8008208 <memset>
		  while(sample_count < ADC_SAMPLE_COUNT)
 8000fec:	e026      	b.n	800103c <StartTask_Test_IR+0x90>
		  {
			  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_val, ADC_CH_NUM);
 8000fee:	2204      	movs	r2, #4
 8000ff0:	4929      	ldr	r1, [pc, #164]	@ (8001098 <StartTask_Test_IR+0xec>)
 8000ff2:	482a      	ldr	r0, [pc, #168]	@ (800109c <StartTask_Test_IR+0xf0>)
 8000ff4:	f000 fe30 	bl	8001c58 <HAL_ADC_Start_DMA>
			  ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8000ff8:	f04f 31ff 	mov.w	r1, #4294967295
 8000ffc:	2001      	movs	r0, #1
 8000ffe:	f006 f80b 	bl	8007018 <ulTaskNotifyTake>
			  HAL_ADC_Stop_DMA(&hadc1);
 8001002:	4826      	ldr	r0, [pc, #152]	@ (800109c <StartTask_Test_IR+0xf0>)
 8001004:	f000 ff06 	bl	8001e14 <HAL_ADC_Stop_DMA>
			  adc_caculate.adc_in1[sample_count] = adc_val[1];
 8001008:	4b21      	ldr	r3, [pc, #132]	@ (8001090 <StartTask_Test_IR+0xe4>)
 800100a:	881b      	ldrh	r3, [r3, #0]
 800100c:	461a      	mov	r2, r3
 800100e:	4b22      	ldr	r3, [pc, #136]	@ (8001098 <StartTask_Test_IR+0xec>)
 8001010:	885b      	ldrh	r3, [r3, #2]
 8001012:	b299      	uxth	r1, r3
 8001014:	4b1f      	ldr	r3, [pc, #124]	@ (8001094 <StartTask_Test_IR+0xe8>)
 8001016:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			  adc_caculate.adc_in2[sample_count] = adc_val[2];
 800101a:	4b1d      	ldr	r3, [pc, #116]	@ (8001090 <StartTask_Test_IR+0xe4>)
 800101c:	881b      	ldrh	r3, [r3, #0]
 800101e:	4618      	mov	r0, r3
 8001020:	4b1d      	ldr	r3, [pc, #116]	@ (8001098 <StartTask_Test_IR+0xec>)
 8001022:	889b      	ldrh	r3, [r3, #4]
 8001024:	b299      	uxth	r1, r3
 8001026:	4a1b      	ldr	r2, [pc, #108]	@ (8001094 <StartTask_Test_IR+0xe8>)
 8001028:	f100 03c8 	add.w	r3, r0, #200	@ 0xc8
 800102c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			  sample_count++;
 8001030:	4b17      	ldr	r3, [pc, #92]	@ (8001090 <StartTask_Test_IR+0xe4>)
 8001032:	881b      	ldrh	r3, [r3, #0]
 8001034:	3301      	adds	r3, #1
 8001036:	b29a      	uxth	r2, r3
 8001038:	4b15      	ldr	r3, [pc, #84]	@ (8001090 <StartTask_Test_IR+0xe4>)
 800103a:	801a      	strh	r2, [r3, #0]
		  while(sample_count < ADC_SAMPLE_COUNT)
 800103c:	4b14      	ldr	r3, [pc, #80]	@ (8001090 <StartTask_Test_IR+0xe4>)
 800103e:	881b      	ldrh	r3, [r3, #0]
 8001040:	2bc7      	cmp	r3, #199	@ 0xc7
 8001042:	d9d4      	bls.n	8000fee <StartTask_Test_IR+0x42>
		  }
//		  quickSortArray_uint16(adc_caculate.adc_in1, ADC_SAMPLE_COUNT);
//		  quickSortArray_uint16(adc_caculate.adc_in2, ADC_SAMPLE_COUNT);
//		  adc_tag[0] = Average_Caculate((uint16_t*)adc_caculate.adc_in1, ADC_SAMPLE_COUNT,SKIP_VALUE);
//		  adc_tag[1] = Average_Caculate((uint16_t*)adc_caculate.adc_in2, ADC_SAMPLE_COUNT,SKIP_VALUE);
		  adc_tag[0] = MedianAverage(adc_caculate.adc_in1, ADC_SAMPLE_COUNT);
 8001044:	21c8      	movs	r1, #200	@ 0xc8
 8001046:	4813      	ldr	r0, [pc, #76]	@ (8001094 <StartTask_Test_IR+0xe8>)
 8001048:	f7ff f8cc 	bl	80001e4 <MedianAverage>
 800104c:	4603      	mov	r3, r0
 800104e:	461a      	mov	r2, r3
 8001050:	4b13      	ldr	r3, [pc, #76]	@ (80010a0 <StartTask_Test_IR+0xf4>)
 8001052:	801a      	strh	r2, [r3, #0]
		  adc_tag[1] = MedianAverage(adc_caculate.adc_in2, ADC_SAMPLE_COUNT);
 8001054:	21c8      	movs	r1, #200	@ 0xc8
 8001056:	4813      	ldr	r0, [pc, #76]	@ (80010a4 <StartTask_Test_IR+0xf8>)
 8001058:	f7ff f8c4 	bl	80001e4 <MedianAverage>
 800105c:	4603      	mov	r3, r0
 800105e:	461a      	mov	r2, r3
 8001060:	4b0f      	ldr	r3, [pc, #60]	@ (80010a0 <StartTask_Test_IR+0xf4>)
 8001062:	805a      	strh	r2, [r3, #2]
		  switch(msg)
 8001064:	f897 332f 	ldrb.w	r3, [r7, #815]	@ 0x32f
 8001068:	2b01      	cmp	r3, #1
 800106a:	d002      	beq.n	8001072 <StartTask_Test_IR+0xc6>
 800106c:	2b02      	cmp	r3, #2
 800106e:	d006      	beq.n	800107e <StartTask_Test_IR+0xd2>
				  break;
		  	  case BTN_NG:
		  		  Flash_Write_Array_U16(FLASH_ADDR_NG, adc_tag, 2);
		  		  break;
		  	  default:
		  		  break;
 8001070:	e00b      	b.n	800108a <StartTask_Test_IR+0xde>
		  		  Flash_Write_Array_U16(FLASH_ADDR_OK, adc_tag, 2);
 8001072:	2202      	movs	r2, #2
 8001074:	490a      	ldr	r1, [pc, #40]	@ (80010a0 <StartTask_Test_IR+0xf4>)
 8001076:	480c      	ldr	r0, [pc, #48]	@ (80010a8 <StartTask_Test_IR+0xfc>)
 8001078:	f7ff fa10 	bl	800049c <Flash_Write_Array_U16>
				  break;
 800107c:	e005      	b.n	800108a <StartTask_Test_IR+0xde>
		  		  Flash_Write_Array_U16(FLASH_ADDR_NG, adc_tag, 2);
 800107e:	2202      	movs	r2, #2
 8001080:	4907      	ldr	r1, [pc, #28]	@ (80010a0 <StartTask_Test_IR+0xf4>)
 8001082:	480a      	ldr	r0, [pc, #40]	@ (80010ac <StartTask_Test_IR+0x100>)
 8001084:	f7ff fa0a 	bl	800049c <Flash_Write_Array_U16>
		  		  break;
 8001088:	bf00      	nop
	  if (xQueueReceive(button_mesHandle, &msg, portMAX_DELAY) == pdPASS)
 800108a:	e798      	b.n	8000fbe <StartTask_Test_IR+0x12>
 800108c:	20000978 	.word	0x20000978
 8001090:	20000cc0 	.word	0x20000cc0
 8001094:	200009a0 	.word	0x200009a0
 8001098:	2000098c 	.word	0x2000098c
 800109c:	20000700 	.word	0x20000700
 80010a0:	20000994 	.word	0x20000994
 80010a4:	20000b30 	.word	0x20000b30
 80010a8:	0801f800 	.word	0x0801f800
 80010ac:	0801fc00 	.word	0x0801fc00

080010b0 <StartTask_ADC>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask_ADC */
void StartTask_ADC(void const * argument)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b082      	sub	sp, #8
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask_ADC */
	static uint8_t isNG_active = 0;
  /* Infinite loop */
  for(;;)
  {
	  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_val, ADC_CH_NUM);
 80010b8:	2204      	movs	r2, #4
 80010ba:	499d      	ldr	r1, [pc, #628]	@ (8001330 <StartTask_ADC+0x280>)
 80010bc:	489d      	ldr	r0, [pc, #628]	@ (8001334 <StartTask_ADC+0x284>)
 80010be:	f000 fdcb 	bl	8001c58 <HAL_ADC_Start_DMA>
#if 1
//----------------------- Detected Product-------------------------
	  if(adc_val[0] > DETECT_VALUE && adc_val[3] > DETECT_VALUE)
 80010c2:	4b9b      	ldr	r3, [pc, #620]	@ (8001330 <StartTask_ADC+0x280>)
 80010c4:	881b      	ldrh	r3, [r3, #0]
 80010c6:	b29b      	uxth	r3, r3
 80010c8:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 80010cc:	4293      	cmp	r3, r2
 80010ce:	f240 8149 	bls.w	8001364 <StartTask_ADC+0x2b4>
 80010d2:	4b97      	ldr	r3, [pc, #604]	@ (8001330 <StartTask_ADC+0x280>)
 80010d4:	88db      	ldrh	r3, [r3, #6]
 80010d6:	b29b      	uxth	r3, r3
 80010d8:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 80010dc:	4293      	cmp	r3, r2
 80010de:	f240 8141 	bls.w	8001364 <StartTask_ADC+0x2b4>
	  {
//		  if(max<adc_val[1]) max=adc_val[1];
//		  if(min>adc_val[1]) min=adc_val[1];
		  sample.right.ok = Flash_Read_U16(FLASH_ADDR_OK);
 80010e2:	4895      	ldr	r0, [pc, #596]	@ (8001338 <StartTask_ADC+0x288>)
 80010e4:	f7ff fa19 	bl	800051a <Flash_Read_U16>
 80010e8:	4603      	mov	r3, r0
 80010ea:	461a      	mov	r2, r3
 80010ec:	4b93      	ldr	r3, [pc, #588]	@ (800133c <StartTask_ADC+0x28c>)
 80010ee:	809a      	strh	r2, [r3, #4]
		  sample.left.ok = Flash_Read_U16(FLASH_ADDR_OK + 0x02);
 80010f0:	4893      	ldr	r0, [pc, #588]	@ (8001340 <StartTask_ADC+0x290>)
 80010f2:	f7ff fa12 	bl	800051a <Flash_Read_U16>
 80010f6:	4603      	mov	r3, r0
 80010f8:	461a      	mov	r2, r3
 80010fa:	4b90      	ldr	r3, [pc, #576]	@ (800133c <StartTask_ADC+0x28c>)
 80010fc:	801a      	strh	r2, [r3, #0]
		  sample.right.ng = Flash_Read_U16(FLASH_ADDR_NG);
 80010fe:	4891      	ldr	r0, [pc, #580]	@ (8001344 <StartTask_ADC+0x294>)
 8001100:	f7ff fa0b 	bl	800051a <Flash_Read_U16>
 8001104:	4603      	mov	r3, r0
 8001106:	461a      	mov	r2, r3
 8001108:	4b8c      	ldr	r3, [pc, #560]	@ (800133c <StartTask_ADC+0x28c>)
 800110a:	80da      	strh	r2, [r3, #6]
		  sample.left.ng = Flash_Read_U16(FLASH_ADDR_NG + 0x02);
 800110c:	488e      	ldr	r0, [pc, #568]	@ (8001348 <StartTask_ADC+0x298>)
 800110e:	f7ff fa04 	bl	800051a <Flash_Read_U16>
 8001112:	4603      	mov	r3, r0
 8001114:	461a      	mov	r2, r3
 8001116:	4b89      	ldr	r3, [pc, #548]	@ (800133c <StartTask_ADC+0x28c>)
 8001118:	805a      	strh	r2, [r3, #2]
//-----------------------//Not Erase CHip----------------------------
		  if((sample.right.ok  != FLASH_EMPTY) &&
 800111a:	4b88      	ldr	r3, [pc, #544]	@ (800133c <StartTask_ADC+0x28c>)
 800111c:	889b      	ldrh	r3, [r3, #4]
 800111e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001122:	4293      	cmp	r3, r2
 8001124:	f000 80cf 	beq.w	80012c6 <StartTask_ADC+0x216>
				  (sample.left.ok   != FLASH_EMPTY) &&
 8001128:	4b84      	ldr	r3, [pc, #528]	@ (800133c <StartTask_ADC+0x28c>)
 800112a:	881b      	ldrh	r3, [r3, #0]
		  if((sample.right.ok  != FLASH_EMPTY) &&
 800112c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001130:	4293      	cmp	r3, r2
 8001132:	f000 80c8 	beq.w	80012c6 <StartTask_ADC+0x216>
				  (sample.right.ng  != FLASH_EMPTY) &&
 8001136:	4b81      	ldr	r3, [pc, #516]	@ (800133c <StartTask_ADC+0x28c>)
 8001138:	88db      	ldrh	r3, [r3, #6]
				  (sample.left.ok   != FLASH_EMPTY) &&
 800113a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800113e:	4293      	cmp	r3, r2
 8001140:	f000 80c1 	beq.w	80012c6 <StartTask_ADC+0x216>
				  (sample.left.ng   != FLASH_EMPTY))
 8001144:	4b7d      	ldr	r3, [pc, #500]	@ (800133c <StartTask_ADC+0x28c>)
 8001146:	885b      	ldrh	r3, [r3, #2]
				  (sample.right.ng  != FLASH_EMPTY) &&
 8001148:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800114c:	4293      	cmp	r3, r2
 800114e:	f000 80ba 	beq.w	80012c6 <StartTask_ADC+0x216>
		  {
//----------------------OK PRODUCT---------------------------------------
			  if((adc_val[1] < ((sample.right.ok +sample.right.ng)/2)) &&
 8001152:	4b77      	ldr	r3, [pc, #476]	@ (8001330 <StartTask_ADC+0x280>)
 8001154:	885b      	ldrh	r3, [r3, #2]
 8001156:	b29b      	uxth	r3, r3
 8001158:	4619      	mov	r1, r3
 800115a:	4b78      	ldr	r3, [pc, #480]	@ (800133c <StartTask_ADC+0x28c>)
 800115c:	889b      	ldrh	r3, [r3, #4]
 800115e:	461a      	mov	r2, r3
 8001160:	4b76      	ldr	r3, [pc, #472]	@ (800133c <StartTask_ADC+0x28c>)
 8001162:	88db      	ldrh	r3, [r3, #6]
 8001164:	4413      	add	r3, r2
 8001166:	0fda      	lsrs	r2, r3, #31
 8001168:	4413      	add	r3, r2
 800116a:	105b      	asrs	r3, r3, #1
 800116c:	4299      	cmp	r1, r3
 800116e:	da3c      	bge.n	80011ea <StartTask_ADC+0x13a>
			     (adc_val[2] < ((sample.left.ok +sample.left.ng)/2)))
 8001170:	4b6f      	ldr	r3, [pc, #444]	@ (8001330 <StartTask_ADC+0x280>)
 8001172:	889b      	ldrh	r3, [r3, #4]
 8001174:	b29b      	uxth	r3, r3
 8001176:	4619      	mov	r1, r3
 8001178:	4b70      	ldr	r3, [pc, #448]	@ (800133c <StartTask_ADC+0x28c>)
 800117a:	881b      	ldrh	r3, [r3, #0]
 800117c:	461a      	mov	r2, r3
 800117e:	4b6f      	ldr	r3, [pc, #444]	@ (800133c <StartTask_ADC+0x28c>)
 8001180:	885b      	ldrh	r3, [r3, #2]
 8001182:	4413      	add	r3, r2
 8001184:	0fda      	lsrs	r2, r3, #31
 8001186:	4413      	add	r3, r2
 8001188:	105b      	asrs	r3, r3, #1
			  if((adc_val[1] < ((sample.right.ok +sample.right.ng)/2)) &&
 800118a:	4299      	cmp	r1, r3
 800118c:	da2d      	bge.n	80011ea <StartTask_ADC+0x13a>
			  {
				  osMutexWait(led_lockHandle, portMAX_DELAY);
 800118e:	4b6f      	ldr	r3, [pc, #444]	@ (800134c <StartTask_ADC+0x29c>)
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	f04f 31ff 	mov.w	r1, #4294967295
 8001196:	4618      	mov	r0, r3
 8001198:	f003 fe1e 	bl	8004dd8 <osMutexWait>
				  GPIOB->ODR |=  (1 << 12U);
 800119c:	4b6c      	ldr	r3, [pc, #432]	@ (8001350 <StartTask_ADC+0x2a0>)
 800119e:	68db      	ldr	r3, [r3, #12]
 80011a0:	4a6b      	ldr	r2, [pc, #428]	@ (8001350 <StartTask_ADC+0x2a0>)
 80011a2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80011a6:	60d3      	str	r3, [r2, #12]
				  GPIOB->ODR &=  ~(1 << 13U);
 80011a8:	4b69      	ldr	r3, [pc, #420]	@ (8001350 <StartTask_ADC+0x2a0>)
 80011aa:	68db      	ldr	r3, [r3, #12]
 80011ac:	4a68      	ldr	r2, [pc, #416]	@ (8001350 <StartTask_ADC+0x2a0>)
 80011ae:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80011b2:	60d3      	str	r3, [r2, #12]
				  product_value = REAL_PR_OK;
 80011b4:	4b67      	ldr	r3, [pc, #412]	@ (8001354 <StartTask_ADC+0x2a4>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	701a      	strb	r2, [r3, #0]
				  osMutexRelease(led_lockHandle);
 80011ba:	4b64      	ldr	r3, [pc, #400]	@ (800134c <StartTask_ADC+0x29c>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	4618      	mov	r0, r3
 80011c0:	f003 fe58 	bl	8004e74 <osMutexRelease>
				  if(isNG_active)
 80011c4:	4b64      	ldr	r3, [pc, #400]	@ (8001358 <StartTask_ADC+0x2a8>)
 80011c6:	781b      	ldrb	r3, [r3, #0]
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d07b      	beq.n	80012c4 <StartTask_ADC+0x214>
				  {
					  osTimerStop(timer_buzzerHandle);
 80011cc:	4b63      	ldr	r3, [pc, #396]	@ (800135c <StartTask_ADC+0x2ac>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	4618      	mov	r0, r3
 80011d2:	f003 fdad 	bl	8004d30 <osTimerStop>
					  GPIOA->ODR &= ~(1 << 8U);
 80011d6:	4b62      	ldr	r3, [pc, #392]	@ (8001360 <StartTask_ADC+0x2b0>)
 80011d8:	68db      	ldr	r3, [r3, #12]
 80011da:	4a61      	ldr	r2, [pc, #388]	@ (8001360 <StartTask_ADC+0x2b0>)
 80011dc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80011e0:	60d3      	str	r3, [r2, #12]
					  isNG_active = 0;
 80011e2:	4b5d      	ldr	r3, [pc, #372]	@ (8001358 <StartTask_ADC+0x2a8>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	701a      	strb	r2, [r3, #0]
				  if(isNG_active)
 80011e8:	e06c      	b.n	80012c4 <StartTask_ADC+0x214>
			  }
			  //----------------------NG PRODUCT---------------------------------------
			  else
			  {
				  //----------------------NG PRODUCT JUST has left glass ---------------------------------------
				  if((adc_val[1] > (sample.right.ok + sample.right.ng)/2) &&
 80011ea:	4b51      	ldr	r3, [pc, #324]	@ (8001330 <StartTask_ADC+0x280>)
 80011ec:	885b      	ldrh	r3, [r3, #2]
 80011ee:	b29b      	uxth	r3, r3
 80011f0:	4619      	mov	r1, r3
 80011f2:	4b52      	ldr	r3, [pc, #328]	@ (800133c <StartTask_ADC+0x28c>)
 80011f4:	889b      	ldrh	r3, [r3, #4]
 80011f6:	461a      	mov	r2, r3
 80011f8:	4b50      	ldr	r3, [pc, #320]	@ (800133c <StartTask_ADC+0x28c>)
 80011fa:	88db      	ldrh	r3, [r3, #6]
 80011fc:	4413      	add	r3, r2
 80011fe:	0fda      	lsrs	r2, r3, #31
 8001200:	4413      	add	r3, r2
 8001202:	105b      	asrs	r3, r3, #1
 8001204:	4299      	cmp	r1, r3
 8001206:	dd12      	ble.n	800122e <StartTask_ADC+0x17e>
					 (adc_val[2] < (sample.left.ok +sample.left.ng)/2))
 8001208:	4b49      	ldr	r3, [pc, #292]	@ (8001330 <StartTask_ADC+0x280>)
 800120a:	889b      	ldrh	r3, [r3, #4]
 800120c:	b29b      	uxth	r3, r3
 800120e:	4619      	mov	r1, r3
 8001210:	4b4a      	ldr	r3, [pc, #296]	@ (800133c <StartTask_ADC+0x28c>)
 8001212:	881b      	ldrh	r3, [r3, #0]
 8001214:	461a      	mov	r2, r3
 8001216:	4b49      	ldr	r3, [pc, #292]	@ (800133c <StartTask_ADC+0x28c>)
 8001218:	885b      	ldrh	r3, [r3, #2]
 800121a:	4413      	add	r3, r2
 800121c:	0fda      	lsrs	r2, r3, #31
 800121e:	4413      	add	r3, r2
 8001220:	105b      	asrs	r3, r3, #1
				  if((adc_val[1] > (sample.right.ok + sample.right.ng)/2) &&
 8001222:	4299      	cmp	r1, r3
 8001224:	da03      	bge.n	800122e <StartTask_ADC+0x17e>
				  {
					  product_value = WRONG_SAMPLE;
 8001226:	4b4b      	ldr	r3, [pc, #300]	@ (8001354 <StartTask_ADC+0x2a4>)
 8001228:	2204      	movs	r2, #4
 800122a:	701a      	strb	r2, [r3, #0]
 800122c:	e024      	b.n	8001278 <StartTask_ADC+0x1c8>
				  }
				  //----------------------NG PRODUCT JUST has right glass ---------------------------------------
				  else if((adc_val[1] < (sample.right.ok + sample.right.ng)/2) &&
 800122e:	4b40      	ldr	r3, [pc, #256]	@ (8001330 <StartTask_ADC+0x280>)
 8001230:	885b      	ldrh	r3, [r3, #2]
 8001232:	b29b      	uxth	r3, r3
 8001234:	4619      	mov	r1, r3
 8001236:	4b41      	ldr	r3, [pc, #260]	@ (800133c <StartTask_ADC+0x28c>)
 8001238:	889b      	ldrh	r3, [r3, #4]
 800123a:	461a      	mov	r2, r3
 800123c:	4b3f      	ldr	r3, [pc, #252]	@ (800133c <StartTask_ADC+0x28c>)
 800123e:	88db      	ldrh	r3, [r3, #6]
 8001240:	4413      	add	r3, r2
 8001242:	0fda      	lsrs	r2, r3, #31
 8001244:	4413      	add	r3, r2
 8001246:	105b      	asrs	r3, r3, #1
 8001248:	4299      	cmp	r1, r3
 800124a:	da12      	bge.n	8001272 <StartTask_ADC+0x1c2>
					 (adc_val[2] > (sample.left.ok +sample.left.ng)/2))
 800124c:	4b38      	ldr	r3, [pc, #224]	@ (8001330 <StartTask_ADC+0x280>)
 800124e:	889b      	ldrh	r3, [r3, #4]
 8001250:	b29b      	uxth	r3, r3
 8001252:	4619      	mov	r1, r3
 8001254:	4b39      	ldr	r3, [pc, #228]	@ (800133c <StartTask_ADC+0x28c>)
 8001256:	881b      	ldrh	r3, [r3, #0]
 8001258:	461a      	mov	r2, r3
 800125a:	4b38      	ldr	r3, [pc, #224]	@ (800133c <StartTask_ADC+0x28c>)
 800125c:	885b      	ldrh	r3, [r3, #2]
 800125e:	4413      	add	r3, r2
 8001260:	0fda      	lsrs	r2, r3, #31
 8001262:	4413      	add	r3, r2
 8001264:	105b      	asrs	r3, r3, #1
				  else if((adc_val[1] < (sample.right.ok + sample.right.ng)/2) &&
 8001266:	4299      	cmp	r1, r3
 8001268:	dd03      	ble.n	8001272 <StartTask_ADC+0x1c2>
				  {
					  product_value = WRONG_SAMPLE;
 800126a:	4b3a      	ldr	r3, [pc, #232]	@ (8001354 <StartTask_ADC+0x2a4>)
 800126c:	2204      	movs	r2, #4
 800126e:	701a      	strb	r2, [r3, #0]
 8001270:	e002      	b.n	8001278 <StartTask_ADC+0x1c8>
				  }

				  else
				  {
					  product_value = REAL_PR_NG;
 8001272:	4b38      	ldr	r3, [pc, #224]	@ (8001354 <StartTask_ADC+0x2a4>)
 8001274:	2201      	movs	r2, #1
 8001276:	701a      	strb	r2, [r3, #0]
				  }

				  osMutexWait(led_lockHandle, portMAX_DELAY);
 8001278:	4b34      	ldr	r3, [pc, #208]	@ (800134c <StartTask_ADC+0x29c>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	f04f 31ff 	mov.w	r1, #4294967295
 8001280:	4618      	mov	r0, r3
 8001282:	f003 fda9 	bl	8004dd8 <osMutexWait>
				  GPIOB->ODR &=  ~(1 << 12U);
 8001286:	4b32      	ldr	r3, [pc, #200]	@ (8001350 <StartTask_ADC+0x2a0>)
 8001288:	68db      	ldr	r3, [r3, #12]
 800128a:	4a31      	ldr	r2, [pc, #196]	@ (8001350 <StartTask_ADC+0x2a0>)
 800128c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001290:	60d3      	str	r3, [r2, #12]
				  GPIOB->ODR |=  (1 << 13U);
 8001292:	4b2f      	ldr	r3, [pc, #188]	@ (8001350 <StartTask_ADC+0x2a0>)
 8001294:	68db      	ldr	r3, [r3, #12]
 8001296:	4a2e      	ldr	r2, [pc, #184]	@ (8001350 <StartTask_ADC+0x2a0>)
 8001298:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800129c:	60d3      	str	r3, [r2, #12]
				  osMutexRelease(led_lockHandle);
 800129e:	4b2b      	ldr	r3, [pc, #172]	@ (800134c <StartTask_ADC+0x29c>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	4618      	mov	r0, r3
 80012a4:	f003 fde6 	bl	8004e74 <osMutexRelease>

				  if(!isNG_active)
 80012a8:	4b2b      	ldr	r3, [pc, #172]	@ (8001358 <StartTask_ADC+0x2a8>)
 80012aa:	781b      	ldrb	r3, [r3, #0]
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d13d      	bne.n	800132c <StartTask_ADC+0x27c>
				 {
					 osTimerStart(timer_buzzerHandle, 50);
 80012b0:	4b2a      	ldr	r3, [pc, #168]	@ (800135c <StartTask_ADC+0x2ac>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	2132      	movs	r1, #50	@ 0x32
 80012b6:	4618      	mov	r0, r3
 80012b8:	f003 fcf6 	bl	8004ca8 <osTimerStart>
					 isNG_active = 1;
 80012bc:	4b26      	ldr	r3, [pc, #152]	@ (8001358 <StartTask_ADC+0x2a8>)
 80012be:	2201      	movs	r2, #1
 80012c0:	701a      	strb	r2, [r3, #0]
			  if((adc_val[1] < ((sample.right.ok +sample.right.ng)/2)) &&
 80012c2:	e033      	b.n	800132c <StartTask_ADC+0x27c>
 80012c4:	e032      	b.n	800132c <StartTask_ADC+0x27c>


			  }
		  }
		  //-----------------------Read sample wrong (Sample_Wrong)----------------------------
		  else if(((sample.right.ok  - sample.right.ng) > 100) &&
 80012c6:	4b1d      	ldr	r3, [pc, #116]	@ (800133c <StartTask_ADC+0x28c>)
 80012c8:	889b      	ldrh	r3, [r3, #4]
 80012ca:	461a      	mov	r2, r3
 80012cc:	4b1b      	ldr	r3, [pc, #108]	@ (800133c <StartTask_ADC+0x28c>)
 80012ce:	88db      	ldrh	r3, [r3, #6]
 80012d0:	1ad3      	subs	r3, r2, r3
 80012d2:	2b64      	cmp	r3, #100	@ 0x64
 80012d4:	dd26      	ble.n	8001324 <StartTask_ADC+0x274>
				  ((sample.left.ok  - sample.left.ng) > 100))
 80012d6:	4b19      	ldr	r3, [pc, #100]	@ (800133c <StartTask_ADC+0x28c>)
 80012d8:	881b      	ldrh	r3, [r3, #0]
 80012da:	461a      	mov	r2, r3
 80012dc:	4b17      	ldr	r3, [pc, #92]	@ (800133c <StartTask_ADC+0x28c>)
 80012de:	885b      	ldrh	r3, [r3, #2]
 80012e0:	1ad3      	subs	r3, r2, r3
		  else if(((sample.right.ok  - sample.right.ng) > 100) &&
 80012e2:	2b64      	cmp	r3, #100	@ 0x64
 80012e4:	dd1e      	ble.n	8001324 <StartTask_ADC+0x274>
		  {
			  osMutexWait(led_lockHandle, portMAX_DELAY);
 80012e6:	4b19      	ldr	r3, [pc, #100]	@ (800134c <StartTask_ADC+0x29c>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	f04f 31ff 	mov.w	r1, #4294967295
 80012ee:	4618      	mov	r0, r3
 80012f0:	f003 fd72 	bl	8004dd8 <osMutexWait>
			  product_value = FIRT_SAMPLE;
 80012f4:	4b17      	ldr	r3, [pc, #92]	@ (8001354 <StartTask_ADC+0x2a4>)
 80012f6:	2203      	movs	r2, #3
 80012f8:	701a      	strb	r2, [r3, #0]
			  GPIOB->ODR ^=  (1 << 12U);
 80012fa:	4b15      	ldr	r3, [pc, #84]	@ (8001350 <StartTask_ADC+0x2a0>)
 80012fc:	68db      	ldr	r3, [r3, #12]
 80012fe:	4a14      	ldr	r2, [pc, #80]	@ (8001350 <StartTask_ADC+0x2a0>)
 8001300:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8001304:	60d3      	str	r3, [r2, #12]
			  GPIOB->ODR ^=  (1 << 13U);
 8001306:	4b12      	ldr	r3, [pc, #72]	@ (8001350 <StartTask_ADC+0x2a0>)
 8001308:	68db      	ldr	r3, [r3, #12]
 800130a:	4a11      	ldr	r2, [pc, #68]	@ (8001350 <StartTask_ADC+0x2a0>)
 800130c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8001310:	60d3      	str	r3, [r2, #12]
			  osDelay(10);
 8001312:	200a      	movs	r0, #10
 8001314:	f003 fc7f 	bl	8004c16 <osDelay>
			  osMutexRelease(led_lockHandle);
 8001318:	4b0c      	ldr	r3, [pc, #48]	@ (800134c <StartTask_ADC+0x29c>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	4618      	mov	r0, r3
 800131e:	f003 fda9 	bl	8004e74 <osMutexRelease>
 8001322:	e004      	b.n	800132e <StartTask_ADC+0x27e>

		  }
		  else
		  {
			  product_value = FIRT_SAMPLE;
 8001324:	4b0b      	ldr	r3, [pc, #44]	@ (8001354 <StartTask_ADC+0x2a4>)
 8001326:	2203      	movs	r2, #3
 8001328:	701a      	strb	r2, [r3, #0]
		  if((sample.right.ok  != FLASH_EMPTY) &&
 800132a:	e049      	b.n	80013c0 <StartTask_ADC+0x310>
			  if((adc_val[1] < ((sample.right.ok +sample.right.ng)/2)) &&
 800132c:	bf00      	nop
		  if((sample.right.ok  != FLASH_EMPTY) &&
 800132e:	e047      	b.n	80013c0 <StartTask_ADC+0x310>
 8001330:	2000098c 	.word	0x2000098c
 8001334:	20000700 	.word	0x20000700
 8001338:	0801f800 	.word	0x0801f800
 800133c:	20000998 	.word	0x20000998
 8001340:	0801f802 	.word	0x0801f802
 8001344:	0801fc00 	.word	0x0801fc00
 8001348:	0801fc02 	.word	0x0801fc02
 800134c:	20000980 	.word	0x20000980
 8001350:	40010c00 	.word	0x40010c00
 8001354:	20000cdc 	.word	0x20000cdc
 8001358:	20000cdd 	.word	0x20000cdd
 800135c:	2000097c 	.word	0x2000097c
 8001360:	40010800 	.word	0x40010800

	  }
	  //--------------- Empty Product-------------------------
	  else
	  {
		  osMutexWait(led_lockHandle, portMAX_DELAY);
 8001364:	4b17      	ldr	r3, [pc, #92]	@ (80013c4 <StartTask_ADC+0x314>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	f04f 31ff 	mov.w	r1, #4294967295
 800136c:	4618      	mov	r0, r3
 800136e:	f003 fd33 	bl	8004dd8 <osMutexWait>
		  GPIOB->ODR &=  ~(1 << 12U);
 8001372:	4b15      	ldr	r3, [pc, #84]	@ (80013c8 <StartTask_ADC+0x318>)
 8001374:	68db      	ldr	r3, [r3, #12]
 8001376:	4a14      	ldr	r2, [pc, #80]	@ (80013c8 <StartTask_ADC+0x318>)
 8001378:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800137c:	60d3      	str	r3, [r2, #12]
		  GPIOB->ODR &=  ~(1 << 13U);
 800137e:	4b12      	ldr	r3, [pc, #72]	@ (80013c8 <StartTask_ADC+0x318>)
 8001380:	68db      	ldr	r3, [r3, #12]
 8001382:	4a11      	ldr	r2, [pc, #68]	@ (80013c8 <StartTask_ADC+0x318>)
 8001384:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8001388:	60d3      	str	r3, [r2, #12]
		  product_value = NO_PRODUCT;
 800138a:	4b10      	ldr	r3, [pc, #64]	@ (80013cc <StartTask_ADC+0x31c>)
 800138c:	2202      	movs	r2, #2
 800138e:	701a      	strb	r2, [r3, #0]
		  osMutexRelease(led_lockHandle);
 8001390:	4b0c      	ldr	r3, [pc, #48]	@ (80013c4 <StartTask_ADC+0x314>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	4618      	mov	r0, r3
 8001396:	f003 fd6d 	bl	8004e74 <osMutexRelease>
		  if(isNG_active)
 800139a:	4b0d      	ldr	r3, [pc, #52]	@ (80013d0 <StartTask_ADC+0x320>)
 800139c:	781b      	ldrb	r3, [r3, #0]
 800139e:	2b00      	cmp	r3, #0
 80013a0:	f43f ae8a 	beq.w	80010b8 <StartTask_ADC+0x8>
		  {
			 osTimerStop(timer_buzzerHandle);
 80013a4:	4b0b      	ldr	r3, [pc, #44]	@ (80013d4 <StartTask_ADC+0x324>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	4618      	mov	r0, r3
 80013aa:	f003 fcc1 	bl	8004d30 <osTimerStop>
			 GPIOA->ODR &= ~(1 << 8U);
 80013ae:	4b0a      	ldr	r3, [pc, #40]	@ (80013d8 <StartTask_ADC+0x328>)
 80013b0:	68db      	ldr	r3, [r3, #12]
 80013b2:	4a09      	ldr	r2, [pc, #36]	@ (80013d8 <StartTask_ADC+0x328>)
 80013b4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80013b8:	60d3      	str	r3, [r2, #12]
			 isNG_active = 0;
 80013ba:	4b05      	ldr	r3, [pc, #20]	@ (80013d0 <StartTask_ADC+0x320>)
 80013bc:	2200      	movs	r2, #0
 80013be:	701a      	strb	r2, [r3, #0]
	  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_val, ADC_CH_NUM);
 80013c0:	e67a      	b.n	80010b8 <StartTask_ADC+0x8>
 80013c2:	bf00      	nop
 80013c4:	20000980 	.word	0x20000980
 80013c8:	40010c00 	.word	0x40010c00
 80013cc:	20000cdc 	.word	0x20000cdc
 80013d0:	20000cdd 	.word	0x20000cdd
 80013d4:	2000097c 	.word	0x2000097c
 80013d8:	40010800 	.word	0x40010800

080013dc <Callback_TimerSoft>:
  /* USER CODE END StartTask_ADC */
}

/* Callback_TimerSoft function */
void Callback_TimerSoft(void const * argument)
{
 80013dc:	b480      	push	{r7}
 80013de:	b083      	sub	sp, #12
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback_TimerSoft */
	static uint8_t buzzer_state = 0;
	buzzer_state ^= 1;
 80013e4:	4b0e      	ldr	r3, [pc, #56]	@ (8001420 <Callback_TimerSoft+0x44>)
 80013e6:	781b      	ldrb	r3, [r3, #0]
 80013e8:	f083 0301 	eor.w	r3, r3, #1
 80013ec:	b2da      	uxtb	r2, r3
 80013ee:	4b0c      	ldr	r3, [pc, #48]	@ (8001420 <Callback_TimerSoft+0x44>)
 80013f0:	701a      	strb	r2, [r3, #0]

	if(buzzer_state)
 80013f2:	4b0b      	ldr	r3, [pc, #44]	@ (8001420 <Callback_TimerSoft+0x44>)
 80013f4:	781b      	ldrb	r3, [r3, #0]
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d006      	beq.n	8001408 <Callback_TimerSoft+0x2c>
		GPIOA->ODR |=  (1 << 8U);   // BẬT còi
 80013fa:	4b0a      	ldr	r3, [pc, #40]	@ (8001424 <Callback_TimerSoft+0x48>)
 80013fc:	68db      	ldr	r3, [r3, #12]
 80013fe:	4a09      	ldr	r2, [pc, #36]	@ (8001424 <Callback_TimerSoft+0x48>)
 8001400:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001404:	60d3      	str	r3, [r2, #12]
	else
		GPIOA->ODR &= ~(1 << 8U);   // TẮT còi
  /* USER CODE END Callback_TimerSoft */
}
 8001406:	e005      	b.n	8001414 <Callback_TimerSoft+0x38>
		GPIOA->ODR &= ~(1 << 8U);   // TẮT còi
 8001408:	4b06      	ldr	r3, [pc, #24]	@ (8001424 <Callback_TimerSoft+0x48>)
 800140a:	68db      	ldr	r3, [r3, #12]
 800140c:	4a05      	ldr	r2, [pc, #20]	@ (8001424 <Callback_TimerSoft+0x48>)
 800140e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001412:	60d3      	str	r3, [r2, #12]
}
 8001414:	bf00      	nop
 8001416:	370c      	adds	r7, #12
 8001418:	46bd      	mov	sp, r7
 800141a:	bc80      	pop	{r7}
 800141c:	4770      	bx	lr
 800141e:	bf00      	nop
 8001420:	20000cde 	.word	0x20000cde
 8001424:	40010800 	.word	0x40010800

08001428 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001428:	b480      	push	{r7}
 800142a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800142c:	b672      	cpsid	i
}
 800142e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001430:	bf00      	nop
 8001432:	e7fd      	b.n	8001430 <Error_Handler+0x8>

08001434 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b084      	sub	sp, #16
 8001438:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800143a:	4b18      	ldr	r3, [pc, #96]	@ (800149c <HAL_MspInit+0x68>)
 800143c:	699b      	ldr	r3, [r3, #24]
 800143e:	4a17      	ldr	r2, [pc, #92]	@ (800149c <HAL_MspInit+0x68>)
 8001440:	f043 0301 	orr.w	r3, r3, #1
 8001444:	6193      	str	r3, [r2, #24]
 8001446:	4b15      	ldr	r3, [pc, #84]	@ (800149c <HAL_MspInit+0x68>)
 8001448:	699b      	ldr	r3, [r3, #24]
 800144a:	f003 0301 	and.w	r3, r3, #1
 800144e:	60bb      	str	r3, [r7, #8]
 8001450:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001452:	4b12      	ldr	r3, [pc, #72]	@ (800149c <HAL_MspInit+0x68>)
 8001454:	69db      	ldr	r3, [r3, #28]
 8001456:	4a11      	ldr	r2, [pc, #68]	@ (800149c <HAL_MspInit+0x68>)
 8001458:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800145c:	61d3      	str	r3, [r2, #28]
 800145e:	4b0f      	ldr	r3, [pc, #60]	@ (800149c <HAL_MspInit+0x68>)
 8001460:	69db      	ldr	r3, [r3, #28]
 8001462:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001466:	607b      	str	r3, [r7, #4]
 8001468:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800146a:	2200      	movs	r2, #0
 800146c:	210f      	movs	r1, #15
 800146e:	f06f 0001 	mvn.w	r0, #1
 8001472:	f001 f9ca 	bl	800280a <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001476:	4b0a      	ldr	r3, [pc, #40]	@ (80014a0 <HAL_MspInit+0x6c>)
 8001478:	685b      	ldr	r3, [r3, #4]
 800147a:	60fb      	str	r3, [r7, #12]
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001482:	60fb      	str	r3, [r7, #12]
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800148a:	60fb      	str	r3, [r7, #12]
 800148c:	4a04      	ldr	r2, [pc, #16]	@ (80014a0 <HAL_MspInit+0x6c>)
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001492:	bf00      	nop
 8001494:	3710      	adds	r7, #16
 8001496:	46bd      	mov	sp, r7
 8001498:	bd80      	pop	{r7, pc}
 800149a:	bf00      	nop
 800149c:	40021000 	.word	0x40021000
 80014a0:	40010000 	.word	0x40010000

080014a4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b088      	sub	sp, #32
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014ac:	f107 0310 	add.w	r3, r7, #16
 80014b0:	2200      	movs	r2, #0
 80014b2:	601a      	str	r2, [r3, #0]
 80014b4:	605a      	str	r2, [r3, #4]
 80014b6:	609a      	str	r2, [r3, #8]
 80014b8:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	4a2c      	ldr	r2, [pc, #176]	@ (8001570 <HAL_ADC_MspInit+0xcc>)
 80014c0:	4293      	cmp	r3, r2
 80014c2:	d151      	bne.n	8001568 <HAL_ADC_MspInit+0xc4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80014c4:	4b2b      	ldr	r3, [pc, #172]	@ (8001574 <HAL_ADC_MspInit+0xd0>)
 80014c6:	699b      	ldr	r3, [r3, #24]
 80014c8:	4a2a      	ldr	r2, [pc, #168]	@ (8001574 <HAL_ADC_MspInit+0xd0>)
 80014ca:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80014ce:	6193      	str	r3, [r2, #24]
 80014d0:	4b28      	ldr	r3, [pc, #160]	@ (8001574 <HAL_ADC_MspInit+0xd0>)
 80014d2:	699b      	ldr	r3, [r3, #24]
 80014d4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80014d8:	60fb      	str	r3, [r7, #12]
 80014da:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014dc:	4b25      	ldr	r3, [pc, #148]	@ (8001574 <HAL_ADC_MspInit+0xd0>)
 80014de:	699b      	ldr	r3, [r3, #24]
 80014e0:	4a24      	ldr	r2, [pc, #144]	@ (8001574 <HAL_ADC_MspInit+0xd0>)
 80014e2:	f043 0304 	orr.w	r3, r3, #4
 80014e6:	6193      	str	r3, [r2, #24]
 80014e8:	4b22      	ldr	r3, [pc, #136]	@ (8001574 <HAL_ADC_MspInit+0xd0>)
 80014ea:	699b      	ldr	r3, [r3, #24]
 80014ec:	f003 0304 	and.w	r3, r3, #4
 80014f0:	60bb      	str	r3, [r7, #8]
 80014f2:	68bb      	ldr	r3, [r7, #8]
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = IR1_Pin|IR2_Pin|IR3_Pin|IR4_Pin;
 80014f4:	230f      	movs	r3, #15
 80014f6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80014f8:	2303      	movs	r3, #3
 80014fa:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014fc:	f107 0310 	add.w	r3, r7, #16
 8001500:	4619      	mov	r1, r3
 8001502:	481d      	ldr	r0, [pc, #116]	@ (8001578 <HAL_ADC_MspInit+0xd4>)
 8001504:	f001 fde2 	bl	80030cc <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001508:	4b1c      	ldr	r3, [pc, #112]	@ (800157c <HAL_ADC_MspInit+0xd8>)
 800150a:	4a1d      	ldr	r2, [pc, #116]	@ (8001580 <HAL_ADC_MspInit+0xdc>)
 800150c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800150e:	4b1b      	ldr	r3, [pc, #108]	@ (800157c <HAL_ADC_MspInit+0xd8>)
 8001510:	2200      	movs	r2, #0
 8001512:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001514:	4b19      	ldr	r3, [pc, #100]	@ (800157c <HAL_ADC_MspInit+0xd8>)
 8001516:	2200      	movs	r2, #0
 8001518:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800151a:	4b18      	ldr	r3, [pc, #96]	@ (800157c <HAL_ADC_MspInit+0xd8>)
 800151c:	2280      	movs	r2, #128	@ 0x80
 800151e:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001520:	4b16      	ldr	r3, [pc, #88]	@ (800157c <HAL_ADC_MspInit+0xd8>)
 8001522:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001526:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001528:	4b14      	ldr	r3, [pc, #80]	@ (800157c <HAL_ADC_MspInit+0xd8>)
 800152a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800152e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001530:	4b12      	ldr	r3, [pc, #72]	@ (800157c <HAL_ADC_MspInit+0xd8>)
 8001532:	2220      	movs	r2, #32
 8001534:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001536:	4b11      	ldr	r3, [pc, #68]	@ (800157c <HAL_ADC_MspInit+0xd8>)
 8001538:	2200      	movs	r2, #0
 800153a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800153c:	480f      	ldr	r0, [pc, #60]	@ (800157c <HAL_ADC_MspInit+0xd8>)
 800153e:	f001 f99b 	bl	8002878 <HAL_DMA_Init>
 8001542:	4603      	mov	r3, r0
 8001544:	2b00      	cmp	r3, #0
 8001546:	d001      	beq.n	800154c <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8001548:	f7ff ff6e 	bl	8001428 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	4a0b      	ldr	r2, [pc, #44]	@ (800157c <HAL_ADC_MspInit+0xd8>)
 8001550:	621a      	str	r2, [r3, #32]
 8001552:	4a0a      	ldr	r2, [pc, #40]	@ (800157c <HAL_ADC_MspInit+0xd8>)
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	6253      	str	r3, [r2, #36]	@ 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 6, 0);
 8001558:	2200      	movs	r2, #0
 800155a:	2106      	movs	r1, #6
 800155c:	2012      	movs	r0, #18
 800155e:	f001 f954 	bl	800280a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001562:	2012      	movs	r0, #18
 8001564:	f001 f96d 	bl	8002842 <HAL_NVIC_EnableIRQ>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001568:	bf00      	nop
 800156a:	3720      	adds	r7, #32
 800156c:	46bd      	mov	sp, r7
 800156e:	bd80      	pop	{r7, pc}
 8001570:	40012400 	.word	0x40012400
 8001574:	40021000 	.word	0x40021000
 8001578:	40010800 	.word	0x40010800
 800157c:	20000730 	.word	0x20000730
 8001580:	40020008 	.word	0x40020008

08001584 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b088      	sub	sp, #32
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800158c:	f107 0310 	add.w	r3, r7, #16
 8001590:	2200      	movs	r2, #0
 8001592:	601a      	str	r2, [r3, #0]
 8001594:	605a      	str	r2, [r3, #4]
 8001596:	609a      	str	r2, [r3, #8]
 8001598:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	4a1c      	ldr	r2, [pc, #112]	@ (8001610 <HAL_CAN_MspInit+0x8c>)
 80015a0:	4293      	cmp	r3, r2
 80015a2:	d131      	bne.n	8001608 <HAL_CAN_MspInit+0x84>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80015a4:	4b1b      	ldr	r3, [pc, #108]	@ (8001614 <HAL_CAN_MspInit+0x90>)
 80015a6:	69db      	ldr	r3, [r3, #28]
 80015a8:	4a1a      	ldr	r2, [pc, #104]	@ (8001614 <HAL_CAN_MspInit+0x90>)
 80015aa:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80015ae:	61d3      	str	r3, [r2, #28]
 80015b0:	4b18      	ldr	r3, [pc, #96]	@ (8001614 <HAL_CAN_MspInit+0x90>)
 80015b2:	69db      	ldr	r3, [r3, #28]
 80015b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80015b8:	60fb      	str	r3, [r7, #12]
 80015ba:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015bc:	4b15      	ldr	r3, [pc, #84]	@ (8001614 <HAL_CAN_MspInit+0x90>)
 80015be:	699b      	ldr	r3, [r3, #24]
 80015c0:	4a14      	ldr	r2, [pc, #80]	@ (8001614 <HAL_CAN_MspInit+0x90>)
 80015c2:	f043 0304 	orr.w	r3, r3, #4
 80015c6:	6193      	str	r3, [r2, #24]
 80015c8:	4b12      	ldr	r3, [pc, #72]	@ (8001614 <HAL_CAN_MspInit+0x90>)
 80015ca:	699b      	ldr	r3, [r3, #24]
 80015cc:	f003 0304 	and.w	r3, r3, #4
 80015d0:	60bb      	str	r3, [r7, #8]
 80015d2:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80015d4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80015d8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015da:	2300      	movs	r3, #0
 80015dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015de:	2300      	movs	r3, #0
 80015e0:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015e2:	f107 0310 	add.w	r3, r7, #16
 80015e6:	4619      	mov	r1, r3
 80015e8:	480b      	ldr	r0, [pc, #44]	@ (8001618 <HAL_CAN_MspInit+0x94>)
 80015ea:	f001 fd6f 	bl	80030cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80015ee:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015f2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015f4:	2302      	movs	r3, #2
 80015f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015f8:	2303      	movs	r3, #3
 80015fa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015fc:	f107 0310 	add.w	r3, r7, #16
 8001600:	4619      	mov	r1, r3
 8001602:	4805      	ldr	r0, [pc, #20]	@ (8001618 <HAL_CAN_MspInit+0x94>)
 8001604:	f001 fd62 	bl	80030cc <HAL_GPIO_Init>

  /* USER CODE END CAN1_MspInit 1 */

  }

}
 8001608:	bf00      	nop
 800160a:	3720      	adds	r7, #32
 800160c:	46bd      	mov	sp, r7
 800160e:	bd80      	pop	{r7, pc}
 8001610:	40006400 	.word	0x40006400
 8001614:	40021000 	.word	0x40021000
 8001618:	40010800 	.word	0x40010800

0800161c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b088      	sub	sp, #32
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001624:	f107 0310 	add.w	r3, r7, #16
 8001628:	2200      	movs	r2, #0
 800162a:	601a      	str	r2, [r3, #0]
 800162c:	605a      	str	r2, [r3, #4]
 800162e:	609a      	str	r2, [r3, #8]
 8001630:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	4a15      	ldr	r2, [pc, #84]	@ (800168c <HAL_I2C_MspInit+0x70>)
 8001638:	4293      	cmp	r3, r2
 800163a:	d123      	bne.n	8001684 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800163c:	4b14      	ldr	r3, [pc, #80]	@ (8001690 <HAL_I2C_MspInit+0x74>)
 800163e:	699b      	ldr	r3, [r3, #24]
 8001640:	4a13      	ldr	r2, [pc, #76]	@ (8001690 <HAL_I2C_MspInit+0x74>)
 8001642:	f043 0308 	orr.w	r3, r3, #8
 8001646:	6193      	str	r3, [r2, #24]
 8001648:	4b11      	ldr	r3, [pc, #68]	@ (8001690 <HAL_I2C_MspInit+0x74>)
 800164a:	699b      	ldr	r3, [r3, #24]
 800164c:	f003 0308 	and.w	r3, r3, #8
 8001650:	60fb      	str	r3, [r7, #12]
 8001652:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001654:	23c0      	movs	r3, #192	@ 0xc0
 8001656:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001658:	2312      	movs	r3, #18
 800165a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800165c:	2303      	movs	r3, #3
 800165e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001660:	f107 0310 	add.w	r3, r7, #16
 8001664:	4619      	mov	r1, r3
 8001666:	480b      	ldr	r0, [pc, #44]	@ (8001694 <HAL_I2C_MspInit+0x78>)
 8001668:	f001 fd30 	bl	80030cc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800166c:	4b08      	ldr	r3, [pc, #32]	@ (8001690 <HAL_I2C_MspInit+0x74>)
 800166e:	69db      	ldr	r3, [r3, #28]
 8001670:	4a07      	ldr	r2, [pc, #28]	@ (8001690 <HAL_I2C_MspInit+0x74>)
 8001672:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001676:	61d3      	str	r3, [r2, #28]
 8001678:	4b05      	ldr	r3, [pc, #20]	@ (8001690 <HAL_I2C_MspInit+0x74>)
 800167a:	69db      	ldr	r3, [r3, #28]
 800167c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001680:	60bb      	str	r3, [r7, #8]
 8001682:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001684:	bf00      	nop
 8001686:	3720      	adds	r7, #32
 8001688:	46bd      	mov	sp, r7
 800168a:	bd80      	pop	{r7, pc}
 800168c:	40005400 	.word	0x40005400
 8001690:	40021000 	.word	0x40021000
 8001694:	40010c00 	.word	0x40010c00

08001698 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b088      	sub	sp, #32
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016a0:	f107 0310 	add.w	r3, r7, #16
 80016a4:	2200      	movs	r2, #0
 80016a6:	601a      	str	r2, [r3, #0]
 80016a8:	605a      	str	r2, [r3, #4]
 80016aa:	609a      	str	r2, [r3, #8]
 80016ac:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	4a1b      	ldr	r2, [pc, #108]	@ (8001720 <HAL_SPI_MspInit+0x88>)
 80016b4:	4293      	cmp	r3, r2
 80016b6:	d12f      	bne.n	8001718 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80016b8:	4b1a      	ldr	r3, [pc, #104]	@ (8001724 <HAL_SPI_MspInit+0x8c>)
 80016ba:	699b      	ldr	r3, [r3, #24]
 80016bc:	4a19      	ldr	r2, [pc, #100]	@ (8001724 <HAL_SPI_MspInit+0x8c>)
 80016be:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80016c2:	6193      	str	r3, [r2, #24]
 80016c4:	4b17      	ldr	r3, [pc, #92]	@ (8001724 <HAL_SPI_MspInit+0x8c>)
 80016c6:	699b      	ldr	r3, [r3, #24]
 80016c8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80016cc:	60fb      	str	r3, [r7, #12]
 80016ce:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016d0:	4b14      	ldr	r3, [pc, #80]	@ (8001724 <HAL_SPI_MspInit+0x8c>)
 80016d2:	699b      	ldr	r3, [r3, #24]
 80016d4:	4a13      	ldr	r2, [pc, #76]	@ (8001724 <HAL_SPI_MspInit+0x8c>)
 80016d6:	f043 0304 	orr.w	r3, r3, #4
 80016da:	6193      	str	r3, [r2, #24]
 80016dc:	4b11      	ldr	r3, [pc, #68]	@ (8001724 <HAL_SPI_MspInit+0x8c>)
 80016de:	699b      	ldr	r3, [r3, #24]
 80016e0:	f003 0304 	and.w	r3, r3, #4
 80016e4:	60bb      	str	r3, [r7, #8]
 80016e6:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
 80016e8:	23b0      	movs	r3, #176	@ 0xb0
 80016ea:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016ec:	2302      	movs	r3, #2
 80016ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016f0:	2303      	movs	r3, #3
 80016f2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016f4:	f107 0310 	add.w	r3, r7, #16
 80016f8:	4619      	mov	r1, r3
 80016fa:	480b      	ldr	r0, [pc, #44]	@ (8001728 <HAL_SPI_MspInit+0x90>)
 80016fc:	f001 fce6 	bl	80030cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001700:	2340      	movs	r3, #64	@ 0x40
 8001702:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001704:	2300      	movs	r3, #0
 8001706:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001708:	2300      	movs	r3, #0
 800170a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800170c:	f107 0310 	add.w	r3, r7, #16
 8001710:	4619      	mov	r1, r3
 8001712:	4805      	ldr	r0, [pc, #20]	@ (8001728 <HAL_SPI_MspInit+0x90>)
 8001714:	f001 fcda 	bl	80030cc <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001718:	bf00      	nop
 800171a:	3720      	adds	r7, #32
 800171c:	46bd      	mov	sp, r7
 800171e:	bd80      	pop	{r7, pc}
 8001720:	40013000 	.word	0x40013000
 8001724:	40021000 	.word	0x40021000
 8001728:	40010800 	.word	0x40010800

0800172c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b084      	sub	sp, #16
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	4a1e      	ldr	r2, [pc, #120]	@ (80017b4 <HAL_TIM_Base_MspInit+0x88>)
 800173a:	4293      	cmp	r3, r2
 800173c:	d11c      	bne.n	8001778 <HAL_TIM_Base_MspInit+0x4c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800173e:	4b1e      	ldr	r3, [pc, #120]	@ (80017b8 <HAL_TIM_Base_MspInit+0x8c>)
 8001740:	699b      	ldr	r3, [r3, #24]
 8001742:	4a1d      	ldr	r2, [pc, #116]	@ (80017b8 <HAL_TIM_Base_MspInit+0x8c>)
 8001744:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001748:	6193      	str	r3, [r2, #24]
 800174a:	4b1b      	ldr	r3, [pc, #108]	@ (80017b8 <HAL_TIM_Base_MspInit+0x8c>)
 800174c:	699b      	ldr	r3, [r3, #24]
 800174e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001752:	60fb      	str	r3, [r7, #12]
 8001754:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_IRQn, 6, 0);
 8001756:	2200      	movs	r2, #0
 8001758:	2106      	movs	r1, #6
 800175a:	2018      	movs	r0, #24
 800175c:	f001 f855 	bl	800280a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_IRQn);
 8001760:	2018      	movs	r0, #24
 8001762:	f001 f86e 	bl	8002842 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 6, 0);
 8001766:	2200      	movs	r2, #0
 8001768:	2106      	movs	r1, #6
 800176a:	2019      	movs	r0, #25
 800176c:	f001 f84d 	bl	800280a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001770:	2019      	movs	r0, #25
 8001772:	f001 f866 	bl	8002842 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001776:	e018      	b.n	80017aa <HAL_TIM_Base_MspInit+0x7e>
  else if(htim_base->Instance==TIM2)
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001780:	d113      	bne.n	80017aa <HAL_TIM_Base_MspInit+0x7e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001782:	4b0d      	ldr	r3, [pc, #52]	@ (80017b8 <HAL_TIM_Base_MspInit+0x8c>)
 8001784:	69db      	ldr	r3, [r3, #28]
 8001786:	4a0c      	ldr	r2, [pc, #48]	@ (80017b8 <HAL_TIM_Base_MspInit+0x8c>)
 8001788:	f043 0301 	orr.w	r3, r3, #1
 800178c:	61d3      	str	r3, [r2, #28]
 800178e:	4b0a      	ldr	r3, [pc, #40]	@ (80017b8 <HAL_TIM_Base_MspInit+0x8c>)
 8001790:	69db      	ldr	r3, [r3, #28]
 8001792:	f003 0301 	and.w	r3, r3, #1
 8001796:	60bb      	str	r3, [r7, #8]
 8001798:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 6, 0);
 800179a:	2200      	movs	r2, #0
 800179c:	2106      	movs	r1, #6
 800179e:	201c      	movs	r0, #28
 80017a0:	f001 f833 	bl	800280a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80017a4:	201c      	movs	r0, #28
 80017a6:	f001 f84c 	bl	8002842 <HAL_NVIC_EnableIRQ>
}
 80017aa:	bf00      	nop
 80017ac:	3710      	adds	r7, #16
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bd80      	pop	{r7, pc}
 80017b2:	bf00      	nop
 80017b4:	40012c00 	.word	0x40012c00
 80017b8:	40021000 	.word	0x40021000

080017bc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b08a      	sub	sp, #40	@ 0x28
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017c4:	f107 0318 	add.w	r3, r7, #24
 80017c8:	2200      	movs	r2, #0
 80017ca:	601a      	str	r2, [r3, #0]
 80017cc:	605a      	str	r2, [r3, #4]
 80017ce:	609a      	str	r2, [r3, #8]
 80017d0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	4a38      	ldr	r2, [pc, #224]	@ (80018b8 <HAL_UART_MspInit+0xfc>)
 80017d8:	4293      	cmp	r3, r2
 80017da:	d132      	bne.n	8001842 <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80017dc:	4b37      	ldr	r3, [pc, #220]	@ (80018bc <HAL_UART_MspInit+0x100>)
 80017de:	699b      	ldr	r3, [r3, #24]
 80017e0:	4a36      	ldr	r2, [pc, #216]	@ (80018bc <HAL_UART_MspInit+0x100>)
 80017e2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80017e6:	6193      	str	r3, [r2, #24]
 80017e8:	4b34      	ldr	r3, [pc, #208]	@ (80018bc <HAL_UART_MspInit+0x100>)
 80017ea:	699b      	ldr	r3, [r3, #24]
 80017ec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80017f0:	617b      	str	r3, [r7, #20]
 80017f2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017f4:	4b31      	ldr	r3, [pc, #196]	@ (80018bc <HAL_UART_MspInit+0x100>)
 80017f6:	699b      	ldr	r3, [r3, #24]
 80017f8:	4a30      	ldr	r2, [pc, #192]	@ (80018bc <HAL_UART_MspInit+0x100>)
 80017fa:	f043 0304 	orr.w	r3, r3, #4
 80017fe:	6193      	str	r3, [r2, #24]
 8001800:	4b2e      	ldr	r3, [pc, #184]	@ (80018bc <HAL_UART_MspInit+0x100>)
 8001802:	699b      	ldr	r3, [r3, #24]
 8001804:	f003 0304 	and.w	r3, r3, #4
 8001808:	613b      	str	r3, [r7, #16]
 800180a:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800180c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001810:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001812:	2302      	movs	r3, #2
 8001814:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001816:	2303      	movs	r3, #3
 8001818:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800181a:	f107 0318 	add.w	r3, r7, #24
 800181e:	4619      	mov	r1, r3
 8001820:	4827      	ldr	r0, [pc, #156]	@ (80018c0 <HAL_UART_MspInit+0x104>)
 8001822:	f001 fc53 	bl	80030cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001826:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800182a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800182c:	2300      	movs	r3, #0
 800182e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001830:	2300      	movs	r3, #0
 8001832:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001834:	f107 0318 	add.w	r3, r7, #24
 8001838:	4619      	mov	r1, r3
 800183a:	4821      	ldr	r0, [pc, #132]	@ (80018c0 <HAL_UART_MspInit+0x104>)
 800183c:	f001 fc46 	bl	80030cc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001840:	e036      	b.n	80018b0 <HAL_UART_MspInit+0xf4>
  else if(huart->Instance==USART3)
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	4a1f      	ldr	r2, [pc, #124]	@ (80018c4 <HAL_UART_MspInit+0x108>)
 8001848:	4293      	cmp	r3, r2
 800184a:	d131      	bne.n	80018b0 <HAL_UART_MspInit+0xf4>
    __HAL_RCC_USART3_CLK_ENABLE();
 800184c:	4b1b      	ldr	r3, [pc, #108]	@ (80018bc <HAL_UART_MspInit+0x100>)
 800184e:	69db      	ldr	r3, [r3, #28]
 8001850:	4a1a      	ldr	r2, [pc, #104]	@ (80018bc <HAL_UART_MspInit+0x100>)
 8001852:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001856:	61d3      	str	r3, [r2, #28]
 8001858:	4b18      	ldr	r3, [pc, #96]	@ (80018bc <HAL_UART_MspInit+0x100>)
 800185a:	69db      	ldr	r3, [r3, #28]
 800185c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001860:	60fb      	str	r3, [r7, #12]
 8001862:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001864:	4b15      	ldr	r3, [pc, #84]	@ (80018bc <HAL_UART_MspInit+0x100>)
 8001866:	699b      	ldr	r3, [r3, #24]
 8001868:	4a14      	ldr	r2, [pc, #80]	@ (80018bc <HAL_UART_MspInit+0x100>)
 800186a:	f043 0308 	orr.w	r3, r3, #8
 800186e:	6193      	str	r3, [r2, #24]
 8001870:	4b12      	ldr	r3, [pc, #72]	@ (80018bc <HAL_UART_MspInit+0x100>)
 8001872:	699b      	ldr	r3, [r3, #24]
 8001874:	f003 0308 	and.w	r3, r3, #8
 8001878:	60bb      	str	r3, [r7, #8]
 800187a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800187c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001880:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001882:	2302      	movs	r3, #2
 8001884:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001886:	2303      	movs	r3, #3
 8001888:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800188a:	f107 0318 	add.w	r3, r7, #24
 800188e:	4619      	mov	r1, r3
 8001890:	480d      	ldr	r0, [pc, #52]	@ (80018c8 <HAL_UART_MspInit+0x10c>)
 8001892:	f001 fc1b 	bl	80030cc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001896:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800189a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800189c:	2300      	movs	r3, #0
 800189e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a0:	2300      	movs	r3, #0
 80018a2:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018a4:	f107 0318 	add.w	r3, r7, #24
 80018a8:	4619      	mov	r1, r3
 80018aa:	4807      	ldr	r0, [pc, #28]	@ (80018c8 <HAL_UART_MspInit+0x10c>)
 80018ac:	f001 fc0e 	bl	80030cc <HAL_GPIO_Init>
}
 80018b0:	bf00      	nop
 80018b2:	3728      	adds	r7, #40	@ 0x28
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bd80      	pop	{r7, pc}
 80018b8:	40013800 	.word	0x40013800
 80018bc:	40021000 	.word	0x40021000
 80018c0:	40010800 	.word	0x40010800
 80018c4:	40004800 	.word	0x40004800
 80018c8:	40010c00 	.word	0x40010c00

080018cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018cc:	b480      	push	{r7}
 80018ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80018d0:	bf00      	nop
 80018d2:	e7fd      	b.n	80018d0 <NMI_Handler+0x4>

080018d4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018d4:	b480      	push	{r7}
 80018d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018d8:	bf00      	nop
 80018da:	e7fd      	b.n	80018d8 <HardFault_Handler+0x4>

080018dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018dc:	b480      	push	{r7}
 80018de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018e0:	bf00      	nop
 80018e2:	e7fd      	b.n	80018e0 <MemManage_Handler+0x4>

080018e4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018e4:	b480      	push	{r7}
 80018e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018e8:	bf00      	nop
 80018ea:	e7fd      	b.n	80018e8 <BusFault_Handler+0x4>

080018ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018ec:	b480      	push	{r7}
 80018ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018f0:	bf00      	nop
 80018f2:	e7fd      	b.n	80018f0 <UsageFault_Handler+0x4>

080018f4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018f4:	b480      	push	{r7}
 80018f6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018f8:	bf00      	nop
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bc80      	pop	{r7}
 80018fe:	4770      	bx	lr

08001900 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001904:	f000 f8b4 	bl	8001a70 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001908:	f005 f9c6 	bl	8006c98 <xTaskGetSchedulerState>
 800190c:	4603      	mov	r3, r0
 800190e:	2b01      	cmp	r3, #1
 8001910:	d001      	beq.n	8001916 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001912:	f006 fa09 	bl	8007d28 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001916:	bf00      	nop
 8001918:	bd80      	pop	{r7, pc}
	...

0800191c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001920:	4802      	ldr	r0, [pc, #8]	@ (800192c <DMA1_Channel1_IRQHandler+0x10>)
 8001922:	f001 f89f 	bl	8002a64 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001926:	bf00      	nop
 8001928:	bd80      	pop	{r7, pc}
 800192a:	bf00      	nop
 800192c:	20000730 	.word	0x20000730

08001930 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001934:	4802      	ldr	r0, [pc, #8]	@ (8001940 <ADC1_2_IRQHandler+0x10>)
 8001936:	f000 fab9 	bl	8001eac <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 800193a:	bf00      	nop
 800193c:	bd80      	pop	{r7, pc}
 800193e:	bf00      	nop
 8001940:	20000700 	.word	0x20000700

08001944 <TIM1_BRK_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt.
  */
void TIM1_BRK_IRQHandler(void)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_IRQn 0 */

  /* USER CODE END TIM1_BRK_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001948:	4802      	ldr	r0, [pc, #8]	@ (8001954 <TIM1_BRK_IRQHandler+0x10>)
 800194a:	f002 fcbb 	bl	80042c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_IRQn 1 */

  /* USER CODE END TIM1_BRK_IRQn 1 */
}
 800194e:	bf00      	nop
 8001950:	bd80      	pop	{r7, pc}
 8001952:	bf00      	nop
 8001954:	20000848 	.word	0x20000848

08001958 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800195c:	4802      	ldr	r0, [pc, #8]	@ (8001968 <TIM1_UP_IRQHandler+0x10>)
 800195e:	f002 fcb1 	bl	80042c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001962:	bf00      	nop
 8001964:	bd80      	pop	{r7, pc}
 8001966:	bf00      	nop
 8001968:	20000848 	.word	0x20000848

0800196c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
	ulStatsTimerTicks++;
 8001970:	4b04      	ldr	r3, [pc, #16]	@ (8001984 <TIM2_IRQHandler+0x18>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	3301      	adds	r3, #1
 8001976:	4a03      	ldr	r2, [pc, #12]	@ (8001984 <TIM2_IRQHandler+0x18>)
 8001978:	6013      	str	r3, [r2, #0]
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800197a:	4803      	ldr	r0, [pc, #12]	@ (8001988 <TIM2_IRQHandler+0x1c>)
 800197c:	f002 fca2 	bl	80042c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001980:	bf00      	nop
 8001982:	bd80      	pop	{r7, pc}
 8001984:	2000002c 	.word	0x2000002c
 8001988:	20000890 	.word	0x20000890

0800198c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800198c:	b480      	push	{r7}
 800198e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001990:	bf00      	nop
 8001992:	46bd      	mov	sp, r7
 8001994:	bc80      	pop	{r7}
 8001996:	4770      	bx	lr

08001998 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001998:	f7ff fff8 	bl	800198c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800199c:	480b      	ldr	r0, [pc, #44]	@ (80019cc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800199e:	490c      	ldr	r1, [pc, #48]	@ (80019d0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80019a0:	4a0c      	ldr	r2, [pc, #48]	@ (80019d4 <LoopFillZerobss+0x16>)
  movs r3, #0
 80019a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80019a4:	e002      	b.n	80019ac <LoopCopyDataInit>

080019a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80019a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80019a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80019aa:	3304      	adds	r3, #4

080019ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80019ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80019ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80019b0:	d3f9      	bcc.n	80019a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80019b2:	4a09      	ldr	r2, [pc, #36]	@ (80019d8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80019b4:	4c09      	ldr	r4, [pc, #36]	@ (80019dc <LoopFillZerobss+0x1e>)
  movs r3, #0
 80019b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80019b8:	e001      	b.n	80019be <LoopFillZerobss>

080019ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80019ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80019bc:	3204      	adds	r2, #4

080019be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80019be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019c0:	d3fb      	bcc.n	80019ba <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80019c2:	f006 fc29 	bl	8008218 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80019c6:	f7fe fdb5 	bl	8000534 <main>
  bx lr
 80019ca:	4770      	bx	lr
  ldr r0, =_sdata
 80019cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019d0:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 80019d4:	080083c0 	.word	0x080083c0
  ldr r2, =_sbss
 80019d8:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 80019dc:	20002fa8 	.word	0x20002fa8

080019e0 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80019e0:	e7fe      	b.n	80019e0 <CAN1_RX1_IRQHandler>
	...

080019e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80019e8:	4b08      	ldr	r3, [pc, #32]	@ (8001a0c <HAL_Init+0x28>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	4a07      	ldr	r2, [pc, #28]	@ (8001a0c <HAL_Init+0x28>)
 80019ee:	f043 0310 	orr.w	r3, r3, #16
 80019f2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019f4:	2003      	movs	r0, #3
 80019f6:	f000 fefd 	bl	80027f4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80019fa:	200f      	movs	r0, #15
 80019fc:	f000 f808 	bl	8001a10 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a00:	f7ff fd18 	bl	8001434 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a04:	2300      	movs	r3, #0
}
 8001a06:	4618      	mov	r0, r3
 8001a08:	bd80      	pop	{r7, pc}
 8001a0a:	bf00      	nop
 8001a0c:	40022000 	.word	0x40022000

08001a10 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b082      	sub	sp, #8
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001a18:	4b12      	ldr	r3, [pc, #72]	@ (8001a64 <HAL_InitTick+0x54>)
 8001a1a:	681a      	ldr	r2, [r3, #0]
 8001a1c:	4b12      	ldr	r3, [pc, #72]	@ (8001a68 <HAL_InitTick+0x58>)
 8001a1e:	781b      	ldrb	r3, [r3, #0]
 8001a20:	4619      	mov	r1, r3
 8001a22:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a26:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a2e:	4618      	mov	r0, r3
 8001a30:	f000 ff15 	bl	800285e <HAL_SYSTICK_Config>
 8001a34:	4603      	mov	r3, r0
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d001      	beq.n	8001a3e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	e00e      	b.n	8001a5c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	2b0f      	cmp	r3, #15
 8001a42:	d80a      	bhi.n	8001a5a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a44:	2200      	movs	r2, #0
 8001a46:	6879      	ldr	r1, [r7, #4]
 8001a48:	f04f 30ff 	mov.w	r0, #4294967295
 8001a4c:	f000 fedd 	bl	800280a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a50:	4a06      	ldr	r2, [pc, #24]	@ (8001a6c <HAL_InitTick+0x5c>)
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a56:	2300      	movs	r3, #0
 8001a58:	e000      	b.n	8001a5c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001a5a:	2301      	movs	r3, #1
}
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	3708      	adds	r7, #8
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bd80      	pop	{r7, pc}
 8001a64:	20000000 	.word	0x20000000
 8001a68:	20000008 	.word	0x20000008
 8001a6c:	20000004 	.word	0x20000004

08001a70 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a70:	b480      	push	{r7}
 8001a72:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a74:	4b05      	ldr	r3, [pc, #20]	@ (8001a8c <HAL_IncTick+0x1c>)
 8001a76:	781b      	ldrb	r3, [r3, #0]
 8001a78:	461a      	mov	r2, r3
 8001a7a:	4b05      	ldr	r3, [pc, #20]	@ (8001a90 <HAL_IncTick+0x20>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	4413      	add	r3, r2
 8001a80:	4a03      	ldr	r2, [pc, #12]	@ (8001a90 <HAL_IncTick+0x20>)
 8001a82:	6013      	str	r3, [r2, #0]
}
 8001a84:	bf00      	nop
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bc80      	pop	{r7}
 8001a8a:	4770      	bx	lr
 8001a8c:	20000008 	.word	0x20000008
 8001a90:	20000ce0 	.word	0x20000ce0

08001a94 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a94:	b480      	push	{r7}
 8001a96:	af00      	add	r7, sp, #0
  return uwTick;
 8001a98:	4b02      	ldr	r3, [pc, #8]	@ (8001aa4 <HAL_GetTick+0x10>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
}
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bc80      	pop	{r7}
 8001aa2:	4770      	bx	lr
 8001aa4:	20000ce0 	.word	0x20000ce0

08001aa8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b086      	sub	sp, #24
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001abc:	2300      	movs	r3, #0
 8001abe:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d101      	bne.n	8001aca <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001ac6:	2301      	movs	r3, #1
 8001ac8:	e0be      	b.n	8001c48 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	689b      	ldr	r3, [r3, #8]
 8001ace:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d109      	bne.n	8001aec <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	2200      	movs	r2, #0
 8001adc:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001ae6:	6878      	ldr	r0, [r7, #4]
 8001ae8:	f7ff fcdc 	bl	80014a4 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001aec:	6878      	ldr	r0, [r7, #4]
 8001aee:	f000 fc09 	bl	8002304 <ADC_ConversionStop_Disable>
 8001af2:	4603      	mov	r3, r0
 8001af4:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001afa:	f003 0310 	and.w	r3, r3, #16
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	f040 8099 	bne.w	8001c36 <HAL_ADC_Init+0x18e>
 8001b04:	7dfb      	ldrb	r3, [r7, #23]
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	f040 8095 	bne.w	8001c36 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b10:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001b14:	f023 0302 	bic.w	r3, r3, #2
 8001b18:	f043 0202 	orr.w	r2, r3, #2
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001b28:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	7b1b      	ldrb	r3, [r3, #12]
 8001b2e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001b30:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001b32:	68ba      	ldr	r2, [r7, #8]
 8001b34:	4313      	orrs	r3, r2
 8001b36:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	689b      	ldr	r3, [r3, #8]
 8001b3c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001b40:	d003      	beq.n	8001b4a <HAL_ADC_Init+0xa2>
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	689b      	ldr	r3, [r3, #8]
 8001b46:	2b01      	cmp	r3, #1
 8001b48:	d102      	bne.n	8001b50 <HAL_ADC_Init+0xa8>
 8001b4a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001b4e:	e000      	b.n	8001b52 <HAL_ADC_Init+0xaa>
 8001b50:	2300      	movs	r3, #0
 8001b52:	693a      	ldr	r2, [r7, #16]
 8001b54:	4313      	orrs	r3, r2
 8001b56:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	7d1b      	ldrb	r3, [r3, #20]
 8001b5c:	2b01      	cmp	r3, #1
 8001b5e:	d119      	bne.n	8001b94 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	7b1b      	ldrb	r3, [r3, #12]
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d109      	bne.n	8001b7c <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	699b      	ldr	r3, [r3, #24]
 8001b6c:	3b01      	subs	r3, #1
 8001b6e:	035a      	lsls	r2, r3, #13
 8001b70:	693b      	ldr	r3, [r7, #16]
 8001b72:	4313      	orrs	r3, r2
 8001b74:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001b78:	613b      	str	r3, [r7, #16]
 8001b7a:	e00b      	b.n	8001b94 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b80:	f043 0220 	orr.w	r2, r3, #32
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b8c:	f043 0201 	orr.w	r2, r3, #1
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	685b      	ldr	r3, [r3, #4]
 8001b9a:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	693a      	ldr	r2, [r7, #16]
 8001ba4:	430a      	orrs	r2, r1
 8001ba6:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	689a      	ldr	r2, [r3, #8]
 8001bae:	4b28      	ldr	r3, [pc, #160]	@ (8001c50 <HAL_ADC_Init+0x1a8>)
 8001bb0:	4013      	ands	r3, r2
 8001bb2:	687a      	ldr	r2, [r7, #4]
 8001bb4:	6812      	ldr	r2, [r2, #0]
 8001bb6:	68b9      	ldr	r1, [r7, #8]
 8001bb8:	430b      	orrs	r3, r1
 8001bba:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	689b      	ldr	r3, [r3, #8]
 8001bc0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001bc4:	d003      	beq.n	8001bce <HAL_ADC_Init+0x126>
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	689b      	ldr	r3, [r3, #8]
 8001bca:	2b01      	cmp	r3, #1
 8001bcc:	d104      	bne.n	8001bd8 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	691b      	ldr	r3, [r3, #16]
 8001bd2:	3b01      	subs	r3, #1
 8001bd4:	051b      	lsls	r3, r3, #20
 8001bd6:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bde:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	68fa      	ldr	r2, [r7, #12]
 8001be8:	430a      	orrs	r2, r1
 8001bea:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	689a      	ldr	r2, [r3, #8]
 8001bf2:	4b18      	ldr	r3, [pc, #96]	@ (8001c54 <HAL_ADC_Init+0x1ac>)
 8001bf4:	4013      	ands	r3, r2
 8001bf6:	68ba      	ldr	r2, [r7, #8]
 8001bf8:	429a      	cmp	r2, r3
 8001bfa:	d10b      	bne.n	8001c14 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	2200      	movs	r2, #0
 8001c00:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c06:	f023 0303 	bic.w	r3, r3, #3
 8001c0a:	f043 0201 	orr.w	r2, r3, #1
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001c12:	e018      	b.n	8001c46 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c18:	f023 0312 	bic.w	r3, r3, #18
 8001c1c:	f043 0210 	orr.w	r2, r3, #16
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c28:	f043 0201 	orr.w	r2, r3, #1
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001c30:	2301      	movs	r3, #1
 8001c32:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001c34:	e007      	b.n	8001c46 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c3a:	f043 0210 	orr.w	r2, r3, #16
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001c42:	2301      	movs	r3, #1
 8001c44:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001c46:	7dfb      	ldrb	r3, [r7, #23]
}
 8001c48:	4618      	mov	r0, r3
 8001c4a:	3718      	adds	r7, #24
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	bd80      	pop	{r7, pc}
 8001c50:	ffe1f7fd 	.word	0xffe1f7fd
 8001c54:	ff1f0efe 	.word	0xff1f0efe

08001c58 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b086      	sub	sp, #24
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	60f8      	str	r0, [r7, #12]
 8001c60:	60b9      	str	r1, [r7, #8]
 8001c62:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c64:	2300      	movs	r3, #0
 8001c66:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	4a64      	ldr	r2, [pc, #400]	@ (8001e00 <HAL_ADC_Start_DMA+0x1a8>)
 8001c6e:	4293      	cmp	r3, r2
 8001c70:	d004      	beq.n	8001c7c <HAL_ADC_Start_DMA+0x24>
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	4a63      	ldr	r2, [pc, #396]	@ (8001e04 <HAL_ADC_Start_DMA+0x1ac>)
 8001c78:	4293      	cmp	r3, r2
 8001c7a:	d106      	bne.n	8001c8a <HAL_ADC_Start_DMA+0x32>
 8001c7c:	4b60      	ldr	r3, [pc, #384]	@ (8001e00 <HAL_ADC_Start_DMA+0x1a8>)
 8001c7e:	685b      	ldr	r3, [r3, #4]
 8001c80:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	f040 80b3 	bne.w	8001df0 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001c90:	2b01      	cmp	r3, #1
 8001c92:	d101      	bne.n	8001c98 <HAL_ADC_Start_DMA+0x40>
 8001c94:	2302      	movs	r3, #2
 8001c96:	e0ae      	b.n	8001df6 <HAL_ADC_Start_DMA+0x19e>
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	2201      	movs	r2, #1
 8001c9c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001ca0:	68f8      	ldr	r0, [r7, #12]
 8001ca2:	f000 fad5 	bl	8002250 <ADC_Enable>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001caa:	7dfb      	ldrb	r3, [r7, #23]
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	f040 809a 	bne.w	8001de6 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cb6:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001cba:	f023 0301 	bic.w	r3, r3, #1
 8001cbe:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	4a4e      	ldr	r2, [pc, #312]	@ (8001e04 <HAL_ADC_Start_DMA+0x1ac>)
 8001ccc:	4293      	cmp	r3, r2
 8001cce:	d105      	bne.n	8001cdc <HAL_ADC_Start_DMA+0x84>
 8001cd0:	4b4b      	ldr	r3, [pc, #300]	@ (8001e00 <HAL_ADC_Start_DMA+0x1a8>)
 8001cd2:	685b      	ldr	r3, [r3, #4]
 8001cd4:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d115      	bne.n	8001d08 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ce0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	685b      	ldr	r3, [r3, #4]
 8001cee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d026      	beq.n	8001d44 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cfa:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001cfe:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001d06:	e01d      	b.n	8001d44 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d0c:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	4a39      	ldr	r2, [pc, #228]	@ (8001e00 <HAL_ADC_Start_DMA+0x1a8>)
 8001d1a:	4293      	cmp	r3, r2
 8001d1c:	d004      	beq.n	8001d28 <HAL_ADC_Start_DMA+0xd0>
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	4a38      	ldr	r2, [pc, #224]	@ (8001e04 <HAL_ADC_Start_DMA+0x1ac>)
 8001d24:	4293      	cmp	r3, r2
 8001d26:	d10d      	bne.n	8001d44 <HAL_ADC_Start_DMA+0xec>
 8001d28:	4b35      	ldr	r3, [pc, #212]	@ (8001e00 <HAL_ADC_Start_DMA+0x1a8>)
 8001d2a:	685b      	ldr	r3, [r3, #4]
 8001d2c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d007      	beq.n	8001d44 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d38:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001d3c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d48:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d006      	beq.n	8001d5e <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d54:	f023 0206 	bic.w	r2, r3, #6
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001d5c:	e002      	b.n	8001d64 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	2200      	movs	r2, #0
 8001d62:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	2200      	movs	r2, #0
 8001d68:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	6a1b      	ldr	r3, [r3, #32]
 8001d70:	4a25      	ldr	r2, [pc, #148]	@ (8001e08 <HAL_ADC_Start_DMA+0x1b0>)
 8001d72:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	6a1b      	ldr	r3, [r3, #32]
 8001d78:	4a24      	ldr	r2, [pc, #144]	@ (8001e0c <HAL_ADC_Start_DMA+0x1b4>)
 8001d7a:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	6a1b      	ldr	r3, [r3, #32]
 8001d80:	4a23      	ldr	r2, [pc, #140]	@ (8001e10 <HAL_ADC_Start_DMA+0x1b8>)
 8001d82:	631a      	str	r2, [r3, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f06f 0202 	mvn.w	r2, #2
 8001d8c:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	689a      	ldr	r2, [r3, #8]
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001d9c:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	6a18      	ldr	r0, [r3, #32]
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	334c      	adds	r3, #76	@ 0x4c
 8001da8:	4619      	mov	r1, r3
 8001daa:	68ba      	ldr	r2, [r7, #8]
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	f000 fdbd 	bl	800292c <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	689b      	ldr	r3, [r3, #8]
 8001db8:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001dbc:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001dc0:	d108      	bne.n	8001dd4 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	689a      	ldr	r2, [r3, #8]
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8001dd0:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001dd2:	e00f      	b.n	8001df4 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	689a      	ldr	r2, [r3, #8]
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8001de2:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001de4:	e006      	b.n	8001df4 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	2200      	movs	r2, #0
 8001dea:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    if (tmp_hal_status == HAL_OK)
 8001dee:	e001      	b.n	8001df4 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001df0:	2301      	movs	r3, #1
 8001df2:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001df4:	7dfb      	ldrb	r3, [r7, #23]
}
 8001df6:	4618      	mov	r0, r3
 8001df8:	3718      	adds	r7, #24
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bd80      	pop	{r7, pc}
 8001dfe:	bf00      	nop
 8001e00:	40012400 	.word	0x40012400
 8001e04:	40012800 	.word	0x40012800
 8001e08:	08002387 	.word	0x08002387
 8001e0c:	08002403 	.word	0x08002403
 8001e10:	0800241f 	.word	0x0800241f

08001e14 <HAL_ADC_Stop_DMA>:
  *         on devices) have DMA capability.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b084      	sub	sp, #16
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001e26:	2b01      	cmp	r3, #1
 8001e28:	d101      	bne.n	8001e2e <HAL_ADC_Stop_DMA+0x1a>
 8001e2a:	2302      	movs	r3, #2
 8001e2c:	e03a      	b.n	8001ea4 <HAL_ADC_Stop_DMA+0x90>
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	2201      	movs	r2, #1
 8001e32:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001e36:	6878      	ldr	r0, [r7, #4]
 8001e38:	f000 fa64 	bl	8002304 <ADC_ConversionStop_Disable>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8001e40:	7bfb      	ldrb	r3, [r7, #15]
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d129      	bne.n	8001e9a <HAL_ADC_Stop_DMA+0x86>
  {
    /* Disable ADC DMA mode */
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	689a      	ldr	r2, [r3, #8]
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001e54:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	6a1b      	ldr	r3, [r3, #32]
 8001e5a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001e5e:	b2db      	uxtb	r3, r3
 8001e60:	2b02      	cmp	r3, #2
 8001e62:	d11a      	bne.n	8001e9a <HAL_ADC_Stop_DMA+0x86>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	6a1b      	ldr	r3, [r3, #32]
 8001e68:	4618      	mov	r0, r3
 8001e6a:	f000 fdbf 	bl	80029ec <HAL_DMA_Abort>
 8001e6e:	4603      	mov	r3, r0
 8001e70:	73fb      	strb	r3, [r7, #15]
      
      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status == HAL_OK)
 8001e72:	7bfb      	ldrb	r3, [r7, #15]
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d10a      	bne.n	8001e8e <HAL_ADC_Stop_DMA+0x7a>
      {
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e7c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001e80:	f023 0301 	bic.w	r3, r3, #1
 8001e84:	f043 0201 	orr.w	r2, r3, #1
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	629a      	str	r2, [r3, #40]	@ 0x28
 8001e8c:	e005      	b.n	8001e9a <HAL_ADC_Stop_DMA+0x86>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e92:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
  /* Return function status */
  return tmp_hal_status;
 8001ea2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	3710      	adds	r7, #16
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bd80      	pop	{r7, pc}

08001eac <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b084      	sub	sp, #16
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	685b      	ldr	r3, [r3, #4]
 8001ec2:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 8001ec4:	68bb      	ldr	r3, [r7, #8]
 8001ec6:	f003 0320 	and.w	r3, r3, #32
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d03e      	beq.n	8001f4c <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	f003 0302 	and.w	r3, r3, #2
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d039      	beq.n	8001f4c <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001edc:	f003 0310 	and.w	r3, r3, #16
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d105      	bne.n	8001ef0 <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ee8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	689b      	ldr	r3, [r3, #8]
 8001ef6:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001efa:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001efe:	d11d      	bne.n	8001f3c <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d119      	bne.n	8001f3c <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	685a      	ldr	r2, [r3, #4]
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f022 0220 	bic.w	r2, r2, #32
 8001f16:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f1c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	629a      	str	r2, [r3, #40]	@ 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f28:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d105      	bne.n	8001f3c <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f34:	f043 0201 	orr.w	r2, r3, #1
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8001f3c:	6878      	ldr	r0, [r7, #4]
 8001f3e:	f7fe ff1f 	bl	8000d80 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f06f 0212 	mvn.w	r2, #18
 8001f4a:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 8001f4c:	68bb      	ldr	r3, [r7, #8]
 8001f4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d04d      	beq.n	8001ff2 <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	f003 0304 	and.w	r3, r3, #4
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d048      	beq.n	8001ff2 <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f64:	f003 0310 	and.w	r3, r3, #16
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d105      	bne.n	8001f78 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f70:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	629a      	str	r2, [r3, #40]	@ 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	689b      	ldr	r3, [r3, #8]
 8001f7e:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8001f82:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 8001f86:	d012      	beq.n	8001fae <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	685b      	ldr	r3, [r3, #4]
 8001f8e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d125      	bne.n	8001fe2 <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	689b      	ldr	r3, [r3, #8]
 8001f9c:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8001fa0:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001fa4:	d11d      	bne.n	8001fe2 <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d119      	bne.n	8001fe2 <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	685a      	ldr	r2, [r3, #4]
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001fbc:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fc2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	629a      	str	r2, [r3, #40]	@ 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d105      	bne.n	8001fe2 <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fda:	f043 0201 	orr.w	r2, r3, #1
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001fe2:	6878      	ldr	r0, [r7, #4]
 8001fe4:	f000 fa35 	bl	8002452 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f06f 020c 	mvn.w	r2, #12
 8001ff0:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 8001ff2:	68bb      	ldr	r3, [r7, #8]
 8001ff4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d012      	beq.n	8002022 <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	f003 0301 	and.w	r3, r3, #1
 8002002:	2b00      	cmp	r3, #0
 8002004:	d00d      	beq.n	8002022 <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800200a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002012:	6878      	ldr	r0, [r7, #4]
 8002014:	f000 f812 	bl	800203c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	f06f 0201 	mvn.w	r2, #1
 8002020:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8002022:	bf00      	nop
 8002024:	3710      	adds	r7, #16
 8002026:	46bd      	mov	sp, r7
 8002028:	bd80      	pop	{r7, pc}

0800202a <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800202a:	b480      	push	{r7}
 800202c:	b083      	sub	sp, #12
 800202e:	af00      	add	r7, sp, #0
 8002030:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002032:	bf00      	nop
 8002034:	370c      	adds	r7, #12
 8002036:	46bd      	mov	sp, r7
 8002038:	bc80      	pop	{r7}
 800203a:	4770      	bx	lr

0800203c <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 800203c:	b480      	push	{r7}
 800203e:	b083      	sub	sp, #12
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8002044:	bf00      	nop
 8002046:	370c      	adds	r7, #12
 8002048:	46bd      	mov	sp, r7
 800204a:	bc80      	pop	{r7}
 800204c:	4770      	bx	lr

0800204e <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800204e:	b480      	push	{r7}
 8002050:	b083      	sub	sp, #12
 8002052:	af00      	add	r7, sp, #0
 8002054:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002056:	bf00      	nop
 8002058:	370c      	adds	r7, #12
 800205a:	46bd      	mov	sp, r7
 800205c:	bc80      	pop	{r7}
 800205e:	4770      	bx	lr

08002060 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002060:	b480      	push	{r7}
 8002062:	b085      	sub	sp, #20
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
 8002068:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800206a:	2300      	movs	r3, #0
 800206c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800206e:	2300      	movs	r3, #0
 8002070:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002078:	2b01      	cmp	r3, #1
 800207a:	d101      	bne.n	8002080 <HAL_ADC_ConfigChannel+0x20>
 800207c:	2302      	movs	r3, #2
 800207e:	e0dc      	b.n	800223a <HAL_ADC_ConfigChannel+0x1da>
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	2201      	movs	r2, #1
 8002084:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	685b      	ldr	r3, [r3, #4]
 800208c:	2b06      	cmp	r3, #6
 800208e:	d81c      	bhi.n	80020ca <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002096:	683b      	ldr	r3, [r7, #0]
 8002098:	685a      	ldr	r2, [r3, #4]
 800209a:	4613      	mov	r3, r2
 800209c:	009b      	lsls	r3, r3, #2
 800209e:	4413      	add	r3, r2
 80020a0:	3b05      	subs	r3, #5
 80020a2:	221f      	movs	r2, #31
 80020a4:	fa02 f303 	lsl.w	r3, r2, r3
 80020a8:	43db      	mvns	r3, r3
 80020aa:	4019      	ands	r1, r3
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	6818      	ldr	r0, [r3, #0]
 80020b0:	683b      	ldr	r3, [r7, #0]
 80020b2:	685a      	ldr	r2, [r3, #4]
 80020b4:	4613      	mov	r3, r2
 80020b6:	009b      	lsls	r3, r3, #2
 80020b8:	4413      	add	r3, r2
 80020ba:	3b05      	subs	r3, #5
 80020bc:	fa00 f203 	lsl.w	r2, r0, r3
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	430a      	orrs	r2, r1
 80020c6:	635a      	str	r2, [r3, #52]	@ 0x34
 80020c8:	e03c      	b.n	8002144 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	685b      	ldr	r3, [r3, #4]
 80020ce:	2b0c      	cmp	r3, #12
 80020d0:	d81c      	bhi.n	800210c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80020d8:	683b      	ldr	r3, [r7, #0]
 80020da:	685a      	ldr	r2, [r3, #4]
 80020dc:	4613      	mov	r3, r2
 80020de:	009b      	lsls	r3, r3, #2
 80020e0:	4413      	add	r3, r2
 80020e2:	3b23      	subs	r3, #35	@ 0x23
 80020e4:	221f      	movs	r2, #31
 80020e6:	fa02 f303 	lsl.w	r3, r2, r3
 80020ea:	43db      	mvns	r3, r3
 80020ec:	4019      	ands	r1, r3
 80020ee:	683b      	ldr	r3, [r7, #0]
 80020f0:	6818      	ldr	r0, [r3, #0]
 80020f2:	683b      	ldr	r3, [r7, #0]
 80020f4:	685a      	ldr	r2, [r3, #4]
 80020f6:	4613      	mov	r3, r2
 80020f8:	009b      	lsls	r3, r3, #2
 80020fa:	4413      	add	r3, r2
 80020fc:	3b23      	subs	r3, #35	@ 0x23
 80020fe:	fa00 f203 	lsl.w	r2, r0, r3
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	430a      	orrs	r2, r1
 8002108:	631a      	str	r2, [r3, #48]	@ 0x30
 800210a:	e01b      	b.n	8002144 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002112:	683b      	ldr	r3, [r7, #0]
 8002114:	685a      	ldr	r2, [r3, #4]
 8002116:	4613      	mov	r3, r2
 8002118:	009b      	lsls	r3, r3, #2
 800211a:	4413      	add	r3, r2
 800211c:	3b41      	subs	r3, #65	@ 0x41
 800211e:	221f      	movs	r2, #31
 8002120:	fa02 f303 	lsl.w	r3, r2, r3
 8002124:	43db      	mvns	r3, r3
 8002126:	4019      	ands	r1, r3
 8002128:	683b      	ldr	r3, [r7, #0]
 800212a:	6818      	ldr	r0, [r3, #0]
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	685a      	ldr	r2, [r3, #4]
 8002130:	4613      	mov	r3, r2
 8002132:	009b      	lsls	r3, r3, #2
 8002134:	4413      	add	r3, r2
 8002136:	3b41      	subs	r3, #65	@ 0x41
 8002138:	fa00 f203 	lsl.w	r2, r0, r3
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	430a      	orrs	r2, r1
 8002142:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	2b09      	cmp	r3, #9
 800214a:	d91c      	bls.n	8002186 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	68d9      	ldr	r1, [r3, #12]
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	681a      	ldr	r2, [r3, #0]
 8002156:	4613      	mov	r3, r2
 8002158:	005b      	lsls	r3, r3, #1
 800215a:	4413      	add	r3, r2
 800215c:	3b1e      	subs	r3, #30
 800215e:	2207      	movs	r2, #7
 8002160:	fa02 f303 	lsl.w	r3, r2, r3
 8002164:	43db      	mvns	r3, r3
 8002166:	4019      	ands	r1, r3
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	6898      	ldr	r0, [r3, #8]
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	681a      	ldr	r2, [r3, #0]
 8002170:	4613      	mov	r3, r2
 8002172:	005b      	lsls	r3, r3, #1
 8002174:	4413      	add	r3, r2
 8002176:	3b1e      	subs	r3, #30
 8002178:	fa00 f203 	lsl.w	r2, r0, r3
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	430a      	orrs	r2, r1
 8002182:	60da      	str	r2, [r3, #12]
 8002184:	e019      	b.n	80021ba <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	6919      	ldr	r1, [r3, #16]
 800218c:	683b      	ldr	r3, [r7, #0]
 800218e:	681a      	ldr	r2, [r3, #0]
 8002190:	4613      	mov	r3, r2
 8002192:	005b      	lsls	r3, r3, #1
 8002194:	4413      	add	r3, r2
 8002196:	2207      	movs	r2, #7
 8002198:	fa02 f303 	lsl.w	r3, r2, r3
 800219c:	43db      	mvns	r3, r3
 800219e:	4019      	ands	r1, r3
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	6898      	ldr	r0, [r3, #8]
 80021a4:	683b      	ldr	r3, [r7, #0]
 80021a6:	681a      	ldr	r2, [r3, #0]
 80021a8:	4613      	mov	r3, r2
 80021aa:	005b      	lsls	r3, r3, #1
 80021ac:	4413      	add	r3, r2
 80021ae:	fa00 f203 	lsl.w	r2, r0, r3
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	430a      	orrs	r2, r1
 80021b8:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	2b10      	cmp	r3, #16
 80021c0:	d003      	beq.n	80021ca <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80021c6:	2b11      	cmp	r3, #17
 80021c8:	d132      	bne.n	8002230 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	4a1d      	ldr	r2, [pc, #116]	@ (8002244 <HAL_ADC_ConfigChannel+0x1e4>)
 80021d0:	4293      	cmp	r3, r2
 80021d2:	d125      	bne.n	8002220 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	689b      	ldr	r3, [r3, #8]
 80021da:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d126      	bne.n	8002230 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	689a      	ldr	r2, [r3, #8]
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 80021f0:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	2b10      	cmp	r3, #16
 80021f8:	d11a      	bne.n	8002230 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80021fa:	4b13      	ldr	r3, [pc, #76]	@ (8002248 <HAL_ADC_ConfigChannel+0x1e8>)
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	4a13      	ldr	r2, [pc, #76]	@ (800224c <HAL_ADC_ConfigChannel+0x1ec>)
 8002200:	fba2 2303 	umull	r2, r3, r2, r3
 8002204:	0c9a      	lsrs	r2, r3, #18
 8002206:	4613      	mov	r3, r2
 8002208:	009b      	lsls	r3, r3, #2
 800220a:	4413      	add	r3, r2
 800220c:	005b      	lsls	r3, r3, #1
 800220e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002210:	e002      	b.n	8002218 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002212:	68bb      	ldr	r3, [r7, #8]
 8002214:	3b01      	subs	r3, #1
 8002216:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002218:	68bb      	ldr	r3, [r7, #8]
 800221a:	2b00      	cmp	r3, #0
 800221c:	d1f9      	bne.n	8002212 <HAL_ADC_ConfigChannel+0x1b2>
 800221e:	e007      	b.n	8002230 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002224:	f043 0220 	orr.w	r2, r3, #32
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 800222c:	2301      	movs	r3, #1
 800222e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	2200      	movs	r2, #0
 8002234:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002238:	7bfb      	ldrb	r3, [r7, #15]
}
 800223a:	4618      	mov	r0, r3
 800223c:	3714      	adds	r7, #20
 800223e:	46bd      	mov	sp, r7
 8002240:	bc80      	pop	{r7}
 8002242:	4770      	bx	lr
 8002244:	40012400 	.word	0x40012400
 8002248:	20000000 	.word	0x20000000
 800224c:	431bde83 	.word	0x431bde83

08002250 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b084      	sub	sp, #16
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002258:	2300      	movs	r3, #0
 800225a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 800225c:	2300      	movs	r3, #0
 800225e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	689b      	ldr	r3, [r3, #8]
 8002266:	f003 0301 	and.w	r3, r3, #1
 800226a:	2b01      	cmp	r3, #1
 800226c:	d040      	beq.n	80022f0 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	689a      	ldr	r2, [r3, #8]
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f042 0201 	orr.w	r2, r2, #1
 800227c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800227e:	4b1f      	ldr	r3, [pc, #124]	@ (80022fc <ADC_Enable+0xac>)
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	4a1f      	ldr	r2, [pc, #124]	@ (8002300 <ADC_Enable+0xb0>)
 8002284:	fba2 2303 	umull	r2, r3, r2, r3
 8002288:	0c9b      	lsrs	r3, r3, #18
 800228a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800228c:	e002      	b.n	8002294 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800228e:	68bb      	ldr	r3, [r7, #8]
 8002290:	3b01      	subs	r3, #1
 8002292:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002294:	68bb      	ldr	r3, [r7, #8]
 8002296:	2b00      	cmp	r3, #0
 8002298:	d1f9      	bne.n	800228e <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800229a:	f7ff fbfb 	bl	8001a94 <HAL_GetTick>
 800229e:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80022a0:	e01f      	b.n	80022e2 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80022a2:	f7ff fbf7 	bl	8001a94 <HAL_GetTick>
 80022a6:	4602      	mov	r2, r0
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	1ad3      	subs	r3, r2, r3
 80022ac:	2b02      	cmp	r3, #2
 80022ae:	d918      	bls.n	80022e2 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	689b      	ldr	r3, [r3, #8]
 80022b6:	f003 0301 	and.w	r3, r3, #1
 80022ba:	2b01      	cmp	r3, #1
 80022bc:	d011      	beq.n	80022e2 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022c2:	f043 0210 	orr.w	r2, r3, #16
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022ce:	f043 0201 	orr.w	r2, r3, #1
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	2200      	movs	r2, #0
 80022da:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 80022de:	2301      	movs	r3, #1
 80022e0:	e007      	b.n	80022f2 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	689b      	ldr	r3, [r3, #8]
 80022e8:	f003 0301 	and.w	r3, r3, #1
 80022ec:	2b01      	cmp	r3, #1
 80022ee:	d1d8      	bne.n	80022a2 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80022f0:	2300      	movs	r3, #0
}
 80022f2:	4618      	mov	r0, r3
 80022f4:	3710      	adds	r7, #16
 80022f6:	46bd      	mov	sp, r7
 80022f8:	bd80      	pop	{r7, pc}
 80022fa:	bf00      	nop
 80022fc:	20000000 	.word	0x20000000
 8002300:	431bde83 	.word	0x431bde83

08002304 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b084      	sub	sp, #16
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800230c:	2300      	movs	r3, #0
 800230e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	689b      	ldr	r3, [r3, #8]
 8002316:	f003 0301 	and.w	r3, r3, #1
 800231a:	2b01      	cmp	r3, #1
 800231c:	d12e      	bne.n	800237c <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	689a      	ldr	r2, [r3, #8]
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f022 0201 	bic.w	r2, r2, #1
 800232c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800232e:	f7ff fbb1 	bl	8001a94 <HAL_GetTick>
 8002332:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002334:	e01b      	b.n	800236e <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002336:	f7ff fbad 	bl	8001a94 <HAL_GetTick>
 800233a:	4602      	mov	r2, r0
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	1ad3      	subs	r3, r2, r3
 8002340:	2b02      	cmp	r3, #2
 8002342:	d914      	bls.n	800236e <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	689b      	ldr	r3, [r3, #8]
 800234a:	f003 0301 	and.w	r3, r3, #1
 800234e:	2b01      	cmp	r3, #1
 8002350:	d10d      	bne.n	800236e <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002356:	f043 0210 	orr.w	r2, r3, #16
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002362:	f043 0201 	orr.w	r2, r3, #1
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 800236a:	2301      	movs	r3, #1
 800236c:	e007      	b.n	800237e <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	689b      	ldr	r3, [r3, #8]
 8002374:	f003 0301 	and.w	r3, r3, #1
 8002378:	2b01      	cmp	r3, #1
 800237a:	d0dc      	beq.n	8002336 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800237c:	2300      	movs	r3, #0
}
 800237e:	4618      	mov	r0, r3
 8002380:	3710      	adds	r7, #16
 8002382:	46bd      	mov	sp, r7
 8002384:	bd80      	pop	{r7, pc}

08002386 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002386:	b580      	push	{r7, lr}
 8002388:	b084      	sub	sp, #16
 800238a:	af00      	add	r7, sp, #0
 800238c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002392:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002398:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800239c:	2b00      	cmp	r3, #0
 800239e:	d127      	bne.n	80023f0 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023a4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	689b      	ldr	r3, [r3, #8]
 80023b2:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80023b6:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80023ba:	d115      	bne.n	80023e8 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d111      	bne.n	80023e8 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023c8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	629a      	str	r2, [r3, #40]	@ 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023d4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d105      	bne.n	80023e8 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023e0:	f043 0201 	orr.w	r2, r3, #1
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80023e8:	68f8      	ldr	r0, [r7, #12]
 80023ea:	f7fe fcc9 	bl	8000d80 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 80023ee:	e004      	b.n	80023fa <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	6a1b      	ldr	r3, [r3, #32]
 80023f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023f6:	6878      	ldr	r0, [r7, #4]
 80023f8:	4798      	blx	r3
}
 80023fa:	bf00      	nop
 80023fc:	3710      	adds	r7, #16
 80023fe:	46bd      	mov	sp, r7
 8002400:	bd80      	pop	{r7, pc}

08002402 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002402:	b580      	push	{r7, lr}
 8002404:	b084      	sub	sp, #16
 8002406:	af00      	add	r7, sp, #0
 8002408:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800240e:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002410:	68f8      	ldr	r0, [r7, #12]
 8002412:	f7ff fe0a 	bl	800202a <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002416:	bf00      	nop
 8002418:	3710      	adds	r7, #16
 800241a:	46bd      	mov	sp, r7
 800241c:	bd80      	pop	{r7, pc}

0800241e <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800241e:	b580      	push	{r7, lr}
 8002420:	b084      	sub	sp, #16
 8002422:	af00      	add	r7, sp, #0
 8002424:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800242a:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002430:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800243c:	f043 0204 	orr.w	r2, r3, #4
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002444:	68f8      	ldr	r0, [r7, #12]
 8002446:	f7ff fe02 	bl	800204e <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800244a:	bf00      	nop
 800244c:	3710      	adds	r7, #16
 800244e:	46bd      	mov	sp, r7
 8002450:	bd80      	pop	{r7, pc}

08002452 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002452:	b480      	push	{r7}
 8002454:	b083      	sub	sp, #12
 8002456:	af00      	add	r7, sp, #0
 8002458:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 800245a:	bf00      	nop
 800245c:	370c      	adds	r7, #12
 800245e:	46bd      	mov	sp, r7
 8002460:	bc80      	pop	{r7}
 8002462:	4770      	bx	lr

08002464 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b084      	sub	sp, #16
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	2b00      	cmp	r3, #0
 8002470:	d101      	bne.n	8002476 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002472:	2301      	movs	r3, #1
 8002474:	e0ed      	b.n	8002652 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	f893 3020 	ldrb.w	r3, [r3, #32]
 800247c:	b2db      	uxtb	r3, r3
 800247e:	2b00      	cmp	r3, #0
 8002480:	d102      	bne.n	8002488 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002482:	6878      	ldr	r0, [r7, #4]
 8002484:	f7ff f87e 	bl	8001584 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	681a      	ldr	r2, [r3, #0]
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f042 0201 	orr.w	r2, r2, #1
 8002496:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002498:	f7ff fafc 	bl	8001a94 <HAL_GetTick>
 800249c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800249e:	e012      	b.n	80024c6 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80024a0:	f7ff faf8 	bl	8001a94 <HAL_GetTick>
 80024a4:	4602      	mov	r2, r0
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	1ad3      	subs	r3, r2, r3
 80024aa:	2b0a      	cmp	r3, #10
 80024ac:	d90b      	bls.n	80024c6 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024b2:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	2205      	movs	r2, #5
 80024be:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80024c2:	2301      	movs	r3, #1
 80024c4:	e0c5      	b.n	8002652 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	685b      	ldr	r3, [r3, #4]
 80024cc:	f003 0301 	and.w	r3, r3, #1
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d0e5      	beq.n	80024a0 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	681a      	ldr	r2, [r3, #0]
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f022 0202 	bic.w	r2, r2, #2
 80024e2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80024e4:	f7ff fad6 	bl	8001a94 <HAL_GetTick>
 80024e8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80024ea:	e012      	b.n	8002512 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80024ec:	f7ff fad2 	bl	8001a94 <HAL_GetTick>
 80024f0:	4602      	mov	r2, r0
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	1ad3      	subs	r3, r2, r3
 80024f6:	2b0a      	cmp	r3, #10
 80024f8:	d90b      	bls.n	8002512 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024fe:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	2205      	movs	r2, #5
 800250a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800250e:	2301      	movs	r3, #1
 8002510:	e09f      	b.n	8002652 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	685b      	ldr	r3, [r3, #4]
 8002518:	f003 0302 	and.w	r3, r3, #2
 800251c:	2b00      	cmp	r3, #0
 800251e:	d1e5      	bne.n	80024ec <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	7e1b      	ldrb	r3, [r3, #24]
 8002524:	2b01      	cmp	r3, #1
 8002526:	d108      	bne.n	800253a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	681a      	ldr	r2, [r3, #0]
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002536:	601a      	str	r2, [r3, #0]
 8002538:	e007      	b.n	800254a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	681a      	ldr	r2, [r3, #0]
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002548:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	7e5b      	ldrb	r3, [r3, #25]
 800254e:	2b01      	cmp	r3, #1
 8002550:	d108      	bne.n	8002564 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	681a      	ldr	r2, [r3, #0]
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002560:	601a      	str	r2, [r3, #0]
 8002562:	e007      	b.n	8002574 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	681a      	ldr	r2, [r3, #0]
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002572:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	7e9b      	ldrb	r3, [r3, #26]
 8002578:	2b01      	cmp	r3, #1
 800257a:	d108      	bne.n	800258e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	681a      	ldr	r2, [r3, #0]
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f042 0220 	orr.w	r2, r2, #32
 800258a:	601a      	str	r2, [r3, #0]
 800258c:	e007      	b.n	800259e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	681a      	ldr	r2, [r3, #0]
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f022 0220 	bic.w	r2, r2, #32
 800259c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	7edb      	ldrb	r3, [r3, #27]
 80025a2:	2b01      	cmp	r3, #1
 80025a4:	d108      	bne.n	80025b8 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	681a      	ldr	r2, [r3, #0]
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f022 0210 	bic.w	r2, r2, #16
 80025b4:	601a      	str	r2, [r3, #0]
 80025b6:	e007      	b.n	80025c8 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	681a      	ldr	r2, [r3, #0]
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f042 0210 	orr.w	r2, r2, #16
 80025c6:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	7f1b      	ldrb	r3, [r3, #28]
 80025cc:	2b01      	cmp	r3, #1
 80025ce:	d108      	bne.n	80025e2 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	681a      	ldr	r2, [r3, #0]
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f042 0208 	orr.w	r2, r2, #8
 80025de:	601a      	str	r2, [r3, #0]
 80025e0:	e007      	b.n	80025f2 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	681a      	ldr	r2, [r3, #0]
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f022 0208 	bic.w	r2, r2, #8
 80025f0:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	7f5b      	ldrb	r3, [r3, #29]
 80025f6:	2b01      	cmp	r3, #1
 80025f8:	d108      	bne.n	800260c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	681a      	ldr	r2, [r3, #0]
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f042 0204 	orr.w	r2, r2, #4
 8002608:	601a      	str	r2, [r3, #0]
 800260a:	e007      	b.n	800261c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	681a      	ldr	r2, [r3, #0]
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f022 0204 	bic.w	r2, r2, #4
 800261a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	689a      	ldr	r2, [r3, #8]
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	68db      	ldr	r3, [r3, #12]
 8002624:	431a      	orrs	r2, r3
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	691b      	ldr	r3, [r3, #16]
 800262a:	431a      	orrs	r2, r3
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	695b      	ldr	r3, [r3, #20]
 8002630:	ea42 0103 	orr.w	r1, r2, r3
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	1e5a      	subs	r2, r3, #1
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	430a      	orrs	r2, r1
 8002640:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	2200      	movs	r2, #0
 8002646:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	2201      	movs	r2, #1
 800264c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002650:	2300      	movs	r3, #0
}
 8002652:	4618      	mov	r0, r3
 8002654:	3710      	adds	r7, #16
 8002656:	46bd      	mov	sp, r7
 8002658:	bd80      	pop	{r7, pc}
	...

0800265c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800265c:	b480      	push	{r7}
 800265e:	b085      	sub	sp, #20
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	f003 0307 	and.w	r3, r3, #7
 800266a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800266c:	4b0c      	ldr	r3, [pc, #48]	@ (80026a0 <__NVIC_SetPriorityGrouping+0x44>)
 800266e:	68db      	ldr	r3, [r3, #12]
 8002670:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002672:	68ba      	ldr	r2, [r7, #8]
 8002674:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002678:	4013      	ands	r3, r2
 800267a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002680:	68bb      	ldr	r3, [r7, #8]
 8002682:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002684:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002688:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800268c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800268e:	4a04      	ldr	r2, [pc, #16]	@ (80026a0 <__NVIC_SetPriorityGrouping+0x44>)
 8002690:	68bb      	ldr	r3, [r7, #8]
 8002692:	60d3      	str	r3, [r2, #12]
}
 8002694:	bf00      	nop
 8002696:	3714      	adds	r7, #20
 8002698:	46bd      	mov	sp, r7
 800269a:	bc80      	pop	{r7}
 800269c:	4770      	bx	lr
 800269e:	bf00      	nop
 80026a0:	e000ed00 	.word	0xe000ed00

080026a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80026a4:	b480      	push	{r7}
 80026a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80026a8:	4b04      	ldr	r3, [pc, #16]	@ (80026bc <__NVIC_GetPriorityGrouping+0x18>)
 80026aa:	68db      	ldr	r3, [r3, #12]
 80026ac:	0a1b      	lsrs	r3, r3, #8
 80026ae:	f003 0307 	and.w	r3, r3, #7
}
 80026b2:	4618      	mov	r0, r3
 80026b4:	46bd      	mov	sp, r7
 80026b6:	bc80      	pop	{r7}
 80026b8:	4770      	bx	lr
 80026ba:	bf00      	nop
 80026bc:	e000ed00 	.word	0xe000ed00

080026c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026c0:	b480      	push	{r7}
 80026c2:	b083      	sub	sp, #12
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	4603      	mov	r3, r0
 80026c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	db0b      	blt.n	80026ea <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80026d2:	79fb      	ldrb	r3, [r7, #7]
 80026d4:	f003 021f 	and.w	r2, r3, #31
 80026d8:	4906      	ldr	r1, [pc, #24]	@ (80026f4 <__NVIC_EnableIRQ+0x34>)
 80026da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026de:	095b      	lsrs	r3, r3, #5
 80026e0:	2001      	movs	r0, #1
 80026e2:	fa00 f202 	lsl.w	r2, r0, r2
 80026e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80026ea:	bf00      	nop
 80026ec:	370c      	adds	r7, #12
 80026ee:	46bd      	mov	sp, r7
 80026f0:	bc80      	pop	{r7}
 80026f2:	4770      	bx	lr
 80026f4:	e000e100 	.word	0xe000e100

080026f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80026f8:	b480      	push	{r7}
 80026fa:	b083      	sub	sp, #12
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	4603      	mov	r3, r0
 8002700:	6039      	str	r1, [r7, #0]
 8002702:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002704:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002708:	2b00      	cmp	r3, #0
 800270a:	db0a      	blt.n	8002722 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	b2da      	uxtb	r2, r3
 8002710:	490c      	ldr	r1, [pc, #48]	@ (8002744 <__NVIC_SetPriority+0x4c>)
 8002712:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002716:	0112      	lsls	r2, r2, #4
 8002718:	b2d2      	uxtb	r2, r2
 800271a:	440b      	add	r3, r1
 800271c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002720:	e00a      	b.n	8002738 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	b2da      	uxtb	r2, r3
 8002726:	4908      	ldr	r1, [pc, #32]	@ (8002748 <__NVIC_SetPriority+0x50>)
 8002728:	79fb      	ldrb	r3, [r7, #7]
 800272a:	f003 030f 	and.w	r3, r3, #15
 800272e:	3b04      	subs	r3, #4
 8002730:	0112      	lsls	r2, r2, #4
 8002732:	b2d2      	uxtb	r2, r2
 8002734:	440b      	add	r3, r1
 8002736:	761a      	strb	r2, [r3, #24]
}
 8002738:	bf00      	nop
 800273a:	370c      	adds	r7, #12
 800273c:	46bd      	mov	sp, r7
 800273e:	bc80      	pop	{r7}
 8002740:	4770      	bx	lr
 8002742:	bf00      	nop
 8002744:	e000e100 	.word	0xe000e100
 8002748:	e000ed00 	.word	0xe000ed00

0800274c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800274c:	b480      	push	{r7}
 800274e:	b089      	sub	sp, #36	@ 0x24
 8002750:	af00      	add	r7, sp, #0
 8002752:	60f8      	str	r0, [r7, #12]
 8002754:	60b9      	str	r1, [r7, #8]
 8002756:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	f003 0307 	and.w	r3, r3, #7
 800275e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002760:	69fb      	ldr	r3, [r7, #28]
 8002762:	f1c3 0307 	rsb	r3, r3, #7
 8002766:	2b04      	cmp	r3, #4
 8002768:	bf28      	it	cs
 800276a:	2304      	movcs	r3, #4
 800276c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800276e:	69fb      	ldr	r3, [r7, #28]
 8002770:	3304      	adds	r3, #4
 8002772:	2b06      	cmp	r3, #6
 8002774:	d902      	bls.n	800277c <NVIC_EncodePriority+0x30>
 8002776:	69fb      	ldr	r3, [r7, #28]
 8002778:	3b03      	subs	r3, #3
 800277a:	e000      	b.n	800277e <NVIC_EncodePriority+0x32>
 800277c:	2300      	movs	r3, #0
 800277e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002780:	f04f 32ff 	mov.w	r2, #4294967295
 8002784:	69bb      	ldr	r3, [r7, #24]
 8002786:	fa02 f303 	lsl.w	r3, r2, r3
 800278a:	43da      	mvns	r2, r3
 800278c:	68bb      	ldr	r3, [r7, #8]
 800278e:	401a      	ands	r2, r3
 8002790:	697b      	ldr	r3, [r7, #20]
 8002792:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002794:	f04f 31ff 	mov.w	r1, #4294967295
 8002798:	697b      	ldr	r3, [r7, #20]
 800279a:	fa01 f303 	lsl.w	r3, r1, r3
 800279e:	43d9      	mvns	r1, r3
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027a4:	4313      	orrs	r3, r2
         );
}
 80027a6:	4618      	mov	r0, r3
 80027a8:	3724      	adds	r7, #36	@ 0x24
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bc80      	pop	{r7}
 80027ae:	4770      	bx	lr

080027b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b082      	sub	sp, #8
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	3b01      	subs	r3, #1
 80027bc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80027c0:	d301      	bcc.n	80027c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80027c2:	2301      	movs	r3, #1
 80027c4:	e00f      	b.n	80027e6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80027c6:	4a0a      	ldr	r2, [pc, #40]	@ (80027f0 <SysTick_Config+0x40>)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	3b01      	subs	r3, #1
 80027cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80027ce:	210f      	movs	r1, #15
 80027d0:	f04f 30ff 	mov.w	r0, #4294967295
 80027d4:	f7ff ff90 	bl	80026f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80027d8:	4b05      	ldr	r3, [pc, #20]	@ (80027f0 <SysTick_Config+0x40>)
 80027da:	2200      	movs	r2, #0
 80027dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80027de:	4b04      	ldr	r3, [pc, #16]	@ (80027f0 <SysTick_Config+0x40>)
 80027e0:	2207      	movs	r2, #7
 80027e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80027e4:	2300      	movs	r3, #0
}
 80027e6:	4618      	mov	r0, r3
 80027e8:	3708      	adds	r7, #8
 80027ea:	46bd      	mov	sp, r7
 80027ec:	bd80      	pop	{r7, pc}
 80027ee:	bf00      	nop
 80027f0:	e000e010 	.word	0xe000e010

080027f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b082      	sub	sp, #8
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80027fc:	6878      	ldr	r0, [r7, #4]
 80027fe:	f7ff ff2d 	bl	800265c <__NVIC_SetPriorityGrouping>
}
 8002802:	bf00      	nop
 8002804:	3708      	adds	r7, #8
 8002806:	46bd      	mov	sp, r7
 8002808:	bd80      	pop	{r7, pc}

0800280a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800280a:	b580      	push	{r7, lr}
 800280c:	b086      	sub	sp, #24
 800280e:	af00      	add	r7, sp, #0
 8002810:	4603      	mov	r3, r0
 8002812:	60b9      	str	r1, [r7, #8]
 8002814:	607a      	str	r2, [r7, #4]
 8002816:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002818:	2300      	movs	r3, #0
 800281a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800281c:	f7ff ff42 	bl	80026a4 <__NVIC_GetPriorityGrouping>
 8002820:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002822:	687a      	ldr	r2, [r7, #4]
 8002824:	68b9      	ldr	r1, [r7, #8]
 8002826:	6978      	ldr	r0, [r7, #20]
 8002828:	f7ff ff90 	bl	800274c <NVIC_EncodePriority>
 800282c:	4602      	mov	r2, r0
 800282e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002832:	4611      	mov	r1, r2
 8002834:	4618      	mov	r0, r3
 8002836:	f7ff ff5f 	bl	80026f8 <__NVIC_SetPriority>
}
 800283a:	bf00      	nop
 800283c:	3718      	adds	r7, #24
 800283e:	46bd      	mov	sp, r7
 8002840:	bd80      	pop	{r7, pc}

08002842 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002842:	b580      	push	{r7, lr}
 8002844:	b082      	sub	sp, #8
 8002846:	af00      	add	r7, sp, #0
 8002848:	4603      	mov	r3, r0
 800284a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800284c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002850:	4618      	mov	r0, r3
 8002852:	f7ff ff35 	bl	80026c0 <__NVIC_EnableIRQ>
}
 8002856:	bf00      	nop
 8002858:	3708      	adds	r7, #8
 800285a:	46bd      	mov	sp, r7
 800285c:	bd80      	pop	{r7, pc}

0800285e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800285e:	b580      	push	{r7, lr}
 8002860:	b082      	sub	sp, #8
 8002862:	af00      	add	r7, sp, #0
 8002864:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002866:	6878      	ldr	r0, [r7, #4]
 8002868:	f7ff ffa2 	bl	80027b0 <SysTick_Config>
 800286c:	4603      	mov	r3, r0
}
 800286e:	4618      	mov	r0, r3
 8002870:	3708      	adds	r7, #8
 8002872:	46bd      	mov	sp, r7
 8002874:	bd80      	pop	{r7, pc}
	...

08002878 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002878:	b480      	push	{r7}
 800287a:	b085      	sub	sp, #20
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002880:	2300      	movs	r3, #0
 8002882:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	2b00      	cmp	r3, #0
 8002888:	d101      	bne.n	800288e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800288a:	2301      	movs	r3, #1
 800288c:	e043      	b.n	8002916 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	461a      	mov	r2, r3
 8002894:	4b22      	ldr	r3, [pc, #136]	@ (8002920 <HAL_DMA_Init+0xa8>)
 8002896:	4413      	add	r3, r2
 8002898:	4a22      	ldr	r2, [pc, #136]	@ (8002924 <HAL_DMA_Init+0xac>)
 800289a:	fba2 2303 	umull	r2, r3, r2, r3
 800289e:	091b      	lsrs	r3, r3, #4
 80028a0:	009a      	lsls	r2, r3, #2
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	4a1f      	ldr	r2, [pc, #124]	@ (8002928 <HAL_DMA_Init+0xb0>)
 80028aa:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2202      	movs	r2, #2
 80028b0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80028c2:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80028c6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80028d0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	68db      	ldr	r3, [r3, #12]
 80028d6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028dc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	695b      	ldr	r3, [r3, #20]
 80028e2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028e8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	69db      	ldr	r3, [r3, #28]
 80028ee:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80028f0:	68fa      	ldr	r2, [r7, #12]
 80028f2:	4313      	orrs	r3, r2
 80028f4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	68fa      	ldr	r2, [r7, #12]
 80028fc:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	2200      	movs	r2, #0
 8002902:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2201      	movs	r2, #1
 8002908:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	2200      	movs	r2, #0
 8002910:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002914:	2300      	movs	r3, #0
}
 8002916:	4618      	mov	r0, r3
 8002918:	3714      	adds	r7, #20
 800291a:	46bd      	mov	sp, r7
 800291c:	bc80      	pop	{r7}
 800291e:	4770      	bx	lr
 8002920:	bffdfff8 	.word	0xbffdfff8
 8002924:	cccccccd 	.word	0xcccccccd
 8002928:	40020000 	.word	0x40020000

0800292c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	b086      	sub	sp, #24
 8002930:	af00      	add	r7, sp, #0
 8002932:	60f8      	str	r0, [r7, #12]
 8002934:	60b9      	str	r1, [r7, #8]
 8002936:	607a      	str	r2, [r7, #4]
 8002938:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800293a:	2300      	movs	r3, #0
 800293c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002944:	2b01      	cmp	r3, #1
 8002946:	d101      	bne.n	800294c <HAL_DMA_Start_IT+0x20>
 8002948:	2302      	movs	r3, #2
 800294a:	e04b      	b.n	80029e4 <HAL_DMA_Start_IT+0xb8>
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	2201      	movs	r2, #1
 8002950:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800295a:	b2db      	uxtb	r3, r3
 800295c:	2b01      	cmp	r3, #1
 800295e:	d13a      	bne.n	80029d6 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	2202      	movs	r2, #2
 8002964:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	2200      	movs	r2, #0
 800296c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	681a      	ldr	r2, [r3, #0]
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f022 0201 	bic.w	r2, r2, #1
 800297c:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800297e:	683b      	ldr	r3, [r7, #0]
 8002980:	687a      	ldr	r2, [r7, #4]
 8002982:	68b9      	ldr	r1, [r7, #8]
 8002984:	68f8      	ldr	r0, [r7, #12]
 8002986:	f000 f973 	bl	8002c70 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800298e:	2b00      	cmp	r3, #0
 8002990:	d008      	beq.n	80029a4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	681a      	ldr	r2, [r3, #0]
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	f042 020e 	orr.w	r2, r2, #14
 80029a0:	601a      	str	r2, [r3, #0]
 80029a2:	e00f      	b.n	80029c4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	681a      	ldr	r2, [r3, #0]
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f022 0204 	bic.w	r2, r2, #4
 80029b2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	681a      	ldr	r2, [r3, #0]
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f042 020a 	orr.w	r2, r2, #10
 80029c2:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	681a      	ldr	r2, [r3, #0]
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f042 0201 	orr.w	r2, r2, #1
 80029d2:	601a      	str	r2, [r3, #0]
 80029d4:	e005      	b.n	80029e2 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	2200      	movs	r2, #0
 80029da:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80029de:	2302      	movs	r3, #2
 80029e0:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80029e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80029e4:	4618      	mov	r0, r3
 80029e6:	3718      	adds	r7, #24
 80029e8:	46bd      	mov	sp, r7
 80029ea:	bd80      	pop	{r7, pc}

080029ec <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80029ec:	b480      	push	{r7}
 80029ee:	b085      	sub	sp, #20
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80029f4:	2300      	movs	r3, #0
 80029f6:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80029fe:	b2db      	uxtb	r3, r3
 8002a00:	2b02      	cmp	r3, #2
 8002a02:	d008      	beq.n	8002a16 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2204      	movs	r2, #4
 8002a08:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002a12:	2301      	movs	r3, #1
 8002a14:	e020      	b.n	8002a58 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	681a      	ldr	r2, [r3, #0]
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f022 020e 	bic.w	r2, r2, #14
 8002a24:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	681a      	ldr	r2, [r3, #0]
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f022 0201 	bic.w	r2, r2, #1
 8002a34:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a3e:	2101      	movs	r1, #1
 8002a40:	fa01 f202 	lsl.w	r2, r1, r2
 8002a44:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	2201      	movs	r2, #1
 8002a4a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	2200      	movs	r2, #0
 8002a52:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002a56:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a58:	4618      	mov	r0, r3
 8002a5a:	3714      	adds	r7, #20
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	bc80      	pop	{r7}
 8002a60:	4770      	bx	lr
	...

08002a64 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b084      	sub	sp, #16
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a80:	2204      	movs	r2, #4
 8002a82:	409a      	lsls	r2, r3
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	4013      	ands	r3, r2
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d04f      	beq.n	8002b2c <HAL_DMA_IRQHandler+0xc8>
 8002a8c:	68bb      	ldr	r3, [r7, #8]
 8002a8e:	f003 0304 	and.w	r3, r3, #4
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d04a      	beq.n	8002b2c <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f003 0320 	and.w	r3, r3, #32
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d107      	bne.n	8002ab4 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	681a      	ldr	r2, [r3, #0]
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f022 0204 	bic.w	r2, r2, #4
 8002ab2:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	4a66      	ldr	r2, [pc, #408]	@ (8002c54 <HAL_DMA_IRQHandler+0x1f0>)
 8002aba:	4293      	cmp	r3, r2
 8002abc:	d029      	beq.n	8002b12 <HAL_DMA_IRQHandler+0xae>
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	4a65      	ldr	r2, [pc, #404]	@ (8002c58 <HAL_DMA_IRQHandler+0x1f4>)
 8002ac4:	4293      	cmp	r3, r2
 8002ac6:	d022      	beq.n	8002b0e <HAL_DMA_IRQHandler+0xaa>
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	4a63      	ldr	r2, [pc, #396]	@ (8002c5c <HAL_DMA_IRQHandler+0x1f8>)
 8002ace:	4293      	cmp	r3, r2
 8002ad0:	d01a      	beq.n	8002b08 <HAL_DMA_IRQHandler+0xa4>
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	4a62      	ldr	r2, [pc, #392]	@ (8002c60 <HAL_DMA_IRQHandler+0x1fc>)
 8002ad8:	4293      	cmp	r3, r2
 8002ada:	d012      	beq.n	8002b02 <HAL_DMA_IRQHandler+0x9e>
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4a60      	ldr	r2, [pc, #384]	@ (8002c64 <HAL_DMA_IRQHandler+0x200>)
 8002ae2:	4293      	cmp	r3, r2
 8002ae4:	d00a      	beq.n	8002afc <HAL_DMA_IRQHandler+0x98>
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	4a5f      	ldr	r2, [pc, #380]	@ (8002c68 <HAL_DMA_IRQHandler+0x204>)
 8002aec:	4293      	cmp	r3, r2
 8002aee:	d102      	bne.n	8002af6 <HAL_DMA_IRQHandler+0x92>
 8002af0:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002af4:	e00e      	b.n	8002b14 <HAL_DMA_IRQHandler+0xb0>
 8002af6:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8002afa:	e00b      	b.n	8002b14 <HAL_DMA_IRQHandler+0xb0>
 8002afc:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8002b00:	e008      	b.n	8002b14 <HAL_DMA_IRQHandler+0xb0>
 8002b02:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002b06:	e005      	b.n	8002b14 <HAL_DMA_IRQHandler+0xb0>
 8002b08:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002b0c:	e002      	b.n	8002b14 <HAL_DMA_IRQHandler+0xb0>
 8002b0e:	2340      	movs	r3, #64	@ 0x40
 8002b10:	e000      	b.n	8002b14 <HAL_DMA_IRQHandler+0xb0>
 8002b12:	2304      	movs	r3, #4
 8002b14:	4a55      	ldr	r2, [pc, #340]	@ (8002c6c <HAL_DMA_IRQHandler+0x208>)
 8002b16:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	f000 8094 	beq.w	8002c4a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b26:	6878      	ldr	r0, [r7, #4]
 8002b28:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002b2a:	e08e      	b.n	8002c4a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b30:	2202      	movs	r2, #2
 8002b32:	409a      	lsls	r2, r3
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	4013      	ands	r3, r2
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d056      	beq.n	8002bea <HAL_DMA_IRQHandler+0x186>
 8002b3c:	68bb      	ldr	r3, [r7, #8]
 8002b3e:	f003 0302 	and.w	r3, r3, #2
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d051      	beq.n	8002bea <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f003 0320 	and.w	r3, r3, #32
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d10b      	bne.n	8002b6c <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	681a      	ldr	r2, [r3, #0]
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f022 020a 	bic.w	r2, r2, #10
 8002b62:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	2201      	movs	r2, #1
 8002b68:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	4a38      	ldr	r2, [pc, #224]	@ (8002c54 <HAL_DMA_IRQHandler+0x1f0>)
 8002b72:	4293      	cmp	r3, r2
 8002b74:	d029      	beq.n	8002bca <HAL_DMA_IRQHandler+0x166>
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	4a37      	ldr	r2, [pc, #220]	@ (8002c58 <HAL_DMA_IRQHandler+0x1f4>)
 8002b7c:	4293      	cmp	r3, r2
 8002b7e:	d022      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0x162>
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	4a35      	ldr	r2, [pc, #212]	@ (8002c5c <HAL_DMA_IRQHandler+0x1f8>)
 8002b86:	4293      	cmp	r3, r2
 8002b88:	d01a      	beq.n	8002bc0 <HAL_DMA_IRQHandler+0x15c>
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	4a34      	ldr	r2, [pc, #208]	@ (8002c60 <HAL_DMA_IRQHandler+0x1fc>)
 8002b90:	4293      	cmp	r3, r2
 8002b92:	d012      	beq.n	8002bba <HAL_DMA_IRQHandler+0x156>
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	4a32      	ldr	r2, [pc, #200]	@ (8002c64 <HAL_DMA_IRQHandler+0x200>)
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d00a      	beq.n	8002bb4 <HAL_DMA_IRQHandler+0x150>
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	4a31      	ldr	r2, [pc, #196]	@ (8002c68 <HAL_DMA_IRQHandler+0x204>)
 8002ba4:	4293      	cmp	r3, r2
 8002ba6:	d102      	bne.n	8002bae <HAL_DMA_IRQHandler+0x14a>
 8002ba8:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002bac:	e00e      	b.n	8002bcc <HAL_DMA_IRQHandler+0x168>
 8002bae:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002bb2:	e00b      	b.n	8002bcc <HAL_DMA_IRQHandler+0x168>
 8002bb4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002bb8:	e008      	b.n	8002bcc <HAL_DMA_IRQHandler+0x168>
 8002bba:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002bbe:	e005      	b.n	8002bcc <HAL_DMA_IRQHandler+0x168>
 8002bc0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002bc4:	e002      	b.n	8002bcc <HAL_DMA_IRQHandler+0x168>
 8002bc6:	2320      	movs	r3, #32
 8002bc8:	e000      	b.n	8002bcc <HAL_DMA_IRQHandler+0x168>
 8002bca:	2302      	movs	r3, #2
 8002bcc:	4a27      	ldr	r2, [pc, #156]	@ (8002c6c <HAL_DMA_IRQHandler+0x208>)
 8002bce:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d034      	beq.n	8002c4a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002be4:	6878      	ldr	r0, [r7, #4]
 8002be6:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002be8:	e02f      	b.n	8002c4a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bee:	2208      	movs	r2, #8
 8002bf0:	409a      	lsls	r2, r3
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	4013      	ands	r3, r2
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d028      	beq.n	8002c4c <HAL_DMA_IRQHandler+0x1e8>
 8002bfa:	68bb      	ldr	r3, [r7, #8]
 8002bfc:	f003 0308 	and.w	r3, r3, #8
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d023      	beq.n	8002c4c <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	681a      	ldr	r2, [r3, #0]
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f022 020e 	bic.w	r2, r2, #14
 8002c12:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c1c:	2101      	movs	r1, #1
 8002c1e:	fa01 f202 	lsl.w	r2, r1, r2
 8002c22:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	2201      	movs	r2, #1
 8002c28:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	2201      	movs	r2, #1
 8002c2e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	2200      	movs	r2, #0
 8002c36:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d004      	beq.n	8002c4c <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c46:	6878      	ldr	r0, [r7, #4]
 8002c48:	4798      	blx	r3
    }
  }
  return;
 8002c4a:	bf00      	nop
 8002c4c:	bf00      	nop
}
 8002c4e:	3710      	adds	r7, #16
 8002c50:	46bd      	mov	sp, r7
 8002c52:	bd80      	pop	{r7, pc}
 8002c54:	40020008 	.word	0x40020008
 8002c58:	4002001c 	.word	0x4002001c
 8002c5c:	40020030 	.word	0x40020030
 8002c60:	40020044 	.word	0x40020044
 8002c64:	40020058 	.word	0x40020058
 8002c68:	4002006c 	.word	0x4002006c
 8002c6c:	40020000 	.word	0x40020000

08002c70 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002c70:	b480      	push	{r7}
 8002c72:	b085      	sub	sp, #20
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	60f8      	str	r0, [r7, #12]
 8002c78:	60b9      	str	r1, [r7, #8]
 8002c7a:	607a      	str	r2, [r7, #4]
 8002c7c:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c86:	2101      	movs	r1, #1
 8002c88:	fa01 f202 	lsl.w	r2, r1, r2
 8002c8c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	683a      	ldr	r2, [r7, #0]
 8002c94:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	685b      	ldr	r3, [r3, #4]
 8002c9a:	2b10      	cmp	r3, #16
 8002c9c:	d108      	bne.n	8002cb0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	687a      	ldr	r2, [r7, #4]
 8002ca4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	68ba      	ldr	r2, [r7, #8]
 8002cac:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002cae:	e007      	b.n	8002cc0 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	68ba      	ldr	r2, [r7, #8]
 8002cb6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	687a      	ldr	r2, [r7, #4]
 8002cbe:	60da      	str	r2, [r3, #12]
}
 8002cc0:	bf00      	nop
 8002cc2:	3714      	adds	r7, #20
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	bc80      	pop	{r7}
 8002cc8:	4770      	bx	lr
	...

08002ccc <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8002ccc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002cce:	b087      	sub	sp, #28
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	60f8      	str	r0, [r7, #12]
 8002cd4:	60b9      	str	r1, [r7, #8]
 8002cd6:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002cda:	2301      	movs	r3, #1
 8002cdc:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 8002cde:	2300      	movs	r3, #0
 8002ce0:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002ce6:	4b2f      	ldr	r3, [pc, #188]	@ (8002da4 <HAL_FLASH_Program+0xd8>)
 8002ce8:	7e1b      	ldrb	r3, [r3, #24]
 8002cea:	2b01      	cmp	r3, #1
 8002cec:	d101      	bne.n	8002cf2 <HAL_FLASH_Program+0x26>
 8002cee:	2302      	movs	r3, #2
 8002cf0:	e054      	b.n	8002d9c <HAL_FLASH_Program+0xd0>
 8002cf2:	4b2c      	ldr	r3, [pc, #176]	@ (8002da4 <HAL_FLASH_Program+0xd8>)
 8002cf4:	2201      	movs	r2, #1
 8002cf6:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002cf8:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002cfc:	f000 f8a8 	bl	8002e50 <FLASH_WaitForLastOperation>
 8002d00:	4603      	mov	r3, r0
 8002d02:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8002d04:	7dfb      	ldrb	r3, [r7, #23]
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d144      	bne.n	8002d94 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	2b01      	cmp	r3, #1
 8002d0e:	d102      	bne.n	8002d16 <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8002d10:	2301      	movs	r3, #1
 8002d12:	757b      	strb	r3, [r7, #21]
 8002d14:	e007      	b.n	8002d26 <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	2b02      	cmp	r3, #2
 8002d1a:	d102      	bne.n	8002d22 <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8002d1c:	2302      	movs	r3, #2
 8002d1e:	757b      	strb	r3, [r7, #21]
 8002d20:	e001      	b.n	8002d26 <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 8002d22:	2304      	movs	r3, #4
 8002d24:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 8002d26:	2300      	movs	r3, #0
 8002d28:	75bb      	strb	r3, [r7, #22]
 8002d2a:	e02d      	b.n	8002d88 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8002d2c:	7dbb      	ldrb	r3, [r7, #22]
 8002d2e:	005a      	lsls	r2, r3, #1
 8002d30:	68bb      	ldr	r3, [r7, #8]
 8002d32:	eb02 0c03 	add.w	ip, r2, r3
 8002d36:	7dbb      	ldrb	r3, [r7, #22]
 8002d38:	0119      	lsls	r1, r3, #4
 8002d3a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002d3e:	f1c1 0620 	rsb	r6, r1, #32
 8002d42:	f1a1 0020 	sub.w	r0, r1, #32
 8002d46:	fa22 f401 	lsr.w	r4, r2, r1
 8002d4a:	fa03 f606 	lsl.w	r6, r3, r6
 8002d4e:	4334      	orrs	r4, r6
 8002d50:	fa23 f000 	lsr.w	r0, r3, r0
 8002d54:	4304      	orrs	r4, r0
 8002d56:	fa23 f501 	lsr.w	r5, r3, r1
 8002d5a:	b2a3      	uxth	r3, r4
 8002d5c:	4619      	mov	r1, r3
 8002d5e:	4660      	mov	r0, ip
 8002d60:	f000 f85a 	bl	8002e18 <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002d64:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002d68:	f000 f872 	bl	8002e50 <FLASH_WaitForLastOperation>
 8002d6c:	4603      	mov	r3, r0
 8002d6e:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8002d70:	4b0d      	ldr	r3, [pc, #52]	@ (8002da8 <HAL_FLASH_Program+0xdc>)
 8002d72:	691b      	ldr	r3, [r3, #16]
 8002d74:	4a0c      	ldr	r2, [pc, #48]	@ (8002da8 <HAL_FLASH_Program+0xdc>)
 8002d76:	f023 0301 	bic.w	r3, r3, #1
 8002d7a:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 8002d7c:	7dfb      	ldrb	r3, [r7, #23]
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d107      	bne.n	8002d92 <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 8002d82:	7dbb      	ldrb	r3, [r7, #22]
 8002d84:	3301      	adds	r3, #1
 8002d86:	75bb      	strb	r3, [r7, #22]
 8002d88:	7dba      	ldrb	r2, [r7, #22]
 8002d8a:	7d7b      	ldrb	r3, [r7, #21]
 8002d8c:	429a      	cmp	r2, r3
 8002d8e:	d3cd      	bcc.n	8002d2c <HAL_FLASH_Program+0x60>
 8002d90:	e000      	b.n	8002d94 <HAL_FLASH_Program+0xc8>
      {
        break;
 8002d92:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002d94:	4b03      	ldr	r3, [pc, #12]	@ (8002da4 <HAL_FLASH_Program+0xd8>)
 8002d96:	2200      	movs	r2, #0
 8002d98:	761a      	strb	r2, [r3, #24]

  return status;
 8002d9a:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	371c      	adds	r7, #28
 8002da0:	46bd      	mov	sp, r7
 8002da2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002da4:	20000ce8 	.word	0x20000ce8
 8002da8:	40022000 	.word	0x40022000

08002dac <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8002dac:	b480      	push	{r7}
 8002dae:	b083      	sub	sp, #12
 8002db0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8002db2:	2300      	movs	r3, #0
 8002db4:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002db6:	4b0d      	ldr	r3, [pc, #52]	@ (8002dec <HAL_FLASH_Unlock+0x40>)
 8002db8:	691b      	ldr	r3, [r3, #16]
 8002dba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d00d      	beq.n	8002dde <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8002dc2:	4b0a      	ldr	r3, [pc, #40]	@ (8002dec <HAL_FLASH_Unlock+0x40>)
 8002dc4:	4a0a      	ldr	r2, [pc, #40]	@ (8002df0 <HAL_FLASH_Unlock+0x44>)
 8002dc6:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8002dc8:	4b08      	ldr	r3, [pc, #32]	@ (8002dec <HAL_FLASH_Unlock+0x40>)
 8002dca:	4a0a      	ldr	r2, [pc, #40]	@ (8002df4 <HAL_FLASH_Unlock+0x48>)
 8002dcc:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002dce:	4b07      	ldr	r3, [pc, #28]	@ (8002dec <HAL_FLASH_Unlock+0x40>)
 8002dd0:	691b      	ldr	r3, [r3, #16]
 8002dd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d001      	beq.n	8002dde <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8002dda:	2301      	movs	r3, #1
 8002ddc:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 8002dde:	79fb      	ldrb	r3, [r7, #7]
}
 8002de0:	4618      	mov	r0, r3
 8002de2:	370c      	adds	r7, #12
 8002de4:	46bd      	mov	sp, r7
 8002de6:	bc80      	pop	{r7}
 8002de8:	4770      	bx	lr
 8002dea:	bf00      	nop
 8002dec:	40022000 	.word	0x40022000
 8002df0:	45670123 	.word	0x45670123
 8002df4:	cdef89ab 	.word	0xcdef89ab

08002df8 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8002df8:	b480      	push	{r7}
 8002dfa:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8002dfc:	4b05      	ldr	r3, [pc, #20]	@ (8002e14 <HAL_FLASH_Lock+0x1c>)
 8002dfe:	691b      	ldr	r3, [r3, #16]
 8002e00:	4a04      	ldr	r2, [pc, #16]	@ (8002e14 <HAL_FLASH_Lock+0x1c>)
 8002e02:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002e06:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 8002e08:	2300      	movs	r3, #0
}
 8002e0a:	4618      	mov	r0, r3
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	bc80      	pop	{r7}
 8002e10:	4770      	bx	lr
 8002e12:	bf00      	nop
 8002e14:	40022000 	.word	0x40022000

08002e18 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	b083      	sub	sp, #12
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
 8002e20:	460b      	mov	r3, r1
 8002e22:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002e24:	4b08      	ldr	r3, [pc, #32]	@ (8002e48 <FLASH_Program_HalfWord+0x30>)
 8002e26:	2200      	movs	r2, #0
 8002e28:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8002e2a:	4b08      	ldr	r3, [pc, #32]	@ (8002e4c <FLASH_Program_HalfWord+0x34>)
 8002e2c:	691b      	ldr	r3, [r3, #16]
 8002e2e:	4a07      	ldr	r2, [pc, #28]	@ (8002e4c <FLASH_Program_HalfWord+0x34>)
 8002e30:	f043 0301 	orr.w	r3, r3, #1
 8002e34:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	887a      	ldrh	r2, [r7, #2]
 8002e3a:	801a      	strh	r2, [r3, #0]
}
 8002e3c:	bf00      	nop
 8002e3e:	370c      	adds	r7, #12
 8002e40:	46bd      	mov	sp, r7
 8002e42:	bc80      	pop	{r7}
 8002e44:	4770      	bx	lr
 8002e46:	bf00      	nop
 8002e48:	20000ce8 	.word	0x20000ce8
 8002e4c:	40022000 	.word	0x40022000

08002e50 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	b084      	sub	sp, #16
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8002e58:	f7fe fe1c 	bl	8001a94 <HAL_GetTick>
 8002e5c:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8002e5e:	e010      	b.n	8002e82 <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e66:	d00c      	beq.n	8002e82 <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d007      	beq.n	8002e7e <FLASH_WaitForLastOperation+0x2e>
 8002e6e:	f7fe fe11 	bl	8001a94 <HAL_GetTick>
 8002e72:	4602      	mov	r2, r0
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	1ad3      	subs	r3, r2, r3
 8002e78:	687a      	ldr	r2, [r7, #4]
 8002e7a:	429a      	cmp	r2, r3
 8002e7c:	d201      	bcs.n	8002e82 <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8002e7e:	2303      	movs	r3, #3
 8002e80:	e025      	b.n	8002ece <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8002e82:	4b15      	ldr	r3, [pc, #84]	@ (8002ed8 <FLASH_WaitForLastOperation+0x88>)
 8002e84:	68db      	ldr	r3, [r3, #12]
 8002e86:	f003 0301 	and.w	r3, r3, #1
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d1e8      	bne.n	8002e60 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8002e8e:	4b12      	ldr	r3, [pc, #72]	@ (8002ed8 <FLASH_WaitForLastOperation+0x88>)
 8002e90:	68db      	ldr	r3, [r3, #12]
 8002e92:	f003 0320 	and.w	r3, r3, #32
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d002      	beq.n	8002ea0 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8002e9a:	4b0f      	ldr	r3, [pc, #60]	@ (8002ed8 <FLASH_WaitForLastOperation+0x88>)
 8002e9c:	2220      	movs	r2, #32
 8002e9e:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8002ea0:	4b0d      	ldr	r3, [pc, #52]	@ (8002ed8 <FLASH_WaitForLastOperation+0x88>)
 8002ea2:	68db      	ldr	r3, [r3, #12]
 8002ea4:	f003 0310 	and.w	r3, r3, #16
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d10b      	bne.n	8002ec4 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8002eac:	4b0a      	ldr	r3, [pc, #40]	@ (8002ed8 <FLASH_WaitForLastOperation+0x88>)
 8002eae:	69db      	ldr	r3, [r3, #28]
 8002eb0:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d105      	bne.n	8002ec4 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8002eb8:	4b07      	ldr	r3, [pc, #28]	@ (8002ed8 <FLASH_WaitForLastOperation+0x88>)
 8002eba:	68db      	ldr	r3, [r3, #12]
 8002ebc:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d003      	beq.n	8002ecc <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8002ec4:	f000 f80a 	bl	8002edc <FLASH_SetErrorCode>
    return HAL_ERROR;
 8002ec8:	2301      	movs	r3, #1
 8002eca:	e000      	b.n	8002ece <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8002ecc:	2300      	movs	r3, #0
}
 8002ece:	4618      	mov	r0, r3
 8002ed0:	3710      	adds	r7, #16
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	bd80      	pop	{r7, pc}
 8002ed6:	bf00      	nop
 8002ed8:	40022000 	.word	0x40022000

08002edc <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8002edc:	b480      	push	{r7}
 8002ede:	b083      	sub	sp, #12
 8002ee0:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8002ee6:	4b23      	ldr	r3, [pc, #140]	@ (8002f74 <FLASH_SetErrorCode+0x98>)
 8002ee8:	68db      	ldr	r3, [r3, #12]
 8002eea:	f003 0310 	and.w	r3, r3, #16
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d009      	beq.n	8002f06 <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8002ef2:	4b21      	ldr	r3, [pc, #132]	@ (8002f78 <FLASH_SetErrorCode+0x9c>)
 8002ef4:	69db      	ldr	r3, [r3, #28]
 8002ef6:	f043 0302 	orr.w	r3, r3, #2
 8002efa:	4a1f      	ldr	r2, [pc, #124]	@ (8002f78 <FLASH_SetErrorCode+0x9c>)
 8002efc:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	f043 0310 	orr.w	r3, r3, #16
 8002f04:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8002f06:	4b1b      	ldr	r3, [pc, #108]	@ (8002f74 <FLASH_SetErrorCode+0x98>)
 8002f08:	68db      	ldr	r3, [r3, #12]
 8002f0a:	f003 0304 	and.w	r3, r3, #4
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d009      	beq.n	8002f26 <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8002f12:	4b19      	ldr	r3, [pc, #100]	@ (8002f78 <FLASH_SetErrorCode+0x9c>)
 8002f14:	69db      	ldr	r3, [r3, #28]
 8002f16:	f043 0301 	orr.w	r3, r3, #1
 8002f1a:	4a17      	ldr	r2, [pc, #92]	@ (8002f78 <FLASH_SetErrorCode+0x9c>)
 8002f1c:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	f043 0304 	orr.w	r3, r3, #4
 8002f24:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8002f26:	4b13      	ldr	r3, [pc, #76]	@ (8002f74 <FLASH_SetErrorCode+0x98>)
 8002f28:	69db      	ldr	r3, [r3, #28]
 8002f2a:	f003 0301 	and.w	r3, r3, #1
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d00b      	beq.n	8002f4a <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8002f32:	4b11      	ldr	r3, [pc, #68]	@ (8002f78 <FLASH_SetErrorCode+0x9c>)
 8002f34:	69db      	ldr	r3, [r3, #28]
 8002f36:	f043 0304 	orr.w	r3, r3, #4
 8002f3a:	4a0f      	ldr	r2, [pc, #60]	@ (8002f78 <FLASH_SetErrorCode+0x9c>)
 8002f3c:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8002f3e:	4b0d      	ldr	r3, [pc, #52]	@ (8002f74 <FLASH_SetErrorCode+0x98>)
 8002f40:	69db      	ldr	r3, [r3, #28]
 8002f42:	4a0c      	ldr	r2, [pc, #48]	@ (8002f74 <FLASH_SetErrorCode+0x98>)
 8002f44:	f023 0301 	bic.w	r3, r3, #1
 8002f48:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	f240 1201 	movw	r2, #257	@ 0x101
 8002f50:	4293      	cmp	r3, r2
 8002f52:	d106      	bne.n	8002f62 <FLASH_SetErrorCode+0x86>
 8002f54:	4b07      	ldr	r3, [pc, #28]	@ (8002f74 <FLASH_SetErrorCode+0x98>)
 8002f56:	69db      	ldr	r3, [r3, #28]
 8002f58:	4a06      	ldr	r2, [pc, #24]	@ (8002f74 <FLASH_SetErrorCode+0x98>)
 8002f5a:	f023 0301 	bic.w	r3, r3, #1
 8002f5e:	61d3      	str	r3, [r2, #28]
}  
 8002f60:	e002      	b.n	8002f68 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 8002f62:	4a04      	ldr	r2, [pc, #16]	@ (8002f74 <FLASH_SetErrorCode+0x98>)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	60d3      	str	r3, [r2, #12]
}  
 8002f68:	bf00      	nop
 8002f6a:	370c      	adds	r7, #12
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	bc80      	pop	{r7}
 8002f70:	4770      	bx	lr
 8002f72:	bf00      	nop
 8002f74:	40022000 	.word	0x40022000
 8002f78:	20000ce8 	.word	0x20000ce8

08002f7c <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b084      	sub	sp, #16
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
 8002f84:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002f86:	2301      	movs	r3, #1
 8002f88:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002f8e:	4b2f      	ldr	r3, [pc, #188]	@ (800304c <HAL_FLASHEx_Erase+0xd0>)
 8002f90:	7e1b      	ldrb	r3, [r3, #24]
 8002f92:	2b01      	cmp	r3, #1
 8002f94:	d101      	bne.n	8002f9a <HAL_FLASHEx_Erase+0x1e>
 8002f96:	2302      	movs	r3, #2
 8002f98:	e053      	b.n	8003042 <HAL_FLASHEx_Erase+0xc6>
 8002f9a:	4b2c      	ldr	r3, [pc, #176]	@ (800304c <HAL_FLASHEx_Erase+0xd0>)
 8002f9c:	2201      	movs	r2, #1
 8002f9e:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	2b02      	cmp	r3, #2
 8002fa6:	d116      	bne.n	8002fd6 <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8002fa8:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002fac:	f7ff ff50 	bl	8002e50 <FLASH_WaitForLastOperation>
 8002fb0:	4603      	mov	r3, r0
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d141      	bne.n	800303a <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 8002fb6:	2001      	movs	r0, #1
 8002fb8:	f000 f84c 	bl	8003054 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002fbc:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002fc0:	f7ff ff46 	bl	8002e50 <FLASH_WaitForLastOperation>
 8002fc4:	4603      	mov	r3, r0
 8002fc6:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8002fc8:	4b21      	ldr	r3, [pc, #132]	@ (8003050 <HAL_FLASHEx_Erase+0xd4>)
 8002fca:	691b      	ldr	r3, [r3, #16]
 8002fcc:	4a20      	ldr	r2, [pc, #128]	@ (8003050 <HAL_FLASHEx_Erase+0xd4>)
 8002fce:	f023 0304 	bic.w	r3, r3, #4
 8002fd2:	6113      	str	r3, [r2, #16]
 8002fd4:	e031      	b.n	800303a <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8002fd6:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002fda:	f7ff ff39 	bl	8002e50 <FLASH_WaitForLastOperation>
 8002fde:	4603      	mov	r3, r0
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d12a      	bne.n	800303a <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	f04f 32ff 	mov.w	r2, #4294967295
 8002fea:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	689b      	ldr	r3, [r3, #8]
 8002ff0:	60bb      	str	r3, [r7, #8]
 8002ff2:	e019      	b.n	8003028 <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 8002ff4:	68b8      	ldr	r0, [r7, #8]
 8002ff6:	f000 f849 	bl	800308c <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002ffa:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002ffe:	f7ff ff27 	bl	8002e50 <FLASH_WaitForLastOperation>
 8003002:	4603      	mov	r3, r0
 8003004:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8003006:	4b12      	ldr	r3, [pc, #72]	@ (8003050 <HAL_FLASHEx_Erase+0xd4>)
 8003008:	691b      	ldr	r3, [r3, #16]
 800300a:	4a11      	ldr	r2, [pc, #68]	@ (8003050 <HAL_FLASHEx_Erase+0xd4>)
 800300c:	f023 0302 	bic.w	r3, r3, #2
 8003010:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 8003012:	7bfb      	ldrb	r3, [r7, #15]
 8003014:	2b00      	cmp	r3, #0
 8003016:	d003      	beq.n	8003020 <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 8003018:	683b      	ldr	r3, [r7, #0]
 800301a:	68ba      	ldr	r2, [r7, #8]
 800301c:	601a      	str	r2, [r3, #0]
            break;
 800301e:	e00c      	b.n	800303a <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 8003020:	68bb      	ldr	r3, [r7, #8]
 8003022:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003026:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	68db      	ldr	r3, [r3, #12]
 800302c:	029a      	lsls	r2, r3, #10
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	689b      	ldr	r3, [r3, #8]
 8003032:	4413      	add	r3, r2
 8003034:	68ba      	ldr	r2, [r7, #8]
 8003036:	429a      	cmp	r2, r3
 8003038:	d3dc      	bcc.n	8002ff4 <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800303a:	4b04      	ldr	r3, [pc, #16]	@ (800304c <HAL_FLASHEx_Erase+0xd0>)
 800303c:	2200      	movs	r2, #0
 800303e:	761a      	strb	r2, [r3, #24]

  return status;
 8003040:	7bfb      	ldrb	r3, [r7, #15]
}
 8003042:	4618      	mov	r0, r3
 8003044:	3710      	adds	r7, #16
 8003046:	46bd      	mov	sp, r7
 8003048:	bd80      	pop	{r7, pc}
 800304a:	bf00      	nop
 800304c:	20000ce8 	.word	0x20000ce8
 8003050:	40022000 	.word	0x40022000

08003054 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8003054:	b480      	push	{r7}
 8003056:	b083      	sub	sp, #12
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800305c:	4b09      	ldr	r3, [pc, #36]	@ (8003084 <FLASH_MassErase+0x30>)
 800305e:	2200      	movs	r2, #0
 8003060:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8003062:	4b09      	ldr	r3, [pc, #36]	@ (8003088 <FLASH_MassErase+0x34>)
 8003064:	691b      	ldr	r3, [r3, #16]
 8003066:	4a08      	ldr	r2, [pc, #32]	@ (8003088 <FLASH_MassErase+0x34>)
 8003068:	f043 0304 	orr.w	r3, r3, #4
 800306c:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800306e:	4b06      	ldr	r3, [pc, #24]	@ (8003088 <FLASH_MassErase+0x34>)
 8003070:	691b      	ldr	r3, [r3, #16]
 8003072:	4a05      	ldr	r2, [pc, #20]	@ (8003088 <FLASH_MassErase+0x34>)
 8003074:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003078:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 800307a:	bf00      	nop
 800307c:	370c      	adds	r7, #12
 800307e:	46bd      	mov	sp, r7
 8003080:	bc80      	pop	{r7}
 8003082:	4770      	bx	lr
 8003084:	20000ce8 	.word	0x20000ce8
 8003088:	40022000 	.word	0x40022000

0800308c <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 800308c:	b480      	push	{r7}
 800308e:	b083      	sub	sp, #12
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003094:	4b0b      	ldr	r3, [pc, #44]	@ (80030c4 <FLASH_PageErase+0x38>)
 8003096:	2200      	movs	r2, #0
 8003098:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 800309a:	4b0b      	ldr	r3, [pc, #44]	@ (80030c8 <FLASH_PageErase+0x3c>)
 800309c:	691b      	ldr	r3, [r3, #16]
 800309e:	4a0a      	ldr	r2, [pc, #40]	@ (80030c8 <FLASH_PageErase+0x3c>)
 80030a0:	f043 0302 	orr.w	r3, r3, #2
 80030a4:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 80030a6:	4a08      	ldr	r2, [pc, #32]	@ (80030c8 <FLASH_PageErase+0x3c>)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80030ac:	4b06      	ldr	r3, [pc, #24]	@ (80030c8 <FLASH_PageErase+0x3c>)
 80030ae:	691b      	ldr	r3, [r3, #16]
 80030b0:	4a05      	ldr	r2, [pc, #20]	@ (80030c8 <FLASH_PageErase+0x3c>)
 80030b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80030b6:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 80030b8:	bf00      	nop
 80030ba:	370c      	adds	r7, #12
 80030bc:	46bd      	mov	sp, r7
 80030be:	bc80      	pop	{r7}
 80030c0:	4770      	bx	lr
 80030c2:	bf00      	nop
 80030c4:	20000ce8 	.word	0x20000ce8
 80030c8:	40022000 	.word	0x40022000

080030cc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80030cc:	b480      	push	{r7}
 80030ce:	b08b      	sub	sp, #44	@ 0x2c
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]
 80030d4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80030d6:	2300      	movs	r3, #0
 80030d8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80030da:	2300      	movs	r3, #0
 80030dc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80030de:	e169      	b.n	80033b4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80030e0:	2201      	movs	r2, #1
 80030e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030e4:	fa02 f303 	lsl.w	r3, r2, r3
 80030e8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	69fa      	ldr	r2, [r7, #28]
 80030f0:	4013      	ands	r3, r2
 80030f2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80030f4:	69ba      	ldr	r2, [r7, #24]
 80030f6:	69fb      	ldr	r3, [r7, #28]
 80030f8:	429a      	cmp	r2, r3
 80030fa:	f040 8158 	bne.w	80033ae <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80030fe:	683b      	ldr	r3, [r7, #0]
 8003100:	685b      	ldr	r3, [r3, #4]
 8003102:	4a9a      	ldr	r2, [pc, #616]	@ (800336c <HAL_GPIO_Init+0x2a0>)
 8003104:	4293      	cmp	r3, r2
 8003106:	d05e      	beq.n	80031c6 <HAL_GPIO_Init+0xfa>
 8003108:	4a98      	ldr	r2, [pc, #608]	@ (800336c <HAL_GPIO_Init+0x2a0>)
 800310a:	4293      	cmp	r3, r2
 800310c:	d875      	bhi.n	80031fa <HAL_GPIO_Init+0x12e>
 800310e:	4a98      	ldr	r2, [pc, #608]	@ (8003370 <HAL_GPIO_Init+0x2a4>)
 8003110:	4293      	cmp	r3, r2
 8003112:	d058      	beq.n	80031c6 <HAL_GPIO_Init+0xfa>
 8003114:	4a96      	ldr	r2, [pc, #600]	@ (8003370 <HAL_GPIO_Init+0x2a4>)
 8003116:	4293      	cmp	r3, r2
 8003118:	d86f      	bhi.n	80031fa <HAL_GPIO_Init+0x12e>
 800311a:	4a96      	ldr	r2, [pc, #600]	@ (8003374 <HAL_GPIO_Init+0x2a8>)
 800311c:	4293      	cmp	r3, r2
 800311e:	d052      	beq.n	80031c6 <HAL_GPIO_Init+0xfa>
 8003120:	4a94      	ldr	r2, [pc, #592]	@ (8003374 <HAL_GPIO_Init+0x2a8>)
 8003122:	4293      	cmp	r3, r2
 8003124:	d869      	bhi.n	80031fa <HAL_GPIO_Init+0x12e>
 8003126:	4a94      	ldr	r2, [pc, #592]	@ (8003378 <HAL_GPIO_Init+0x2ac>)
 8003128:	4293      	cmp	r3, r2
 800312a:	d04c      	beq.n	80031c6 <HAL_GPIO_Init+0xfa>
 800312c:	4a92      	ldr	r2, [pc, #584]	@ (8003378 <HAL_GPIO_Init+0x2ac>)
 800312e:	4293      	cmp	r3, r2
 8003130:	d863      	bhi.n	80031fa <HAL_GPIO_Init+0x12e>
 8003132:	4a92      	ldr	r2, [pc, #584]	@ (800337c <HAL_GPIO_Init+0x2b0>)
 8003134:	4293      	cmp	r3, r2
 8003136:	d046      	beq.n	80031c6 <HAL_GPIO_Init+0xfa>
 8003138:	4a90      	ldr	r2, [pc, #576]	@ (800337c <HAL_GPIO_Init+0x2b0>)
 800313a:	4293      	cmp	r3, r2
 800313c:	d85d      	bhi.n	80031fa <HAL_GPIO_Init+0x12e>
 800313e:	2b12      	cmp	r3, #18
 8003140:	d82a      	bhi.n	8003198 <HAL_GPIO_Init+0xcc>
 8003142:	2b12      	cmp	r3, #18
 8003144:	d859      	bhi.n	80031fa <HAL_GPIO_Init+0x12e>
 8003146:	a201      	add	r2, pc, #4	@ (adr r2, 800314c <HAL_GPIO_Init+0x80>)
 8003148:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800314c:	080031c7 	.word	0x080031c7
 8003150:	080031a1 	.word	0x080031a1
 8003154:	080031b3 	.word	0x080031b3
 8003158:	080031f5 	.word	0x080031f5
 800315c:	080031fb 	.word	0x080031fb
 8003160:	080031fb 	.word	0x080031fb
 8003164:	080031fb 	.word	0x080031fb
 8003168:	080031fb 	.word	0x080031fb
 800316c:	080031fb 	.word	0x080031fb
 8003170:	080031fb 	.word	0x080031fb
 8003174:	080031fb 	.word	0x080031fb
 8003178:	080031fb 	.word	0x080031fb
 800317c:	080031fb 	.word	0x080031fb
 8003180:	080031fb 	.word	0x080031fb
 8003184:	080031fb 	.word	0x080031fb
 8003188:	080031fb 	.word	0x080031fb
 800318c:	080031fb 	.word	0x080031fb
 8003190:	080031a9 	.word	0x080031a9
 8003194:	080031bd 	.word	0x080031bd
 8003198:	4a79      	ldr	r2, [pc, #484]	@ (8003380 <HAL_GPIO_Init+0x2b4>)
 800319a:	4293      	cmp	r3, r2
 800319c:	d013      	beq.n	80031c6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800319e:	e02c      	b.n	80031fa <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	68db      	ldr	r3, [r3, #12]
 80031a4:	623b      	str	r3, [r7, #32]
          break;
 80031a6:	e029      	b.n	80031fc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80031a8:	683b      	ldr	r3, [r7, #0]
 80031aa:	68db      	ldr	r3, [r3, #12]
 80031ac:	3304      	adds	r3, #4
 80031ae:	623b      	str	r3, [r7, #32]
          break;
 80031b0:	e024      	b.n	80031fc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80031b2:	683b      	ldr	r3, [r7, #0]
 80031b4:	68db      	ldr	r3, [r3, #12]
 80031b6:	3308      	adds	r3, #8
 80031b8:	623b      	str	r3, [r7, #32]
          break;
 80031ba:	e01f      	b.n	80031fc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80031bc:	683b      	ldr	r3, [r7, #0]
 80031be:	68db      	ldr	r3, [r3, #12]
 80031c0:	330c      	adds	r3, #12
 80031c2:	623b      	str	r3, [r7, #32]
          break;
 80031c4:	e01a      	b.n	80031fc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80031c6:	683b      	ldr	r3, [r7, #0]
 80031c8:	689b      	ldr	r3, [r3, #8]
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d102      	bne.n	80031d4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80031ce:	2304      	movs	r3, #4
 80031d0:	623b      	str	r3, [r7, #32]
          break;
 80031d2:	e013      	b.n	80031fc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	689b      	ldr	r3, [r3, #8]
 80031d8:	2b01      	cmp	r3, #1
 80031da:	d105      	bne.n	80031e8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80031dc:	2308      	movs	r3, #8
 80031de:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	69fa      	ldr	r2, [r7, #28]
 80031e4:	611a      	str	r2, [r3, #16]
          break;
 80031e6:	e009      	b.n	80031fc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80031e8:	2308      	movs	r3, #8
 80031ea:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	69fa      	ldr	r2, [r7, #28]
 80031f0:	615a      	str	r2, [r3, #20]
          break;
 80031f2:	e003      	b.n	80031fc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80031f4:	2300      	movs	r3, #0
 80031f6:	623b      	str	r3, [r7, #32]
          break;
 80031f8:	e000      	b.n	80031fc <HAL_GPIO_Init+0x130>
          break;
 80031fa:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80031fc:	69bb      	ldr	r3, [r7, #24]
 80031fe:	2bff      	cmp	r3, #255	@ 0xff
 8003200:	d801      	bhi.n	8003206 <HAL_GPIO_Init+0x13a>
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	e001      	b.n	800320a <HAL_GPIO_Init+0x13e>
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	3304      	adds	r3, #4
 800320a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800320c:	69bb      	ldr	r3, [r7, #24]
 800320e:	2bff      	cmp	r3, #255	@ 0xff
 8003210:	d802      	bhi.n	8003218 <HAL_GPIO_Init+0x14c>
 8003212:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003214:	009b      	lsls	r3, r3, #2
 8003216:	e002      	b.n	800321e <HAL_GPIO_Init+0x152>
 8003218:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800321a:	3b08      	subs	r3, #8
 800321c:	009b      	lsls	r3, r3, #2
 800321e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003220:	697b      	ldr	r3, [r7, #20]
 8003222:	681a      	ldr	r2, [r3, #0]
 8003224:	210f      	movs	r1, #15
 8003226:	693b      	ldr	r3, [r7, #16]
 8003228:	fa01 f303 	lsl.w	r3, r1, r3
 800322c:	43db      	mvns	r3, r3
 800322e:	401a      	ands	r2, r3
 8003230:	6a39      	ldr	r1, [r7, #32]
 8003232:	693b      	ldr	r3, [r7, #16]
 8003234:	fa01 f303 	lsl.w	r3, r1, r3
 8003238:	431a      	orrs	r2, r3
 800323a:	697b      	ldr	r3, [r7, #20]
 800323c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800323e:	683b      	ldr	r3, [r7, #0]
 8003240:	685b      	ldr	r3, [r3, #4]
 8003242:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003246:	2b00      	cmp	r3, #0
 8003248:	f000 80b1 	beq.w	80033ae <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800324c:	4b4d      	ldr	r3, [pc, #308]	@ (8003384 <HAL_GPIO_Init+0x2b8>)
 800324e:	699b      	ldr	r3, [r3, #24]
 8003250:	4a4c      	ldr	r2, [pc, #304]	@ (8003384 <HAL_GPIO_Init+0x2b8>)
 8003252:	f043 0301 	orr.w	r3, r3, #1
 8003256:	6193      	str	r3, [r2, #24]
 8003258:	4b4a      	ldr	r3, [pc, #296]	@ (8003384 <HAL_GPIO_Init+0x2b8>)
 800325a:	699b      	ldr	r3, [r3, #24]
 800325c:	f003 0301 	and.w	r3, r3, #1
 8003260:	60bb      	str	r3, [r7, #8]
 8003262:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003264:	4a48      	ldr	r2, [pc, #288]	@ (8003388 <HAL_GPIO_Init+0x2bc>)
 8003266:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003268:	089b      	lsrs	r3, r3, #2
 800326a:	3302      	adds	r3, #2
 800326c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003270:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003272:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003274:	f003 0303 	and.w	r3, r3, #3
 8003278:	009b      	lsls	r3, r3, #2
 800327a:	220f      	movs	r2, #15
 800327c:	fa02 f303 	lsl.w	r3, r2, r3
 8003280:	43db      	mvns	r3, r3
 8003282:	68fa      	ldr	r2, [r7, #12]
 8003284:	4013      	ands	r3, r2
 8003286:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	4a40      	ldr	r2, [pc, #256]	@ (800338c <HAL_GPIO_Init+0x2c0>)
 800328c:	4293      	cmp	r3, r2
 800328e:	d013      	beq.n	80032b8 <HAL_GPIO_Init+0x1ec>
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	4a3f      	ldr	r2, [pc, #252]	@ (8003390 <HAL_GPIO_Init+0x2c4>)
 8003294:	4293      	cmp	r3, r2
 8003296:	d00d      	beq.n	80032b4 <HAL_GPIO_Init+0x1e8>
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	4a3e      	ldr	r2, [pc, #248]	@ (8003394 <HAL_GPIO_Init+0x2c8>)
 800329c:	4293      	cmp	r3, r2
 800329e:	d007      	beq.n	80032b0 <HAL_GPIO_Init+0x1e4>
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	4a3d      	ldr	r2, [pc, #244]	@ (8003398 <HAL_GPIO_Init+0x2cc>)
 80032a4:	4293      	cmp	r3, r2
 80032a6:	d101      	bne.n	80032ac <HAL_GPIO_Init+0x1e0>
 80032a8:	2303      	movs	r3, #3
 80032aa:	e006      	b.n	80032ba <HAL_GPIO_Init+0x1ee>
 80032ac:	2304      	movs	r3, #4
 80032ae:	e004      	b.n	80032ba <HAL_GPIO_Init+0x1ee>
 80032b0:	2302      	movs	r3, #2
 80032b2:	e002      	b.n	80032ba <HAL_GPIO_Init+0x1ee>
 80032b4:	2301      	movs	r3, #1
 80032b6:	e000      	b.n	80032ba <HAL_GPIO_Init+0x1ee>
 80032b8:	2300      	movs	r3, #0
 80032ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80032bc:	f002 0203 	and.w	r2, r2, #3
 80032c0:	0092      	lsls	r2, r2, #2
 80032c2:	4093      	lsls	r3, r2
 80032c4:	68fa      	ldr	r2, [r7, #12]
 80032c6:	4313      	orrs	r3, r2
 80032c8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80032ca:	492f      	ldr	r1, [pc, #188]	@ (8003388 <HAL_GPIO_Init+0x2bc>)
 80032cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032ce:	089b      	lsrs	r3, r3, #2
 80032d0:	3302      	adds	r3, #2
 80032d2:	68fa      	ldr	r2, [r7, #12]
 80032d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80032d8:	683b      	ldr	r3, [r7, #0]
 80032da:	685b      	ldr	r3, [r3, #4]
 80032dc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d006      	beq.n	80032f2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80032e4:	4b2d      	ldr	r3, [pc, #180]	@ (800339c <HAL_GPIO_Init+0x2d0>)
 80032e6:	689a      	ldr	r2, [r3, #8]
 80032e8:	492c      	ldr	r1, [pc, #176]	@ (800339c <HAL_GPIO_Init+0x2d0>)
 80032ea:	69bb      	ldr	r3, [r7, #24]
 80032ec:	4313      	orrs	r3, r2
 80032ee:	608b      	str	r3, [r1, #8]
 80032f0:	e006      	b.n	8003300 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80032f2:	4b2a      	ldr	r3, [pc, #168]	@ (800339c <HAL_GPIO_Init+0x2d0>)
 80032f4:	689a      	ldr	r2, [r3, #8]
 80032f6:	69bb      	ldr	r3, [r7, #24]
 80032f8:	43db      	mvns	r3, r3
 80032fa:	4928      	ldr	r1, [pc, #160]	@ (800339c <HAL_GPIO_Init+0x2d0>)
 80032fc:	4013      	ands	r3, r2
 80032fe:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003300:	683b      	ldr	r3, [r7, #0]
 8003302:	685b      	ldr	r3, [r3, #4]
 8003304:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003308:	2b00      	cmp	r3, #0
 800330a:	d006      	beq.n	800331a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800330c:	4b23      	ldr	r3, [pc, #140]	@ (800339c <HAL_GPIO_Init+0x2d0>)
 800330e:	68da      	ldr	r2, [r3, #12]
 8003310:	4922      	ldr	r1, [pc, #136]	@ (800339c <HAL_GPIO_Init+0x2d0>)
 8003312:	69bb      	ldr	r3, [r7, #24]
 8003314:	4313      	orrs	r3, r2
 8003316:	60cb      	str	r3, [r1, #12]
 8003318:	e006      	b.n	8003328 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800331a:	4b20      	ldr	r3, [pc, #128]	@ (800339c <HAL_GPIO_Init+0x2d0>)
 800331c:	68da      	ldr	r2, [r3, #12]
 800331e:	69bb      	ldr	r3, [r7, #24]
 8003320:	43db      	mvns	r3, r3
 8003322:	491e      	ldr	r1, [pc, #120]	@ (800339c <HAL_GPIO_Init+0x2d0>)
 8003324:	4013      	ands	r3, r2
 8003326:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	685b      	ldr	r3, [r3, #4]
 800332c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003330:	2b00      	cmp	r3, #0
 8003332:	d006      	beq.n	8003342 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003334:	4b19      	ldr	r3, [pc, #100]	@ (800339c <HAL_GPIO_Init+0x2d0>)
 8003336:	685a      	ldr	r2, [r3, #4]
 8003338:	4918      	ldr	r1, [pc, #96]	@ (800339c <HAL_GPIO_Init+0x2d0>)
 800333a:	69bb      	ldr	r3, [r7, #24]
 800333c:	4313      	orrs	r3, r2
 800333e:	604b      	str	r3, [r1, #4]
 8003340:	e006      	b.n	8003350 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003342:	4b16      	ldr	r3, [pc, #88]	@ (800339c <HAL_GPIO_Init+0x2d0>)
 8003344:	685a      	ldr	r2, [r3, #4]
 8003346:	69bb      	ldr	r3, [r7, #24]
 8003348:	43db      	mvns	r3, r3
 800334a:	4914      	ldr	r1, [pc, #80]	@ (800339c <HAL_GPIO_Init+0x2d0>)
 800334c:	4013      	ands	r3, r2
 800334e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003350:	683b      	ldr	r3, [r7, #0]
 8003352:	685b      	ldr	r3, [r3, #4]
 8003354:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003358:	2b00      	cmp	r3, #0
 800335a:	d021      	beq.n	80033a0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800335c:	4b0f      	ldr	r3, [pc, #60]	@ (800339c <HAL_GPIO_Init+0x2d0>)
 800335e:	681a      	ldr	r2, [r3, #0]
 8003360:	490e      	ldr	r1, [pc, #56]	@ (800339c <HAL_GPIO_Init+0x2d0>)
 8003362:	69bb      	ldr	r3, [r7, #24]
 8003364:	4313      	orrs	r3, r2
 8003366:	600b      	str	r3, [r1, #0]
 8003368:	e021      	b.n	80033ae <HAL_GPIO_Init+0x2e2>
 800336a:	bf00      	nop
 800336c:	10320000 	.word	0x10320000
 8003370:	10310000 	.word	0x10310000
 8003374:	10220000 	.word	0x10220000
 8003378:	10210000 	.word	0x10210000
 800337c:	10120000 	.word	0x10120000
 8003380:	10110000 	.word	0x10110000
 8003384:	40021000 	.word	0x40021000
 8003388:	40010000 	.word	0x40010000
 800338c:	40010800 	.word	0x40010800
 8003390:	40010c00 	.word	0x40010c00
 8003394:	40011000 	.word	0x40011000
 8003398:	40011400 	.word	0x40011400
 800339c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80033a0:	4b0b      	ldr	r3, [pc, #44]	@ (80033d0 <HAL_GPIO_Init+0x304>)
 80033a2:	681a      	ldr	r2, [r3, #0]
 80033a4:	69bb      	ldr	r3, [r7, #24]
 80033a6:	43db      	mvns	r3, r3
 80033a8:	4909      	ldr	r1, [pc, #36]	@ (80033d0 <HAL_GPIO_Init+0x304>)
 80033aa:	4013      	ands	r3, r2
 80033ac:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80033ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033b0:	3301      	adds	r3, #1
 80033b2:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	681a      	ldr	r2, [r3, #0]
 80033b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033ba:	fa22 f303 	lsr.w	r3, r2, r3
 80033be:	2b00      	cmp	r3, #0
 80033c0:	f47f ae8e 	bne.w	80030e0 <HAL_GPIO_Init+0x14>
  }
}
 80033c4:	bf00      	nop
 80033c6:	bf00      	nop
 80033c8:	372c      	adds	r7, #44	@ 0x2c
 80033ca:	46bd      	mov	sp, r7
 80033cc:	bc80      	pop	{r7}
 80033ce:	4770      	bx	lr
 80033d0:	40010400 	.word	0x40010400

080033d4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80033d4:	b480      	push	{r7}
 80033d6:	b085      	sub	sp, #20
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
 80033dc:	460b      	mov	r3, r1
 80033de:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	689a      	ldr	r2, [r3, #8]
 80033e4:	887b      	ldrh	r3, [r7, #2]
 80033e6:	4013      	ands	r3, r2
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d002      	beq.n	80033f2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80033ec:	2301      	movs	r3, #1
 80033ee:	73fb      	strb	r3, [r7, #15]
 80033f0:	e001      	b.n	80033f6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80033f2:	2300      	movs	r3, #0
 80033f4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80033f6:	7bfb      	ldrb	r3, [r7, #15]

 80033f8:	4618      	mov	r0, r3
 80033fa:	3714      	adds	r7, #20
 80033fc:	46bd      	mov	sp, r7
 80033fe:	bc80      	pop	{r7}
 8003400:	4770      	bx	lr

08003402 <HAL_GPIO_WritePin>:
  * @param  PinState: specifies the value to be written to the selected bit.
  *          This parameter can be one of the GPIO_PinState enum values:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
 8003402:	b480      	push	{r7}
 8003404:	b083      	sub	sp, #12
 8003406:	af00      	add	r7, sp, #0
 8003408:	6078      	str	r0, [r7, #4]
 800340a:	460b      	mov	r3, r1
 800340c:	807b      	strh	r3, [r7, #2]
 800340e:	4613      	mov	r3, r2
 8003410:	707b      	strb	r3, [r7, #1]
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8003412:	787b      	ldrb	r3, [r7, #1]
 8003414:	2b00      	cmp	r3, #0
 8003416:	d003      	beq.n	8003420 <HAL_GPIO_WritePin+0x1e>

  if (PinState != GPIO_PIN_RESET)
 8003418:	887a      	ldrh	r2, [r7, #2]
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	611a      	str	r2, [r3, #16]
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800341e:	e003      	b.n	8003428 <HAL_GPIO_WritePin+0x26>
  else
 8003420:	887b      	ldrh	r3, [r7, #2]
 8003422:	041a      	lsls	r2, r3, #16
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	611a      	str	r2, [r3, #16]
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003428:	bf00      	nop
 800342a:	370c      	adds	r7, #12
 800342c:	46bd      	mov	sp, r7
 800342e:	bc80      	pop	{r7}
 8003430:	4770      	bx	lr

08003432 <HAL_GPIO_TogglePin>:
/**
  * @brief  Toggles the specified GPIO pin
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
 8003432:	b480      	push	{r7}
 8003434:	b085      	sub	sp, #20
 8003436:	af00      	add	r7, sp, #0
 8003438:	6078      	str	r0, [r7, #4]
 800343a:	460b      	mov	r3, r1
 800343c:	807b      	strh	r3, [r7, #2]
{
  uint32_t odr;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	68db      	ldr	r3, [r3, #12]
 8003442:	60fb      	str	r3, [r7, #12]
  /* get current Output Data Register value */
  odr = GPIOx->ODR;

 8003444:	887a      	ldrh	r2, [r7, #2]
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	4013      	ands	r3, r2
 800344a:	041a      	lsls	r2, r3, #16
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	43d9      	mvns	r1, r3
 8003450:	887b      	ldrh	r3, [r7, #2]
 8003452:	400b      	ands	r3, r1
 8003454:	431a      	orrs	r2, r3
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	611a      	str	r2, [r3, #16]
  /* Set selected pins that were at low level, and reset ones that were high */
 800345a:	bf00      	nop
 800345c:	3714      	adds	r7, #20
 800345e:	46bd      	mov	sp, r7
 8003460:	bc80      	pop	{r7}
 8003462:	4770      	bx	lr

08003464 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	b084      	sub	sp, #16
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2b00      	cmp	r3, #0
 8003470:	d101      	bne.n	8003476 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003472:	2301      	movs	r3, #1
 8003474:	e12b      	b.n	80036ce <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800347c:	b2db      	uxtb	r3, r3
 800347e:	2b00      	cmp	r3, #0
 8003480:	d106      	bne.n	8003490 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	2200      	movs	r2, #0
 8003486:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800348a:	6878      	ldr	r0, [r7, #4]
 800348c:	f7fe f8c6 	bl	800161c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2224      	movs	r2, #36	@ 0x24
 8003494:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	681a      	ldr	r2, [r3, #0]
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f022 0201 	bic.w	r2, r2, #1
 80034a6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	681a      	ldr	r2, [r3, #0]
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80034b6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	681a      	ldr	r2, [r3, #0]
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80034c6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80034c8:	f000 fcda 	bl	8003e80 <HAL_RCC_GetPCLK1Freq>
 80034cc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	685b      	ldr	r3, [r3, #4]
 80034d2:	4a81      	ldr	r2, [pc, #516]	@ (80036d8 <HAL_I2C_Init+0x274>)
 80034d4:	4293      	cmp	r3, r2
 80034d6:	d807      	bhi.n	80034e8 <HAL_I2C_Init+0x84>
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	4a80      	ldr	r2, [pc, #512]	@ (80036dc <HAL_I2C_Init+0x278>)
 80034dc:	4293      	cmp	r3, r2
 80034de:	bf94      	ite	ls
 80034e0:	2301      	movls	r3, #1
 80034e2:	2300      	movhi	r3, #0
 80034e4:	b2db      	uxtb	r3, r3
 80034e6:	e006      	b.n	80034f6 <HAL_I2C_Init+0x92>
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	4a7d      	ldr	r2, [pc, #500]	@ (80036e0 <HAL_I2C_Init+0x27c>)
 80034ec:	4293      	cmp	r3, r2
 80034ee:	bf94      	ite	ls
 80034f0:	2301      	movls	r3, #1
 80034f2:	2300      	movhi	r3, #0
 80034f4:	b2db      	uxtb	r3, r3
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d001      	beq.n	80034fe <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80034fa:	2301      	movs	r3, #1
 80034fc:	e0e7      	b.n	80036ce <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	4a78      	ldr	r2, [pc, #480]	@ (80036e4 <HAL_I2C_Init+0x280>)
 8003502:	fba2 2303 	umull	r2, r3, r2, r3
 8003506:	0c9b      	lsrs	r3, r3, #18
 8003508:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	685b      	ldr	r3, [r3, #4]
 8003510:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	68ba      	ldr	r2, [r7, #8]
 800351a:	430a      	orrs	r2, r1
 800351c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	6a1b      	ldr	r3, [r3, #32]
 8003524:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	685b      	ldr	r3, [r3, #4]
 800352c:	4a6a      	ldr	r2, [pc, #424]	@ (80036d8 <HAL_I2C_Init+0x274>)
 800352e:	4293      	cmp	r3, r2
 8003530:	d802      	bhi.n	8003538 <HAL_I2C_Init+0xd4>
 8003532:	68bb      	ldr	r3, [r7, #8]
 8003534:	3301      	adds	r3, #1
 8003536:	e009      	b.n	800354c <HAL_I2C_Init+0xe8>
 8003538:	68bb      	ldr	r3, [r7, #8]
 800353a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800353e:	fb02 f303 	mul.w	r3, r2, r3
 8003542:	4a69      	ldr	r2, [pc, #420]	@ (80036e8 <HAL_I2C_Init+0x284>)
 8003544:	fba2 2303 	umull	r2, r3, r2, r3
 8003548:	099b      	lsrs	r3, r3, #6
 800354a:	3301      	adds	r3, #1
 800354c:	687a      	ldr	r2, [r7, #4]
 800354e:	6812      	ldr	r2, [r2, #0]
 8003550:	430b      	orrs	r3, r1
 8003552:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	69db      	ldr	r3, [r3, #28]
 800355a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800355e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	685b      	ldr	r3, [r3, #4]
 8003566:	495c      	ldr	r1, [pc, #368]	@ (80036d8 <HAL_I2C_Init+0x274>)
 8003568:	428b      	cmp	r3, r1
 800356a:	d819      	bhi.n	80035a0 <HAL_I2C_Init+0x13c>
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	1e59      	subs	r1, r3, #1
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	005b      	lsls	r3, r3, #1
 8003576:	fbb1 f3f3 	udiv	r3, r1, r3
 800357a:	1c59      	adds	r1, r3, #1
 800357c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003580:	400b      	ands	r3, r1
 8003582:	2b00      	cmp	r3, #0
 8003584:	d00a      	beq.n	800359c <HAL_I2C_Init+0x138>
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	1e59      	subs	r1, r3, #1
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	685b      	ldr	r3, [r3, #4]
 800358e:	005b      	lsls	r3, r3, #1
 8003590:	fbb1 f3f3 	udiv	r3, r1, r3
 8003594:	3301      	adds	r3, #1
 8003596:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800359a:	e051      	b.n	8003640 <HAL_I2C_Init+0x1dc>
 800359c:	2304      	movs	r3, #4
 800359e:	e04f      	b.n	8003640 <HAL_I2C_Init+0x1dc>
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	689b      	ldr	r3, [r3, #8]
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d111      	bne.n	80035cc <HAL_I2C_Init+0x168>
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	1e58      	subs	r0, r3, #1
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	6859      	ldr	r1, [r3, #4]
 80035b0:	460b      	mov	r3, r1
 80035b2:	005b      	lsls	r3, r3, #1
 80035b4:	440b      	add	r3, r1
 80035b6:	fbb0 f3f3 	udiv	r3, r0, r3
 80035ba:	3301      	adds	r3, #1
 80035bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	bf0c      	ite	eq
 80035c4:	2301      	moveq	r3, #1
 80035c6:	2300      	movne	r3, #0
 80035c8:	b2db      	uxtb	r3, r3
 80035ca:	e012      	b.n	80035f2 <HAL_I2C_Init+0x18e>
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	1e58      	subs	r0, r3, #1
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	6859      	ldr	r1, [r3, #4]
 80035d4:	460b      	mov	r3, r1
 80035d6:	009b      	lsls	r3, r3, #2
 80035d8:	440b      	add	r3, r1
 80035da:	0099      	lsls	r1, r3, #2
 80035dc:	440b      	add	r3, r1
 80035de:	fbb0 f3f3 	udiv	r3, r0, r3
 80035e2:	3301      	adds	r3, #1
 80035e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	bf0c      	ite	eq
 80035ec:	2301      	moveq	r3, #1
 80035ee:	2300      	movne	r3, #0
 80035f0:	b2db      	uxtb	r3, r3
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d001      	beq.n	80035fa <HAL_I2C_Init+0x196>
 80035f6:	2301      	movs	r3, #1
 80035f8:	e022      	b.n	8003640 <HAL_I2C_Init+0x1dc>
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	689b      	ldr	r3, [r3, #8]
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d10e      	bne.n	8003620 <HAL_I2C_Init+0x1bc>
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	1e58      	subs	r0, r3, #1
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	6859      	ldr	r1, [r3, #4]
 800360a:	460b      	mov	r3, r1
 800360c:	005b      	lsls	r3, r3, #1
 800360e:	440b      	add	r3, r1
 8003610:	fbb0 f3f3 	udiv	r3, r0, r3
 8003614:	3301      	adds	r3, #1
 8003616:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800361a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800361e:	e00f      	b.n	8003640 <HAL_I2C_Init+0x1dc>
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	1e58      	subs	r0, r3, #1
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	6859      	ldr	r1, [r3, #4]
 8003628:	460b      	mov	r3, r1
 800362a:	009b      	lsls	r3, r3, #2
 800362c:	440b      	add	r3, r1
 800362e:	0099      	lsls	r1, r3, #2
 8003630:	440b      	add	r3, r1
 8003632:	fbb0 f3f3 	udiv	r3, r0, r3
 8003636:	3301      	adds	r3, #1
 8003638:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800363c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003640:	6879      	ldr	r1, [r7, #4]
 8003642:	6809      	ldr	r1, [r1, #0]
 8003644:	4313      	orrs	r3, r2
 8003646:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	69da      	ldr	r2, [r3, #28]
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6a1b      	ldr	r3, [r3, #32]
 800365a:	431a      	orrs	r2, r3
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	430a      	orrs	r2, r1
 8003662:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	689b      	ldr	r3, [r3, #8]
 800366a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800366e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003672:	687a      	ldr	r2, [r7, #4]
 8003674:	6911      	ldr	r1, [r2, #16]
 8003676:	687a      	ldr	r2, [r7, #4]
 8003678:	68d2      	ldr	r2, [r2, #12]
 800367a:	4311      	orrs	r1, r2
 800367c:	687a      	ldr	r2, [r7, #4]
 800367e:	6812      	ldr	r2, [r2, #0]
 8003680:	430b      	orrs	r3, r1
 8003682:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	68db      	ldr	r3, [r3, #12]
 800368a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	695a      	ldr	r2, [r3, #20]
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	699b      	ldr	r3, [r3, #24]
 8003696:	431a      	orrs	r2, r3
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	430a      	orrs	r2, r1
 800369e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	681a      	ldr	r2, [r3, #0]
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f042 0201 	orr.w	r2, r2, #1
 80036ae:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	2200      	movs	r2, #0
 80036b4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	2220      	movs	r2, #32
 80036ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	2200      	movs	r2, #0
 80036c2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2200      	movs	r2, #0
 80036c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80036cc:	2300      	movs	r3, #0
}
 80036ce:	4618      	mov	r0, r3
 80036d0:	3710      	adds	r7, #16
 80036d2:	46bd      	mov	sp, r7
 80036d4:	bd80      	pop	{r7, pc}
 80036d6:	bf00      	nop
 80036d8:	000186a0 	.word	0x000186a0
 80036dc:	001e847f 	.word	0x001e847f
 80036e0:	003d08ff 	.word	0x003d08ff
 80036e4:	431bde83 	.word	0x431bde83
 80036e8:	10624dd3 	.word	0x10624dd3

080036ec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b086      	sub	sp, #24
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d101      	bne.n	80036fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80036fa:	2301      	movs	r3, #1
 80036fc:	e272      	b.n	8003be4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f003 0301 	and.w	r3, r3, #1
 8003706:	2b00      	cmp	r3, #0
 8003708:	f000 8087 	beq.w	800381a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800370c:	4b92      	ldr	r3, [pc, #584]	@ (8003958 <HAL_RCC_OscConfig+0x26c>)
 800370e:	685b      	ldr	r3, [r3, #4]
 8003710:	f003 030c 	and.w	r3, r3, #12
 8003714:	2b04      	cmp	r3, #4
 8003716:	d00c      	beq.n	8003732 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003718:	4b8f      	ldr	r3, [pc, #572]	@ (8003958 <HAL_RCC_OscConfig+0x26c>)
 800371a:	685b      	ldr	r3, [r3, #4]
 800371c:	f003 030c 	and.w	r3, r3, #12
 8003720:	2b08      	cmp	r3, #8
 8003722:	d112      	bne.n	800374a <HAL_RCC_OscConfig+0x5e>
 8003724:	4b8c      	ldr	r3, [pc, #560]	@ (8003958 <HAL_RCC_OscConfig+0x26c>)
 8003726:	685b      	ldr	r3, [r3, #4]
 8003728:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800372c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003730:	d10b      	bne.n	800374a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003732:	4b89      	ldr	r3, [pc, #548]	@ (8003958 <HAL_RCC_OscConfig+0x26c>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800373a:	2b00      	cmp	r3, #0
 800373c:	d06c      	beq.n	8003818 <HAL_RCC_OscConfig+0x12c>
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	685b      	ldr	r3, [r3, #4]
 8003742:	2b00      	cmp	r3, #0
 8003744:	d168      	bne.n	8003818 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003746:	2301      	movs	r3, #1
 8003748:	e24c      	b.n	8003be4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	685b      	ldr	r3, [r3, #4]
 800374e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003752:	d106      	bne.n	8003762 <HAL_RCC_OscConfig+0x76>
 8003754:	4b80      	ldr	r3, [pc, #512]	@ (8003958 <HAL_RCC_OscConfig+0x26c>)
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	4a7f      	ldr	r2, [pc, #508]	@ (8003958 <HAL_RCC_OscConfig+0x26c>)
 800375a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800375e:	6013      	str	r3, [r2, #0]
 8003760:	e02e      	b.n	80037c0 <HAL_RCC_OscConfig+0xd4>
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	685b      	ldr	r3, [r3, #4]
 8003766:	2b00      	cmp	r3, #0
 8003768:	d10c      	bne.n	8003784 <HAL_RCC_OscConfig+0x98>
 800376a:	4b7b      	ldr	r3, [pc, #492]	@ (8003958 <HAL_RCC_OscConfig+0x26c>)
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	4a7a      	ldr	r2, [pc, #488]	@ (8003958 <HAL_RCC_OscConfig+0x26c>)
 8003770:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003774:	6013      	str	r3, [r2, #0]
 8003776:	4b78      	ldr	r3, [pc, #480]	@ (8003958 <HAL_RCC_OscConfig+0x26c>)
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	4a77      	ldr	r2, [pc, #476]	@ (8003958 <HAL_RCC_OscConfig+0x26c>)
 800377c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003780:	6013      	str	r3, [r2, #0]
 8003782:	e01d      	b.n	80037c0 <HAL_RCC_OscConfig+0xd4>
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	685b      	ldr	r3, [r3, #4]
 8003788:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800378c:	d10c      	bne.n	80037a8 <HAL_RCC_OscConfig+0xbc>
 800378e:	4b72      	ldr	r3, [pc, #456]	@ (8003958 <HAL_RCC_OscConfig+0x26c>)
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	4a71      	ldr	r2, [pc, #452]	@ (8003958 <HAL_RCC_OscConfig+0x26c>)
 8003794:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003798:	6013      	str	r3, [r2, #0]
 800379a:	4b6f      	ldr	r3, [pc, #444]	@ (8003958 <HAL_RCC_OscConfig+0x26c>)
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	4a6e      	ldr	r2, [pc, #440]	@ (8003958 <HAL_RCC_OscConfig+0x26c>)
 80037a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80037a4:	6013      	str	r3, [r2, #0]
 80037a6:	e00b      	b.n	80037c0 <HAL_RCC_OscConfig+0xd4>
 80037a8:	4b6b      	ldr	r3, [pc, #428]	@ (8003958 <HAL_RCC_OscConfig+0x26c>)
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	4a6a      	ldr	r2, [pc, #424]	@ (8003958 <HAL_RCC_OscConfig+0x26c>)
 80037ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80037b2:	6013      	str	r3, [r2, #0]
 80037b4:	4b68      	ldr	r3, [pc, #416]	@ (8003958 <HAL_RCC_OscConfig+0x26c>)
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	4a67      	ldr	r2, [pc, #412]	@ (8003958 <HAL_RCC_OscConfig+0x26c>)
 80037ba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80037be:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	685b      	ldr	r3, [r3, #4]
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d013      	beq.n	80037f0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037c8:	f7fe f964 	bl	8001a94 <HAL_GetTick>
 80037cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037ce:	e008      	b.n	80037e2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037d0:	f7fe f960 	bl	8001a94 <HAL_GetTick>
 80037d4:	4602      	mov	r2, r0
 80037d6:	693b      	ldr	r3, [r7, #16]
 80037d8:	1ad3      	subs	r3, r2, r3
 80037da:	2b64      	cmp	r3, #100	@ 0x64
 80037dc:	d901      	bls.n	80037e2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80037de:	2303      	movs	r3, #3
 80037e0:	e200      	b.n	8003be4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037e2:	4b5d      	ldr	r3, [pc, #372]	@ (8003958 <HAL_RCC_OscConfig+0x26c>)
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d0f0      	beq.n	80037d0 <HAL_RCC_OscConfig+0xe4>
 80037ee:	e014      	b.n	800381a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037f0:	f7fe f950 	bl	8001a94 <HAL_GetTick>
 80037f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037f6:	e008      	b.n	800380a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037f8:	f7fe f94c 	bl	8001a94 <HAL_GetTick>
 80037fc:	4602      	mov	r2, r0
 80037fe:	693b      	ldr	r3, [r7, #16]
 8003800:	1ad3      	subs	r3, r2, r3
 8003802:	2b64      	cmp	r3, #100	@ 0x64
 8003804:	d901      	bls.n	800380a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003806:	2303      	movs	r3, #3
 8003808:	e1ec      	b.n	8003be4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800380a:	4b53      	ldr	r3, [pc, #332]	@ (8003958 <HAL_RCC_OscConfig+0x26c>)
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003812:	2b00      	cmp	r3, #0
 8003814:	d1f0      	bne.n	80037f8 <HAL_RCC_OscConfig+0x10c>
 8003816:	e000      	b.n	800381a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003818:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f003 0302 	and.w	r3, r3, #2
 8003822:	2b00      	cmp	r3, #0
 8003824:	d063      	beq.n	80038ee <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003826:	4b4c      	ldr	r3, [pc, #304]	@ (8003958 <HAL_RCC_OscConfig+0x26c>)
 8003828:	685b      	ldr	r3, [r3, #4]
 800382a:	f003 030c 	and.w	r3, r3, #12
 800382e:	2b00      	cmp	r3, #0
 8003830:	d00b      	beq.n	800384a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003832:	4b49      	ldr	r3, [pc, #292]	@ (8003958 <HAL_RCC_OscConfig+0x26c>)
 8003834:	685b      	ldr	r3, [r3, #4]
 8003836:	f003 030c 	and.w	r3, r3, #12
 800383a:	2b08      	cmp	r3, #8
 800383c:	d11c      	bne.n	8003878 <HAL_RCC_OscConfig+0x18c>
 800383e:	4b46      	ldr	r3, [pc, #280]	@ (8003958 <HAL_RCC_OscConfig+0x26c>)
 8003840:	685b      	ldr	r3, [r3, #4]
 8003842:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003846:	2b00      	cmp	r3, #0
 8003848:	d116      	bne.n	8003878 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800384a:	4b43      	ldr	r3, [pc, #268]	@ (8003958 <HAL_RCC_OscConfig+0x26c>)
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f003 0302 	and.w	r3, r3, #2
 8003852:	2b00      	cmp	r3, #0
 8003854:	d005      	beq.n	8003862 <HAL_RCC_OscConfig+0x176>
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	691b      	ldr	r3, [r3, #16]
 800385a:	2b01      	cmp	r3, #1
 800385c:	d001      	beq.n	8003862 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800385e:	2301      	movs	r3, #1
 8003860:	e1c0      	b.n	8003be4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003862:	4b3d      	ldr	r3, [pc, #244]	@ (8003958 <HAL_RCC_OscConfig+0x26c>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	695b      	ldr	r3, [r3, #20]
 800386e:	00db      	lsls	r3, r3, #3
 8003870:	4939      	ldr	r1, [pc, #228]	@ (8003958 <HAL_RCC_OscConfig+0x26c>)
 8003872:	4313      	orrs	r3, r2
 8003874:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003876:	e03a      	b.n	80038ee <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	691b      	ldr	r3, [r3, #16]
 800387c:	2b00      	cmp	r3, #0
 800387e:	d020      	beq.n	80038c2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003880:	4b36      	ldr	r3, [pc, #216]	@ (800395c <HAL_RCC_OscConfig+0x270>)
 8003882:	2201      	movs	r2, #1
 8003884:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003886:	f7fe f905 	bl	8001a94 <HAL_GetTick>
 800388a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800388c:	e008      	b.n	80038a0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800388e:	f7fe f901 	bl	8001a94 <HAL_GetTick>
 8003892:	4602      	mov	r2, r0
 8003894:	693b      	ldr	r3, [r7, #16]
 8003896:	1ad3      	subs	r3, r2, r3
 8003898:	2b02      	cmp	r3, #2
 800389a:	d901      	bls.n	80038a0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800389c:	2303      	movs	r3, #3
 800389e:	e1a1      	b.n	8003be4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038a0:	4b2d      	ldr	r3, [pc, #180]	@ (8003958 <HAL_RCC_OscConfig+0x26c>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f003 0302 	and.w	r3, r3, #2
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d0f0      	beq.n	800388e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038ac:	4b2a      	ldr	r3, [pc, #168]	@ (8003958 <HAL_RCC_OscConfig+0x26c>)
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	695b      	ldr	r3, [r3, #20]
 80038b8:	00db      	lsls	r3, r3, #3
 80038ba:	4927      	ldr	r1, [pc, #156]	@ (8003958 <HAL_RCC_OscConfig+0x26c>)
 80038bc:	4313      	orrs	r3, r2
 80038be:	600b      	str	r3, [r1, #0]
 80038c0:	e015      	b.n	80038ee <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80038c2:	4b26      	ldr	r3, [pc, #152]	@ (800395c <HAL_RCC_OscConfig+0x270>)
 80038c4:	2200      	movs	r2, #0
 80038c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038c8:	f7fe f8e4 	bl	8001a94 <HAL_GetTick>
 80038cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038ce:	e008      	b.n	80038e2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80038d0:	f7fe f8e0 	bl	8001a94 <HAL_GetTick>
 80038d4:	4602      	mov	r2, r0
 80038d6:	693b      	ldr	r3, [r7, #16]
 80038d8:	1ad3      	subs	r3, r2, r3
 80038da:	2b02      	cmp	r3, #2
 80038dc:	d901      	bls.n	80038e2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80038de:	2303      	movs	r3, #3
 80038e0:	e180      	b.n	8003be4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038e2:	4b1d      	ldr	r3, [pc, #116]	@ (8003958 <HAL_RCC_OscConfig+0x26c>)
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f003 0302 	and.w	r3, r3, #2
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d1f0      	bne.n	80038d0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f003 0308 	and.w	r3, r3, #8
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d03a      	beq.n	8003970 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	699b      	ldr	r3, [r3, #24]
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d019      	beq.n	8003936 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003902:	4b17      	ldr	r3, [pc, #92]	@ (8003960 <HAL_RCC_OscConfig+0x274>)
 8003904:	2201      	movs	r2, #1
 8003906:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003908:	f7fe f8c4 	bl	8001a94 <HAL_GetTick>
 800390c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800390e:	e008      	b.n	8003922 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003910:	f7fe f8c0 	bl	8001a94 <HAL_GetTick>
 8003914:	4602      	mov	r2, r0
 8003916:	693b      	ldr	r3, [r7, #16]
 8003918:	1ad3      	subs	r3, r2, r3
 800391a:	2b02      	cmp	r3, #2
 800391c:	d901      	bls.n	8003922 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800391e:	2303      	movs	r3, #3
 8003920:	e160      	b.n	8003be4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003922:	4b0d      	ldr	r3, [pc, #52]	@ (8003958 <HAL_RCC_OscConfig+0x26c>)
 8003924:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003926:	f003 0302 	and.w	r3, r3, #2
 800392a:	2b00      	cmp	r3, #0
 800392c:	d0f0      	beq.n	8003910 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800392e:	2001      	movs	r0, #1
 8003930:	f000 face 	bl	8003ed0 <RCC_Delay>
 8003934:	e01c      	b.n	8003970 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003936:	4b0a      	ldr	r3, [pc, #40]	@ (8003960 <HAL_RCC_OscConfig+0x274>)
 8003938:	2200      	movs	r2, #0
 800393a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800393c:	f7fe f8aa 	bl	8001a94 <HAL_GetTick>
 8003940:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003942:	e00f      	b.n	8003964 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003944:	f7fe f8a6 	bl	8001a94 <HAL_GetTick>
 8003948:	4602      	mov	r2, r0
 800394a:	693b      	ldr	r3, [r7, #16]
 800394c:	1ad3      	subs	r3, r2, r3
 800394e:	2b02      	cmp	r3, #2
 8003950:	d908      	bls.n	8003964 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003952:	2303      	movs	r3, #3
 8003954:	e146      	b.n	8003be4 <HAL_RCC_OscConfig+0x4f8>
 8003956:	bf00      	nop
 8003958:	40021000 	.word	0x40021000
 800395c:	42420000 	.word	0x42420000
 8003960:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003964:	4b92      	ldr	r3, [pc, #584]	@ (8003bb0 <HAL_RCC_OscConfig+0x4c4>)
 8003966:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003968:	f003 0302 	and.w	r3, r3, #2
 800396c:	2b00      	cmp	r3, #0
 800396e:	d1e9      	bne.n	8003944 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f003 0304 	and.w	r3, r3, #4
 8003978:	2b00      	cmp	r3, #0
 800397a:	f000 80a6 	beq.w	8003aca <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800397e:	2300      	movs	r3, #0
 8003980:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003982:	4b8b      	ldr	r3, [pc, #556]	@ (8003bb0 <HAL_RCC_OscConfig+0x4c4>)
 8003984:	69db      	ldr	r3, [r3, #28]
 8003986:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800398a:	2b00      	cmp	r3, #0
 800398c:	d10d      	bne.n	80039aa <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800398e:	4b88      	ldr	r3, [pc, #544]	@ (8003bb0 <HAL_RCC_OscConfig+0x4c4>)
 8003990:	69db      	ldr	r3, [r3, #28]
 8003992:	4a87      	ldr	r2, [pc, #540]	@ (8003bb0 <HAL_RCC_OscConfig+0x4c4>)
 8003994:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003998:	61d3      	str	r3, [r2, #28]
 800399a:	4b85      	ldr	r3, [pc, #532]	@ (8003bb0 <HAL_RCC_OscConfig+0x4c4>)
 800399c:	69db      	ldr	r3, [r3, #28]
 800399e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039a2:	60bb      	str	r3, [r7, #8]
 80039a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80039a6:	2301      	movs	r3, #1
 80039a8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039aa:	4b82      	ldr	r3, [pc, #520]	@ (8003bb4 <HAL_RCC_OscConfig+0x4c8>)
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d118      	bne.n	80039e8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80039b6:	4b7f      	ldr	r3, [pc, #508]	@ (8003bb4 <HAL_RCC_OscConfig+0x4c8>)
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	4a7e      	ldr	r2, [pc, #504]	@ (8003bb4 <HAL_RCC_OscConfig+0x4c8>)
 80039bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80039c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80039c2:	f7fe f867 	bl	8001a94 <HAL_GetTick>
 80039c6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039c8:	e008      	b.n	80039dc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039ca:	f7fe f863 	bl	8001a94 <HAL_GetTick>
 80039ce:	4602      	mov	r2, r0
 80039d0:	693b      	ldr	r3, [r7, #16]
 80039d2:	1ad3      	subs	r3, r2, r3
 80039d4:	2b64      	cmp	r3, #100	@ 0x64
 80039d6:	d901      	bls.n	80039dc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80039d8:	2303      	movs	r3, #3
 80039da:	e103      	b.n	8003be4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039dc:	4b75      	ldr	r3, [pc, #468]	@ (8003bb4 <HAL_RCC_OscConfig+0x4c8>)
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d0f0      	beq.n	80039ca <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	68db      	ldr	r3, [r3, #12]
 80039ec:	2b01      	cmp	r3, #1
 80039ee:	d106      	bne.n	80039fe <HAL_RCC_OscConfig+0x312>
 80039f0:	4b6f      	ldr	r3, [pc, #444]	@ (8003bb0 <HAL_RCC_OscConfig+0x4c4>)
 80039f2:	6a1b      	ldr	r3, [r3, #32]
 80039f4:	4a6e      	ldr	r2, [pc, #440]	@ (8003bb0 <HAL_RCC_OscConfig+0x4c4>)
 80039f6:	f043 0301 	orr.w	r3, r3, #1
 80039fa:	6213      	str	r3, [r2, #32]
 80039fc:	e02d      	b.n	8003a5a <HAL_RCC_OscConfig+0x36e>
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	68db      	ldr	r3, [r3, #12]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d10c      	bne.n	8003a20 <HAL_RCC_OscConfig+0x334>
 8003a06:	4b6a      	ldr	r3, [pc, #424]	@ (8003bb0 <HAL_RCC_OscConfig+0x4c4>)
 8003a08:	6a1b      	ldr	r3, [r3, #32]
 8003a0a:	4a69      	ldr	r2, [pc, #420]	@ (8003bb0 <HAL_RCC_OscConfig+0x4c4>)
 8003a0c:	f023 0301 	bic.w	r3, r3, #1
 8003a10:	6213      	str	r3, [r2, #32]
 8003a12:	4b67      	ldr	r3, [pc, #412]	@ (8003bb0 <HAL_RCC_OscConfig+0x4c4>)
 8003a14:	6a1b      	ldr	r3, [r3, #32]
 8003a16:	4a66      	ldr	r2, [pc, #408]	@ (8003bb0 <HAL_RCC_OscConfig+0x4c4>)
 8003a18:	f023 0304 	bic.w	r3, r3, #4
 8003a1c:	6213      	str	r3, [r2, #32]
 8003a1e:	e01c      	b.n	8003a5a <HAL_RCC_OscConfig+0x36e>
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	68db      	ldr	r3, [r3, #12]
 8003a24:	2b05      	cmp	r3, #5
 8003a26:	d10c      	bne.n	8003a42 <HAL_RCC_OscConfig+0x356>
 8003a28:	4b61      	ldr	r3, [pc, #388]	@ (8003bb0 <HAL_RCC_OscConfig+0x4c4>)
 8003a2a:	6a1b      	ldr	r3, [r3, #32]
 8003a2c:	4a60      	ldr	r2, [pc, #384]	@ (8003bb0 <HAL_RCC_OscConfig+0x4c4>)
 8003a2e:	f043 0304 	orr.w	r3, r3, #4
 8003a32:	6213      	str	r3, [r2, #32]
 8003a34:	4b5e      	ldr	r3, [pc, #376]	@ (8003bb0 <HAL_RCC_OscConfig+0x4c4>)
 8003a36:	6a1b      	ldr	r3, [r3, #32]
 8003a38:	4a5d      	ldr	r2, [pc, #372]	@ (8003bb0 <HAL_RCC_OscConfig+0x4c4>)
 8003a3a:	f043 0301 	orr.w	r3, r3, #1
 8003a3e:	6213      	str	r3, [r2, #32]
 8003a40:	e00b      	b.n	8003a5a <HAL_RCC_OscConfig+0x36e>
 8003a42:	4b5b      	ldr	r3, [pc, #364]	@ (8003bb0 <HAL_RCC_OscConfig+0x4c4>)
 8003a44:	6a1b      	ldr	r3, [r3, #32]
 8003a46:	4a5a      	ldr	r2, [pc, #360]	@ (8003bb0 <HAL_RCC_OscConfig+0x4c4>)
 8003a48:	f023 0301 	bic.w	r3, r3, #1
 8003a4c:	6213      	str	r3, [r2, #32]
 8003a4e:	4b58      	ldr	r3, [pc, #352]	@ (8003bb0 <HAL_RCC_OscConfig+0x4c4>)
 8003a50:	6a1b      	ldr	r3, [r3, #32]
 8003a52:	4a57      	ldr	r2, [pc, #348]	@ (8003bb0 <HAL_RCC_OscConfig+0x4c4>)
 8003a54:	f023 0304 	bic.w	r3, r3, #4
 8003a58:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	68db      	ldr	r3, [r3, #12]
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d015      	beq.n	8003a8e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a62:	f7fe f817 	bl	8001a94 <HAL_GetTick>
 8003a66:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a68:	e00a      	b.n	8003a80 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a6a:	f7fe f813 	bl	8001a94 <HAL_GetTick>
 8003a6e:	4602      	mov	r2, r0
 8003a70:	693b      	ldr	r3, [r7, #16]
 8003a72:	1ad3      	subs	r3, r2, r3
 8003a74:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d901      	bls.n	8003a80 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003a7c:	2303      	movs	r3, #3
 8003a7e:	e0b1      	b.n	8003be4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a80:	4b4b      	ldr	r3, [pc, #300]	@ (8003bb0 <HAL_RCC_OscConfig+0x4c4>)
 8003a82:	6a1b      	ldr	r3, [r3, #32]
 8003a84:	f003 0302 	and.w	r3, r3, #2
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d0ee      	beq.n	8003a6a <HAL_RCC_OscConfig+0x37e>
 8003a8c:	e014      	b.n	8003ab8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a8e:	f7fe f801 	bl	8001a94 <HAL_GetTick>
 8003a92:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a94:	e00a      	b.n	8003aac <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a96:	f7fd fffd 	bl	8001a94 <HAL_GetTick>
 8003a9a:	4602      	mov	r2, r0
 8003a9c:	693b      	ldr	r3, [r7, #16]
 8003a9e:	1ad3      	subs	r3, r2, r3
 8003aa0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003aa4:	4293      	cmp	r3, r2
 8003aa6:	d901      	bls.n	8003aac <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003aa8:	2303      	movs	r3, #3
 8003aaa:	e09b      	b.n	8003be4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003aac:	4b40      	ldr	r3, [pc, #256]	@ (8003bb0 <HAL_RCC_OscConfig+0x4c4>)
 8003aae:	6a1b      	ldr	r3, [r3, #32]
 8003ab0:	f003 0302 	and.w	r3, r3, #2
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d1ee      	bne.n	8003a96 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003ab8:	7dfb      	ldrb	r3, [r7, #23]
 8003aba:	2b01      	cmp	r3, #1
 8003abc:	d105      	bne.n	8003aca <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003abe:	4b3c      	ldr	r3, [pc, #240]	@ (8003bb0 <HAL_RCC_OscConfig+0x4c4>)
 8003ac0:	69db      	ldr	r3, [r3, #28]
 8003ac2:	4a3b      	ldr	r2, [pc, #236]	@ (8003bb0 <HAL_RCC_OscConfig+0x4c4>)
 8003ac4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003ac8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	69db      	ldr	r3, [r3, #28]
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	f000 8087 	beq.w	8003be2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003ad4:	4b36      	ldr	r3, [pc, #216]	@ (8003bb0 <HAL_RCC_OscConfig+0x4c4>)
 8003ad6:	685b      	ldr	r3, [r3, #4]
 8003ad8:	f003 030c 	and.w	r3, r3, #12
 8003adc:	2b08      	cmp	r3, #8
 8003ade:	d061      	beq.n	8003ba4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	69db      	ldr	r3, [r3, #28]
 8003ae4:	2b02      	cmp	r3, #2
 8003ae6:	d146      	bne.n	8003b76 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ae8:	4b33      	ldr	r3, [pc, #204]	@ (8003bb8 <HAL_RCC_OscConfig+0x4cc>)
 8003aea:	2200      	movs	r2, #0
 8003aec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003aee:	f7fd ffd1 	bl	8001a94 <HAL_GetTick>
 8003af2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003af4:	e008      	b.n	8003b08 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003af6:	f7fd ffcd 	bl	8001a94 <HAL_GetTick>
 8003afa:	4602      	mov	r2, r0
 8003afc:	693b      	ldr	r3, [r7, #16]
 8003afe:	1ad3      	subs	r3, r2, r3
 8003b00:	2b02      	cmp	r3, #2
 8003b02:	d901      	bls.n	8003b08 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003b04:	2303      	movs	r3, #3
 8003b06:	e06d      	b.n	8003be4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003b08:	4b29      	ldr	r3, [pc, #164]	@ (8003bb0 <HAL_RCC_OscConfig+0x4c4>)
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d1f0      	bne.n	8003af6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	6a1b      	ldr	r3, [r3, #32]
 8003b18:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b1c:	d108      	bne.n	8003b30 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003b1e:	4b24      	ldr	r3, [pc, #144]	@ (8003bb0 <HAL_RCC_OscConfig+0x4c4>)
 8003b20:	685b      	ldr	r3, [r3, #4]
 8003b22:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	689b      	ldr	r3, [r3, #8]
 8003b2a:	4921      	ldr	r1, [pc, #132]	@ (8003bb0 <HAL_RCC_OscConfig+0x4c4>)
 8003b2c:	4313      	orrs	r3, r2
 8003b2e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003b30:	4b1f      	ldr	r3, [pc, #124]	@ (8003bb0 <HAL_RCC_OscConfig+0x4c4>)
 8003b32:	685b      	ldr	r3, [r3, #4]
 8003b34:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6a19      	ldr	r1, [r3, #32]
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b40:	430b      	orrs	r3, r1
 8003b42:	491b      	ldr	r1, [pc, #108]	@ (8003bb0 <HAL_RCC_OscConfig+0x4c4>)
 8003b44:	4313      	orrs	r3, r2
 8003b46:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003b48:	4b1b      	ldr	r3, [pc, #108]	@ (8003bb8 <HAL_RCC_OscConfig+0x4cc>)
 8003b4a:	2201      	movs	r2, #1
 8003b4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b4e:	f7fd ffa1 	bl	8001a94 <HAL_GetTick>
 8003b52:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003b54:	e008      	b.n	8003b68 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b56:	f7fd ff9d 	bl	8001a94 <HAL_GetTick>
 8003b5a:	4602      	mov	r2, r0
 8003b5c:	693b      	ldr	r3, [r7, #16]
 8003b5e:	1ad3      	subs	r3, r2, r3
 8003b60:	2b02      	cmp	r3, #2
 8003b62:	d901      	bls.n	8003b68 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003b64:	2303      	movs	r3, #3
 8003b66:	e03d      	b.n	8003be4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003b68:	4b11      	ldr	r3, [pc, #68]	@ (8003bb0 <HAL_RCC_OscConfig+0x4c4>)
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d0f0      	beq.n	8003b56 <HAL_RCC_OscConfig+0x46a>
 8003b74:	e035      	b.n	8003be2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b76:	4b10      	ldr	r3, [pc, #64]	@ (8003bb8 <HAL_RCC_OscConfig+0x4cc>)
 8003b78:	2200      	movs	r2, #0
 8003b7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b7c:	f7fd ff8a 	bl	8001a94 <HAL_GetTick>
 8003b80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003b82:	e008      	b.n	8003b96 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b84:	f7fd ff86 	bl	8001a94 <HAL_GetTick>
 8003b88:	4602      	mov	r2, r0
 8003b8a:	693b      	ldr	r3, [r7, #16]
 8003b8c:	1ad3      	subs	r3, r2, r3
 8003b8e:	2b02      	cmp	r3, #2
 8003b90:	d901      	bls.n	8003b96 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003b92:	2303      	movs	r3, #3
 8003b94:	e026      	b.n	8003be4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003b96:	4b06      	ldr	r3, [pc, #24]	@ (8003bb0 <HAL_RCC_OscConfig+0x4c4>)
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d1f0      	bne.n	8003b84 <HAL_RCC_OscConfig+0x498>
 8003ba2:	e01e      	b.n	8003be2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	69db      	ldr	r3, [r3, #28]
 8003ba8:	2b01      	cmp	r3, #1
 8003baa:	d107      	bne.n	8003bbc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003bac:	2301      	movs	r3, #1
 8003bae:	e019      	b.n	8003be4 <HAL_RCC_OscConfig+0x4f8>
 8003bb0:	40021000 	.word	0x40021000
 8003bb4:	40007000 	.word	0x40007000
 8003bb8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003bbc:	4b0b      	ldr	r3, [pc, #44]	@ (8003bec <HAL_RCC_OscConfig+0x500>)
 8003bbe:	685b      	ldr	r3, [r3, #4]
 8003bc0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6a1b      	ldr	r3, [r3, #32]
 8003bcc:	429a      	cmp	r2, r3
 8003bce:	d106      	bne.n	8003bde <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003bda:	429a      	cmp	r2, r3
 8003bdc:	d001      	beq.n	8003be2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003bde:	2301      	movs	r3, #1
 8003be0:	e000      	b.n	8003be4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003be2:	2300      	movs	r3, #0
}
 8003be4:	4618      	mov	r0, r3
 8003be6:	3718      	adds	r7, #24
 8003be8:	46bd      	mov	sp, r7
 8003bea:	bd80      	pop	{r7, pc}
 8003bec:	40021000 	.word	0x40021000

08003bf0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	b084      	sub	sp, #16
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
 8003bf8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d101      	bne.n	8003c04 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003c00:	2301      	movs	r3, #1
 8003c02:	e0d0      	b.n	8003da6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003c04:	4b6a      	ldr	r3, [pc, #424]	@ (8003db0 <HAL_RCC_ClockConfig+0x1c0>)
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f003 0307 	and.w	r3, r3, #7
 8003c0c:	683a      	ldr	r2, [r7, #0]
 8003c0e:	429a      	cmp	r2, r3
 8003c10:	d910      	bls.n	8003c34 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c12:	4b67      	ldr	r3, [pc, #412]	@ (8003db0 <HAL_RCC_ClockConfig+0x1c0>)
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f023 0207 	bic.w	r2, r3, #7
 8003c1a:	4965      	ldr	r1, [pc, #404]	@ (8003db0 <HAL_RCC_ClockConfig+0x1c0>)
 8003c1c:	683b      	ldr	r3, [r7, #0]
 8003c1e:	4313      	orrs	r3, r2
 8003c20:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c22:	4b63      	ldr	r3, [pc, #396]	@ (8003db0 <HAL_RCC_ClockConfig+0x1c0>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f003 0307 	and.w	r3, r3, #7
 8003c2a:	683a      	ldr	r2, [r7, #0]
 8003c2c:	429a      	cmp	r2, r3
 8003c2e:	d001      	beq.n	8003c34 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003c30:	2301      	movs	r3, #1
 8003c32:	e0b8      	b.n	8003da6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f003 0302 	and.w	r3, r3, #2
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d020      	beq.n	8003c82 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f003 0304 	and.w	r3, r3, #4
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d005      	beq.n	8003c58 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003c4c:	4b59      	ldr	r3, [pc, #356]	@ (8003db4 <HAL_RCC_ClockConfig+0x1c4>)
 8003c4e:	685b      	ldr	r3, [r3, #4]
 8003c50:	4a58      	ldr	r2, [pc, #352]	@ (8003db4 <HAL_RCC_ClockConfig+0x1c4>)
 8003c52:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003c56:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f003 0308 	and.w	r3, r3, #8
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d005      	beq.n	8003c70 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003c64:	4b53      	ldr	r3, [pc, #332]	@ (8003db4 <HAL_RCC_ClockConfig+0x1c4>)
 8003c66:	685b      	ldr	r3, [r3, #4]
 8003c68:	4a52      	ldr	r2, [pc, #328]	@ (8003db4 <HAL_RCC_ClockConfig+0x1c4>)
 8003c6a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003c6e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c70:	4b50      	ldr	r3, [pc, #320]	@ (8003db4 <HAL_RCC_ClockConfig+0x1c4>)
 8003c72:	685b      	ldr	r3, [r3, #4]
 8003c74:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	689b      	ldr	r3, [r3, #8]
 8003c7c:	494d      	ldr	r1, [pc, #308]	@ (8003db4 <HAL_RCC_ClockConfig+0x1c4>)
 8003c7e:	4313      	orrs	r3, r2
 8003c80:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f003 0301 	and.w	r3, r3, #1
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d040      	beq.n	8003d10 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	685b      	ldr	r3, [r3, #4]
 8003c92:	2b01      	cmp	r3, #1
 8003c94:	d107      	bne.n	8003ca6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c96:	4b47      	ldr	r3, [pc, #284]	@ (8003db4 <HAL_RCC_ClockConfig+0x1c4>)
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d115      	bne.n	8003cce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ca2:	2301      	movs	r3, #1
 8003ca4:	e07f      	b.n	8003da6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	685b      	ldr	r3, [r3, #4]
 8003caa:	2b02      	cmp	r3, #2
 8003cac:	d107      	bne.n	8003cbe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003cae:	4b41      	ldr	r3, [pc, #260]	@ (8003db4 <HAL_RCC_ClockConfig+0x1c4>)
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d109      	bne.n	8003cce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003cba:	2301      	movs	r3, #1
 8003cbc:	e073      	b.n	8003da6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003cbe:	4b3d      	ldr	r3, [pc, #244]	@ (8003db4 <HAL_RCC_ClockConfig+0x1c4>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f003 0302 	and.w	r3, r3, #2
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d101      	bne.n	8003cce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003cca:	2301      	movs	r3, #1
 8003ccc:	e06b      	b.n	8003da6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003cce:	4b39      	ldr	r3, [pc, #228]	@ (8003db4 <HAL_RCC_ClockConfig+0x1c4>)
 8003cd0:	685b      	ldr	r3, [r3, #4]
 8003cd2:	f023 0203 	bic.w	r2, r3, #3
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	685b      	ldr	r3, [r3, #4]
 8003cda:	4936      	ldr	r1, [pc, #216]	@ (8003db4 <HAL_RCC_ClockConfig+0x1c4>)
 8003cdc:	4313      	orrs	r3, r2
 8003cde:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003ce0:	f7fd fed8 	bl	8001a94 <HAL_GetTick>
 8003ce4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ce6:	e00a      	b.n	8003cfe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ce8:	f7fd fed4 	bl	8001a94 <HAL_GetTick>
 8003cec:	4602      	mov	r2, r0
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	1ad3      	subs	r3, r2, r3
 8003cf2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003cf6:	4293      	cmp	r3, r2
 8003cf8:	d901      	bls.n	8003cfe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003cfa:	2303      	movs	r3, #3
 8003cfc:	e053      	b.n	8003da6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cfe:	4b2d      	ldr	r3, [pc, #180]	@ (8003db4 <HAL_RCC_ClockConfig+0x1c4>)
 8003d00:	685b      	ldr	r3, [r3, #4]
 8003d02:	f003 020c 	and.w	r2, r3, #12
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	685b      	ldr	r3, [r3, #4]
 8003d0a:	009b      	lsls	r3, r3, #2
 8003d0c:	429a      	cmp	r2, r3
 8003d0e:	d1eb      	bne.n	8003ce8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003d10:	4b27      	ldr	r3, [pc, #156]	@ (8003db0 <HAL_RCC_ClockConfig+0x1c0>)
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f003 0307 	and.w	r3, r3, #7
 8003d18:	683a      	ldr	r2, [r7, #0]
 8003d1a:	429a      	cmp	r2, r3
 8003d1c:	d210      	bcs.n	8003d40 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d1e:	4b24      	ldr	r3, [pc, #144]	@ (8003db0 <HAL_RCC_ClockConfig+0x1c0>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f023 0207 	bic.w	r2, r3, #7
 8003d26:	4922      	ldr	r1, [pc, #136]	@ (8003db0 <HAL_RCC_ClockConfig+0x1c0>)
 8003d28:	683b      	ldr	r3, [r7, #0]
 8003d2a:	4313      	orrs	r3, r2
 8003d2c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d2e:	4b20      	ldr	r3, [pc, #128]	@ (8003db0 <HAL_RCC_ClockConfig+0x1c0>)
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f003 0307 	and.w	r3, r3, #7
 8003d36:	683a      	ldr	r2, [r7, #0]
 8003d38:	429a      	cmp	r2, r3
 8003d3a:	d001      	beq.n	8003d40 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003d3c:	2301      	movs	r3, #1
 8003d3e:	e032      	b.n	8003da6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f003 0304 	and.w	r3, r3, #4
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d008      	beq.n	8003d5e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003d4c:	4b19      	ldr	r3, [pc, #100]	@ (8003db4 <HAL_RCC_ClockConfig+0x1c4>)
 8003d4e:	685b      	ldr	r3, [r3, #4]
 8003d50:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	68db      	ldr	r3, [r3, #12]
 8003d58:	4916      	ldr	r1, [pc, #88]	@ (8003db4 <HAL_RCC_ClockConfig+0x1c4>)
 8003d5a:	4313      	orrs	r3, r2
 8003d5c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f003 0308 	and.w	r3, r3, #8
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d009      	beq.n	8003d7e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003d6a:	4b12      	ldr	r3, [pc, #72]	@ (8003db4 <HAL_RCC_ClockConfig+0x1c4>)
 8003d6c:	685b      	ldr	r3, [r3, #4]
 8003d6e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	691b      	ldr	r3, [r3, #16]
 8003d76:	00db      	lsls	r3, r3, #3
 8003d78:	490e      	ldr	r1, [pc, #56]	@ (8003db4 <HAL_RCC_ClockConfig+0x1c4>)
 8003d7a:	4313      	orrs	r3, r2
 8003d7c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003d7e:	f000 f821 	bl	8003dc4 <HAL_RCC_GetSysClockFreq>
 8003d82:	4602      	mov	r2, r0
 8003d84:	4b0b      	ldr	r3, [pc, #44]	@ (8003db4 <HAL_RCC_ClockConfig+0x1c4>)
 8003d86:	685b      	ldr	r3, [r3, #4]
 8003d88:	091b      	lsrs	r3, r3, #4
 8003d8a:	f003 030f 	and.w	r3, r3, #15
 8003d8e:	490a      	ldr	r1, [pc, #40]	@ (8003db8 <HAL_RCC_ClockConfig+0x1c8>)
 8003d90:	5ccb      	ldrb	r3, [r1, r3]
 8003d92:	fa22 f303 	lsr.w	r3, r2, r3
 8003d96:	4a09      	ldr	r2, [pc, #36]	@ (8003dbc <HAL_RCC_ClockConfig+0x1cc>)
 8003d98:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003d9a:	4b09      	ldr	r3, [pc, #36]	@ (8003dc0 <HAL_RCC_ClockConfig+0x1d0>)
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	4618      	mov	r0, r3
 8003da0:	f7fd fe36 	bl	8001a10 <HAL_InitTick>

  return HAL_OK;
 8003da4:	2300      	movs	r3, #0
}
 8003da6:	4618      	mov	r0, r3
 8003da8:	3710      	adds	r7, #16
 8003daa:	46bd      	mov	sp, r7
 8003dac:	bd80      	pop	{r7, pc}
 8003dae:	bf00      	nop
 8003db0:	40022000 	.word	0x40022000
 8003db4:	40021000 	.word	0x40021000
 8003db8:	0800838c 	.word	0x0800838c
 8003dbc:	20000000 	.word	0x20000000
 8003dc0:	20000004 	.word	0x20000004

08003dc4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003dc4:	b480      	push	{r7}
 8003dc6:	b087      	sub	sp, #28
 8003dc8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003dca:	2300      	movs	r3, #0
 8003dcc:	60fb      	str	r3, [r7, #12]
 8003dce:	2300      	movs	r3, #0
 8003dd0:	60bb      	str	r3, [r7, #8]
 8003dd2:	2300      	movs	r3, #0
 8003dd4:	617b      	str	r3, [r7, #20]
 8003dd6:	2300      	movs	r3, #0
 8003dd8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003dda:	2300      	movs	r3, #0
 8003ddc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003dde:	4b1e      	ldr	r3, [pc, #120]	@ (8003e58 <HAL_RCC_GetSysClockFreq+0x94>)
 8003de0:	685b      	ldr	r3, [r3, #4]
 8003de2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	f003 030c 	and.w	r3, r3, #12
 8003dea:	2b04      	cmp	r3, #4
 8003dec:	d002      	beq.n	8003df4 <HAL_RCC_GetSysClockFreq+0x30>
 8003dee:	2b08      	cmp	r3, #8
 8003df0:	d003      	beq.n	8003dfa <HAL_RCC_GetSysClockFreq+0x36>
 8003df2:	e027      	b.n	8003e44 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003df4:	4b19      	ldr	r3, [pc, #100]	@ (8003e5c <HAL_RCC_GetSysClockFreq+0x98>)
 8003df6:	613b      	str	r3, [r7, #16]
      break;
 8003df8:	e027      	b.n	8003e4a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	0c9b      	lsrs	r3, r3, #18
 8003dfe:	f003 030f 	and.w	r3, r3, #15
 8003e02:	4a17      	ldr	r2, [pc, #92]	@ (8003e60 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003e04:	5cd3      	ldrb	r3, [r2, r3]
 8003e06:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d010      	beq.n	8003e34 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003e12:	4b11      	ldr	r3, [pc, #68]	@ (8003e58 <HAL_RCC_GetSysClockFreq+0x94>)
 8003e14:	685b      	ldr	r3, [r3, #4]
 8003e16:	0c5b      	lsrs	r3, r3, #17
 8003e18:	f003 0301 	and.w	r3, r3, #1
 8003e1c:	4a11      	ldr	r2, [pc, #68]	@ (8003e64 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003e1e:	5cd3      	ldrb	r3, [r2, r3]
 8003e20:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	4a0d      	ldr	r2, [pc, #52]	@ (8003e5c <HAL_RCC_GetSysClockFreq+0x98>)
 8003e26:	fb03 f202 	mul.w	r2, r3, r2
 8003e2a:	68bb      	ldr	r3, [r7, #8]
 8003e2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e30:	617b      	str	r3, [r7, #20]
 8003e32:	e004      	b.n	8003e3e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	4a0c      	ldr	r2, [pc, #48]	@ (8003e68 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003e38:	fb02 f303 	mul.w	r3, r2, r3
 8003e3c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003e3e:	697b      	ldr	r3, [r7, #20]
 8003e40:	613b      	str	r3, [r7, #16]
      break;
 8003e42:	e002      	b.n	8003e4a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003e44:	4b05      	ldr	r3, [pc, #20]	@ (8003e5c <HAL_RCC_GetSysClockFreq+0x98>)
 8003e46:	613b      	str	r3, [r7, #16]
      break;
 8003e48:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003e4a:	693b      	ldr	r3, [r7, #16]
}
 8003e4c:	4618      	mov	r0, r3
 8003e4e:	371c      	adds	r7, #28
 8003e50:	46bd      	mov	sp, r7
 8003e52:	bc80      	pop	{r7}
 8003e54:	4770      	bx	lr
 8003e56:	bf00      	nop
 8003e58:	40021000 	.word	0x40021000
 8003e5c:	007a1200 	.word	0x007a1200
 8003e60:	080083a4 	.word	0x080083a4
 8003e64:	080083b4 	.word	0x080083b4
 8003e68:	003d0900 	.word	0x003d0900

08003e6c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003e6c:	b480      	push	{r7}
 8003e6e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003e70:	4b02      	ldr	r3, [pc, #8]	@ (8003e7c <HAL_RCC_GetHCLKFreq+0x10>)
 8003e72:	681b      	ldr	r3, [r3, #0]
}
 8003e74:	4618      	mov	r0, r3
 8003e76:	46bd      	mov	sp, r7
 8003e78:	bc80      	pop	{r7}
 8003e7a:	4770      	bx	lr
 8003e7c:	20000000 	.word	0x20000000

08003e80 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003e84:	f7ff fff2 	bl	8003e6c <HAL_RCC_GetHCLKFreq>
 8003e88:	4602      	mov	r2, r0
 8003e8a:	4b05      	ldr	r3, [pc, #20]	@ (8003ea0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003e8c:	685b      	ldr	r3, [r3, #4]
 8003e8e:	0a1b      	lsrs	r3, r3, #8
 8003e90:	f003 0307 	and.w	r3, r3, #7
 8003e94:	4903      	ldr	r1, [pc, #12]	@ (8003ea4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003e96:	5ccb      	ldrb	r3, [r1, r3]
 8003e98:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	bd80      	pop	{r7, pc}
 8003ea0:	40021000 	.word	0x40021000
 8003ea4:	0800839c 	.word	0x0800839c

08003ea8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003ea8:	b580      	push	{r7, lr}
 8003eaa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003eac:	f7ff ffde 	bl	8003e6c <HAL_RCC_GetHCLKFreq>
 8003eb0:	4602      	mov	r2, r0
 8003eb2:	4b05      	ldr	r3, [pc, #20]	@ (8003ec8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003eb4:	685b      	ldr	r3, [r3, #4]
 8003eb6:	0adb      	lsrs	r3, r3, #11
 8003eb8:	f003 0307 	and.w	r3, r3, #7
 8003ebc:	4903      	ldr	r1, [pc, #12]	@ (8003ecc <HAL_RCC_GetPCLK2Freq+0x24>)
 8003ebe:	5ccb      	ldrb	r3, [r1, r3]
 8003ec0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	bd80      	pop	{r7, pc}
 8003ec8:	40021000 	.word	0x40021000
 8003ecc:	0800839c 	.word	0x0800839c

08003ed0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003ed0:	b480      	push	{r7}
 8003ed2:	b085      	sub	sp, #20
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003ed8:	4b0a      	ldr	r3, [pc, #40]	@ (8003f04 <RCC_Delay+0x34>)
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	4a0a      	ldr	r2, [pc, #40]	@ (8003f08 <RCC_Delay+0x38>)
 8003ede:	fba2 2303 	umull	r2, r3, r2, r3
 8003ee2:	0a5b      	lsrs	r3, r3, #9
 8003ee4:	687a      	ldr	r2, [r7, #4]
 8003ee6:	fb02 f303 	mul.w	r3, r2, r3
 8003eea:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003eec:	bf00      	nop
  }
  while (Delay --);
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	1e5a      	subs	r2, r3, #1
 8003ef2:	60fa      	str	r2, [r7, #12]
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d1f9      	bne.n	8003eec <RCC_Delay+0x1c>
}
 8003ef8:	bf00      	nop
 8003efa:	bf00      	nop
 8003efc:	3714      	adds	r7, #20
 8003efe:	46bd      	mov	sp, r7
 8003f00:	bc80      	pop	{r7}
 8003f02:	4770      	bx	lr
 8003f04:	20000000 	.word	0x20000000
 8003f08:	10624dd3 	.word	0x10624dd3

08003f0c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b086      	sub	sp, #24
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003f14:	2300      	movs	r3, #0
 8003f16:	613b      	str	r3, [r7, #16]
 8003f18:	2300      	movs	r3, #0
 8003f1a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f003 0301 	and.w	r3, r3, #1
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d07d      	beq.n	8004024 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003f28:	2300      	movs	r3, #0
 8003f2a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f2c:	4b4f      	ldr	r3, [pc, #316]	@ (800406c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f2e:	69db      	ldr	r3, [r3, #28]
 8003f30:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d10d      	bne.n	8003f54 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f38:	4b4c      	ldr	r3, [pc, #304]	@ (800406c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f3a:	69db      	ldr	r3, [r3, #28]
 8003f3c:	4a4b      	ldr	r2, [pc, #300]	@ (800406c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f3e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f42:	61d3      	str	r3, [r2, #28]
 8003f44:	4b49      	ldr	r3, [pc, #292]	@ (800406c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f46:	69db      	ldr	r3, [r3, #28]
 8003f48:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f4c:	60bb      	str	r3, [r7, #8]
 8003f4e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f50:	2301      	movs	r3, #1
 8003f52:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f54:	4b46      	ldr	r3, [pc, #280]	@ (8004070 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d118      	bne.n	8003f92 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003f60:	4b43      	ldr	r3, [pc, #268]	@ (8004070 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	4a42      	ldr	r2, [pc, #264]	@ (8004070 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003f66:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f6a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f6c:	f7fd fd92 	bl	8001a94 <HAL_GetTick>
 8003f70:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f72:	e008      	b.n	8003f86 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f74:	f7fd fd8e 	bl	8001a94 <HAL_GetTick>
 8003f78:	4602      	mov	r2, r0
 8003f7a:	693b      	ldr	r3, [r7, #16]
 8003f7c:	1ad3      	subs	r3, r2, r3
 8003f7e:	2b64      	cmp	r3, #100	@ 0x64
 8003f80:	d901      	bls.n	8003f86 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003f82:	2303      	movs	r3, #3
 8003f84:	e06d      	b.n	8004062 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f86:	4b3a      	ldr	r3, [pc, #232]	@ (8004070 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d0f0      	beq.n	8003f74 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003f92:	4b36      	ldr	r3, [pc, #216]	@ (800406c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f94:	6a1b      	ldr	r3, [r3, #32]
 8003f96:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003f9a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d02e      	beq.n	8004000 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	685b      	ldr	r3, [r3, #4]
 8003fa6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003faa:	68fa      	ldr	r2, [r7, #12]
 8003fac:	429a      	cmp	r2, r3
 8003fae:	d027      	beq.n	8004000 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003fb0:	4b2e      	ldr	r3, [pc, #184]	@ (800406c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003fb2:	6a1b      	ldr	r3, [r3, #32]
 8003fb4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003fb8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003fba:	4b2e      	ldr	r3, [pc, #184]	@ (8004074 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003fbc:	2201      	movs	r2, #1
 8003fbe:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003fc0:	4b2c      	ldr	r3, [pc, #176]	@ (8004074 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003fc6:	4a29      	ldr	r2, [pc, #164]	@ (800406c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	f003 0301 	and.w	r3, r3, #1
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d014      	beq.n	8004000 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fd6:	f7fd fd5d 	bl	8001a94 <HAL_GetTick>
 8003fda:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003fdc:	e00a      	b.n	8003ff4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003fde:	f7fd fd59 	bl	8001a94 <HAL_GetTick>
 8003fe2:	4602      	mov	r2, r0
 8003fe4:	693b      	ldr	r3, [r7, #16]
 8003fe6:	1ad3      	subs	r3, r2, r3
 8003fe8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fec:	4293      	cmp	r3, r2
 8003fee:	d901      	bls.n	8003ff4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003ff0:	2303      	movs	r3, #3
 8003ff2:	e036      	b.n	8004062 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ff4:	4b1d      	ldr	r3, [pc, #116]	@ (800406c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ff6:	6a1b      	ldr	r3, [r3, #32]
 8003ff8:	f003 0302 	and.w	r3, r3, #2
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d0ee      	beq.n	8003fde <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004000:	4b1a      	ldr	r3, [pc, #104]	@ (800406c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004002:	6a1b      	ldr	r3, [r3, #32]
 8004004:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	685b      	ldr	r3, [r3, #4]
 800400c:	4917      	ldr	r1, [pc, #92]	@ (800406c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800400e:	4313      	orrs	r3, r2
 8004010:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004012:	7dfb      	ldrb	r3, [r7, #23]
 8004014:	2b01      	cmp	r3, #1
 8004016:	d105      	bne.n	8004024 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004018:	4b14      	ldr	r3, [pc, #80]	@ (800406c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800401a:	69db      	ldr	r3, [r3, #28]
 800401c:	4a13      	ldr	r2, [pc, #76]	@ (800406c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800401e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004022:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f003 0302 	and.w	r3, r3, #2
 800402c:	2b00      	cmp	r3, #0
 800402e:	d008      	beq.n	8004042 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004030:	4b0e      	ldr	r3, [pc, #56]	@ (800406c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004032:	685b      	ldr	r3, [r3, #4]
 8004034:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	689b      	ldr	r3, [r3, #8]
 800403c:	490b      	ldr	r1, [pc, #44]	@ (800406c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800403e:	4313      	orrs	r3, r2
 8004040:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f003 0310 	and.w	r3, r3, #16
 800404a:	2b00      	cmp	r3, #0
 800404c:	d008      	beq.n	8004060 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800404e:	4b07      	ldr	r3, [pc, #28]	@ (800406c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004050:	685b      	ldr	r3, [r3, #4]
 8004052:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	68db      	ldr	r3, [r3, #12]
 800405a:	4904      	ldr	r1, [pc, #16]	@ (800406c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800405c:	4313      	orrs	r3, r2
 800405e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004060:	2300      	movs	r3, #0
}
 8004062:	4618      	mov	r0, r3
 8004064:	3718      	adds	r7, #24
 8004066:	46bd      	mov	sp, r7
 8004068:	bd80      	pop	{r7, pc}
 800406a:	bf00      	nop
 800406c:	40021000 	.word	0x40021000
 8004070:	40007000 	.word	0x40007000
 8004074:	42420440 	.word	0x42420440

08004078 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004078:	b580      	push	{r7, lr}
 800407a:	b082      	sub	sp, #8
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2b00      	cmp	r3, #0
 8004084:	d101      	bne.n	800408a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004086:	2301      	movs	r3, #1
 8004088:	e076      	b.n	8004178 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800408e:	2b00      	cmp	r3, #0
 8004090:	d108      	bne.n	80040a4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	685b      	ldr	r3, [r3, #4]
 8004096:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800409a:	d009      	beq.n	80040b0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2200      	movs	r2, #0
 80040a0:	61da      	str	r2, [r3, #28]
 80040a2:	e005      	b.n	80040b0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2200      	movs	r2, #0
 80040a8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	2200      	movs	r2, #0
 80040ae:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2200      	movs	r2, #0
 80040b4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80040bc:	b2db      	uxtb	r3, r3
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d106      	bne.n	80040d0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	2200      	movs	r2, #0
 80040c6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80040ca:	6878      	ldr	r0, [r7, #4]
 80040cc:	f7fd fae4 	bl	8001698 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2202      	movs	r2, #2
 80040d4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	681a      	ldr	r2, [r3, #0]
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80040e6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	685b      	ldr	r3, [r3, #4]
 80040ec:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	689b      	ldr	r3, [r3, #8]
 80040f4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80040f8:	431a      	orrs	r2, r3
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	68db      	ldr	r3, [r3, #12]
 80040fe:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004102:	431a      	orrs	r2, r3
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	691b      	ldr	r3, [r3, #16]
 8004108:	f003 0302 	and.w	r3, r3, #2
 800410c:	431a      	orrs	r2, r3
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	695b      	ldr	r3, [r3, #20]
 8004112:	f003 0301 	and.w	r3, r3, #1
 8004116:	431a      	orrs	r2, r3
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	699b      	ldr	r3, [r3, #24]
 800411c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004120:	431a      	orrs	r2, r3
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	69db      	ldr	r3, [r3, #28]
 8004126:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800412a:	431a      	orrs	r2, r3
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	6a1b      	ldr	r3, [r3, #32]
 8004130:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004134:	ea42 0103 	orr.w	r1, r2, r3
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800413c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	430a      	orrs	r2, r1
 8004146:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	699b      	ldr	r3, [r3, #24]
 800414c:	0c1a      	lsrs	r2, r3, #16
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f002 0204 	and.w	r2, r2, #4
 8004156:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	69da      	ldr	r2, [r3, #28]
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004166:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	2200      	movs	r2, #0
 800416c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	2201      	movs	r2, #1
 8004172:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004176:	2300      	movs	r3, #0
}
 8004178:	4618      	mov	r0, r3
 800417a:	3708      	adds	r7, #8
 800417c:	46bd      	mov	sp, r7
 800417e:	bd80      	pop	{r7, pc}

08004180 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004180:	b580      	push	{r7, lr}
 8004182:	b082      	sub	sp, #8
 8004184:	af00      	add	r7, sp, #0
 8004186:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2b00      	cmp	r3, #0
 800418c:	d101      	bne.n	8004192 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800418e:	2301      	movs	r3, #1
 8004190:	e041      	b.n	8004216 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004198:	b2db      	uxtb	r3, r3
 800419a:	2b00      	cmp	r3, #0
 800419c:	d106      	bne.n	80041ac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	2200      	movs	r2, #0
 80041a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80041a6:	6878      	ldr	r0, [r7, #4]
 80041a8:	f7fd fac0 	bl	800172c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2202      	movs	r2, #2
 80041b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681a      	ldr	r2, [r3, #0]
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	3304      	adds	r3, #4
 80041bc:	4619      	mov	r1, r3
 80041be:	4610      	mov	r0, r2
 80041c0:	f000 fa5c 	bl	800467c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2201      	movs	r2, #1
 80041c8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2201      	movs	r2, #1
 80041d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2201      	movs	r2, #1
 80041d8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2201      	movs	r2, #1
 80041e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2201      	movs	r2, #1
 80041e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2201      	movs	r2, #1
 80041f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2201      	movs	r2, #1
 80041f8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	2201      	movs	r2, #1
 8004200:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2201      	movs	r2, #1
 8004208:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2201      	movs	r2, #1
 8004210:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004214:	2300      	movs	r3, #0
}
 8004216:	4618      	mov	r0, r3
 8004218:	3708      	adds	r7, #8
 800421a:	46bd      	mov	sp, r7
 800421c:	bd80      	pop	{r7, pc}
	...

08004220 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004220:	b480      	push	{r7}
 8004222:	b085      	sub	sp, #20
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800422e:	b2db      	uxtb	r3, r3
 8004230:	2b01      	cmp	r3, #1
 8004232:	d001      	beq.n	8004238 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004234:	2301      	movs	r3, #1
 8004236:	e03a      	b.n	80042ae <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2202      	movs	r2, #2
 800423c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	68da      	ldr	r2, [r3, #12]
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f042 0201 	orr.w	r2, r2, #1
 800424e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	4a18      	ldr	r2, [pc, #96]	@ (80042b8 <HAL_TIM_Base_Start_IT+0x98>)
 8004256:	4293      	cmp	r3, r2
 8004258:	d00e      	beq.n	8004278 <HAL_TIM_Base_Start_IT+0x58>
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004262:	d009      	beq.n	8004278 <HAL_TIM_Base_Start_IT+0x58>
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	4a14      	ldr	r2, [pc, #80]	@ (80042bc <HAL_TIM_Base_Start_IT+0x9c>)
 800426a:	4293      	cmp	r3, r2
 800426c:	d004      	beq.n	8004278 <HAL_TIM_Base_Start_IT+0x58>
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	4a13      	ldr	r2, [pc, #76]	@ (80042c0 <HAL_TIM_Base_Start_IT+0xa0>)
 8004274:	4293      	cmp	r3, r2
 8004276:	d111      	bne.n	800429c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	689b      	ldr	r3, [r3, #8]
 800427e:	f003 0307 	and.w	r3, r3, #7
 8004282:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	2b06      	cmp	r3, #6
 8004288:	d010      	beq.n	80042ac <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	681a      	ldr	r2, [r3, #0]
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	f042 0201 	orr.w	r2, r2, #1
 8004298:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800429a:	e007      	b.n	80042ac <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	681a      	ldr	r2, [r3, #0]
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f042 0201 	orr.w	r2, r2, #1
 80042aa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80042ac:	2300      	movs	r3, #0
}
 80042ae:	4618      	mov	r0, r3
 80042b0:	3714      	adds	r7, #20
 80042b2:	46bd      	mov	sp, r7
 80042b4:	bc80      	pop	{r7}
 80042b6:	4770      	bx	lr
 80042b8:	40012c00 	.word	0x40012c00
 80042bc:	40000400 	.word	0x40000400
 80042c0:	40000800 	.word	0x40000800

080042c4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80042c4:	b580      	push	{r7, lr}
 80042c6:	b084      	sub	sp, #16
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	68db      	ldr	r3, [r3, #12]
 80042d2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	691b      	ldr	r3, [r3, #16]
 80042da:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80042dc:	68bb      	ldr	r3, [r7, #8]
 80042de:	f003 0302 	and.w	r3, r3, #2
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d020      	beq.n	8004328 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	f003 0302 	and.w	r3, r3, #2
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d01b      	beq.n	8004328 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f06f 0202 	mvn.w	r2, #2
 80042f8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	2201      	movs	r2, #1
 80042fe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	699b      	ldr	r3, [r3, #24]
 8004306:	f003 0303 	and.w	r3, r3, #3
 800430a:	2b00      	cmp	r3, #0
 800430c:	d003      	beq.n	8004316 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800430e:	6878      	ldr	r0, [r7, #4]
 8004310:	f000 f998 	bl	8004644 <HAL_TIM_IC_CaptureCallback>
 8004314:	e005      	b.n	8004322 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004316:	6878      	ldr	r0, [r7, #4]
 8004318:	f000 f98b 	bl	8004632 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800431c:	6878      	ldr	r0, [r7, #4]
 800431e:	f000 f99a 	bl	8004656 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	2200      	movs	r2, #0
 8004326:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004328:	68bb      	ldr	r3, [r7, #8]
 800432a:	f003 0304 	and.w	r3, r3, #4
 800432e:	2b00      	cmp	r3, #0
 8004330:	d020      	beq.n	8004374 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	f003 0304 	and.w	r3, r3, #4
 8004338:	2b00      	cmp	r3, #0
 800433a:	d01b      	beq.n	8004374 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f06f 0204 	mvn.w	r2, #4
 8004344:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	2202      	movs	r2, #2
 800434a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	699b      	ldr	r3, [r3, #24]
 8004352:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004356:	2b00      	cmp	r3, #0
 8004358:	d003      	beq.n	8004362 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800435a:	6878      	ldr	r0, [r7, #4]
 800435c:	f000 f972 	bl	8004644 <HAL_TIM_IC_CaptureCallback>
 8004360:	e005      	b.n	800436e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004362:	6878      	ldr	r0, [r7, #4]
 8004364:	f000 f965 	bl	8004632 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004368:	6878      	ldr	r0, [r7, #4]
 800436a:	f000 f974 	bl	8004656 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	2200      	movs	r2, #0
 8004372:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004374:	68bb      	ldr	r3, [r7, #8]
 8004376:	f003 0308 	and.w	r3, r3, #8
 800437a:	2b00      	cmp	r3, #0
 800437c:	d020      	beq.n	80043c0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	f003 0308 	and.w	r3, r3, #8
 8004384:	2b00      	cmp	r3, #0
 8004386:	d01b      	beq.n	80043c0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f06f 0208 	mvn.w	r2, #8
 8004390:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2204      	movs	r2, #4
 8004396:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	69db      	ldr	r3, [r3, #28]
 800439e:	f003 0303 	and.w	r3, r3, #3
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d003      	beq.n	80043ae <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80043a6:	6878      	ldr	r0, [r7, #4]
 80043a8:	f000 f94c 	bl	8004644 <HAL_TIM_IC_CaptureCallback>
 80043ac:	e005      	b.n	80043ba <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80043ae:	6878      	ldr	r0, [r7, #4]
 80043b0:	f000 f93f 	bl	8004632 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043b4:	6878      	ldr	r0, [r7, #4]
 80043b6:	f000 f94e 	bl	8004656 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	2200      	movs	r2, #0
 80043be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80043c0:	68bb      	ldr	r3, [r7, #8]
 80043c2:	f003 0310 	and.w	r3, r3, #16
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d020      	beq.n	800440c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	f003 0310 	and.w	r3, r3, #16
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d01b      	beq.n	800440c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	f06f 0210 	mvn.w	r2, #16
 80043dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	2208      	movs	r2, #8
 80043e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	69db      	ldr	r3, [r3, #28]
 80043ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d003      	beq.n	80043fa <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80043f2:	6878      	ldr	r0, [r7, #4]
 80043f4:	f000 f926 	bl	8004644 <HAL_TIM_IC_CaptureCallback>
 80043f8:	e005      	b.n	8004406 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80043fa:	6878      	ldr	r0, [r7, #4]
 80043fc:	f000 f919 	bl	8004632 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004400:	6878      	ldr	r0, [r7, #4]
 8004402:	f000 f928 	bl	8004656 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2200      	movs	r2, #0
 800440a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800440c:	68bb      	ldr	r3, [r7, #8]
 800440e:	f003 0301 	and.w	r3, r3, #1
 8004412:	2b00      	cmp	r3, #0
 8004414:	d00c      	beq.n	8004430 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	f003 0301 	and.w	r3, r3, #1
 800441c:	2b00      	cmp	r3, #0
 800441e:	d007      	beq.n	8004430 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f06f 0201 	mvn.w	r2, #1
 8004428:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800442a:	6878      	ldr	r0, [r7, #4]
 800442c:	f7fc fc90 	bl	8000d50 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004430:	68bb      	ldr	r3, [r7, #8]
 8004432:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004436:	2b00      	cmp	r3, #0
 8004438:	d00c      	beq.n	8004454 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004440:	2b00      	cmp	r3, #0
 8004442:	d007      	beq.n	8004454 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800444c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800444e:	6878      	ldr	r0, [r7, #4]
 8004450:	f000 fa7f 	bl	8004952 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004454:	68bb      	ldr	r3, [r7, #8]
 8004456:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800445a:	2b00      	cmp	r3, #0
 800445c:	d00c      	beq.n	8004478 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004464:	2b00      	cmp	r3, #0
 8004466:	d007      	beq.n	8004478 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004470:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004472:	6878      	ldr	r0, [r7, #4]
 8004474:	f000 f8f8 	bl	8004668 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004478:	68bb      	ldr	r3, [r7, #8]
 800447a:	f003 0320 	and.w	r3, r3, #32
 800447e:	2b00      	cmp	r3, #0
 8004480:	d00c      	beq.n	800449c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	f003 0320 	and.w	r3, r3, #32
 8004488:	2b00      	cmp	r3, #0
 800448a:	d007      	beq.n	800449c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f06f 0220 	mvn.w	r2, #32
 8004494:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004496:	6878      	ldr	r0, [r7, #4]
 8004498:	f000 fa52 	bl	8004940 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800449c:	bf00      	nop
 800449e:	3710      	adds	r7, #16
 80044a0:	46bd      	mov	sp, r7
 80044a2:	bd80      	pop	{r7, pc}

080044a4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80044a4:	b580      	push	{r7, lr}
 80044a6:	b084      	sub	sp, #16
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	6078      	str	r0, [r7, #4]
 80044ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80044ae:	2300      	movs	r3, #0
 80044b0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80044b8:	2b01      	cmp	r3, #1
 80044ba:	d101      	bne.n	80044c0 <HAL_TIM_ConfigClockSource+0x1c>
 80044bc:	2302      	movs	r3, #2
 80044be:	e0b4      	b.n	800462a <HAL_TIM_ConfigClockSource+0x186>
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2201      	movs	r2, #1
 80044c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2202      	movs	r2, #2
 80044cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	689b      	ldr	r3, [r3, #8]
 80044d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80044d8:	68bb      	ldr	r3, [r7, #8]
 80044da:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80044de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80044e0:	68bb      	ldr	r3, [r7, #8]
 80044e2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80044e6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	68ba      	ldr	r2, [r7, #8]
 80044ee:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80044f0:	683b      	ldr	r3, [r7, #0]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80044f8:	d03e      	beq.n	8004578 <HAL_TIM_ConfigClockSource+0xd4>
 80044fa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80044fe:	f200 8087 	bhi.w	8004610 <HAL_TIM_ConfigClockSource+0x16c>
 8004502:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004506:	f000 8086 	beq.w	8004616 <HAL_TIM_ConfigClockSource+0x172>
 800450a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800450e:	d87f      	bhi.n	8004610 <HAL_TIM_ConfigClockSource+0x16c>
 8004510:	2b70      	cmp	r3, #112	@ 0x70
 8004512:	d01a      	beq.n	800454a <HAL_TIM_ConfigClockSource+0xa6>
 8004514:	2b70      	cmp	r3, #112	@ 0x70
 8004516:	d87b      	bhi.n	8004610 <HAL_TIM_ConfigClockSource+0x16c>
 8004518:	2b60      	cmp	r3, #96	@ 0x60
 800451a:	d050      	beq.n	80045be <HAL_TIM_ConfigClockSource+0x11a>
 800451c:	2b60      	cmp	r3, #96	@ 0x60
 800451e:	d877      	bhi.n	8004610 <HAL_TIM_ConfigClockSource+0x16c>
 8004520:	2b50      	cmp	r3, #80	@ 0x50
 8004522:	d03c      	beq.n	800459e <HAL_TIM_ConfigClockSource+0xfa>
 8004524:	2b50      	cmp	r3, #80	@ 0x50
 8004526:	d873      	bhi.n	8004610 <HAL_TIM_ConfigClockSource+0x16c>
 8004528:	2b40      	cmp	r3, #64	@ 0x40
 800452a:	d058      	beq.n	80045de <HAL_TIM_ConfigClockSource+0x13a>
 800452c:	2b40      	cmp	r3, #64	@ 0x40
 800452e:	d86f      	bhi.n	8004610 <HAL_TIM_ConfigClockSource+0x16c>
 8004530:	2b30      	cmp	r3, #48	@ 0x30
 8004532:	d064      	beq.n	80045fe <HAL_TIM_ConfigClockSource+0x15a>
 8004534:	2b30      	cmp	r3, #48	@ 0x30
 8004536:	d86b      	bhi.n	8004610 <HAL_TIM_ConfigClockSource+0x16c>
 8004538:	2b20      	cmp	r3, #32
 800453a:	d060      	beq.n	80045fe <HAL_TIM_ConfigClockSource+0x15a>
 800453c:	2b20      	cmp	r3, #32
 800453e:	d867      	bhi.n	8004610 <HAL_TIM_ConfigClockSource+0x16c>
 8004540:	2b00      	cmp	r3, #0
 8004542:	d05c      	beq.n	80045fe <HAL_TIM_ConfigClockSource+0x15a>
 8004544:	2b10      	cmp	r3, #16
 8004546:	d05a      	beq.n	80045fe <HAL_TIM_ConfigClockSource+0x15a>
 8004548:	e062      	b.n	8004610 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800454e:	683b      	ldr	r3, [r7, #0]
 8004550:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004552:	683b      	ldr	r3, [r7, #0]
 8004554:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004556:	683b      	ldr	r3, [r7, #0]
 8004558:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800455a:	f000 f974 	bl	8004846 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	689b      	ldr	r3, [r3, #8]
 8004564:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004566:	68bb      	ldr	r3, [r7, #8]
 8004568:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800456c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	68ba      	ldr	r2, [r7, #8]
 8004574:	609a      	str	r2, [r3, #8]
      break;
 8004576:	e04f      	b.n	8004618 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800457c:	683b      	ldr	r3, [r7, #0]
 800457e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004580:	683b      	ldr	r3, [r7, #0]
 8004582:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004584:	683b      	ldr	r3, [r7, #0]
 8004586:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004588:	f000 f95d 	bl	8004846 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	689a      	ldr	r2, [r3, #8]
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800459a:	609a      	str	r2, [r3, #8]
      break;
 800459c:	e03c      	b.n	8004618 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80045a2:	683b      	ldr	r3, [r7, #0]
 80045a4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80045a6:	683b      	ldr	r3, [r7, #0]
 80045a8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80045aa:	461a      	mov	r2, r3
 80045ac:	f000 f8d4 	bl	8004758 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	2150      	movs	r1, #80	@ 0x50
 80045b6:	4618      	mov	r0, r3
 80045b8:	f000 f92b 	bl	8004812 <TIM_ITRx_SetConfig>
      break;
 80045bc:	e02c      	b.n	8004618 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80045c2:	683b      	ldr	r3, [r7, #0]
 80045c4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80045c6:	683b      	ldr	r3, [r7, #0]
 80045c8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80045ca:	461a      	mov	r2, r3
 80045cc:	f000 f8f2 	bl	80047b4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	2160      	movs	r1, #96	@ 0x60
 80045d6:	4618      	mov	r0, r3
 80045d8:	f000 f91b 	bl	8004812 <TIM_ITRx_SetConfig>
      break;
 80045dc:	e01c      	b.n	8004618 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80045e2:	683b      	ldr	r3, [r7, #0]
 80045e4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80045e6:	683b      	ldr	r3, [r7, #0]
 80045e8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80045ea:	461a      	mov	r2, r3
 80045ec:	f000 f8b4 	bl	8004758 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	2140      	movs	r1, #64	@ 0x40
 80045f6:	4618      	mov	r0, r3
 80045f8:	f000 f90b 	bl	8004812 <TIM_ITRx_SetConfig>
      break;
 80045fc:	e00c      	b.n	8004618 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681a      	ldr	r2, [r3, #0]
 8004602:	683b      	ldr	r3, [r7, #0]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	4619      	mov	r1, r3
 8004608:	4610      	mov	r0, r2
 800460a:	f000 f902 	bl	8004812 <TIM_ITRx_SetConfig>
      break;
 800460e:	e003      	b.n	8004618 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004610:	2301      	movs	r3, #1
 8004612:	73fb      	strb	r3, [r7, #15]
      break;
 8004614:	e000      	b.n	8004618 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004616:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2201      	movs	r2, #1
 800461c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2200      	movs	r2, #0
 8004624:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004628:	7bfb      	ldrb	r3, [r7, #15]
}
 800462a:	4618      	mov	r0, r3
 800462c:	3710      	adds	r7, #16
 800462e:	46bd      	mov	sp, r7
 8004630:	bd80      	pop	{r7, pc}

08004632 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004632:	b480      	push	{r7}
 8004634:	b083      	sub	sp, #12
 8004636:	af00      	add	r7, sp, #0
 8004638:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800463a:	bf00      	nop
 800463c:	370c      	adds	r7, #12
 800463e:	46bd      	mov	sp, r7
 8004640:	bc80      	pop	{r7}
 8004642:	4770      	bx	lr

08004644 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004644:	b480      	push	{r7}
 8004646:	b083      	sub	sp, #12
 8004648:	af00      	add	r7, sp, #0
 800464a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800464c:	bf00      	nop
 800464e:	370c      	adds	r7, #12
 8004650:	46bd      	mov	sp, r7
 8004652:	bc80      	pop	{r7}
 8004654:	4770      	bx	lr

08004656 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004656:	b480      	push	{r7}
 8004658:	b083      	sub	sp, #12
 800465a:	af00      	add	r7, sp, #0
 800465c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800465e:	bf00      	nop
 8004660:	370c      	adds	r7, #12
 8004662:	46bd      	mov	sp, r7
 8004664:	bc80      	pop	{r7}
 8004666:	4770      	bx	lr

08004668 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004668:	b480      	push	{r7}
 800466a:	b083      	sub	sp, #12
 800466c:	af00      	add	r7, sp, #0
 800466e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004670:	bf00      	nop
 8004672:	370c      	adds	r7, #12
 8004674:	46bd      	mov	sp, r7
 8004676:	bc80      	pop	{r7}
 8004678:	4770      	bx	lr
	...

0800467c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800467c:	b480      	push	{r7}
 800467e:	b085      	sub	sp, #20
 8004680:	af00      	add	r7, sp, #0
 8004682:	6078      	str	r0, [r7, #4]
 8004684:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	4a2f      	ldr	r2, [pc, #188]	@ (800474c <TIM_Base_SetConfig+0xd0>)
 8004690:	4293      	cmp	r3, r2
 8004692:	d00b      	beq.n	80046ac <TIM_Base_SetConfig+0x30>
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800469a:	d007      	beq.n	80046ac <TIM_Base_SetConfig+0x30>
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	4a2c      	ldr	r2, [pc, #176]	@ (8004750 <TIM_Base_SetConfig+0xd4>)
 80046a0:	4293      	cmp	r3, r2
 80046a2:	d003      	beq.n	80046ac <TIM_Base_SetConfig+0x30>
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	4a2b      	ldr	r2, [pc, #172]	@ (8004754 <TIM_Base_SetConfig+0xd8>)
 80046a8:	4293      	cmp	r3, r2
 80046aa:	d108      	bne.n	80046be <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80046b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80046b4:	683b      	ldr	r3, [r7, #0]
 80046b6:	685b      	ldr	r3, [r3, #4]
 80046b8:	68fa      	ldr	r2, [r7, #12]
 80046ba:	4313      	orrs	r3, r2
 80046bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	4a22      	ldr	r2, [pc, #136]	@ (800474c <TIM_Base_SetConfig+0xd0>)
 80046c2:	4293      	cmp	r3, r2
 80046c4:	d00b      	beq.n	80046de <TIM_Base_SetConfig+0x62>
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80046cc:	d007      	beq.n	80046de <TIM_Base_SetConfig+0x62>
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	4a1f      	ldr	r2, [pc, #124]	@ (8004750 <TIM_Base_SetConfig+0xd4>)
 80046d2:	4293      	cmp	r3, r2
 80046d4:	d003      	beq.n	80046de <TIM_Base_SetConfig+0x62>
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	4a1e      	ldr	r2, [pc, #120]	@ (8004754 <TIM_Base_SetConfig+0xd8>)
 80046da:	4293      	cmp	r3, r2
 80046dc:	d108      	bne.n	80046f0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80046e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80046e6:	683b      	ldr	r3, [r7, #0]
 80046e8:	68db      	ldr	r3, [r3, #12]
 80046ea:	68fa      	ldr	r2, [r7, #12]
 80046ec:	4313      	orrs	r3, r2
 80046ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	695b      	ldr	r3, [r3, #20]
 80046fa:	4313      	orrs	r3, r2
 80046fc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	68fa      	ldr	r2, [r7, #12]
 8004702:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	689a      	ldr	r2, [r3, #8]
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	681a      	ldr	r2, [r3, #0]
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	4a0d      	ldr	r2, [pc, #52]	@ (800474c <TIM_Base_SetConfig+0xd0>)
 8004718:	4293      	cmp	r3, r2
 800471a:	d103      	bne.n	8004724 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800471c:	683b      	ldr	r3, [r7, #0]
 800471e:	691a      	ldr	r2, [r3, #16]
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2201      	movs	r2, #1
 8004728:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	691b      	ldr	r3, [r3, #16]
 800472e:	f003 0301 	and.w	r3, r3, #1
 8004732:	2b00      	cmp	r3, #0
 8004734:	d005      	beq.n	8004742 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	691b      	ldr	r3, [r3, #16]
 800473a:	f023 0201 	bic.w	r2, r3, #1
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	611a      	str	r2, [r3, #16]
  }
}
 8004742:	bf00      	nop
 8004744:	3714      	adds	r7, #20
 8004746:	46bd      	mov	sp, r7
 8004748:	bc80      	pop	{r7}
 800474a:	4770      	bx	lr
 800474c:	40012c00 	.word	0x40012c00
 8004750:	40000400 	.word	0x40000400
 8004754:	40000800 	.word	0x40000800

08004758 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004758:	b480      	push	{r7}
 800475a:	b087      	sub	sp, #28
 800475c:	af00      	add	r7, sp, #0
 800475e:	60f8      	str	r0, [r7, #12]
 8004760:	60b9      	str	r1, [r7, #8]
 8004762:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	6a1b      	ldr	r3, [r3, #32]
 8004768:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	6a1b      	ldr	r3, [r3, #32]
 800476e:	f023 0201 	bic.w	r2, r3, #1
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	699b      	ldr	r3, [r3, #24]
 800477a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800477c:	693b      	ldr	r3, [r7, #16]
 800477e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004782:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	011b      	lsls	r3, r3, #4
 8004788:	693a      	ldr	r2, [r7, #16]
 800478a:	4313      	orrs	r3, r2
 800478c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800478e:	697b      	ldr	r3, [r7, #20]
 8004790:	f023 030a 	bic.w	r3, r3, #10
 8004794:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004796:	697a      	ldr	r2, [r7, #20]
 8004798:	68bb      	ldr	r3, [r7, #8]
 800479a:	4313      	orrs	r3, r2
 800479c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	693a      	ldr	r2, [r7, #16]
 80047a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	697a      	ldr	r2, [r7, #20]
 80047a8:	621a      	str	r2, [r3, #32]
}
 80047aa:	bf00      	nop
 80047ac:	371c      	adds	r7, #28
 80047ae:	46bd      	mov	sp, r7
 80047b0:	bc80      	pop	{r7}
 80047b2:	4770      	bx	lr

080047b4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80047b4:	b480      	push	{r7}
 80047b6:	b087      	sub	sp, #28
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	60f8      	str	r0, [r7, #12]
 80047bc:	60b9      	str	r1, [r7, #8]
 80047be:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	6a1b      	ldr	r3, [r3, #32]
 80047c4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	6a1b      	ldr	r3, [r3, #32]
 80047ca:	f023 0210 	bic.w	r2, r3, #16
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	699b      	ldr	r3, [r3, #24]
 80047d6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80047d8:	693b      	ldr	r3, [r7, #16]
 80047da:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80047de:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	031b      	lsls	r3, r3, #12
 80047e4:	693a      	ldr	r2, [r7, #16]
 80047e6:	4313      	orrs	r3, r2
 80047e8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80047ea:	697b      	ldr	r3, [r7, #20]
 80047ec:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80047f0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80047f2:	68bb      	ldr	r3, [r7, #8]
 80047f4:	011b      	lsls	r3, r3, #4
 80047f6:	697a      	ldr	r2, [r7, #20]
 80047f8:	4313      	orrs	r3, r2
 80047fa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	693a      	ldr	r2, [r7, #16]
 8004800:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	697a      	ldr	r2, [r7, #20]
 8004806:	621a      	str	r2, [r3, #32]
}
 8004808:	bf00      	nop
 800480a:	371c      	adds	r7, #28
 800480c:	46bd      	mov	sp, r7
 800480e:	bc80      	pop	{r7}
 8004810:	4770      	bx	lr

08004812 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004812:	b480      	push	{r7}
 8004814:	b085      	sub	sp, #20
 8004816:	af00      	add	r7, sp, #0
 8004818:	6078      	str	r0, [r7, #4]
 800481a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	689b      	ldr	r3, [r3, #8]
 8004820:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004828:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800482a:	683a      	ldr	r2, [r7, #0]
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	4313      	orrs	r3, r2
 8004830:	f043 0307 	orr.w	r3, r3, #7
 8004834:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	68fa      	ldr	r2, [r7, #12]
 800483a:	609a      	str	r2, [r3, #8]
}
 800483c:	bf00      	nop
 800483e:	3714      	adds	r7, #20
 8004840:	46bd      	mov	sp, r7
 8004842:	bc80      	pop	{r7}
 8004844:	4770      	bx	lr

08004846 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004846:	b480      	push	{r7}
 8004848:	b087      	sub	sp, #28
 800484a:	af00      	add	r7, sp, #0
 800484c:	60f8      	str	r0, [r7, #12]
 800484e:	60b9      	str	r1, [r7, #8]
 8004850:	607a      	str	r2, [r7, #4]
 8004852:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	689b      	ldr	r3, [r3, #8]
 8004858:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800485a:	697b      	ldr	r3, [r7, #20]
 800485c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004860:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004862:	683b      	ldr	r3, [r7, #0]
 8004864:	021a      	lsls	r2, r3, #8
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	431a      	orrs	r2, r3
 800486a:	68bb      	ldr	r3, [r7, #8]
 800486c:	4313      	orrs	r3, r2
 800486e:	697a      	ldr	r2, [r7, #20]
 8004870:	4313      	orrs	r3, r2
 8004872:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	697a      	ldr	r2, [r7, #20]
 8004878:	609a      	str	r2, [r3, #8]
}
 800487a:	bf00      	nop
 800487c:	371c      	adds	r7, #28
 800487e:	46bd      	mov	sp, r7
 8004880:	bc80      	pop	{r7}
 8004882:	4770      	bx	lr

08004884 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004884:	b480      	push	{r7}
 8004886:	b085      	sub	sp, #20
 8004888:	af00      	add	r7, sp, #0
 800488a:	6078      	str	r0, [r7, #4]
 800488c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004894:	2b01      	cmp	r3, #1
 8004896:	d101      	bne.n	800489c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004898:	2302      	movs	r3, #2
 800489a:	e046      	b.n	800492a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	2201      	movs	r2, #1
 80048a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2202      	movs	r2, #2
 80048a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	685b      	ldr	r3, [r3, #4]
 80048b2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	689b      	ldr	r3, [r3, #8]
 80048ba:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80048c2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80048c4:	683b      	ldr	r3, [r7, #0]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	68fa      	ldr	r2, [r7, #12]
 80048ca:	4313      	orrs	r3, r2
 80048cc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	68fa      	ldr	r2, [r7, #12]
 80048d4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	4a16      	ldr	r2, [pc, #88]	@ (8004934 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80048dc:	4293      	cmp	r3, r2
 80048de:	d00e      	beq.n	80048fe <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048e8:	d009      	beq.n	80048fe <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	4a12      	ldr	r2, [pc, #72]	@ (8004938 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80048f0:	4293      	cmp	r3, r2
 80048f2:	d004      	beq.n	80048fe <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	4a10      	ldr	r2, [pc, #64]	@ (800493c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d10c      	bne.n	8004918 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80048fe:	68bb      	ldr	r3, [r7, #8]
 8004900:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004904:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004906:	683b      	ldr	r3, [r7, #0]
 8004908:	685b      	ldr	r3, [r3, #4]
 800490a:	68ba      	ldr	r2, [r7, #8]
 800490c:	4313      	orrs	r3, r2
 800490e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	68ba      	ldr	r2, [r7, #8]
 8004916:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2201      	movs	r2, #1
 800491c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2200      	movs	r2, #0
 8004924:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004928:	2300      	movs	r3, #0
}
 800492a:	4618      	mov	r0, r3
 800492c:	3714      	adds	r7, #20
 800492e:	46bd      	mov	sp, r7
 8004930:	bc80      	pop	{r7}
 8004932:	4770      	bx	lr
 8004934:	40012c00 	.word	0x40012c00
 8004938:	40000400 	.word	0x40000400
 800493c:	40000800 	.word	0x40000800

08004940 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004940:	b480      	push	{r7}
 8004942:	b083      	sub	sp, #12
 8004944:	af00      	add	r7, sp, #0
 8004946:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004948:	bf00      	nop
 800494a:	370c      	adds	r7, #12
 800494c:	46bd      	mov	sp, r7
 800494e:	bc80      	pop	{r7}
 8004950:	4770      	bx	lr

08004952 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004952:	b480      	push	{r7}
 8004954:	b083      	sub	sp, #12
 8004956:	af00      	add	r7, sp, #0
 8004958:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800495a:	bf00      	nop
 800495c:	370c      	adds	r7, #12
 800495e:	46bd      	mov	sp, r7
 8004960:	bc80      	pop	{r7}
 8004962:	4770      	bx	lr

08004964 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004964:	b580      	push	{r7, lr}
 8004966:	b082      	sub	sp, #8
 8004968:	af00      	add	r7, sp, #0
 800496a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2b00      	cmp	r3, #0
 8004970:	d101      	bne.n	8004976 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004972:	2301      	movs	r3, #1
 8004974:	e042      	b.n	80049fc <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800497c:	b2db      	uxtb	r3, r3
 800497e:	2b00      	cmp	r3, #0
 8004980:	d106      	bne.n	8004990 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	2200      	movs	r2, #0
 8004986:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800498a:	6878      	ldr	r0, [r7, #4]
 800498c:	f7fc ff16 	bl	80017bc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2224      	movs	r2, #36	@ 0x24
 8004994:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	68da      	ldr	r2, [r3, #12]
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80049a6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80049a8:	6878      	ldr	r0, [r7, #4]
 80049aa:	f000 f82b 	bl	8004a04 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	691a      	ldr	r2, [r3, #16]
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80049bc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	695a      	ldr	r2, [r3, #20]
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80049cc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	68da      	ldr	r2, [r3, #12]
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80049dc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	2200      	movs	r2, #0
 80049e2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2220      	movs	r2, #32
 80049e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	2220      	movs	r2, #32
 80049f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	2200      	movs	r2, #0
 80049f8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80049fa:	2300      	movs	r3, #0
}
 80049fc:	4618      	mov	r0, r3
 80049fe:	3708      	adds	r7, #8
 8004a00:	46bd      	mov	sp, r7
 8004a02:	bd80      	pop	{r7, pc}

08004a04 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b084      	sub	sp, #16
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	691b      	ldr	r3, [r3, #16]
 8004a12:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	68da      	ldr	r2, [r3, #12]
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	430a      	orrs	r2, r1
 8004a20:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	689a      	ldr	r2, [r3, #8]
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	691b      	ldr	r3, [r3, #16]
 8004a2a:	431a      	orrs	r2, r3
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	695b      	ldr	r3, [r3, #20]
 8004a30:	4313      	orrs	r3, r2
 8004a32:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	68db      	ldr	r3, [r3, #12]
 8004a3a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8004a3e:	f023 030c 	bic.w	r3, r3, #12
 8004a42:	687a      	ldr	r2, [r7, #4]
 8004a44:	6812      	ldr	r2, [r2, #0]
 8004a46:	68b9      	ldr	r1, [r7, #8]
 8004a48:	430b      	orrs	r3, r1
 8004a4a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	695b      	ldr	r3, [r3, #20]
 8004a52:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	699a      	ldr	r2, [r3, #24]
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	430a      	orrs	r2, r1
 8004a60:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	4a2c      	ldr	r2, [pc, #176]	@ (8004b18 <UART_SetConfig+0x114>)
 8004a68:	4293      	cmp	r3, r2
 8004a6a:	d103      	bne.n	8004a74 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004a6c:	f7ff fa1c 	bl	8003ea8 <HAL_RCC_GetPCLK2Freq>
 8004a70:	60f8      	str	r0, [r7, #12]
 8004a72:	e002      	b.n	8004a7a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004a74:	f7ff fa04 	bl	8003e80 <HAL_RCC_GetPCLK1Freq>
 8004a78:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004a7a:	68fa      	ldr	r2, [r7, #12]
 8004a7c:	4613      	mov	r3, r2
 8004a7e:	009b      	lsls	r3, r3, #2
 8004a80:	4413      	add	r3, r2
 8004a82:	009a      	lsls	r2, r3, #2
 8004a84:	441a      	add	r2, r3
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	685b      	ldr	r3, [r3, #4]
 8004a8a:	009b      	lsls	r3, r3, #2
 8004a8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a90:	4a22      	ldr	r2, [pc, #136]	@ (8004b1c <UART_SetConfig+0x118>)
 8004a92:	fba2 2303 	umull	r2, r3, r2, r3
 8004a96:	095b      	lsrs	r3, r3, #5
 8004a98:	0119      	lsls	r1, r3, #4
 8004a9a:	68fa      	ldr	r2, [r7, #12]
 8004a9c:	4613      	mov	r3, r2
 8004a9e:	009b      	lsls	r3, r3, #2
 8004aa0:	4413      	add	r3, r2
 8004aa2:	009a      	lsls	r2, r3, #2
 8004aa4:	441a      	add	r2, r3
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	685b      	ldr	r3, [r3, #4]
 8004aaa:	009b      	lsls	r3, r3, #2
 8004aac:	fbb2 f2f3 	udiv	r2, r2, r3
 8004ab0:	4b1a      	ldr	r3, [pc, #104]	@ (8004b1c <UART_SetConfig+0x118>)
 8004ab2:	fba3 0302 	umull	r0, r3, r3, r2
 8004ab6:	095b      	lsrs	r3, r3, #5
 8004ab8:	2064      	movs	r0, #100	@ 0x64
 8004aba:	fb00 f303 	mul.w	r3, r0, r3
 8004abe:	1ad3      	subs	r3, r2, r3
 8004ac0:	011b      	lsls	r3, r3, #4
 8004ac2:	3332      	adds	r3, #50	@ 0x32
 8004ac4:	4a15      	ldr	r2, [pc, #84]	@ (8004b1c <UART_SetConfig+0x118>)
 8004ac6:	fba2 2303 	umull	r2, r3, r2, r3
 8004aca:	095b      	lsrs	r3, r3, #5
 8004acc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004ad0:	4419      	add	r1, r3
 8004ad2:	68fa      	ldr	r2, [r7, #12]
 8004ad4:	4613      	mov	r3, r2
 8004ad6:	009b      	lsls	r3, r3, #2
 8004ad8:	4413      	add	r3, r2
 8004ada:	009a      	lsls	r2, r3, #2
 8004adc:	441a      	add	r2, r3
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	685b      	ldr	r3, [r3, #4]
 8004ae2:	009b      	lsls	r3, r3, #2
 8004ae4:	fbb2 f2f3 	udiv	r2, r2, r3
 8004ae8:	4b0c      	ldr	r3, [pc, #48]	@ (8004b1c <UART_SetConfig+0x118>)
 8004aea:	fba3 0302 	umull	r0, r3, r3, r2
 8004aee:	095b      	lsrs	r3, r3, #5
 8004af0:	2064      	movs	r0, #100	@ 0x64
 8004af2:	fb00 f303 	mul.w	r3, r0, r3
 8004af6:	1ad3      	subs	r3, r2, r3
 8004af8:	011b      	lsls	r3, r3, #4
 8004afa:	3332      	adds	r3, #50	@ 0x32
 8004afc:	4a07      	ldr	r2, [pc, #28]	@ (8004b1c <UART_SetConfig+0x118>)
 8004afe:	fba2 2303 	umull	r2, r3, r2, r3
 8004b02:	095b      	lsrs	r3, r3, #5
 8004b04:	f003 020f 	and.w	r2, r3, #15
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	440a      	add	r2, r1
 8004b0e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004b10:	bf00      	nop
 8004b12:	3710      	adds	r7, #16
 8004b14:	46bd      	mov	sp, r7
 8004b16:	bd80      	pop	{r7, pc}
 8004b18:	40013800 	.word	0x40013800
 8004b1c:	51eb851f 	.word	0x51eb851f

08004b20 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8004b20:	b480      	push	{r7}
 8004b22:	b085      	sub	sp, #20
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	4603      	mov	r3, r0
 8004b28:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8004b2a:	2300      	movs	r3, #0
 8004b2c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8004b2e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004b32:	2b84      	cmp	r3, #132	@ 0x84
 8004b34:	d005      	beq.n	8004b42 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8004b36:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	4413      	add	r3, r2
 8004b3e:	3303      	adds	r3, #3
 8004b40:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8004b42:	68fb      	ldr	r3, [r7, #12]
}
 8004b44:	4618      	mov	r0, r3
 8004b46:	3714      	adds	r7, #20
 8004b48:	46bd      	mov	sp, r7
 8004b4a:	bc80      	pop	{r7}
 8004b4c:	4770      	bx	lr

08004b4e <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8004b4e:	b480      	push	{r7}
 8004b50:	b083      	sub	sp, #12
 8004b52:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004b54:	f3ef 8305 	mrs	r3, IPSR
 8004b58:	607b      	str	r3, [r7, #4]
  return(result);
 8004b5a:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	bf14      	ite	ne
 8004b60:	2301      	movne	r3, #1
 8004b62:	2300      	moveq	r3, #0
 8004b64:	b2db      	uxtb	r3, r3
}
 8004b66:	4618      	mov	r0, r3
 8004b68:	370c      	adds	r7, #12
 8004b6a:	46bd      	mov	sp, r7
 8004b6c:	bc80      	pop	{r7}
 8004b6e:	4770      	bx	lr

08004b70 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8004b74:	f001 fc28 	bl	80063c8 <vTaskStartScheduler>
  
  return osOK;
 8004b78:	2300      	movs	r3, #0
}
 8004b7a:	4618      	mov	r0, r3
 8004b7c:	bd80      	pop	{r7, pc}

08004b7e <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8004b7e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004b80:	b089      	sub	sp, #36	@ 0x24
 8004b82:	af04      	add	r7, sp, #16
 8004b84:	6078      	str	r0, [r7, #4]
 8004b86:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	695b      	ldr	r3, [r3, #20]
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d020      	beq.n	8004bd2 <osThreadCreate+0x54>
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	699b      	ldr	r3, [r3, #24]
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d01c      	beq.n	8004bd2 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	685c      	ldr	r4, [r3, #4]
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	691e      	ldr	r6, [r3, #16]
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004baa:	4618      	mov	r0, r3
 8004bac:	f7ff ffb8 	bl	8004b20 <makeFreeRtosPriority>
 8004bb0:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	695b      	ldr	r3, [r3, #20]
 8004bb6:	687a      	ldr	r2, [r7, #4]
 8004bb8:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004bba:	9202      	str	r2, [sp, #8]
 8004bbc:	9301      	str	r3, [sp, #4]
 8004bbe:	9100      	str	r1, [sp, #0]
 8004bc0:	683b      	ldr	r3, [r7, #0]
 8004bc2:	4632      	mov	r2, r6
 8004bc4:	4629      	mov	r1, r5
 8004bc6:	4620      	mov	r0, r4
 8004bc8:	f001 fa1c 	bl	8006004 <xTaskCreateStatic>
 8004bcc:	4603      	mov	r3, r0
 8004bce:	60fb      	str	r3, [r7, #12]
 8004bd0:	e01c      	b.n	8004c0c <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	685c      	ldr	r4, [r3, #4]
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004bde:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004be6:	4618      	mov	r0, r3
 8004be8:	f7ff ff9a 	bl	8004b20 <makeFreeRtosPriority>
 8004bec:	4602      	mov	r2, r0
 8004bee:	f107 030c 	add.w	r3, r7, #12
 8004bf2:	9301      	str	r3, [sp, #4]
 8004bf4:	9200      	str	r2, [sp, #0]
 8004bf6:	683b      	ldr	r3, [r7, #0]
 8004bf8:	4632      	mov	r2, r6
 8004bfa:	4629      	mov	r1, r5
 8004bfc:	4620      	mov	r0, r4
 8004bfe:	f001 fa61 	bl	80060c4 <xTaskCreate>
 8004c02:	4603      	mov	r3, r0
 8004c04:	2b01      	cmp	r3, #1
 8004c06:	d001      	beq.n	8004c0c <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8004c08:	2300      	movs	r3, #0
 8004c0a:	e000      	b.n	8004c0e <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8004c0c:	68fb      	ldr	r3, [r7, #12]
}
 8004c0e:	4618      	mov	r0, r3
 8004c10:	3714      	adds	r7, #20
 8004c12:	46bd      	mov	sp, r7
 8004c14:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004c16 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8004c16:	b580      	push	{r7, lr}
 8004c18:	b084      	sub	sp, #16
 8004c1a:	af00      	add	r7, sp, #0
 8004c1c:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d001      	beq.n	8004c2c <osDelay+0x16>
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	e000      	b.n	8004c2e <osDelay+0x18>
 8004c2c:	2301      	movs	r3, #1
 8004c2e:	4618      	mov	r0, r3
 8004c30:	f001 fb94 	bl	800635c <vTaskDelay>
  
  return osOK;
 8004c34:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8004c36:	4618      	mov	r0, r3
 8004c38:	3710      	adds	r7, #16
 8004c3a:	46bd      	mov	sp, r7
 8004c3c:	bd80      	pop	{r7, pc}
	...

08004c40 <osTimerCreate>:
* @param  argument      argument to the timer call back function.
* @retval  timer ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osTimerCreate shall be consistent in every CMSIS-RTOS.
*/
osTimerId osTimerCreate (const osTimerDef_t *timer_def, os_timer_type type, void *argument)
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	b086      	sub	sp, #24
 8004c44:	af02      	add	r7, sp, #8
 8004c46:	60f8      	str	r0, [r7, #12]
 8004c48:	460b      	mov	r3, r1
 8004c4a:	607a      	str	r2, [r7, #4]
 8004c4c:	72fb      	strb	r3, [r7, #11]
#if (configUSE_TIMERS == 1)

#if( ( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) 
  if(timer_def->controlblock != NULL) {
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	685b      	ldr	r3, [r3, #4]
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d013      	beq.n	8004c7e <osTimerCreate+0x3e>
    return xTimerCreateStatic((const char *)"",
 8004c56:	7afb      	ldrb	r3, [r7, #11]
 8004c58:	2b01      	cmp	r3, #1
 8004c5a:	d101      	bne.n	8004c60 <osTimerCreate+0x20>
 8004c5c:	2101      	movs	r1, #1
 8004c5e:	e000      	b.n	8004c62 <osTimerCreate+0x22>
 8004c60:	2100      	movs	r1, #0
                      1, // period should be filled when starting the Timer using osTimerStart
                      (type == osTimerPeriodic) ? pdTRUE : pdFALSE,
                      (void *) argument,
                      (TimerCallbackFunction_t)timer_def->ptimer,
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	681b      	ldr	r3, [r3, #0]
                      (StaticTimer_t *)timer_def->controlblock);
 8004c66:	68fa      	ldr	r2, [r7, #12]
 8004c68:	6852      	ldr	r2, [r2, #4]
    return xTimerCreateStatic((const char *)"",
 8004c6a:	9201      	str	r2, [sp, #4]
 8004c6c:	9300      	str	r3, [sp, #0]
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	460a      	mov	r2, r1
 8004c72:	2101      	movs	r1, #1
 8004c74:	480b      	ldr	r0, [pc, #44]	@ (8004ca4 <osTimerCreate+0x64>)
 8004c76:	f002 fb7c 	bl	8007372 <xTimerCreateStatic>
 8004c7a:	4603      	mov	r3, r0
 8004c7c:	e00e      	b.n	8004c9c <osTimerCreate+0x5c>
  }
  else {
    return xTimerCreate((const char *)"",
 8004c7e:	7afb      	ldrb	r3, [r7, #11]
 8004c80:	2b01      	cmp	r3, #1
 8004c82:	d101      	bne.n	8004c88 <osTimerCreate+0x48>
 8004c84:	2201      	movs	r2, #1
 8004c86:	e000      	b.n	8004c8a <osTimerCreate+0x4a>
 8004c88:	2200      	movs	r2, #0
                      1, // period should be filled when starting the Timer using osTimerStart
                      (type == osTimerPeriodic) ? pdTRUE : pdFALSE,
                      (void *) argument,
                      (TimerCallbackFunction_t)timer_def->ptimer);
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	681b      	ldr	r3, [r3, #0]
    return xTimerCreate((const char *)"",
 8004c8e:	9300      	str	r3, [sp, #0]
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2101      	movs	r1, #1
 8004c94:	4803      	ldr	r0, [pc, #12]	@ (8004ca4 <osTimerCreate+0x64>)
 8004c96:	f002 fb4b 	bl	8007330 <xTimerCreate>
 8004c9a:	4603      	mov	r3, r0
#endif

#else 
	return NULL;
#endif
}
 8004c9c:	4618      	mov	r0, r3
 8004c9e:	3710      	adds	r7, #16
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	bd80      	pop	{r7, pc}
 8004ca4:	08008348 	.word	0x08008348

08004ca8 <osTimerStart>:
* @param  millisec      time delay value of the timer.
* @retval  status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osTimerStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osTimerStart (osTimerId timer_id, uint32_t millisec)
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b088      	sub	sp, #32
 8004cac:	af02      	add	r7, sp, #8
 8004cae:	6078      	str	r0, [r7, #4]
 8004cb0:	6039      	str	r1, [r7, #0]
  osStatus result = osOK;
 8004cb2:	2300      	movs	r3, #0
 8004cb4:	617b      	str	r3, [r7, #20]
#if (configUSE_TIMERS == 1)  
  portBASE_TYPE taskWoken = pdFALSE;
 8004cb6:	2300      	movs	r3, #0
 8004cb8:	60fb      	str	r3, [r7, #12]
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8004cba:	683b      	ldr	r3, [r7, #0]
 8004cbc:	613b      	str	r3, [r7, #16]

  if (ticks == 0)
 8004cbe:	693b      	ldr	r3, [r7, #16]
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d101      	bne.n	8004cc8 <osTimerStart+0x20>
    ticks = 1;
 8004cc4:	2301      	movs	r3, #1
 8004cc6:	613b      	str	r3, [r7, #16]
    
  if (inHandlerMode()) 
 8004cc8:	f7ff ff41 	bl	8004b4e <inHandlerMode>
 8004ccc:	4603      	mov	r3, r0
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d01a      	beq.n	8004d08 <osTimerStart+0x60>
  {
    if (xTimerChangePeriodFromISR(timer_id, ticks, &taskWoken) != pdPASS)
 8004cd2:	f107 030c 	add.w	r3, r7, #12
 8004cd6:	2200      	movs	r2, #0
 8004cd8:	9200      	str	r2, [sp, #0]
 8004cda:	693a      	ldr	r2, [r7, #16]
 8004cdc:	2109      	movs	r1, #9
 8004cde:	6878      	ldr	r0, [r7, #4]
 8004ce0:	f002 fbc4 	bl	800746c <xTimerGenericCommand>
 8004ce4:	4603      	mov	r3, r0
 8004ce6:	2b01      	cmp	r3, #1
 8004ce8:	d002      	beq.n	8004cf0 <osTimerStart+0x48>
    {
      result = osErrorOS;
 8004cea:	23ff      	movs	r3, #255	@ 0xff
 8004cec:	617b      	str	r3, [r7, #20]
 8004cee:	e018      	b.n	8004d22 <osTimerStart+0x7a>
    }
    else
    {
      portEND_SWITCHING_ISR(taskWoken);     
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d015      	beq.n	8004d22 <osTimerStart+0x7a>
 8004cf6:	4b0d      	ldr	r3, [pc, #52]	@ (8004d2c <osTimerStart+0x84>)
 8004cf8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004cfc:	601a      	str	r2, [r3, #0]
 8004cfe:	f3bf 8f4f 	dsb	sy
 8004d02:	f3bf 8f6f 	isb	sy
 8004d06:	e00c      	b.n	8004d22 <osTimerStart+0x7a>
    }
  }
  else 
  {
    if (xTimerChangePeriod(timer_id, ticks, 0) != pdPASS)
 8004d08:	2300      	movs	r3, #0
 8004d0a:	9300      	str	r3, [sp, #0]
 8004d0c:	2300      	movs	r3, #0
 8004d0e:	693a      	ldr	r2, [r7, #16]
 8004d10:	2104      	movs	r1, #4
 8004d12:	6878      	ldr	r0, [r7, #4]
 8004d14:	f002 fbaa 	bl	800746c <xTimerGenericCommand>
 8004d18:	4603      	mov	r3, r0
 8004d1a:	2b01      	cmp	r3, #1
 8004d1c:	d001      	beq.n	8004d22 <osTimerStart+0x7a>
      result = osErrorOS;
 8004d1e:	23ff      	movs	r3, #255	@ 0xff
 8004d20:	617b      	str	r3, [r7, #20]
  }

#else 
  result = osErrorOS;
#endif
  return result;
 8004d22:	697b      	ldr	r3, [r7, #20]
}
 8004d24:	4618      	mov	r0, r3
 8004d26:	3718      	adds	r7, #24
 8004d28:	46bd      	mov	sp, r7
 8004d2a:	bd80      	pop	{r7, pc}
 8004d2c:	e000ed04 	.word	0xe000ed04

08004d30 <osTimerStop>:
* @param  timer_id      timer ID obtained by \ref osTimerCreate
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osTimerStop shall be consistent in every CMSIS-RTOS.
*/
osStatus osTimerStop (osTimerId timer_id)
{
 8004d30:	b580      	push	{r7, lr}
 8004d32:	b086      	sub	sp, #24
 8004d34:	af02      	add	r7, sp, #8
 8004d36:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8004d38:	2300      	movs	r3, #0
 8004d3a:	60fb      	str	r3, [r7, #12]
#if (configUSE_TIMERS == 1)  
  portBASE_TYPE taskWoken = pdFALSE;
 8004d3c:	2300      	movs	r3, #0
 8004d3e:	60bb      	str	r3, [r7, #8]

  if (inHandlerMode()) {
 8004d40:	f7ff ff05 	bl	8004b4e <inHandlerMode>
 8004d44:	4603      	mov	r3, r0
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d019      	beq.n	8004d7e <osTimerStop+0x4e>
    if (xTimerStopFromISR(timer_id, &taskWoken) != pdPASS) {
 8004d4a:	f107 0308 	add.w	r3, r7, #8
 8004d4e:	2200      	movs	r2, #0
 8004d50:	9200      	str	r2, [sp, #0]
 8004d52:	2200      	movs	r2, #0
 8004d54:	2108      	movs	r1, #8
 8004d56:	6878      	ldr	r0, [r7, #4]
 8004d58:	f002 fb88 	bl	800746c <xTimerGenericCommand>
 8004d5c:	4603      	mov	r3, r0
 8004d5e:	2b01      	cmp	r3, #1
 8004d60:	d001      	beq.n	8004d66 <osTimerStop+0x36>
      return osErrorOS;
 8004d62:	23ff      	movs	r3, #255	@ 0xff
 8004d64:	e019      	b.n	8004d9a <osTimerStop+0x6a>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8004d66:	68bb      	ldr	r3, [r7, #8]
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d015      	beq.n	8004d98 <osTimerStop+0x68>
 8004d6c:	4b0d      	ldr	r3, [pc, #52]	@ (8004da4 <osTimerStop+0x74>)
 8004d6e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004d72:	601a      	str	r2, [r3, #0]
 8004d74:	f3bf 8f4f 	dsb	sy
 8004d78:	f3bf 8f6f 	isb	sy
 8004d7c:	e00c      	b.n	8004d98 <osTimerStop+0x68>
  }
  else {
    if (xTimerStop(timer_id, 0) != pdPASS) {
 8004d7e:	2300      	movs	r3, #0
 8004d80:	9300      	str	r3, [sp, #0]
 8004d82:	2300      	movs	r3, #0
 8004d84:	2200      	movs	r2, #0
 8004d86:	2103      	movs	r1, #3
 8004d88:	6878      	ldr	r0, [r7, #4]
 8004d8a:	f002 fb6f 	bl	800746c <xTimerGenericCommand>
 8004d8e:	4603      	mov	r3, r0
 8004d90:	2b01      	cmp	r3, #1
 8004d92:	d001      	beq.n	8004d98 <osTimerStop+0x68>
      result = osErrorOS;
 8004d94:	23ff      	movs	r3, #255	@ 0xff
 8004d96:	60fb      	str	r3, [r7, #12]
    }
  }
#else 
  result = osErrorOS;
#endif 
  return result;
 8004d98:	68fb      	ldr	r3, [r7, #12]
}
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	3710      	adds	r7, #16
 8004d9e:	46bd      	mov	sp, r7
 8004da0:	bd80      	pop	{r7, pc}
 8004da2:	bf00      	nop
 8004da4:	e000ed04 	.word	0xe000ed04

08004da8 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 8004da8:	b580      	push	{r7, lr}
 8004daa:	b082      	sub	sp, #8
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	685b      	ldr	r3, [r3, #4]
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d007      	beq.n	8004dc8 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	685b      	ldr	r3, [r3, #4]
 8004dbc:	4619      	mov	r1, r3
 8004dbe:	2001      	movs	r0, #1
 8004dc0:	f000 fadd 	bl	800537e <xQueueCreateMutexStatic>
 8004dc4:	4603      	mov	r3, r0
 8004dc6:	e003      	b.n	8004dd0 <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 8004dc8:	2001      	movs	r0, #1
 8004dca:	f000 fac0 	bl	800534e <xQueueCreateMutex>
 8004dce:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 8004dd0:	4618      	mov	r0, r3
 8004dd2:	3708      	adds	r7, #8
 8004dd4:	46bd      	mov	sp, r7
 8004dd6:	bd80      	pop	{r7, pc}

08004dd8 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b084      	sub	sp, #16
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]
 8004de0:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8004de2:	2300      	movs	r3, #0
 8004de4:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d101      	bne.n	8004df0 <osMutexWait+0x18>
    return osErrorParameter;
 8004dec:	2380      	movs	r3, #128	@ 0x80
 8004dee:	e03a      	b.n	8004e66 <osMutexWait+0x8e>
  }
  
  ticks = 0;
 8004df0:	2300      	movs	r3, #0
 8004df2:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8004df4:	683b      	ldr	r3, [r7, #0]
 8004df6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dfa:	d103      	bne.n	8004e04 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 8004dfc:	f04f 33ff 	mov.w	r3, #4294967295
 8004e00:	60fb      	str	r3, [r7, #12]
 8004e02:	e009      	b.n	8004e18 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 8004e04:	683b      	ldr	r3, [r7, #0]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d006      	beq.n	8004e18 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8004e0a:	683b      	ldr	r3, [r7, #0]
 8004e0c:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d101      	bne.n	8004e18 <osMutexWait+0x40>
      ticks = 1;
 8004e14:	2301      	movs	r3, #1
 8004e16:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8004e18:	f7ff fe99 	bl	8004b4e <inHandlerMode>
 8004e1c:	4603      	mov	r3, r0
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d017      	beq.n	8004e52 <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8004e22:	f107 0308 	add.w	r3, r7, #8
 8004e26:	461a      	mov	r2, r3
 8004e28:	2100      	movs	r1, #0
 8004e2a:	6878      	ldr	r0, [r7, #4]
 8004e2c:	f000 fee4 	bl	8005bf8 <xQueueReceiveFromISR>
 8004e30:	4603      	mov	r3, r0
 8004e32:	2b01      	cmp	r3, #1
 8004e34:	d001      	beq.n	8004e3a <osMutexWait+0x62>
      return osErrorOS;
 8004e36:	23ff      	movs	r3, #255	@ 0xff
 8004e38:	e015      	b.n	8004e66 <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8004e3a:	68bb      	ldr	r3, [r7, #8]
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d011      	beq.n	8004e64 <osMutexWait+0x8c>
 8004e40:	4b0b      	ldr	r3, [pc, #44]	@ (8004e70 <osMutexWait+0x98>)
 8004e42:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004e46:	601a      	str	r2, [r3, #0]
 8004e48:	f3bf 8f4f 	dsb	sy
 8004e4c:	f3bf 8f6f 	isb	sy
 8004e50:	e008      	b.n	8004e64 <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 8004e52:	68f9      	ldr	r1, [r7, #12]
 8004e54:	6878      	ldr	r0, [r7, #4]
 8004e56:	f000 fdbf 	bl	80059d8 <xQueueSemaphoreTake>
 8004e5a:	4603      	mov	r3, r0
 8004e5c:	2b01      	cmp	r3, #1
 8004e5e:	d001      	beq.n	8004e64 <osMutexWait+0x8c>
    return osErrorOS;
 8004e60:	23ff      	movs	r3, #255	@ 0xff
 8004e62:	e000      	b.n	8004e66 <osMutexWait+0x8e>
  }
  
  return osOK;
 8004e64:	2300      	movs	r3, #0
}
 8004e66:	4618      	mov	r0, r3
 8004e68:	3710      	adds	r7, #16
 8004e6a:	46bd      	mov	sp, r7
 8004e6c:	bd80      	pop	{r7, pc}
 8004e6e:	bf00      	nop
 8004e70:	e000ed04 	.word	0xe000ed04

08004e74 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 8004e74:	b580      	push	{r7, lr}
 8004e76:	b084      	sub	sp, #16
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8004e7c:	2300      	movs	r3, #0
 8004e7e:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8004e80:	2300      	movs	r3, #0
 8004e82:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 8004e84:	f7ff fe63 	bl	8004b4e <inHandlerMode>
 8004e88:	4603      	mov	r3, r0
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d016      	beq.n	8004ebc <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8004e8e:	f107 0308 	add.w	r3, r7, #8
 8004e92:	4619      	mov	r1, r3
 8004e94:	6878      	ldr	r0, [r7, #4]
 8004e96:	f000 fc2d 	bl	80056f4 <xQueueGiveFromISR>
 8004e9a:	4603      	mov	r3, r0
 8004e9c:	2b01      	cmp	r3, #1
 8004e9e:	d001      	beq.n	8004ea4 <osMutexRelease+0x30>
      return osErrorOS;
 8004ea0:	23ff      	movs	r3, #255	@ 0xff
 8004ea2:	e017      	b.n	8004ed4 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8004ea4:	68bb      	ldr	r3, [r7, #8]
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d013      	beq.n	8004ed2 <osMutexRelease+0x5e>
 8004eaa:	4b0c      	ldr	r3, [pc, #48]	@ (8004edc <osMutexRelease+0x68>)
 8004eac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004eb0:	601a      	str	r2, [r3, #0]
 8004eb2:	f3bf 8f4f 	dsb	sy
 8004eb6:	f3bf 8f6f 	isb	sy
 8004eba:	e00a      	b.n	8004ed2 <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 8004ebc:	2300      	movs	r3, #0
 8004ebe:	2200      	movs	r2, #0
 8004ec0:	2100      	movs	r1, #0
 8004ec2:	6878      	ldr	r0, [r7, #4]
 8004ec4:	f000 fa76 	bl	80053b4 <xQueueGenericSend>
 8004ec8:	4603      	mov	r3, r0
 8004eca:	2b01      	cmp	r3, #1
 8004ecc:	d001      	beq.n	8004ed2 <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 8004ece:	23ff      	movs	r3, #255	@ 0xff
 8004ed0:	60fb      	str	r3, [r7, #12]
  }
  return result;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
}
 8004ed4:	4618      	mov	r0, r3
 8004ed6:	3710      	adds	r7, #16
 8004ed8:	46bd      	mov	sp, r7
 8004eda:	bd80      	pop	{r7, pc}
 8004edc:	e000ed04 	.word	0xe000ed04

08004ee0 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8004ee0:	b590      	push	{r4, r7, lr}
 8004ee2:	b085      	sub	sp, #20
 8004ee4:	af02      	add	r7, sp, #8
 8004ee6:	6078      	str	r0, [r7, #4]
 8004ee8:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	689b      	ldr	r3, [r3, #8]
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d011      	beq.n	8004f16 <osMessageCreate+0x36>
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	68db      	ldr	r3, [r3, #12]
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d00d      	beq.n	8004f16 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	6818      	ldr	r0, [r3, #0]
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	6859      	ldr	r1, [r3, #4]
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	689a      	ldr	r2, [r3, #8]
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	68db      	ldr	r3, [r3, #12]
 8004f0a:	2400      	movs	r4, #0
 8004f0c:	9400      	str	r4, [sp, #0]
 8004f0e:	f000 f929 	bl	8005164 <xQueueGenericCreateStatic>
 8004f12:	4603      	mov	r3, r0
 8004f14:	e008      	b.n	8004f28 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	6818      	ldr	r0, [r3, #0]
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	685b      	ldr	r3, [r3, #4]
 8004f1e:	2200      	movs	r2, #0
 8004f20:	4619      	mov	r1, r3
 8004f22:	f000 f99c 	bl	800525e <xQueueGenericCreate>
 8004f26:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8004f28:	4618      	mov	r0, r3
 8004f2a:	370c      	adds	r7, #12
 8004f2c:	46bd      	mov	sp, r7
 8004f2e:	bd90      	pop	{r4, r7, pc}

08004f30 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004f30:	b480      	push	{r7}
 8004f32:	b083      	sub	sp, #12
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	f103 0208 	add.w	r2, r3, #8
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	f04f 32ff 	mov.w	r2, #4294967295
 8004f48:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	f103 0208 	add.w	r2, r3, #8
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	f103 0208 	add.w	r2, r3, #8
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	2200      	movs	r2, #0
 8004f62:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004f64:	bf00      	nop
 8004f66:	370c      	adds	r7, #12
 8004f68:	46bd      	mov	sp, r7
 8004f6a:	bc80      	pop	{r7}
 8004f6c:	4770      	bx	lr

08004f6e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004f6e:	b480      	push	{r7}
 8004f70:	b083      	sub	sp, #12
 8004f72:	af00      	add	r7, sp, #0
 8004f74:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	2200      	movs	r2, #0
 8004f7a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004f7c:	bf00      	nop
 8004f7e:	370c      	adds	r7, #12
 8004f80:	46bd      	mov	sp, r7
 8004f82:	bc80      	pop	{r7}
 8004f84:	4770      	bx	lr

08004f86 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004f86:	b480      	push	{r7}
 8004f88:	b085      	sub	sp, #20
 8004f8a:	af00      	add	r7, sp, #0
 8004f8c:	6078      	str	r0, [r7, #4]
 8004f8e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	685b      	ldr	r3, [r3, #4]
 8004f94:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004f96:	683b      	ldr	r3, [r7, #0]
 8004f98:	68fa      	ldr	r2, [r7, #12]
 8004f9a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	689a      	ldr	r2, [r3, #8]
 8004fa0:	683b      	ldr	r3, [r7, #0]
 8004fa2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	689b      	ldr	r3, [r3, #8]
 8004fa8:	683a      	ldr	r2, [r7, #0]
 8004faa:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	683a      	ldr	r2, [r7, #0]
 8004fb0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004fb2:	683b      	ldr	r3, [r7, #0]
 8004fb4:	687a      	ldr	r2, [r7, #4]
 8004fb6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	1c5a      	adds	r2, r3, #1
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	601a      	str	r2, [r3, #0]
}
 8004fc2:	bf00      	nop
 8004fc4:	3714      	adds	r7, #20
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	bc80      	pop	{r7}
 8004fca:	4770      	bx	lr

08004fcc <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004fcc:	b480      	push	{r7}
 8004fce:	b085      	sub	sp, #20
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	6078      	str	r0, [r7, #4]
 8004fd4:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004fd6:	683b      	ldr	r3, [r7, #0]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004fdc:	68bb      	ldr	r3, [r7, #8]
 8004fde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fe2:	d103      	bne.n	8004fec <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	691b      	ldr	r3, [r3, #16]
 8004fe8:	60fb      	str	r3, [r7, #12]
 8004fea:	e00c      	b.n	8005006 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	3308      	adds	r3, #8
 8004ff0:	60fb      	str	r3, [r7, #12]
 8004ff2:	e002      	b.n	8004ffa <vListInsert+0x2e>
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	685b      	ldr	r3, [r3, #4]
 8004ff8:	60fb      	str	r3, [r7, #12]
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	685b      	ldr	r3, [r3, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	68ba      	ldr	r2, [r7, #8]
 8005002:	429a      	cmp	r2, r3
 8005004:	d2f6      	bcs.n	8004ff4 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	685a      	ldr	r2, [r3, #4]
 800500a:	683b      	ldr	r3, [r7, #0]
 800500c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800500e:	683b      	ldr	r3, [r7, #0]
 8005010:	685b      	ldr	r3, [r3, #4]
 8005012:	683a      	ldr	r2, [r7, #0]
 8005014:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005016:	683b      	ldr	r3, [r7, #0]
 8005018:	68fa      	ldr	r2, [r7, #12]
 800501a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	683a      	ldr	r2, [r7, #0]
 8005020:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005022:	683b      	ldr	r3, [r7, #0]
 8005024:	687a      	ldr	r2, [r7, #4]
 8005026:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	1c5a      	adds	r2, r3, #1
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	601a      	str	r2, [r3, #0]
}
 8005032:	bf00      	nop
 8005034:	3714      	adds	r7, #20
 8005036:	46bd      	mov	sp, r7
 8005038:	bc80      	pop	{r7}
 800503a:	4770      	bx	lr

0800503c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800503c:	b480      	push	{r7}
 800503e:	b085      	sub	sp, #20
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	691b      	ldr	r3, [r3, #16]
 8005048:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	685b      	ldr	r3, [r3, #4]
 800504e:	687a      	ldr	r2, [r7, #4]
 8005050:	6892      	ldr	r2, [r2, #8]
 8005052:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	689b      	ldr	r3, [r3, #8]
 8005058:	687a      	ldr	r2, [r7, #4]
 800505a:	6852      	ldr	r2, [r2, #4]
 800505c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	685b      	ldr	r3, [r3, #4]
 8005062:	687a      	ldr	r2, [r7, #4]
 8005064:	429a      	cmp	r2, r3
 8005066:	d103      	bne.n	8005070 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	689a      	ldr	r2, [r3, #8]
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	2200      	movs	r2, #0
 8005074:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	1e5a      	subs	r2, r3, #1
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	681b      	ldr	r3, [r3, #0]
}
 8005084:	4618      	mov	r0, r3
 8005086:	3714      	adds	r7, #20
 8005088:	46bd      	mov	sp, r7
 800508a:	bc80      	pop	{r7}
 800508c:	4770      	bx	lr
	...

08005090 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005090:	b580      	push	{r7, lr}
 8005092:	b084      	sub	sp, #16
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
 8005098:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d10b      	bne.n	80050bc <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80050a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050a8:	f383 8811 	msr	BASEPRI, r3
 80050ac:	f3bf 8f6f 	isb	sy
 80050b0:	f3bf 8f4f 	dsb	sy
 80050b4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80050b6:	bf00      	nop
 80050b8:	bf00      	nop
 80050ba:	e7fd      	b.n	80050b8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80050bc:	f002 fdb6 	bl	8007c2c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	681a      	ldr	r2, [r3, #0]
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050c8:	68f9      	ldr	r1, [r7, #12]
 80050ca:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80050cc:	fb01 f303 	mul.w	r3, r1, r3
 80050d0:	441a      	add	r2, r3
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	2200      	movs	r2, #0
 80050da:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	681a      	ldr	r2, [r3, #0]
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	681a      	ldr	r2, [r3, #0]
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050ec:	3b01      	subs	r3, #1
 80050ee:	68f9      	ldr	r1, [r7, #12]
 80050f0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80050f2:	fb01 f303 	mul.w	r3, r1, r3
 80050f6:	441a      	add	r2, r3
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	22ff      	movs	r2, #255	@ 0xff
 8005100:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	22ff      	movs	r2, #255	@ 0xff
 8005108:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800510c:	683b      	ldr	r3, [r7, #0]
 800510e:	2b00      	cmp	r3, #0
 8005110:	d114      	bne.n	800513c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	691b      	ldr	r3, [r3, #16]
 8005116:	2b00      	cmp	r3, #0
 8005118:	d01a      	beq.n	8005150 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	3310      	adds	r3, #16
 800511e:	4618      	mov	r0, r3
 8005120:	f001 fbfa 	bl	8006918 <xTaskRemoveFromEventList>
 8005124:	4603      	mov	r3, r0
 8005126:	2b00      	cmp	r3, #0
 8005128:	d012      	beq.n	8005150 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800512a:	4b0d      	ldr	r3, [pc, #52]	@ (8005160 <xQueueGenericReset+0xd0>)
 800512c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005130:	601a      	str	r2, [r3, #0]
 8005132:	f3bf 8f4f 	dsb	sy
 8005136:	f3bf 8f6f 	isb	sy
 800513a:	e009      	b.n	8005150 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	3310      	adds	r3, #16
 8005140:	4618      	mov	r0, r3
 8005142:	f7ff fef5 	bl	8004f30 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	3324      	adds	r3, #36	@ 0x24
 800514a:	4618      	mov	r0, r3
 800514c:	f7ff fef0 	bl	8004f30 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005150:	f002 fd9c 	bl	8007c8c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005154:	2301      	movs	r3, #1
}
 8005156:	4618      	mov	r0, r3
 8005158:	3710      	adds	r7, #16
 800515a:	46bd      	mov	sp, r7
 800515c:	bd80      	pop	{r7, pc}
 800515e:	bf00      	nop
 8005160:	e000ed04 	.word	0xe000ed04

08005164 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005164:	b580      	push	{r7, lr}
 8005166:	b08e      	sub	sp, #56	@ 0x38
 8005168:	af02      	add	r7, sp, #8
 800516a:	60f8      	str	r0, [r7, #12]
 800516c:	60b9      	str	r1, [r7, #8]
 800516e:	607a      	str	r2, [r7, #4]
 8005170:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	2b00      	cmp	r3, #0
 8005176:	d10b      	bne.n	8005190 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8005178:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800517c:	f383 8811 	msr	BASEPRI, r3
 8005180:	f3bf 8f6f 	isb	sy
 8005184:	f3bf 8f4f 	dsb	sy
 8005188:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800518a:	bf00      	nop
 800518c:	bf00      	nop
 800518e:	e7fd      	b.n	800518c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005190:	683b      	ldr	r3, [r7, #0]
 8005192:	2b00      	cmp	r3, #0
 8005194:	d10b      	bne.n	80051ae <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8005196:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800519a:	f383 8811 	msr	BASEPRI, r3
 800519e:	f3bf 8f6f 	isb	sy
 80051a2:	f3bf 8f4f 	dsb	sy
 80051a6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80051a8:	bf00      	nop
 80051aa:	bf00      	nop
 80051ac:	e7fd      	b.n	80051aa <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d002      	beq.n	80051ba <xQueueGenericCreateStatic+0x56>
 80051b4:	68bb      	ldr	r3, [r7, #8]
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d001      	beq.n	80051be <xQueueGenericCreateStatic+0x5a>
 80051ba:	2301      	movs	r3, #1
 80051bc:	e000      	b.n	80051c0 <xQueueGenericCreateStatic+0x5c>
 80051be:	2300      	movs	r3, #0
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d10b      	bne.n	80051dc <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80051c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051c8:	f383 8811 	msr	BASEPRI, r3
 80051cc:	f3bf 8f6f 	isb	sy
 80051d0:	f3bf 8f4f 	dsb	sy
 80051d4:	623b      	str	r3, [r7, #32]
}
 80051d6:	bf00      	nop
 80051d8:	bf00      	nop
 80051da:	e7fd      	b.n	80051d8 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d102      	bne.n	80051e8 <xQueueGenericCreateStatic+0x84>
 80051e2:	68bb      	ldr	r3, [r7, #8]
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d101      	bne.n	80051ec <xQueueGenericCreateStatic+0x88>
 80051e8:	2301      	movs	r3, #1
 80051ea:	e000      	b.n	80051ee <xQueueGenericCreateStatic+0x8a>
 80051ec:	2300      	movs	r3, #0
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d10b      	bne.n	800520a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80051f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051f6:	f383 8811 	msr	BASEPRI, r3
 80051fa:	f3bf 8f6f 	isb	sy
 80051fe:	f3bf 8f4f 	dsb	sy
 8005202:	61fb      	str	r3, [r7, #28]
}
 8005204:	bf00      	nop
 8005206:	bf00      	nop
 8005208:	e7fd      	b.n	8005206 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800520a:	2350      	movs	r3, #80	@ 0x50
 800520c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800520e:	697b      	ldr	r3, [r7, #20]
 8005210:	2b50      	cmp	r3, #80	@ 0x50
 8005212:	d00b      	beq.n	800522c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8005214:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005218:	f383 8811 	msr	BASEPRI, r3
 800521c:	f3bf 8f6f 	isb	sy
 8005220:	f3bf 8f4f 	dsb	sy
 8005224:	61bb      	str	r3, [r7, #24]
}
 8005226:	bf00      	nop
 8005228:	bf00      	nop
 800522a:	e7fd      	b.n	8005228 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800522c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800522e:	683b      	ldr	r3, [r7, #0]
 8005230:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8005232:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005234:	2b00      	cmp	r3, #0
 8005236:	d00d      	beq.n	8005254 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005238:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800523a:	2201      	movs	r2, #1
 800523c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005240:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8005244:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005246:	9300      	str	r3, [sp, #0]
 8005248:	4613      	mov	r3, r2
 800524a:	687a      	ldr	r2, [r7, #4]
 800524c:	68b9      	ldr	r1, [r7, #8]
 800524e:	68f8      	ldr	r0, [r7, #12]
 8005250:	f000 f840 	bl	80052d4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005254:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8005256:	4618      	mov	r0, r3
 8005258:	3730      	adds	r7, #48	@ 0x30
 800525a:	46bd      	mov	sp, r7
 800525c:	bd80      	pop	{r7, pc}

0800525e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800525e:	b580      	push	{r7, lr}
 8005260:	b08a      	sub	sp, #40	@ 0x28
 8005262:	af02      	add	r7, sp, #8
 8005264:	60f8      	str	r0, [r7, #12]
 8005266:	60b9      	str	r1, [r7, #8]
 8005268:	4613      	mov	r3, r2
 800526a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	2b00      	cmp	r3, #0
 8005270:	d10b      	bne.n	800528a <xQueueGenericCreate+0x2c>
	__asm volatile
 8005272:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005276:	f383 8811 	msr	BASEPRI, r3
 800527a:	f3bf 8f6f 	isb	sy
 800527e:	f3bf 8f4f 	dsb	sy
 8005282:	613b      	str	r3, [r7, #16]
}
 8005284:	bf00      	nop
 8005286:	bf00      	nop
 8005288:	e7fd      	b.n	8005286 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	68ba      	ldr	r2, [r7, #8]
 800528e:	fb02 f303 	mul.w	r3, r2, r3
 8005292:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005294:	69fb      	ldr	r3, [r7, #28]
 8005296:	3350      	adds	r3, #80	@ 0x50
 8005298:	4618      	mov	r0, r3
 800529a:	f002 fdc9 	bl	8007e30 <pvPortMalloc>
 800529e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80052a0:	69bb      	ldr	r3, [r7, #24]
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d011      	beq.n	80052ca <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80052a6:	69bb      	ldr	r3, [r7, #24]
 80052a8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80052aa:	697b      	ldr	r3, [r7, #20]
 80052ac:	3350      	adds	r3, #80	@ 0x50
 80052ae:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80052b0:	69bb      	ldr	r3, [r7, #24]
 80052b2:	2200      	movs	r2, #0
 80052b4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80052b8:	79fa      	ldrb	r2, [r7, #7]
 80052ba:	69bb      	ldr	r3, [r7, #24]
 80052bc:	9300      	str	r3, [sp, #0]
 80052be:	4613      	mov	r3, r2
 80052c0:	697a      	ldr	r2, [r7, #20]
 80052c2:	68b9      	ldr	r1, [r7, #8]
 80052c4:	68f8      	ldr	r0, [r7, #12]
 80052c6:	f000 f805 	bl	80052d4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80052ca:	69bb      	ldr	r3, [r7, #24]
	}
 80052cc:	4618      	mov	r0, r3
 80052ce:	3720      	adds	r7, #32
 80052d0:	46bd      	mov	sp, r7
 80052d2:	bd80      	pop	{r7, pc}

080052d4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80052d4:	b580      	push	{r7, lr}
 80052d6:	b084      	sub	sp, #16
 80052d8:	af00      	add	r7, sp, #0
 80052da:	60f8      	str	r0, [r7, #12]
 80052dc:	60b9      	str	r1, [r7, #8]
 80052de:	607a      	str	r2, [r7, #4]
 80052e0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80052e2:	68bb      	ldr	r3, [r7, #8]
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d103      	bne.n	80052f0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80052e8:	69bb      	ldr	r3, [r7, #24]
 80052ea:	69ba      	ldr	r2, [r7, #24]
 80052ec:	601a      	str	r2, [r3, #0]
 80052ee:	e002      	b.n	80052f6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80052f0:	69bb      	ldr	r3, [r7, #24]
 80052f2:	687a      	ldr	r2, [r7, #4]
 80052f4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80052f6:	69bb      	ldr	r3, [r7, #24]
 80052f8:	68fa      	ldr	r2, [r7, #12]
 80052fa:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80052fc:	69bb      	ldr	r3, [r7, #24]
 80052fe:	68ba      	ldr	r2, [r7, #8]
 8005300:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005302:	2101      	movs	r1, #1
 8005304:	69b8      	ldr	r0, [r7, #24]
 8005306:	f7ff fec3 	bl	8005090 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800530a:	69bb      	ldr	r3, [r7, #24]
 800530c:	78fa      	ldrb	r2, [r7, #3]
 800530e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005312:	bf00      	nop
 8005314:	3710      	adds	r7, #16
 8005316:	46bd      	mov	sp, r7
 8005318:	bd80      	pop	{r7, pc}

0800531a <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800531a:	b580      	push	{r7, lr}
 800531c:	b082      	sub	sp, #8
 800531e:	af00      	add	r7, sp, #0
 8005320:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	2b00      	cmp	r3, #0
 8005326:	d00e      	beq.n	8005346 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2200      	movs	r2, #0
 800532c:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	2200      	movs	r2, #0
 8005332:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	2200      	movs	r2, #0
 8005338:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800533a:	2300      	movs	r3, #0
 800533c:	2200      	movs	r2, #0
 800533e:	2100      	movs	r1, #0
 8005340:	6878      	ldr	r0, [r7, #4]
 8005342:	f000 f837 	bl	80053b4 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8005346:	bf00      	nop
 8005348:	3708      	adds	r7, #8
 800534a:	46bd      	mov	sp, r7
 800534c:	bd80      	pop	{r7, pc}

0800534e <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800534e:	b580      	push	{r7, lr}
 8005350:	b086      	sub	sp, #24
 8005352:	af00      	add	r7, sp, #0
 8005354:	4603      	mov	r3, r0
 8005356:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8005358:	2301      	movs	r3, #1
 800535a:	617b      	str	r3, [r7, #20]
 800535c:	2300      	movs	r3, #0
 800535e:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8005360:	79fb      	ldrb	r3, [r7, #7]
 8005362:	461a      	mov	r2, r3
 8005364:	6939      	ldr	r1, [r7, #16]
 8005366:	6978      	ldr	r0, [r7, #20]
 8005368:	f7ff ff79 	bl	800525e <xQueueGenericCreate>
 800536c:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800536e:	68f8      	ldr	r0, [r7, #12]
 8005370:	f7ff ffd3 	bl	800531a <prvInitialiseMutex>

		return xNewQueue;
 8005374:	68fb      	ldr	r3, [r7, #12]
	}
 8005376:	4618      	mov	r0, r3
 8005378:	3718      	adds	r7, #24
 800537a:	46bd      	mov	sp, r7
 800537c:	bd80      	pop	{r7, pc}

0800537e <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800537e:	b580      	push	{r7, lr}
 8005380:	b088      	sub	sp, #32
 8005382:	af02      	add	r7, sp, #8
 8005384:	4603      	mov	r3, r0
 8005386:	6039      	str	r1, [r7, #0]
 8005388:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800538a:	2301      	movs	r3, #1
 800538c:	617b      	str	r3, [r7, #20]
 800538e:	2300      	movs	r3, #0
 8005390:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8005392:	79fb      	ldrb	r3, [r7, #7]
 8005394:	9300      	str	r3, [sp, #0]
 8005396:	683b      	ldr	r3, [r7, #0]
 8005398:	2200      	movs	r2, #0
 800539a:	6939      	ldr	r1, [r7, #16]
 800539c:	6978      	ldr	r0, [r7, #20]
 800539e:	f7ff fee1 	bl	8005164 <xQueueGenericCreateStatic>
 80053a2:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80053a4:	68f8      	ldr	r0, [r7, #12]
 80053a6:	f7ff ffb8 	bl	800531a <prvInitialiseMutex>

		return xNewQueue;
 80053aa:	68fb      	ldr	r3, [r7, #12]
	}
 80053ac:	4618      	mov	r0, r3
 80053ae:	3718      	adds	r7, #24
 80053b0:	46bd      	mov	sp, r7
 80053b2:	bd80      	pop	{r7, pc}

080053b4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80053b4:	b580      	push	{r7, lr}
 80053b6:	b08e      	sub	sp, #56	@ 0x38
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	60f8      	str	r0, [r7, #12]
 80053bc:	60b9      	str	r1, [r7, #8]
 80053be:	607a      	str	r2, [r7, #4]
 80053c0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80053c2:	2300      	movs	r3, #0
 80053c4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80053ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d10b      	bne.n	80053e8 <xQueueGenericSend+0x34>
	__asm volatile
 80053d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053d4:	f383 8811 	msr	BASEPRI, r3
 80053d8:	f3bf 8f6f 	isb	sy
 80053dc:	f3bf 8f4f 	dsb	sy
 80053e0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80053e2:	bf00      	nop
 80053e4:	bf00      	nop
 80053e6:	e7fd      	b.n	80053e4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80053e8:	68bb      	ldr	r3, [r7, #8]
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d103      	bne.n	80053f6 <xQueueGenericSend+0x42>
 80053ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d101      	bne.n	80053fa <xQueueGenericSend+0x46>
 80053f6:	2301      	movs	r3, #1
 80053f8:	e000      	b.n	80053fc <xQueueGenericSend+0x48>
 80053fa:	2300      	movs	r3, #0
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d10b      	bne.n	8005418 <xQueueGenericSend+0x64>
	__asm volatile
 8005400:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005404:	f383 8811 	msr	BASEPRI, r3
 8005408:	f3bf 8f6f 	isb	sy
 800540c:	f3bf 8f4f 	dsb	sy
 8005410:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005412:	bf00      	nop
 8005414:	bf00      	nop
 8005416:	e7fd      	b.n	8005414 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005418:	683b      	ldr	r3, [r7, #0]
 800541a:	2b02      	cmp	r3, #2
 800541c:	d103      	bne.n	8005426 <xQueueGenericSend+0x72>
 800541e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005420:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005422:	2b01      	cmp	r3, #1
 8005424:	d101      	bne.n	800542a <xQueueGenericSend+0x76>
 8005426:	2301      	movs	r3, #1
 8005428:	e000      	b.n	800542c <xQueueGenericSend+0x78>
 800542a:	2300      	movs	r3, #0
 800542c:	2b00      	cmp	r3, #0
 800542e:	d10b      	bne.n	8005448 <xQueueGenericSend+0x94>
	__asm volatile
 8005430:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005434:	f383 8811 	msr	BASEPRI, r3
 8005438:	f3bf 8f6f 	isb	sy
 800543c:	f3bf 8f4f 	dsb	sy
 8005440:	623b      	str	r3, [r7, #32]
}
 8005442:	bf00      	nop
 8005444:	bf00      	nop
 8005446:	e7fd      	b.n	8005444 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005448:	f001 fc26 	bl	8006c98 <xTaskGetSchedulerState>
 800544c:	4603      	mov	r3, r0
 800544e:	2b00      	cmp	r3, #0
 8005450:	d102      	bne.n	8005458 <xQueueGenericSend+0xa4>
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	2b00      	cmp	r3, #0
 8005456:	d101      	bne.n	800545c <xQueueGenericSend+0xa8>
 8005458:	2301      	movs	r3, #1
 800545a:	e000      	b.n	800545e <xQueueGenericSend+0xaa>
 800545c:	2300      	movs	r3, #0
 800545e:	2b00      	cmp	r3, #0
 8005460:	d10b      	bne.n	800547a <xQueueGenericSend+0xc6>
	__asm volatile
 8005462:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005466:	f383 8811 	msr	BASEPRI, r3
 800546a:	f3bf 8f6f 	isb	sy
 800546e:	f3bf 8f4f 	dsb	sy
 8005472:	61fb      	str	r3, [r7, #28]
}
 8005474:	bf00      	nop
 8005476:	bf00      	nop
 8005478:	e7fd      	b.n	8005476 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800547a:	f002 fbd7 	bl	8007c2c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800547e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005480:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005482:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005484:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005486:	429a      	cmp	r2, r3
 8005488:	d302      	bcc.n	8005490 <xQueueGenericSend+0xdc>
 800548a:	683b      	ldr	r3, [r7, #0]
 800548c:	2b02      	cmp	r3, #2
 800548e:	d129      	bne.n	80054e4 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005490:	683a      	ldr	r2, [r7, #0]
 8005492:	68b9      	ldr	r1, [r7, #8]
 8005494:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005496:	f000 fc48 	bl	8005d2a <prvCopyDataToQueue>
 800549a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800549c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800549e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d010      	beq.n	80054c6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80054a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054a6:	3324      	adds	r3, #36	@ 0x24
 80054a8:	4618      	mov	r0, r3
 80054aa:	f001 fa35 	bl	8006918 <xTaskRemoveFromEventList>
 80054ae:	4603      	mov	r3, r0
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d013      	beq.n	80054dc <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80054b4:	4b3f      	ldr	r3, [pc, #252]	@ (80055b4 <xQueueGenericSend+0x200>)
 80054b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80054ba:	601a      	str	r2, [r3, #0]
 80054bc:	f3bf 8f4f 	dsb	sy
 80054c0:	f3bf 8f6f 	isb	sy
 80054c4:	e00a      	b.n	80054dc <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80054c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d007      	beq.n	80054dc <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80054cc:	4b39      	ldr	r3, [pc, #228]	@ (80055b4 <xQueueGenericSend+0x200>)
 80054ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80054d2:	601a      	str	r2, [r3, #0]
 80054d4:	f3bf 8f4f 	dsb	sy
 80054d8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80054dc:	f002 fbd6 	bl	8007c8c <vPortExitCritical>
				return pdPASS;
 80054e0:	2301      	movs	r3, #1
 80054e2:	e063      	b.n	80055ac <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d103      	bne.n	80054f2 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80054ea:	f002 fbcf 	bl	8007c8c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80054ee:	2300      	movs	r3, #0
 80054f0:	e05c      	b.n	80055ac <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80054f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d106      	bne.n	8005506 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80054f8:	f107 0314 	add.w	r3, r7, #20
 80054fc:	4618      	mov	r0, r3
 80054fe:	f001 fa6f 	bl	80069e0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005502:	2301      	movs	r3, #1
 8005504:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005506:	f002 fbc1 	bl	8007c8c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800550a:	f000 ffc7 	bl	800649c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800550e:	f002 fb8d 	bl	8007c2c <vPortEnterCritical>
 8005512:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005514:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005518:	b25b      	sxtb	r3, r3
 800551a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800551e:	d103      	bne.n	8005528 <xQueueGenericSend+0x174>
 8005520:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005522:	2200      	movs	r2, #0
 8005524:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005528:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800552a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800552e:	b25b      	sxtb	r3, r3
 8005530:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005534:	d103      	bne.n	800553e <xQueueGenericSend+0x18a>
 8005536:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005538:	2200      	movs	r2, #0
 800553a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800553e:	f002 fba5 	bl	8007c8c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005542:	1d3a      	adds	r2, r7, #4
 8005544:	f107 0314 	add.w	r3, r7, #20
 8005548:	4611      	mov	r1, r2
 800554a:	4618      	mov	r0, r3
 800554c:	f001 fa5e 	bl	8006a0c <xTaskCheckForTimeOut>
 8005550:	4603      	mov	r3, r0
 8005552:	2b00      	cmp	r3, #0
 8005554:	d124      	bne.n	80055a0 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005556:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005558:	f000 fcdf 	bl	8005f1a <prvIsQueueFull>
 800555c:	4603      	mov	r3, r0
 800555e:	2b00      	cmp	r3, #0
 8005560:	d018      	beq.n	8005594 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005562:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005564:	3310      	adds	r3, #16
 8005566:	687a      	ldr	r2, [r7, #4]
 8005568:	4611      	mov	r1, r2
 800556a:	4618      	mov	r0, r3
 800556c:	f001 f982 	bl	8006874 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005570:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005572:	f000 fc6a 	bl	8005e4a <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005576:	f000 ff9f 	bl	80064b8 <xTaskResumeAll>
 800557a:	4603      	mov	r3, r0
 800557c:	2b00      	cmp	r3, #0
 800557e:	f47f af7c 	bne.w	800547a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8005582:	4b0c      	ldr	r3, [pc, #48]	@ (80055b4 <xQueueGenericSend+0x200>)
 8005584:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005588:	601a      	str	r2, [r3, #0]
 800558a:	f3bf 8f4f 	dsb	sy
 800558e:	f3bf 8f6f 	isb	sy
 8005592:	e772      	b.n	800547a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005594:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005596:	f000 fc58 	bl	8005e4a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800559a:	f000 ff8d 	bl	80064b8 <xTaskResumeAll>
 800559e:	e76c      	b.n	800547a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80055a0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80055a2:	f000 fc52 	bl	8005e4a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80055a6:	f000 ff87 	bl	80064b8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80055aa:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80055ac:	4618      	mov	r0, r3
 80055ae:	3738      	adds	r7, #56	@ 0x38
 80055b0:	46bd      	mov	sp, r7
 80055b2:	bd80      	pop	{r7, pc}
 80055b4:	e000ed04 	.word	0xe000ed04

080055b8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80055b8:	b580      	push	{r7, lr}
 80055ba:	b090      	sub	sp, #64	@ 0x40
 80055bc:	af00      	add	r7, sp, #0
 80055be:	60f8      	str	r0, [r7, #12]
 80055c0:	60b9      	str	r1, [r7, #8]
 80055c2:	607a      	str	r2, [r7, #4]
 80055c4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80055ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d10b      	bne.n	80055e8 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80055d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055d4:	f383 8811 	msr	BASEPRI, r3
 80055d8:	f3bf 8f6f 	isb	sy
 80055dc:	f3bf 8f4f 	dsb	sy
 80055e0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80055e2:	bf00      	nop
 80055e4:	bf00      	nop
 80055e6:	e7fd      	b.n	80055e4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80055e8:	68bb      	ldr	r3, [r7, #8]
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d103      	bne.n	80055f6 <xQueueGenericSendFromISR+0x3e>
 80055ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d101      	bne.n	80055fa <xQueueGenericSendFromISR+0x42>
 80055f6:	2301      	movs	r3, #1
 80055f8:	e000      	b.n	80055fc <xQueueGenericSendFromISR+0x44>
 80055fa:	2300      	movs	r3, #0
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d10b      	bne.n	8005618 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8005600:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005604:	f383 8811 	msr	BASEPRI, r3
 8005608:	f3bf 8f6f 	isb	sy
 800560c:	f3bf 8f4f 	dsb	sy
 8005610:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005612:	bf00      	nop
 8005614:	bf00      	nop
 8005616:	e7fd      	b.n	8005614 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005618:	683b      	ldr	r3, [r7, #0]
 800561a:	2b02      	cmp	r3, #2
 800561c:	d103      	bne.n	8005626 <xQueueGenericSendFromISR+0x6e>
 800561e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005620:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005622:	2b01      	cmp	r3, #1
 8005624:	d101      	bne.n	800562a <xQueueGenericSendFromISR+0x72>
 8005626:	2301      	movs	r3, #1
 8005628:	e000      	b.n	800562c <xQueueGenericSendFromISR+0x74>
 800562a:	2300      	movs	r3, #0
 800562c:	2b00      	cmp	r3, #0
 800562e:	d10b      	bne.n	8005648 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8005630:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005634:	f383 8811 	msr	BASEPRI, r3
 8005638:	f3bf 8f6f 	isb	sy
 800563c:	f3bf 8f4f 	dsb	sy
 8005640:	623b      	str	r3, [r7, #32]
}
 8005642:	bf00      	nop
 8005644:	bf00      	nop
 8005646:	e7fd      	b.n	8005644 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005648:	f002 fbb2 	bl	8007db0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800564c:	f3ef 8211 	mrs	r2, BASEPRI
 8005650:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005654:	f383 8811 	msr	BASEPRI, r3
 8005658:	f3bf 8f6f 	isb	sy
 800565c:	f3bf 8f4f 	dsb	sy
 8005660:	61fa      	str	r2, [r7, #28]
 8005662:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005664:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005666:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005668:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800566a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800566c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800566e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005670:	429a      	cmp	r2, r3
 8005672:	d302      	bcc.n	800567a <xQueueGenericSendFromISR+0xc2>
 8005674:	683b      	ldr	r3, [r7, #0]
 8005676:	2b02      	cmp	r3, #2
 8005678:	d12f      	bne.n	80056da <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800567a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800567c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005680:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005684:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005686:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005688:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800568a:	683a      	ldr	r2, [r7, #0]
 800568c:	68b9      	ldr	r1, [r7, #8]
 800568e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005690:	f000 fb4b 	bl	8005d2a <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005694:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8005698:	f1b3 3fff 	cmp.w	r3, #4294967295
 800569c:	d112      	bne.n	80056c4 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800569e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d016      	beq.n	80056d4 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80056a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056a8:	3324      	adds	r3, #36	@ 0x24
 80056aa:	4618      	mov	r0, r3
 80056ac:	f001 f934 	bl	8006918 <xTaskRemoveFromEventList>
 80056b0:	4603      	mov	r3, r0
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d00e      	beq.n	80056d4 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d00b      	beq.n	80056d4 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2201      	movs	r2, #1
 80056c0:	601a      	str	r2, [r3, #0]
 80056c2:	e007      	b.n	80056d4 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80056c4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80056c8:	3301      	adds	r3, #1
 80056ca:	b2db      	uxtb	r3, r3
 80056cc:	b25a      	sxtb	r2, r3
 80056ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056d0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80056d4:	2301      	movs	r3, #1
 80056d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80056d8:	e001      	b.n	80056de <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80056da:	2300      	movs	r3, #0
 80056dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80056de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80056e0:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80056e2:	697b      	ldr	r3, [r7, #20]
 80056e4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80056e8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80056ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80056ec:	4618      	mov	r0, r3
 80056ee:	3740      	adds	r7, #64	@ 0x40
 80056f0:	46bd      	mov	sp, r7
 80056f2:	bd80      	pop	{r7, pc}

080056f4 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80056f4:	b580      	push	{r7, lr}
 80056f6:	b08e      	sub	sp, #56	@ 0x38
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	6078      	str	r0, [r7, #4]
 80056fc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8005702:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005704:	2b00      	cmp	r3, #0
 8005706:	d10b      	bne.n	8005720 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8005708:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800570c:	f383 8811 	msr	BASEPRI, r3
 8005710:	f3bf 8f6f 	isb	sy
 8005714:	f3bf 8f4f 	dsb	sy
 8005718:	623b      	str	r3, [r7, #32]
}
 800571a:	bf00      	nop
 800571c:	bf00      	nop
 800571e:	e7fd      	b.n	800571c <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005720:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005722:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005724:	2b00      	cmp	r3, #0
 8005726:	d00b      	beq.n	8005740 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8005728:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800572c:	f383 8811 	msr	BASEPRI, r3
 8005730:	f3bf 8f6f 	isb	sy
 8005734:	f3bf 8f4f 	dsb	sy
 8005738:	61fb      	str	r3, [r7, #28]
}
 800573a:	bf00      	nop
 800573c:	bf00      	nop
 800573e:	e7fd      	b.n	800573c <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8005740:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	2b00      	cmp	r3, #0
 8005746:	d103      	bne.n	8005750 <xQueueGiveFromISR+0x5c>
 8005748:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800574a:	689b      	ldr	r3, [r3, #8]
 800574c:	2b00      	cmp	r3, #0
 800574e:	d101      	bne.n	8005754 <xQueueGiveFromISR+0x60>
 8005750:	2301      	movs	r3, #1
 8005752:	e000      	b.n	8005756 <xQueueGiveFromISR+0x62>
 8005754:	2300      	movs	r3, #0
 8005756:	2b00      	cmp	r3, #0
 8005758:	d10b      	bne.n	8005772 <xQueueGiveFromISR+0x7e>
	__asm volatile
 800575a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800575e:	f383 8811 	msr	BASEPRI, r3
 8005762:	f3bf 8f6f 	isb	sy
 8005766:	f3bf 8f4f 	dsb	sy
 800576a:	61bb      	str	r3, [r7, #24]
}
 800576c:	bf00      	nop
 800576e:	bf00      	nop
 8005770:	e7fd      	b.n	800576e <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005772:	f002 fb1d 	bl	8007db0 <vPortValidateInterruptPriority>
	__asm volatile
 8005776:	f3ef 8211 	mrs	r2, BASEPRI
 800577a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800577e:	f383 8811 	msr	BASEPRI, r3
 8005782:	f3bf 8f6f 	isb	sy
 8005786:	f3bf 8f4f 	dsb	sy
 800578a:	617a      	str	r2, [r7, #20]
 800578c:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800578e:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005790:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005792:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005794:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005796:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8005798:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800579a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800579c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800579e:	429a      	cmp	r2, r3
 80057a0:	d22b      	bcs.n	80057fa <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80057a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057a4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80057a8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80057ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057ae:	1c5a      	adds	r2, r3, #1
 80057b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057b2:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80057b4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80057b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057bc:	d112      	bne.n	80057e4 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80057be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d016      	beq.n	80057f4 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80057c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057c8:	3324      	adds	r3, #36	@ 0x24
 80057ca:	4618      	mov	r0, r3
 80057cc:	f001 f8a4 	bl	8006918 <xTaskRemoveFromEventList>
 80057d0:	4603      	mov	r3, r0
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d00e      	beq.n	80057f4 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80057d6:	683b      	ldr	r3, [r7, #0]
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d00b      	beq.n	80057f4 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80057dc:	683b      	ldr	r3, [r7, #0]
 80057de:	2201      	movs	r2, #1
 80057e0:	601a      	str	r2, [r3, #0]
 80057e2:	e007      	b.n	80057f4 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80057e4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80057e8:	3301      	adds	r3, #1
 80057ea:	b2db      	uxtb	r3, r3
 80057ec:	b25a      	sxtb	r2, r3
 80057ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057f0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80057f4:	2301      	movs	r3, #1
 80057f6:	637b      	str	r3, [r7, #52]	@ 0x34
 80057f8:	e001      	b.n	80057fe <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80057fa:	2300      	movs	r3, #0
 80057fc:	637b      	str	r3, [r7, #52]	@ 0x34
 80057fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005800:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	f383 8811 	msr	BASEPRI, r3
}
 8005808:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800580a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800580c:	4618      	mov	r0, r3
 800580e:	3738      	adds	r7, #56	@ 0x38
 8005810:	46bd      	mov	sp, r7
 8005812:	bd80      	pop	{r7, pc}

08005814 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005814:	b580      	push	{r7, lr}
 8005816:	b08c      	sub	sp, #48	@ 0x30
 8005818:	af00      	add	r7, sp, #0
 800581a:	60f8      	str	r0, [r7, #12]
 800581c:	60b9      	str	r1, [r7, #8]
 800581e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005820:	2300      	movs	r3, #0
 8005822:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005828:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800582a:	2b00      	cmp	r3, #0
 800582c:	d10b      	bne.n	8005846 <xQueueReceive+0x32>
	__asm volatile
 800582e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005832:	f383 8811 	msr	BASEPRI, r3
 8005836:	f3bf 8f6f 	isb	sy
 800583a:	f3bf 8f4f 	dsb	sy
 800583e:	623b      	str	r3, [r7, #32]
}
 8005840:	bf00      	nop
 8005842:	bf00      	nop
 8005844:	e7fd      	b.n	8005842 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005846:	68bb      	ldr	r3, [r7, #8]
 8005848:	2b00      	cmp	r3, #0
 800584a:	d103      	bne.n	8005854 <xQueueReceive+0x40>
 800584c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800584e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005850:	2b00      	cmp	r3, #0
 8005852:	d101      	bne.n	8005858 <xQueueReceive+0x44>
 8005854:	2301      	movs	r3, #1
 8005856:	e000      	b.n	800585a <xQueueReceive+0x46>
 8005858:	2300      	movs	r3, #0
 800585a:	2b00      	cmp	r3, #0
 800585c:	d10b      	bne.n	8005876 <xQueueReceive+0x62>
	__asm volatile
 800585e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005862:	f383 8811 	msr	BASEPRI, r3
 8005866:	f3bf 8f6f 	isb	sy
 800586a:	f3bf 8f4f 	dsb	sy
 800586e:	61fb      	str	r3, [r7, #28]
}
 8005870:	bf00      	nop
 8005872:	bf00      	nop
 8005874:	e7fd      	b.n	8005872 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005876:	f001 fa0f 	bl	8006c98 <xTaskGetSchedulerState>
 800587a:	4603      	mov	r3, r0
 800587c:	2b00      	cmp	r3, #0
 800587e:	d102      	bne.n	8005886 <xQueueReceive+0x72>
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	2b00      	cmp	r3, #0
 8005884:	d101      	bne.n	800588a <xQueueReceive+0x76>
 8005886:	2301      	movs	r3, #1
 8005888:	e000      	b.n	800588c <xQueueReceive+0x78>
 800588a:	2300      	movs	r3, #0
 800588c:	2b00      	cmp	r3, #0
 800588e:	d10b      	bne.n	80058a8 <xQueueReceive+0x94>
	__asm volatile
 8005890:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005894:	f383 8811 	msr	BASEPRI, r3
 8005898:	f3bf 8f6f 	isb	sy
 800589c:	f3bf 8f4f 	dsb	sy
 80058a0:	61bb      	str	r3, [r7, #24]
}
 80058a2:	bf00      	nop
 80058a4:	bf00      	nop
 80058a6:	e7fd      	b.n	80058a4 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80058a8:	f002 f9c0 	bl	8007c2c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80058ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058b0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80058b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d01f      	beq.n	80058f8 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80058b8:	68b9      	ldr	r1, [r7, #8]
 80058ba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80058bc:	f000 fa9f 	bl	8005dfe <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80058c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058c2:	1e5a      	subs	r2, r3, #1
 80058c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058c6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80058c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058ca:	691b      	ldr	r3, [r3, #16]
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d00f      	beq.n	80058f0 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80058d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058d2:	3310      	adds	r3, #16
 80058d4:	4618      	mov	r0, r3
 80058d6:	f001 f81f 	bl	8006918 <xTaskRemoveFromEventList>
 80058da:	4603      	mov	r3, r0
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d007      	beq.n	80058f0 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80058e0:	4b3c      	ldr	r3, [pc, #240]	@ (80059d4 <xQueueReceive+0x1c0>)
 80058e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80058e6:	601a      	str	r2, [r3, #0]
 80058e8:	f3bf 8f4f 	dsb	sy
 80058ec:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80058f0:	f002 f9cc 	bl	8007c8c <vPortExitCritical>
				return pdPASS;
 80058f4:	2301      	movs	r3, #1
 80058f6:	e069      	b.n	80059cc <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d103      	bne.n	8005906 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80058fe:	f002 f9c5 	bl	8007c8c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005902:	2300      	movs	r3, #0
 8005904:	e062      	b.n	80059cc <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005906:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005908:	2b00      	cmp	r3, #0
 800590a:	d106      	bne.n	800591a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800590c:	f107 0310 	add.w	r3, r7, #16
 8005910:	4618      	mov	r0, r3
 8005912:	f001 f865 	bl	80069e0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005916:	2301      	movs	r3, #1
 8005918:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800591a:	f002 f9b7 	bl	8007c8c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800591e:	f000 fdbd 	bl	800649c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005922:	f002 f983 	bl	8007c2c <vPortEnterCritical>
 8005926:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005928:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800592c:	b25b      	sxtb	r3, r3
 800592e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005932:	d103      	bne.n	800593c <xQueueReceive+0x128>
 8005934:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005936:	2200      	movs	r2, #0
 8005938:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800593c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800593e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005942:	b25b      	sxtb	r3, r3
 8005944:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005948:	d103      	bne.n	8005952 <xQueueReceive+0x13e>
 800594a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800594c:	2200      	movs	r2, #0
 800594e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005952:	f002 f99b 	bl	8007c8c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005956:	1d3a      	adds	r2, r7, #4
 8005958:	f107 0310 	add.w	r3, r7, #16
 800595c:	4611      	mov	r1, r2
 800595e:	4618      	mov	r0, r3
 8005960:	f001 f854 	bl	8006a0c <xTaskCheckForTimeOut>
 8005964:	4603      	mov	r3, r0
 8005966:	2b00      	cmp	r3, #0
 8005968:	d123      	bne.n	80059b2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800596a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800596c:	f000 fabf 	bl	8005eee <prvIsQueueEmpty>
 8005970:	4603      	mov	r3, r0
 8005972:	2b00      	cmp	r3, #0
 8005974:	d017      	beq.n	80059a6 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005976:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005978:	3324      	adds	r3, #36	@ 0x24
 800597a:	687a      	ldr	r2, [r7, #4]
 800597c:	4611      	mov	r1, r2
 800597e:	4618      	mov	r0, r3
 8005980:	f000 ff78 	bl	8006874 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005984:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005986:	f000 fa60 	bl	8005e4a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800598a:	f000 fd95 	bl	80064b8 <xTaskResumeAll>
 800598e:	4603      	mov	r3, r0
 8005990:	2b00      	cmp	r3, #0
 8005992:	d189      	bne.n	80058a8 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8005994:	4b0f      	ldr	r3, [pc, #60]	@ (80059d4 <xQueueReceive+0x1c0>)
 8005996:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800599a:	601a      	str	r2, [r3, #0]
 800599c:	f3bf 8f4f 	dsb	sy
 80059a0:	f3bf 8f6f 	isb	sy
 80059a4:	e780      	b.n	80058a8 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80059a6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80059a8:	f000 fa4f 	bl	8005e4a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80059ac:	f000 fd84 	bl	80064b8 <xTaskResumeAll>
 80059b0:	e77a      	b.n	80058a8 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80059b2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80059b4:	f000 fa49 	bl	8005e4a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80059b8:	f000 fd7e 	bl	80064b8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80059bc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80059be:	f000 fa96 	bl	8005eee <prvIsQueueEmpty>
 80059c2:	4603      	mov	r3, r0
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	f43f af6f 	beq.w	80058a8 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80059ca:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80059cc:	4618      	mov	r0, r3
 80059ce:	3730      	adds	r7, #48	@ 0x30
 80059d0:	46bd      	mov	sp, r7
 80059d2:	bd80      	pop	{r7, pc}
 80059d4:	e000ed04 	.word	0xe000ed04

080059d8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80059d8:	b580      	push	{r7, lr}
 80059da:	b08e      	sub	sp, #56	@ 0x38
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6078      	str	r0, [r7, #4]
 80059e0:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80059e2:	2300      	movs	r3, #0
 80059e4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80059ea:	2300      	movs	r3, #0
 80059ec:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80059ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d10b      	bne.n	8005a0c <xQueueSemaphoreTake+0x34>
	__asm volatile
 80059f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059f8:	f383 8811 	msr	BASEPRI, r3
 80059fc:	f3bf 8f6f 	isb	sy
 8005a00:	f3bf 8f4f 	dsb	sy
 8005a04:	623b      	str	r3, [r7, #32]
}
 8005a06:	bf00      	nop
 8005a08:	bf00      	nop
 8005a0a:	e7fd      	b.n	8005a08 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005a0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d00b      	beq.n	8005a2c <xQueueSemaphoreTake+0x54>
	__asm volatile
 8005a14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a18:	f383 8811 	msr	BASEPRI, r3
 8005a1c:	f3bf 8f6f 	isb	sy
 8005a20:	f3bf 8f4f 	dsb	sy
 8005a24:	61fb      	str	r3, [r7, #28]
}
 8005a26:	bf00      	nop
 8005a28:	bf00      	nop
 8005a2a:	e7fd      	b.n	8005a28 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005a2c:	f001 f934 	bl	8006c98 <xTaskGetSchedulerState>
 8005a30:	4603      	mov	r3, r0
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d102      	bne.n	8005a3c <xQueueSemaphoreTake+0x64>
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d101      	bne.n	8005a40 <xQueueSemaphoreTake+0x68>
 8005a3c:	2301      	movs	r3, #1
 8005a3e:	e000      	b.n	8005a42 <xQueueSemaphoreTake+0x6a>
 8005a40:	2300      	movs	r3, #0
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d10b      	bne.n	8005a5e <xQueueSemaphoreTake+0x86>
	__asm volatile
 8005a46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a4a:	f383 8811 	msr	BASEPRI, r3
 8005a4e:	f3bf 8f6f 	isb	sy
 8005a52:	f3bf 8f4f 	dsb	sy
 8005a56:	61bb      	str	r3, [r7, #24]
}
 8005a58:	bf00      	nop
 8005a5a:	bf00      	nop
 8005a5c:	e7fd      	b.n	8005a5a <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005a5e:	f002 f8e5 	bl	8007c2c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8005a62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a66:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8005a68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d024      	beq.n	8005ab8 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8005a6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a70:	1e5a      	subs	r2, r3, #1
 8005a72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a74:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005a76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d104      	bne.n	8005a88 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8005a7e:	f001 fab7 	bl	8006ff0 <pvTaskIncrementMutexHeldCount>
 8005a82:	4602      	mov	r2, r0
 8005a84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a86:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005a88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a8a:	691b      	ldr	r3, [r3, #16]
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d00f      	beq.n	8005ab0 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005a90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a92:	3310      	adds	r3, #16
 8005a94:	4618      	mov	r0, r3
 8005a96:	f000 ff3f 	bl	8006918 <xTaskRemoveFromEventList>
 8005a9a:	4603      	mov	r3, r0
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d007      	beq.n	8005ab0 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005aa0:	4b54      	ldr	r3, [pc, #336]	@ (8005bf4 <xQueueSemaphoreTake+0x21c>)
 8005aa2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005aa6:	601a      	str	r2, [r3, #0]
 8005aa8:	f3bf 8f4f 	dsb	sy
 8005aac:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005ab0:	f002 f8ec 	bl	8007c8c <vPortExitCritical>
				return pdPASS;
 8005ab4:	2301      	movs	r3, #1
 8005ab6:	e098      	b.n	8005bea <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005ab8:	683b      	ldr	r3, [r7, #0]
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d112      	bne.n	8005ae4 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8005abe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d00b      	beq.n	8005adc <xQueueSemaphoreTake+0x104>
	__asm volatile
 8005ac4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ac8:	f383 8811 	msr	BASEPRI, r3
 8005acc:	f3bf 8f6f 	isb	sy
 8005ad0:	f3bf 8f4f 	dsb	sy
 8005ad4:	617b      	str	r3, [r7, #20]
}
 8005ad6:	bf00      	nop
 8005ad8:	bf00      	nop
 8005ada:	e7fd      	b.n	8005ad8 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8005adc:	f002 f8d6 	bl	8007c8c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005ae0:	2300      	movs	r3, #0
 8005ae2:	e082      	b.n	8005bea <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005ae4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d106      	bne.n	8005af8 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005aea:	f107 030c 	add.w	r3, r7, #12
 8005aee:	4618      	mov	r0, r3
 8005af0:	f000 ff76 	bl	80069e0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005af4:	2301      	movs	r3, #1
 8005af6:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005af8:	f002 f8c8 	bl	8007c8c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005afc:	f000 fcce 	bl	800649c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005b00:	f002 f894 	bl	8007c2c <vPortEnterCritical>
 8005b04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b06:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005b0a:	b25b      	sxtb	r3, r3
 8005b0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b10:	d103      	bne.n	8005b1a <xQueueSemaphoreTake+0x142>
 8005b12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b14:	2200      	movs	r2, #0
 8005b16:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005b1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b1c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005b20:	b25b      	sxtb	r3, r3
 8005b22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b26:	d103      	bne.n	8005b30 <xQueueSemaphoreTake+0x158>
 8005b28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b2a:	2200      	movs	r2, #0
 8005b2c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005b30:	f002 f8ac 	bl	8007c8c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005b34:	463a      	mov	r2, r7
 8005b36:	f107 030c 	add.w	r3, r7, #12
 8005b3a:	4611      	mov	r1, r2
 8005b3c:	4618      	mov	r0, r3
 8005b3e:	f000 ff65 	bl	8006a0c <xTaskCheckForTimeOut>
 8005b42:	4603      	mov	r3, r0
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d132      	bne.n	8005bae <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005b48:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005b4a:	f000 f9d0 	bl	8005eee <prvIsQueueEmpty>
 8005b4e:	4603      	mov	r3, r0
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d026      	beq.n	8005ba2 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005b54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d109      	bne.n	8005b70 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8005b5c:	f002 f866 	bl	8007c2c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005b60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b62:	689b      	ldr	r3, [r3, #8]
 8005b64:	4618      	mov	r0, r3
 8005b66:	f001 f8b5 	bl	8006cd4 <xTaskPriorityInherit>
 8005b6a:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8005b6c:	f002 f88e 	bl	8007c8c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005b70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b72:	3324      	adds	r3, #36	@ 0x24
 8005b74:	683a      	ldr	r2, [r7, #0]
 8005b76:	4611      	mov	r1, r2
 8005b78:	4618      	mov	r0, r3
 8005b7a:	f000 fe7b 	bl	8006874 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005b7e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005b80:	f000 f963 	bl	8005e4a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005b84:	f000 fc98 	bl	80064b8 <xTaskResumeAll>
 8005b88:	4603      	mov	r3, r0
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	f47f af67 	bne.w	8005a5e <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8005b90:	4b18      	ldr	r3, [pc, #96]	@ (8005bf4 <xQueueSemaphoreTake+0x21c>)
 8005b92:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005b96:	601a      	str	r2, [r3, #0]
 8005b98:	f3bf 8f4f 	dsb	sy
 8005b9c:	f3bf 8f6f 	isb	sy
 8005ba0:	e75d      	b.n	8005a5e <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8005ba2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005ba4:	f000 f951 	bl	8005e4a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005ba8:	f000 fc86 	bl	80064b8 <xTaskResumeAll>
 8005bac:	e757      	b.n	8005a5e <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8005bae:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005bb0:	f000 f94b 	bl	8005e4a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005bb4:	f000 fc80 	bl	80064b8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005bb8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005bba:	f000 f998 	bl	8005eee <prvIsQueueEmpty>
 8005bbe:	4603      	mov	r3, r0
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	f43f af4c 	beq.w	8005a5e <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8005bc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d00d      	beq.n	8005be8 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8005bcc:	f002 f82e 	bl	8007c2c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8005bd0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005bd2:	f000 f893 	bl	8005cfc <prvGetDisinheritPriorityAfterTimeout>
 8005bd6:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8005bd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bda:	689b      	ldr	r3, [r3, #8]
 8005bdc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005bde:	4618      	mov	r0, r3
 8005be0:	f001 f976 	bl	8006ed0 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8005be4:	f002 f852 	bl	8007c8c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005be8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005bea:	4618      	mov	r0, r3
 8005bec:	3738      	adds	r7, #56	@ 0x38
 8005bee:	46bd      	mov	sp, r7
 8005bf0:	bd80      	pop	{r7, pc}
 8005bf2:	bf00      	nop
 8005bf4:	e000ed04 	.word	0xe000ed04

08005bf8 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8005bf8:	b580      	push	{r7, lr}
 8005bfa:	b08e      	sub	sp, #56	@ 0x38
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	60f8      	str	r0, [r7, #12]
 8005c00:	60b9      	str	r1, [r7, #8]
 8005c02:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005c08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d10b      	bne.n	8005c26 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8005c0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c12:	f383 8811 	msr	BASEPRI, r3
 8005c16:	f3bf 8f6f 	isb	sy
 8005c1a:	f3bf 8f4f 	dsb	sy
 8005c1e:	623b      	str	r3, [r7, #32]
}
 8005c20:	bf00      	nop
 8005c22:	bf00      	nop
 8005c24:	e7fd      	b.n	8005c22 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005c26:	68bb      	ldr	r3, [r7, #8]
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d103      	bne.n	8005c34 <xQueueReceiveFromISR+0x3c>
 8005c2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d101      	bne.n	8005c38 <xQueueReceiveFromISR+0x40>
 8005c34:	2301      	movs	r3, #1
 8005c36:	e000      	b.n	8005c3a <xQueueReceiveFromISR+0x42>
 8005c38:	2300      	movs	r3, #0
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d10b      	bne.n	8005c56 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8005c3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c42:	f383 8811 	msr	BASEPRI, r3
 8005c46:	f3bf 8f6f 	isb	sy
 8005c4a:	f3bf 8f4f 	dsb	sy
 8005c4e:	61fb      	str	r3, [r7, #28]
}
 8005c50:	bf00      	nop
 8005c52:	bf00      	nop
 8005c54:	e7fd      	b.n	8005c52 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005c56:	f002 f8ab 	bl	8007db0 <vPortValidateInterruptPriority>
	__asm volatile
 8005c5a:	f3ef 8211 	mrs	r2, BASEPRI
 8005c5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c62:	f383 8811 	msr	BASEPRI, r3
 8005c66:	f3bf 8f6f 	isb	sy
 8005c6a:	f3bf 8f4f 	dsb	sy
 8005c6e:	61ba      	str	r2, [r7, #24]
 8005c70:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8005c72:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005c74:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005c76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c7a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005c7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d02f      	beq.n	8005ce2 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8005c82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c84:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005c88:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005c8c:	68b9      	ldr	r1, [r7, #8]
 8005c8e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005c90:	f000 f8b5 	bl	8005dfe <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005c94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c96:	1e5a      	subs	r2, r3, #1
 8005c98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c9a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8005c9c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8005ca0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ca4:	d112      	bne.n	8005ccc <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005ca6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ca8:	691b      	ldr	r3, [r3, #16]
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d016      	beq.n	8005cdc <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005cae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cb0:	3310      	adds	r3, #16
 8005cb2:	4618      	mov	r0, r3
 8005cb4:	f000 fe30 	bl	8006918 <xTaskRemoveFromEventList>
 8005cb8:	4603      	mov	r3, r0
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d00e      	beq.n	8005cdc <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d00b      	beq.n	8005cdc <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	2201      	movs	r2, #1
 8005cc8:	601a      	str	r2, [r3, #0]
 8005cca:	e007      	b.n	8005cdc <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8005ccc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005cd0:	3301      	adds	r3, #1
 8005cd2:	b2db      	uxtb	r3, r3
 8005cd4:	b25a      	sxtb	r2, r3
 8005cd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cd8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8005cdc:	2301      	movs	r3, #1
 8005cde:	637b      	str	r3, [r7, #52]	@ 0x34
 8005ce0:	e001      	b.n	8005ce6 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8005ce2:	2300      	movs	r3, #0
 8005ce4:	637b      	str	r3, [r7, #52]	@ 0x34
 8005ce6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ce8:	613b      	str	r3, [r7, #16]
	__asm volatile
 8005cea:	693b      	ldr	r3, [r7, #16]
 8005cec:	f383 8811 	msr	BASEPRI, r3
}
 8005cf0:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005cf2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8005cf4:	4618      	mov	r0, r3
 8005cf6:	3738      	adds	r7, #56	@ 0x38
 8005cf8:	46bd      	mov	sp, r7
 8005cfa:	bd80      	pop	{r7, pc}

08005cfc <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8005cfc:	b480      	push	{r7}
 8005cfe:	b085      	sub	sp, #20
 8005d00:	af00      	add	r7, sp, #0
 8005d02:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d006      	beq.n	8005d1a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f1c3 0307 	rsb	r3, r3, #7
 8005d16:	60fb      	str	r3, [r7, #12]
 8005d18:	e001      	b.n	8005d1e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8005d1a:	2300      	movs	r3, #0
 8005d1c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8005d1e:	68fb      	ldr	r3, [r7, #12]
	}
 8005d20:	4618      	mov	r0, r3
 8005d22:	3714      	adds	r7, #20
 8005d24:	46bd      	mov	sp, r7
 8005d26:	bc80      	pop	{r7}
 8005d28:	4770      	bx	lr

08005d2a <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005d2a:	b580      	push	{r7, lr}
 8005d2c:	b086      	sub	sp, #24
 8005d2e:	af00      	add	r7, sp, #0
 8005d30:	60f8      	str	r0, [r7, #12]
 8005d32:	60b9      	str	r1, [r7, #8]
 8005d34:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005d36:	2300      	movs	r3, #0
 8005d38:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d3e:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d10d      	bne.n	8005d64 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d14d      	bne.n	8005dec <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	689b      	ldr	r3, [r3, #8]
 8005d54:	4618      	mov	r0, r3
 8005d56:	f001 f833 	bl	8006dc0 <xTaskPriorityDisinherit>
 8005d5a:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	2200      	movs	r2, #0
 8005d60:	609a      	str	r2, [r3, #8]
 8005d62:	e043      	b.n	8005dec <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d119      	bne.n	8005d9e <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	6858      	ldr	r0, [r3, #4]
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d72:	461a      	mov	r2, r3
 8005d74:	68b9      	ldr	r1, [r7, #8]
 8005d76:	f002 fa73 	bl	8008260 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	685a      	ldr	r2, [r3, #4]
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d82:	441a      	add	r2, r3
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	685a      	ldr	r2, [r3, #4]
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	689b      	ldr	r3, [r3, #8]
 8005d90:	429a      	cmp	r2, r3
 8005d92:	d32b      	bcc.n	8005dec <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	681a      	ldr	r2, [r3, #0]
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	605a      	str	r2, [r3, #4]
 8005d9c:	e026      	b.n	8005dec <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	68d8      	ldr	r0, [r3, #12]
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005da6:	461a      	mov	r2, r3
 8005da8:	68b9      	ldr	r1, [r7, #8]
 8005daa:	f002 fa59 	bl	8008260 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	68da      	ldr	r2, [r3, #12]
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005db6:	425b      	negs	r3, r3
 8005db8:	441a      	add	r2, r3
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	68da      	ldr	r2, [r3, #12]
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	429a      	cmp	r2, r3
 8005dc8:	d207      	bcs.n	8005dda <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	689a      	ldr	r2, [r3, #8]
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dd2:	425b      	negs	r3, r3
 8005dd4:	441a      	add	r2, r3
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	2b02      	cmp	r3, #2
 8005dde:	d105      	bne.n	8005dec <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005de0:	693b      	ldr	r3, [r7, #16]
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d002      	beq.n	8005dec <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005de6:	693b      	ldr	r3, [r7, #16]
 8005de8:	3b01      	subs	r3, #1
 8005dea:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005dec:	693b      	ldr	r3, [r7, #16]
 8005dee:	1c5a      	adds	r2, r3, #1
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8005df4:	697b      	ldr	r3, [r7, #20]
}
 8005df6:	4618      	mov	r0, r3
 8005df8:	3718      	adds	r7, #24
 8005dfa:	46bd      	mov	sp, r7
 8005dfc:	bd80      	pop	{r7, pc}

08005dfe <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005dfe:	b580      	push	{r7, lr}
 8005e00:	b082      	sub	sp, #8
 8005e02:	af00      	add	r7, sp, #0
 8005e04:	6078      	str	r0, [r7, #4]
 8005e06:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d018      	beq.n	8005e42 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	68da      	ldr	r2, [r3, #12]
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e18:	441a      	add	r2, r3
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	68da      	ldr	r2, [r3, #12]
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	689b      	ldr	r3, [r3, #8]
 8005e26:	429a      	cmp	r2, r3
 8005e28:	d303      	bcc.n	8005e32 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681a      	ldr	r2, [r3, #0]
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	68d9      	ldr	r1, [r3, #12]
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e3a:	461a      	mov	r2, r3
 8005e3c:	6838      	ldr	r0, [r7, #0]
 8005e3e:	f002 fa0f 	bl	8008260 <memcpy>
	}
}
 8005e42:	bf00      	nop
 8005e44:	3708      	adds	r7, #8
 8005e46:	46bd      	mov	sp, r7
 8005e48:	bd80      	pop	{r7, pc}

08005e4a <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005e4a:	b580      	push	{r7, lr}
 8005e4c:	b084      	sub	sp, #16
 8005e4e:	af00      	add	r7, sp, #0
 8005e50:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005e52:	f001 feeb 	bl	8007c2c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005e5c:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005e5e:	e011      	b.n	8005e84 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d012      	beq.n	8005e8e <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	3324      	adds	r3, #36	@ 0x24
 8005e6c:	4618      	mov	r0, r3
 8005e6e:	f000 fd53 	bl	8006918 <xTaskRemoveFromEventList>
 8005e72:	4603      	mov	r3, r0
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d001      	beq.n	8005e7c <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005e78:	f000 fe2c 	bl	8006ad4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005e7c:	7bfb      	ldrb	r3, [r7, #15]
 8005e7e:	3b01      	subs	r3, #1
 8005e80:	b2db      	uxtb	r3, r3
 8005e82:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005e84:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	dce9      	bgt.n	8005e60 <prvUnlockQueue+0x16>
 8005e8c:	e000      	b.n	8005e90 <prvUnlockQueue+0x46>
					break;
 8005e8e:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	22ff      	movs	r2, #255	@ 0xff
 8005e94:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8005e98:	f001 fef8 	bl	8007c8c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005e9c:	f001 fec6 	bl	8007c2c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005ea6:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005ea8:	e011      	b.n	8005ece <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	691b      	ldr	r3, [r3, #16]
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d012      	beq.n	8005ed8 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	3310      	adds	r3, #16
 8005eb6:	4618      	mov	r0, r3
 8005eb8:	f000 fd2e 	bl	8006918 <xTaskRemoveFromEventList>
 8005ebc:	4603      	mov	r3, r0
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d001      	beq.n	8005ec6 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005ec2:	f000 fe07 	bl	8006ad4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005ec6:	7bbb      	ldrb	r3, [r7, #14]
 8005ec8:	3b01      	subs	r3, #1
 8005eca:	b2db      	uxtb	r3, r3
 8005ecc:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005ece:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	dce9      	bgt.n	8005eaa <prvUnlockQueue+0x60>
 8005ed6:	e000      	b.n	8005eda <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005ed8:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	22ff      	movs	r2, #255	@ 0xff
 8005ede:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8005ee2:	f001 fed3 	bl	8007c8c <vPortExitCritical>
}
 8005ee6:	bf00      	nop
 8005ee8:	3710      	adds	r7, #16
 8005eea:	46bd      	mov	sp, r7
 8005eec:	bd80      	pop	{r7, pc}

08005eee <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005eee:	b580      	push	{r7, lr}
 8005ef0:	b084      	sub	sp, #16
 8005ef2:	af00      	add	r7, sp, #0
 8005ef4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005ef6:	f001 fe99 	bl	8007c2c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d102      	bne.n	8005f08 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005f02:	2301      	movs	r3, #1
 8005f04:	60fb      	str	r3, [r7, #12]
 8005f06:	e001      	b.n	8005f0c <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005f08:	2300      	movs	r3, #0
 8005f0a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005f0c:	f001 febe 	bl	8007c8c <vPortExitCritical>

	return xReturn;
 8005f10:	68fb      	ldr	r3, [r7, #12]
}
 8005f12:	4618      	mov	r0, r3
 8005f14:	3710      	adds	r7, #16
 8005f16:	46bd      	mov	sp, r7
 8005f18:	bd80      	pop	{r7, pc}

08005f1a <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005f1a:	b580      	push	{r7, lr}
 8005f1c:	b084      	sub	sp, #16
 8005f1e:	af00      	add	r7, sp, #0
 8005f20:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005f22:	f001 fe83 	bl	8007c2c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f2e:	429a      	cmp	r2, r3
 8005f30:	d102      	bne.n	8005f38 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005f32:	2301      	movs	r3, #1
 8005f34:	60fb      	str	r3, [r7, #12]
 8005f36:	e001      	b.n	8005f3c <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005f38:	2300      	movs	r3, #0
 8005f3a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005f3c:	f001 fea6 	bl	8007c8c <vPortExitCritical>

	return xReturn;
 8005f40:	68fb      	ldr	r3, [r7, #12]
}
 8005f42:	4618      	mov	r0, r3
 8005f44:	3710      	adds	r7, #16
 8005f46:	46bd      	mov	sp, r7
 8005f48:	bd80      	pop	{r7, pc}
	...

08005f4c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005f4c:	b480      	push	{r7}
 8005f4e:	b085      	sub	sp, #20
 8005f50:	af00      	add	r7, sp, #0
 8005f52:	6078      	str	r0, [r7, #4]
 8005f54:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005f56:	2300      	movs	r3, #0
 8005f58:	60fb      	str	r3, [r7, #12]
 8005f5a:	e014      	b.n	8005f86 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005f5c:	4a0e      	ldr	r2, [pc, #56]	@ (8005f98 <vQueueAddToRegistry+0x4c>)
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d10b      	bne.n	8005f80 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005f68:	490b      	ldr	r1, [pc, #44]	@ (8005f98 <vQueueAddToRegistry+0x4c>)
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	683a      	ldr	r2, [r7, #0]
 8005f6e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005f72:	4a09      	ldr	r2, [pc, #36]	@ (8005f98 <vQueueAddToRegistry+0x4c>)
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	00db      	lsls	r3, r3, #3
 8005f78:	4413      	add	r3, r2
 8005f7a:	687a      	ldr	r2, [r7, #4]
 8005f7c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005f7e:	e006      	b.n	8005f8e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	3301      	adds	r3, #1
 8005f84:	60fb      	str	r3, [r7, #12]
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	2b07      	cmp	r3, #7
 8005f8a:	d9e7      	bls.n	8005f5c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005f8c:	bf00      	nop
 8005f8e:	bf00      	nop
 8005f90:	3714      	adds	r7, #20
 8005f92:	46bd      	mov	sp, r7
 8005f94:	bc80      	pop	{r7}
 8005f96:	4770      	bx	lr
 8005f98:	20000d08 	.word	0x20000d08

08005f9c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005f9c:	b580      	push	{r7, lr}
 8005f9e:	b086      	sub	sp, #24
 8005fa0:	af00      	add	r7, sp, #0
 8005fa2:	60f8      	str	r0, [r7, #12]
 8005fa4:	60b9      	str	r1, [r7, #8]
 8005fa6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005fac:	f001 fe3e 	bl	8007c2c <vPortEnterCritical>
 8005fb0:	697b      	ldr	r3, [r7, #20]
 8005fb2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005fb6:	b25b      	sxtb	r3, r3
 8005fb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fbc:	d103      	bne.n	8005fc6 <vQueueWaitForMessageRestricted+0x2a>
 8005fbe:	697b      	ldr	r3, [r7, #20]
 8005fc0:	2200      	movs	r2, #0
 8005fc2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005fc6:	697b      	ldr	r3, [r7, #20]
 8005fc8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005fcc:	b25b      	sxtb	r3, r3
 8005fce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fd2:	d103      	bne.n	8005fdc <vQueueWaitForMessageRestricted+0x40>
 8005fd4:	697b      	ldr	r3, [r7, #20]
 8005fd6:	2200      	movs	r2, #0
 8005fd8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005fdc:	f001 fe56 	bl	8007c8c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005fe0:	697b      	ldr	r3, [r7, #20]
 8005fe2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d106      	bne.n	8005ff6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005fe8:	697b      	ldr	r3, [r7, #20]
 8005fea:	3324      	adds	r3, #36	@ 0x24
 8005fec:	687a      	ldr	r2, [r7, #4]
 8005fee:	68b9      	ldr	r1, [r7, #8]
 8005ff0:	4618      	mov	r0, r3
 8005ff2:	f000 fc65 	bl	80068c0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005ff6:	6978      	ldr	r0, [r7, #20]
 8005ff8:	f7ff ff27 	bl	8005e4a <prvUnlockQueue>
	}
 8005ffc:	bf00      	nop
 8005ffe:	3718      	adds	r7, #24
 8006000:	46bd      	mov	sp, r7
 8006002:	bd80      	pop	{r7, pc}

08006004 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006004:	b580      	push	{r7, lr}
 8006006:	b08e      	sub	sp, #56	@ 0x38
 8006008:	af04      	add	r7, sp, #16
 800600a:	60f8      	str	r0, [r7, #12]
 800600c:	60b9      	str	r1, [r7, #8]
 800600e:	607a      	str	r2, [r7, #4]
 8006010:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006012:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006014:	2b00      	cmp	r3, #0
 8006016:	d10b      	bne.n	8006030 <xTaskCreateStatic+0x2c>
	__asm volatile
 8006018:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800601c:	f383 8811 	msr	BASEPRI, r3
 8006020:	f3bf 8f6f 	isb	sy
 8006024:	f3bf 8f4f 	dsb	sy
 8006028:	623b      	str	r3, [r7, #32]
}
 800602a:	bf00      	nop
 800602c:	bf00      	nop
 800602e:	e7fd      	b.n	800602c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006030:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006032:	2b00      	cmp	r3, #0
 8006034:	d10b      	bne.n	800604e <xTaskCreateStatic+0x4a>
	__asm volatile
 8006036:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800603a:	f383 8811 	msr	BASEPRI, r3
 800603e:	f3bf 8f6f 	isb	sy
 8006042:	f3bf 8f4f 	dsb	sy
 8006046:	61fb      	str	r3, [r7, #28]
}
 8006048:	bf00      	nop
 800604a:	bf00      	nop
 800604c:	e7fd      	b.n	800604a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800604e:	2368      	movs	r3, #104	@ 0x68
 8006050:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006052:	693b      	ldr	r3, [r7, #16]
 8006054:	2b68      	cmp	r3, #104	@ 0x68
 8006056:	d00b      	beq.n	8006070 <xTaskCreateStatic+0x6c>
	__asm volatile
 8006058:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800605c:	f383 8811 	msr	BASEPRI, r3
 8006060:	f3bf 8f6f 	isb	sy
 8006064:	f3bf 8f4f 	dsb	sy
 8006068:	61bb      	str	r3, [r7, #24]
}
 800606a:	bf00      	nop
 800606c:	bf00      	nop
 800606e:	e7fd      	b.n	800606c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006070:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006072:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006074:	2b00      	cmp	r3, #0
 8006076:	d01e      	beq.n	80060b6 <xTaskCreateStatic+0xb2>
 8006078:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800607a:	2b00      	cmp	r3, #0
 800607c:	d01b      	beq.n	80060b6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800607e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006080:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006082:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006084:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006086:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006088:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800608a:	2202      	movs	r2, #2
 800608c:	f883 2065 	strb.w	r2, [r3, #101]	@ 0x65
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006090:	2300      	movs	r3, #0
 8006092:	9303      	str	r3, [sp, #12]
 8006094:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006096:	9302      	str	r3, [sp, #8]
 8006098:	f107 0314 	add.w	r3, r7, #20
 800609c:	9301      	str	r3, [sp, #4]
 800609e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060a0:	9300      	str	r3, [sp, #0]
 80060a2:	683b      	ldr	r3, [r7, #0]
 80060a4:	687a      	ldr	r2, [r7, #4]
 80060a6:	68b9      	ldr	r1, [r7, #8]
 80060a8:	68f8      	ldr	r0, [r7, #12]
 80060aa:	f000 f850 	bl	800614e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80060ae:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80060b0:	f000 f8e6 	bl	8006280 <prvAddNewTaskToReadyList>
 80060b4:	e001      	b.n	80060ba <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80060b6:	2300      	movs	r3, #0
 80060b8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80060ba:	697b      	ldr	r3, [r7, #20]
	}
 80060bc:	4618      	mov	r0, r3
 80060be:	3728      	adds	r7, #40	@ 0x28
 80060c0:	46bd      	mov	sp, r7
 80060c2:	bd80      	pop	{r7, pc}

080060c4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80060c4:	b580      	push	{r7, lr}
 80060c6:	b08c      	sub	sp, #48	@ 0x30
 80060c8:	af04      	add	r7, sp, #16
 80060ca:	60f8      	str	r0, [r7, #12]
 80060cc:	60b9      	str	r1, [r7, #8]
 80060ce:	603b      	str	r3, [r7, #0]
 80060d0:	4613      	mov	r3, r2
 80060d2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80060d4:	88fb      	ldrh	r3, [r7, #6]
 80060d6:	009b      	lsls	r3, r3, #2
 80060d8:	4618      	mov	r0, r3
 80060da:	f001 fea9 	bl	8007e30 <pvPortMalloc>
 80060de:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80060e0:	697b      	ldr	r3, [r7, #20]
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d00e      	beq.n	8006104 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80060e6:	2068      	movs	r0, #104	@ 0x68
 80060e8:	f001 fea2 	bl	8007e30 <pvPortMalloc>
 80060ec:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80060ee:	69fb      	ldr	r3, [r7, #28]
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d003      	beq.n	80060fc <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80060f4:	69fb      	ldr	r3, [r7, #28]
 80060f6:	697a      	ldr	r2, [r7, #20]
 80060f8:	631a      	str	r2, [r3, #48]	@ 0x30
 80060fa:	e005      	b.n	8006108 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80060fc:	6978      	ldr	r0, [r7, #20]
 80060fe:	f001 ff65 	bl	8007fcc <vPortFree>
 8006102:	e001      	b.n	8006108 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006104:	2300      	movs	r3, #0
 8006106:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006108:	69fb      	ldr	r3, [r7, #28]
 800610a:	2b00      	cmp	r3, #0
 800610c:	d017      	beq.n	800613e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800610e:	69fb      	ldr	r3, [r7, #28]
 8006110:	2200      	movs	r2, #0
 8006112:	f883 2065 	strb.w	r2, [r3, #101]	@ 0x65
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006116:	88fa      	ldrh	r2, [r7, #6]
 8006118:	2300      	movs	r3, #0
 800611a:	9303      	str	r3, [sp, #12]
 800611c:	69fb      	ldr	r3, [r7, #28]
 800611e:	9302      	str	r3, [sp, #8]
 8006120:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006122:	9301      	str	r3, [sp, #4]
 8006124:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006126:	9300      	str	r3, [sp, #0]
 8006128:	683b      	ldr	r3, [r7, #0]
 800612a:	68b9      	ldr	r1, [r7, #8]
 800612c:	68f8      	ldr	r0, [r7, #12]
 800612e:	f000 f80e 	bl	800614e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006132:	69f8      	ldr	r0, [r7, #28]
 8006134:	f000 f8a4 	bl	8006280 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006138:	2301      	movs	r3, #1
 800613a:	61bb      	str	r3, [r7, #24]
 800613c:	e002      	b.n	8006144 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800613e:	f04f 33ff 	mov.w	r3, #4294967295
 8006142:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006144:	69bb      	ldr	r3, [r7, #24]
	}
 8006146:	4618      	mov	r0, r3
 8006148:	3720      	adds	r7, #32
 800614a:	46bd      	mov	sp, r7
 800614c:	bd80      	pop	{r7, pc}

0800614e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800614e:	b580      	push	{r7, lr}
 8006150:	b088      	sub	sp, #32
 8006152:	af00      	add	r7, sp, #0
 8006154:	60f8      	str	r0, [r7, #12]
 8006156:	60b9      	str	r1, [r7, #8]
 8006158:	607a      	str	r2, [r7, #4]
 800615a:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800615c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800615e:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	009b      	lsls	r3, r3, #2
 8006164:	461a      	mov	r2, r3
 8006166:	21a5      	movs	r1, #165	@ 0xa5
 8006168:	f002 f84e 	bl	8008208 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800616c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800616e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8006176:	3b01      	subs	r3, #1
 8006178:	009b      	lsls	r3, r3, #2
 800617a:	4413      	add	r3, r2
 800617c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800617e:	69bb      	ldr	r3, [r7, #24]
 8006180:	f023 0307 	bic.w	r3, r3, #7
 8006184:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006186:	69bb      	ldr	r3, [r7, #24]
 8006188:	f003 0307 	and.w	r3, r3, #7
 800618c:	2b00      	cmp	r3, #0
 800618e:	d00b      	beq.n	80061a8 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8006190:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006194:	f383 8811 	msr	BASEPRI, r3
 8006198:	f3bf 8f6f 	isb	sy
 800619c:	f3bf 8f4f 	dsb	sy
 80061a0:	617b      	str	r3, [r7, #20]
}
 80061a2:	bf00      	nop
 80061a4:	bf00      	nop
 80061a6:	e7fd      	b.n	80061a4 <prvInitialiseNewTask+0x56>

		#if( configRECORD_STACK_HIGH_ADDRESS == 1 )
		{
			/* Also record the stack's high address, which may assist
			debugging. */
			pxNewTCB->pxEndOfStack = pxTopOfStack;
 80061a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061aa:	69ba      	ldr	r2, [r7, #24]
 80061ac:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80061ae:	68bb      	ldr	r3, [r7, #8]
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d01f      	beq.n	80061f4 <prvInitialiseNewTask+0xa6>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80061b4:	2300      	movs	r3, #0
 80061b6:	61fb      	str	r3, [r7, #28]
 80061b8:	e012      	b.n	80061e0 <prvInitialiseNewTask+0x92>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80061ba:	68ba      	ldr	r2, [r7, #8]
 80061bc:	69fb      	ldr	r3, [r7, #28]
 80061be:	4413      	add	r3, r2
 80061c0:	7819      	ldrb	r1, [r3, #0]
 80061c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80061c4:	69fb      	ldr	r3, [r7, #28]
 80061c6:	4413      	add	r3, r2
 80061c8:	3334      	adds	r3, #52	@ 0x34
 80061ca:	460a      	mov	r2, r1
 80061cc:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80061ce:	68ba      	ldr	r2, [r7, #8]
 80061d0:	69fb      	ldr	r3, [r7, #28]
 80061d2:	4413      	add	r3, r2
 80061d4:	781b      	ldrb	r3, [r3, #0]
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d006      	beq.n	80061e8 <prvInitialiseNewTask+0x9a>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80061da:	69fb      	ldr	r3, [r7, #28]
 80061dc:	3301      	adds	r3, #1
 80061de:	61fb      	str	r3, [r7, #28]
 80061e0:	69fb      	ldr	r3, [r7, #28]
 80061e2:	2b0f      	cmp	r3, #15
 80061e4:	d9e9      	bls.n	80061ba <prvInitialiseNewTask+0x6c>
 80061e6:	e000      	b.n	80061ea <prvInitialiseNewTask+0x9c>
			{
				break;
 80061e8:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80061ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061ec:	2200      	movs	r2, #0
 80061ee:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80061f2:	e003      	b.n	80061fc <prvInitialiseNewTask+0xae>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80061f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061f6:	2200      	movs	r2, #0
 80061f8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80061fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061fe:	2b06      	cmp	r3, #6
 8006200:	d901      	bls.n	8006206 <prvInitialiseNewTask+0xb8>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006202:	2306      	movs	r3, #6
 8006204:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006206:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006208:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800620a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800620c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800620e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006210:	651a      	str	r2, [r3, #80]	@ 0x50
		pxNewTCB->uxMutexesHeld = 0;
 8006212:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006214:	2200      	movs	r2, #0
 8006216:	655a      	str	r2, [r3, #84]	@ 0x54
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006218:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800621a:	3304      	adds	r3, #4
 800621c:	4618      	mov	r0, r3
 800621e:	f7fe fea6 	bl	8004f6e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006222:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006224:	3318      	adds	r3, #24
 8006226:	4618      	mov	r0, r3
 8006228:	f7fe fea1 	bl	8004f6e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800622c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800622e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006230:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006232:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006234:	f1c3 0207 	rsb	r2, r3, #7
 8006238:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800623a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800623c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800623e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006240:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif /* portCRITICAL_NESTING_IN_TCB */

	#if ( configUSE_APPLICATION_TASK_TAG == 1 )
	{
		pxNewTCB->pxTaskTag = NULL;
 8006242:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006244:	2200      	movs	r2, #0
 8006246:	659a      	str	r2, [r3, #88]	@ 0x58
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 8006248:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800624a:	2200      	movs	r2, #0
 800624c:	65da      	str	r2, [r3, #92]	@ 0x5c
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800624e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006250:	2200      	movs	r2, #0
 8006252:	661a      	str	r2, [r3, #96]	@ 0x60
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006254:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006256:	2200      	movs	r2, #0
 8006258:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800625c:	683a      	ldr	r2, [r7, #0]
 800625e:	68f9      	ldr	r1, [r7, #12]
 8006260:	69b8      	ldr	r0, [r7, #24]
 8006262:	f001 fbf5 	bl	8007a50 <pxPortInitialiseStack>
 8006266:	4602      	mov	r2, r0
 8006268:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800626a:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800626c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800626e:	2b00      	cmp	r3, #0
 8006270:	d002      	beq.n	8006278 <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006272:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006274:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006276:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006278:	bf00      	nop
 800627a:	3720      	adds	r7, #32
 800627c:	46bd      	mov	sp, r7
 800627e:	bd80      	pop	{r7, pc}

08006280 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006280:	b580      	push	{r7, lr}
 8006282:	b082      	sub	sp, #8
 8006284:	af00      	add	r7, sp, #0
 8006286:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006288:	f001 fcd0 	bl	8007c2c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800628c:	4b2c      	ldr	r3, [pc, #176]	@ (8006340 <prvAddNewTaskToReadyList+0xc0>)
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	3301      	adds	r3, #1
 8006292:	4a2b      	ldr	r2, [pc, #172]	@ (8006340 <prvAddNewTaskToReadyList+0xc0>)
 8006294:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006296:	4b2b      	ldr	r3, [pc, #172]	@ (8006344 <prvAddNewTaskToReadyList+0xc4>)
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	2b00      	cmp	r3, #0
 800629c:	d109      	bne.n	80062b2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800629e:	4a29      	ldr	r2, [pc, #164]	@ (8006344 <prvAddNewTaskToReadyList+0xc4>)
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80062a4:	4b26      	ldr	r3, [pc, #152]	@ (8006340 <prvAddNewTaskToReadyList+0xc0>)
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	2b01      	cmp	r3, #1
 80062aa:	d110      	bne.n	80062ce <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80062ac:	f000 fc36 	bl	8006b1c <prvInitialiseTaskLists>
 80062b0:	e00d      	b.n	80062ce <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80062b2:	4b25      	ldr	r3, [pc, #148]	@ (8006348 <prvAddNewTaskToReadyList+0xc8>)
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d109      	bne.n	80062ce <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80062ba:	4b22      	ldr	r3, [pc, #136]	@ (8006344 <prvAddNewTaskToReadyList+0xc4>)
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062c4:	429a      	cmp	r2, r3
 80062c6:	d802      	bhi.n	80062ce <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80062c8:	4a1e      	ldr	r2, [pc, #120]	@ (8006344 <prvAddNewTaskToReadyList+0xc4>)
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80062ce:	4b1f      	ldr	r3, [pc, #124]	@ (800634c <prvAddNewTaskToReadyList+0xcc>)
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	3301      	adds	r3, #1
 80062d4:	4a1d      	ldr	r2, [pc, #116]	@ (800634c <prvAddNewTaskToReadyList+0xcc>)
 80062d6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80062d8:	4b1c      	ldr	r3, [pc, #112]	@ (800634c <prvAddNewTaskToReadyList+0xcc>)
 80062da:	681a      	ldr	r2, [r3, #0]
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	649a      	str	r2, [r3, #72]	@ 0x48
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062e4:	2201      	movs	r2, #1
 80062e6:	409a      	lsls	r2, r3
 80062e8:	4b19      	ldr	r3, [pc, #100]	@ (8006350 <prvAddNewTaskToReadyList+0xd0>)
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	4313      	orrs	r3, r2
 80062ee:	4a18      	ldr	r2, [pc, #96]	@ (8006350 <prvAddNewTaskToReadyList+0xd0>)
 80062f0:	6013      	str	r3, [r2, #0]
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80062f6:	4613      	mov	r3, r2
 80062f8:	009b      	lsls	r3, r3, #2
 80062fa:	4413      	add	r3, r2
 80062fc:	009b      	lsls	r3, r3, #2
 80062fe:	4a15      	ldr	r2, [pc, #84]	@ (8006354 <prvAddNewTaskToReadyList+0xd4>)
 8006300:	441a      	add	r2, r3
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	3304      	adds	r3, #4
 8006306:	4619      	mov	r1, r3
 8006308:	4610      	mov	r0, r2
 800630a:	f7fe fe3c 	bl	8004f86 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800630e:	f001 fcbd 	bl	8007c8c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006312:	4b0d      	ldr	r3, [pc, #52]	@ (8006348 <prvAddNewTaskToReadyList+0xc8>)
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	2b00      	cmp	r3, #0
 8006318:	d00e      	beq.n	8006338 <prvAddNewTaskToReadyList+0xb8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800631a:	4b0a      	ldr	r3, [pc, #40]	@ (8006344 <prvAddNewTaskToReadyList+0xc4>)
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006324:	429a      	cmp	r2, r3
 8006326:	d207      	bcs.n	8006338 <prvAddNewTaskToReadyList+0xb8>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006328:	4b0b      	ldr	r3, [pc, #44]	@ (8006358 <prvAddNewTaskToReadyList+0xd8>)
 800632a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800632e:	601a      	str	r2, [r3, #0]
 8006330:	f3bf 8f4f 	dsb	sy
 8006334:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006338:	bf00      	nop
 800633a:	3708      	adds	r7, #8
 800633c:	46bd      	mov	sp, r7
 800633e:	bd80      	pop	{r7, pc}
 8006340:	20000e48 	.word	0x20000e48
 8006344:	20000d48 	.word	0x20000d48
 8006348:	20000e54 	.word	0x20000e54
 800634c:	20000e64 	.word	0x20000e64
 8006350:	20000e50 	.word	0x20000e50
 8006354:	20000d4c 	.word	0x20000d4c
 8006358:	e000ed04 	.word	0xe000ed04

0800635c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800635c:	b580      	push	{r7, lr}
 800635e:	b084      	sub	sp, #16
 8006360:	af00      	add	r7, sp, #0
 8006362:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006364:	2300      	movs	r3, #0
 8006366:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	2b00      	cmp	r3, #0
 800636c:	d018      	beq.n	80063a0 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800636e:	4b14      	ldr	r3, [pc, #80]	@ (80063c0 <vTaskDelay+0x64>)
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	2b00      	cmp	r3, #0
 8006374:	d00b      	beq.n	800638e <vTaskDelay+0x32>
	__asm volatile
 8006376:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800637a:	f383 8811 	msr	BASEPRI, r3
 800637e:	f3bf 8f6f 	isb	sy
 8006382:	f3bf 8f4f 	dsb	sy
 8006386:	60bb      	str	r3, [r7, #8]
}
 8006388:	bf00      	nop
 800638a:	bf00      	nop
 800638c:	e7fd      	b.n	800638a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800638e:	f000 f885 	bl	800649c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006392:	2100      	movs	r1, #0
 8006394:	6878      	ldr	r0, [r7, #4]
 8006396:	f000 ff1b 	bl	80071d0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800639a:	f000 f88d 	bl	80064b8 <xTaskResumeAll>
 800639e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d107      	bne.n	80063b6 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80063a6:	4b07      	ldr	r3, [pc, #28]	@ (80063c4 <vTaskDelay+0x68>)
 80063a8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80063ac:	601a      	str	r2, [r3, #0]
 80063ae:	f3bf 8f4f 	dsb	sy
 80063b2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80063b6:	bf00      	nop
 80063b8:	3710      	adds	r7, #16
 80063ba:	46bd      	mov	sp, r7
 80063bc:	bd80      	pop	{r7, pc}
 80063be:	bf00      	nop
 80063c0:	20000e70 	.word	0x20000e70
 80063c4:	e000ed04 	.word	0xe000ed04

080063c8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80063c8:	b580      	push	{r7, lr}
 80063ca:	b08a      	sub	sp, #40	@ 0x28
 80063cc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80063ce:	2300      	movs	r3, #0
 80063d0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80063d2:	2300      	movs	r3, #0
 80063d4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80063d6:	463a      	mov	r2, r7
 80063d8:	1d39      	adds	r1, r7, #4
 80063da:	f107 0308 	add.w	r3, r7, #8
 80063de:	4618      	mov	r0, r3
 80063e0:	f7f9 fece 	bl	8000180 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80063e4:	6839      	ldr	r1, [r7, #0]
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	68ba      	ldr	r2, [r7, #8]
 80063ea:	9202      	str	r2, [sp, #8]
 80063ec:	9301      	str	r3, [sp, #4]
 80063ee:	2300      	movs	r3, #0
 80063f0:	9300      	str	r3, [sp, #0]
 80063f2:	2300      	movs	r3, #0
 80063f4:	460a      	mov	r2, r1
 80063f6:	4923      	ldr	r1, [pc, #140]	@ (8006484 <vTaskStartScheduler+0xbc>)
 80063f8:	4823      	ldr	r0, [pc, #140]	@ (8006488 <vTaskStartScheduler+0xc0>)
 80063fa:	f7ff fe03 	bl	8006004 <xTaskCreateStatic>
 80063fe:	4603      	mov	r3, r0
 8006400:	4a22      	ldr	r2, [pc, #136]	@ (800648c <vTaskStartScheduler+0xc4>)
 8006402:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006404:	4b21      	ldr	r3, [pc, #132]	@ (800648c <vTaskStartScheduler+0xc4>)
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	2b00      	cmp	r3, #0
 800640a:	d002      	beq.n	8006412 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800640c:	2301      	movs	r3, #1
 800640e:	617b      	str	r3, [r7, #20]
 8006410:	e001      	b.n	8006416 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006412:	2300      	movs	r3, #0
 8006414:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006416:	697b      	ldr	r3, [r7, #20]
 8006418:	2b01      	cmp	r3, #1
 800641a:	d102      	bne.n	8006422 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800641c:	f000 ff3e 	bl	800729c <xTimerCreateTimerTask>
 8006420:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006422:	697b      	ldr	r3, [r7, #20]
 8006424:	2b01      	cmp	r3, #1
 8006426:	d118      	bne.n	800645a <vTaskStartScheduler+0x92>
	__asm volatile
 8006428:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800642c:	f383 8811 	msr	BASEPRI, r3
 8006430:	f3bf 8f6f 	isb	sy
 8006434:	f3bf 8f4f 	dsb	sy
 8006438:	613b      	str	r3, [r7, #16]
}
 800643a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800643c:	4b14      	ldr	r3, [pc, #80]	@ (8006490 <vTaskStartScheduler+0xc8>)
 800643e:	f04f 32ff 	mov.w	r2, #4294967295
 8006442:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006444:	4b13      	ldr	r3, [pc, #76]	@ (8006494 <vTaskStartScheduler+0xcc>)
 8006446:	2201      	movs	r2, #1
 8006448:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800644a:	4b13      	ldr	r3, [pc, #76]	@ (8006498 <vTaskStartScheduler+0xd0>)
 800644c:	2200      	movs	r2, #0
 800644e:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 8006450:	f7f9 fe7e 	bl	8000150 <configureTimerForRunTimeStats>

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006454:	f001 fb78 	bl	8007b48 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006458:	e00f      	b.n	800647a <vTaskStartScheduler+0xb2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800645a:	697b      	ldr	r3, [r7, #20]
 800645c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006460:	d10b      	bne.n	800647a <vTaskStartScheduler+0xb2>
	__asm volatile
 8006462:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006466:	f383 8811 	msr	BASEPRI, r3
 800646a:	f3bf 8f6f 	isb	sy
 800646e:	f3bf 8f4f 	dsb	sy
 8006472:	60fb      	str	r3, [r7, #12]
}
 8006474:	bf00      	nop
 8006476:	bf00      	nop
 8006478:	e7fd      	b.n	8006476 <vTaskStartScheduler+0xae>
}
 800647a:	bf00      	nop
 800647c:	3718      	adds	r7, #24
 800647e:	46bd      	mov	sp, r7
 8006480:	bd80      	pop	{r7, pc}
 8006482:	bf00      	nop
 8006484:	0800834c 	.word	0x0800834c
 8006488:	08006aed 	.word	0x08006aed
 800648c:	20000e6c 	.word	0x20000e6c
 8006490:	20000e68 	.word	0x20000e68
 8006494:	20000e54 	.word	0x20000e54
 8006498:	20000e4c 	.word	0x20000e4c

0800649c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800649c:	b480      	push	{r7}
 800649e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80064a0:	4b04      	ldr	r3, [pc, #16]	@ (80064b4 <vTaskSuspendAll+0x18>)
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	3301      	adds	r3, #1
 80064a6:	4a03      	ldr	r2, [pc, #12]	@ (80064b4 <vTaskSuspendAll+0x18>)
 80064a8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80064aa:	bf00      	nop
 80064ac:	46bd      	mov	sp, r7
 80064ae:	bc80      	pop	{r7}
 80064b0:	4770      	bx	lr
 80064b2:	bf00      	nop
 80064b4:	20000e70 	.word	0x20000e70

080064b8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80064b8:	b580      	push	{r7, lr}
 80064ba:	b084      	sub	sp, #16
 80064bc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80064be:	2300      	movs	r3, #0
 80064c0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80064c2:	2300      	movs	r3, #0
 80064c4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80064c6:	4b42      	ldr	r3, [pc, #264]	@ (80065d0 <xTaskResumeAll+0x118>)
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d10b      	bne.n	80064e6 <xTaskResumeAll+0x2e>
	__asm volatile
 80064ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064d2:	f383 8811 	msr	BASEPRI, r3
 80064d6:	f3bf 8f6f 	isb	sy
 80064da:	f3bf 8f4f 	dsb	sy
 80064de:	603b      	str	r3, [r7, #0]
}
 80064e0:	bf00      	nop
 80064e2:	bf00      	nop
 80064e4:	e7fd      	b.n	80064e2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80064e6:	f001 fba1 	bl	8007c2c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80064ea:	4b39      	ldr	r3, [pc, #228]	@ (80065d0 <xTaskResumeAll+0x118>)
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	3b01      	subs	r3, #1
 80064f0:	4a37      	ldr	r2, [pc, #220]	@ (80065d0 <xTaskResumeAll+0x118>)
 80064f2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80064f4:	4b36      	ldr	r3, [pc, #216]	@ (80065d0 <xTaskResumeAll+0x118>)
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d161      	bne.n	80065c0 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80064fc:	4b35      	ldr	r3, [pc, #212]	@ (80065d4 <xTaskResumeAll+0x11c>)
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	2b00      	cmp	r3, #0
 8006502:	d05d      	beq.n	80065c0 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006504:	e02e      	b.n	8006564 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006506:	4b34      	ldr	r3, [pc, #208]	@ (80065d8 <xTaskResumeAll+0x120>)
 8006508:	68db      	ldr	r3, [r3, #12]
 800650a:	68db      	ldr	r3, [r3, #12]
 800650c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	3318      	adds	r3, #24
 8006512:	4618      	mov	r0, r3
 8006514:	f7fe fd92 	bl	800503c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	3304      	adds	r3, #4
 800651c:	4618      	mov	r0, r3
 800651e:	f7fe fd8d 	bl	800503c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006526:	2201      	movs	r2, #1
 8006528:	409a      	lsls	r2, r3
 800652a:	4b2c      	ldr	r3, [pc, #176]	@ (80065dc <xTaskResumeAll+0x124>)
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	4313      	orrs	r3, r2
 8006530:	4a2a      	ldr	r2, [pc, #168]	@ (80065dc <xTaskResumeAll+0x124>)
 8006532:	6013      	str	r3, [r2, #0]
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006538:	4613      	mov	r3, r2
 800653a:	009b      	lsls	r3, r3, #2
 800653c:	4413      	add	r3, r2
 800653e:	009b      	lsls	r3, r3, #2
 8006540:	4a27      	ldr	r2, [pc, #156]	@ (80065e0 <xTaskResumeAll+0x128>)
 8006542:	441a      	add	r2, r3
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	3304      	adds	r3, #4
 8006548:	4619      	mov	r1, r3
 800654a:	4610      	mov	r0, r2
 800654c:	f7fe fd1b 	bl	8004f86 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006554:	4b23      	ldr	r3, [pc, #140]	@ (80065e4 <xTaskResumeAll+0x12c>)
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800655a:	429a      	cmp	r2, r3
 800655c:	d302      	bcc.n	8006564 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800655e:	4b22      	ldr	r3, [pc, #136]	@ (80065e8 <xTaskResumeAll+0x130>)
 8006560:	2201      	movs	r2, #1
 8006562:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006564:	4b1c      	ldr	r3, [pc, #112]	@ (80065d8 <xTaskResumeAll+0x120>)
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	2b00      	cmp	r3, #0
 800656a:	d1cc      	bne.n	8006506 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	2b00      	cmp	r3, #0
 8006570:	d001      	beq.n	8006576 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006572:	f000 fb71 	bl	8006c58 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006576:	4b1d      	ldr	r3, [pc, #116]	@ (80065ec <xTaskResumeAll+0x134>)
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	2b00      	cmp	r3, #0
 8006580:	d010      	beq.n	80065a4 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006582:	f000 f845 	bl	8006610 <xTaskIncrementTick>
 8006586:	4603      	mov	r3, r0
 8006588:	2b00      	cmp	r3, #0
 800658a:	d002      	beq.n	8006592 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800658c:	4b16      	ldr	r3, [pc, #88]	@ (80065e8 <xTaskResumeAll+0x130>)
 800658e:	2201      	movs	r2, #1
 8006590:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	3b01      	subs	r3, #1
 8006596:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	2b00      	cmp	r3, #0
 800659c:	d1f1      	bne.n	8006582 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800659e:	4b13      	ldr	r3, [pc, #76]	@ (80065ec <xTaskResumeAll+0x134>)
 80065a0:	2200      	movs	r2, #0
 80065a2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80065a4:	4b10      	ldr	r3, [pc, #64]	@ (80065e8 <xTaskResumeAll+0x130>)
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d009      	beq.n	80065c0 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80065ac:	2301      	movs	r3, #1
 80065ae:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80065b0:	4b0f      	ldr	r3, [pc, #60]	@ (80065f0 <xTaskResumeAll+0x138>)
 80065b2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80065b6:	601a      	str	r2, [r3, #0]
 80065b8:	f3bf 8f4f 	dsb	sy
 80065bc:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80065c0:	f001 fb64 	bl	8007c8c <vPortExitCritical>

	return xAlreadyYielded;
 80065c4:	68bb      	ldr	r3, [r7, #8]
}
 80065c6:	4618      	mov	r0, r3
 80065c8:	3710      	adds	r7, #16
 80065ca:	46bd      	mov	sp, r7
 80065cc:	bd80      	pop	{r7, pc}
 80065ce:	bf00      	nop
 80065d0:	20000e70 	.word	0x20000e70
 80065d4:	20000e48 	.word	0x20000e48
 80065d8:	20000e08 	.word	0x20000e08
 80065dc:	20000e50 	.word	0x20000e50
 80065e0:	20000d4c 	.word	0x20000d4c
 80065e4:	20000d48 	.word	0x20000d48
 80065e8:	20000e5c 	.word	0x20000e5c
 80065ec:	20000e58 	.word	0x20000e58
 80065f0:	e000ed04 	.word	0xe000ed04

080065f4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80065f4:	b480      	push	{r7}
 80065f6:	b083      	sub	sp, #12
 80065f8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80065fa:	4b04      	ldr	r3, [pc, #16]	@ (800660c <xTaskGetTickCount+0x18>)
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006600:	687b      	ldr	r3, [r7, #4]
}
 8006602:	4618      	mov	r0, r3
 8006604:	370c      	adds	r7, #12
 8006606:	46bd      	mov	sp, r7
 8006608:	bc80      	pop	{r7}
 800660a:	4770      	bx	lr
 800660c:	20000e4c 	.word	0x20000e4c

08006610 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006610:	b580      	push	{r7, lr}
 8006612:	b086      	sub	sp, #24
 8006614:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006616:	2300      	movs	r3, #0
 8006618:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800661a:	4b4f      	ldr	r3, [pc, #316]	@ (8006758 <xTaskIncrementTick+0x148>)
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	2b00      	cmp	r3, #0
 8006620:	f040 808f 	bne.w	8006742 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006624:	4b4d      	ldr	r3, [pc, #308]	@ (800675c <xTaskIncrementTick+0x14c>)
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	3301      	adds	r3, #1
 800662a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800662c:	4a4b      	ldr	r2, [pc, #300]	@ (800675c <xTaskIncrementTick+0x14c>)
 800662e:	693b      	ldr	r3, [r7, #16]
 8006630:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006632:	693b      	ldr	r3, [r7, #16]
 8006634:	2b00      	cmp	r3, #0
 8006636:	d121      	bne.n	800667c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8006638:	4b49      	ldr	r3, [pc, #292]	@ (8006760 <xTaskIncrementTick+0x150>)
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	2b00      	cmp	r3, #0
 8006640:	d00b      	beq.n	800665a <xTaskIncrementTick+0x4a>
	__asm volatile
 8006642:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006646:	f383 8811 	msr	BASEPRI, r3
 800664a:	f3bf 8f6f 	isb	sy
 800664e:	f3bf 8f4f 	dsb	sy
 8006652:	603b      	str	r3, [r7, #0]
}
 8006654:	bf00      	nop
 8006656:	bf00      	nop
 8006658:	e7fd      	b.n	8006656 <xTaskIncrementTick+0x46>
 800665a:	4b41      	ldr	r3, [pc, #260]	@ (8006760 <xTaskIncrementTick+0x150>)
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	60fb      	str	r3, [r7, #12]
 8006660:	4b40      	ldr	r3, [pc, #256]	@ (8006764 <xTaskIncrementTick+0x154>)
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	4a3e      	ldr	r2, [pc, #248]	@ (8006760 <xTaskIncrementTick+0x150>)
 8006666:	6013      	str	r3, [r2, #0]
 8006668:	4a3e      	ldr	r2, [pc, #248]	@ (8006764 <xTaskIncrementTick+0x154>)
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	6013      	str	r3, [r2, #0]
 800666e:	4b3e      	ldr	r3, [pc, #248]	@ (8006768 <xTaskIncrementTick+0x158>)
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	3301      	adds	r3, #1
 8006674:	4a3c      	ldr	r2, [pc, #240]	@ (8006768 <xTaskIncrementTick+0x158>)
 8006676:	6013      	str	r3, [r2, #0]
 8006678:	f000 faee 	bl	8006c58 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800667c:	4b3b      	ldr	r3, [pc, #236]	@ (800676c <xTaskIncrementTick+0x15c>)
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	693a      	ldr	r2, [r7, #16]
 8006682:	429a      	cmp	r2, r3
 8006684:	d348      	bcc.n	8006718 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006686:	4b36      	ldr	r3, [pc, #216]	@ (8006760 <xTaskIncrementTick+0x150>)
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	2b00      	cmp	r3, #0
 800668e:	d104      	bne.n	800669a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006690:	4b36      	ldr	r3, [pc, #216]	@ (800676c <xTaskIncrementTick+0x15c>)
 8006692:	f04f 32ff 	mov.w	r2, #4294967295
 8006696:	601a      	str	r2, [r3, #0]
					break;
 8006698:	e03e      	b.n	8006718 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800669a:	4b31      	ldr	r3, [pc, #196]	@ (8006760 <xTaskIncrementTick+0x150>)
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	68db      	ldr	r3, [r3, #12]
 80066a0:	68db      	ldr	r3, [r3, #12]
 80066a2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80066a4:	68bb      	ldr	r3, [r7, #8]
 80066a6:	685b      	ldr	r3, [r3, #4]
 80066a8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80066aa:	693a      	ldr	r2, [r7, #16]
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	429a      	cmp	r2, r3
 80066b0:	d203      	bcs.n	80066ba <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80066b2:	4a2e      	ldr	r2, [pc, #184]	@ (800676c <xTaskIncrementTick+0x15c>)
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80066b8:	e02e      	b.n	8006718 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80066ba:	68bb      	ldr	r3, [r7, #8]
 80066bc:	3304      	adds	r3, #4
 80066be:	4618      	mov	r0, r3
 80066c0:	f7fe fcbc 	bl	800503c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80066c4:	68bb      	ldr	r3, [r7, #8]
 80066c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d004      	beq.n	80066d6 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80066cc:	68bb      	ldr	r3, [r7, #8]
 80066ce:	3318      	adds	r3, #24
 80066d0:	4618      	mov	r0, r3
 80066d2:	f7fe fcb3 	bl	800503c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80066d6:	68bb      	ldr	r3, [r7, #8]
 80066d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066da:	2201      	movs	r2, #1
 80066dc:	409a      	lsls	r2, r3
 80066de:	4b24      	ldr	r3, [pc, #144]	@ (8006770 <xTaskIncrementTick+0x160>)
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	4313      	orrs	r3, r2
 80066e4:	4a22      	ldr	r2, [pc, #136]	@ (8006770 <xTaskIncrementTick+0x160>)
 80066e6:	6013      	str	r3, [r2, #0]
 80066e8:	68bb      	ldr	r3, [r7, #8]
 80066ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80066ec:	4613      	mov	r3, r2
 80066ee:	009b      	lsls	r3, r3, #2
 80066f0:	4413      	add	r3, r2
 80066f2:	009b      	lsls	r3, r3, #2
 80066f4:	4a1f      	ldr	r2, [pc, #124]	@ (8006774 <xTaskIncrementTick+0x164>)
 80066f6:	441a      	add	r2, r3
 80066f8:	68bb      	ldr	r3, [r7, #8]
 80066fa:	3304      	adds	r3, #4
 80066fc:	4619      	mov	r1, r3
 80066fe:	4610      	mov	r0, r2
 8006700:	f7fe fc41 	bl	8004f86 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006704:	68bb      	ldr	r3, [r7, #8]
 8006706:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006708:	4b1b      	ldr	r3, [pc, #108]	@ (8006778 <xTaskIncrementTick+0x168>)
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800670e:	429a      	cmp	r2, r3
 8006710:	d3b9      	bcc.n	8006686 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8006712:	2301      	movs	r3, #1
 8006714:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006716:	e7b6      	b.n	8006686 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006718:	4b17      	ldr	r3, [pc, #92]	@ (8006778 <xTaskIncrementTick+0x168>)
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800671e:	4915      	ldr	r1, [pc, #84]	@ (8006774 <xTaskIncrementTick+0x164>)
 8006720:	4613      	mov	r3, r2
 8006722:	009b      	lsls	r3, r3, #2
 8006724:	4413      	add	r3, r2
 8006726:	009b      	lsls	r3, r3, #2
 8006728:	440b      	add	r3, r1
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	2b01      	cmp	r3, #1
 800672e:	d901      	bls.n	8006734 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8006730:	2301      	movs	r3, #1
 8006732:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006734:	4b11      	ldr	r3, [pc, #68]	@ (800677c <xTaskIncrementTick+0x16c>)
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	2b00      	cmp	r3, #0
 800673a:	d007      	beq.n	800674c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800673c:	2301      	movs	r3, #1
 800673e:	617b      	str	r3, [r7, #20]
 8006740:	e004      	b.n	800674c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006742:	4b0f      	ldr	r3, [pc, #60]	@ (8006780 <xTaskIncrementTick+0x170>)
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	3301      	adds	r3, #1
 8006748:	4a0d      	ldr	r2, [pc, #52]	@ (8006780 <xTaskIncrementTick+0x170>)
 800674a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800674c:	697b      	ldr	r3, [r7, #20]
}
 800674e:	4618      	mov	r0, r3
 8006750:	3718      	adds	r7, #24
 8006752:	46bd      	mov	sp, r7
 8006754:	bd80      	pop	{r7, pc}
 8006756:	bf00      	nop
 8006758:	20000e70 	.word	0x20000e70
 800675c:	20000e4c 	.word	0x20000e4c
 8006760:	20000e00 	.word	0x20000e00
 8006764:	20000e04 	.word	0x20000e04
 8006768:	20000e60 	.word	0x20000e60
 800676c:	20000e68 	.word	0x20000e68
 8006770:	20000e50 	.word	0x20000e50
 8006774:	20000d4c 	.word	0x20000d4c
 8006778:	20000d48 	.word	0x20000d48
 800677c:	20000e5c 	.word	0x20000e5c
 8006780:	20000e58 	.word	0x20000e58

08006784 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006784:	b580      	push	{r7, lr}
 8006786:	b086      	sub	sp, #24
 8006788:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800678a:	4b33      	ldr	r3, [pc, #204]	@ (8006858 <vTaskSwitchContext+0xd4>)
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	2b00      	cmp	r3, #0
 8006790:	d003      	beq.n	800679a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006792:	4b32      	ldr	r3, [pc, #200]	@ (800685c <vTaskSwitchContext+0xd8>)
 8006794:	2201      	movs	r2, #1
 8006796:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006798:	e059      	b.n	800684e <vTaskSwitchContext+0xca>
		xYieldPending = pdFALSE;
 800679a:	4b30      	ldr	r3, [pc, #192]	@ (800685c <vTaskSwitchContext+0xd8>)
 800679c:	2200      	movs	r2, #0
 800679e:	601a      	str	r2, [r3, #0]
				ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 80067a0:	f7f9 fce4 	bl	800016c <getRunTimeCounterValue>
 80067a4:	4603      	mov	r3, r0
 80067a6:	4a2e      	ldr	r2, [pc, #184]	@ (8006860 <vTaskSwitchContext+0xdc>)
 80067a8:	6013      	str	r3, [r2, #0]
			if( ulTotalRunTime > ulTaskSwitchedInTime )
 80067aa:	4b2d      	ldr	r3, [pc, #180]	@ (8006860 <vTaskSwitchContext+0xdc>)
 80067ac:	681a      	ldr	r2, [r3, #0]
 80067ae:	4b2d      	ldr	r3, [pc, #180]	@ (8006864 <vTaskSwitchContext+0xe0>)
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	429a      	cmp	r2, r3
 80067b4:	d909      	bls.n	80067ca <vTaskSwitchContext+0x46>
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 80067b6:	4b2c      	ldr	r3, [pc, #176]	@ (8006868 <vTaskSwitchContext+0xe4>)
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c
 80067bc:	4a28      	ldr	r2, [pc, #160]	@ (8006860 <vTaskSwitchContext+0xdc>)
 80067be:	6810      	ldr	r0, [r2, #0]
 80067c0:	4a28      	ldr	r2, [pc, #160]	@ (8006864 <vTaskSwitchContext+0xe0>)
 80067c2:	6812      	ldr	r2, [r2, #0]
 80067c4:	1a82      	subs	r2, r0, r2
 80067c6:	440a      	add	r2, r1
 80067c8:	65da      	str	r2, [r3, #92]	@ 0x5c
			ulTaskSwitchedInTime = ulTotalRunTime;
 80067ca:	4b25      	ldr	r3, [pc, #148]	@ (8006860 <vTaskSwitchContext+0xdc>)
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	4a25      	ldr	r2, [pc, #148]	@ (8006864 <vTaskSwitchContext+0xe0>)
 80067d0:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80067d2:	4b26      	ldr	r3, [pc, #152]	@ (800686c <vTaskSwitchContext+0xe8>)
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	fab3 f383 	clz	r3, r3
 80067de:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80067e0:	7afb      	ldrb	r3, [r7, #11]
 80067e2:	f1c3 031f 	rsb	r3, r3, #31
 80067e6:	617b      	str	r3, [r7, #20]
 80067e8:	4921      	ldr	r1, [pc, #132]	@ (8006870 <vTaskSwitchContext+0xec>)
 80067ea:	697a      	ldr	r2, [r7, #20]
 80067ec:	4613      	mov	r3, r2
 80067ee:	009b      	lsls	r3, r3, #2
 80067f0:	4413      	add	r3, r2
 80067f2:	009b      	lsls	r3, r3, #2
 80067f4:	440b      	add	r3, r1
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d10b      	bne.n	8006814 <vTaskSwitchContext+0x90>
	__asm volatile
 80067fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006800:	f383 8811 	msr	BASEPRI, r3
 8006804:	f3bf 8f6f 	isb	sy
 8006808:	f3bf 8f4f 	dsb	sy
 800680c:	607b      	str	r3, [r7, #4]
}
 800680e:	bf00      	nop
 8006810:	bf00      	nop
 8006812:	e7fd      	b.n	8006810 <vTaskSwitchContext+0x8c>
 8006814:	697a      	ldr	r2, [r7, #20]
 8006816:	4613      	mov	r3, r2
 8006818:	009b      	lsls	r3, r3, #2
 800681a:	4413      	add	r3, r2
 800681c:	009b      	lsls	r3, r3, #2
 800681e:	4a14      	ldr	r2, [pc, #80]	@ (8006870 <vTaskSwitchContext+0xec>)
 8006820:	4413      	add	r3, r2
 8006822:	613b      	str	r3, [r7, #16]
 8006824:	693b      	ldr	r3, [r7, #16]
 8006826:	685b      	ldr	r3, [r3, #4]
 8006828:	685a      	ldr	r2, [r3, #4]
 800682a:	693b      	ldr	r3, [r7, #16]
 800682c:	605a      	str	r2, [r3, #4]
 800682e:	693b      	ldr	r3, [r7, #16]
 8006830:	685a      	ldr	r2, [r3, #4]
 8006832:	693b      	ldr	r3, [r7, #16]
 8006834:	3308      	adds	r3, #8
 8006836:	429a      	cmp	r2, r3
 8006838:	d104      	bne.n	8006844 <vTaskSwitchContext+0xc0>
 800683a:	693b      	ldr	r3, [r7, #16]
 800683c:	685b      	ldr	r3, [r3, #4]
 800683e:	685a      	ldr	r2, [r3, #4]
 8006840:	693b      	ldr	r3, [r7, #16]
 8006842:	605a      	str	r2, [r3, #4]
 8006844:	693b      	ldr	r3, [r7, #16]
 8006846:	685b      	ldr	r3, [r3, #4]
 8006848:	68db      	ldr	r3, [r3, #12]
 800684a:	4a07      	ldr	r2, [pc, #28]	@ (8006868 <vTaskSwitchContext+0xe4>)
 800684c:	6013      	str	r3, [r2, #0]
}
 800684e:	bf00      	nop
 8006850:	3718      	adds	r7, #24
 8006852:	46bd      	mov	sp, r7
 8006854:	bd80      	pop	{r7, pc}
 8006856:	bf00      	nop
 8006858:	20000e70 	.word	0x20000e70
 800685c:	20000e5c 	.word	0x20000e5c
 8006860:	20000e78 	.word	0x20000e78
 8006864:	20000e74 	.word	0x20000e74
 8006868:	20000d48 	.word	0x20000d48
 800686c:	20000e50 	.word	0x20000e50
 8006870:	20000d4c 	.word	0x20000d4c

08006874 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006874:	b580      	push	{r7, lr}
 8006876:	b084      	sub	sp, #16
 8006878:	af00      	add	r7, sp, #0
 800687a:	6078      	str	r0, [r7, #4]
 800687c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	2b00      	cmp	r3, #0
 8006882:	d10b      	bne.n	800689c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8006884:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006888:	f383 8811 	msr	BASEPRI, r3
 800688c:	f3bf 8f6f 	isb	sy
 8006890:	f3bf 8f4f 	dsb	sy
 8006894:	60fb      	str	r3, [r7, #12]
}
 8006896:	bf00      	nop
 8006898:	bf00      	nop
 800689a:	e7fd      	b.n	8006898 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800689c:	4b07      	ldr	r3, [pc, #28]	@ (80068bc <vTaskPlaceOnEventList+0x48>)
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	3318      	adds	r3, #24
 80068a2:	4619      	mov	r1, r3
 80068a4:	6878      	ldr	r0, [r7, #4]
 80068a6:	f7fe fb91 	bl	8004fcc <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80068aa:	2101      	movs	r1, #1
 80068ac:	6838      	ldr	r0, [r7, #0]
 80068ae:	f000 fc8f 	bl	80071d0 <prvAddCurrentTaskToDelayedList>
}
 80068b2:	bf00      	nop
 80068b4:	3710      	adds	r7, #16
 80068b6:	46bd      	mov	sp, r7
 80068b8:	bd80      	pop	{r7, pc}
 80068ba:	bf00      	nop
 80068bc:	20000d48 	.word	0x20000d48

080068c0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80068c0:	b580      	push	{r7, lr}
 80068c2:	b086      	sub	sp, #24
 80068c4:	af00      	add	r7, sp, #0
 80068c6:	60f8      	str	r0, [r7, #12]
 80068c8:	60b9      	str	r1, [r7, #8]
 80068ca:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d10b      	bne.n	80068ea <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80068d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068d6:	f383 8811 	msr	BASEPRI, r3
 80068da:	f3bf 8f6f 	isb	sy
 80068de:	f3bf 8f4f 	dsb	sy
 80068e2:	617b      	str	r3, [r7, #20]
}
 80068e4:	bf00      	nop
 80068e6:	bf00      	nop
 80068e8:	e7fd      	b.n	80068e6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80068ea:	4b0a      	ldr	r3, [pc, #40]	@ (8006914 <vTaskPlaceOnEventListRestricted+0x54>)
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	3318      	adds	r3, #24
 80068f0:	4619      	mov	r1, r3
 80068f2:	68f8      	ldr	r0, [r7, #12]
 80068f4:	f7fe fb47 	bl	8004f86 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d002      	beq.n	8006904 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80068fe:	f04f 33ff 	mov.w	r3, #4294967295
 8006902:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006904:	6879      	ldr	r1, [r7, #4]
 8006906:	68b8      	ldr	r0, [r7, #8]
 8006908:	f000 fc62 	bl	80071d0 <prvAddCurrentTaskToDelayedList>
	}
 800690c:	bf00      	nop
 800690e:	3718      	adds	r7, #24
 8006910:	46bd      	mov	sp, r7
 8006912:	bd80      	pop	{r7, pc}
 8006914:	20000d48 	.word	0x20000d48

08006918 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006918:	b580      	push	{r7, lr}
 800691a:	b086      	sub	sp, #24
 800691c:	af00      	add	r7, sp, #0
 800691e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	68db      	ldr	r3, [r3, #12]
 8006924:	68db      	ldr	r3, [r3, #12]
 8006926:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006928:	693b      	ldr	r3, [r7, #16]
 800692a:	2b00      	cmp	r3, #0
 800692c:	d10b      	bne.n	8006946 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800692e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006932:	f383 8811 	msr	BASEPRI, r3
 8006936:	f3bf 8f6f 	isb	sy
 800693a:	f3bf 8f4f 	dsb	sy
 800693e:	60fb      	str	r3, [r7, #12]
}
 8006940:	bf00      	nop
 8006942:	bf00      	nop
 8006944:	e7fd      	b.n	8006942 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006946:	693b      	ldr	r3, [r7, #16]
 8006948:	3318      	adds	r3, #24
 800694a:	4618      	mov	r0, r3
 800694c:	f7fe fb76 	bl	800503c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006950:	4b1d      	ldr	r3, [pc, #116]	@ (80069c8 <xTaskRemoveFromEventList+0xb0>)
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	2b00      	cmp	r3, #0
 8006956:	d11c      	bne.n	8006992 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006958:	693b      	ldr	r3, [r7, #16]
 800695a:	3304      	adds	r3, #4
 800695c:	4618      	mov	r0, r3
 800695e:	f7fe fb6d 	bl	800503c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006962:	693b      	ldr	r3, [r7, #16]
 8006964:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006966:	2201      	movs	r2, #1
 8006968:	409a      	lsls	r2, r3
 800696a:	4b18      	ldr	r3, [pc, #96]	@ (80069cc <xTaskRemoveFromEventList+0xb4>)
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	4313      	orrs	r3, r2
 8006970:	4a16      	ldr	r2, [pc, #88]	@ (80069cc <xTaskRemoveFromEventList+0xb4>)
 8006972:	6013      	str	r3, [r2, #0]
 8006974:	693b      	ldr	r3, [r7, #16]
 8006976:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006978:	4613      	mov	r3, r2
 800697a:	009b      	lsls	r3, r3, #2
 800697c:	4413      	add	r3, r2
 800697e:	009b      	lsls	r3, r3, #2
 8006980:	4a13      	ldr	r2, [pc, #76]	@ (80069d0 <xTaskRemoveFromEventList+0xb8>)
 8006982:	441a      	add	r2, r3
 8006984:	693b      	ldr	r3, [r7, #16]
 8006986:	3304      	adds	r3, #4
 8006988:	4619      	mov	r1, r3
 800698a:	4610      	mov	r0, r2
 800698c:	f7fe fafb 	bl	8004f86 <vListInsertEnd>
 8006990:	e005      	b.n	800699e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006992:	693b      	ldr	r3, [r7, #16]
 8006994:	3318      	adds	r3, #24
 8006996:	4619      	mov	r1, r3
 8006998:	480e      	ldr	r0, [pc, #56]	@ (80069d4 <xTaskRemoveFromEventList+0xbc>)
 800699a:	f7fe faf4 	bl	8004f86 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800699e:	693b      	ldr	r3, [r7, #16]
 80069a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80069a2:	4b0d      	ldr	r3, [pc, #52]	@ (80069d8 <xTaskRemoveFromEventList+0xc0>)
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069a8:	429a      	cmp	r2, r3
 80069aa:	d905      	bls.n	80069b8 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80069ac:	2301      	movs	r3, #1
 80069ae:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80069b0:	4b0a      	ldr	r3, [pc, #40]	@ (80069dc <xTaskRemoveFromEventList+0xc4>)
 80069b2:	2201      	movs	r2, #1
 80069b4:	601a      	str	r2, [r3, #0]
 80069b6:	e001      	b.n	80069bc <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80069b8:	2300      	movs	r3, #0
 80069ba:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80069bc:	697b      	ldr	r3, [r7, #20]
}
 80069be:	4618      	mov	r0, r3
 80069c0:	3718      	adds	r7, #24
 80069c2:	46bd      	mov	sp, r7
 80069c4:	bd80      	pop	{r7, pc}
 80069c6:	bf00      	nop
 80069c8:	20000e70 	.word	0x20000e70
 80069cc:	20000e50 	.word	0x20000e50
 80069d0:	20000d4c 	.word	0x20000d4c
 80069d4:	20000e08 	.word	0x20000e08
 80069d8:	20000d48 	.word	0x20000d48
 80069dc:	20000e5c 	.word	0x20000e5c

080069e0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80069e0:	b480      	push	{r7}
 80069e2:	b083      	sub	sp, #12
 80069e4:	af00      	add	r7, sp, #0
 80069e6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80069e8:	4b06      	ldr	r3, [pc, #24]	@ (8006a04 <vTaskInternalSetTimeOutState+0x24>)
 80069ea:	681a      	ldr	r2, [r3, #0]
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80069f0:	4b05      	ldr	r3, [pc, #20]	@ (8006a08 <vTaskInternalSetTimeOutState+0x28>)
 80069f2:	681a      	ldr	r2, [r3, #0]
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	605a      	str	r2, [r3, #4]
}
 80069f8:	bf00      	nop
 80069fa:	370c      	adds	r7, #12
 80069fc:	46bd      	mov	sp, r7
 80069fe:	bc80      	pop	{r7}
 8006a00:	4770      	bx	lr
 8006a02:	bf00      	nop
 8006a04:	20000e60 	.word	0x20000e60
 8006a08:	20000e4c 	.word	0x20000e4c

08006a0c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006a0c:	b580      	push	{r7, lr}
 8006a0e:	b088      	sub	sp, #32
 8006a10:	af00      	add	r7, sp, #0
 8006a12:	6078      	str	r0, [r7, #4]
 8006a14:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d10b      	bne.n	8006a34 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8006a1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a20:	f383 8811 	msr	BASEPRI, r3
 8006a24:	f3bf 8f6f 	isb	sy
 8006a28:	f3bf 8f4f 	dsb	sy
 8006a2c:	613b      	str	r3, [r7, #16]
}
 8006a2e:	bf00      	nop
 8006a30:	bf00      	nop
 8006a32:	e7fd      	b.n	8006a30 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006a34:	683b      	ldr	r3, [r7, #0]
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d10b      	bne.n	8006a52 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8006a3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a3e:	f383 8811 	msr	BASEPRI, r3
 8006a42:	f3bf 8f6f 	isb	sy
 8006a46:	f3bf 8f4f 	dsb	sy
 8006a4a:	60fb      	str	r3, [r7, #12]
}
 8006a4c:	bf00      	nop
 8006a4e:	bf00      	nop
 8006a50:	e7fd      	b.n	8006a4e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8006a52:	f001 f8eb 	bl	8007c2c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006a56:	4b1d      	ldr	r3, [pc, #116]	@ (8006acc <xTaskCheckForTimeOut+0xc0>)
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	685b      	ldr	r3, [r3, #4]
 8006a60:	69ba      	ldr	r2, [r7, #24]
 8006a62:	1ad3      	subs	r3, r2, r3
 8006a64:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006a66:	683b      	ldr	r3, [r7, #0]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a6e:	d102      	bne.n	8006a76 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006a70:	2300      	movs	r3, #0
 8006a72:	61fb      	str	r3, [r7, #28]
 8006a74:	e023      	b.n	8006abe <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681a      	ldr	r2, [r3, #0]
 8006a7a:	4b15      	ldr	r3, [pc, #84]	@ (8006ad0 <xTaskCheckForTimeOut+0xc4>)
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	429a      	cmp	r2, r3
 8006a80:	d007      	beq.n	8006a92 <xTaskCheckForTimeOut+0x86>
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	685b      	ldr	r3, [r3, #4]
 8006a86:	69ba      	ldr	r2, [r7, #24]
 8006a88:	429a      	cmp	r2, r3
 8006a8a:	d302      	bcc.n	8006a92 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006a8c:	2301      	movs	r3, #1
 8006a8e:	61fb      	str	r3, [r7, #28]
 8006a90:	e015      	b.n	8006abe <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006a92:	683b      	ldr	r3, [r7, #0]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	697a      	ldr	r2, [r7, #20]
 8006a98:	429a      	cmp	r2, r3
 8006a9a:	d20b      	bcs.n	8006ab4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006a9c:	683b      	ldr	r3, [r7, #0]
 8006a9e:	681a      	ldr	r2, [r3, #0]
 8006aa0:	697b      	ldr	r3, [r7, #20]
 8006aa2:	1ad2      	subs	r2, r2, r3
 8006aa4:	683b      	ldr	r3, [r7, #0]
 8006aa6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006aa8:	6878      	ldr	r0, [r7, #4]
 8006aaa:	f7ff ff99 	bl	80069e0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006aae:	2300      	movs	r3, #0
 8006ab0:	61fb      	str	r3, [r7, #28]
 8006ab2:	e004      	b.n	8006abe <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8006ab4:	683b      	ldr	r3, [r7, #0]
 8006ab6:	2200      	movs	r2, #0
 8006ab8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006aba:	2301      	movs	r3, #1
 8006abc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8006abe:	f001 f8e5 	bl	8007c8c <vPortExitCritical>

	return xReturn;
 8006ac2:	69fb      	ldr	r3, [r7, #28]
}
 8006ac4:	4618      	mov	r0, r3
 8006ac6:	3720      	adds	r7, #32
 8006ac8:	46bd      	mov	sp, r7
 8006aca:	bd80      	pop	{r7, pc}
 8006acc:	20000e4c 	.word	0x20000e4c
 8006ad0:	20000e60 	.word	0x20000e60

08006ad4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006ad4:	b480      	push	{r7}
 8006ad6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006ad8:	4b03      	ldr	r3, [pc, #12]	@ (8006ae8 <vTaskMissedYield+0x14>)
 8006ada:	2201      	movs	r2, #1
 8006adc:	601a      	str	r2, [r3, #0]
}
 8006ade:	bf00      	nop
 8006ae0:	46bd      	mov	sp, r7
 8006ae2:	bc80      	pop	{r7}
 8006ae4:	4770      	bx	lr
 8006ae6:	bf00      	nop
 8006ae8:	20000e5c 	.word	0x20000e5c

08006aec <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006aec:	b580      	push	{r7, lr}
 8006aee:	b082      	sub	sp, #8
 8006af0:	af00      	add	r7, sp, #0
 8006af2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006af4:	f000 f852 	bl	8006b9c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006af8:	4b06      	ldr	r3, [pc, #24]	@ (8006b14 <prvIdleTask+0x28>)
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	2b01      	cmp	r3, #1
 8006afe:	d9f9      	bls.n	8006af4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006b00:	4b05      	ldr	r3, [pc, #20]	@ (8006b18 <prvIdleTask+0x2c>)
 8006b02:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006b06:	601a      	str	r2, [r3, #0]
 8006b08:	f3bf 8f4f 	dsb	sy
 8006b0c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006b10:	e7f0      	b.n	8006af4 <prvIdleTask+0x8>
 8006b12:	bf00      	nop
 8006b14:	20000d4c 	.word	0x20000d4c
 8006b18:	e000ed04 	.word	0xe000ed04

08006b1c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006b1c:	b580      	push	{r7, lr}
 8006b1e:	b082      	sub	sp, #8
 8006b20:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006b22:	2300      	movs	r3, #0
 8006b24:	607b      	str	r3, [r7, #4]
 8006b26:	e00c      	b.n	8006b42 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006b28:	687a      	ldr	r2, [r7, #4]
 8006b2a:	4613      	mov	r3, r2
 8006b2c:	009b      	lsls	r3, r3, #2
 8006b2e:	4413      	add	r3, r2
 8006b30:	009b      	lsls	r3, r3, #2
 8006b32:	4a12      	ldr	r2, [pc, #72]	@ (8006b7c <prvInitialiseTaskLists+0x60>)
 8006b34:	4413      	add	r3, r2
 8006b36:	4618      	mov	r0, r3
 8006b38:	f7fe f9fa 	bl	8004f30 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	3301      	adds	r3, #1
 8006b40:	607b      	str	r3, [r7, #4]
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	2b06      	cmp	r3, #6
 8006b46:	d9ef      	bls.n	8006b28 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006b48:	480d      	ldr	r0, [pc, #52]	@ (8006b80 <prvInitialiseTaskLists+0x64>)
 8006b4a:	f7fe f9f1 	bl	8004f30 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006b4e:	480d      	ldr	r0, [pc, #52]	@ (8006b84 <prvInitialiseTaskLists+0x68>)
 8006b50:	f7fe f9ee 	bl	8004f30 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006b54:	480c      	ldr	r0, [pc, #48]	@ (8006b88 <prvInitialiseTaskLists+0x6c>)
 8006b56:	f7fe f9eb 	bl	8004f30 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006b5a:	480c      	ldr	r0, [pc, #48]	@ (8006b8c <prvInitialiseTaskLists+0x70>)
 8006b5c:	f7fe f9e8 	bl	8004f30 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006b60:	480b      	ldr	r0, [pc, #44]	@ (8006b90 <prvInitialiseTaskLists+0x74>)
 8006b62:	f7fe f9e5 	bl	8004f30 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006b66:	4b0b      	ldr	r3, [pc, #44]	@ (8006b94 <prvInitialiseTaskLists+0x78>)
 8006b68:	4a05      	ldr	r2, [pc, #20]	@ (8006b80 <prvInitialiseTaskLists+0x64>)
 8006b6a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006b6c:	4b0a      	ldr	r3, [pc, #40]	@ (8006b98 <prvInitialiseTaskLists+0x7c>)
 8006b6e:	4a05      	ldr	r2, [pc, #20]	@ (8006b84 <prvInitialiseTaskLists+0x68>)
 8006b70:	601a      	str	r2, [r3, #0]
}
 8006b72:	bf00      	nop
 8006b74:	3708      	adds	r7, #8
 8006b76:	46bd      	mov	sp, r7
 8006b78:	bd80      	pop	{r7, pc}
 8006b7a:	bf00      	nop
 8006b7c:	20000d4c 	.word	0x20000d4c
 8006b80:	20000dd8 	.word	0x20000dd8
 8006b84:	20000dec 	.word	0x20000dec
 8006b88:	20000e08 	.word	0x20000e08
 8006b8c:	20000e1c 	.word	0x20000e1c
 8006b90:	20000e34 	.word	0x20000e34
 8006b94:	20000e00 	.word	0x20000e00
 8006b98:	20000e04 	.word	0x20000e04

08006b9c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006b9c:	b580      	push	{r7, lr}
 8006b9e:	b082      	sub	sp, #8
 8006ba0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006ba2:	e019      	b.n	8006bd8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006ba4:	f001 f842 	bl	8007c2c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006ba8:	4b10      	ldr	r3, [pc, #64]	@ (8006bec <prvCheckTasksWaitingTermination+0x50>)
 8006baa:	68db      	ldr	r3, [r3, #12]
 8006bac:	68db      	ldr	r3, [r3, #12]
 8006bae:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	3304      	adds	r3, #4
 8006bb4:	4618      	mov	r0, r3
 8006bb6:	f7fe fa41 	bl	800503c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006bba:	4b0d      	ldr	r3, [pc, #52]	@ (8006bf0 <prvCheckTasksWaitingTermination+0x54>)
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	3b01      	subs	r3, #1
 8006bc0:	4a0b      	ldr	r2, [pc, #44]	@ (8006bf0 <prvCheckTasksWaitingTermination+0x54>)
 8006bc2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006bc4:	4b0b      	ldr	r3, [pc, #44]	@ (8006bf4 <prvCheckTasksWaitingTermination+0x58>)
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	3b01      	subs	r3, #1
 8006bca:	4a0a      	ldr	r2, [pc, #40]	@ (8006bf4 <prvCheckTasksWaitingTermination+0x58>)
 8006bcc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006bce:	f001 f85d 	bl	8007c8c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006bd2:	6878      	ldr	r0, [r7, #4]
 8006bd4:	f000 f810 	bl	8006bf8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006bd8:	4b06      	ldr	r3, [pc, #24]	@ (8006bf4 <prvCheckTasksWaitingTermination+0x58>)
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d1e1      	bne.n	8006ba4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006be0:	bf00      	nop
 8006be2:	bf00      	nop
 8006be4:	3708      	adds	r7, #8
 8006be6:	46bd      	mov	sp, r7
 8006be8:	bd80      	pop	{r7, pc}
 8006bea:	bf00      	nop
 8006bec:	20000e1c 	.word	0x20000e1c
 8006bf0:	20000e48 	.word	0x20000e48
 8006bf4:	20000e30 	.word	0x20000e30

08006bf8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006bf8:	b580      	push	{r7, lr}
 8006bfa:	b084      	sub	sp, #16
 8006bfc:	af00      	add	r7, sp, #0
 8006bfe:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	f893 3065 	ldrb.w	r3, [r3, #101]	@ 0x65
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d108      	bne.n	8006c1c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c0e:	4618      	mov	r0, r3
 8006c10:	f001 f9dc 	bl	8007fcc <vPortFree>
				vPortFree( pxTCB );
 8006c14:	6878      	ldr	r0, [r7, #4]
 8006c16:	f001 f9d9 	bl	8007fcc <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006c1a:	e019      	b.n	8006c50 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	f893 3065 	ldrb.w	r3, [r3, #101]	@ 0x65
 8006c22:	2b01      	cmp	r3, #1
 8006c24:	d103      	bne.n	8006c2e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8006c26:	6878      	ldr	r0, [r7, #4]
 8006c28:	f001 f9d0 	bl	8007fcc <vPortFree>
	}
 8006c2c:	e010      	b.n	8006c50 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	f893 3065 	ldrb.w	r3, [r3, #101]	@ 0x65
 8006c34:	2b02      	cmp	r3, #2
 8006c36:	d00b      	beq.n	8006c50 <prvDeleteTCB+0x58>
	__asm volatile
 8006c38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c3c:	f383 8811 	msr	BASEPRI, r3
 8006c40:	f3bf 8f6f 	isb	sy
 8006c44:	f3bf 8f4f 	dsb	sy
 8006c48:	60fb      	str	r3, [r7, #12]
}
 8006c4a:	bf00      	nop
 8006c4c:	bf00      	nop
 8006c4e:	e7fd      	b.n	8006c4c <prvDeleteTCB+0x54>
	}
 8006c50:	bf00      	nop
 8006c52:	3710      	adds	r7, #16
 8006c54:	46bd      	mov	sp, r7
 8006c56:	bd80      	pop	{r7, pc}

08006c58 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006c58:	b480      	push	{r7}
 8006c5a:	b083      	sub	sp, #12
 8006c5c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006c5e:	4b0c      	ldr	r3, [pc, #48]	@ (8006c90 <prvResetNextTaskUnblockTime+0x38>)
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d104      	bne.n	8006c72 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006c68:	4b0a      	ldr	r3, [pc, #40]	@ (8006c94 <prvResetNextTaskUnblockTime+0x3c>)
 8006c6a:	f04f 32ff 	mov.w	r2, #4294967295
 8006c6e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006c70:	e008      	b.n	8006c84 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006c72:	4b07      	ldr	r3, [pc, #28]	@ (8006c90 <prvResetNextTaskUnblockTime+0x38>)
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	68db      	ldr	r3, [r3, #12]
 8006c78:	68db      	ldr	r3, [r3, #12]
 8006c7a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	685b      	ldr	r3, [r3, #4]
 8006c80:	4a04      	ldr	r2, [pc, #16]	@ (8006c94 <prvResetNextTaskUnblockTime+0x3c>)
 8006c82:	6013      	str	r3, [r2, #0]
}
 8006c84:	bf00      	nop
 8006c86:	370c      	adds	r7, #12
 8006c88:	46bd      	mov	sp, r7
 8006c8a:	bc80      	pop	{r7}
 8006c8c:	4770      	bx	lr
 8006c8e:	bf00      	nop
 8006c90:	20000e00 	.word	0x20000e00
 8006c94:	20000e68 	.word	0x20000e68

08006c98 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006c98:	b480      	push	{r7}
 8006c9a:	b083      	sub	sp, #12
 8006c9c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006c9e:	4b0b      	ldr	r3, [pc, #44]	@ (8006ccc <xTaskGetSchedulerState+0x34>)
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d102      	bne.n	8006cac <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006ca6:	2301      	movs	r3, #1
 8006ca8:	607b      	str	r3, [r7, #4]
 8006caa:	e008      	b.n	8006cbe <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006cac:	4b08      	ldr	r3, [pc, #32]	@ (8006cd0 <xTaskGetSchedulerState+0x38>)
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d102      	bne.n	8006cba <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006cb4:	2302      	movs	r3, #2
 8006cb6:	607b      	str	r3, [r7, #4]
 8006cb8:	e001      	b.n	8006cbe <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006cba:	2300      	movs	r3, #0
 8006cbc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006cbe:	687b      	ldr	r3, [r7, #4]
	}
 8006cc0:	4618      	mov	r0, r3
 8006cc2:	370c      	adds	r7, #12
 8006cc4:	46bd      	mov	sp, r7
 8006cc6:	bc80      	pop	{r7}
 8006cc8:	4770      	bx	lr
 8006cca:	bf00      	nop
 8006ccc:	20000e54 	.word	0x20000e54
 8006cd0:	20000e70 	.word	0x20000e70

08006cd4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8006cd4:	b580      	push	{r7, lr}
 8006cd6:	b084      	sub	sp, #16
 8006cd8:	af00      	add	r7, sp, #0
 8006cda:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8006ce0:	2300      	movs	r3, #0
 8006ce2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d05e      	beq.n	8006da8 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8006cea:	68bb      	ldr	r3, [r7, #8]
 8006cec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006cee:	4b31      	ldr	r3, [pc, #196]	@ (8006db4 <xTaskPriorityInherit+0xe0>)
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cf4:	429a      	cmp	r2, r3
 8006cf6:	d24e      	bcs.n	8006d96 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006cf8:	68bb      	ldr	r3, [r7, #8]
 8006cfa:	699b      	ldr	r3, [r3, #24]
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	db06      	blt.n	8006d0e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006d00:	4b2c      	ldr	r3, [pc, #176]	@ (8006db4 <xTaskPriorityInherit+0xe0>)
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d06:	f1c3 0207 	rsb	r2, r3, #7
 8006d0a:	68bb      	ldr	r3, [r7, #8]
 8006d0c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8006d0e:	68bb      	ldr	r3, [r7, #8]
 8006d10:	6959      	ldr	r1, [r3, #20]
 8006d12:	68bb      	ldr	r3, [r7, #8]
 8006d14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d16:	4613      	mov	r3, r2
 8006d18:	009b      	lsls	r3, r3, #2
 8006d1a:	4413      	add	r3, r2
 8006d1c:	009b      	lsls	r3, r3, #2
 8006d1e:	4a26      	ldr	r2, [pc, #152]	@ (8006db8 <xTaskPriorityInherit+0xe4>)
 8006d20:	4413      	add	r3, r2
 8006d22:	4299      	cmp	r1, r3
 8006d24:	d12f      	bne.n	8006d86 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006d26:	68bb      	ldr	r3, [r7, #8]
 8006d28:	3304      	adds	r3, #4
 8006d2a:	4618      	mov	r0, r3
 8006d2c:	f7fe f986 	bl	800503c <uxListRemove>
 8006d30:	4603      	mov	r3, r0
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d10a      	bne.n	8006d4c <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8006d36:	68bb      	ldr	r3, [r7, #8]
 8006d38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d3a:	2201      	movs	r2, #1
 8006d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8006d40:	43da      	mvns	r2, r3
 8006d42:	4b1e      	ldr	r3, [pc, #120]	@ (8006dbc <xTaskPriorityInherit+0xe8>)
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	4013      	ands	r3, r2
 8006d48:	4a1c      	ldr	r2, [pc, #112]	@ (8006dbc <xTaskPriorityInherit+0xe8>)
 8006d4a:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006d4c:	4b19      	ldr	r3, [pc, #100]	@ (8006db4 <xTaskPriorityInherit+0xe0>)
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d52:	68bb      	ldr	r3, [r7, #8]
 8006d54:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8006d56:	68bb      	ldr	r3, [r7, #8]
 8006d58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d5a:	2201      	movs	r2, #1
 8006d5c:	409a      	lsls	r2, r3
 8006d5e:	4b17      	ldr	r3, [pc, #92]	@ (8006dbc <xTaskPriorityInherit+0xe8>)
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	4313      	orrs	r3, r2
 8006d64:	4a15      	ldr	r2, [pc, #84]	@ (8006dbc <xTaskPriorityInherit+0xe8>)
 8006d66:	6013      	str	r3, [r2, #0]
 8006d68:	68bb      	ldr	r3, [r7, #8]
 8006d6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d6c:	4613      	mov	r3, r2
 8006d6e:	009b      	lsls	r3, r3, #2
 8006d70:	4413      	add	r3, r2
 8006d72:	009b      	lsls	r3, r3, #2
 8006d74:	4a10      	ldr	r2, [pc, #64]	@ (8006db8 <xTaskPriorityInherit+0xe4>)
 8006d76:	441a      	add	r2, r3
 8006d78:	68bb      	ldr	r3, [r7, #8]
 8006d7a:	3304      	adds	r3, #4
 8006d7c:	4619      	mov	r1, r3
 8006d7e:	4610      	mov	r0, r2
 8006d80:	f7fe f901 	bl	8004f86 <vListInsertEnd>
 8006d84:	e004      	b.n	8006d90 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006d86:	4b0b      	ldr	r3, [pc, #44]	@ (8006db4 <xTaskPriorityInherit+0xe0>)
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d8c:	68bb      	ldr	r3, [r7, #8]
 8006d8e:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8006d90:	2301      	movs	r3, #1
 8006d92:	60fb      	str	r3, [r7, #12]
 8006d94:	e008      	b.n	8006da8 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8006d96:	68bb      	ldr	r3, [r7, #8]
 8006d98:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006d9a:	4b06      	ldr	r3, [pc, #24]	@ (8006db4 <xTaskPriorityInherit+0xe0>)
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006da0:	429a      	cmp	r2, r3
 8006da2:	d201      	bcs.n	8006da8 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8006da4:	2301      	movs	r3, #1
 8006da6:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006da8:	68fb      	ldr	r3, [r7, #12]
	}
 8006daa:	4618      	mov	r0, r3
 8006dac:	3710      	adds	r7, #16
 8006dae:	46bd      	mov	sp, r7
 8006db0:	bd80      	pop	{r7, pc}
 8006db2:	bf00      	nop
 8006db4:	20000d48 	.word	0x20000d48
 8006db8:	20000d4c 	.word	0x20000d4c
 8006dbc:	20000e50 	.word	0x20000e50

08006dc0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006dc0:	b580      	push	{r7, lr}
 8006dc2:	b086      	sub	sp, #24
 8006dc4:	af00      	add	r7, sp, #0
 8006dc6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006dcc:	2300      	movs	r3, #0
 8006dce:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d070      	beq.n	8006eb8 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006dd6:	4b3b      	ldr	r3, [pc, #236]	@ (8006ec4 <xTaskPriorityDisinherit+0x104>)
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	693a      	ldr	r2, [r7, #16]
 8006ddc:	429a      	cmp	r2, r3
 8006dde:	d00b      	beq.n	8006df8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8006de0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006de4:	f383 8811 	msr	BASEPRI, r3
 8006de8:	f3bf 8f6f 	isb	sy
 8006dec:	f3bf 8f4f 	dsb	sy
 8006df0:	60fb      	str	r3, [r7, #12]
}
 8006df2:	bf00      	nop
 8006df4:	bf00      	nop
 8006df6:	e7fd      	b.n	8006df4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006df8:	693b      	ldr	r3, [r7, #16]
 8006dfa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d10b      	bne.n	8006e18 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8006e00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e04:	f383 8811 	msr	BASEPRI, r3
 8006e08:	f3bf 8f6f 	isb	sy
 8006e0c:	f3bf 8f4f 	dsb	sy
 8006e10:	60bb      	str	r3, [r7, #8]
}
 8006e12:	bf00      	nop
 8006e14:	bf00      	nop
 8006e16:	e7fd      	b.n	8006e14 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8006e18:	693b      	ldr	r3, [r7, #16]
 8006e1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e1c:	1e5a      	subs	r2, r3, #1
 8006e1e:	693b      	ldr	r3, [r7, #16]
 8006e20:	655a      	str	r2, [r3, #84]	@ 0x54

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006e22:	693b      	ldr	r3, [r7, #16]
 8006e24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e26:	693b      	ldr	r3, [r7, #16]
 8006e28:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006e2a:	429a      	cmp	r2, r3
 8006e2c:	d044      	beq.n	8006eb8 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006e2e:	693b      	ldr	r3, [r7, #16]
 8006e30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d140      	bne.n	8006eb8 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006e36:	693b      	ldr	r3, [r7, #16]
 8006e38:	3304      	adds	r3, #4
 8006e3a:	4618      	mov	r0, r3
 8006e3c:	f7fe f8fe 	bl	800503c <uxListRemove>
 8006e40:	4603      	mov	r3, r0
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d115      	bne.n	8006e72 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8006e46:	693b      	ldr	r3, [r7, #16]
 8006e48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e4a:	491f      	ldr	r1, [pc, #124]	@ (8006ec8 <xTaskPriorityDisinherit+0x108>)
 8006e4c:	4613      	mov	r3, r2
 8006e4e:	009b      	lsls	r3, r3, #2
 8006e50:	4413      	add	r3, r2
 8006e52:	009b      	lsls	r3, r3, #2
 8006e54:	440b      	add	r3, r1
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d10a      	bne.n	8006e72 <xTaskPriorityDisinherit+0xb2>
 8006e5c:	693b      	ldr	r3, [r7, #16]
 8006e5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e60:	2201      	movs	r2, #1
 8006e62:	fa02 f303 	lsl.w	r3, r2, r3
 8006e66:	43da      	mvns	r2, r3
 8006e68:	4b18      	ldr	r3, [pc, #96]	@ (8006ecc <xTaskPriorityDisinherit+0x10c>)
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	4013      	ands	r3, r2
 8006e6e:	4a17      	ldr	r2, [pc, #92]	@ (8006ecc <xTaskPriorityDisinherit+0x10c>)
 8006e70:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006e72:	693b      	ldr	r3, [r7, #16]
 8006e74:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006e76:	693b      	ldr	r3, [r7, #16]
 8006e78:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006e7a:	693b      	ldr	r3, [r7, #16]
 8006e7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e7e:	f1c3 0207 	rsb	r2, r3, #7
 8006e82:	693b      	ldr	r3, [r7, #16]
 8006e84:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006e86:	693b      	ldr	r3, [r7, #16]
 8006e88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e8a:	2201      	movs	r2, #1
 8006e8c:	409a      	lsls	r2, r3
 8006e8e:	4b0f      	ldr	r3, [pc, #60]	@ (8006ecc <xTaskPriorityDisinherit+0x10c>)
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	4313      	orrs	r3, r2
 8006e94:	4a0d      	ldr	r2, [pc, #52]	@ (8006ecc <xTaskPriorityDisinherit+0x10c>)
 8006e96:	6013      	str	r3, [r2, #0]
 8006e98:	693b      	ldr	r3, [r7, #16]
 8006e9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e9c:	4613      	mov	r3, r2
 8006e9e:	009b      	lsls	r3, r3, #2
 8006ea0:	4413      	add	r3, r2
 8006ea2:	009b      	lsls	r3, r3, #2
 8006ea4:	4a08      	ldr	r2, [pc, #32]	@ (8006ec8 <xTaskPriorityDisinherit+0x108>)
 8006ea6:	441a      	add	r2, r3
 8006ea8:	693b      	ldr	r3, [r7, #16]
 8006eaa:	3304      	adds	r3, #4
 8006eac:	4619      	mov	r1, r3
 8006eae:	4610      	mov	r0, r2
 8006eb0:	f7fe f869 	bl	8004f86 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006eb4:	2301      	movs	r3, #1
 8006eb6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006eb8:	697b      	ldr	r3, [r7, #20]
	}
 8006eba:	4618      	mov	r0, r3
 8006ebc:	3718      	adds	r7, #24
 8006ebe:	46bd      	mov	sp, r7
 8006ec0:	bd80      	pop	{r7, pc}
 8006ec2:	bf00      	nop
 8006ec4:	20000d48 	.word	0x20000d48
 8006ec8:	20000d4c 	.word	0x20000d4c
 8006ecc:	20000e50 	.word	0x20000e50

08006ed0 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8006ed0:	b580      	push	{r7, lr}
 8006ed2:	b088      	sub	sp, #32
 8006ed4:	af00      	add	r7, sp, #0
 8006ed6:	6078      	str	r0, [r7, #4]
 8006ed8:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8006ede:	2301      	movs	r3, #1
 8006ee0:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d079      	beq.n	8006fdc <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8006ee8:	69bb      	ldr	r3, [r7, #24]
 8006eea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d10b      	bne.n	8006f08 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8006ef0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ef4:	f383 8811 	msr	BASEPRI, r3
 8006ef8:	f3bf 8f6f 	isb	sy
 8006efc:	f3bf 8f4f 	dsb	sy
 8006f00:	60fb      	str	r3, [r7, #12]
}
 8006f02:	bf00      	nop
 8006f04:	bf00      	nop
 8006f06:	e7fd      	b.n	8006f04 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8006f08:	69bb      	ldr	r3, [r7, #24]
 8006f0a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006f0c:	683a      	ldr	r2, [r7, #0]
 8006f0e:	429a      	cmp	r2, r3
 8006f10:	d902      	bls.n	8006f18 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8006f12:	683b      	ldr	r3, [r7, #0]
 8006f14:	61fb      	str	r3, [r7, #28]
 8006f16:	e002      	b.n	8006f1e <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8006f18:	69bb      	ldr	r3, [r7, #24]
 8006f1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006f1c:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8006f1e:	69bb      	ldr	r3, [r7, #24]
 8006f20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f22:	69fa      	ldr	r2, [r7, #28]
 8006f24:	429a      	cmp	r2, r3
 8006f26:	d059      	beq.n	8006fdc <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8006f28:	69bb      	ldr	r3, [r7, #24]
 8006f2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f2c:	697a      	ldr	r2, [r7, #20]
 8006f2e:	429a      	cmp	r2, r3
 8006f30:	d154      	bne.n	8006fdc <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8006f32:	4b2c      	ldr	r3, [pc, #176]	@ (8006fe4 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	69ba      	ldr	r2, [r7, #24]
 8006f38:	429a      	cmp	r2, r3
 8006f3a:	d10b      	bne.n	8006f54 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8006f3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f40:	f383 8811 	msr	BASEPRI, r3
 8006f44:	f3bf 8f6f 	isb	sy
 8006f48:	f3bf 8f4f 	dsb	sy
 8006f4c:	60bb      	str	r3, [r7, #8]
}
 8006f4e:	bf00      	nop
 8006f50:	bf00      	nop
 8006f52:	e7fd      	b.n	8006f50 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8006f54:	69bb      	ldr	r3, [r7, #24]
 8006f56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f58:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8006f5a:	69bb      	ldr	r3, [r7, #24]
 8006f5c:	69fa      	ldr	r2, [r7, #28]
 8006f5e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006f60:	69bb      	ldr	r3, [r7, #24]
 8006f62:	699b      	ldr	r3, [r3, #24]
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	db04      	blt.n	8006f72 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006f68:	69fb      	ldr	r3, [r7, #28]
 8006f6a:	f1c3 0207 	rsb	r2, r3, #7
 8006f6e:	69bb      	ldr	r3, [r7, #24]
 8006f70:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8006f72:	69bb      	ldr	r3, [r7, #24]
 8006f74:	6959      	ldr	r1, [r3, #20]
 8006f76:	693a      	ldr	r2, [r7, #16]
 8006f78:	4613      	mov	r3, r2
 8006f7a:	009b      	lsls	r3, r3, #2
 8006f7c:	4413      	add	r3, r2
 8006f7e:	009b      	lsls	r3, r3, #2
 8006f80:	4a19      	ldr	r2, [pc, #100]	@ (8006fe8 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8006f82:	4413      	add	r3, r2
 8006f84:	4299      	cmp	r1, r3
 8006f86:	d129      	bne.n	8006fdc <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006f88:	69bb      	ldr	r3, [r7, #24]
 8006f8a:	3304      	adds	r3, #4
 8006f8c:	4618      	mov	r0, r3
 8006f8e:	f7fe f855 	bl	800503c <uxListRemove>
 8006f92:	4603      	mov	r3, r0
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d10a      	bne.n	8006fae <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8006f98:	69bb      	ldr	r3, [r7, #24]
 8006f9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f9c:	2201      	movs	r2, #1
 8006f9e:	fa02 f303 	lsl.w	r3, r2, r3
 8006fa2:	43da      	mvns	r2, r3
 8006fa4:	4b11      	ldr	r3, [pc, #68]	@ (8006fec <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	4013      	ands	r3, r2
 8006faa:	4a10      	ldr	r2, [pc, #64]	@ (8006fec <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8006fac:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8006fae:	69bb      	ldr	r3, [r7, #24]
 8006fb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fb2:	2201      	movs	r2, #1
 8006fb4:	409a      	lsls	r2, r3
 8006fb6:	4b0d      	ldr	r3, [pc, #52]	@ (8006fec <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	4313      	orrs	r3, r2
 8006fbc:	4a0b      	ldr	r2, [pc, #44]	@ (8006fec <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8006fbe:	6013      	str	r3, [r2, #0]
 8006fc0:	69bb      	ldr	r3, [r7, #24]
 8006fc2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006fc4:	4613      	mov	r3, r2
 8006fc6:	009b      	lsls	r3, r3, #2
 8006fc8:	4413      	add	r3, r2
 8006fca:	009b      	lsls	r3, r3, #2
 8006fcc:	4a06      	ldr	r2, [pc, #24]	@ (8006fe8 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8006fce:	441a      	add	r2, r3
 8006fd0:	69bb      	ldr	r3, [r7, #24]
 8006fd2:	3304      	adds	r3, #4
 8006fd4:	4619      	mov	r1, r3
 8006fd6:	4610      	mov	r0, r2
 8006fd8:	f7fd ffd5 	bl	8004f86 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006fdc:	bf00      	nop
 8006fde:	3720      	adds	r7, #32
 8006fe0:	46bd      	mov	sp, r7
 8006fe2:	bd80      	pop	{r7, pc}
 8006fe4:	20000d48 	.word	0x20000d48
 8006fe8:	20000d4c 	.word	0x20000d4c
 8006fec:	20000e50 	.word	0x20000e50

08006ff0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8006ff0:	b480      	push	{r7}
 8006ff2:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8006ff4:	4b07      	ldr	r3, [pc, #28]	@ (8007014 <pvTaskIncrementMutexHeldCount+0x24>)
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d004      	beq.n	8007006 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8006ffc:	4b05      	ldr	r3, [pc, #20]	@ (8007014 <pvTaskIncrementMutexHeldCount+0x24>)
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007002:	3201      	adds	r2, #1
 8007004:	655a      	str	r2, [r3, #84]	@ 0x54
		}

		return pxCurrentTCB;
 8007006:	4b03      	ldr	r3, [pc, #12]	@ (8007014 <pvTaskIncrementMutexHeldCount+0x24>)
 8007008:	681b      	ldr	r3, [r3, #0]
	}
 800700a:	4618      	mov	r0, r3
 800700c:	46bd      	mov	sp, r7
 800700e:	bc80      	pop	{r7}
 8007010:	4770      	bx	lr
 8007012:	bf00      	nop
 8007014:	20000d48 	.word	0x20000d48

08007018 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 8007018:	b580      	push	{r7, lr}
 800701a:	b084      	sub	sp, #16
 800701c:	af00      	add	r7, sp, #0
 800701e:	6078      	str	r0, [r7, #4]
 8007020:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 8007022:	f000 fe03 	bl	8007c2c <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 8007026:	4b1e      	ldr	r3, [pc, #120]	@ (80070a0 <ulTaskNotifyTake+0x88>)
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800702c:	2b00      	cmp	r3, #0
 800702e:	d113      	bne.n	8007058 <ulTaskNotifyTake+0x40>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8007030:	4b1b      	ldr	r3, [pc, #108]	@ (80070a0 <ulTaskNotifyTake+0x88>)
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	2201      	movs	r2, #1
 8007036:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64

				if( xTicksToWait > ( TickType_t ) 0 )
 800703a:	683b      	ldr	r3, [r7, #0]
 800703c:	2b00      	cmp	r3, #0
 800703e:	d00b      	beq.n	8007058 <ulTaskNotifyTake+0x40>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007040:	2101      	movs	r1, #1
 8007042:	6838      	ldr	r0, [r7, #0]
 8007044:	f000 f8c4 	bl	80071d0 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8007048:	4b16      	ldr	r3, [pc, #88]	@ (80070a4 <ulTaskNotifyTake+0x8c>)
 800704a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800704e:	601a      	str	r2, [r3, #0]
 8007050:	f3bf 8f4f 	dsb	sy
 8007054:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8007058:	f000 fe18 	bl	8007c8c <vPortExitCritical>

		taskENTER_CRITICAL();
 800705c:	f000 fde6 	bl	8007c2c <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 8007060:	4b0f      	ldr	r3, [pc, #60]	@ (80070a0 <ulTaskNotifyTake+0x88>)
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007066:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	2b00      	cmp	r3, #0
 800706c:	d00c      	beq.n	8007088 <ulTaskNotifyTake+0x70>
			{
				if( xClearCountOnExit != pdFALSE )
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	2b00      	cmp	r3, #0
 8007072:	d004      	beq.n	800707e <ulTaskNotifyTake+0x66>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 8007074:	4b0a      	ldr	r3, [pc, #40]	@ (80070a0 <ulTaskNotifyTake+0x88>)
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	2200      	movs	r2, #0
 800707a:	661a      	str	r2, [r3, #96]	@ 0x60
 800707c:	e004      	b.n	8007088 <ulTaskNotifyTake+0x70>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 800707e:	4b08      	ldr	r3, [pc, #32]	@ (80070a0 <ulTaskNotifyTake+0x88>)
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	68fa      	ldr	r2, [r7, #12]
 8007084:	3a01      	subs	r2, #1
 8007086:	661a      	str	r2, [r3, #96]	@ 0x60
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007088:	4b05      	ldr	r3, [pc, #20]	@ (80070a0 <ulTaskNotifyTake+0x88>)
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	2200      	movs	r2, #0
 800708e:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
		}
		taskEXIT_CRITICAL();
 8007092:	f000 fdfb 	bl	8007c8c <vPortExitCritical>

		return ulReturn;
 8007096:	68fb      	ldr	r3, [r7, #12]
	}
 8007098:	4618      	mov	r0, r3
 800709a:	3710      	adds	r7, #16
 800709c:	46bd      	mov	sp, r7
 800709e:	bd80      	pop	{r7, pc}
 80070a0:	20000d48 	.word	0x20000d48
 80070a4:	e000ed04 	.word	0xe000ed04

080070a8 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80070a8:	b580      	push	{r7, lr}
 80070aa:	b08a      	sub	sp, #40	@ 0x28
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	6078      	str	r0, [r7, #4]
 80070b0:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d10b      	bne.n	80070d0 <vTaskNotifyGiveFromISR+0x28>
	__asm volatile
 80070b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070bc:	f383 8811 	msr	BASEPRI, r3
 80070c0:	f3bf 8f6f 	isb	sy
 80070c4:	f3bf 8f4f 	dsb	sy
 80070c8:	61bb      	str	r3, [r7, #24]
}
 80070ca:	bf00      	nop
 80070cc:	bf00      	nop
 80070ce:	e7fd      	b.n	80070cc <vTaskNotifyGiveFromISR+0x24>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80070d0:	f000 fe6e 	bl	8007db0 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	627b      	str	r3, [r7, #36]	@ 0x24
	__asm volatile
 80070d8:	f3ef 8211 	mrs	r2, BASEPRI
 80070dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070e0:	f383 8811 	msr	BASEPRI, r3
 80070e4:	f3bf 8f6f 	isb	sy
 80070e8:	f3bf 8f4f 	dsb	sy
 80070ec:	617a      	str	r2, [r7, #20]
 80070ee:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80070f0:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80070f2:	623b      	str	r3, [r7, #32]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80070f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070f6:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
 80070fa:	77fb      	strb	r3, [r7, #31]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80070fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070fe:	2202      	movs	r2, #2
 8007100:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 8007104:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007106:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007108:	1c5a      	adds	r2, r3, #1
 800710a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800710c:	661a      	str	r2, [r3, #96]	@ 0x60

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800710e:	7ffb      	ldrb	r3, [r7, #31]
 8007110:	2b01      	cmp	r3, #1
 8007112:	d146      	bne.n	80071a2 <vTaskNotifyGiveFromISR+0xfa>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8007114:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007116:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007118:	2b00      	cmp	r3, #0
 800711a:	d00b      	beq.n	8007134 <vTaskNotifyGiveFromISR+0x8c>
	__asm volatile
 800711c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007120:	f383 8811 	msr	BASEPRI, r3
 8007124:	f3bf 8f6f 	isb	sy
 8007128:	f3bf 8f4f 	dsb	sy
 800712c:	60fb      	str	r3, [r7, #12]
}
 800712e:	bf00      	nop
 8007130:	bf00      	nop
 8007132:	e7fd      	b.n	8007130 <vTaskNotifyGiveFromISR+0x88>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007134:	4b20      	ldr	r3, [pc, #128]	@ (80071b8 <vTaskNotifyGiveFromISR+0x110>)
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	2b00      	cmp	r3, #0
 800713a:	d11c      	bne.n	8007176 <vTaskNotifyGiveFromISR+0xce>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800713c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800713e:	3304      	adds	r3, #4
 8007140:	4618      	mov	r0, r3
 8007142:	f7fd ff7b 	bl	800503c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007148:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800714a:	2201      	movs	r2, #1
 800714c:	409a      	lsls	r2, r3
 800714e:	4b1b      	ldr	r3, [pc, #108]	@ (80071bc <vTaskNotifyGiveFromISR+0x114>)
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	4313      	orrs	r3, r2
 8007154:	4a19      	ldr	r2, [pc, #100]	@ (80071bc <vTaskNotifyGiveFromISR+0x114>)
 8007156:	6013      	str	r3, [r2, #0]
 8007158:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800715a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800715c:	4613      	mov	r3, r2
 800715e:	009b      	lsls	r3, r3, #2
 8007160:	4413      	add	r3, r2
 8007162:	009b      	lsls	r3, r3, #2
 8007164:	4a16      	ldr	r2, [pc, #88]	@ (80071c0 <vTaskNotifyGiveFromISR+0x118>)
 8007166:	441a      	add	r2, r3
 8007168:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800716a:	3304      	adds	r3, #4
 800716c:	4619      	mov	r1, r3
 800716e:	4610      	mov	r0, r2
 8007170:	f7fd ff09 	bl	8004f86 <vListInsertEnd>
 8007174:	e005      	b.n	8007182 <vTaskNotifyGiveFromISR+0xda>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8007176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007178:	3318      	adds	r3, #24
 800717a:	4619      	mov	r1, r3
 800717c:	4811      	ldr	r0, [pc, #68]	@ (80071c4 <vTaskNotifyGiveFromISR+0x11c>)
 800717e:	f7fd ff02 	bl	8004f86 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007184:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007186:	4b10      	ldr	r3, [pc, #64]	@ (80071c8 <vTaskNotifyGiveFromISR+0x120>)
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800718c:	429a      	cmp	r2, r3
 800718e:	d908      	bls.n	80071a2 <vTaskNotifyGiveFromISR+0xfa>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8007190:	683b      	ldr	r3, [r7, #0]
 8007192:	2b00      	cmp	r3, #0
 8007194:	d002      	beq.n	800719c <vTaskNotifyGiveFromISR+0xf4>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8007196:	683b      	ldr	r3, [r7, #0]
 8007198:	2201      	movs	r2, #1
 800719a:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 800719c:	4b0b      	ldr	r3, [pc, #44]	@ (80071cc <vTaskNotifyGiveFromISR+0x124>)
 800719e:	2201      	movs	r2, #1
 80071a0:	601a      	str	r2, [r3, #0]
 80071a2:	6a3b      	ldr	r3, [r7, #32]
 80071a4:	60bb      	str	r3, [r7, #8]
	__asm volatile
 80071a6:	68bb      	ldr	r3, [r7, #8]
 80071a8:	f383 8811 	msr	BASEPRI, r3
}
 80071ac:	bf00      	nop
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
 80071ae:	bf00      	nop
 80071b0:	3728      	adds	r7, #40	@ 0x28
 80071b2:	46bd      	mov	sp, r7
 80071b4:	bd80      	pop	{r7, pc}
 80071b6:	bf00      	nop
 80071b8:	20000e70 	.word	0x20000e70
 80071bc:	20000e50 	.word	0x20000e50
 80071c0:	20000d4c 	.word	0x20000d4c
 80071c4:	20000e08 	.word	0x20000e08
 80071c8:	20000d48 	.word	0x20000d48
 80071cc:	20000e5c 	.word	0x20000e5c

080071d0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80071d0:	b580      	push	{r7, lr}
 80071d2:	b084      	sub	sp, #16
 80071d4:	af00      	add	r7, sp, #0
 80071d6:	6078      	str	r0, [r7, #4]
 80071d8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80071da:	4b29      	ldr	r3, [pc, #164]	@ (8007280 <prvAddCurrentTaskToDelayedList+0xb0>)
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80071e0:	4b28      	ldr	r3, [pc, #160]	@ (8007284 <prvAddCurrentTaskToDelayedList+0xb4>)
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	3304      	adds	r3, #4
 80071e6:	4618      	mov	r0, r3
 80071e8:	f7fd ff28 	bl	800503c <uxListRemove>
 80071ec:	4603      	mov	r3, r0
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d10b      	bne.n	800720a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80071f2:	4b24      	ldr	r3, [pc, #144]	@ (8007284 <prvAddCurrentTaskToDelayedList+0xb4>)
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071f8:	2201      	movs	r2, #1
 80071fa:	fa02 f303 	lsl.w	r3, r2, r3
 80071fe:	43da      	mvns	r2, r3
 8007200:	4b21      	ldr	r3, [pc, #132]	@ (8007288 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	4013      	ands	r3, r2
 8007206:	4a20      	ldr	r2, [pc, #128]	@ (8007288 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007208:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007210:	d10a      	bne.n	8007228 <prvAddCurrentTaskToDelayedList+0x58>
 8007212:	683b      	ldr	r3, [r7, #0]
 8007214:	2b00      	cmp	r3, #0
 8007216:	d007      	beq.n	8007228 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007218:	4b1a      	ldr	r3, [pc, #104]	@ (8007284 <prvAddCurrentTaskToDelayedList+0xb4>)
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	3304      	adds	r3, #4
 800721e:	4619      	mov	r1, r3
 8007220:	481a      	ldr	r0, [pc, #104]	@ (800728c <prvAddCurrentTaskToDelayedList+0xbc>)
 8007222:	f7fd feb0 	bl	8004f86 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007226:	e026      	b.n	8007276 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007228:	68fa      	ldr	r2, [r7, #12]
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	4413      	add	r3, r2
 800722e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007230:	4b14      	ldr	r3, [pc, #80]	@ (8007284 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	68ba      	ldr	r2, [r7, #8]
 8007236:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007238:	68ba      	ldr	r2, [r7, #8]
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	429a      	cmp	r2, r3
 800723e:	d209      	bcs.n	8007254 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007240:	4b13      	ldr	r3, [pc, #76]	@ (8007290 <prvAddCurrentTaskToDelayedList+0xc0>)
 8007242:	681a      	ldr	r2, [r3, #0]
 8007244:	4b0f      	ldr	r3, [pc, #60]	@ (8007284 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	3304      	adds	r3, #4
 800724a:	4619      	mov	r1, r3
 800724c:	4610      	mov	r0, r2
 800724e:	f7fd febd 	bl	8004fcc <vListInsert>
}
 8007252:	e010      	b.n	8007276 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007254:	4b0f      	ldr	r3, [pc, #60]	@ (8007294 <prvAddCurrentTaskToDelayedList+0xc4>)
 8007256:	681a      	ldr	r2, [r3, #0]
 8007258:	4b0a      	ldr	r3, [pc, #40]	@ (8007284 <prvAddCurrentTaskToDelayedList+0xb4>)
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	3304      	adds	r3, #4
 800725e:	4619      	mov	r1, r3
 8007260:	4610      	mov	r0, r2
 8007262:	f7fd feb3 	bl	8004fcc <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007266:	4b0c      	ldr	r3, [pc, #48]	@ (8007298 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	68ba      	ldr	r2, [r7, #8]
 800726c:	429a      	cmp	r2, r3
 800726e:	d202      	bcs.n	8007276 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8007270:	4a09      	ldr	r2, [pc, #36]	@ (8007298 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007272:	68bb      	ldr	r3, [r7, #8]
 8007274:	6013      	str	r3, [r2, #0]
}
 8007276:	bf00      	nop
 8007278:	3710      	adds	r7, #16
 800727a:	46bd      	mov	sp, r7
 800727c:	bd80      	pop	{r7, pc}
 800727e:	bf00      	nop
 8007280:	20000e4c 	.word	0x20000e4c
 8007284:	20000d48 	.word	0x20000d48
 8007288:	20000e50 	.word	0x20000e50
 800728c:	20000e34 	.word	0x20000e34
 8007290:	20000e04 	.word	0x20000e04
 8007294:	20000e00 	.word	0x20000e00
 8007298:	20000e68 	.word	0x20000e68

0800729c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800729c:	b580      	push	{r7, lr}
 800729e:	b08a      	sub	sp, #40	@ 0x28
 80072a0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80072a2:	2300      	movs	r3, #0
 80072a4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80072a6:	f000 fb93 	bl	80079d0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80072aa:	4b1d      	ldr	r3, [pc, #116]	@ (8007320 <xTimerCreateTimerTask+0x84>)
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d021      	beq.n	80072f6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80072b2:	2300      	movs	r3, #0
 80072b4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80072b6:	2300      	movs	r3, #0
 80072b8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80072ba:	1d3a      	adds	r2, r7, #4
 80072bc:	f107 0108 	add.w	r1, r7, #8
 80072c0:	f107 030c 	add.w	r3, r7, #12
 80072c4:	4618      	mov	r0, r3
 80072c6:	f7f8 ff73 	bl	80001b0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80072ca:	6879      	ldr	r1, [r7, #4]
 80072cc:	68bb      	ldr	r3, [r7, #8]
 80072ce:	68fa      	ldr	r2, [r7, #12]
 80072d0:	9202      	str	r2, [sp, #8]
 80072d2:	9301      	str	r3, [sp, #4]
 80072d4:	2302      	movs	r3, #2
 80072d6:	9300      	str	r3, [sp, #0]
 80072d8:	2300      	movs	r3, #0
 80072da:	460a      	mov	r2, r1
 80072dc:	4911      	ldr	r1, [pc, #68]	@ (8007324 <xTimerCreateTimerTask+0x88>)
 80072de:	4812      	ldr	r0, [pc, #72]	@ (8007328 <xTimerCreateTimerTask+0x8c>)
 80072e0:	f7fe fe90 	bl	8006004 <xTaskCreateStatic>
 80072e4:	4603      	mov	r3, r0
 80072e6:	4a11      	ldr	r2, [pc, #68]	@ (800732c <xTimerCreateTimerTask+0x90>)
 80072e8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80072ea:	4b10      	ldr	r3, [pc, #64]	@ (800732c <xTimerCreateTimerTask+0x90>)
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d001      	beq.n	80072f6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80072f2:	2301      	movs	r3, #1
 80072f4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80072f6:	697b      	ldr	r3, [r7, #20]
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d10b      	bne.n	8007314 <xTimerCreateTimerTask+0x78>
	__asm volatile
 80072fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007300:	f383 8811 	msr	BASEPRI, r3
 8007304:	f3bf 8f6f 	isb	sy
 8007308:	f3bf 8f4f 	dsb	sy
 800730c:	613b      	str	r3, [r7, #16]
}
 800730e:	bf00      	nop
 8007310:	bf00      	nop
 8007312:	e7fd      	b.n	8007310 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8007314:	697b      	ldr	r3, [r7, #20]
}
 8007316:	4618      	mov	r0, r3
 8007318:	3718      	adds	r7, #24
 800731a:	46bd      	mov	sp, r7
 800731c:	bd80      	pop	{r7, pc}
 800731e:	bf00      	nop
 8007320:	20000eac 	.word	0x20000eac
 8007324:	0800837c 	.word	0x0800837c
 8007328:	080075a5 	.word	0x080075a5
 800732c:	20000eb0 	.word	0x20000eb0

08007330 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 8007330:	b580      	push	{r7, lr}
 8007332:	b088      	sub	sp, #32
 8007334:	af02      	add	r7, sp, #8
 8007336:	60f8      	str	r0, [r7, #12]
 8007338:	60b9      	str	r1, [r7, #8]
 800733a:	607a      	str	r2, [r7, #4]
 800733c:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 800733e:	202c      	movs	r0, #44	@ 0x2c
 8007340:	f000 fd76 	bl	8007e30 <pvPortMalloc>
 8007344:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 8007346:	697b      	ldr	r3, [r7, #20]
 8007348:	2b00      	cmp	r3, #0
 800734a:	d00d      	beq.n	8007368 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 800734c:	697b      	ldr	r3, [r7, #20]
 800734e:	2200      	movs	r2, #0
 8007350:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8007354:	697b      	ldr	r3, [r7, #20]
 8007356:	9301      	str	r3, [sp, #4]
 8007358:	6a3b      	ldr	r3, [r7, #32]
 800735a:	9300      	str	r3, [sp, #0]
 800735c:	683b      	ldr	r3, [r7, #0]
 800735e:	687a      	ldr	r2, [r7, #4]
 8007360:	68b9      	ldr	r1, [r7, #8]
 8007362:	68f8      	ldr	r0, [r7, #12]
 8007364:	f000 f845 	bl	80073f2 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8007368:	697b      	ldr	r3, [r7, #20]
	}
 800736a:	4618      	mov	r0, r3
 800736c:	3718      	adds	r7, #24
 800736e:	46bd      	mov	sp, r7
 8007370:	bd80      	pop	{r7, pc}

08007372 <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 8007372:	b580      	push	{r7, lr}
 8007374:	b08a      	sub	sp, #40	@ 0x28
 8007376:	af02      	add	r7, sp, #8
 8007378:	60f8      	str	r0, [r7, #12]
 800737a:	60b9      	str	r1, [r7, #8]
 800737c:	607a      	str	r2, [r7, #4]
 800737e:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 8007380:	232c      	movs	r3, #44	@ 0x2c
 8007382:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 8007384:	693b      	ldr	r3, [r7, #16]
 8007386:	2b2c      	cmp	r3, #44	@ 0x2c
 8007388:	d00b      	beq.n	80073a2 <xTimerCreateStatic+0x30>
	__asm volatile
 800738a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800738e:	f383 8811 	msr	BASEPRI, r3
 8007392:	f3bf 8f6f 	isb	sy
 8007396:	f3bf 8f4f 	dsb	sy
 800739a:	61bb      	str	r3, [r7, #24]
}
 800739c:	bf00      	nop
 800739e:	bf00      	nop
 80073a0:	e7fd      	b.n	800739e <xTimerCreateStatic+0x2c>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80073a2:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 80073a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d10b      	bne.n	80073c2 <xTimerCreateStatic+0x50>
	__asm volatile
 80073aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073ae:	f383 8811 	msr	BASEPRI, r3
 80073b2:	f3bf 8f6f 	isb	sy
 80073b6:	f3bf 8f4f 	dsb	sy
 80073ba:	617b      	str	r3, [r7, #20]
}
 80073bc:	bf00      	nop
 80073be:	bf00      	nop
 80073c0:	e7fd      	b.n	80073be <xTimerCreateStatic+0x4c>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 80073c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80073c4:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 80073c6:	69fb      	ldr	r3, [r7, #28]
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d00d      	beq.n	80073e8 <xTimerCreateStatic+0x76>
		{
			/* Timers can be created statically or dynamically so note this
			timer was created statically in case it is later deleted.  The
			auto-reload bit may get set in prvInitialiseNewTimer(). */
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 80073cc:	69fb      	ldr	r3, [r7, #28]
 80073ce:	2202      	movs	r2, #2
 80073d0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 80073d4:	69fb      	ldr	r3, [r7, #28]
 80073d6:	9301      	str	r3, [sp, #4]
 80073d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073da:	9300      	str	r3, [sp, #0]
 80073dc:	683b      	ldr	r3, [r7, #0]
 80073de:	687a      	ldr	r2, [r7, #4]
 80073e0:	68b9      	ldr	r1, [r7, #8]
 80073e2:	68f8      	ldr	r0, [r7, #12]
 80073e4:	f000 f805 	bl	80073f2 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 80073e8:	69fb      	ldr	r3, [r7, #28]
	}
 80073ea:	4618      	mov	r0, r3
 80073ec:	3720      	adds	r7, #32
 80073ee:	46bd      	mov	sp, r7
 80073f0:	bd80      	pop	{r7, pc}

080073f2 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 80073f2:	b580      	push	{r7, lr}
 80073f4:	b086      	sub	sp, #24
 80073f6:	af00      	add	r7, sp, #0
 80073f8:	60f8      	str	r0, [r7, #12]
 80073fa:	60b9      	str	r1, [r7, #8]
 80073fc:	607a      	str	r2, [r7, #4]
 80073fe:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8007400:	68bb      	ldr	r3, [r7, #8]
 8007402:	2b00      	cmp	r3, #0
 8007404:	d10b      	bne.n	800741e <prvInitialiseNewTimer+0x2c>
	__asm volatile
 8007406:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800740a:	f383 8811 	msr	BASEPRI, r3
 800740e:	f3bf 8f6f 	isb	sy
 8007412:	f3bf 8f4f 	dsb	sy
 8007416:	617b      	str	r3, [r7, #20]
}
 8007418:	bf00      	nop
 800741a:	bf00      	nop
 800741c:	e7fd      	b.n	800741a <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 800741e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007420:	2b00      	cmp	r3, #0
 8007422:	d01e      	beq.n	8007462 <prvInitialiseNewTimer+0x70>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 8007424:	f000 fad4 	bl	80079d0 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 8007428:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800742a:	68fa      	ldr	r2, [r7, #12]
 800742c:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 800742e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007430:	68ba      	ldr	r2, [r7, #8]
 8007432:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 8007434:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007436:	683a      	ldr	r2, [r7, #0]
 8007438:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800743a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800743c:	6a3a      	ldr	r2, [r7, #32]
 800743e:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8007440:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007442:	3304      	adds	r3, #4
 8007444:	4618      	mov	r0, r3
 8007446:	f7fd fd92 	bl	8004f6e <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	2b00      	cmp	r3, #0
 800744e:	d008      	beq.n	8007462 <prvInitialiseNewTimer+0x70>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 8007450:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007452:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007456:	f043 0304 	orr.w	r3, r3, #4
 800745a:	b2da      	uxtb	r2, r3
 800745c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800745e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 8007462:	bf00      	nop
 8007464:	3718      	adds	r7, #24
 8007466:	46bd      	mov	sp, r7
 8007468:	bd80      	pop	{r7, pc}
	...

0800746c <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800746c:	b580      	push	{r7, lr}
 800746e:	b08a      	sub	sp, #40	@ 0x28
 8007470:	af00      	add	r7, sp, #0
 8007472:	60f8      	str	r0, [r7, #12]
 8007474:	60b9      	str	r1, [r7, #8]
 8007476:	607a      	str	r2, [r7, #4]
 8007478:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800747a:	2300      	movs	r3, #0
 800747c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	2b00      	cmp	r3, #0
 8007482:	d10b      	bne.n	800749c <xTimerGenericCommand+0x30>
	__asm volatile
 8007484:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007488:	f383 8811 	msr	BASEPRI, r3
 800748c:	f3bf 8f6f 	isb	sy
 8007490:	f3bf 8f4f 	dsb	sy
 8007494:	623b      	str	r3, [r7, #32]
}
 8007496:	bf00      	nop
 8007498:	bf00      	nop
 800749a:	e7fd      	b.n	8007498 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800749c:	4b19      	ldr	r3, [pc, #100]	@ (8007504 <xTimerGenericCommand+0x98>)
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d02a      	beq.n	80074fa <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80074a4:	68bb      	ldr	r3, [r7, #8]
 80074a6:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80074b0:	68bb      	ldr	r3, [r7, #8]
 80074b2:	2b05      	cmp	r3, #5
 80074b4:	dc18      	bgt.n	80074e8 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80074b6:	f7ff fbef 	bl	8006c98 <xTaskGetSchedulerState>
 80074ba:	4603      	mov	r3, r0
 80074bc:	2b02      	cmp	r3, #2
 80074be:	d109      	bne.n	80074d4 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80074c0:	4b10      	ldr	r3, [pc, #64]	@ (8007504 <xTimerGenericCommand+0x98>)
 80074c2:	6818      	ldr	r0, [r3, #0]
 80074c4:	f107 0114 	add.w	r1, r7, #20
 80074c8:	2300      	movs	r3, #0
 80074ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80074cc:	f7fd ff72 	bl	80053b4 <xQueueGenericSend>
 80074d0:	6278      	str	r0, [r7, #36]	@ 0x24
 80074d2:	e012      	b.n	80074fa <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80074d4:	4b0b      	ldr	r3, [pc, #44]	@ (8007504 <xTimerGenericCommand+0x98>)
 80074d6:	6818      	ldr	r0, [r3, #0]
 80074d8:	f107 0114 	add.w	r1, r7, #20
 80074dc:	2300      	movs	r3, #0
 80074de:	2200      	movs	r2, #0
 80074e0:	f7fd ff68 	bl	80053b4 <xQueueGenericSend>
 80074e4:	6278      	str	r0, [r7, #36]	@ 0x24
 80074e6:	e008      	b.n	80074fa <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80074e8:	4b06      	ldr	r3, [pc, #24]	@ (8007504 <xTimerGenericCommand+0x98>)
 80074ea:	6818      	ldr	r0, [r3, #0]
 80074ec:	f107 0114 	add.w	r1, r7, #20
 80074f0:	2300      	movs	r3, #0
 80074f2:	683a      	ldr	r2, [r7, #0]
 80074f4:	f7fe f860 	bl	80055b8 <xQueueGenericSendFromISR>
 80074f8:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80074fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80074fc:	4618      	mov	r0, r3
 80074fe:	3728      	adds	r7, #40	@ 0x28
 8007500:	46bd      	mov	sp, r7
 8007502:	bd80      	pop	{r7, pc}
 8007504:	20000eac 	.word	0x20000eac

08007508 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007508:	b580      	push	{r7, lr}
 800750a:	b088      	sub	sp, #32
 800750c:	af02      	add	r7, sp, #8
 800750e:	6078      	str	r0, [r7, #4]
 8007510:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007512:	4b23      	ldr	r3, [pc, #140]	@ (80075a0 <prvProcessExpiredTimer+0x98>)
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	68db      	ldr	r3, [r3, #12]
 8007518:	68db      	ldr	r3, [r3, #12]
 800751a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800751c:	697b      	ldr	r3, [r7, #20]
 800751e:	3304      	adds	r3, #4
 8007520:	4618      	mov	r0, r3
 8007522:	f7fd fd8b 	bl	800503c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007526:	697b      	ldr	r3, [r7, #20]
 8007528:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800752c:	f003 0304 	and.w	r3, r3, #4
 8007530:	2b00      	cmp	r3, #0
 8007532:	d023      	beq.n	800757c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007534:	697b      	ldr	r3, [r7, #20]
 8007536:	699a      	ldr	r2, [r3, #24]
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	18d1      	adds	r1, r2, r3
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	683a      	ldr	r2, [r7, #0]
 8007540:	6978      	ldr	r0, [r7, #20]
 8007542:	f000 f8d3 	bl	80076ec <prvInsertTimerInActiveList>
 8007546:	4603      	mov	r3, r0
 8007548:	2b00      	cmp	r3, #0
 800754a:	d020      	beq.n	800758e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800754c:	2300      	movs	r3, #0
 800754e:	9300      	str	r3, [sp, #0]
 8007550:	2300      	movs	r3, #0
 8007552:	687a      	ldr	r2, [r7, #4]
 8007554:	2100      	movs	r1, #0
 8007556:	6978      	ldr	r0, [r7, #20]
 8007558:	f7ff ff88 	bl	800746c <xTimerGenericCommand>
 800755c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800755e:	693b      	ldr	r3, [r7, #16]
 8007560:	2b00      	cmp	r3, #0
 8007562:	d114      	bne.n	800758e <prvProcessExpiredTimer+0x86>
	__asm volatile
 8007564:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007568:	f383 8811 	msr	BASEPRI, r3
 800756c:	f3bf 8f6f 	isb	sy
 8007570:	f3bf 8f4f 	dsb	sy
 8007574:	60fb      	str	r3, [r7, #12]
}
 8007576:	bf00      	nop
 8007578:	bf00      	nop
 800757a:	e7fd      	b.n	8007578 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800757c:	697b      	ldr	r3, [r7, #20]
 800757e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007582:	f023 0301 	bic.w	r3, r3, #1
 8007586:	b2da      	uxtb	r2, r3
 8007588:	697b      	ldr	r3, [r7, #20]
 800758a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800758e:	697b      	ldr	r3, [r7, #20]
 8007590:	6a1b      	ldr	r3, [r3, #32]
 8007592:	6978      	ldr	r0, [r7, #20]
 8007594:	4798      	blx	r3
}
 8007596:	bf00      	nop
 8007598:	3718      	adds	r7, #24
 800759a:	46bd      	mov	sp, r7
 800759c:	bd80      	pop	{r7, pc}
 800759e:	bf00      	nop
 80075a0:	20000ea4 	.word	0x20000ea4

080075a4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80075a4:	b580      	push	{r7, lr}
 80075a6:	b084      	sub	sp, #16
 80075a8:	af00      	add	r7, sp, #0
 80075aa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80075ac:	f107 0308 	add.w	r3, r7, #8
 80075b0:	4618      	mov	r0, r3
 80075b2:	f000 f859 	bl	8007668 <prvGetNextExpireTime>
 80075b6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80075b8:	68bb      	ldr	r3, [r7, #8]
 80075ba:	4619      	mov	r1, r3
 80075bc:	68f8      	ldr	r0, [r7, #12]
 80075be:	f000 f805 	bl	80075cc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80075c2:	f000 f8d5 	bl	8007770 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80075c6:	bf00      	nop
 80075c8:	e7f0      	b.n	80075ac <prvTimerTask+0x8>
	...

080075cc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80075cc:	b580      	push	{r7, lr}
 80075ce:	b084      	sub	sp, #16
 80075d0:	af00      	add	r7, sp, #0
 80075d2:	6078      	str	r0, [r7, #4]
 80075d4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80075d6:	f7fe ff61 	bl	800649c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80075da:	f107 0308 	add.w	r3, r7, #8
 80075de:	4618      	mov	r0, r3
 80075e0:	f000 f864 	bl	80076ac <prvSampleTimeNow>
 80075e4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80075e6:	68bb      	ldr	r3, [r7, #8]
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d130      	bne.n	800764e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80075ec:	683b      	ldr	r3, [r7, #0]
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d10a      	bne.n	8007608 <prvProcessTimerOrBlockTask+0x3c>
 80075f2:	687a      	ldr	r2, [r7, #4]
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	429a      	cmp	r2, r3
 80075f8:	d806      	bhi.n	8007608 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80075fa:	f7fe ff5d 	bl	80064b8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80075fe:	68f9      	ldr	r1, [r7, #12]
 8007600:	6878      	ldr	r0, [r7, #4]
 8007602:	f7ff ff81 	bl	8007508 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8007606:	e024      	b.n	8007652 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8007608:	683b      	ldr	r3, [r7, #0]
 800760a:	2b00      	cmp	r3, #0
 800760c:	d008      	beq.n	8007620 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800760e:	4b13      	ldr	r3, [pc, #76]	@ (800765c <prvProcessTimerOrBlockTask+0x90>)
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	2b00      	cmp	r3, #0
 8007616:	d101      	bne.n	800761c <prvProcessTimerOrBlockTask+0x50>
 8007618:	2301      	movs	r3, #1
 800761a:	e000      	b.n	800761e <prvProcessTimerOrBlockTask+0x52>
 800761c:	2300      	movs	r3, #0
 800761e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007620:	4b0f      	ldr	r3, [pc, #60]	@ (8007660 <prvProcessTimerOrBlockTask+0x94>)
 8007622:	6818      	ldr	r0, [r3, #0]
 8007624:	687a      	ldr	r2, [r7, #4]
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	1ad3      	subs	r3, r2, r3
 800762a:	683a      	ldr	r2, [r7, #0]
 800762c:	4619      	mov	r1, r3
 800762e:	f7fe fcb5 	bl	8005f9c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8007632:	f7fe ff41 	bl	80064b8 <xTaskResumeAll>
 8007636:	4603      	mov	r3, r0
 8007638:	2b00      	cmp	r3, #0
 800763a:	d10a      	bne.n	8007652 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800763c:	4b09      	ldr	r3, [pc, #36]	@ (8007664 <prvProcessTimerOrBlockTask+0x98>)
 800763e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007642:	601a      	str	r2, [r3, #0]
 8007644:	f3bf 8f4f 	dsb	sy
 8007648:	f3bf 8f6f 	isb	sy
}
 800764c:	e001      	b.n	8007652 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800764e:	f7fe ff33 	bl	80064b8 <xTaskResumeAll>
}
 8007652:	bf00      	nop
 8007654:	3710      	adds	r7, #16
 8007656:	46bd      	mov	sp, r7
 8007658:	bd80      	pop	{r7, pc}
 800765a:	bf00      	nop
 800765c:	20000ea8 	.word	0x20000ea8
 8007660:	20000eac 	.word	0x20000eac
 8007664:	e000ed04 	.word	0xe000ed04

08007668 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8007668:	b480      	push	{r7}
 800766a:	b085      	sub	sp, #20
 800766c:	af00      	add	r7, sp, #0
 800766e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007670:	4b0d      	ldr	r3, [pc, #52]	@ (80076a8 <prvGetNextExpireTime+0x40>)
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	2b00      	cmp	r3, #0
 8007678:	d101      	bne.n	800767e <prvGetNextExpireTime+0x16>
 800767a:	2201      	movs	r2, #1
 800767c:	e000      	b.n	8007680 <prvGetNextExpireTime+0x18>
 800767e:	2200      	movs	r2, #0
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	2b00      	cmp	r3, #0
 800768a:	d105      	bne.n	8007698 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800768c:	4b06      	ldr	r3, [pc, #24]	@ (80076a8 <prvGetNextExpireTime+0x40>)
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	68db      	ldr	r3, [r3, #12]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	60fb      	str	r3, [r7, #12]
 8007696:	e001      	b.n	800769c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8007698:	2300      	movs	r3, #0
 800769a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800769c:	68fb      	ldr	r3, [r7, #12]
}
 800769e:	4618      	mov	r0, r3
 80076a0:	3714      	adds	r7, #20
 80076a2:	46bd      	mov	sp, r7
 80076a4:	bc80      	pop	{r7}
 80076a6:	4770      	bx	lr
 80076a8:	20000ea4 	.word	0x20000ea4

080076ac <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80076ac:	b580      	push	{r7, lr}
 80076ae:	b084      	sub	sp, #16
 80076b0:	af00      	add	r7, sp, #0
 80076b2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80076b4:	f7fe ff9e 	bl	80065f4 <xTaskGetTickCount>
 80076b8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80076ba:	4b0b      	ldr	r3, [pc, #44]	@ (80076e8 <prvSampleTimeNow+0x3c>)
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	68fa      	ldr	r2, [r7, #12]
 80076c0:	429a      	cmp	r2, r3
 80076c2:	d205      	bcs.n	80076d0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80076c4:	f000 f91e 	bl	8007904 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	2201      	movs	r2, #1
 80076cc:	601a      	str	r2, [r3, #0]
 80076ce:	e002      	b.n	80076d6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	2200      	movs	r2, #0
 80076d4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80076d6:	4a04      	ldr	r2, [pc, #16]	@ (80076e8 <prvSampleTimeNow+0x3c>)
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80076dc:	68fb      	ldr	r3, [r7, #12]
}
 80076de:	4618      	mov	r0, r3
 80076e0:	3710      	adds	r7, #16
 80076e2:	46bd      	mov	sp, r7
 80076e4:	bd80      	pop	{r7, pc}
 80076e6:	bf00      	nop
 80076e8:	20000eb4 	.word	0x20000eb4

080076ec <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80076ec:	b580      	push	{r7, lr}
 80076ee:	b086      	sub	sp, #24
 80076f0:	af00      	add	r7, sp, #0
 80076f2:	60f8      	str	r0, [r7, #12]
 80076f4:	60b9      	str	r1, [r7, #8]
 80076f6:	607a      	str	r2, [r7, #4]
 80076f8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80076fa:	2300      	movs	r3, #0
 80076fc:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	68ba      	ldr	r2, [r7, #8]
 8007702:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	68fa      	ldr	r2, [r7, #12]
 8007708:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800770a:	68ba      	ldr	r2, [r7, #8]
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	429a      	cmp	r2, r3
 8007710:	d812      	bhi.n	8007738 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007712:	687a      	ldr	r2, [r7, #4]
 8007714:	683b      	ldr	r3, [r7, #0]
 8007716:	1ad2      	subs	r2, r2, r3
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	699b      	ldr	r3, [r3, #24]
 800771c:	429a      	cmp	r2, r3
 800771e:	d302      	bcc.n	8007726 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007720:	2301      	movs	r3, #1
 8007722:	617b      	str	r3, [r7, #20]
 8007724:	e01b      	b.n	800775e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007726:	4b10      	ldr	r3, [pc, #64]	@ (8007768 <prvInsertTimerInActiveList+0x7c>)
 8007728:	681a      	ldr	r2, [r3, #0]
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	3304      	adds	r3, #4
 800772e:	4619      	mov	r1, r3
 8007730:	4610      	mov	r0, r2
 8007732:	f7fd fc4b 	bl	8004fcc <vListInsert>
 8007736:	e012      	b.n	800775e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007738:	687a      	ldr	r2, [r7, #4]
 800773a:	683b      	ldr	r3, [r7, #0]
 800773c:	429a      	cmp	r2, r3
 800773e:	d206      	bcs.n	800774e <prvInsertTimerInActiveList+0x62>
 8007740:	68ba      	ldr	r2, [r7, #8]
 8007742:	683b      	ldr	r3, [r7, #0]
 8007744:	429a      	cmp	r2, r3
 8007746:	d302      	bcc.n	800774e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007748:	2301      	movs	r3, #1
 800774a:	617b      	str	r3, [r7, #20]
 800774c:	e007      	b.n	800775e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800774e:	4b07      	ldr	r3, [pc, #28]	@ (800776c <prvInsertTimerInActiveList+0x80>)
 8007750:	681a      	ldr	r2, [r3, #0]
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	3304      	adds	r3, #4
 8007756:	4619      	mov	r1, r3
 8007758:	4610      	mov	r0, r2
 800775a:	f7fd fc37 	bl	8004fcc <vListInsert>
		}
	}

	return xProcessTimerNow;
 800775e:	697b      	ldr	r3, [r7, #20]
}
 8007760:	4618      	mov	r0, r3
 8007762:	3718      	adds	r7, #24
 8007764:	46bd      	mov	sp, r7
 8007766:	bd80      	pop	{r7, pc}
 8007768:	20000ea8 	.word	0x20000ea8
 800776c:	20000ea4 	.word	0x20000ea4

08007770 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8007770:	b580      	push	{r7, lr}
 8007772:	b08c      	sub	sp, #48	@ 0x30
 8007774:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007776:	e0b2      	b.n	80078de <prvProcessReceivedCommands+0x16e>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007778:	68bb      	ldr	r3, [r7, #8]
 800777a:	2b00      	cmp	r3, #0
 800777c:	f2c0 80af 	blt.w	80078de <prvProcessReceivedCommands+0x16e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007780:	693b      	ldr	r3, [r7, #16]
 8007782:	627b      	str	r3, [r7, #36]	@ 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007784:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007786:	695b      	ldr	r3, [r3, #20]
 8007788:	2b00      	cmp	r3, #0
 800778a:	d004      	beq.n	8007796 <prvProcessReceivedCommands+0x26>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800778c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800778e:	3304      	adds	r3, #4
 8007790:	4618      	mov	r0, r3
 8007792:	f7fd fc53 	bl	800503c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007796:	1d3b      	adds	r3, r7, #4
 8007798:	4618      	mov	r0, r3
 800779a:	f7ff ff87 	bl	80076ac <prvSampleTimeNow>
 800779e:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 80077a0:	68bb      	ldr	r3, [r7, #8]
 80077a2:	2b09      	cmp	r3, #9
 80077a4:	f200 8098 	bhi.w	80078d8 <prvProcessReceivedCommands+0x168>
 80077a8:	a201      	add	r2, pc, #4	@ (adr r2, 80077b0 <prvProcessReceivedCommands+0x40>)
 80077aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077ae:	bf00      	nop
 80077b0:	080077d9 	.word	0x080077d9
 80077b4:	080077d9 	.word	0x080077d9
 80077b8:	080077d9 	.word	0x080077d9
 80077bc:	0800784f 	.word	0x0800784f
 80077c0:	08007863 	.word	0x08007863
 80077c4:	080078af 	.word	0x080078af
 80077c8:	080077d9 	.word	0x080077d9
 80077cc:	080077d9 	.word	0x080077d9
 80077d0:	0800784f 	.word	0x0800784f
 80077d4:	08007863 	.word	0x08007863
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80077d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077da:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80077de:	f043 0301 	orr.w	r3, r3, #1
 80077e2:	b2da      	uxtb	r2, r3
 80077e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077e6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80077ea:	68fa      	ldr	r2, [r7, #12]
 80077ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077ee:	699b      	ldr	r3, [r3, #24]
 80077f0:	18d1      	adds	r1, r2, r3
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	6a3a      	ldr	r2, [r7, #32]
 80077f6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80077f8:	f7ff ff78 	bl	80076ec <prvInsertTimerInActiveList>
 80077fc:	4603      	mov	r3, r0
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d06c      	beq.n	80078dc <prvProcessReceivedCommands+0x16c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007802:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007804:	6a1b      	ldr	r3, [r3, #32]
 8007806:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007808:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800780a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800780c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007810:	f003 0304 	and.w	r3, r3, #4
 8007814:	2b00      	cmp	r3, #0
 8007816:	d061      	beq.n	80078dc <prvProcessReceivedCommands+0x16c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007818:	68fa      	ldr	r2, [r7, #12]
 800781a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800781c:	699b      	ldr	r3, [r3, #24]
 800781e:	441a      	add	r2, r3
 8007820:	2300      	movs	r3, #0
 8007822:	9300      	str	r3, [sp, #0]
 8007824:	2300      	movs	r3, #0
 8007826:	2100      	movs	r1, #0
 8007828:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800782a:	f7ff fe1f 	bl	800746c <xTimerGenericCommand>
 800782e:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 8007830:	69fb      	ldr	r3, [r7, #28]
 8007832:	2b00      	cmp	r3, #0
 8007834:	d152      	bne.n	80078dc <prvProcessReceivedCommands+0x16c>
	__asm volatile
 8007836:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800783a:	f383 8811 	msr	BASEPRI, r3
 800783e:	f3bf 8f6f 	isb	sy
 8007842:	f3bf 8f4f 	dsb	sy
 8007846:	61bb      	str	r3, [r7, #24]
}
 8007848:	bf00      	nop
 800784a:	bf00      	nop
 800784c:	e7fd      	b.n	800784a <prvProcessReceivedCommands+0xda>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800784e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007850:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007854:	f023 0301 	bic.w	r3, r3, #1
 8007858:	b2da      	uxtb	r2, r3
 800785a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800785c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007860:	e03d      	b.n	80078de <prvProcessReceivedCommands+0x16e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007864:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007868:	f043 0301 	orr.w	r3, r3, #1
 800786c:	b2da      	uxtb	r2, r3
 800786e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007870:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007874:	68fa      	ldr	r2, [r7, #12]
 8007876:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007878:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800787a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800787c:	699b      	ldr	r3, [r3, #24]
 800787e:	2b00      	cmp	r3, #0
 8007880:	d10b      	bne.n	800789a <prvProcessReceivedCommands+0x12a>
	__asm volatile
 8007882:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007886:	f383 8811 	msr	BASEPRI, r3
 800788a:	f3bf 8f6f 	isb	sy
 800788e:	f3bf 8f4f 	dsb	sy
 8007892:	617b      	str	r3, [r7, #20]
}
 8007894:	bf00      	nop
 8007896:	bf00      	nop
 8007898:	e7fd      	b.n	8007896 <prvProcessReceivedCommands+0x126>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800789a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800789c:	699a      	ldr	r2, [r3, #24]
 800789e:	6a3b      	ldr	r3, [r7, #32]
 80078a0:	18d1      	adds	r1, r2, r3
 80078a2:	6a3b      	ldr	r3, [r7, #32]
 80078a4:	6a3a      	ldr	r2, [r7, #32]
 80078a6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80078a8:	f7ff ff20 	bl	80076ec <prvInsertTimerInActiveList>
					break;
 80078ac:	e017      	b.n	80078de <prvProcessReceivedCommands+0x16e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80078ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078b0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80078b4:	f003 0302 	and.w	r3, r3, #2
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d103      	bne.n	80078c4 <prvProcessReceivedCommands+0x154>
						{
							vPortFree( pxTimer );
 80078bc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80078be:	f000 fb85 	bl	8007fcc <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80078c2:	e00c      	b.n	80078de <prvProcessReceivedCommands+0x16e>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80078c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078c6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80078ca:	f023 0301 	bic.w	r3, r3, #1
 80078ce:	b2da      	uxtb	r2, r3
 80078d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078d2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80078d6:	e002      	b.n	80078de <prvProcessReceivedCommands+0x16e>

				default	:
					/* Don't expect to get here. */
					break;
 80078d8:	bf00      	nop
 80078da:	e000      	b.n	80078de <prvProcessReceivedCommands+0x16e>
					break;
 80078dc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80078de:	4b08      	ldr	r3, [pc, #32]	@ (8007900 <prvProcessReceivedCommands+0x190>)
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	f107 0108 	add.w	r1, r7, #8
 80078e6:	2200      	movs	r2, #0
 80078e8:	4618      	mov	r0, r3
 80078ea:	f7fd ff93 	bl	8005814 <xQueueReceive>
 80078ee:	4603      	mov	r3, r0
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	f47f af41 	bne.w	8007778 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80078f6:	bf00      	nop
 80078f8:	bf00      	nop
 80078fa:	3728      	adds	r7, #40	@ 0x28
 80078fc:	46bd      	mov	sp, r7
 80078fe:	bd80      	pop	{r7, pc}
 8007900:	20000eac 	.word	0x20000eac

08007904 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007904:	b580      	push	{r7, lr}
 8007906:	b088      	sub	sp, #32
 8007908:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800790a:	e049      	b.n	80079a0 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800790c:	4b2e      	ldr	r3, [pc, #184]	@ (80079c8 <prvSwitchTimerLists+0xc4>)
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	68db      	ldr	r3, [r3, #12]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007916:	4b2c      	ldr	r3, [pc, #176]	@ (80079c8 <prvSwitchTimerLists+0xc4>)
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	68db      	ldr	r3, [r3, #12]
 800791c:	68db      	ldr	r3, [r3, #12]
 800791e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	3304      	adds	r3, #4
 8007924:	4618      	mov	r0, r3
 8007926:	f7fd fb89 	bl	800503c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	6a1b      	ldr	r3, [r3, #32]
 800792e:	68f8      	ldr	r0, [r7, #12]
 8007930:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007938:	f003 0304 	and.w	r3, r3, #4
 800793c:	2b00      	cmp	r3, #0
 800793e:	d02f      	beq.n	80079a0 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	699b      	ldr	r3, [r3, #24]
 8007944:	693a      	ldr	r2, [r7, #16]
 8007946:	4413      	add	r3, r2
 8007948:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800794a:	68ba      	ldr	r2, [r7, #8]
 800794c:	693b      	ldr	r3, [r7, #16]
 800794e:	429a      	cmp	r2, r3
 8007950:	d90e      	bls.n	8007970 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	68ba      	ldr	r2, [r7, #8]
 8007956:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	68fa      	ldr	r2, [r7, #12]
 800795c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800795e:	4b1a      	ldr	r3, [pc, #104]	@ (80079c8 <prvSwitchTimerLists+0xc4>)
 8007960:	681a      	ldr	r2, [r3, #0]
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	3304      	adds	r3, #4
 8007966:	4619      	mov	r1, r3
 8007968:	4610      	mov	r0, r2
 800796a:	f7fd fb2f 	bl	8004fcc <vListInsert>
 800796e:	e017      	b.n	80079a0 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007970:	2300      	movs	r3, #0
 8007972:	9300      	str	r3, [sp, #0]
 8007974:	2300      	movs	r3, #0
 8007976:	693a      	ldr	r2, [r7, #16]
 8007978:	2100      	movs	r1, #0
 800797a:	68f8      	ldr	r0, [r7, #12]
 800797c:	f7ff fd76 	bl	800746c <xTimerGenericCommand>
 8007980:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	2b00      	cmp	r3, #0
 8007986:	d10b      	bne.n	80079a0 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8007988:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800798c:	f383 8811 	msr	BASEPRI, r3
 8007990:	f3bf 8f6f 	isb	sy
 8007994:	f3bf 8f4f 	dsb	sy
 8007998:	603b      	str	r3, [r7, #0]
}
 800799a:	bf00      	nop
 800799c:	bf00      	nop
 800799e:	e7fd      	b.n	800799c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80079a0:	4b09      	ldr	r3, [pc, #36]	@ (80079c8 <prvSwitchTimerLists+0xc4>)
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d1b0      	bne.n	800790c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80079aa:	4b07      	ldr	r3, [pc, #28]	@ (80079c8 <prvSwitchTimerLists+0xc4>)
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80079b0:	4b06      	ldr	r3, [pc, #24]	@ (80079cc <prvSwitchTimerLists+0xc8>)
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	4a04      	ldr	r2, [pc, #16]	@ (80079c8 <prvSwitchTimerLists+0xc4>)
 80079b6:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80079b8:	4a04      	ldr	r2, [pc, #16]	@ (80079cc <prvSwitchTimerLists+0xc8>)
 80079ba:	697b      	ldr	r3, [r7, #20]
 80079bc:	6013      	str	r3, [r2, #0]
}
 80079be:	bf00      	nop
 80079c0:	3718      	adds	r7, #24
 80079c2:	46bd      	mov	sp, r7
 80079c4:	bd80      	pop	{r7, pc}
 80079c6:	bf00      	nop
 80079c8:	20000ea4 	.word	0x20000ea4
 80079cc:	20000ea8 	.word	0x20000ea8

080079d0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80079d0:	b580      	push	{r7, lr}
 80079d2:	b082      	sub	sp, #8
 80079d4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80079d6:	f000 f929 	bl	8007c2c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80079da:	4b15      	ldr	r3, [pc, #84]	@ (8007a30 <prvCheckForValidListAndQueue+0x60>)
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d120      	bne.n	8007a24 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80079e2:	4814      	ldr	r0, [pc, #80]	@ (8007a34 <prvCheckForValidListAndQueue+0x64>)
 80079e4:	f7fd faa4 	bl	8004f30 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80079e8:	4813      	ldr	r0, [pc, #76]	@ (8007a38 <prvCheckForValidListAndQueue+0x68>)
 80079ea:	f7fd faa1 	bl	8004f30 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80079ee:	4b13      	ldr	r3, [pc, #76]	@ (8007a3c <prvCheckForValidListAndQueue+0x6c>)
 80079f0:	4a10      	ldr	r2, [pc, #64]	@ (8007a34 <prvCheckForValidListAndQueue+0x64>)
 80079f2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80079f4:	4b12      	ldr	r3, [pc, #72]	@ (8007a40 <prvCheckForValidListAndQueue+0x70>)
 80079f6:	4a10      	ldr	r2, [pc, #64]	@ (8007a38 <prvCheckForValidListAndQueue+0x68>)
 80079f8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80079fa:	2300      	movs	r3, #0
 80079fc:	9300      	str	r3, [sp, #0]
 80079fe:	4b11      	ldr	r3, [pc, #68]	@ (8007a44 <prvCheckForValidListAndQueue+0x74>)
 8007a00:	4a11      	ldr	r2, [pc, #68]	@ (8007a48 <prvCheckForValidListAndQueue+0x78>)
 8007a02:	210c      	movs	r1, #12
 8007a04:	200a      	movs	r0, #10
 8007a06:	f7fd fbad 	bl	8005164 <xQueueGenericCreateStatic>
 8007a0a:	4603      	mov	r3, r0
 8007a0c:	4a08      	ldr	r2, [pc, #32]	@ (8007a30 <prvCheckForValidListAndQueue+0x60>)
 8007a0e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007a10:	4b07      	ldr	r3, [pc, #28]	@ (8007a30 <prvCheckForValidListAndQueue+0x60>)
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d005      	beq.n	8007a24 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007a18:	4b05      	ldr	r3, [pc, #20]	@ (8007a30 <prvCheckForValidListAndQueue+0x60>)
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	490b      	ldr	r1, [pc, #44]	@ (8007a4c <prvCheckForValidListAndQueue+0x7c>)
 8007a1e:	4618      	mov	r0, r3
 8007a20:	f7fe fa94 	bl	8005f4c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007a24:	f000 f932 	bl	8007c8c <vPortExitCritical>
}
 8007a28:	bf00      	nop
 8007a2a:	46bd      	mov	sp, r7
 8007a2c:	bd80      	pop	{r7, pc}
 8007a2e:	bf00      	nop
 8007a30:	20000eac 	.word	0x20000eac
 8007a34:	20000e7c 	.word	0x20000e7c
 8007a38:	20000e90 	.word	0x20000e90
 8007a3c:	20000ea4 	.word	0x20000ea4
 8007a40:	20000ea8 	.word	0x20000ea8
 8007a44:	20000f30 	.word	0x20000f30
 8007a48:	20000eb8 	.word	0x20000eb8
 8007a4c:	08008384 	.word	0x08008384

08007a50 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007a50:	b480      	push	{r7}
 8007a52:	b085      	sub	sp, #20
 8007a54:	af00      	add	r7, sp, #0
 8007a56:	60f8      	str	r0, [r7, #12]
 8007a58:	60b9      	str	r1, [r7, #8]
 8007a5a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	3b04      	subs	r3, #4
 8007a60:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007a68:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	3b04      	subs	r3, #4
 8007a6e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007a70:	68bb      	ldr	r3, [r7, #8]
 8007a72:	f023 0201 	bic.w	r2, r3, #1
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	3b04      	subs	r3, #4
 8007a7e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007a80:	4a08      	ldr	r2, [pc, #32]	@ (8007aa4 <pxPortInitialiseStack+0x54>)
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	3b14      	subs	r3, #20
 8007a8a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007a8c:	687a      	ldr	r2, [r7, #4]
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	3b20      	subs	r3, #32
 8007a96:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007a98:	68fb      	ldr	r3, [r7, #12]
}
 8007a9a:	4618      	mov	r0, r3
 8007a9c:	3714      	adds	r7, #20
 8007a9e:	46bd      	mov	sp, r7
 8007aa0:	bc80      	pop	{r7}
 8007aa2:	4770      	bx	lr
 8007aa4:	08007aa9 	.word	0x08007aa9

08007aa8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007aa8:	b480      	push	{r7}
 8007aaa:	b085      	sub	sp, #20
 8007aac:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8007aae:	2300      	movs	r3, #0
 8007ab0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007ab2:	4b12      	ldr	r3, [pc, #72]	@ (8007afc <prvTaskExitError+0x54>)
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007aba:	d00b      	beq.n	8007ad4 <prvTaskExitError+0x2c>
	__asm volatile
 8007abc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ac0:	f383 8811 	msr	BASEPRI, r3
 8007ac4:	f3bf 8f6f 	isb	sy
 8007ac8:	f3bf 8f4f 	dsb	sy
 8007acc:	60fb      	str	r3, [r7, #12]
}
 8007ace:	bf00      	nop
 8007ad0:	bf00      	nop
 8007ad2:	e7fd      	b.n	8007ad0 <prvTaskExitError+0x28>
	__asm volatile
 8007ad4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ad8:	f383 8811 	msr	BASEPRI, r3
 8007adc:	f3bf 8f6f 	isb	sy
 8007ae0:	f3bf 8f4f 	dsb	sy
 8007ae4:	60bb      	str	r3, [r7, #8]
}
 8007ae6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007ae8:	bf00      	nop
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d0fc      	beq.n	8007aea <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007af0:	bf00      	nop
 8007af2:	bf00      	nop
 8007af4:	3714      	adds	r7, #20
 8007af6:	46bd      	mov	sp, r7
 8007af8:	bc80      	pop	{r7}
 8007afa:	4770      	bx	lr
 8007afc:	2000000c 	.word	0x2000000c

08007b00 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007b00:	4b07      	ldr	r3, [pc, #28]	@ (8007b20 <pxCurrentTCBConst2>)
 8007b02:	6819      	ldr	r1, [r3, #0]
 8007b04:	6808      	ldr	r0, [r1, #0]
 8007b06:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007b0a:	f380 8809 	msr	PSP, r0
 8007b0e:	f3bf 8f6f 	isb	sy
 8007b12:	f04f 0000 	mov.w	r0, #0
 8007b16:	f380 8811 	msr	BASEPRI, r0
 8007b1a:	f04e 0e0d 	orr.w	lr, lr, #13
 8007b1e:	4770      	bx	lr

08007b20 <pxCurrentTCBConst2>:
 8007b20:	20000d48 	.word	0x20000d48
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007b24:	bf00      	nop
 8007b26:	bf00      	nop

08007b28 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8007b28:	4806      	ldr	r0, [pc, #24]	@ (8007b44 <prvPortStartFirstTask+0x1c>)
 8007b2a:	6800      	ldr	r0, [r0, #0]
 8007b2c:	6800      	ldr	r0, [r0, #0]
 8007b2e:	f380 8808 	msr	MSP, r0
 8007b32:	b662      	cpsie	i
 8007b34:	b661      	cpsie	f
 8007b36:	f3bf 8f4f 	dsb	sy
 8007b3a:	f3bf 8f6f 	isb	sy
 8007b3e:	df00      	svc	0
 8007b40:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007b42:	bf00      	nop
 8007b44:	e000ed08 	.word	0xe000ed08

08007b48 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007b48:	b580      	push	{r7, lr}
 8007b4a:	b084      	sub	sp, #16
 8007b4c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007b4e:	4b32      	ldr	r3, [pc, #200]	@ (8007c18 <xPortStartScheduler+0xd0>)
 8007b50:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	781b      	ldrb	r3, [r3, #0]
 8007b56:	b2db      	uxtb	r3, r3
 8007b58:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	22ff      	movs	r2, #255	@ 0xff
 8007b5e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	781b      	ldrb	r3, [r3, #0]
 8007b64:	b2db      	uxtb	r3, r3
 8007b66:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007b68:	78fb      	ldrb	r3, [r7, #3]
 8007b6a:	b2db      	uxtb	r3, r3
 8007b6c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8007b70:	b2da      	uxtb	r2, r3
 8007b72:	4b2a      	ldr	r3, [pc, #168]	@ (8007c1c <xPortStartScheduler+0xd4>)
 8007b74:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007b76:	4b2a      	ldr	r3, [pc, #168]	@ (8007c20 <xPortStartScheduler+0xd8>)
 8007b78:	2207      	movs	r2, #7
 8007b7a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007b7c:	e009      	b.n	8007b92 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8007b7e:	4b28      	ldr	r3, [pc, #160]	@ (8007c20 <xPortStartScheduler+0xd8>)
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	3b01      	subs	r3, #1
 8007b84:	4a26      	ldr	r2, [pc, #152]	@ (8007c20 <xPortStartScheduler+0xd8>)
 8007b86:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007b88:	78fb      	ldrb	r3, [r7, #3]
 8007b8a:	b2db      	uxtb	r3, r3
 8007b8c:	005b      	lsls	r3, r3, #1
 8007b8e:	b2db      	uxtb	r3, r3
 8007b90:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007b92:	78fb      	ldrb	r3, [r7, #3]
 8007b94:	b2db      	uxtb	r3, r3
 8007b96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007b9a:	2b80      	cmp	r3, #128	@ 0x80
 8007b9c:	d0ef      	beq.n	8007b7e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007b9e:	4b20      	ldr	r3, [pc, #128]	@ (8007c20 <xPortStartScheduler+0xd8>)
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	f1c3 0307 	rsb	r3, r3, #7
 8007ba6:	2b04      	cmp	r3, #4
 8007ba8:	d00b      	beq.n	8007bc2 <xPortStartScheduler+0x7a>
	__asm volatile
 8007baa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bae:	f383 8811 	msr	BASEPRI, r3
 8007bb2:	f3bf 8f6f 	isb	sy
 8007bb6:	f3bf 8f4f 	dsb	sy
 8007bba:	60bb      	str	r3, [r7, #8]
}
 8007bbc:	bf00      	nop
 8007bbe:	bf00      	nop
 8007bc0:	e7fd      	b.n	8007bbe <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007bc2:	4b17      	ldr	r3, [pc, #92]	@ (8007c20 <xPortStartScheduler+0xd8>)
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	021b      	lsls	r3, r3, #8
 8007bc8:	4a15      	ldr	r2, [pc, #84]	@ (8007c20 <xPortStartScheduler+0xd8>)
 8007bca:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007bcc:	4b14      	ldr	r3, [pc, #80]	@ (8007c20 <xPortStartScheduler+0xd8>)
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007bd4:	4a12      	ldr	r2, [pc, #72]	@ (8007c20 <xPortStartScheduler+0xd8>)
 8007bd6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	b2da      	uxtb	r2, r3
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007be0:	4b10      	ldr	r3, [pc, #64]	@ (8007c24 <xPortStartScheduler+0xdc>)
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	4a0f      	ldr	r2, [pc, #60]	@ (8007c24 <xPortStartScheduler+0xdc>)
 8007be6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007bea:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007bec:	4b0d      	ldr	r3, [pc, #52]	@ (8007c24 <xPortStartScheduler+0xdc>)
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	4a0c      	ldr	r2, [pc, #48]	@ (8007c24 <xPortStartScheduler+0xdc>)
 8007bf2:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007bf6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007bf8:	f000 f8b8 	bl	8007d6c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007bfc:	4b0a      	ldr	r3, [pc, #40]	@ (8007c28 <xPortStartScheduler+0xe0>)
 8007bfe:	2200      	movs	r2, #0
 8007c00:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007c02:	f7ff ff91 	bl	8007b28 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007c06:	f7fe fdbd 	bl	8006784 <vTaskSwitchContext>
	prvTaskExitError();
 8007c0a:	f7ff ff4d 	bl	8007aa8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007c0e:	2300      	movs	r3, #0
}
 8007c10:	4618      	mov	r0, r3
 8007c12:	3710      	adds	r7, #16
 8007c14:	46bd      	mov	sp, r7
 8007c16:	bd80      	pop	{r7, pc}
 8007c18:	e000e400 	.word	0xe000e400
 8007c1c:	20000f80 	.word	0x20000f80
 8007c20:	20000f84 	.word	0x20000f84
 8007c24:	e000ed20 	.word	0xe000ed20
 8007c28:	2000000c 	.word	0x2000000c

08007c2c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007c2c:	b480      	push	{r7}
 8007c2e:	b083      	sub	sp, #12
 8007c30:	af00      	add	r7, sp, #0
	__asm volatile
 8007c32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c36:	f383 8811 	msr	BASEPRI, r3
 8007c3a:	f3bf 8f6f 	isb	sy
 8007c3e:	f3bf 8f4f 	dsb	sy
 8007c42:	607b      	str	r3, [r7, #4]
}
 8007c44:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007c46:	4b0f      	ldr	r3, [pc, #60]	@ (8007c84 <vPortEnterCritical+0x58>)
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	3301      	adds	r3, #1
 8007c4c:	4a0d      	ldr	r2, [pc, #52]	@ (8007c84 <vPortEnterCritical+0x58>)
 8007c4e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007c50:	4b0c      	ldr	r3, [pc, #48]	@ (8007c84 <vPortEnterCritical+0x58>)
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	2b01      	cmp	r3, #1
 8007c56:	d110      	bne.n	8007c7a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007c58:	4b0b      	ldr	r3, [pc, #44]	@ (8007c88 <vPortEnterCritical+0x5c>)
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	b2db      	uxtb	r3, r3
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d00b      	beq.n	8007c7a <vPortEnterCritical+0x4e>
	__asm volatile
 8007c62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c66:	f383 8811 	msr	BASEPRI, r3
 8007c6a:	f3bf 8f6f 	isb	sy
 8007c6e:	f3bf 8f4f 	dsb	sy
 8007c72:	603b      	str	r3, [r7, #0]
}
 8007c74:	bf00      	nop
 8007c76:	bf00      	nop
 8007c78:	e7fd      	b.n	8007c76 <vPortEnterCritical+0x4a>
	}
}
 8007c7a:	bf00      	nop
 8007c7c:	370c      	adds	r7, #12
 8007c7e:	46bd      	mov	sp, r7
 8007c80:	bc80      	pop	{r7}
 8007c82:	4770      	bx	lr
 8007c84:	2000000c 	.word	0x2000000c
 8007c88:	e000ed04 	.word	0xe000ed04

08007c8c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007c8c:	b480      	push	{r7}
 8007c8e:	b083      	sub	sp, #12
 8007c90:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007c92:	4b12      	ldr	r3, [pc, #72]	@ (8007cdc <vPortExitCritical+0x50>)
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d10b      	bne.n	8007cb2 <vPortExitCritical+0x26>
	__asm volatile
 8007c9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c9e:	f383 8811 	msr	BASEPRI, r3
 8007ca2:	f3bf 8f6f 	isb	sy
 8007ca6:	f3bf 8f4f 	dsb	sy
 8007caa:	607b      	str	r3, [r7, #4]
}
 8007cac:	bf00      	nop
 8007cae:	bf00      	nop
 8007cb0:	e7fd      	b.n	8007cae <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007cb2:	4b0a      	ldr	r3, [pc, #40]	@ (8007cdc <vPortExitCritical+0x50>)
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	3b01      	subs	r3, #1
 8007cb8:	4a08      	ldr	r2, [pc, #32]	@ (8007cdc <vPortExitCritical+0x50>)
 8007cba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007cbc:	4b07      	ldr	r3, [pc, #28]	@ (8007cdc <vPortExitCritical+0x50>)
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d105      	bne.n	8007cd0 <vPortExitCritical+0x44>
 8007cc4:	2300      	movs	r3, #0
 8007cc6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007cc8:	683b      	ldr	r3, [r7, #0]
 8007cca:	f383 8811 	msr	BASEPRI, r3
}
 8007cce:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007cd0:	bf00      	nop
 8007cd2:	370c      	adds	r7, #12
 8007cd4:	46bd      	mov	sp, r7
 8007cd6:	bc80      	pop	{r7}
 8007cd8:	4770      	bx	lr
 8007cda:	bf00      	nop
 8007cdc:	2000000c 	.word	0x2000000c

08007ce0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007ce0:	f3ef 8009 	mrs	r0, PSP
 8007ce4:	f3bf 8f6f 	isb	sy
 8007ce8:	4b0d      	ldr	r3, [pc, #52]	@ (8007d20 <pxCurrentTCBConst>)
 8007cea:	681a      	ldr	r2, [r3, #0]
 8007cec:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007cf0:	6010      	str	r0, [r2, #0]
 8007cf2:	e92d 4008 	stmdb	sp!, {r3, lr}
 8007cf6:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8007cfa:	f380 8811 	msr	BASEPRI, r0
 8007cfe:	f7fe fd41 	bl	8006784 <vTaskSwitchContext>
 8007d02:	f04f 0000 	mov.w	r0, #0
 8007d06:	f380 8811 	msr	BASEPRI, r0
 8007d0a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8007d0e:	6819      	ldr	r1, [r3, #0]
 8007d10:	6808      	ldr	r0, [r1, #0]
 8007d12:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007d16:	f380 8809 	msr	PSP, r0
 8007d1a:	f3bf 8f6f 	isb	sy
 8007d1e:	4770      	bx	lr

08007d20 <pxCurrentTCBConst>:
 8007d20:	20000d48 	.word	0x20000d48
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007d24:	bf00      	nop
 8007d26:	bf00      	nop

08007d28 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007d28:	b580      	push	{r7, lr}
 8007d2a:	b082      	sub	sp, #8
 8007d2c:	af00      	add	r7, sp, #0
	__asm volatile
 8007d2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d32:	f383 8811 	msr	BASEPRI, r3
 8007d36:	f3bf 8f6f 	isb	sy
 8007d3a:	f3bf 8f4f 	dsb	sy
 8007d3e:	607b      	str	r3, [r7, #4]
}
 8007d40:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007d42:	f7fe fc65 	bl	8006610 <xTaskIncrementTick>
 8007d46:	4603      	mov	r3, r0
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d003      	beq.n	8007d54 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007d4c:	4b06      	ldr	r3, [pc, #24]	@ (8007d68 <xPortSysTickHandler+0x40>)
 8007d4e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007d52:	601a      	str	r2, [r3, #0]
 8007d54:	2300      	movs	r3, #0
 8007d56:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007d58:	683b      	ldr	r3, [r7, #0]
 8007d5a:	f383 8811 	msr	BASEPRI, r3
}
 8007d5e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007d60:	bf00      	nop
 8007d62:	3708      	adds	r7, #8
 8007d64:	46bd      	mov	sp, r7
 8007d66:	bd80      	pop	{r7, pc}
 8007d68:	e000ed04 	.word	0xe000ed04

08007d6c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8007d6c:	b480      	push	{r7}
 8007d6e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007d70:	4b0a      	ldr	r3, [pc, #40]	@ (8007d9c <vPortSetupTimerInterrupt+0x30>)
 8007d72:	2200      	movs	r2, #0
 8007d74:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007d76:	4b0a      	ldr	r3, [pc, #40]	@ (8007da0 <vPortSetupTimerInterrupt+0x34>)
 8007d78:	2200      	movs	r2, #0
 8007d7a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007d7c:	4b09      	ldr	r3, [pc, #36]	@ (8007da4 <vPortSetupTimerInterrupt+0x38>)
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	4a09      	ldr	r2, [pc, #36]	@ (8007da8 <vPortSetupTimerInterrupt+0x3c>)
 8007d82:	fba2 2303 	umull	r2, r3, r2, r3
 8007d86:	099b      	lsrs	r3, r3, #6
 8007d88:	4a08      	ldr	r2, [pc, #32]	@ (8007dac <vPortSetupTimerInterrupt+0x40>)
 8007d8a:	3b01      	subs	r3, #1
 8007d8c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8007d8e:	4b03      	ldr	r3, [pc, #12]	@ (8007d9c <vPortSetupTimerInterrupt+0x30>)
 8007d90:	2207      	movs	r2, #7
 8007d92:	601a      	str	r2, [r3, #0]
}
 8007d94:	bf00      	nop
 8007d96:	46bd      	mov	sp, r7
 8007d98:	bc80      	pop	{r7}
 8007d9a:	4770      	bx	lr
 8007d9c:	e000e010 	.word	0xe000e010
 8007da0:	e000e018 	.word	0xe000e018
 8007da4:	20000000 	.word	0x20000000
 8007da8:	10624dd3 	.word	0x10624dd3
 8007dac:	e000e014 	.word	0xe000e014

08007db0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007db0:	b480      	push	{r7}
 8007db2:	b085      	sub	sp, #20
 8007db4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007db6:	f3ef 8305 	mrs	r3, IPSR
 8007dba:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	2b0f      	cmp	r3, #15
 8007dc0:	d915      	bls.n	8007dee <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007dc2:	4a17      	ldr	r2, [pc, #92]	@ (8007e20 <vPortValidateInterruptPriority+0x70>)
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	4413      	add	r3, r2
 8007dc8:	781b      	ldrb	r3, [r3, #0]
 8007dca:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007dcc:	4b15      	ldr	r3, [pc, #84]	@ (8007e24 <vPortValidateInterruptPriority+0x74>)
 8007dce:	781b      	ldrb	r3, [r3, #0]
 8007dd0:	7afa      	ldrb	r2, [r7, #11]
 8007dd2:	429a      	cmp	r2, r3
 8007dd4:	d20b      	bcs.n	8007dee <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8007dd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007dda:	f383 8811 	msr	BASEPRI, r3
 8007dde:	f3bf 8f6f 	isb	sy
 8007de2:	f3bf 8f4f 	dsb	sy
 8007de6:	607b      	str	r3, [r7, #4]
}
 8007de8:	bf00      	nop
 8007dea:	bf00      	nop
 8007dec:	e7fd      	b.n	8007dea <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007dee:	4b0e      	ldr	r3, [pc, #56]	@ (8007e28 <vPortValidateInterruptPriority+0x78>)
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007df6:	4b0d      	ldr	r3, [pc, #52]	@ (8007e2c <vPortValidateInterruptPriority+0x7c>)
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	429a      	cmp	r2, r3
 8007dfc:	d90b      	bls.n	8007e16 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8007dfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e02:	f383 8811 	msr	BASEPRI, r3
 8007e06:	f3bf 8f6f 	isb	sy
 8007e0a:	f3bf 8f4f 	dsb	sy
 8007e0e:	603b      	str	r3, [r7, #0]
}
 8007e10:	bf00      	nop
 8007e12:	bf00      	nop
 8007e14:	e7fd      	b.n	8007e12 <vPortValidateInterruptPriority+0x62>
	}
 8007e16:	bf00      	nop
 8007e18:	3714      	adds	r7, #20
 8007e1a:	46bd      	mov	sp, r7
 8007e1c:	bc80      	pop	{r7}
 8007e1e:	4770      	bx	lr
 8007e20:	e000e3f0 	.word	0xe000e3f0
 8007e24:	20000f80 	.word	0x20000f80
 8007e28:	e000ed0c 	.word	0xe000ed0c
 8007e2c:	20000f84 	.word	0x20000f84

08007e30 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007e30:	b580      	push	{r7, lr}
 8007e32:	b08a      	sub	sp, #40	@ 0x28
 8007e34:	af00      	add	r7, sp, #0
 8007e36:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007e38:	2300      	movs	r3, #0
 8007e3a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007e3c:	f7fe fb2e 	bl	800649c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007e40:	4b5c      	ldr	r3, [pc, #368]	@ (8007fb4 <pvPortMalloc+0x184>)
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d101      	bne.n	8007e4c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007e48:	f000 f924 	bl	8008094 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007e4c:	4b5a      	ldr	r3, [pc, #360]	@ (8007fb8 <pvPortMalloc+0x188>)
 8007e4e:	681a      	ldr	r2, [r3, #0]
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	4013      	ands	r3, r2
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	f040 8095 	bne.w	8007f84 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d01e      	beq.n	8007e9e <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8007e60:	2208      	movs	r2, #8
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	4413      	add	r3, r2
 8007e66:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	f003 0307 	and.w	r3, r3, #7
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d015      	beq.n	8007e9e <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	f023 0307 	bic.w	r3, r3, #7
 8007e78:	3308      	adds	r3, #8
 8007e7a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	f003 0307 	and.w	r3, r3, #7
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d00b      	beq.n	8007e9e <pvPortMalloc+0x6e>
	__asm volatile
 8007e86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e8a:	f383 8811 	msr	BASEPRI, r3
 8007e8e:	f3bf 8f6f 	isb	sy
 8007e92:	f3bf 8f4f 	dsb	sy
 8007e96:	617b      	str	r3, [r7, #20]
}
 8007e98:	bf00      	nop
 8007e9a:	bf00      	nop
 8007e9c:	e7fd      	b.n	8007e9a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d06f      	beq.n	8007f84 <pvPortMalloc+0x154>
 8007ea4:	4b45      	ldr	r3, [pc, #276]	@ (8007fbc <pvPortMalloc+0x18c>)
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	687a      	ldr	r2, [r7, #4]
 8007eaa:	429a      	cmp	r2, r3
 8007eac:	d86a      	bhi.n	8007f84 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007eae:	4b44      	ldr	r3, [pc, #272]	@ (8007fc0 <pvPortMalloc+0x190>)
 8007eb0:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007eb2:	4b43      	ldr	r3, [pc, #268]	@ (8007fc0 <pvPortMalloc+0x190>)
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007eb8:	e004      	b.n	8007ec4 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8007eba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ebc:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007ebe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007ec4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ec6:	685b      	ldr	r3, [r3, #4]
 8007ec8:	687a      	ldr	r2, [r7, #4]
 8007eca:	429a      	cmp	r2, r3
 8007ecc:	d903      	bls.n	8007ed6 <pvPortMalloc+0xa6>
 8007ece:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d1f1      	bne.n	8007eba <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007ed6:	4b37      	ldr	r3, [pc, #220]	@ (8007fb4 <pvPortMalloc+0x184>)
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007edc:	429a      	cmp	r2, r3
 8007ede:	d051      	beq.n	8007f84 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007ee0:	6a3b      	ldr	r3, [r7, #32]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	2208      	movs	r2, #8
 8007ee6:	4413      	add	r3, r2
 8007ee8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007eea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007eec:	681a      	ldr	r2, [r3, #0]
 8007eee:	6a3b      	ldr	r3, [r7, #32]
 8007ef0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007ef2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ef4:	685a      	ldr	r2, [r3, #4]
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	1ad2      	subs	r2, r2, r3
 8007efa:	2308      	movs	r3, #8
 8007efc:	005b      	lsls	r3, r3, #1
 8007efe:	429a      	cmp	r2, r3
 8007f00:	d920      	bls.n	8007f44 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007f02:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	4413      	add	r3, r2
 8007f08:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007f0a:	69bb      	ldr	r3, [r7, #24]
 8007f0c:	f003 0307 	and.w	r3, r3, #7
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d00b      	beq.n	8007f2c <pvPortMalloc+0xfc>
	__asm volatile
 8007f14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f18:	f383 8811 	msr	BASEPRI, r3
 8007f1c:	f3bf 8f6f 	isb	sy
 8007f20:	f3bf 8f4f 	dsb	sy
 8007f24:	613b      	str	r3, [r7, #16]
}
 8007f26:	bf00      	nop
 8007f28:	bf00      	nop
 8007f2a:	e7fd      	b.n	8007f28 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007f2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f2e:	685a      	ldr	r2, [r3, #4]
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	1ad2      	subs	r2, r2, r3
 8007f34:	69bb      	ldr	r3, [r7, #24]
 8007f36:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007f38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f3a:	687a      	ldr	r2, [r7, #4]
 8007f3c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007f3e:	69b8      	ldr	r0, [r7, #24]
 8007f40:	f000 f90a 	bl	8008158 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007f44:	4b1d      	ldr	r3, [pc, #116]	@ (8007fbc <pvPortMalloc+0x18c>)
 8007f46:	681a      	ldr	r2, [r3, #0]
 8007f48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f4a:	685b      	ldr	r3, [r3, #4]
 8007f4c:	1ad3      	subs	r3, r2, r3
 8007f4e:	4a1b      	ldr	r2, [pc, #108]	@ (8007fbc <pvPortMalloc+0x18c>)
 8007f50:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007f52:	4b1a      	ldr	r3, [pc, #104]	@ (8007fbc <pvPortMalloc+0x18c>)
 8007f54:	681a      	ldr	r2, [r3, #0]
 8007f56:	4b1b      	ldr	r3, [pc, #108]	@ (8007fc4 <pvPortMalloc+0x194>)
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	429a      	cmp	r2, r3
 8007f5c:	d203      	bcs.n	8007f66 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007f5e:	4b17      	ldr	r3, [pc, #92]	@ (8007fbc <pvPortMalloc+0x18c>)
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	4a18      	ldr	r2, [pc, #96]	@ (8007fc4 <pvPortMalloc+0x194>)
 8007f64:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007f66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f68:	685a      	ldr	r2, [r3, #4]
 8007f6a:	4b13      	ldr	r3, [pc, #76]	@ (8007fb8 <pvPortMalloc+0x188>)
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	431a      	orrs	r2, r3
 8007f70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f72:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007f74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f76:	2200      	movs	r2, #0
 8007f78:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007f7a:	4b13      	ldr	r3, [pc, #76]	@ (8007fc8 <pvPortMalloc+0x198>)
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	3301      	adds	r3, #1
 8007f80:	4a11      	ldr	r2, [pc, #68]	@ (8007fc8 <pvPortMalloc+0x198>)
 8007f82:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007f84:	f7fe fa98 	bl	80064b8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007f88:	69fb      	ldr	r3, [r7, #28]
 8007f8a:	f003 0307 	and.w	r3, r3, #7
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d00b      	beq.n	8007faa <pvPortMalloc+0x17a>
	__asm volatile
 8007f92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f96:	f383 8811 	msr	BASEPRI, r3
 8007f9a:	f3bf 8f6f 	isb	sy
 8007f9e:	f3bf 8f4f 	dsb	sy
 8007fa2:	60fb      	str	r3, [r7, #12]
}
 8007fa4:	bf00      	nop
 8007fa6:	bf00      	nop
 8007fa8:	e7fd      	b.n	8007fa6 <pvPortMalloc+0x176>
	return pvReturn;
 8007faa:	69fb      	ldr	r3, [r7, #28]
}
 8007fac:	4618      	mov	r0, r3
 8007fae:	3728      	adds	r7, #40	@ 0x28
 8007fb0:	46bd      	mov	sp, r7
 8007fb2:	bd80      	pop	{r7, pc}
 8007fb4:	20002f90 	.word	0x20002f90
 8007fb8:	20002fa4 	.word	0x20002fa4
 8007fbc:	20002f94 	.word	0x20002f94
 8007fc0:	20002f88 	.word	0x20002f88
 8007fc4:	20002f98 	.word	0x20002f98
 8007fc8:	20002f9c 	.word	0x20002f9c

08007fcc <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007fcc:	b580      	push	{r7, lr}
 8007fce:	b086      	sub	sp, #24
 8007fd0:	af00      	add	r7, sp, #0
 8007fd2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d04f      	beq.n	800807e <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007fde:	2308      	movs	r3, #8
 8007fe0:	425b      	negs	r3, r3
 8007fe2:	697a      	ldr	r2, [r7, #20]
 8007fe4:	4413      	add	r3, r2
 8007fe6:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007fe8:	697b      	ldr	r3, [r7, #20]
 8007fea:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007fec:	693b      	ldr	r3, [r7, #16]
 8007fee:	685a      	ldr	r2, [r3, #4]
 8007ff0:	4b25      	ldr	r3, [pc, #148]	@ (8008088 <vPortFree+0xbc>)
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	4013      	ands	r3, r2
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d10b      	bne.n	8008012 <vPortFree+0x46>
	__asm volatile
 8007ffa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ffe:	f383 8811 	msr	BASEPRI, r3
 8008002:	f3bf 8f6f 	isb	sy
 8008006:	f3bf 8f4f 	dsb	sy
 800800a:	60fb      	str	r3, [r7, #12]
}
 800800c:	bf00      	nop
 800800e:	bf00      	nop
 8008010:	e7fd      	b.n	800800e <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008012:	693b      	ldr	r3, [r7, #16]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	2b00      	cmp	r3, #0
 8008018:	d00b      	beq.n	8008032 <vPortFree+0x66>
	__asm volatile
 800801a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800801e:	f383 8811 	msr	BASEPRI, r3
 8008022:	f3bf 8f6f 	isb	sy
 8008026:	f3bf 8f4f 	dsb	sy
 800802a:	60bb      	str	r3, [r7, #8]
}
 800802c:	bf00      	nop
 800802e:	bf00      	nop
 8008030:	e7fd      	b.n	800802e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008032:	693b      	ldr	r3, [r7, #16]
 8008034:	685a      	ldr	r2, [r3, #4]
 8008036:	4b14      	ldr	r3, [pc, #80]	@ (8008088 <vPortFree+0xbc>)
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	4013      	ands	r3, r2
 800803c:	2b00      	cmp	r3, #0
 800803e:	d01e      	beq.n	800807e <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008040:	693b      	ldr	r3, [r7, #16]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	2b00      	cmp	r3, #0
 8008046:	d11a      	bne.n	800807e <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008048:	693b      	ldr	r3, [r7, #16]
 800804a:	685a      	ldr	r2, [r3, #4]
 800804c:	4b0e      	ldr	r3, [pc, #56]	@ (8008088 <vPortFree+0xbc>)
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	43db      	mvns	r3, r3
 8008052:	401a      	ands	r2, r3
 8008054:	693b      	ldr	r3, [r7, #16]
 8008056:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008058:	f7fe fa20 	bl	800649c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800805c:	693b      	ldr	r3, [r7, #16]
 800805e:	685a      	ldr	r2, [r3, #4]
 8008060:	4b0a      	ldr	r3, [pc, #40]	@ (800808c <vPortFree+0xc0>)
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	4413      	add	r3, r2
 8008066:	4a09      	ldr	r2, [pc, #36]	@ (800808c <vPortFree+0xc0>)
 8008068:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800806a:	6938      	ldr	r0, [r7, #16]
 800806c:	f000 f874 	bl	8008158 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008070:	4b07      	ldr	r3, [pc, #28]	@ (8008090 <vPortFree+0xc4>)
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	3301      	adds	r3, #1
 8008076:	4a06      	ldr	r2, [pc, #24]	@ (8008090 <vPortFree+0xc4>)
 8008078:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800807a:	f7fe fa1d 	bl	80064b8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800807e:	bf00      	nop
 8008080:	3718      	adds	r7, #24
 8008082:	46bd      	mov	sp, r7
 8008084:	bd80      	pop	{r7, pc}
 8008086:	bf00      	nop
 8008088:	20002fa4 	.word	0x20002fa4
 800808c:	20002f94 	.word	0x20002f94
 8008090:	20002fa0 	.word	0x20002fa0

08008094 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008094:	b480      	push	{r7}
 8008096:	b085      	sub	sp, #20
 8008098:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800809a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800809e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80080a0:	4b27      	ldr	r3, [pc, #156]	@ (8008140 <prvHeapInit+0xac>)
 80080a2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	f003 0307 	and.w	r3, r3, #7
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d00c      	beq.n	80080c8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	3307      	adds	r3, #7
 80080b2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	f023 0307 	bic.w	r3, r3, #7
 80080ba:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80080bc:	68ba      	ldr	r2, [r7, #8]
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	1ad3      	subs	r3, r2, r3
 80080c2:	4a1f      	ldr	r2, [pc, #124]	@ (8008140 <prvHeapInit+0xac>)
 80080c4:	4413      	add	r3, r2
 80080c6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80080cc:	4a1d      	ldr	r2, [pc, #116]	@ (8008144 <prvHeapInit+0xb0>)
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80080d2:	4b1c      	ldr	r3, [pc, #112]	@ (8008144 <prvHeapInit+0xb0>)
 80080d4:	2200      	movs	r2, #0
 80080d6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	68ba      	ldr	r2, [r7, #8]
 80080dc:	4413      	add	r3, r2
 80080de:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80080e0:	2208      	movs	r2, #8
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	1a9b      	subs	r3, r3, r2
 80080e6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	f023 0307 	bic.w	r3, r3, #7
 80080ee:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	4a15      	ldr	r2, [pc, #84]	@ (8008148 <prvHeapInit+0xb4>)
 80080f4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80080f6:	4b14      	ldr	r3, [pc, #80]	@ (8008148 <prvHeapInit+0xb4>)
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	2200      	movs	r2, #0
 80080fc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80080fe:	4b12      	ldr	r3, [pc, #72]	@ (8008148 <prvHeapInit+0xb4>)
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	2200      	movs	r2, #0
 8008104:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800810a:	683b      	ldr	r3, [r7, #0]
 800810c:	68fa      	ldr	r2, [r7, #12]
 800810e:	1ad2      	subs	r2, r2, r3
 8008110:	683b      	ldr	r3, [r7, #0]
 8008112:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008114:	4b0c      	ldr	r3, [pc, #48]	@ (8008148 <prvHeapInit+0xb4>)
 8008116:	681a      	ldr	r2, [r3, #0]
 8008118:	683b      	ldr	r3, [r7, #0]
 800811a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800811c:	683b      	ldr	r3, [r7, #0]
 800811e:	685b      	ldr	r3, [r3, #4]
 8008120:	4a0a      	ldr	r2, [pc, #40]	@ (800814c <prvHeapInit+0xb8>)
 8008122:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008124:	683b      	ldr	r3, [r7, #0]
 8008126:	685b      	ldr	r3, [r3, #4]
 8008128:	4a09      	ldr	r2, [pc, #36]	@ (8008150 <prvHeapInit+0xbc>)
 800812a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800812c:	4b09      	ldr	r3, [pc, #36]	@ (8008154 <prvHeapInit+0xc0>)
 800812e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8008132:	601a      	str	r2, [r3, #0]
}
 8008134:	bf00      	nop
 8008136:	3714      	adds	r7, #20
 8008138:	46bd      	mov	sp, r7
 800813a:	bc80      	pop	{r7}
 800813c:	4770      	bx	lr
 800813e:	bf00      	nop
 8008140:	20000f88 	.word	0x20000f88
 8008144:	20002f88 	.word	0x20002f88
 8008148:	20002f90 	.word	0x20002f90
 800814c:	20002f98 	.word	0x20002f98
 8008150:	20002f94 	.word	0x20002f94
 8008154:	20002fa4 	.word	0x20002fa4

08008158 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008158:	b480      	push	{r7}
 800815a:	b085      	sub	sp, #20
 800815c:	af00      	add	r7, sp, #0
 800815e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008160:	4b27      	ldr	r3, [pc, #156]	@ (8008200 <prvInsertBlockIntoFreeList+0xa8>)
 8008162:	60fb      	str	r3, [r7, #12]
 8008164:	e002      	b.n	800816c <prvInsertBlockIntoFreeList+0x14>
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	60fb      	str	r3, [r7, #12]
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	687a      	ldr	r2, [r7, #4]
 8008172:	429a      	cmp	r2, r3
 8008174:	d8f7      	bhi.n	8008166 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	685b      	ldr	r3, [r3, #4]
 800817e:	68ba      	ldr	r2, [r7, #8]
 8008180:	4413      	add	r3, r2
 8008182:	687a      	ldr	r2, [r7, #4]
 8008184:	429a      	cmp	r2, r3
 8008186:	d108      	bne.n	800819a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	685a      	ldr	r2, [r3, #4]
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	685b      	ldr	r3, [r3, #4]
 8008190:	441a      	add	r2, r3
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	685b      	ldr	r3, [r3, #4]
 80081a2:	68ba      	ldr	r2, [r7, #8]
 80081a4:	441a      	add	r2, r3
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	429a      	cmp	r2, r3
 80081ac:	d118      	bne.n	80081e0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	681a      	ldr	r2, [r3, #0]
 80081b2:	4b14      	ldr	r3, [pc, #80]	@ (8008204 <prvInsertBlockIntoFreeList+0xac>)
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	429a      	cmp	r2, r3
 80081b8:	d00d      	beq.n	80081d6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	685a      	ldr	r2, [r3, #4]
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	685b      	ldr	r3, [r3, #4]
 80081c4:	441a      	add	r2, r3
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	681a      	ldr	r2, [r3, #0]
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	601a      	str	r2, [r3, #0]
 80081d4:	e008      	b.n	80081e8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80081d6:	4b0b      	ldr	r3, [pc, #44]	@ (8008204 <prvInsertBlockIntoFreeList+0xac>)
 80081d8:	681a      	ldr	r2, [r3, #0]
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	601a      	str	r2, [r3, #0]
 80081de:	e003      	b.n	80081e8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	681a      	ldr	r2, [r3, #0]
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80081e8:	68fa      	ldr	r2, [r7, #12]
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	429a      	cmp	r2, r3
 80081ee:	d002      	beq.n	80081f6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	687a      	ldr	r2, [r7, #4]
 80081f4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80081f6:	bf00      	nop
 80081f8:	3714      	adds	r7, #20
 80081fa:	46bd      	mov	sp, r7
 80081fc:	bc80      	pop	{r7}
 80081fe:	4770      	bx	lr
 8008200:	20002f88 	.word	0x20002f88
 8008204:	20002f90 	.word	0x20002f90

08008208 <memset>:
 8008208:	4603      	mov	r3, r0
 800820a:	4402      	add	r2, r0
 800820c:	4293      	cmp	r3, r2
 800820e:	d100      	bne.n	8008212 <memset+0xa>
 8008210:	4770      	bx	lr
 8008212:	f803 1b01 	strb.w	r1, [r3], #1
 8008216:	e7f9      	b.n	800820c <memset+0x4>

08008218 <__libc_init_array>:
 8008218:	b570      	push	{r4, r5, r6, lr}
 800821a:	2600      	movs	r6, #0
 800821c:	4d0c      	ldr	r5, [pc, #48]	@ (8008250 <__libc_init_array+0x38>)
 800821e:	4c0d      	ldr	r4, [pc, #52]	@ (8008254 <__libc_init_array+0x3c>)
 8008220:	1b64      	subs	r4, r4, r5
 8008222:	10a4      	asrs	r4, r4, #2
 8008224:	42a6      	cmp	r6, r4
 8008226:	d109      	bne.n	800823c <__libc_init_array+0x24>
 8008228:	f000 f828 	bl	800827c <_init>
 800822c:	2600      	movs	r6, #0
 800822e:	4d0a      	ldr	r5, [pc, #40]	@ (8008258 <__libc_init_array+0x40>)
 8008230:	4c0a      	ldr	r4, [pc, #40]	@ (800825c <__libc_init_array+0x44>)
 8008232:	1b64      	subs	r4, r4, r5
 8008234:	10a4      	asrs	r4, r4, #2
 8008236:	42a6      	cmp	r6, r4
 8008238:	d105      	bne.n	8008246 <__libc_init_array+0x2e>
 800823a:	bd70      	pop	{r4, r5, r6, pc}
 800823c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008240:	4798      	blx	r3
 8008242:	3601      	adds	r6, #1
 8008244:	e7ee      	b.n	8008224 <__libc_init_array+0xc>
 8008246:	f855 3b04 	ldr.w	r3, [r5], #4
 800824a:	4798      	blx	r3
 800824c:	3601      	adds	r6, #1
 800824e:	e7f2      	b.n	8008236 <__libc_init_array+0x1e>
 8008250:	080083b8 	.word	0x080083b8
 8008254:	080083b8 	.word	0x080083b8
 8008258:	080083b8 	.word	0x080083b8
 800825c:	080083bc 	.word	0x080083bc

08008260 <memcpy>:
 8008260:	440a      	add	r2, r1
 8008262:	4291      	cmp	r1, r2
 8008264:	f100 33ff 	add.w	r3, r0, #4294967295
 8008268:	d100      	bne.n	800826c <memcpy+0xc>
 800826a:	4770      	bx	lr
 800826c:	b510      	push	{r4, lr}
 800826e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008272:	4291      	cmp	r1, r2
 8008274:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008278:	d1f9      	bne.n	800826e <memcpy+0xe>
 800827a:	bd10      	pop	{r4, pc}

0800827c <_init>:
 800827c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800827e:	bf00      	nop
 8008280:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008282:	bc08      	pop	{r3}
 8008284:	469e      	mov	lr, r3
 8008286:	4770      	bx	lr

08008288 <_fini>:
 8008288:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800828a:	bf00      	nop
 800828c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800828e:	bc08      	pop	{r3}
 8008290:	469e      	mov	lr, r3
 8008292:	4770      	bx	lr
