#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Feb  8 01:01:03 2023
# Process ID: 36833
# Current directory: /sim2/akashl/ember-fpga
# Command line: vivado ember-genesys2.xpr
# Log file: /sim2/akashl/ember-fpga/vivado.log
# Journal file: /sim2/akashl/ember-fpga/vivado.jou
#-----------------------------------------------------------
start_gui
open_project ember-genesys2.xpr
update_compile_order -fileset sources_1
open_bd_design {/sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/bd/ember_fpga/ember_fpga.bd}
delete_runs "impl_1_copy_1"
regenerate_bd_layout
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_reduced_logic:2.0 util_reduced_logic_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_idelay_ctrl:1.0 util_idelay_ctrl_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:c_accum:12.0 c_accum_0
endgroup
delete_bd_objs [get_bd_cells util_idelay_ctrl_0]
delete_bd_objs [get_bd_cells c_accum_0]
delete_bd_objs [get_bd_cells util_reduced_logic_0]
undo
set_property -dict [list CONFIG.C_SIZE {1} CONFIG.C_OPERATION {not} CONFIG.LOGO_FILE {data/sym_notgate.png}] [get_bd_cells util_vector_logic_0]
delete_bd_objs [get_bd_cells util_reduced_logic_0]
disconnect_bd_net /sc_in [get_bd_ports PROG_SS]
connect_bd_net [get_bd_ports PROG_SS] [get_bd_pins util_vector_logic_0/Op1]
connect_bd_net [get_bd_ports sc_led] [get_bd_pins util_vector_logic_0/Res]
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 48
wait_on_run impl_1
open_run synth_1 -name synth_1
check_timing -verbose -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_methodology -name ultrafast_methodology_1
report_drc -name drc_1 -ruledecks {default}
close_design
open_run impl_1
report_methodology -name ultrafast_methodology_1
report_drc -name drc_1 -ruledecks {default}
