<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4488" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4488{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_4488{left:96px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t3_4488{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_4488{left:69px;bottom:1079px;letter-spacing:0.16px;}
#t5_4488{left:150px;bottom:1079px;letter-spacing:0.19px;word-spacing:0.06px;}
#t6_4488{left:69px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t7_4488{left:69px;bottom:1037px;letter-spacing:-0.15px;word-spacing:-1.25px;}
#t8_4488{left:69px;bottom:1020px;letter-spacing:-0.15px;}
#t9_4488{left:69px;bottom:994px;}
#ta_4488{left:95px;bottom:998px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tb_4488{left:95px;bottom:981px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tc_4488{left:95px;bottom:964px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#td_4488{left:593px;bottom:971px;}
#te_4488{left:69px;bottom:938px;}
#tf_4488{left:95px;bottom:941px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#tg_4488{left:69px;bottom:915px;}
#th_4488{left:95px;bottom:918px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#ti_4488{left:95px;bottom:901px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tj_4488{left:69px;bottom:875px;}
#tk_4488{left:95px;bottom:878px;letter-spacing:-0.14px;word-spacing:-0.67px;}
#tl_4488{left:95px;bottom:862px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#tm_4488{left:69px;bottom:835px;}
#tn_4488{left:95px;bottom:839px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#to_4488{left:95px;bottom:822px;letter-spacing:-0.13px;word-spacing:-0.39px;}
#tp_4488{left:69px;bottom:795px;}
#tq_4488{left:95px;bottom:799px;letter-spacing:-0.11px;word-spacing:-1.15px;}
#tr_4488{left:132px;bottom:799px;letter-spacing:-0.14px;word-spacing:-1.11px;}
#ts_4488{left:95px;bottom:782px;letter-spacing:-0.13px;word-spacing:-0.39px;}
#tt_4488{left:69px;bottom:756px;}
#tu_4488{left:95px;bottom:759px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tv_4488{left:95px;bottom:735px;}
#tw_4488{left:121px;bottom:735px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#tx_4488{left:95px;bottom:710px;}
#ty_4488{left:121px;bottom:710px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#tz_4488{left:95px;bottom:686px;}
#t10_4488{left:121px;bottom:686px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t11_4488{left:69px;bottom:660px;}
#t12_4488{left:95px;bottom:663px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t13_4488{left:69px;bottom:637px;}
#t14_4488{left:95px;bottom:640px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t15_4488{left:95px;bottom:623px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t16_4488{left:69px;bottom:597px;}
#t17_4488{left:95px;bottom:600px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t18_4488{left:69px;bottom:574px;}
#t19_4488{left:95px;bottom:577px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1a_4488{left:95px;bottom:553px;}
#t1b_4488{left:121px;bottom:553px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#t1c_4488{left:95px;bottom:529px;}
#t1d_4488{left:121px;bottom:529px;letter-spacing:-0.14px;word-spacing:-0.4px;}
#t1e_4488{left:95px;bottom:504px;}
#t1f_4488{left:121px;bottom:504px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#t1g_4488{left:95px;bottom:480px;}
#t1h_4488{left:121px;bottom:480px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t1i_4488{left:95px;bottom:455px;}
#t1j_4488{left:121px;bottom:455px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#t1k_4488{left:69px;bottom:429px;}
#t1l_4488{left:95px;bottom:432px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t1m_4488{left:95px;bottom:415px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1n_4488{left:69px;bottom:389px;}
#t1o_4488{left:95px;bottom:393px;letter-spacing:-0.13px;word-spacing:-0.27px;}
#t1p_4488{left:95px;bottom:376px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1q_4488{left:69px;bottom:351px;letter-spacing:-0.14px;word-spacing:-1.34px;}
#t1r_4488{left:69px;bottom:334px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t1s_4488{left:69px;bottom:318px;letter-spacing:-0.15px;word-spacing:-0.71px;}
#t1t_4488{left:69px;bottom:301px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1u_4488{left:69px;bottom:284px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t1v_4488{left:69px;bottom:149px;letter-spacing:-0.13px;}
#t1w_4488{left:91px;bottom:149px;letter-spacing:-0.11px;word-spacing:-0.3px;}
#t1x_4488{left:91px;bottom:133px;letter-spacing:-0.11px;}
#t1y_4488{left:91px;bottom:116px;letter-spacing:-0.11px;}

.s1_4488{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4488{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4488{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4488{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4488{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_4488{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_4488{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4488" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4488Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4488" style="-webkit-user-select: none;"><object width="935" height="1210" data="4488/4488.svg" type="image/svg+xml" id="pdf4488" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4488" class="t s1_4488">A-8 </span><span id="t2_4488" class="t s1_4488">Vol. 3D </span>
<span id="t3_4488" class="t s2_4488">VMX CAPABILITY REPORTING FACILITY </span>
<span id="t4_4488" class="t s3_4488">A.10 </span><span id="t5_4488" class="t s3_4488">VPID AND EPT CAPABILITIES </span>
<span id="t6_4488" class="t s4_4488">The IA32_VMX_EPT_VPID_CAP MSR (index 48CH) reports information about the capabilities of the logical </span>
<span id="t7_4488" class="t s4_4488">processor with regard to virtual-processor identifiers (VPIDs, Section 29.1) and extended page tables (EPT, Section </span>
<span id="t8_4488" class="t s4_4488">29.3): </span>
<span id="t9_4488" class="t s5_4488">• </span><span id="ta_4488" class="t s4_4488">If bit 0 is read as 1, the processor supports execute-only translations by EPT. This support allows software to </span>
<span id="tb_4488" class="t s4_4488">configure EPT paging-structure entries in which bits 1:0 are clear (indicating that data accesses are not </span>
<span id="tc_4488" class="t s4_4488">allowed) and bit 2 is set (indicating that instruction fetches are allowed). </span>
<span id="td_4488" class="t s6_4488">1 </span>
<span id="te_4488" class="t s5_4488">• </span><span id="tf_4488" class="t s4_4488">Bit 6 indicates support for a page-walk length of 4. </span>
<span id="tg_4488" class="t s5_4488">• </span><span id="th_4488" class="t s4_4488">If bit 8 is read as 1, the logical processor allows software to configure the EPT paging-structure memory type </span>
<span id="ti_4488" class="t s4_4488">to be uncacheable (UC); see Section 25.6.11. </span>
<span id="tj_4488" class="t s5_4488">• </span><span id="tk_4488" class="t s4_4488">If bit 14 is read as 1, the logical processor allows software to configure the EPT paging-structure memory type </span>
<span id="tl_4488" class="t s4_4488">to be write-back (WB). </span>
<span id="tm_4488" class="t s5_4488">• </span><span id="tn_4488" class="t s4_4488">If bit 16 is read as 1, the logical processor allows software to configure a EPT PDE to map a 2-Mbyte page (by </span>
<span id="to_4488" class="t s4_4488">setting bit 7 in the EPT PDE). </span>
<span id="tp_4488" class="t s5_4488">• </span><span id="tq_4488" class="t s4_4488">If bit </span><span id="tr_4488" class="t s4_4488">17 is read as 1, the logical processor allows software to configure a EPT PDPTE to map a 1-Gbyte page (by </span>
<span id="ts_4488" class="t s4_4488">setting bit 7 in the EPT PDPTE). </span>
<span id="tt_4488" class="t s5_4488">• </span><span id="tu_4488" class="t s4_4488">Support for the INVEPT instruction (see Chapter 31 and Section 29.4.3.1): </span>
<span id="tv_4488" class="t s4_4488">— </span><span id="tw_4488" class="t s4_4488">If bit 20 is read as 1, the INVEPT instruction is supported. </span>
<span id="tx_4488" class="t s4_4488">— </span><span id="ty_4488" class="t s4_4488">If bit 25 is read as 1, the single-context INVEPT type is supported. </span>
<span id="tz_4488" class="t s4_4488">— </span><span id="t10_4488" class="t s4_4488">If bit 26 is read as 1, the all-context INVEPT type is supported. </span>
<span id="t11_4488" class="t s5_4488">• </span><span id="t12_4488" class="t s4_4488">If bit 21 is read as 1, accessed and dirty flags for EPT are supported (see Section 29.3.5). </span>
<span id="t13_4488" class="t s5_4488">• </span><span id="t14_4488" class="t s4_4488">If bit 22 is read as 1, the processor reports advanced VM-exit information for EPT violations (see Section </span>
<span id="t15_4488" class="t s4_4488">28.2.1). This reporting is done only if this bit is read as 1. </span>
<span id="t16_4488" class="t s5_4488">• </span><span id="t17_4488" class="t s4_4488">If bit 23 is read as 1, supervisor shadow-stack control is supported (see Section 29.3.3.2). </span>
<span id="t18_4488" class="t s5_4488">• </span><span id="t19_4488" class="t s4_4488">Support for the INVVPID instruction (see Chapter 31 and Section 29.4.3.1): </span>
<span id="t1a_4488" class="t s4_4488">— </span><span id="t1b_4488" class="t s4_4488">If bit 32 is read as 1, the INVVPID instruction is supported. </span>
<span id="t1c_4488" class="t s4_4488">— </span><span id="t1d_4488" class="t s4_4488">If bit 40 is read as 1, the individual-address INVVPID type is supported. </span>
<span id="t1e_4488" class="t s4_4488">— </span><span id="t1f_4488" class="t s4_4488">If bit 41 is read as 1, the single-context INVVPID type is supported. </span>
<span id="t1g_4488" class="t s4_4488">— </span><span id="t1h_4488" class="t s4_4488">If bit 42 is read as 1, the all-context INVVPID type is supported. </span>
<span id="t1i_4488" class="t s4_4488">— </span><span id="t1j_4488" class="t s4_4488">If bit 43 is read as 1, the single-context-retaining-globals INVVPID type is supported. </span>
<span id="t1k_4488" class="t s5_4488">• </span><span id="t1l_4488" class="t s4_4488">Bits 53:48 enumerate the maximum HLAT prefix size. It is expected that any processor that supports the 1- </span>
<span id="t1m_4488" class="t s4_4488">setting of the “enable HLAT” VM-execution control will enumerate this value as 1. See Section 4.5.1. </span>
<span id="t1n_4488" class="t s5_4488">• </span><span id="t1o_4488" class="t s4_4488">Bits 5:1, bit 7, bits 13:9, bit 15, bits 19:18, bit 24, bits 31:27, bits 39:33, bits 47:44, and bits 63:54 are </span>
<span id="t1p_4488" class="t s4_4488">reserved and are read as 0. </span>
<span id="t1q_4488" class="t s4_4488">The IA32_VMX_EPT_VPID_CAP MSR exists only on processors that support the 1-setting of the “activate secondary </span>
<span id="t1r_4488" class="t s4_4488">controls” VM-execution control (only if bit 63 of the IA32_VMX_PROCBASED_CTLS MSR is 1) and that support </span>
<span id="t1s_4488" class="t s4_4488">either the 1-setting of the “enable EPT” VM-execution control (only if bit 33 of the IA32_VMX_PROCBASED_CTLS2 </span>
<span id="t1t_4488" class="t s4_4488">MSR is 1) or the 1-setting of the “enable VPID” VM-execution control (only if bit 37 of the IA32_VMX_PROC- </span>
<span id="t1u_4488" class="t s4_4488">BASED_CTLS2 MSR is 1). </span>
<span id="t1v_4488" class="t s7_4488">1. </span><span id="t1w_4488" class="t s7_4488">If the “mode-based execute control for EPT” VM-execution control is 1, setting bit 0 indicates also that software may also configure </span>
<span id="t1x_4488" class="t s7_4488">EPT paging-structure entries in which bits 1:0 are both clear and in which bit 10 is set (indicating a translation that can be used to </span>
<span id="t1y_4488" class="t s7_4488">fetch instructions from a supervisor-mode linear address or a user-mode linear address). </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
