[["An Efficient Lyapunov Equation-Based Approach for Generating Reduced-Order Models of Interconnect.", ["Jing-Rebecca Li", "Frank Wang", "Jacob White"], "https://doi.org/10.1145/309847.309848", 6], ["Error Bounded Pad\u00e9 Approximation via Bilinear Conformal Transformation.", ["Chung-Ping Chen", "D. F. Wong"], "https://doi.org/10.1145/309847.309850", 6], ["Model-Reduction of Nonlinear Circuits Using Krylov-Space Techniques.", ["Pavan K. Gunupudi", "Michel S. Nakhla"], "https://doi.org/10.1145/309847.309854", 4], ["ENOR: Model Order Reduction of RLC Circuits Using Nodal Equations for Efficient Factorization.", ["Bernard N. Sheehan"], "https://doi.org/10.1145/309847.309855", 5], ["Why is ATPG Easy?", ["Mukul R. Prasad", "Philip Chong", "Kurt Keutzer"], "https://doi.org/10.1145/309847.309857", 7], ["Using Lower Bounds During Dynamic BDD Minimization.", ["Rolf Drechsler", "Wolfgang Gunther"], "https://doi.org/10.1145/309847.309858", 4], ["Optimization-Intensive Watermarking Techniques for Decision Problems.", ["Gang Qu", "Jennifer L. Wong", "Miodrag Potkonjak"], "https://doi.org/10.1145/309847.309860", 4], ["Efficient Algorithms for Optimum Cycle Mean and Optimum Cost to Time Ratio Problems.", ["Ali Dasdan", "Sandy Irani", "Rajesh K. Gupta"], "https://doi.org/10.1145/309847.309862", 6], ["IP-based Design Methodology.", ["Daniel Gajski"], "https://doi.org/10.1145/309847.309864", 0], ["ipChinook: an Integrated IP-based Design Framework for Distributed Embedded Systems.", ["Pai H. Chou", "Ross B. Ortega", "Ken Hines", "Kurt Partridge", "Gaetano Borriello"], "https://doi.org/10.1145/309847.309865", 6], ["Virtual Simulation of Distributed IP-based Designs.", ["Marcello Dalpasso", "Alessandro Bogliolo", "Luca Benini"], "https://doi.org/10.1145/309847.309866", 6], ["Common-Case Computation: A High-Level Technique for Power and Performance Optimization.", ["Ganesh Lakshminarayana", "Anand Raghunathan", "Kamal S. Khouri", "Niraj K. Jha", "Sujit Dey"], "https://doi.org/10.1145/309847.309867", 6], ["Layout Techniques Supporting the Use of Dual Supply Voltages for Cell-based Designs.", ["Ching-Wei Yeh", "Yin-Shuin Kang", "Shan-Jih Shieh", "Jinn-Shyan Wang"], "https://doi.org/10.1145/309847.309872", 6], ["Gate-Level Design Exploiting Dual Supply Voltages for Power-Driven Applications.", ["Ching-Wei Yeh", "Min-Cheng Chang", "Shih-Chieh Chang", "Wen-Ben Jone"], "https://doi.org/10.1145/309847.309873", 4], ["Synthesis of Low Power CMOS VLSI Circuits Using Dual Supply Voltages.", ["Vijay Sundararajan", "Keshab K. Parhi"], "https://doi.org/10.1145/309847.309876", 4], ["HW and SW in Embedded System Design: Loveboat, Shipwreck, or Ships Passing in the Night.", ["Raul Camposano", "Kurt Keutzer", "Jerry Fiddler", "Alberto L. Sangiovanni-Vincentelli", "Jim Lansford"], "https://doi.org/10.1145/309847.309877", 2], ["Reliability-Constrained Area Optimization of VLSI Power/Ground Networks via Sequence of Linear Programmings.", ["Xiang-Dong Tan", "C.-J. Richard Shi", "Dragos Lungeanu", "Jyh-Chwen Lee", "Li-Pen Yuan"], "https://doi.org/10.1145/309847.309880", 6], ["FAR-DS: Full-Plane AWE Routing with Driver Sizing.", ["Jiang Hu", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/309847.309881", 6], ["Noise-Constrained Performance Optimization by Simultaneous Gate and Wire Sizing Based on Lagrangian Relaxation.", ["Iris Hui-Ru Jiang", "Jing-Yang Jou", "Yao-Wen Chang"], "https://doi.org/10.1145/309847.309882", 6], ["Simultaneous Routing and Buffer Insertion with Restrictions on Buffer Locations.", ["Hai Zhou", "D. F. Wong", "I-Min Liu", "Adnan Aziz"], "https://doi.org/10.1145/309847.309885", 4], ["Crosstalk Minimization Using Wire Perturbations.", ["Prashant Saxena", "C. L. Liu"], "https://doi.org/10.1145/309847.309887", 4], ["Practical Advances in Asynchronous Design and in Asynchronous/Synchronous Interfaces.", ["Erik Brunvand", "Steven M. Nowick", "Kenneth Y. Yun"], "https://doi.org/10.1145/309847.309889", 6], ["Automatic Synthesis and Optimization of Partially Specified Asynchronous Systems.", ["Alex Kondratyev", "Jordi Cortadella", "Michael Kishinevsky", "Luciano Lavagno", "Alexandre Yakovlev"], "https://doi.org/10.1145/309847.309891", 6], ["CAD Directions for High Performance Asynchronous Circuits.", ["Ken S. Stevens", "Shai Rotem", "Steven M. Burns", "Jordi Cortadella", "Ran Ginosar", "Michael Kishinevsky", "Marly Roncken"], "https://doi.org/10.1145/309847.309893", 6], ["A Low Power Hardware/Software Partitioning Approach for Core-Based Embedded Systems.", ["Jorg Henkel"], "https://doi.org/10.1145/309847.309896", 6], ["Synthesis of Low-Overhead Interfaces for Power-Efficient Communication over Wide Buses.", ["Luca Benini", "Alberto Macii", "Enrico Macii", "Massimo Poncino", "Riccardo Scarsi"], "https://doi.org/10.1145/309847.309898", 6], ["Power Conscious Fixed Priority Scheduling for Hard Real-Time Systems.", ["Youngsoo Shin", "Kiyoung Choi"], "https://doi.org/10.1145/309847.309901", 6], ["Memory Exploration for Low Power, Embedded Systems.", ["Wen-Tsong Shiue", "Chaitali Chakrabarti"], "https://doi.org/10.1145/309847.309902", 6], ["Distributed Application Development with Inferno.", ["Ravi Sharma"], "https://doi.org/10.1145/309847.309904", 5], ["Embedded Application Design Using a Real-Time OS.", ["David Stepner", "Nagarajan Rajan", "David Hui"], "https://doi.org/10.1145/309847.310566", 6], ["The Jini Architecture: Dynamic Services in a Flexible Network.", ["Ken Arnold"], "https://doi.org/10.1145/309847.309906", 6], ["Verifying Large-Scale Multiprocessors Using an Abstract Verification Environment.", ["Dennis Abts", "Mike Roberts"], "https://doi.org/10.1145/309847.309907", 6], ["Functional Verification of the Equator MAP1000 Microprocessor.", ["Jian Shen", "Jacob A. Abraham", "Dave Baker", "Tony Hurson", "Martin Kinkade", "Gregorio Gervasio", "Chen-chau Chu", "Guanghui Hu"], "https://doi.org/10.1145/309847.309908", 6], ["Micro Architecture Coverage Directed Generation of Test Programs.", ["Shmuel Ur", "Yaov Yadin"], "https://doi.org/10.1145/309847.309909", 6], ["Verification of a Microprocessor Using Real World Applications.", ["You-Sung Chang", "Seungjong Lee", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/309847.311478", 4], ["High-Level Test Generation for Design Verification of Pipelined Microprocessors.", ["David Van Campenhout", "Trevor N. Mudge", "John P. Hayes"], "https://doi.org/10.1145/309847.309912", 4], ["Developing an Architecture Validation Suite: Applicaiton to the PowerPC Architecture.", ["Laurent Fournier", "Anatoly Koyfman", "Moshe Levinger"], "https://doi.org/10.1145/309847.309911", 6], ["Passive Reduced-Order Models for Interconnect Simulation and Their Computation via Krylov-Subspace Algorithms.", ["Roland W. Freund"], "https://doi.org/10.1145/309847.309913", 6], ["Model Order-Reduction of RC(L) Interconnect Including Variational Analysis.", ["Ying Liu", "Lawrence T. Pileggi", "Andrzej J. Strojwas"], "https://doi.org/10.1145/309847.309914", 6], ["Robust Rational Function Approximation Algorithm for Model Generation.", ["Carlos P. Coelho", "Joel R. Phillips", "Luis Miguel Silveira"], "https://doi.org/10.1145/309847.309915", 6], ["Behavioral Network Graph: Unifying the Domains of High-Level and Logic Synthesis.", ["Reinaldo A. Bergamaschi"], "https://doi.org/10.1145/309847.309916", 6], ["Soft Scheduling in High Level Synthesis.", ["Jianwen Zhu", "Daniel Gajski"], "https://doi.org/10.1145/309847.309917", 6], ["Graph Coloring Algorithms for Fast Evaluation of Curtis Decompositions.", ["Marek A. Perkowski", "Rahul Malvi", "Stan Grygiel", "Michael Burns", "Alan Mishchenko"], "https://doi.org/10.1145/309847.309918", 6], ["Maximizing Performance by Retiming and Clock Skew Scheduling.", ["Xun Liu", "Marios C. Papaefthymiou", "Eby G. Friedman"], "https://doi.org/10.1145/309847.309919", 6], ["A Practical Approach to Multiple-Class Retiming.", ["Klaus Eckl", "Jean Christophe Madre", "Peter Zepter", "Christian Legl"], "https://doi.org/10.1145/309847.309920", 6], ["Performance-Driven Integration of Retiming and Resynthesis.", ["Peichen Pan"], "https://doi.org/10.1145/309847.309921", 4], ["Kernel-Based Power Optimization of RTL Components: Exact and Approximate Extraction Algorithms.", ["Luca Benini", "Giovanni De Micheli", "Enrico Macii", "Giuseppe Odasso", "Massimo Poncino"], "https://doi.org/10.1145/309847.309922", 6], ["Customized Instruction-Sets for Embedded Processors.", ["Joseph A. Fisher"], "https://doi.org/10.1145/309847.309923", 5], ["System-Level Hardware/Software Trade-offs.", ["Samuel P. Harbison"], "https://doi.org/10.1145/309847.309924", 2], ["Functional Verification - Real Users, Real Problems, Real Opportunities (Panel).", ["Jonah McLeod", "Nozar Azarakhsh", "Glen Ewing", "Paul Gingras", "Scott Reedstrom", "Chris Rowen"], "https://doi.org/10.1145/309847.309925", 2], ["A Timing-Driven Soft-Macro Resynthesis Method in Interaction with Chip Floorplanning.", ["Hsiao-Pin Su", "Allen C.-H. Wu", "Youn-Long Lin"], "https://doi.org/10.1145/309847.309926", 6], ["An O-Tree Representation of Non-Slicing Floorplan and Its Applications.", ["Pei-Ning Guo", "Chung-Kuan Cheng", "Takeshi Yoshimura"], "https://doi.org/10.1145/309847.309928", 6], ["Module Placement for Analog Layout Using the Sequence-Pair Representation.", ["Florin Balasa", "Koen Lampaert"], "https://doi.org/10.1145/309847.309930", 6], ["Genetic List Scheduling Algorithm for Scheduling and Allocation on a Loosely Coupled Heterogeneous Multiprocessor System.", ["Martin Grajcar"], "https://doi.org/10.1145/309847.309931", 6], ["Performance-Driven Scheduling with Bit-Level Chaining.", ["Sanghun Park", "Kiyoung Choi"], "https://doi.org/10.1145/309847.309932", 6], ["A Model for Scheduling Protocol-Constrained Components and Environments.", ["Steve Haynal", "Forrest Brewer"], "https://doi.org/10.1145/309847.309933", 4], ["A Reordering Technique for Efficient Code Motion.", ["Luiz C. V. dos Santos", "Jochen A. G. Jess"], "https://doi.org/10.1145/309847.309935", 4], ["Coverage Estimation for Symbolic Model Checking.", ["Yatin Vasant Hoskote", "Timothy Kam", "Pei-Hsin Ho", "Xudong Zhao"], "https://doi.org/10.1145/309847.309936", 6], ["Improving Symbolic Traversals by Means of Activity Profiles.", ["Gianpiero Cabodi", "Paolo Camurati", "Stefano Quer"], "https://doi.org/10.1145/309847.309938", 6], ["Improved Approximate Reachability Using Auxiliary State Variables.", ["Shankar G. Govindaraju", "David L. Dill", "Jules P. Bergmann"], "https://doi.org/10.1145/309847.309940", 5], ["Symbolic Model Checking Using SAT Procedures instead of BDDs.", ["Armin Biere", "Alessandro Cimatti", "Edmund M. Clarke", "Masahiro Fujita", "Yunshan Zhu"], "https://doi.org/10.1145/309847.309942", 4], ["Power Efficient Mediaprocessors: Design Space Exploration.", ["Johnson Kin", "Chunho Lee", "William H. Mangione-Smith", "Miodrag Potkonjak"], "https://doi.org/10.1145/309847.309943", 6], ["Global Multimedia System Design Exploration Using Accurate Memory Organization Feedback.", ["Arnout Vandecappelle", "Miguel Miranda", "Erik Brockmeyer", "Francky Catthoor", "Diederik Verkest"], "https://doi.org/10.1145/309847.309945", 6], ["Implementation of a Scalable MPEG-4 Wavelet-Based Visual Texture Compression System.", ["Lode Nachtergaele", "Bart Vanhoof", "Mercedes Peon", "Gauthier Lafruit", "Jan Bormans", "Ivo Bolsens"], "https://doi.org/10.1145/309847.309948", 4], ["A 10 Mbit/s Upstream Cable Modem with Automatic equalization.", ["Patrick Schaumont", "Radim Cmar", "Serge Vernalde", "Marc Engels"], "https://doi.org/10.1145/309847.309950", 4], ["Panel: Cell Libraries - Build vs. Buy; Static vs. Dynamic.", ["Kurt Keutzer", "Kurt Wolf", "David Pietromonaco", "Jay Maxey", "Jeff Lewis", "Martin Lefebvre", "Jeff Burns"], "https://doi.org/10.1145/309847.309951", 2], ["Multilevel k-way Hypergraph Partitioning.", ["George Karypis", "Vipin Kumar"], "https://doi.org/10.1145/309847.309954", 6], ["Hypergraph Partitioning for VLSI CAD: Methodology for Heuristic Development, Experimentation and Reporting.", ["Andrew E. Caldwell", "Andrew B. Kahng", "Andrew A. Kennings", "Igor L. Markov"], "https://doi.org/10.1145/309847.309955", 6], ["Hypergraph Partitioning with Fixed Vertices.", ["Andrew E. Caldwell", "Andrew B. Kahng", "Igor L. Markov"], "https://doi.org/10.1145/309847.309957", 5], ["Relaxation and Clustering in a Local Search Framework: Application to Linear Placement.", ["Sung-Woo Hur", "John Lillis"], "https://doi.org/10.1145/309847.309958", 7], ["An Approxmimate Algorithm for Delay-Constraint Technology Mapping.", ["Sumit Roy", "Krishna P. Belkhale", "Prithviraj Banerjee"], "https://doi.org/10.1145/309847.309960", 6], ["Technology Mapping for FPGAs with Nonuniform Pin Delays and Fast Interconnections.", ["Jason Cong", "Yean-Yow Hwang", "Songjie Xu"], "https://doi.org/10.1145/309847.309963", 6], ["Automated Phase Assignment for the Synthesis of Low Power Domino Circuits.", ["Priyadarshan Patra", "Unni Narayanan"], "https://doi.org/10.1145/309847.309964", 6], ["Enhancing Simulation with BDDs and ATPG.", ["Malay K. Ganai", "Adnan Aziz", "Andreas Kuehlmann"], "https://doi.org/10.1145/309847.309965", 6], ["Cycle-Based Symbolic Simulation of Gate-Level Synchronous Circuits.", ["Valeria Bertacco", "Maurizio Damiani", "Stefano Quer"], "https://doi.org/10.1145/309847.309966", 6], ["Exploiting Positive Equality and Partial Non-Consistency in the Formal Verification of Pipelined Microprocessors.", ["Miroslav N. Velev", "Randal E. Bryant"], "https://doi.org/10.1145/309847.309967", 5], ["Parametric Representations of Boolean Constraints.", ["Mark Aagaard", "Robert B. Jones", "Carl-Johan H. Seger"], "https://doi.org/10.1145/309847.309968", 6], ["Vertical Benchmarks for CAD.", ["Christopher Inacio", "Herman Schmit", "David Nagle", "Andrew Ryan", "Donald E. Thomas", "Yingfai Tong", "Ben Klass"], "https://doi.org/10.1145/309847.309969", 6], ["A Framework for User Assisted Design Space Exploration.", ["Xiaobo Hu", "Garrison W. Greenwood", "S. Ravichandran", "Gang Quan"], "https://doi.org/10.1145/309847.309970", 6], ["Fast Prototyping: A System Design Flow Applied to a Complex System-on-Chip Multiprocessor Design.", ["Benoit Clement", "Richard Hersemeule", "Etienne Lantreibecq", "Bernard Ramanadin", "Pierre Coulomb", "Francois Pogodalla"], "https://doi.org/10.1145/309847.309971", 5], ["Verification and Management of a Multimillion-Gate Embedded Core Design.", ["Johann Notbauer", "Thomas W. Albrecht", "Georg Niedrist", "Stefan Rohringer"], "https://doi.org/10.1145/309847.309972", 4], ["Parasitic Extraction Accuracy - How Much is Enough?", ["Paul D. Franzon", "Mark Basel", "Aki Fujimara", "Sharad Mehrotra", "Ron Preston", "Robin C. Sarma", "Marty Walker"], "https://doi.org/10.1145/309847.309973", 0], ["Mixed-Vth (MVT) CMOS Circuit Design Methodology for Low Power Applications.", ["Liqiong Wei", "Zhanping Chen", "Kaushik Roy", "Yibin Ye", "Vivek De"], "https://doi.org/10.1145/309847.309974", 6], ["Stand-by Power Minimization Through Simultaneous Threshold Voltage Selection and Circuit Sizing.", ["Supamas Sirichotiyakul", "Tim Edwards", "Chanhee Oh", "Jingyan Zuo", "Abhijit Dharchoudhury", "Rajendran Panda", "David T. Blaauw"], "https://doi.org/10.1145/309847.309975", 6], ["Leakage Control with Efficient Use of Transistor Stacks in Single Threshold CMOS.", ["Mark C. Johnson", "Dinesh Somasekhar", "Kaushik Roy"], "https://doi.org/10.1145/309847.309976", 4], ["A Practical Gate Resizing Technique Considering Glitch Reduction for Low Power Design.", ["Masanori Hashimoto", "Hidetoshi Onodera", "Keikichi Tamaru"], "https://doi.org/10.1145/309847.309977", 6], ["Gradient-Based Optimization of Custom Circuits Using a Static-Timing Formulation.", ["Andrew R. Conn", "Ibrahim M. Elfadel", "W. W. Molzen", "P. R. OBrien", "Philip N. Strenski", "Chandramouli Visweswariah", "C. B. Whan"], "https://doi.org/10.1145/309847.309979", 8], ["Simultaneous Circuit Partitioning/Clustering with Retiming for Performance Optimization.", ["Jason Cong", "Honching Li", "Chang Wu"], "https://doi.org/10.1145/309847.309980", 6], ["Wave Steering in YADDs: A Novel Non-Iterative Synthesis and Layout Technique.", ["Arindam Mukherjee", "Ranganathan Sudhakar", "Malgorzata Marek-Sadowska", "Stephen I. Long"], "https://doi.org/10.1145/309847.309981", 6], ["MERLIN: Semi-Order-Independent Hierarchical Buffered Routing Tree Generation Using Local Neighborhood Search.", ["Amir H. Salek", "Jinan Lou", "Massoud Pedram"], "https://doi.org/10.1145/309847.309982", 7], ["Buffer Insertion with Accurate Gate and Interconnect Delay Computation.", ["Charles J. Alpert", "Anirudh Devgan", "Stephen T. Quay"], "https://doi.org/10.1145/309847.309983", 6], ["Reducing Cross-Coupling Among Interconnect Wires in Deep-Submicron Datapath Design.", ["Joon-Seo Yim", "Chong-Min Kyung"], "https://doi.org/10.1145/309847.309984", 6], ["A Novel VLSI Layout Fabric for Deep Sub-Micron Applications.", ["Sunil P. Khatri", "Amit Mehrotra", "Robert K. Brayton", "Ralph H. J. M. Otten", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/309847.309985", 6], ["Improved Selay Prediction for On-Chip Buses.", ["Real G. Pomerleau", "Paul D. Frazon", "Griff L. Bilbro"], "https://doi.org/10.1145/309847.309986", 5], ["Noise-Aware Repeater Insertion and Wire-Sizing for On-Chip Interconnect Using Hierarchical Moment-Matching.", ["Chung-Ping Chen", "Noel Menezes"], "https://doi.org/10.1145/309847.309987", 5], ["Interconnect Estimation and Dlanning for Deep Submicron Designs.", ["Jason Cong", "David Zhigang Pan"], "https://doi.org/10.1145/309847.309988", 4], ["ECL: A Specification Environment for System-Level Design.", ["Luciano Lavagno", "Ellen Sentovich"], "https://doi.org/10.1145/309847.309989", 6], ["Representation of Function Variants for Embedded System Optimization and Synthesis.", ["Kai Richter", "Dirk Ziegenbein", "Rolf Ernst", "Lothar Thiele", "Jurgen Teich"], "https://doi.org/10.1145/309847.309990", 6], ["Vex - A CAD Toolbox.", ["Jules P. Bergmann", "Mark Horowitz"], "https://doi.org/10.1145/309847.309991", 6], ["Constraint Management for Collaborative Electronic Design.", ["Juan Antonio Carballo", "Stephen W. Director"], "https://doi.org/10.1145/309847.309992", 6], ["MEMS CAD Beyond Multi-Million Transistors (Panel).", ["Kristofer S. J. Pister", "Albert P. Pisano", "Nicholas Swart", "Mike Horton", "John Rychcik", "John R. Gilbert", "Gerry K. Fedder"], "https://doi.org/10.1145/309847.309993", 2], ["A Multiscale Method for Fast Capacitance Extraction.", ["Johannes Tausch", "Jacob K. White"], "https://doi.org/10.1145/309847.309994", 6], ["Efficient Capacitance Computation for Structures with Non-Uniform Adaptive Surface Meshes.", ["Vikram Jandhyala", "Scott Savage", "J. Eric Bracken", "Zoltan J. Cendes"], "https://doi.org/10.1145/309847.309995", 6], ["Substrate Modeling and Lumped Substrate Resistance Extraction for CMOS ESD/Latchup Circuit Simulation.", ["Tong Li", "Ching-Han Tsai", "Elyse Rosenbaum", "Sung-Mo Kang"], "https://doi.org/10.1145/309847.309996", 6], ["Dynamic Power Management Based on Continuous-Time Markov Decision Processes.", ["Qinru Qiu", "Massoud Pedram"], "https://doi.org/10.1145/309847.309997", 7], ["Parallel Mixed-Level Power Simulation Based on Spatio-Temporal Circuit Partitioning.", ["Mauro Chinosi", "Roberto Zafalon", "Carlo Guardiani"], "https://doi.org/10.1145/309847.309998", 6], ["Low-Power Behavioral Synthesis Optimization Using Multiple Precision Arithmetic.", ["Milos D. Ercegovac", "Darko Kirovski", "Miodrag Potkonjak"], "https://doi.org/10.1145/309847.310000", 6], ["A Methodology for the Verification of a \"System on Chip\".", ["Daniel Geist", "Giora Biran", "Tamarah Arons", "Michael Slavkin", "Yvgeny Nustov", "Monica Farkas", "Karen Holtz", "Andy Long", "Dave King", "Steve Barret"], "https://doi.org/10.1145/309847.310001", 6], ["ICEBERG: An Embedded In-Circuit Emulator Synthesizer for Microcontrollers.", ["Ing-Jer Huang", "Tai-An Lu"], "https://doi.org/10.1145/309847.310003", 6], ["Microprocessor Based Testing for Core-Based System on Chip.", ["Christos A. Papachristou", "F. Martin", "Mehrdad Nourani"], "https://doi.org/10.1145/309847.310004", 6], ["Using Partitioning to Help Convergence in the Standard-Cell Design Automation Methodology.", ["Hema Kapadia", "Mark Horowitz"], "https://doi.org/10.1145/309847.310005", 6], ["Comparing RTL and Behavioral Design Methodologies in the Case of a 2M-Transistor ATM Shaper.", ["Imed Moussa", "Zoltan Sugar", "Rodolph Suescun", "Mario Diaz-Nava", "Marco Pavesi", "Salvatore Crudo", "Luca Gazi", "Ahmed Amine Jerraya"], "https://doi.org/10.1145/309847.310006", 6], ["Engineering Change: Methodology and Applications to Behavioral and System Synthesis.", ["Darko Kirovski", "Miodrag Potkonjak"], "https://doi.org/10.1145/309847.310007", 6], ["Reconfigurable Computing: What, Why, and Implications for Design Automation.", ["Andre DeHon", "John Wawrzynek"], "https://doi.org/10.1145/309847.310009", 6], ["An Automated Temporal Partitioning and Loop Fission Approach for FPGA Based Reconfigurable Synthesis of DSP Applications.", ["Meenakshi Kaul", "Ranga Vemuri", "Sriram Govindarajan", "Iyad Ouaiss"], "https://doi.org/10.1145/309847.310010", 7], ["Dynamically Reconfigurable Architecture for Image Processor Applications.", ["Alexandro M. S. Adario", "Eduardo L. Roehe", "Sergio Bampi"], "https://doi.org/10.1145/309847.310012", 6], ["Multi-Time Simulation of Voltage-Controlled Oscillators.", ["Onuttom Narayan", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/309847.310014", 6], ["Efficient Computation of Quasi-Periodic Circuit Operating Conditions via a Mixed Frequency/Time Approach.", ["Dan Feng", "Joel R. Phillips", "Keith Nabors", "Kenneth S. Kundert", "Jacob White"], "https://doi.org/10.1145/309847.310015", 6], ["Time-Mapped Harmonic Balance.", ["Ognen J. Nastov", "Jacob White"], "https://doi.org/10.1145/309847.310016", 6], ["Test Generation for Gigahertz Processors Using an Automatic Functional Constraint Extractor.", ["Raghuram S. Tupuri", "Arun Krishnamachary", "Jacob A. Abraham"], "https://doi.org/10.1145/309847.310018", 6], ["Proptest: A Property Based Test Pattern Generator for Sequential Circuits Using Test Compaction.", ["Ruifeng Guo", "Sudhakar M. Reddy", "Irith Pomeranz"], "https://doi.org/10.1145/309847.310019", 7], ["Multiple Error Diagnosis Based on Xlists.", ["Vamsi Boppana", "Rajarshi Mukherjee", "Jawahar Jain", "Masahiro Fujita", "Pradeep Bollineni"], "https://doi.org/10.1145/309847.310021", 6], ["Simulation Vector Generation from HDL Descriptions for Observability-Enhanced Statement Coverage.", ["Farzan Fallah", "Pranav Ashar", "Srinivas Devadas"], "https://doi.org/10.1145/309847.310023", 6], ["A Two-State Methodology for RTL Logic Simulation.", ["Lionel Bening"], "https://doi.org/10.1145/309847.310024", 6], ["An Approach for Extracting RT Timing Information to Annotate Algorithmic VHDL Specifications.", ["Cordula Hansen", "Francisco Nascimento", "Wolfgang Rosenstiel"], "https://doi.org/10.1145/309847.310026", 6], ["A Massively-Parallel Easily-Scalable Satisfiability Solver Using Reconfigurable Hardware.", ["Miron Abramovici", "Jose T. de Sousa", "Daniel G. Saab"], "https://doi.org/10.1145/309847.310028", 7], ["Dynamic Fault Diagnosis on Reconfigurable Hardware.", ["Fatih Kocan", "Daniel G. Saab"], "https://doi.org/10.1145/309847.310029", 6], ["Hardware Compilation for FPGA-Based Configurable Computing Machines.", ["Xiaohan Zhu", "Bill Lin"], "https://doi.org/10.1145/309847.310030", 6], ["0.18m CMOS and Beyond.", ["D. J. Eaglesham"], "https://doi.org/10.1145/309847.310032", 6], ["SOI Digital CMOS VLSI - a Design Perspective.", ["Ching-Te Chuang", "Ruchir Puri"], "https://doi.org/10.1145/309847.310034", 6], ["Equivalent Elmore Delay for RLC Trees.", ["Yehea I. Ismail", "Eby G. Friedman", "Jose Luis Neves"], "https://doi.org/10.1145/309847.310041", 6], ["Effects of Inductance on the Propagation Delay and Repeater Insertion in VLSI Circuits.", ["Yehea I. Ismail", "Eby G. Friedman"], "https://doi.org/10.1145/309847.310042", 4], ["Retiming for DSM with Area-Delay Trade-Offs and Delay Constraints.", ["Abdallah Tabbara", "Robert K. Brayton", "A. Richard Newton"], "https://doi.org/10.1145/309847.310044", 6], ["Functional Timing Analysis for IP Characterization.", ["Hakan Yalcin", "Mohammad Mortazavi", "Robert Palermo", "Cyrus Bamji", "Karem A. Sakallah"], "https://doi.org/10.1145/309847.310045", 6], ["Detecting False Timing Paths: Experiments on PowerPC Microprocessors.", ["Richard Raimi", "Jacob A. Abraham"], "https://doi.org/10.1145/309847.310047", 5], ["On ILP Formulations for Built-In Self-Testable Data Path Synthesis.", ["Han Bin Kim", "Dong Sam Ha", "Takeshi Takahashi"], "https://doi.org/10.1145/309847.310048", 6], ["Improving the Test Quality for Scan-Based BIST Using a General Test Application Scheme.", ["Huan-Chih Tsai", "Kwang-Ting Cheng", "Sudipta Bhawmik"], "https://doi.org/10.1145/309847.310050", 6], ["Built-In Test Sequence Generation for Synchronous Sequential Circuits Based on Loading and Expansion of Test Subsequences.", ["Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1145/309847.310052", 6], ["Analysis of Performance Impact Caused by Power Supply Noise in Deep Submicron Devices.", ["Yi-Min Jiang", "Kwang-Ting Cheng"], "https://doi.org/10.1145/309847.310053", 6], ["A Floorplan-Based Planning Methodology for Power and Clock Distribution in ASICs.", ["Joon-Seo Yim", "Seong-Ok Bae", "Chong-Min Kyung"], "https://doi.org/10.1145/309847.310054", 6], ["Digital Aetection of Analog Parametric Faults in SC Filters.", ["Ramesh Harjani", "Bapiraju Vinnakota"], "https://doi.org/10.1145/309847.310056", 6], ["Application of High Level Interface-Based Design to Telecommunications System Hardware.", ["Dyson Wilkes", "M. M. Kamal Hashmi"], "https://doi.org/10.1145/309847.310057", 6], ["Hardware Reuse at the Behavioral Level.", ["Patrick Schaumont", "Radim Cmar", "Serge Vernalde", "Marc Engels", "Ivo Bolsens"], "https://doi.org/10.1145/309847.310058", 6], ["Description and Simulation of Hardware/Software Systems with Java.", ["Tommy Kuhn", "Wolfgang Rosenstiel", "Udo Kebschull"], "https://doi.org/10.1145/309847.310059", 4], ["Java Driven Codesign and Prototyping of Networked Embedded Systems.", ["Josef Fleischmann", "Klaus Buchenrieder", "Rainer Kress"], "https://doi.org/10.1145/309847.310068", 4], ["Subwavelength Lithography: How Will It Affect Your Design Flow? (Panel).", ["Andrew B. Kahng", "Y. C. Pati", "Warren Grobman", "Robert Pack", "Lance A. Glasser"], "https://doi.org/10.1145/309847.310070", 0], ["Subwavelength Lithography and Its Potential Impact on Design and EDA.", ["Andrew B. Kahng", "Y. C. Pati"], "https://doi.org/10.1145/309847.310072", 6], ["Synthesis of Embedded Software Using Free-Choice Petri Nets.", ["Marco Sgroi", "Luciano Lavagno"], "https://doi.org/10.1145/309847.310073", 6], ["Exact Memory Size Estimation for Array Computations without Loop Unrolling.", ["Ying Zhao", "Sharad Malik"], "https://doi.org/10.1145/309847.310074", 6], ["Constraint Driven Code Selection for Fixed-Point DSPs.", ["Steven Bashford", "Rainer Leupers"], "https://doi.org/10.1145/309847.310076", 6], ["Rapid Development of Optimized DSP Code from a High Level Description Through Software Estimations.", ["Alain Pegatoquet", "Emmanuel Gresset", "Michel Auguin", "Luc Bianco"], "https://doi.org/10.1145/309847.310077", 4], ["Software Environment for a Multiprocessor DSP.", ["Asawaree Kalavade", "Joe Othmer", "Bryan D. Ackland", "Kanwar Jit Singh"], "https://doi.org/10.1145/309847.310078", 4], ["Robust FPGA Intellectual Property Protection Through Multiple Small Watermarks.", ["John Lach", "William H. Mangione-Smith", "Miodrag Potkonjak"], "https://doi.org/10.1145/309847.310080", 6], ["Robust Techniques for Watermarking Sequential Circuit Designs.", ["Arlindo L. Oliveira"], "https://doi.org/10.1145/309847.310082", 6], ["Effective Iterative Techniques for Fingerprinting Design IP.", ["Andrew E. Caldwell", "Hyun-Jin Choi", "Andrew B. Kahng", "Stefanus Mantik", "Miodrag Potkonjak", "Gang Qu", "Jennifer L. Wong"], "https://doi.org/10.1145/309847.310083", 6], ["Behavioral Synthesis Techniques for Intellectual Property Protection.", ["Inki Hong", "Miodrag Potkonjak"], "https://doi.org/10.1145/309847.310085", 6], ["Design and Implementation of a Scalable Encryption Processor with Embedded Variable DC/DC Converter.", ["James Goodman", "Anantha Chandrakasan", "Abram P. Dancy"], "https://doi.org/10.1145/309847.310087", 6], ["Design Considerations for Battery-Powered Electronics.", ["Massoud Pedram", "Qing Wu"], "https://doi.org/10.1145/309847.310089", 6], ["Cycle-Accurate Simulation of Energy Consumption in Embedded Systems.", ["Tajana Simunic", "Luca Benini", "Giovanni De Micheli"], "https://doi.org/10.1145/309847.310090", 6], ["Lowering Power Consumption in Clock by Using Globally Asynchronous Locally Synchronous Design Style.", ["Ahmed Hemani", "Thomas Meincke", "Shashi Kumar", "Adam Postula", "Thomas Olsson", "Peter Nilsson", "Johnny Oberg", "Peeter Ellervee", "Dan Lundqvist"], "https://doi.org/10.1145/309847.310091", 6], ["A CAD Tool for Optical MEMS.", ["Timothy P. Kurzweg", "Steven P. Levitan", "Philippe J. Marchand", "Jose A. Martinez", "Kurt R. Prough", "Donald M. Chiarulli"], "https://doi.org/10.1145/309847.310092", 6], ["On Thermal Effects in Deep Sub-Micron VLSI Interconnects.", ["Kaustav Banerjee", "Amit Mehrotra", "Alberto L. Sangiovanni-Vincentelli", "Chenming Hu"], "https://doi.org/10.1145/309847.310093", 7], ["Converting a 64b PowerPC Processor from CMOS Bulk to SOI Technology.", ["D. Allen", "D. Behrends", "B. Stanisic"], "https://doi.org/10.1145/309847.310094", 6], ["A Framework for Collaborative and Distributed Web-Based Design.", ["Gangadhar Konduri", "Anantha Chandrakasan"], "https://doi.org/10.1145/309847.310095", 6], ["Dealing with Inductance in High-Speed Chip Design.", ["Phillip Restle", "Albert E. Ruehli", "Steven G. Walker"], "https://doi.org/10.1145/309847.310096", 6], ["Interconnect Analysis: From 3-D Structures to Circuit Models.", ["Mattan Kamon", "Nuno Alexandre Marques", "Yehia Massoud", "Luis Miguel Silveira", "Jacob White"], "https://doi.org/10.1145/309847.310097", 5], ["IC Analyses Including Extracted Inductance Models.", ["Michael W. Beattie", "Lawrence T. Pileggi"], "https://doi.org/10.1145/309847.310098", 6], ["On-Chip Inductance Issues in Multiconductor Systems.", ["Shannon V. Morton"], "https://doi.org/10.1145/309847.310099", 6], ["A Methodology for Accurate Performance Evaluation in Architecture Exploration.", ["George Hadjiyiannis", "Pietro Russo", "Srinivas Devadas"], "https://doi.org/10.1145/309847.310100", 6], ["LISA - Machine Description Language for Cycle-Accurate Models of Programmable DSP Architectures.", ["Stefan Pees", "Andreas Hoffmann", "Vojin Zivojnovic", "Heinrich Meyr"], "https://doi.org/10.1145/309847.310101", 6], ["Exploiting Intellectual Properties in ASIP Designs for Embedded DSP Software.", ["Hoon Choi", "Ju Hwan Yi", "Jong-Yeol Lee", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/309847.310103", 6], ["MAELSTROM: Efficient Simulation-Based Synthesis for Custom Analog Cells.", ["Michael Krasnicki", "Rodney Phelps", "Rob A. Rutenbar", "L. Richard Carley"], "https://doi.org/10.1145/309847.310104", 6], ["Behavioral Synthesis of Analog Systems Using Two-layered Design Space Exploration.", ["Alex Doboli", "Adrian Nunez-Aldana", "Nagu R. Dhanwada", "Sree Ganesan", "Ranga Vemuri"], "https://doi.org/10.1145/309847.310105", 7], ["Circuit Complexity Reduction for Symbolic Analysis of Analog Integrated Circuits.", ["Walter Daems", "Georges G. E. Gielen", "Willy M. C. Sansen"], "https://doi.org/10.1145/309847.310106", 6], ["Cycle and Phase Accurate DSP Modeling and Integration for HW/SW Co-Verification.", ["Lisa M. Guerra", "Joachim Fitzner", "Dipankar Talukdar", "Chris Schlager", "Bassam Tabbara", "Vojin Zivojnovic"], "https://doi.org/10.1145/309847.310107", 6], ["A Study in Coverage-Driven Test Generation.", ["Mike Benjamin", "Daniel Geist", "Alan Hartman", "Gerard Mas", "Ralph Smeets", "Yaron Wolfsthal"], "https://doi.org/10.1145/309847.310108", 6], ["IC Test Using the Energy Consumption Ratio.", ["Wanli Jiang", "Bapiraju Vinnakota"], "https://doi.org/10.1145/309847.310109", 6], ["Design Strategy of On-Chip Inductors for Highly Integrated RF Systems.", ["C. Patrick Yue", "S. Simon Wong"], "https://doi.org/10.1145/309847.310110", 6], ["The Simulation and Design of Integrated Inductors.", ["N. R. Belk", "M. R. Frei", "M. Tsai", "A. J. Becker", "K. L. Tokuda"], "https://doi.org/10.1145/309847.310111", 6], ["Optimization of Inductor Circuits via Geometric Programming.", ["Maria del Mar Hershenson", "Sunderarajan S. Mohan", "Stephen P. Boyd", "Thomas H. Lee"], "https://doi.org/10.1145/309847.310112", 5], ["Panel: What is the Proper System on Chip Design Methodology.", ["Richard Goering", "Pierre Bricaud", "James G. Dougherty", "Steve Glaser", "Michael Keating", "Robert Payne", "Davoud Samani"], "https://doi.org/10.1145/309847.310113", 0]]