$date
	Wed Feb 11 17:13:53 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_d_ff $end
$var wire 1 ! q_bar $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$var reg 1 % rst $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 1 $ d $end
$var wire 1 & d1 $end
$var wire 1 % rst $end
$var wire 1 ! q_bar $end
$var wire 1 " q $end
$scope module t1 $end
$var wire 1 # clk $end
$var wire 1 ! q_bar $end
$var wire 1 % rst $end
$var wire 1 & t $end
$var reg 1 " q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1&
1%
1$
0#
0"
1!
$end
#5
1#
#10
0#
0%
#15
0!
0&
1"
1#
#20
1&
0#
0$
#25
1!
0&
0"
1#
#30
1&
0#
1$
#35
0!
0&
1"
1#
#40
1!
1&
0"
0#
1%
#45
1#
#50
0#
0%
#55
0!
0&
1"
1#
#60
0#
