<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p278" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_278{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_278{left:110px;bottom:68px;letter-spacing:0.09px;}
#t3_278{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t4_278{left:69px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t5_278{left:69px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t6_278{left:69px;bottom:1012px;letter-spacing:0.13px;}
#t7_278{left:151px;bottom:1012px;letter-spacing:0.15px;word-spacing:0.01px;}
#t8_278{left:69px;bottom:988px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t9_278{left:69px;bottom:972px;letter-spacing:-0.18px;word-spacing:-0.38px;}
#ta_278{left:69px;bottom:922px;letter-spacing:-0.09px;}
#tb_278{left:154px;bottom:922px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tc_278{left:69px;bottom:897px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#td_278{left:69px;bottom:881px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#te_278{left:69px;bottom:864px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#tf_278{left:440px;bottom:824px;letter-spacing:-0.13px;}
#tg_278{left:122px;bottom:803px;letter-spacing:-0.18px;word-spacing:-0.45px;}
#th_278{left:122px;bottom:786px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ti_278{left:122px;bottom:769px;letter-spacing:-0.17px;word-spacing:-0.24px;}
#tj_278{left:69px;bottom:719px;letter-spacing:-0.1px;}
#tk_278{left:154px;bottom:719px;letter-spacing:-0.09px;word-spacing:-0.03px;}
#tl_278{left:69px;bottom:695px;letter-spacing:-0.14px;word-spacing:-0.84px;}
#tm_278{left:69px;bottom:678px;letter-spacing:-0.14px;word-spacing:-1.01px;}
#tn_278{left:69px;bottom:661px;letter-spacing:-0.2px;word-spacing:-1.23px;}
#to_278{left:69px;bottom:645px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tp_278{left:69px;bottom:620px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tq_278{left:69px;bottom:603px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#tr_278{left:69px;bottom:579px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ts_278{left:69px;bottom:562px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tt_278{left:69px;bottom:538px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tu_278{left:69px;bottom:521px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#tv_278{left:69px;bottom:496px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tw_278{left:69px;bottom:480px;letter-spacing:-0.15px;word-spacing:-1.14px;}
#tx_278{left:69px;bottom:463px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#ty_278{left:69px;bottom:413px;letter-spacing:-0.09px;}
#tz_278{left:155px;bottom:413px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t10_278{left:69px;bottom:389px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t11_278{left:69px;bottom:372px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t12_278{left:69px;bottom:347px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t13_278{left:69px;bottom:331px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t14_278{left:69px;bottom:314px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t15_278{left:69px;bottom:289px;letter-spacing:-0.14px;word-spacing:-0.84px;}
#t16_278{left:69px;bottom:273px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t17_278{left:827px;bottom:279px;}
#t18_278{left:69px;bottom:256px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t19_278{left:69px;bottom:239px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1a_278{left:69px;bottom:189px;letter-spacing:-0.09px;}
#t1b_278{left:154px;bottom:189px;letter-spacing:-0.12px;}
#t1c_278{left:69px;bottom:165px;letter-spacing:-0.15px;word-spacing:-1.28px;}
#t1d_278{left:69px;bottom:148px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#t1e_278{left:69px;bottom:116px;letter-spacing:-0.16px;}
#t1f_278{left:91px;bottom:116px;letter-spacing:-0.11px;}

.s1_278{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_278{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_278{font-size:14px;font-family:Verdana_13-;color:#000;}
.s4_278{font-size:18px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s5_278{font-size:17px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s6_278{font-size:11px;font-family:Verdana_13-;color:#000;}
.s7_278{font-size:14px;font-family:NeoSansIntel_pgv;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts278" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg278Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg278" style="-webkit-user-select: none;"><object width="935" height="1210" data="278/278.svg" type="image/svg+xml" id="pdf278" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_278" class="t s1_278">11-12 </span><span id="t2_278" class="t s1_278">Vol. 1 </span>
<span id="t3_278" class="t s2_278">PROGRAMMING WITH INTEL® STREAMING SIMD EXTENSIONS 2 (INTEL® SSE2) </span>
<span id="t4_278" class="t s3_278">operands as the 64-bit versions. For example, where the 64-bit version of the PADDB instruction operates on 8 </span>
<span id="t5_278" class="t s3_278">packed bytes, the 128-bit version operates on 16 packed bytes. </span>
<span id="t6_278" class="t s4_278">11.4.4 </span><span id="t7_278" class="t s4_278">Cacheability Control and Memory Ordering Instructions </span>
<span id="t8_278" class="t s3_278">Intel SSE2 instructions that give programs more control over the caching, loading, and storing of data. are </span>
<span id="t9_278" class="t s3_278">described below. </span>
<span id="ta_278" class="t s5_278">11.4.4.1 </span><span id="tb_278" class="t s5_278">FLUSH Cache Line </span>
<span id="tc_278" class="t s3_278">The CLFLUSH (flush cache line) instruction writes and invalidates the cache line associated with a specified linear </span>
<span id="td_278" class="t s3_278">address. The invalidation is for all levels of the processor’s cache hierarchy, and it is broadcast throughout the </span>
<span id="te_278" class="t s3_278">cache coherency domain. </span>
<span id="tf_278" class="t s5_278">NOTE </span>
<span id="tg_278" class="t s3_278">CLFLUSH was introduced with Intel SSE2. However, the instruction can be implemented in IA-32 </span>
<span id="th_278" class="t s3_278">processors that do not implement Intel SSE2. Detect CLFLUSH using the feature bit (if </span>
<span id="ti_278" class="t s3_278">CPUID.01H:EDX.CLFSH[bit 19] = 1). </span>
<span id="tj_278" class="t s5_278">11.4.4.2 </span><span id="tk_278" class="t s5_278">Cacheability Control Instructions </span>
<span id="tl_278" class="t s3_278">The following four instructions enable data from XMM and general-purpose registers to be stored to memory using </span>
<span id="tm_278" class="t s3_278">a non-temporal hint. The non-temporal hint directs the processor to store data to memory without writing the data </span>
<span id="tn_278" class="t s3_278">into the cache hierarchy. See Section 10.4.6.2, “Caching of Temporal vs. Non-Temporal Data,” for more information </span>
<span id="to_278" class="t s3_278">about non-temporal stores and hints. </span>
<span id="tp_278" class="t s3_278">The MOVNTDQ (store double quadword using non-temporal hint) instruction stores packed integer data from an </span>
<span id="tq_278" class="t s3_278">XMM register to memory, using a non-temporal hint. </span>
<span id="tr_278" class="t s3_278">The MOVNTPD (store packed double precision floating-point values using non-temporal hint) instruction stores </span>
<span id="ts_278" class="t s3_278">packed double precision floating-point data from an XMM register to memory, using a non-temporal hint. </span>
<span id="tt_278" class="t s3_278">The MOVNTI (store doubleword using non-temporal hint) instruction stores integer data from a general-purpose </span>
<span id="tu_278" class="t s3_278">register to memory, using a non-temporal hint. </span>
<span id="tv_278" class="t s3_278">The MASKMOVDQU (store selected bytes of double quadword) instruction stores selected byte integers from an </span>
<span id="tw_278" class="t s3_278">XMM register to memory, using a byte mask to selectively write the individual bytes. The memory location does not </span>
<span id="tx_278" class="t s3_278">need to be aligned on a natural boundary. This instruction also uses a non-temporal hint. </span>
<span id="ty_278" class="t s5_278">11.4.4.3 </span><span id="tz_278" class="t s5_278">Memory Ordering Instructions </span>
<span id="t10_278" class="t s3_278">Intel SSE2 introduced two fence instructions (LFENCE and MFENCE) as companions to the SFENCE instruction </span>
<span id="t11_278" class="t s3_278">introduced with Intel SSE. </span>
<span id="t12_278" class="t s3_278">The LFENCE instruction establishes a memory fence for loads. It guarantees ordering between two loads and </span>
<span id="t13_278" class="t s3_278">prevents speculative loads from passing the load fence (that is, no speculative loads are allowed until all loads </span>
<span id="t14_278" class="t s3_278">specified before the load fence have been carried out). </span>
<span id="t15_278" class="t s3_278">The MFENCE instruction establishes a memory fence for both loads and stores. The processor ensures that no load </span>
<span id="t16_278" class="t s3_278">or store after MFENCE will become globally visible until all loads and stores before MFENCE are globally visible. </span>
<span id="t17_278" class="t s6_278">1 </span>
<span id="t18_278" class="t s3_278">Note that the sequences LFENCE;SFENCE and SFENCE;LFENCE are not equivalent to MFENCE because neither </span>
<span id="t19_278" class="t s3_278">ensures that older stores are globally observed prior to younger loads. </span>
<span id="t1a_278" class="t s5_278">11.4.4.4 </span><span id="t1b_278" class="t s5_278">Pause </span>
<span id="t1c_278" class="t s3_278">The PAUSE instruction is provided to improve the performance of “spin-wait loops” executed on a Pentium 4 or Intel </span>
<span id="t1d_278" class="t s3_278">Xeon processor. On a Pentium 4 processor, it also provides the added benefit of reducing processor power </span>
<span id="t1e_278" class="t s7_278">1. </span><span id="t1f_278" class="t s7_278">A load is considered to become globally visible when the value to be loaded is determined. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
