$date
	Sun Mar 27 21:55:24 2022
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module FSM_tb $end
$var reg 1 ! clk $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
$end
