INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/karim/Coursework_FPGA/Coursework_FPGA.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/karim/Coursework_FPGA/Coursework_FPGA.srcs/sources_1/new/ascii_to_action.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascii_to_action
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/karim/Coursework_FPGA/Coursework_FPGA.srcs/sources_1/new/calculator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/karim/Coursework_FPGA/Coursework_FPGA.srcs/sources_1/new/stack.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stack
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/karim/Coursework_FPGA/Coursework_FPGA.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/karim/Coursework_FPGA/Coursework_FPGA.srcs/sources_1/new/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/karim/Coursework_FPGA/Coursework_FPGA.srcs/sources_1/new/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/karim/Coursework_FPGA/Coursework_FPGA.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
