# -*- coding: utf-8 -*-

# Copyright (c) 2024-2025 Institute of Information Engineering, Chinese Academy of Sciences
#
# DiveFuzz is licensed under Mulan PSL v2.
# You can use this software according to the terms and conditions of the Mulan PSL v2.
# You may obtain a copy of Mulan PSL v2 at:
#          http://license.coscl.org.cn/MulanPSL2
#
# THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND,
# EITHER EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT,
# MERCHANTABILITY OR FIT FOR A PARTICULAR PURPOSE.
#
# See the Mulan PSL v2 for more details.

from __future__ import annotations

from .riscv_asm_syntex import AsmProgram, ArchConfig, CSR, Instruction, Comment, Hook
from .constants import *
from .template_instance import TemplateInstance
from .constants import TemplateType, HOOK_MAIN
from .value_pools import (
    DataType, PoolConfig, ValuePool, ValuePoolConfig,
    MemWordConfig, MemWordValuePool,
    create_all_pools as _create_all_pools,
)
import random

# Module-level value pools.  Instantiated once so distribution holds across
# all seeds in a run.  Override via configure_value_pools().
_gpr_pool   = ValuePool(DataType.GPR_64)
_fpr16_pool = ValuePool(DataType.FPR_16)
_fpr32_pool = ValuePool(DataType.FPR_32)
_fpr64_pool = ValuePool(DataType.FPR_64)
_mem_pool: MemWordValuePool = MemWordValuePool(
    category_config=PoolConfig(regular=0.35, boundary=0.20, extreme=0.20, exceptional=0.25),
    semantic_config=MemWordConfig(),
)


def configure_value_pools(config: ValuePoolConfig) -> None:
    """Replace module-level pools with fresh instances using *config*.

    Call this before any template building to customise category
    distributions (REGULAR / BOUNDARY / EXTREME / EXCEPTIONAL).
    """
    global _gpr_pool, _fpr16_pool, _fpr32_pool, _fpr64_pool, _mem_pool
    pools = _create_all_pools(config)
    _gpr_pool   = pools[DataType.GPR_64]
    _fpr16_pool = pools[DataType.FPR_16]
    _fpr32_pool = pools[DataType.FPR_32]
    _fpr64_pool = pools[DataType.FPR_64]
    _mem_pool   = pools[DataType.MEM_WORD]


def _gen_gpr_value() -> int:
    """Return a 64-bit integer suitable for loading into a GPR."""
    return _gpr_pool.sample()


def _gen_fpr_value(op: str) -> int:
    """Return a 64-bit integer whose lower bits encode an IEEE 754 value.

    *op* is one of ``"fmv.h.x"``, ``"fmv.w.x"``, ``"fmv.d.x"`` and
    determines which format (binary16 / binary32 / binary64) the bits
    represent.
    """
    if op == "fmv.h.x":
        return _fpr16_pool.sample()
    elif op == "fmv.w.x":
        return _fpr32_pool.sample()
    else:  # fmv.d.x
        return _fpr64_pool.sample()


def _gen_mem_word() -> int:
    """Return a 32-bit integer suitable for a .word directive."""
    return _mem_pool.sample()


# ==============================================================================
# Private Helper Functions (Internal Use Only)
# ==============================================================================
# Private Helper Functions (Internal Use Only)
# ==============================================================================


def _write_random_words(p: AsmProgram, random_bytes: int) -> AsmProgram:
    """
    Emit random 32-bit words for a byte count that is word aligned.
    """
    if random_bytes % 4 != 0:
        raise ValueError(f"random_bytes must be 4-byte aligned, got {random_bytes}")

    random_words = random_bytes // 4
    for i in range(0, random_words, 8):
        batch_size = min(8, random_words - i)
        words = [f"0x{_gen_mem_word():08x}" for _ in range(batch_size)]
        p.data_word(*words)

    return p


def _init_random_mem_region(
    p: AsmProgram,
    total_bytes: int = 8192,
    random_bytes: int = 4096,
    random_offset: int = 2048,
) -> AsmProgram:
    """
    Initialize memory region with random data for fuzzing diversity.

    Args:
        p: AsmProgram to add data to
        total_bytes: Total size of memory region (default 8192 = 8KB)
        random_bytes: Number of bytes to randomize (default 4096 = 4KB)
        random_offset: Start offset of the randomized window.

    T6 points at mem_region + 4096 and signed IMM_12 load/store instructions
    can reach mem_region + 2048 through mem_region + 6143.  Randomizing that
    reachable window ensures T6-based integer, floating-point, and atomic
    memory operations observe diverse initialized values.
    """
    if random_offset < 0 or random_bytes < 0:
        raise ValueError("random_offset and random_bytes must be non-negative")
    if random_offset + random_bytes > total_bytes:
        raise ValueError(
            f"random window [{random_offset}, {random_offset + random_bytes}) exceeds "
            f"total_bytes={total_bytes}"
        )

    if random_offset > 0:
        p.data_zero(random_offset)

    _write_random_words(p, random_bytes)

    remaining_bytes = total_bytes - random_offset - random_bytes
    if remaining_bytes:
        p.data_zero(remaining_bytes)

    return p


def _init_random_stack_region(p: AsmProgram, total_bytes: int = 1024) -> AsmProgram:
    """
    Initialize the compressed-SP memory window with random data.

    Generated c.*sp memory instructions use unsigned positive offsets, so the
    generator locally points sp at stack_region before each such instruction.
    Randomizing the full 1KB region covers all supported c.*sp offsets.
    """
    _write_random_words(p, total_bytes)
    return p


def _init_stack_region_section(p: AsmProgram) -> AsmProgram:
    """
    Define the data region used by generated c.*sp memory instructions.
    """
    p.section(".stack_region", flags="aw", sect_type="@progbits")
    p.align(4)
    p.label(SYM_STACK_REGION)
    _init_random_stack_region(p)
    p.label(SYM_STACK_REGION_END)
    return p


# ------------------------------------------------------------------------------
# XiangShan mode Private Functions
# ------------------------------------------------------------------------------

def _xs_text_startup(p: AsmProgram) -> AsmProgram:
    """
    [XiangShan ] Build the startup sequence in .text (_start and early jumps):
    - Read mhartid/core ID
    - Jump to h0_start via jalr
    - Set MISA, kernel stack pointer, trap vector MTVEC/STVEC, initial MEPC
    """
    p.globl(LBL_START).section(".text")

    p.label(LBL_START)

    p.li("x13", "0x800000000084112d")
    p.csrw(CSR.MISA, "x13")


    p.label(LBL_TRAP_VEC_INIT)
    p.la("x13", LBL_OTHER_EXP)
    p.csrw(CSR.MTVEC, "x13", comment="MTVEC")
    p.la("x13", LBL_OTHER_EXP_S)
    p.csrw(CSR.STVEC, "x13", comment="STVEC")

    p.label(LBL_MEPC_SETUP)
    p.la("x13", LBL_INIT)
    p.csrw(CSR.MEPC, "x13")


    return p


def _xs_init(p: AsmProgram) -> AsmProgram:
    """
    [XiangShan] Mode basic initialization:
    - Write MSTATUS/MIE PMP/PMA
    - Enter init via mret
    """
    p.label(LBL_INIT_ENV)
    ms_val = random_mstatus_rv64_h()
    mpp = (ms_val >> 11) & 0b11  
    # mode_map = {
    #     0: "U-mode",
    #     1: "S-mode",
    #     3: "M-mode",
    # }
    # ret_mode = mode_map.get(mpp, "RESERVED")
    # Load and write MSTATUS
    p.li("x26", f"0x{ms_val:016x}")
    p.csrw(CSR.MSTATUS, "x26", comment=f"MSTATUS (mode is {mpp})")
    # Build PMP (Physical Memory Protection) setup.
    # Use NAPOT mode to cover entire address space (including mem_region for AMO instructions)
    #
    # In RV64, PMP configuration registers layout:
    #   - pmpcfg0 (0x3a0): configures entries 0-7 (8 bytes, 1 byte per entry)
    #   - pmpcfg2 (0x3a2): configures entries 8-15
    #   - pmpcfg1/pmpcfg3 do NOT exist in RV64 (only in RV32)
    #
    # Strategy:
    #   1. pmpaddr0 = all 1s for NAPOT covering entire address space
    #   2. pmpcfg0 entry 0 = 0x1f (NAPOT mode, RWX permissions)
    #   3. Clear pmpcfg2 to disable entries 8-15
    #
    # Note: PMP is always set to ensure consistent state between Spike and DUT.
    p.li("x16", -1)  # All 1s = 0xffffffffffffffff
    p.csrw(0x3b0, "x16", comment="pmpaddr0 = all 1s (NAPOT full coverage)")
    p.li("x16", 0x1f)  # Entry 0: A=NAPOT(11), X=1, W=1, R=1
    p.csrw(0x3a0, "x16", comment="pmpcfg0: entry 0 = NAPOT+RWX")
    p.li("x16", 0x0)
    p.csrw(0x3a2, "x16", comment="pmpcfg2 = 0 (disable entries 8-15)")
    if mpp != 3:
        p.instr("sfence.vma x0, x0")

    # Initialize exception delegation registers to ensure consistency
    # between Spike and DUT (BOOM). Without this, random CSR writes to
    # medeleg/mideleg can cause Spike and DUT to use different trap vectors.
    p.li("x26", "0x0")
    p.csrw(CSR.MEDELEG, "x26", comment="MEDELEG - no delegation to S-mode")
    p.csrw(CSR.MIDELEG, "x26", comment="MIDELEG - no delegation to S-mode")
    p.csrw(CSR.MIE, "x26", comment="MIE")

    # =========================================================================
    # Initialize scratch/trap-value CSRs to zero for cosim state synchronization
    # =========================================================================
    # Machine-level scratch and trap value registers:
    p.csrw(CSR.MSCRATCH, "x26", comment="MSCRATCH - init to 0 for cosim sync")
    p.csrw(CSR.MTVAL, "x26", comment="MTVAL - init to 0 for cosim sync")
    p.csrw(CSR.MCAUSE, "x26", comment="MCAUSE - init to 0 for cosim sync")
    # Supervisor-level scratch and trap value registers:
    p.csrw(CSR.SSCRATCH, "x26", comment="SSCRATCH - init to 0 for cosim sync")
    p.csrw(CSR.STVAL, "x26", comment="STVAL - init to 0 for cosim sync")
    p.csrw(CSR.SCAUSE, "x26", comment="SCAUSE - init to 0 for cosim sync")
    p.csrw(CSR.SEPC, "x26", comment="SEPC - init to 0 for cosim sync")
    # =========================================================================

    p.mret()
    return p


def _xs_init_reg(p: AsmProgram) -> AsmProgram:
    """
    [XiangShan/Rocket] init: Initialize floating-point and general-purpose registers.

    This function initializes ALL registers to ensure deterministic behavior
    across different simulators/processors for differential testing:
    - x1-x31: General-purpose registers (x0 is hardwired to 0)
    - f0-f31: Floating-point registers
    """
    p.label(LBL_INIT)

    # Large probability group: valid rounding modes 0~4
    major_modes = [0, 1, 2, 3, 4]

    # Small probability group: reserved modes 5~7
    minor_modes = [5, 6, 7]

    # Choose group (e.g., 95% vs 5%)
    if random.random() < 0.95:
        rm = random.choice(major_modes)
    else:
        rm = random.choice(minor_modes)

    p.instr("fsrmi", str(rm))
    # Clear fflags to ensure consistent initial state between Spike and DUT.
    # RISC-V spec does NOT mandate a reset value for fflags - it's software's
    # responsibility to clear it. Different implementations may have different
    # initial values (e.g., Spike=0, BOOM=0x10), which would cause false positives.
    p.instr("csrwi", "fflags", "0")

    # === General-purpose and floating-point register initialization ===
    # Initialize ALL x1-x31 and f0-f31 for deterministic testing
    # Note: x0 is hardwired to 0, no need to initialize

    # Phase 1: Initialize x1-x31 with random values
    # We use a specific pattern to ensure all registers get initialized
    for r in range(1, 16):
        rand_val = _gen_gpr_value()
        p.li(f"x{r}", f"0x{rand_val:016x}")

    # Phase 2: Initialize f0-f31 using the initialized x registers
    # Use x5 (t0) as temp since it's already initialized
    for r in range(12):
        # choose a random fmv instruction: h.x / w.x / d.x
        op = random.choice(["fmv.h.x", "fmv.w.x", "fmv.d.x"])
        rand_val = _gen_fpr_value(op)
        p.li("x5", f"0x{rand_val:016x}")  # Use t0 as temp register
        p.instr(op, f"f{r}", "x5")

    # To Store/Load - use valid memory region address
    # Point t6 to the MIDDLE of mem_region (offset by 4096 bytes = half of 8KB)
    # This allows both positive and negative offsets to access valid memory
    p.la("t6", SYM_MEM_REGION)
    p.li("t5", "4096")
    p.instr("add", "t6", "t6", "t5")

    p.instr("j", LBL_MAIN)

    p.align(12)
    return p


def _nutshell_init_reg(p: AsmProgram) -> AsmProgram:
    """
    [NutShell M-mode] init: Initialize general-purpose registers.

    NutShell typically runs in M-mode without floating-point extensions,
    so only GPRs are initialized here. All x1-x31 are initialized to
    ensure deterministic behavior across different environments.
    """
    p.label(LBL_INIT)

    # === General-purpose register initialization ===
    # Initialize ALL x1-x31 (x0 is hardwired to 0)
    for r in range(1, 32):
        rand_val = _gen_gpr_value()
        p.li(f"x{r}", f"0x{rand_val:016x}")

    # To Store/Load - use valid memory region address
    # Point t6 to the MIDDLE of mem_region (offset by 4096 bytes = half of 8KB)
    # This allows both positive and negative offsets to access valid memory
    p.la("t6", SYM_MEM_REGION)
    p.li("t5", "4096")
    p.instr("add", "t6", "t6", "t5")

    p.instr("j", LBL_MAIN)

    p.align(12)
    return p


def _exception_vector(p: AsmProgram) -> AsmProgram:
    """
    [XiangShan/NutShell/Rocket] Exception handlers for M-mode and S-mode.
    - other_exp: M-mode handler (increment mepc by 4, then mret)
    - other_exp_s: S-mode handler (increment sepc by 4, then sret)
    """
    # M-mode trap handler
    p.label(LBL_OTHER_EXP)
    p.option("norvc")
    p.csrr("x13", CSR.MEPC)
    p.instr("addi", "x13", "x13", "4")
    p.csrw(CSR.MEPC, "x13")
    p.mret()
    p.option("rvc")

    # S-mode trap handler
    p.label(LBL_OTHER_EXP_S)
    p.option("norvc")
    p.csrr("x13", CSR.SEPC)
    p.instr("addi", "x13", "x13", "4")
    p.csrw(CSR.SEPC, "x13")
    p.instr("sret")
    p.option("rvc")
    return p


def _init_data_sections(p: AsmProgram) -> AsmProgram:
    """
    [XiangShan/NutShell/Rocket] Data area and custom sections.
    """
    p.section(".data")
    p.directive("align", "6"); p.directive("global", SYM_TOHOST); p.label(SYM_TOHOST)
    if p.arch.is_rv64(): p.data_dword(0)
    else:                p.data_word(0, 0)

    p.directive("align", "6"); p.directive("global", SYM_FROMHOST); p.label(SYM_FROMHOST)
    if p.arch.is_rv64(): p.data_dword(0)
    else:                p.data_word(0, 0)

    p.section(".region_0", flags="aw", sect_type="@progbits")
    p.label(SYM_REGION0)
    rand_words = [f"0x{_gen_mem_word():08x}" for _ in range(8)]
    p.data_word(*rand_words)

    # Add mem_region for NutShell compatibility
    p.section(".mem_region", flags="aw", sect_type="@progbits")
    p.align(4)
    p.label(SYM_MEM_REGION)
    _init_random_mem_region(p)  # Initialize with random data for fuzzing diversity
    p.label(SYM_MEM_REGION_END)
    _init_stack_region_section(p)

    return p


# ------------------------------------------------------------------------------
# NutShell M-mode Private Functions (_nutshell_m_*)
# ------------------------------------------------------------------------------

def _random_mstatus_nutshell():
    """
    Generate random MSTATUS value for NutShell.

    NutShell Config (from CSR.scala):
    - RV64 (XLEN=64)
    - No H extension
    - Supports M/S/U modes (extList includes 'a', 's', 'i', 'u', 'm', 'c')
    - Has MMU (SV39, VAddrBits=39)
    - No F/D extension (no FPU), but FS field exists in hardware
    - PMP: 4 entries (pmpaddr0-3)

    MSTATUS writable mask (from CSR.scala line 301-313):
    - NOT writable: SD(63), WPRI(62-38), MBE(37), SBE(36), SXL/UXL(35-32),
                    XS(16-15), UBE(6), WPRI bits
    - Writable: TSR, TW, TVM, MXR, SUM, MPRV, FS, MPP, HPP, SPP, PIE, IE

    Initial value in hardware: 0xa00001800 (MPP=3, SXL=2, UXL=2)
    """
    val = 0

    # SD(63) - derived by hardware from FS/XS, keep 0

    # SXL[1:0] (35-34) & UXL[1:0] (33-32)
    # NutShell RV64: hardwired to 2 (64-bit), cannot change
    sxl = 2
    uxl = 2
    val |= (sxl << 34)
    val |= (uxl << 32)

    # TSR(22), TW(21), TVM(20), MXR(19), SUM(18)
    # All these bits are writable in NutShell
    for bit in [22, 21, 20, 19, 18]:
        val |= (random.randint(0, 1) << bit)

    # MPRV(17) - Fixed to 0 to avoid NutShell bug #252:
    # "MRET/SRET Do Not Clear MPRV When Returning to a Less-Privileged Mode"
    # https://github.com/OSCPU/NutShell/issues/252

    # XS[1:0] (16-15) - read-only in NutShell, keep 0
    xs = 0
    val |= (xs << 15)

    # FS[1:0] (14-13) - NutShell has no FPU but the field is writable
    # Setting FS=0 (Off) is safe since NutShell doesn't support F/D
    # But we can randomize it for testing CSR write behavior
    fs = random.randint(0, 3)
    val |= (fs << 13)

    # MPP[1:0] (12-11): legal values 0 (U), 1 (S), 3 (M)
    # NutShell supports all three modes
    mpp = random.choice([0, 1, 3])
    val |= (mpp << 11)

    # HPP[1:0] (10-9) - NutShell has no H-mode, keep 0
    hpp = 0
    val |= (hpp << 9)

    # SPP(8) - 0=U-mode, 1=S-mode (legal values)
    spp = random.randint(0, 1)
    val |= (spp << 8)

    # MPIE(7), SPIE(5), MIE(3), SIE(1) - all writable
    for bit in [7, 5, 3, 1]:
        val |= (random.randint(0, 1) << bit)

    # UBE(6) - NutShell is little-endian, keep 0
    # UIE(0) - not implemented in NutShell (N ext not supported)

    return val & ((1 << 64) - 1)


def _nutshell_m_text_startup(p: AsmProgram) -> AsmProgram:
    """
    [NutShell M-mode] Build the startup sequence.

    NutShell supports M/S/U modes, so we set both MTVEC and STVEC.
    MISA in NutShell is read-only, so we skip writing to it.
    """
    p.globl(LBL_START).section(".text")

    p.label(LBL_START)

    # Note: NutShell's MISA is read-only (from CSR.scala line 452)
    # The write will be ignored but won't cause an exception
    # Skip MISA write for cleaner output

    p.label(LBL_TRAP_VEC_INIT)
    # Set M-mode trap handler
    p.la("x13", LBL_OTHER_EXP)
    p.csrw(CSR.MTVEC, "x13", comment="MTVEC - M-mode trap handler")
    # Set S-mode trap handler (NutShell supports S-mode)
    p.la("x13", LBL_OTHER_EXP_S)
    p.csrw(CSR.STVEC, "x13", comment="STVEC - S-mode trap handler")

    p.label(LBL_MEPC_SETUP)
    p.la("x13", LBL_INIT)
    p.csrw(CSR.MEPC, "x13")
    return p


def _nutshell_m_machine_mode_init(p: AsmProgram) -> AsmProgram:
    """
    [NutShell M-mode] Machine mode initialization with randomized MSTATUS and PMP.

    NutShell supports M/S/U modes and has:
    - SV39 MMU (39-bit virtual address)
    - 4 PMP entries (pmpaddr0-3, pmpcfg0-3)
    - No FPU (no F/D extensions)
    - Supports exception delegation (MEDELEG/MIDELEG)
    """
    p.label(LBL_INIT_ENV)

    # =========================================================================
    # Generate randomized MSTATUS for better fuzzing coverage
    # =========================================================================
    ms_val = _random_mstatus_nutshell()
    mpp = (ms_val >> 11) & 0b11

    # Load and write MSTATUS
    p.li("x26", f"0x{ms_val:016x}")
    p.csrw(CSR.MSTATUS, "x26", comment=f"MSTATUS (MPP={mpp})")

    # =========================================================================
    # PMP Configuration (Physical Memory Protection)
    # =========================================================================
    # NutShell has 4 PMP entries. Configure PMP to allow full memory access
    # for S/U modes. This ensures consistent behavior between Spike and DUT.
    #
    # NutShell PMP specifics (from CSR.scala):
    #   - pmpcfg0-3 exist (RV64 uses pmpcfg0 and pmpcfg2 for 8 entries)
    #   - pmpaddrWmask = "h3fffffff" (32-bit physical address space)
    #
    # Strategy: Use NAPOT mode with full coverage
    #   - pmpaddr0 = all 1s -> NAPOT covering entire address space
    #   - pmpcfg0 entry 0 = 0x1f (A=NAPOT, X=1, W=1, R=1)
    p.li("x16", -1)  # All 1s = 0xffffffffffffffff
    p.csrw(0x3b0, "x16", comment="pmpaddr0 = all 1s (NAPOT full coverage)")
    p.li("x16", 0x1f)  # Entry 0: A=NAPOT(11), X=1, W=1, R=1
    p.csrw(0x3a0, "x16", comment="pmpcfg0: entry 0 = NAPOT+RWX")
    p.li("x16", 0x0)
    p.csrw(0x3a2, "x16", comment="pmpcfg2 = 0 (disable remaining entries)")

    # =========================================================================
    # Exception Delegation Configuration
    # =========================================================================
    # Initialize MEDELEG/MIDELEG to zero for consistent behavior
    # This ensures all exceptions are handled in M-mode
    p.li("x26", "0x0")
    p.csrw(CSR.MEDELEG, "x26", comment="MEDELEG - no delegation to S-mode")
    p.csrw(CSR.MIDELEG, "x26", comment="MIDELEG - no delegation to S-mode")
    p.csrw(CSR.MIE, "x26", comment="MIE - disable all interrupts")

    # =========================================================================
    # Initialize scratch/trap-value CSRs to zero for cosim state synchronization
    # =========================================================================
    # Machine-level scratch and trap value registers:
    p.csrw(CSR.MSCRATCH, "x26", comment="MSCRATCH - init to 0 for cosim sync")
    p.csrw(CSR.MTVAL, "x26", comment="MTVAL - init to 0 for cosim sync")
    p.csrw(CSR.MCAUSE, "x26", comment="MCAUSE - init to 0 for cosim sync")

    # Supervisor-level scratch and trap value registers (NutShell supports S-mode):
    p.csrw(CSR.SSCRATCH, "x26", comment="SSCRATCH - init to 0 for cosim sync")
    p.csrw(CSR.STVAL, "x26", comment="STVAL - init to 0 for cosim sync")
    p.csrw(CSR.SCAUSE, "x26", comment="SCAUSE - init to 0 for cosim sync")
    p.csrw(CSR.SEPC, "x26", comment="SEPC - init to 0 for cosim sync")
    # =========================================================================

    # Flush TLB if not returning to M-mode (required for consistent MMU state)
    if mpp != 3:
        p.instr("sfence.vma", "x0", "x0")

    p.mret()
    return p



def _nutshell_m_main_with_hook(p: AsmProgram) -> AsmProgram:
    """
    [NutShell M-mode] Main section with hook.
    """
    p.align(2)
    p.option("norvc")

    p.label(LBL_MAIN)
    p.hook(HOOK_MAIN)
    p.fourbyte("0x0000006b")

    p.option("rvc")
    return p


# ------------------------------------------------------------------------------
# S-mode Private Functions (_s_mode_*)
# ------------------------------------------------------------------------------

def _s_mode_text_startup(p: AsmProgram) -> AsmProgram:
    """
    [S-mode] Build startup sequence. Sets up both STVEC and MTVEC.
    """
    p.globl(LBL_START).section(".text")
    p.label(LBL_START)
    p.csrr("x5", 0xF14)
    p.li("x6", 0)
    p.beq("x5", "x6", "0f")

    p.label("0")
    p.la("x16", LBL_H0_START)
    p.jalr("x0", "x16", 0)

    p.label(LBL_H0_START)
    p.li("x8", "0x800000000084112d")
    p.csrw(CSR.MISA, "x8")

    p.label(LBL_KERNEL_SP)
    p.la("x28", SYM_KERNEL_STACK_END)

    p.label(LBL_TRAP_VEC_INIT)
    p.la("x8", LBL_STVEC_HANDLER)
    p.csrw(CSR.STVEC, "x8", comment="STVEC")
    p.la("x8", LBL_MTVEC_HANDLER)
    p.csrw(CSR.MTVEC, "x8", comment="MTVEC")
    return p


def _s_mode_pmp_setup(p: AsmProgram) -> AsmProgram:
    """
    [S-mode] Build PMP (Physical Memory Protection) setup.
    Use NAPOT mode to cover entire address space (including mem_region for AMO instructions).

    In RV64: pmpcfg0 (entries 0-7), pmpcfg2 (entries 8-15).
    pmpcfg1/pmpcfg3 do NOT exist in RV64.
    """
    p.label(LBL_PMP_SETUP)
    p.li("x16", -1)  # All 1s = 0xffffffffffffffff
    p.csrw(0x3b0, "x16", comment="pmpaddr0 = all 1s (NAPOT full coverage)")
    p.li("x16", 0x1f)  # NAPOT + RWX
    p.csrw(0x3a0, "x16", comment="pmpcfg0: entry 0 = NAPOT+RWX")
    p.li("x16", 0x0)
    p.csrw(0x3a2, "x16", comment="pmpcfg2 = 0 (disable entries 8-15)")
    p.instr("sfence.vma")
    return p


def _s_mode_mepc_setup(p: AsmProgram) -> AsmProgram:
    """
    [S-mode] Build MEPC setup.
    """
    p.label(LBL_MEPC_SETUP)
    p.la("x8", LBL_INIT)
    p.csrw(CSR.MEPC, "x8")

    p.label(LBL_CUSTOM_CSR_SETUP)
    p.instr("nop")
    return p


def _s_mode_supervisor_init(p: AsmProgram) -> AsmProgram:
    """
    [S-mode] Build supervisor mode initialization with SATP and page table setup.
    """
    p.label(LBL_INIT_SUPERVISOR)
    p.li("x8", "0x8000000000000000")
    p.csrw(CSR.SATP, "x8", comment="satp")
    p.la("x8", LBL_PAGE_TABLE_0)
    p.instr("srli", "x8", "x8", "12")
    p.li("x5", "0xfffffffffff")
    p.instr("and", "x8", "x8", "x5")
    p.instr("csrs", hex(CSR.SATP), "x8", comment="satp")

    p.li("x8", "0xa000c2800")
    p.csrw(CSR.MSTATUS, "x8", comment="MSTATUS")
    p.li("x8", "0x0")
    p.csrw(CSR.MIE, "x8", comment="MIE")
    p.li("x8", "0x200042000")
    p.csrw(CSR.SSTATUS, "x8", comment="SSTATUS")
    p.li("x8", "0x0")
    p.csrw(CSR.SIE, "x8", comment="SIE")
    p.mret()
    return p


def _s_mode_init_sequence(p: AsmProgram) -> AsmProgram:
    """
    [S-mode] Build init sequence with FP and GP register initialization.

    All registers are initialized with random values for fuzzing diversity.
    """
    p.label(LBL_INIT)

    # Set random floating-point rounding mode
    major_modes = [0, 1, 2, 3, 4]
    minor_modes = [5, 6, 7]
    if random.random() < 0.95:
        rm = random.choice(major_modes)
    else:
        rm = random.choice(minor_modes)
    p.instr("fsrmi", str(rm))
    # Clear fflags - RISC-V spec doesn't mandate reset value, software must clear
    p.instr("csrwi", "fflags", "0")

    # === General-purpose register initialization with random values ===
    # Initialize x1-x31 (x0 is hardwired to 0)
    for r in range(1, 32):
        rand_val = _gen_gpr_value()
        p.li(f"x{r}", f"0x{rand_val:016x}")

    # === Floating-point register initialization with random values ===
    # Use x5 (t0) as temp register for loading values
    for r in range(32):
        op = random.choice(["fmv.h.x", "fmv.w.x", "fmv.d.x"])
        rand_val = _gen_fpr_value(op)
        p.li("x5", f"0x{rand_val:016x}")
        p.instr(op, f"f{r}", "x5")

    # Setup memory region pointer for Store/Load operations
    p.la("t6", SYM_MEM_REGION)
    p.li("t5", "4096")
    p.instr("add", "t6", "t6", "t5")
    p.instr("j", LBL_MAIN)
    return p


def _s_mode_exception_vector(p: AsmProgram) -> AsmProgram:
    """
    [S-mode] Build exception vectors for both STVEC and MTVEC handlers.
    """
    # STVEC handler
    p.align(12)
    p.label(LBL_STVEC_HANDLER)
    p.option("norvc")
    p.instr("j", LBL_SMODE_EXC_HANDLER)
    p.option("rvc")

    p.label(LBL_SMODE_EXC_HANDLER)
    p.option("norvc")
    p.csrr("x21", 0x343)
    p.label("1")
    p.la("x8", LBL_OTHER_EXP_S)
    p.jalr("x1", "x8", 0)
    p.option("rvc")

    p.label(LBL_OTHER_EXP_S)
    p.option("norvc")
    p.csrr("x13", "sepc")
    p.instr("addi", "x13", "x13", "4")
    p.csrw("sepc", "x13")
    p.instr("sret")
    p.option("rvc")

    # MTVEC handler
    p.align(12)
    p.label(LBL_MTVEC_HANDLER)
    p.option("norvc")
    p.instr("j", LBL_MMODE_EXC_HANDLER)
    p.option("rvc")

    p.label(LBL_MMODE_EXC_HANDLER)
    p.csrr("x21", 0x343)
    p.label("1")
    p.la("x8", LBL_OTHER_EXP_M)
    p.jalr("x1", "x8", 0)

    p.label(LBL_OTHER_EXP_M)
    p.option("norvc")
    p.csrr("x13", CSR.MEPC)
    p.instr("addi", "x13", "x13", "4")
    p.csrw(CSR.MEPC, "x13")
    p.mret()
    p.option("rvc")
    return p


def _s_mode_main_with_hook(p: AsmProgram) -> AsmProgram:
    """
    [S-mode] Main section.
    """
    p.label(LBL_TEST_DONE)
    p.wfi()

    p.align(2)
    p.option("norvc")
    p.label(LBL_MAIN)
    p.hook(HOOK_MAIN)
    p.fourbyte("0x0000006b")
    p.option("rvc")
    return p


def _s_mode_data_sections(p: AsmProgram) -> AsmProgram:
    """
    [S-mode] Build data sections including page table.
    """
    p.section(".data")
    p.directive("align", "6"); p.directive("global", SYM_TOHOST); p.label(SYM_TOHOST)
    if p.arch.is_rv64(): p.data_dword(0)
    else:                p.data_word(0, 0)

    p.directive("align", "6"); p.directive("global", SYM_FROMHOST); p.label(SYM_FROMHOST)
    if p.arch.is_rv64(): p.data_dword(0)
    else:                p.data_word(0, 0)

    # Allocate stack space for exception handling
    # Stack grows downward, so we allocate space BEFORE the _end label
    p.comment("Kernel stack space (512 bytes)")
    p.data_zero(512)
    p.label(SYM_KERNEL_STACK_END)

    p.section(".mem_region", flags="aw", sect_type="@progbits")
    p.align(4)
    p.label(SYM_MEM_REGION)
    _init_random_mem_region(p)  # Initialize with random data for fuzzing diversity
    p.label(SYM_MEM_REGION_END)
    _init_stack_region_section(p)

    p.section(LBL_PAGE_TABLE_SEC, flags="aw", sect_type="@progbits")
    p.align(12)
    p.label(LBL_PAGE_TABLE_0)
    page_entries = [
        "0x1", "0x1", "0x200000cf", "0x300000cf", "0x400000cf", "0x500000cf", "0x600000cf", "0x700000cf",
        "0x800000cf", "0x900000cf", "0xa00000cf", "0xb00000cf", "0xc00000cf", "0xd00000cf", "0xe00000cf", "0xf00000cf",
        "0x1000000cf", "0x1100000cf", "0x1200000cf", "0x1300000cf", "0x1400000cf", "0x1500000cf", "0x1600000cf", "0x1700000cf",
        "0x1800000cf", "0x1900000cf", "0x1a00000cf", "0x1b00000cf", "0x1c00000cf", "0x1d00000cf", "0x1e00000cf", "0x1f00000cf",
        "0x2000000cf", "0x2100000cf", "0x2200000cf", "0x2300000cf", "0x2400000cf", "0x2500000cf", "0x2600000cf", "0x2700000cf",
    ]
    for i in range(0, len(page_entries), 8):
        p.directive("dword", ", ".join(page_entries[i:i+8]))
    return p


# ------------------------------------------------------------------------------
# U-mode Private Functions (_u_mode_*)
# ------------------------------------------------------------------------------

def _u_mode_text_startup(p: AsmProgram) -> AsmProgram:
    """
    [U-mode] Build startup sequence. Uses x29, x27 registers.
    """
    p.globl(LBL_START).section(".text")
    p.label(LBL_START)
    p.csrr("x5", 0xF14)
    p.li("x6", 0)
    p.beq("x5", "x6", "0f")

    p.label("0")
    p.la("x29", LBL_H0_START)
    p.jalr("x0", "x29", 0)

    p.label(LBL_H0_START)
    p.li("x27", "0x800000000084112d")
    p.csrw(CSR.MISA, "x27")

    p.label(LBL_KERNEL_SP)
    p.la("x30", SYM_KERNEL_STACK_END)

    p.label(LBL_TRAP_VEC_INIT)
    p.la("x27", LBL_STVEC_HANDLER)
    p.instr("slli", "x27", "x27", "44")
    p.instr("srli", "x27", "x27", "44")
    p.instr("ori", "x27", "x27", "0")
    p.csrw(CSR.STVEC, "x27", comment="STVEC")
    p.la("x27", LBL_MTVEC_HANDLER)
    p.instr("ori", "x27", "x27", "0")
    p.csrw(CSR.MTVEC, "x27", comment="MTVEC")
    return p


def _u_mode_pmp_setup(p: AsmProgram) -> AsmProgram:
    """
    [U-mode] Build PMP setup.
    Use NAPOT mode to cover entire address space (including mem_region for AMO instructions).

    In RV64: pmpcfg0 (entries 0-7), pmpcfg2 (entries 8-15).
    pmpcfg1/pmpcfg3 do NOT exist in RV64.
    """
    p.label(LBL_PMP_SETUP)
    p.li("x29", -1)  # All 1s = 0xffffffffffffffff
    p.csrw(0x3b0, "x29", comment="pmpaddr0 = all 1s (NAPOT full coverage)")
    p.li("x29", 0x1f)  # NAPOT + RWX
    p.csrw(0x3a0, "x29", comment="pmpcfg0: entry 0 = NAPOT+RWX")
    p.li("x29", 0x0)
    p.csrw(0x3a2, "x29", comment="pmpcfg2 = 0 (disable entries 8-15)")
    return p


def _u_mode_process_page_tables(p: AsmProgram) -> AsmProgram:
    """
    [U-mode] Build complex page table processing. Links multiple levels.
    """
    p.label(LBL_PROCESS_PT)

    p.la("x8", f"{LBL_PAGE_TABLE_0}+2048")
    p.ld("x13", "-2048(x8)")
    p.la("x27", LBL_PAGE_TABLE_1)
    p.instr("srli", "x27", "x27", "2")
    p.instr("or", "x13", "x27", "x13")
    p.sd("x13", "-2048(x8)")

    p.ld("x13", "-2040(x8)")
    p.la("x27", LBL_PAGE_TABLE_2)
    p.instr("srli", "x27", "x27", "2")
    p.instr("or", "x13", "x27", "x13")
    p.sd("x13", "-2040(x8)")

    p.la("x8", f"{LBL_PAGE_TABLE_1}+2048")
    p.ld("x13", "-2048(x8)")
    p.la("x27", LBL_PAGE_TABLE_3)
    p.instr("srli", "x27", "x27", "2")
    p.instr("or", "x13", "x27", "x13")
    p.sd("x13", "-2048(x8)")

    p.ld("x13", "-2040(x8)")
    p.la("x27", LBL_PAGE_TABLE_4)
    p.instr("srli", "x27", "x27", "2")
    p.instr("or", "x13", "x27", "x13")
    p.sd("x13", "-2040(x8)")

    p.la("x8", f"{LBL_PAGE_TABLE_2}+2048")
    p.ld("x13", "-2048(x8)")
    p.la("x27", LBL_PAGE_TABLE_5)
    p.instr("srli", "x27", "x27", "2")
    p.instr("or", "x13", "x27", "x13")
    p.sd("x13", "-2048(x8)")

    p.ld("x13", "-2040(x8)")
    p.la("x27", LBL_PAGE_TABLE_6)
    p.instr("srli", "x27", "x27", "2")
    p.instr("or", "x13", "x27", "x13")
    p.sd("x13", "-2040(x8)")

    p.la("x27", LBL_KERNEL_INSTR_START)
    p.la("x8", LBL_KERNEL_INSTR_END)
    p.instr("slli", "x27", "x27", "34")
    p.instr("srli", "x27", "x27", "46")
    p.instr("slli", "x27", "x27", "6")
    p.instr("slli", "x8", "x8", "34")
    p.instr("srli", "x8", "x8", "46")
    p.instr("slli", "x8", "x8", "6")
    p.la("x13", LBL_PAGE_TABLE_3)
    p.instr("add", "x27", "x13", "x27")
    p.instr("add", "x8", "x13", "x8")
    p.li("x13", "0xffffffffffffffef")
    p.label("1")
    p.ld("x28", "0(x27)")
    p.instr("and", "x28", "x28", "x13")
    p.sd("x28", "0(x27)")
    p.instr("addi", "x27", "x27", "8")
    p.instr("ble", "x27", "x8", "1b")

    p.la("x27", LBL_KERNEL_DATA_START)
    p.instr("slli", "x27", "x27", "34")
    p.instr("srli", "x27", "x27", "46")
    p.instr("slli", "x27", "x27", "6")
    p.la("x13", LBL_PAGE_TABLE_3)
    p.instr("add", "x27", "x13", "x27")
    p.li("x13", "0xffffffffffffffef")
    p.instr("addi", "x8", "x8", "160")
    p.label("2")
    p.ld("x28", "0(x27)")
    p.instr("and", "x28", "x28", "x13")
    p.sd("x28", "0(x27)")
    p.instr("addi", "x27", "x27", "8")
    p.instr("ble", "x27", "x8", "2b")

    p.instr("sfence.vma")
    return p


def _u_mode_mepc_setup(p: AsmProgram) -> AsmProgram:
    """
    [U-mode] Build MEPC setup with address masking.
    """
    p.label(LBL_MEPC_SETUP)
    p.la("x27", LBL_INIT)
    p.instr("slli", "x27", "x27", "52")
    p.instr("srli", "x27", "x27", "52")
    p.csrw(CSR.MEPC, "x27")

    p.label(LBL_CUSTOM_CSR_SETUP)
    p.instr("nop")
    return p


def _u_mode_user_init(p: AsmProgram) -> AsmProgram:
    """
    [U-mode] Build user mode initialization with SATP setup.
    """
    p.label(LBL_INIT_USER)
    p.li("x27", "0x8000000000000000")
    p.csrw(CSR.SATP, "x27", comment="satp")
    p.la("x27", LBL_PAGE_TABLE_0)
    p.instr("srli", "x27", "x27", "12")
    p.li("x8", "0xfffffffffff")
    p.instr("and", "x27", "x27", "x8")
    p.instr("csrs", hex(CSR.SATP), "x27", comment="satp")
    p.li("x27", "0xa001c0000")
    p.csrw(CSR.MSTATUS, "x27", comment="MSTATUS")
    p.li("x27", "0x0")
    p.csrw(CSR.MIE, "x27", comment="MIE")
    p.mret()
    return p


def _u_mode_init_sequence(p: AsmProgram) -> AsmProgram:
    """
    [U-mode] Build init sequence (GP registers).

    All registers are initialized with random values for fuzzing diversity.
    IMPORTANT: x30 must NOT be randomized - it's the stack pointer for exception handling!
    Note: x18 is set to user_stack_end at the end (required for U-mode operation).
    """
    p.label(LBL_INIT)

    # === General-purpose register initialization with random values ===
    # Initialize x1-x29 and x31 (x0 is hardwired to 0)
    # SKIP x30: it's the stack pointer, must keep pointing to kernel_stack_end
    for r in range(1, 30):
        rand_val = _gen_gpr_value()
        p.li(f"x{r}", f"0x{rand_val:016x}")

    # x31 can be randomized (it will be overwritten by t6 later anyway)
    rand_val = _gen_gpr_value()
    p.li("x31", f"0x{rand_val:016x}")

    # x18 must point to user stack for U-mode exception handling
    p.la("x18", SYM_USER_STACK_END)
    # Setup memory region pointer for Store/Load operations
    p.la("t6", SYM_MEM_REGION)
    p.li("t5", "4096")
    p.instr("add", "t6", "t6", "t5")
    p.instr("j", LBL_MAIN)
    return p


def _u_mode_stvec_handler(p: AsmProgram) -> AsmProgram:
    """
    [U-mode] Build STVEC handler with register save and cause dispatch.
    """
    p.align(12)
    p.label(LBL_STVEC_HANDLER)

    p.instr("addi", "x30", "x30", "-8")
    p.sd("x18", "(x30)")
    p.instr("add", "x18", "x30", "zero")
    p.instr("addi", "x18", "x18", "-256")
    for i in range(1, 32):
        p.sd(f"x{i}", f"{i*8}(x18)")
    p.instr("add", "x30", "x18", "zero")

    p.csrr("x27", CSR.SSTATUS)
    p.csrr("x27", CSR.SCAUSE)
    p.instr("srli", "x27", "x27", "63")
    p.instr("bne", "x27", "x0", LBL_SMODE_INTR_HANDLER)

    p.label(LBL_SMODE_EXC_HANDLER)
    p.csrr("x27", CSR.SEPC)
    p.csrr("x27", CSR.SCAUSE)
    p.li("x8", "0x3"); p.instr("beq", "x27", "x8", LBL_EBREAK_HANDLER)
    p.li("x8", "0x8"); p.instr("beq", "x27", "x8", LBL_ECALL_HANDLER)
    p.li("x8", "0x9"); p.instr("beq", "x27", "x8", LBL_ECALL_HANDLER)
    p.li("x8", "0xb"); p.instr("beq", "x27", "x8", LBL_ECALL_HANDLER)
    p.li("x8", "0x1"); p.instr("beq", "x27", "x8", LBL_INSTR_FAULT_HANDLER)
    p.li("x8", "0x5"); p.instr("beq", "x27", "x8", LBL_LOAD_FAULT_HANDLER)
    p.li("x8", "0x7"); p.instr("beq", "x27", "x8", LBL_STORE_FAULT_HANDLER)
    p.li("x8", "0xc"); p.instr("beq", "x27", "x8", LBL_PT_FAULT_HANDLER)
    p.li("x8", "0xd"); p.instr("beq", "x27", "x8", LBL_PT_FAULT_HANDLER)
    p.li("x8", "0xf"); p.instr("beq", "x27", "x8", LBL_PT_FAULT_HANDLER)
    p.li("x8", "0x2"); p.instr("beq", "x27", "x8", LBL_ILLEGAL_INSTR_HANDLER)
    p.csrr("x8", CSR.STVAL)
    p.label("1")
    p.la("x29", LBL_TEST_DONE)
    p.jalr("x1", "x29", 0)
    return p


def _u_mode_mtvec_handler(p: AsmProgram) -> AsmProgram:
    """
    [U-mode] Build MTVEC handler with register save and cause dispatch.
    """
    p.align(12)
    p.label(LBL_MTVEC_HANDLER)

    p.instr("addi", "x30", "x30", "-8")
    p.sd("x18", "(x30)")
    p.instr("add", "x18", "x30", "zero")
    p.instr("addi", "x18", "x18", "-256")
    for i in range(1, 32):
        p.sd(f"x{i}", f"{i*8}(x18)")
    p.instr("add", "x30", "x18", "zero")

    p.csrr("x27", CSR.MSTATUS)
    p.csrr("x27", CSR.MCAUSE)
    p.instr("srli", "x27", "x27", "63")
    p.instr("bne", "x27", "x0", LBL_MMODE_INTR_HANDLER)

    p.label(LBL_MMODE_EXC_HANDLER)
    p.csrr("x27", CSR.MEPC)
    p.csrr("x27", CSR.MCAUSE)
    p.li("x8", "0x3"); p.instr("beq", "x27", "x8", LBL_EBREAK_HANDLER)
    p.li("x8", "0x8"); p.instr("beq", "x27", "x8", LBL_ECALL_HANDLER)
    p.li("x8", "0x9"); p.instr("beq", "x27", "x8", LBL_ECALL_HANDLER)
    p.li("x8", "0xb"); p.instr("beq", "x27", "x8", LBL_ECALL_HANDLER)
    p.li("x8", "0x1"); p.instr("beq", "x27", "x8", LBL_INSTR_FAULT_HANDLER)
    p.li("x8", "0x5"); p.instr("beq", "x27", "x8", LBL_LOAD_FAULT_HANDLER)
    p.li("x8", "0x7"); p.instr("beq", "x27", "x8", LBL_STORE_FAULT_HANDLER)
    p.li("x8", "0xc"); p.instr("beq", "x27", "x8", LBL_PT_FAULT_HANDLER)
    p.li("x8", "0xd"); p.instr("beq", "x27", "x8", LBL_PT_FAULT_HANDLER)
    p.li("x8", "0xf"); p.instr("beq", "x27", "x8", LBL_PT_FAULT_HANDLER)
    p.li("x8", "0x2"); p.instr("beq", "x27", "x8", LBL_ILLEGAL_INSTR_HANDLER)
    p.csrr("x8", CSR.MTVAL)
    p.label("1")
    p.la("x29", LBL_TEST_DONE)
    p.jalr("x1", "x29", 0)
    return p


def _u_mode_exception_handlers(p: AsmProgram) -> AsmProgram:
    """
    [U-mode] Build exception handlers (ecall, ebreak, faults).
    """
    p.label(LBL_ECALL_HANDLER)
    p.la("x27", LBL_START)
    p.csrw(CSR.MEPC, "x27")
    p.mret()

    p.label(LBL_EBREAK_HANDLER)
    p.csrr("x27", CSR.MEPC)
    p.instr("addi", "x27", "x27", "4")
    p.csrw(CSR.MEPC, "x27")
    p.mret()

    p.label(LBL_ILLEGAL_INSTR_HANDLER)
    p.csrr("x27", CSR.MEPC)
    p.instr("addi", "x27", "x27", "4")
    p.csrw(CSR.MEPC, "x27")
    p.mret()

    p.label(LBL_INSTR_FAULT_HANDLER)
    p.csrr("x27", CSR.MEPC)
    p.instr("addi", "x27", "x27", "4")
    p.csrw(CSR.MEPC, "x27")
    p.mret()

    p.label(LBL_LOAD_FAULT_HANDLER)
    p.csrr("x27", CSR.MEPC)
    p.instr("addi", "x27", "x27", "4")
    p.csrw(CSR.MEPC, "x27")
    p.mret()

    p.label(LBL_STORE_FAULT_HANDLER)
    p.csrr("x27", CSR.MEPC)
    p.instr("addi", "x27", "x27", "4")
    p.csrw(CSR.MEPC, "x27")
    p.mret()

    p.label(LBL_PT_FAULT_HANDLER)
    p.csrr("x27", CSR.MEPC)
    p.instr("addi", "x27", "x27", "4")
    p.csrw(CSR.MEPC, "x27")
    p.mret()

    p.label(LBL_SMODE_INTR_HANDLER)
    p.instr("j", LBL_TEST_DONE)

    p.label(LBL_MMODE_INTR_HANDLER)
    p.instr("j", LBL_TEST_DONE)
    return p


def _u_mode_data_sections(p: AsmProgram) -> AsmProgram:
    """
    [U-mode] Build data sections with multi-level page tables.
    """
    p.section(".data")
    p.directive("align", "6"); p.directive("global", SYM_TOHOST); p.label(SYM_TOHOST)
    if p.arch.is_rv64(): p.data_dword(0)
    else:                p.data_word(0, 0)

    p.directive("align", "6"); p.directive("global", SYM_FROMHOST); p.label(SYM_FROMHOST)
    if p.arch.is_rv64(): p.data_dword(0)
    else:                p.data_word(0, 0)

    # Allocate stack space for exception handling
    # Stack grows downward, so we allocate space BEFORE the _end label
    # Exception handler saves 31 registers * 8 bytes = 248 bytes, plus some margin
    p.comment("Kernel stack space (512 bytes)")
    p.data_zero(512)
    p.label(SYM_KERNEL_STACK_END)

    p.comment("User stack space (512 bytes)")
    p.data_zero(512)
    p.label(SYM_USER_STACK_END)

    p.section(".mem_region", flags="aw", sect_type="@progbits")
    p.align(4)
    p.label(SYM_MEM_REGION)
    _init_random_mem_region(p)  # Initialize with random data for fuzzing diversity
    p.label(SYM_MEM_REGION_END)
    _init_stack_region_section(p)

    p.label(LBL_KERNEL_INSTR_START)
    p.label(LBL_KERNEL_INSTR_END)
    p.label(LBL_KERNEL_DATA_START)

    p.section(LBL_PAGE_TABLE_SEC, flags="aw", sect_type="@progbits")

    p.align(12)
    p.label(LBL_PAGE_TABLE_0)
    p.directive("dword", "0x1, 0x1")
    for i in range(2, 40):
        p.directive("dword", f"0x{i:x}00000cf")

    p.align(12)
    p.label(LBL_PAGE_TABLE_1)
    p.directive("dword", "0x1, 0x1")
    for i in range(2, 512):
        p.directive("dword", "0x0")

    p.align(12)
    p.label(LBL_PAGE_TABLE_2)
    p.directive("dword", "0x1, 0x1")
    for i in range(2, 512):
        p.directive("dword", "0x0")

    p.align(12)
    p.label(LBL_PAGE_TABLE_3)
    for i in range(512):
        p.directive("dword", f"0x{i:x}000cf")

    p.align(12)
    p.label(LBL_PAGE_TABLE_4)
    for i in range(512):
        p.directive("dword", f"0x{0x200 + i:x}000cf")

    p.align(12)
    p.label(LBL_PAGE_TABLE_5)
    for i in range(512):
        p.directive("dword", f"0x{0x400 + i:x}000cf")

    p.align(12)
    p.label(LBL_PAGE_TABLE_6)
    for i in range(512):
        p.directive("dword", f"0x{0x600 + i:x}000cf")

    return p


# ------------------------------------------------------------------------------
# CVA6 Private Functions (_cva6_*)
# CVA6 Config: RV64GC + B + ZKN, NO Zfh/Zfhmin (no fmv.h.x)
# ------------------------------------------------------------------------------

def _cva6_text_startup(p: AsmProgram) -> AsmProgram:
    """
    [CVA6] Build the startup sequence in .text.init.
    CVA6 uses standard RISC-V privilege architecture.

    NOTE: We use .text.init instead of .text because CVA6's linker script
    places .text.init at 0x80000000 first, then .text after alignment.
    This ensures correct memory preloading in CVA6's Verilator testbench.
    """
    p.globl(LBL_START).section(".text.init")

    p.label(LBL_START)

    # CVA6 doesn't need MISA write (it's read-only in CVA6)
    # Just setup trap vectors
    p.label(LBL_TRAP_VEC_INIT)
    p.la("x13", LBL_OTHER_EXP)
    p.csrw(CSR.MTVEC, "x13", comment="MTVEC")
    p.la("x13", LBL_OTHER_EXP_S)
    p.csrw(CSR.STVEC, "x13", comment="STVEC")

    p.label(LBL_MEPC_SETUP)
    p.la("x13", LBL_INIT)
    p.csrw(CSR.MEPC, "x13")

    return p


def _cva6_init(p: AsmProgram) -> AsmProgram:
    """
    [CVA6] Mode initialization:
    - Write MSTATUS/MIE/PMP
    - Enter init via mret

    CVA6 supports M/S/U modes with SV39 MMU.
    """
    p.label(LBL_INIT_ENV)

    # Generate random MSTATUS for CVA6 (RV64, no H extension)
    ms_val = _random_mstatus_cva6()
    mpp = (ms_val >> 11) & 0b11

    # Load and write MSTATUS
    p.li("x26", f"0x{ms_val:016x}")
    p.csrw(CSR.MSTATUS, "x26", comment=f"MSTATUS (MPP={mpp})")

    # PMP setup - CVA6 has 8 PMP entries
    # Use NAPOT mode to cover entire address space (including mem_region for AMO instructions)
    #
    # In RV64, PMP configuration registers layout:
    #   - pmpcfg0 (0x3a0): configures entries 0-7 (8 bytes, 1 byte per entry)
    #   - pmpcfg2 (0x3a2): configures entries 8-15
    #   - pmpcfg1/pmpcfg3 do NOT exist in RV64 (only in RV32)
    #
    # Strategy:
    #   1. pmpaddr0 = all 1s for NAPOT covering entire address space
    #   2. pmpcfg0 entry 0 = 0x1f (NAPOT mode, RWX permissions)
    #   3. Clear pmpcfg2 to disable entries 8-15
    #
    # Note: PMP is always set to ensure consistent state between Spike and DUT.
    p.li("x16", -1)  # All 1s = 0xffffffffffffffff
    p.csrw(0x3b0, "x16", comment="pmpaddr0 = all 1s (NAPOT full coverage)")
    p.li("x16", 0x1f)  # Entry 0: A=NAPOT(11), X=1, W=1, R=1
    p.csrw(0x3a0, "x16", comment="pmpcfg0: entry 0 = NAPOT+RWX")
    p.li("x16", 0x0)
    p.csrw(0x3a2, "x16", comment="pmpcfg2 = 0 (disable entries 8-15)")
    if mpp != 3:
        p.instr("sfence.vma", "x0", "x0")

    # Initialize exception delegation registers to ensure consistency
    # between Spike and DUT. Without this, random CSR writes to
    # medeleg/mideleg can cause Spike and DUT to use different trap vectors.
    p.li("x26", "0x0")
    p.csrw(CSR.MEDELEG, "x26", comment="MEDELEG - no delegation to S-mode")
    p.csrw(CSR.MIDELEG, "x26", comment="MIDELEG - no delegation to S-mode")
    p.csrw(CSR.MIE, "x26", comment="MIE")

    # =========================================================================
    # Initialize scratch/trap-value CSRs to zero for cosim state synchronization
    # =========================================================================
    # Machine-level scratch and trap value registers:
    p.csrw(CSR.MSCRATCH, "x26", comment="MSCRATCH - init to 0 for cosim sync")
    p.csrw(CSR.MTVAL, "x26", comment="MTVAL - init to 0 for cosim sync")
    p.csrw(CSR.MCAUSE, "x26", comment="MCAUSE - init to 0 for cosim sync")
    # Supervisor-level scratch and trap value registers:
    p.csrw(CSR.SSCRATCH, "x26", comment="SSCRATCH - init to 0 for cosim sync")
    p.csrw(CSR.STVAL, "x26", comment="STVAL - init to 0 for cosim sync")
    p.csrw(CSR.SCAUSE, "x26", comment="SCAUSE - init to 0 for cosim sync")
    p.csrw(CSR.SEPC, "x26", comment="SEPC - init to 0 for cosim sync")
    # =========================================================================

    p.mret()

    return p


def _cva6_init_reg(p: AsmProgram) -> AsmProgram:
    """
    [CVA6] Initialize floating-point and general-purpose registers.

    IMPORTANT: CVA6 does NOT support Zfh extension, so we only use:
    - fmv.w.x (single precision, F extension)
    - fmv.d.x (double precision, D extension)

    NO fmv.h.x (half precision, Zfh extension)!

    This function initializes ALL registers to ensure deterministic behavior:
    - x1-x31: General-purpose registers (x0 is hardwired to 0)
    - f0-f31: Floating-point registers
    """
    p.label(LBL_INIT)

    # Set floating-point rounding mode
    major_modes = [0, 1, 2, 3, 4]
    minor_modes = [5, 6, 7]

    if random.random() < 0.95:
        rm = random.choice(major_modes)
    else:
        rm = random.choice(minor_modes)

    p.instr("fsrmi", str(rm))
    # Clear fflags - RISC-V spec doesn't mandate reset value, software must clear
    p.instr("csrwi", "fflags", "0")

    # === General-purpose and floating-point register initialization ===
    # CVA6 only supports F and D extensions, NOT Zfh
    # So we only use fmv.w.x (32-bit) and fmv.d.x (64-bit)

    # Phase 1: Initialize ALL x1-x31 (x0 is hardwired to 0)
    for r in range(1, 32):
        rand_val = _gen_gpr_value()
        p.li(f"x{r}", f"0x{rand_val:016x}")

    # Phase 2: Initialize ALL f0-f31 using x5 (t0) as temp
    for r in range(32):
        # CVA6: Only use fmv.w.x or fmv.d.x (NO fmv.h.x!)
        op = random.choice(["fmv.w.x", "fmv.d.x"])
        rand_val = _gen_fpr_value(op)
        p.li("x5", f"0x{rand_val:016x}")  # Use t0 as temp register
        p.instr(op, f"f{r}", "x5")

    # Setup memory region pointer for Store/Load operations
    # Point t6 to the MIDDLE of mem_region (offset by 4096 bytes = half of 8KB)
    # This allows both positive and negative offsets to access valid memory
    p.la("t6", SYM_MEM_REGION)
    p.li("t5", "4096")
    p.instr("add", "t6", "t6", "t5")

    p.instr("j", LBL_MAIN)

    p.align(12)
    return p


def _random_mstatus_cva6():
    """
    Generate random MSTATUS value for CVA6.

    CVA6 Config:
    - RV64 (XLEN=64)
    - No H extension (RVH=0)
    - Supports M/S/U modes
    - Has MMU (SV39)
    """
    val = 0

    # SD(63) - derived by hardware, keep 0

    # SXL[1:0] (35-34) & UXL[1:0] (33-32)
    # For RV64: 2 means 64-bit
    sxl = 2  # Always 64-bit for CVA6
    uxl = 2
    val |= (sxl << 34)
    val |= (uxl << 32)

    # TSR(22), TW(21), TVM(20), MXR(19), SUM(18), MPRV(17)
    for bit in [22, 21, 20, 19, 18, 17]:
        val |= (random.randint(0, 1) << bit)

    # XS[1:0] (16-15), FS[1:0] (14-13)
    # CVA6 has F/D extensions, so FS can be non-zero
    # IMPORTANT: FS must NOT be 0, otherwise FP instructions cause illegal instruction exceptions
    # FS=0 (Off): FP disabled, all FP instructions trap
    # FS=1 (Initial): FP enabled, initial state
    # FS=2 (Clean): FP enabled, no modifications
    # FS=3 (Dirty): FP enabled, state modified
    xs = random.randint(0, 3)
    fs = random.randint(1, 3)  # Never Off, always enable FP
    val |= (xs << 15)
    val |= (fs << 13)

    # VS[1:0] (10-9) - CVA6 has no V extension
    vs = 0
    val |= (vs << 9)

    # MPP[1:0] (12-11): legal values 0 (U), 1 (S), 3 (M)
    mpp = random.choice([0, 1, 3])
    val |= (mpp << 11)

    # SPP(8), MPIE(7), UBE(6), SPIE(5), MIE(3), SIE(1)
    for bit in [8, 7, 5, 3, 1]:
        val |= (random.randint(0, 1) << bit)

    # UBE(6) - CVA6 is little-endian, keep 0
    # val |= (0 << 6)

    return val & ((1 << 64) - 1)


def _cva6_exception_vector(p: AsmProgram) -> AsmProgram:
    """
    [CVA6] Exception handlers for M-mode and S-mode.

    This handler correctly distinguishes between interrupts and exceptions:
    - Interrupts (mcause[63]=1): Disable all interrupts (MIE=0) to prevent
      interrupt storm, then return. This is necessary because random CSR
      instructions may enable timer interrupts, which fire continuously
      since we don't clear the interrupt source (mtimecmp).
    - Exceptions (mcause[63]=0): Skip the faulting instruction (mepc+=4)
      and return to continue execution.

    Register usage (all caller-saved, safe to clobber):
    - x13 (a3): mepc/sepc value, scratch
    - x14 (a4): mcause/scause value
    - x15 (a5): scratch for comparisons
    """
    # =========================================================================
    # M-mode trap handler
    # =========================================================================
    p.label(LBL_OTHER_EXP)
    p.option("norvc")

    # Read mcause to determine if this is an interrupt or exception
    p.csrr("x14", CSR.MCAUSE)

    # Check if interrupt (mcause[63] == 1)
    # For RV64: if mcause < 0 (signed), it's an interrupt
    p.instr("blt", "x14", "x0", "m_handle_interrupt")

    # --- Exception path: skip the faulting instruction ---
    p.csrr("x13", CSR.MEPC)
    p.instr("addi", "x13", "x13", "4")
    p.csrw(CSR.MEPC, "x13")
    p.mret()

    # --- Interrupt path: disable interrupts to prevent storm ---
    p.label("m_handle_interrupt")
    # Disable all machine interrupts by clearing MIE
    p.li("x15", "0")
    p.csrw(CSR.MIE, "x15")
    # Also clear MSTATUS.MIE bit (bit 3) to globally disable M-mode interrupts
    # Read MSTATUS, clear bit 3, write back
    p.csrr("x13", CSR.MSTATUS)
    p.li("x15", "-9")  # -9 = 0xFFFFFFFFFFFFFFF7, mask to clear bit 3
    p.instr("and", "x13", "x13", "x15")
    p.csrw(CSR.MSTATUS, "x13")
    p.mret()

    p.option("rvc")

    # =========================================================================
    # S-mode trap handler
    # =========================================================================
    p.label(LBL_OTHER_EXP_S)
    p.option("norvc")

    # Read scause to determine if this is an interrupt or exception
    p.csrr("x14", CSR.SCAUSE)

    # Check if interrupt (scause[63] == 1)
    p.instr("blt", "x14", "x0", "s_handle_interrupt")

    # --- Exception path: skip the faulting instruction ---
    p.csrr("x13", CSR.SEPC)
    p.instr("addi", "x13", "x13", "4")
    p.csrw(CSR.SEPC, "x13")
    p.instr("sret")

    # --- Interrupt path: disable interrupts to prevent storm ---
    p.label("s_handle_interrupt")
    # Disable all supervisor interrupts by clearing SIE
    p.li("x15", "0")
    p.csrw(CSR.SIE, "x15")
    # Also clear SSTATUS.SIE bit (bit 1)
    p.csrr("x13", CSR.SSTATUS)
    p.li("x15", "-3")  # -3 = 0xFFFFFFFFFFFFFFFD, mask to clear bit 1
    p.instr("and", "x13", "x13", "x15")
    p.csrw(CSR.SSTATUS, "x13")
    p.instr("sret")

    p.option("rvc")

    return p


def _cva6_data_sections(p: AsmProgram) -> AsmProgram:
    """
    [CVA6] Data area and custom sections.
    """
    p.section(".data")
    p.directive("align", "6")
    p.directive("global", SYM_TOHOST)
    p.label(SYM_TOHOST)
    if p.arch.is_rv64():
        p.data_dword(0)
    else:
        p.data_word(0, 0)

    p.directive("align", "6")
    p.directive("global", SYM_FROMHOST)
    p.label(SYM_FROMHOST)
    if p.arch.is_rv64():
        p.data_dword(0)
    else:
        p.data_word(0, 0)

    p.section(".region_0", flags="aw", sect_type="@progbits")
    p.label(SYM_REGION0)
    rand_words = [f"0x{_gen_mem_word():08x}" for _ in range(8)]
    p.data_word(*rand_words)

    # Memory region for load/store operations
    p.section(".mem_region", flags="aw", sect_type="@progbits")
    p.align(4)
    p.label(SYM_MEM_REGION)
    _init_random_mem_region(p)  # Initialize with random data for fuzzing diversity
    p.label(SYM_MEM_REGION_END)
    _init_stack_region_section(p)

    return p


# ------------------------------------------------------------------------------
# Common Private Functions (_common_*)
# ------------------------------------------------------------------------------

# def _common_test_done(p: AsmProgram) -> AsmProgram:
#     """
#     [Common] test_done: End with wfi.
#     """
#     p.label(LBL_TEST_DONE)
#     p.wfi()
#     return p


def _common_main_with_hook(p: AsmProgram) -> AsmProgram:
    """
    [Common] main section with hook insertion point.
    """
    p.align(2)
    p.option("norvc")
    p.label(LBL_MAIN)
    p.hook(HOOK_MAIN)
    p.fourbyte("0x0000006b")
    p.option("rvc")
    return p


def _common_support_routines(p: AsmProgram) -> AsmProgram:
    """
    [Common] Helper routines: write_tohost/_exit, debug_rom/debug_exception/instr_end.

    Note: After writing to tohost, we use a NOP buffer instead of jumping back
    to write_tohost. This prevents false positives in differential testing where
    Spike stops immediately after writing tohost but CVA6 continues executing
    a few more instructions before stopping. With NOP buffer, even if CVA6
    executes extra instructions, they are just NOPs and won't cause meaningful
    trace differences.
    """
    p.label(LBL_WRITE_TOHOST)
    p.la("t1", SYM_TOHOST)
    p.li("t2", 1)
    p.sw("t2", "0(t1)")

    p.label(LBL_EXIT)
    # NOP buffer to absorb trace termination timing differences between simulators
    # If simulation doesn't stop after tohost write, it will loop in this NOP region
    for _ in range(16):
        p.instr("nop")
    p.instr("j", LBL_EXIT)

    p.label(LBL_DEBUG_ROM); p.dret()
    p.label(LBL_DEBUG_EXC); p.dret()
    p.label(LBL_INSTR_END); p.instr("nop")
    return p


# ==============================================================================
# Public Template Build Functions
# ==============================================================================

def build_template_xiangshan(arch: ArchConfig) -> AsmProgram:
    """
    Build complete XiangShan template.

    This template runs in mode only with simple exception handling.
    """
    p = AsmProgram(arch=arch)

    _xs_text_startup(p)
    _xs_init(p)
    _xs_init_reg(p)
    _exception_vector(p)
    # _common_test_done(p)
    _common_main_with_hook(p)
    _common_support_routines(p)
    _init_data_sections(p)

    return p


def build_template_nutshell(arch: ArchConfig) -> AsmProgram:
    """
    Build complete NutShell M-mode template.

    Similar to XiangShan M-mode but uses mtvec_handler routing and different MSTATUS.
    """
    p = AsmProgram(arch=arch)

    _nutshell_m_text_startup(p)
    _nutshell_m_machine_mode_init(p)
    _nutshell_init_reg(p)  
    _exception_vector(p)
    # _common_test_done(p)
    _nutshell_m_main_with_hook(p)
    _common_support_routines(p)
    _init_data_sections(p)  

    return p


def build_template_rocket(arch: ArchConfig) -> AsmProgram:
    """
    Build complete Rocket template.

    Rocket is the original in-order RISC-V processor from UC Berkeley.

    Supported extensions: RV64GC (I/M/A/F/D/C) + Zicsr + Zifencei
    NOT supported: Zfh/Zfhmin (half-precision FP), V (vector), B (bit manipulation),
                   ZK* (crypto) by default

    This template runs in M/S/U modes with simple exception handling.
    """
    p = AsmProgram(arch=arch)

    # Startup sequence
    _rocket_text_startup(p)

    # Mode initialization
    _rocket_init(p)

    # Register initialization (NO fmv.h.x!)
    _rocket_init_reg(p)

    # Exception handlers
    _rocket_exception_vector(p)

    # Main section with hook
    _common_main_with_hook(p)

    # Support routines
    _common_support_routines(p)

    # Data sections
    _rocket_data_sections(p)

    return p




def build_template_testxs_u_mode(arch: ArchConfig) -> AsmProgram:
    """
    Build complete TestXS U-mode template.

    This template runs in user mode with complex multi-level page tables
    and detailed exception handling.
    """
    p = AsmProgram(arch=arch)

    _u_mode_text_startup(p)
    _u_mode_pmp_setup(p)
    _u_mode_process_page_tables(p)
    _u_mode_mepc_setup(p)
    _u_mode_user_init(p)
    _u_mode_init_sequence(p)
    _u_mode_stvec_handler(p)
    _u_mode_mtvec_handler(p)
    _u_mode_exception_handlers(p)
    # _common_test_done(p)
    _common_main_with_hook(p)
    _common_support_routines(p)
    _u_mode_data_sections(p)

    return p


def build_template_cva6(arch: ArchConfig) -> AsmProgram:
    """
    Build complete CVA6 template.

    CVA6 (formerly Ariane) is a 6-stage, single issue, in-order CPU
    implementing the 64-bit RISC-V instruction set.

    Supported extensions: RV64GC + B (Zba/Zbb/Zbs/Zbc) + ZKN (crypto)
    NOT supported: Zfh/Zfhmin (half-precision FP), V (vector), H (hypervisor)

    This template runs in M/S/U modes with simple exception handling.
    """
    p = AsmProgram(arch=arch)

    # Startup sequence (trap vector setup, MEPC setup)
    _cva6_text_startup(p)

    # Mode initialization (MSTATUS, PMP, MIE)
    _cva6_init(p)

    # Register initialization (NO fmv.h.x!)
    _cva6_init_reg(p)

    # Exception handlers
    _cva6_exception_vector(p)

    # Main section with hook
    _common_main_with_hook(p)

    # Support routines (write_tohost, debug_rom, etc.)
    _common_support_routines(p)

    # Data sections
    _cva6_data_sections(p)

    return p


# ------------------------------------------------------------------------------
# BOOM Private Functions (_boom_*)
# BOOM Config: RV64GC (I/M/A/F/D/C), NO Zfh/B/ZK
# Similar to CVA6 but without B and ZK extensions
# ------------------------------------------------------------------------------

def _random_mstatus_boom():
    """
    Generate random MSTATUS value for BOOM.

    BOOM Config:
    - RV64 (XLEN=64)
    - No H extension (RVH=0)
    - Supports M/S/U modes
    - Has MMU (SV39)
    - No V extension
    """
    val = 0

    # SD(63) - derived by hardware, keep 0

    # SXL[1:0] (35-34) & UXL[1:0] (33-32)
    # For RV64: 2 means 64-bit
    sxl = 2  # Always 64-bit for BOOM
    uxl = 2
    val |= (sxl << 34)
    val |= (uxl << 32)

    # TSR(22), TW(21), TVM(20), MXR(19), SUM(18), MPRV(17)
    for bit in [22, 21, 20, 19, 18, 17]:
        val |= (random.randint(0, 1) << bit)

    # XS[1:0] (16-15), FS[1:0] (14-13)
    # BOOM has F/D extensions, so FS can be non-zero
    # IMPORTANT: FS must NOT be 0, otherwise FP instructions cause illegal instruction exceptions
    xs = random.randint(0, 3)
    fs = random.randint(1, 3)  # Never Off, always enable FP
    val |= (xs << 15)
    val |= (fs << 13)

    # VS[1:0] (10-9) - BOOM has no V extension
    vs = 0
    val |= (vs << 9)

    # MPP[1:0] (12-11): legal values 0 (U), 1 (S), 3 (M)
    mpp = random.choice([0, 1, 3])
    val |= (mpp << 11)

    # SPP(8), MPIE(7), UBE(6), SPIE(5), MIE(3), SIE(1)
    for bit in [8, 7, 5, 3, 1]:
        val |= (random.randint(0, 1) << bit)

    # UBE(6) - BOOM is little-endian, keep 0

    return val & ((1 << 64) - 1)


def _boom_text_startup(p: AsmProgram) -> AsmProgram:
    """
    [BOOM] Build the startup sequence in .text.init.
    BOOM uses standard RISC-V privilege architecture.

    NOTE: We use .text.init instead of .text to ensure code is placed
    at 0x80000000 first, matching Chipyard's memory preload mechanism.
    """
    p.globl(LBL_START).section(".text.init")

    p.label(LBL_START)

    # BOOM's MISA is read-only, just setup trap vectors
    p.label(LBL_TRAP_VEC_INIT)
    p.la("x13", LBL_OTHER_EXP)
    p.csrw(CSR.MTVEC, "x13", comment="MTVEC")
    p.la("x13", LBL_OTHER_EXP_S)
    p.csrw(CSR.STVEC, "x13", comment="STVEC")

    p.label(LBL_MEPC_SETUP)
    p.la("x13", LBL_INIT)
    p.csrw(CSR.MEPC, "x13")

    return p


def _boom_init(p: AsmProgram) -> AsmProgram:
    """
    [BOOM] Mode initialization:
    - Write MSTATUS/MIE/PMP
    - Enter init via mret

    BOOM supports M/S/U modes with SV39 MMU.
    """
    p.label(LBL_INIT_ENV)

    # Generate random MSTATUS for BOOM
    ms_val = _random_mstatus_boom()
    mpp = (ms_val >> 11) & 0b11

    # Load and write MSTATUS
    p.li("x26", f"0x{ms_val:016x}")
    p.csrw(CSR.MSTATUS, "x26", comment=f"MSTATUS (MPP={mpp})")

    # PMP setup - BOOM has 8 PMP entries
    # Configure PMP to allow full memory access for S/U mode.
    #
    # In RV64, PMP configuration registers layout:
    #   - pmpcfg0 (0x3a0): configures entries 0-7 (8 bytes, 1 byte per entry)
    #   - pmpcfg2 (0x3a2): configures entries 8-15
    #   - pmpcfg1/pmpcfg3 do NOT exist in RV64 (only in RV32)
    #
    # Strategy:
    #   1. Set pmpaddr0 = all 1s for NAPOT covering entire address space
    #   2. Set pmpcfg0 entry 0 = 0x1f (NAPOT mode, RWX permissions)
    #   3. Clear pmpcfg2 to disable entries 8-15
    #
    # Note: PMP is always set (even in M-mode) to ensure consistent state
    # and prevent random CSR instructions from causing unexpected behavior.
    p.li("x16", -1)  # All 1s = 0xffffffffffffffff
    p.csrw(0x3b0, "x16", comment="pmpaddr0 = all 1s (NAPOT full coverage)")
    p.li("x16", 0x1f)  # Entry 0: A=NAPOT(11), X=1, W=1, R=1
    p.csrw(0x3a0, "x16", comment="pmpcfg0: entry 0 = NAPOT+RWX")
    p.li("x16", 0x0)
    p.csrw(0x3a2, "x16", comment="pmpcfg2 = 0 (disable entries 8-15)")
    if mpp != 3:
        p.instr("sfence.vma", "x0", "x0")

    # Initialize exception delegation registers to ensure consistency
    # between Spike and DUT (BOOM). Without this, random CSR writes to
    # medeleg/mideleg can cause Spike and DUT to use different trap vectors.
    p.li("x26", "0x0")
    p.csrw(CSR.MEDELEG, "x26", comment="MEDELEG - no delegation to S-mode")
    p.csrw(CSR.MIDELEG, "x26", comment="MIDELEG - no delegation to S-mode")
    p.csrw(CSR.MIE, "x26", comment="MIE")

    # =========================================================================
    # Initialize scratch/trap-value CSRs to zero for cosim state synchronization
    # =========================================================================
    # These CSRs have implementation-defined reset values. Spike may have
    # non-zero initial values while BOOM initializes them to 0. This causes
    # cosim mismatches when these CSRs are first read. Explicitly initializing
    # them ensures consistent state between Spike and BOOM.
    #
    # Machine-level scratch and trap value registers:
    p.csrw(CSR.MSCRATCH, "x26", comment="MSCRATCH - init to 0 for cosim sync")
    p.csrw(CSR.MTVAL, "x26", comment="MTVAL - init to 0 for cosim sync")
    p.csrw(CSR.MCAUSE, "x26", comment="MCAUSE - init to 0 for cosim sync")
    #
    # Supervisor-level scratch and trap value registers:
    p.csrw(CSR.SSCRATCH, "x26", comment="SSCRATCH - init to 0 for cosim sync")
    p.csrw(CSR.STVAL, "x26", comment="STVAL - init to 0 for cosim sync")
    p.csrw(CSR.SCAUSE, "x26", comment="SCAUSE - init to 0 for cosim sync")
    p.csrw(CSR.SEPC, "x26", comment="SEPC - init to 0 for cosim sync")
    # =========================================================================

    p.mret()

    return p


def _boom_init_reg(p: AsmProgram) -> AsmProgram:
    """
    [BOOM] Initialize floating-point and general-purpose registers.

    IMPORTANT: BOOM does NOT support Zfh extension, so we only use:
    - fmv.w.x (single precision, F extension)
    - fmv.d.x (double precision, D extension)

    NO fmv.h.x (half precision, Zfh extension)!
    """
    p.label(LBL_INIT)

    # Set floating-point rounding mode
    major_modes = [0, 1, 2, 3, 4]
    minor_modes = [5, 6, 7]

    if random.random() < 0.95:
        rm = random.choice(major_modes)
    else:
        rm = random.choice(minor_modes)

    p.instr("fsrmi", str(rm))
    # Clear fflags - RISC-V spec doesn't mandate reset value, software must clear
    p.instr("csrwi", "fflags", "0")

    # === General-purpose register initialization ===
    # Initialize ALL x1-x31 (x0 is hardwired to 0)
    for r in range(1, 32):
        rand_val = _gen_gpr_value()
        p.li(f"x{r}", f"0x{rand_val:016x}")

    # === Floating-point register initialization ===
    # BOOM: Only use fmv.w.x or fmv.d.x (NO fmv.h.x!)
    for r in range(32):
        op = random.choice(["fmv.w.x", "fmv.d.x"])
        rand_val = _gen_fpr_value(op)
        p.li("x5", f"0x{rand_val:016x}")  # Use t0 as temp register
        p.instr(op, f"f{r}", "x5")

    # Setup memory region pointer for Store/Load operations
    p.la("t6", SYM_MEM_REGION)
    p.li("t5", "4096")
    p.instr("add", "t6", "t6", "t5")

    p.instr("j", LBL_MAIN)

    p.align(12)
    return p


def _boom_exception_vector(p: AsmProgram) -> AsmProgram:
    """
    [BOOM] Exception handlers for M-mode and S-mode.

    Similar to CVA6, handles both interrupts and exceptions:
    - Interrupts: Disable all interrupts to prevent storm, then return
    - Exceptions: Skip the faulting instruction and continue
    """
    # =========================================================================
    # M-mode trap handler
    # =========================================================================
    p.label(LBL_OTHER_EXP)
    p.option("norvc")

    # Read mcause to determine if this is an interrupt or exception
    p.csrr("x14", CSR.MCAUSE)

    # Check if interrupt (mcause[63] == 1)
    p.instr("blt", "x14", "x0", "m_handle_interrupt_boom")

    # --- Exception path: skip the faulting instruction ---
    p.csrr("x13", CSR.MEPC)
    p.instr("addi", "x13", "x13", "4")
    p.csrw(CSR.MEPC, "x13")
    p.mret()

    # --- Interrupt path: disable interrupts to prevent storm ---
    p.label("m_handle_interrupt_boom")
    p.li("x15", "0")
    p.csrw(CSR.MIE, "x15")
    p.csrr("x13", CSR.MSTATUS)
    p.li("x15", "-9")  # Mask to clear bit 3 (MIE)
    p.instr("and", "x13", "x13", "x15")
    p.csrw(CSR.MSTATUS, "x13")
    p.mret()

    p.option("rvc")

    # =========================================================================
    # S-mode trap handler
    # =========================================================================
    p.label(LBL_OTHER_EXP_S)
    p.option("norvc")

    p.csrr("x14", CSR.SCAUSE)
    p.instr("blt", "x14", "x0", "s_handle_interrupt_boom")

    # --- Exception path ---
    p.csrr("x13", CSR.SEPC)
    p.instr("addi", "x13", "x13", "4")
    p.csrw(CSR.SEPC, "x13")
    p.instr("sret")

    # --- Interrupt path ---
    p.label("s_handle_interrupt_boom")
    p.li("x15", "0")
    p.csrw(CSR.SIE, "x15")
    p.csrr("x13", CSR.SSTATUS)
    p.li("x15", "-3")  # Mask to clear bit 1 (SIE)
    p.instr("and", "x13", "x13", "x15")
    p.csrw(CSR.SSTATUS, "x13")
    p.instr("sret")

    p.option("rvc")

    return p


def _boom_data_sections(p: AsmProgram) -> AsmProgram:
    """
    [BOOM] Data area and custom sections.
    """
    p.section(".data")
    p.directive("align", "6")
    p.directive("global", SYM_TOHOST)
    p.label(SYM_TOHOST)
    if p.arch.is_rv64():
        p.data_dword(0)
    else:
        p.data_word(0, 0)

    p.directive("align", "6")
    p.directive("global", SYM_FROMHOST)
    p.label(SYM_FROMHOST)
    if p.arch.is_rv64():
        p.data_dword(0)
    else:
        p.data_word(0, 0)

    p.section(".region_0", flags="aw", sect_type="@progbits")
    p.label(SYM_REGION0)
    rand_words = [f"0x{_gen_mem_word():08x}" for _ in range(8)]
    p.data_word(*rand_words)

    # Memory region for load/store operations
    p.section(".mem_region", flags="aw", sect_type="@progbits")
    p.align(4)
    p.label(SYM_MEM_REGION)
    _init_random_mem_region(p)
    p.label(SYM_MEM_REGION_END)
    _init_stack_region_section(p)

    return p


def build_template_boom(arch: ArchConfig) -> AsmProgram:
    """
    Build complete BOOM template.

    BOOM (Berkeley Out-of-Order Machine) is a synthesizable, parameterized,
    superscalar RISC-V processor.

    Supported extensions: RV64GC (I/M/A/F/D/C) + Zicsr + Zifencei
    NOT supported: Zfh/Zfhmin (half-precision FP), V (vector), B (bit manipulation), ZK* (crypto)

    This template runs in M/S/U modes with simple exception handling.
    """
    p = AsmProgram(arch=arch)

    # Startup sequence
    _boom_text_startup(p)

    # Mode initialization
    _boom_init(p)

    # Register initialization (NO fmv.h.x!)
    _boom_init_reg(p)

    # Exception handlers
    _boom_exception_vector(p)

    # Main section with hook
    _common_main_with_hook(p)

    # Support routines
    _common_support_routines(p)

    # Data sections
    _boom_data_sections(p)

    return p


# ------------------------------------------------------------------------------
# Rocket Private Functions (_rocket_*)
# Rocket Config: RV64GC (I/M/A/F/D/C), NO Zfh/B/ZK by default
# Similar to BOOM - standard RISC-V with basic extensions
# ------------------------------------------------------------------------------

def _random_mstatus_rocket():
    """
    Generate random MSTATUS value for Rocket.

    Rocket Config:
    - RV64 (XLEN=64)
    - No H extension (RVH=0)
    - Supports M/S/U modes
    - Has MMU (SV39)
    - No V extension
    - FPU: F and D extensions
    """
    val = 0

    # SD(63) - derived by hardware, keep 0

    # SXL[1:0] (35-34) & UXL[1:0] (33-32)
    # For RV64: 2 means 64-bit
    sxl = 2  # Always 64-bit for Rocket
    uxl = 2
    val |= (sxl << 34)
    val |= (uxl << 32)

    # TSR(22), TW(21), TVM(20), MXR(19), SUM(18), MPRV(17)
    for bit in [22, 21, 20, 19, 18, 17]:
        val |= (random.randint(0, 1) << bit)

    # XS[1:0] (16-15), FS[1:0] (14-13)
    # Rocket has F/D extensions, so FS can be non-zero
    # IMPORTANT: FS must NOT be 0, otherwise FP instructions cause illegal instruction exceptions
    xs = random.randint(0, 3)
    fs = random.randint(1, 3)  # Never Off, always enable FP
    val |= (xs << 15)
    val |= (fs << 13)

    # VS[1:0] (10-9) - Rocket has no V extension
    vs = 0
    val |= (vs << 9)

    # MPP[1:0] (12-11): legal values 0 (U), 1 (S), 3 (M)
    mpp = random.choice([0, 1, 3])
    val |= (mpp << 11)

    # SPP(8), MPIE(7), UBE(6), SPIE(5), MIE(3), SIE(1)
    for bit in [8, 7, 5, 3, 1]:
        val |= (random.randint(0, 1) << bit)

    # UBE(6) - Rocket is little-endian, keep 0

    return val & ((1 << 64) - 1)


def _rocket_text_startup(p: AsmProgram) -> AsmProgram:
    """
    [Rocket] Build the startup sequence in .text.init.
    Rocket uses standard RISC-V privilege architecture.

    NOTE: We use .text.init instead of .text to ensure code is placed
    at 0x80000000 first, matching Chipyard's memory preload mechanism.
    """
    p.globl(LBL_START).section(".text.init")

    p.label(LBL_START)

    # Rocket's MISA may be writable or read-only depending on config
    # Setup trap vectors
    p.label(LBL_TRAP_VEC_INIT)
    p.la("x13", LBL_OTHER_EXP)
    p.csrw(CSR.MTVEC, "x13", comment="MTVEC")
    p.la("x13", LBL_OTHER_EXP_S)
    p.csrw(CSR.STVEC, "x13", comment="STVEC")

    p.label(LBL_MEPC_SETUP)
    p.la("x13", LBL_INIT)
    p.csrw(CSR.MEPC, "x13")

    return p


def _rocket_init(p: AsmProgram) -> AsmProgram:
    """
    [Rocket] Mode initialization:
    - Write MSTATUS/MIE/PMP
    - Enter init via mret

    Rocket supports M/S/U modes with SV39 MMU.
    """
    p.label(LBL_INIT_ENV)

    # Generate random MSTATUS for Rocket
    ms_val = _random_mstatus_rocket()
    mpp = (ms_val >> 11) & 0b11

    # Load and write MSTATUS
    p.li("x26", f"0x{ms_val:016x}")
    p.csrw(CSR.MSTATUS, "x26", comment=f"MSTATUS (MPP={mpp})")

    # PMP setup - Rocket has 8 PMP entries by default
    # Configure PMP to allow full memory access for S/U mode.
    #
    # In RV64, PMP configuration registers layout:
    #   - pmpcfg0 (0x3a0): configures entries 0-7 (8 bytes, 1 byte per entry)
    #   - pmpcfg2 (0x3a2): configures entries 8-15
    #   - pmpcfg1/pmpcfg3 do NOT exist in RV64 (only in RV32)
    #
    # Strategy:
    #   1. Set pmpaddr0 = all 1s for NAPOT covering entire address space
    #   2. Set pmpcfg0 entry 0 = 0x1f (NAPOT mode, RWX permissions)
    #   3. Clear pmpcfg2 to disable entries 8-15
    p.li("x16", -1)  # All 1s = 0xffffffffffffffff
    p.csrw(0x3b0, "x16", comment="pmpaddr0 = all 1s (NAPOT full coverage)")
    p.li("x16", 0x1f)  # Entry 0: A=NAPOT(11), X=1, W=1, R=1
    p.csrw(0x3a0, "x16", comment="pmpcfg0: entry 0 = NAPOT+RWX")
    p.li("x16", 0x0)
    p.csrw(0x3a2, "x16", comment="pmpcfg2 = 0 (disable entries 8-15)")
    if mpp != 3:
        p.instr("sfence.vma", "x0", "x0")

    # Initialize exception delegation registers
    p.li("x26", "0x0")
    p.csrw(CSR.MEDELEG, "x26", comment="MEDELEG - no delegation to S-mode")
    p.csrw(CSR.MIDELEG, "x26", comment="MIDELEG - no delegation to S-mode")
    p.csrw(CSR.MIE, "x26", comment="MIE")

    # Initialize scratch/trap-value CSRs to zero for cosim state synchronization
    p.csrw(CSR.MSCRATCH, "x26", comment="MSCRATCH - init to 0 for cosim sync")
    p.csrw(CSR.MTVAL, "x26", comment="MTVAL - init to 0 for cosim sync")
    p.csrw(CSR.MCAUSE, "x26", comment="MCAUSE - init to 0 for cosim sync")
    p.csrw(CSR.SSCRATCH, "x26", comment="SSCRATCH - init to 0 for cosim sync")
    p.csrw(CSR.STVAL, "x26", comment="STVAL - init to 0 for cosim sync")
    p.csrw(CSR.SCAUSE, "x26", comment="SCAUSE - init to 0 for cosim sync")
    p.csrw(CSR.SEPC, "x26", comment="SEPC - init to 0 for cosim sync")

    p.mret()

    return p


def _rocket_init_reg(p: AsmProgram) -> AsmProgram:
    """
    [Rocket] Initialize floating-point and general-purpose registers.

    Rocket supports F and D extensions (NO Zfh), so we only use:
    - fmv.w.x (single precision, F extension)
    - fmv.d.x (double precision, D extension)

    NO fmv.h.x (half precision, Zfh extension)!
    """
    p.label(LBL_INIT)

    # Set floating-point rounding mode
    major_modes = [0, 1, 2, 3, 4]
    minor_modes = [5, 6, 7]

    if random.random() < 0.95:
        rm = random.choice(major_modes)
    else:
        rm = random.choice(minor_modes)

    p.instr("fsrmi", str(rm))
    # Clear fflags - RISC-V spec doesn't mandate reset value, software must clear
    p.instr("csrwi", "fflags", "0")

    # === General-purpose register initialization ===
    # Initialize ALL x1-x31 (x0 is hardwired to 0)
    for r in range(1, 32):
        rand_val = _gen_gpr_value()
        p.li(f"x{r}", f"0x{rand_val:016x}")

    # === Floating-point register initialization ===
    # BOOM: Only use fmv.w.x or fmv.d.x (NO fmv.h.x!)
    for r in range(32):
        op = random.choice(["fmv.w.x", "fmv.d.x"])
        rand_val = _gen_fpr_value(op)
        p.li("x5", f"0x{rand_val:016x}")  # Use t0 as temp register
        p.instr(op, f"f{r}", "x5")

    # Setup memory region pointer for Store/Load operations
    p.la("t6", SYM_MEM_REGION)
    p.li("t5", "4096")
    p.instr("add", "t6", "t6", "t5")

    p.instr("j", LBL_MAIN)

    p.align(12)
    return p


def _rocket_exception_vector(p: AsmProgram) -> AsmProgram:
    """
    [Rocket] Exception handlers for M-mode and S-mode.

    Similar to BOOM/CVA6, handles both interrupts and exceptions:
    - Interrupts: Disable all interrupts to prevent storm, then return
    - Exceptions: Skip the faulting instruction and continue
    """
    # =========================================================================
    # M-mode trap handler
    # =========================================================================
    p.label(LBL_OTHER_EXP)
    p.option("norvc")

    # Read mcause to determine if this is an interrupt or exception
    p.csrr("x14", CSR.MCAUSE)

    # Check if interrupt (mcause[63] == 1)
    p.instr("blt", "x14", "x0", "m_handle_interrupt_rocket")

    # --- Exception path: skip the faulting instruction ---
    p.csrr("x13", CSR.MEPC)
    p.instr("addi", "x13", "x13", "4")
    p.csrw(CSR.MEPC, "x13")
    p.mret()

    # --- Interrupt path: disable interrupts to prevent storm ---
    p.label("m_handle_interrupt_rocket")
    p.li("x15", "0")
    p.csrw(CSR.MIE, "x15")
    p.csrr("x13", CSR.MSTATUS)
    p.li("x15", "-9")  # Mask to clear bit 3 (MIE)
    p.instr("and", "x13", "x13", "x15")
    p.csrw(CSR.MSTATUS, "x13")
    p.mret()

    p.option("rvc")

    # =========================================================================
    # S-mode trap handler
    # =========================================================================
    p.label(LBL_OTHER_EXP_S)
    p.option("norvc")

    p.csrr("x14", CSR.SCAUSE)
    p.instr("blt", "x14", "x0", "s_handle_interrupt_rocket")

    # --- Exception path ---
    p.csrr("x13", CSR.SEPC)
    p.instr("addi", "x13", "x13", "4")
    p.csrw(CSR.SEPC, "x13")
    p.instr("sret")

    # --- Interrupt path ---
    p.label("s_handle_interrupt_rocket")
    p.li("x15", "0")
    p.csrw(CSR.SIE, "x15")
    p.csrr("x13", CSR.SSTATUS)
    p.li("x15", "-3")  # Mask to clear bit 1 (SIE)
    p.instr("and", "x13", "x13", "x15")
    p.csrw(CSR.SSTATUS, "x13")
    p.instr("sret")

    p.option("rvc")

    return p


def _rocket_data_sections(p: AsmProgram) -> AsmProgram:
    """
    [Rocket] Data area and custom sections.
    """
    p.section(".data")
    p.directive("align", "6")
    p.directive("global", SYM_TOHOST)
    p.label(SYM_TOHOST)
    if p.arch.is_rv64():
        p.data_dword(0)
    else:
        p.data_word(0, 0)

    p.directive("align", "6")
    p.directive("global", SYM_FROMHOST)
    p.label(SYM_FROMHOST)
    if p.arch.is_rv64():
        p.data_dword(0)
    else:
        p.data_word(0, 0)

    p.section(".region_0", flags="aw", sect_type="@progbits")
    p.label(SYM_REGION0)
    rand_words = [f"0x{_gen_mem_word():08x}" for _ in range(8)]
    p.data_word(*rand_words)

    # Memory region for load/store operations
    p.section(".mem_region", flags="aw", sect_type="@progbits")
    p.align(4)
    p.label(SYM_MEM_REGION)
    _init_random_mem_region(p)
    p.label(SYM_MEM_REGION_END)
    _init_stack_region_section(p)

    return p


def random_mstatus_rv64_h():
    val = 0

    # --- High position retention / SD ---
    # SD(63) is derived from FS/XS/VS by the implementation,
    # and is kept at 0 here, so that it is more reasonable to let the hardware set it itself.

    # --- MPV(39), GVA(38), MBE(37), SBE(36) ---
    for bit in [39, 38, 37, 36]:
        val |= (random.randint(0, 1) << bit)

    # --- SXL[1:0] (35–34) & UXL[1:0] (33–32) ---
    # For RV64, a valid encoding is typically 1 (32-bit) or 2 (64-bit).
    sxl = random.choice([1, 2])
    uxl = random.choice([1, 2])
    val |= (sxl << 34)
    val |= (uxl << 32)

    # --- TSR(22), TW(21), TVM(20), MXR(19), SUM(18), MPRV(17) ---
    for bit in [22, 21, 20, 19, 18, 17]:
        val |= (random.randint(0, 1) << bit)

    # --- XS[1:0] (16–15), FS[1:0] (14–13), VS[1:0] (10–9) ---
    # IMPORTANT: FS and VS must NOT be 0, otherwise FP/Vector instructions trap
    # FS/VS=0 (Off): unit disabled, instructions cause illegal instruction exception
    # FS/VS=1 (Initial): unit enabled, initial state
    # FS/VS=2 (Clean): unit enabled, no modifications
    # FS/VS=3 (Dirty): unit enabled, state modified
    xs = random.randint(0, 3)
    fs = random.randint(1, 3)  # Never Off, always enable FP
    vs = random.randint(1, 3)  # Never Off, always enable Vector
    val |= (xs << 15)
    val |= (fs << 13)
    val |= (vs << 9)

    # --- MPP[1:0] (12–11) legal：0,1,3 ---
    mpp = random.choice([0, 1, 3])
    val |= (mpp << 11)

    # --- SPP(8), MPIE(7), UBE(6), SPIE(5), MIE(3), SIE(1) ---
    for bit in [8, 7, 6, 5, 3, 1]:
        val |= (random.randint(0, 1) << bit)

    # The remaining WPRI bits remain 0
    return val & ((1 << 64) - 1)


# ==============================================================================
# Template Factory Function
# ==============================================================================

def build_template(template_type: TemplateType, arch: ArchConfig) -> AsmProgram:
    """
    Factory function to build template based on type.

    Args:
        template_type: The type of template to build (from TemplateType enum)
        arch: Architecture configuration (RV32/RV64, ISA extensions)

    Returns:
        AsmProgram with the complete template

    Raises:
        ValueError: If template_type is unknown
    """

    builders = {
        TemplateType.XIANGSHAN: build_template_xiangshan,
        TemplateType.NUTSHELL: build_template_nutshell,
        TemplateType.ROCKET: build_template_rocket,
        TemplateType.CVA6: build_template_cva6,
        TemplateType.BOOM: build_template_boom,
        # TemplateType.TESTXS_U_MODE: build_template_testxs_u_mode,
    }

    builder = builders.get(template_type, None)
    if builder is None:
        raise ValueError(f"Unknown template type: {template_type}")

    return builder(arch)


# ==============================================================================
# Template Instance Factory Function
# ==============================================================================

def create_template_instance(
    arch: ArchConfig,
    template_type: str
) -> TemplateInstance:
    """
    Factory function to create a fresh template instance with random values.

    Each call triggers new random generation (MSTATUS, register initialization, etc.).
    This ensures each seed gets independent random content.

    Args:
        arch: Architecture configuration (RV32/RV64, ISA extensions)
        template_type: Type of template to use. If None, randomly selects from all 5 types.

    Returns:
        TemplateInstance ready for use with independently generated random content
    """


    template_type_enum = TemplateType(template_type)

    program = build_template(template_type_enum, arch)
    hook_idx = program.get_hook_idx(HOOK_MAIN)

    return TemplateInstance(
        header = program.render_slice(0, hook_idx),
        footer = program.render_slice(hook_idx + 1, len(program.nodes)),
        template_type = template_type_enum,
        isa = arch.get_isa(),
        arch_bits = arch.get_arch_bits()
    )
