// -------------------------------------------------------------
//
// Generated Architecture Declaration for rtl of inst_t_e
//
// Generated
//  by:  wig
//  on:  Wed Nov 30 09:14:26 2005
//  cmd: /cygdrive/h/work/eclipse/MIX/mix_0.pl ../../open.xls
//
// !!! Do not edit this file! Autogenerated by MIX !!!
// $Author: wig $
// $Id: inst_t_e.v,v 1.4 2005/11/30 14:04:20 wig Exp $
// $Date: 2005/11/30 14:04:20 $
// $Log: inst_t_e.v,v $
// Revision 1.4  2005/11/30 14:04:20  wig
// Updated testcase references
//
//
// Based on Mix Verilog Architecture Template built into RCSfile: MixWriter.pm,v 
// Id: MixWriter.pm,v 1.71 2005/11/22 11:00:47 wig Exp 
//
// Generator: mix_0.pl Revision: 1.42 , wilfried.gaensheimer@micronas.com
// (C) 2003,2005 Micronas GmbH
//
// --------------------------------------------------------------


`timescale 1ns/10ps

//
//
// Start of Generated Module rtl of inst_t_e
//

	// No user `defines in this module


module inst_t_e
//
// Generated module inst_t
//
		(
		);
// End of generated module header


	// Internal signals

		//
		// Generated Signal List
		//
			wire	[2:0]	non_open; 
			wire		non_open_bit; 
			wire	[3:0]	wire_open; 
		//
		// End of Generated Signal List
		//


	// %COMPILER_OPTS%

	// Generated Signal Assignments




	//
	// Generated Instances
	// wiring ...

	// Generated Instances and Port Mappings
		// Generated Instance Port Map for inst_a
		wire 	mix_dmy_open_0; //__I_OPEN_DUMMY
		wire 	mix_dmy_open_1; //__I_OPEN_DUMMY
		wire 	mix_dmy_open_2; //__I_OPEN_DUMMY
		wire [3:0] mix_dmy_open_3; //__I_OPEN_DUMMY
		wire [2:0] mix_dmy_open_4; //__I_OPEN_DUMMY
		inst_a_e inst_a (
			.open_bit(),
			.open_bus(),
			.open_bus_9(),
			.open_in_bit_11(),
			.open_in_bus_10(),
			.open_part12({ non_open_bit, mix_dmy_open_3, non_open }), // __W_PORT	// from 5 to 3 // __W_PORT // __I_BIT_TO_BUSPORT // __I_COMBINE_SPLICES
			.open_part13({ mix_dmy_open_2, non_open_bit, mix_dmy_open_1, mix_dmy_open_0, non_open }), // __W_PORT // __I_BIT_TO_BUSPORT (x4) // __I_COMBINE_SPLICES
			.openport14(),	// check width and type
			.wire_open({ mix_dmy_open_4, wire_open }), // __W_PORT (x2) // __I_COMBINE_SPLICES
			.wire_open_in(wire_open)
		);
		// End of Generated Instance Port Map for inst_a

		// Generated Instance Port Map for inst_b
		inst_b_e inst_b (

			.mix_key_open(),	// replace name
			.non_open(non_open),
			.non_open_bit(non_open_bit),
			.open_bit_2(),
			.open_bit_3(),
			.open_bit_4()
		);
		// End of Generated Instance Port Map for inst_b



endmodule
//
// End of Generated Module rtl of inst_t_e
//
//
//!End of Module/s
// --------------------------------------------------------------
