
stpin_mcu.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000067b0  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000007c  08006870  08006870  00016870  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080068ec  080068ec  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  080068ec  080068ec  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  080068ec  080068ec  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080068ec  080068ec  000168ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080068f0  080068f0  000168f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080068f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000250  20000070  08006964  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002c0  08006964  000202c0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001430a  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000027ca  00000000  00000000  000343a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001268  00000000  00000000  00036b70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001160  00000000  00000000  00037dd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00012395  00000000  00000000  00038f38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001673c  00000000  00000000  0004b2cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006d976  00000000  00000000  00061a09  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000cf37f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004738  00000000  00000000  000cf3d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08006858 	.word	0x08006858

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	08006858 	.word	0x08006858

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	; 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f8f0 	bl	8000414 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			; (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__divsi3>:
 8000240:	4603      	mov	r3, r0
 8000242:	430b      	orrs	r3, r1
 8000244:	d47f      	bmi.n	8000346 <__divsi3+0x106>
 8000246:	2200      	movs	r2, #0
 8000248:	0843      	lsrs	r3, r0, #1
 800024a:	428b      	cmp	r3, r1
 800024c:	d374      	bcc.n	8000338 <__divsi3+0xf8>
 800024e:	0903      	lsrs	r3, r0, #4
 8000250:	428b      	cmp	r3, r1
 8000252:	d35f      	bcc.n	8000314 <__divsi3+0xd4>
 8000254:	0a03      	lsrs	r3, r0, #8
 8000256:	428b      	cmp	r3, r1
 8000258:	d344      	bcc.n	80002e4 <__divsi3+0xa4>
 800025a:	0b03      	lsrs	r3, r0, #12
 800025c:	428b      	cmp	r3, r1
 800025e:	d328      	bcc.n	80002b2 <__divsi3+0x72>
 8000260:	0c03      	lsrs	r3, r0, #16
 8000262:	428b      	cmp	r3, r1
 8000264:	d30d      	bcc.n	8000282 <__divsi3+0x42>
 8000266:	22ff      	movs	r2, #255	; 0xff
 8000268:	0209      	lsls	r1, r1, #8
 800026a:	ba12      	rev	r2, r2
 800026c:	0c03      	lsrs	r3, r0, #16
 800026e:	428b      	cmp	r3, r1
 8000270:	d302      	bcc.n	8000278 <__divsi3+0x38>
 8000272:	1212      	asrs	r2, r2, #8
 8000274:	0209      	lsls	r1, r1, #8
 8000276:	d065      	beq.n	8000344 <__divsi3+0x104>
 8000278:	0b03      	lsrs	r3, r0, #12
 800027a:	428b      	cmp	r3, r1
 800027c:	d319      	bcc.n	80002b2 <__divsi3+0x72>
 800027e:	e000      	b.n	8000282 <__divsi3+0x42>
 8000280:	0a09      	lsrs	r1, r1, #8
 8000282:	0bc3      	lsrs	r3, r0, #15
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x4c>
 8000288:	03cb      	lsls	r3, r1, #15
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0b83      	lsrs	r3, r0, #14
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x58>
 8000294:	038b      	lsls	r3, r1, #14
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0b43      	lsrs	r3, r0, #13
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x64>
 80002a0:	034b      	lsls	r3, r1, #13
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0b03      	lsrs	r3, r0, #12
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x70>
 80002ac:	030b      	lsls	r3, r1, #12
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0ac3      	lsrs	r3, r0, #11
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x7c>
 80002b8:	02cb      	lsls	r3, r1, #11
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0a83      	lsrs	r3, r0, #10
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0x88>
 80002c4:	028b      	lsls	r3, r1, #10
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	0a43      	lsrs	r3, r0, #9
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d301      	bcc.n	80002d4 <__divsi3+0x94>
 80002d0:	024b      	lsls	r3, r1, #9
 80002d2:	1ac0      	subs	r0, r0, r3
 80002d4:	4152      	adcs	r2, r2
 80002d6:	0a03      	lsrs	r3, r0, #8
 80002d8:	428b      	cmp	r3, r1
 80002da:	d301      	bcc.n	80002e0 <__divsi3+0xa0>
 80002dc:	020b      	lsls	r3, r1, #8
 80002de:	1ac0      	subs	r0, r0, r3
 80002e0:	4152      	adcs	r2, r2
 80002e2:	d2cd      	bcs.n	8000280 <__divsi3+0x40>
 80002e4:	09c3      	lsrs	r3, r0, #7
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xae>
 80002ea:	01cb      	lsls	r3, r1, #7
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	0983      	lsrs	r3, r0, #6
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xba>
 80002f6:	018b      	lsls	r3, r1, #6
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0943      	lsrs	r3, r0, #5
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xc6>
 8000302:	014b      	lsls	r3, r1, #5
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0903      	lsrs	r3, r0, #4
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xd2>
 800030e:	010b      	lsls	r3, r1, #4
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	08c3      	lsrs	r3, r0, #3
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xde>
 800031a:	00cb      	lsls	r3, r1, #3
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	0883      	lsrs	r3, r0, #2
 8000322:	428b      	cmp	r3, r1
 8000324:	d301      	bcc.n	800032a <__divsi3+0xea>
 8000326:	008b      	lsls	r3, r1, #2
 8000328:	1ac0      	subs	r0, r0, r3
 800032a:	4152      	adcs	r2, r2
 800032c:	0843      	lsrs	r3, r0, #1
 800032e:	428b      	cmp	r3, r1
 8000330:	d301      	bcc.n	8000336 <__divsi3+0xf6>
 8000332:	004b      	lsls	r3, r1, #1
 8000334:	1ac0      	subs	r0, r0, r3
 8000336:	4152      	adcs	r2, r2
 8000338:	1a41      	subs	r1, r0, r1
 800033a:	d200      	bcs.n	800033e <__divsi3+0xfe>
 800033c:	4601      	mov	r1, r0
 800033e:	4152      	adcs	r2, r2
 8000340:	4610      	mov	r0, r2
 8000342:	4770      	bx	lr
 8000344:	e05d      	b.n	8000402 <__divsi3+0x1c2>
 8000346:	0fca      	lsrs	r2, r1, #31
 8000348:	d000      	beq.n	800034c <__divsi3+0x10c>
 800034a:	4249      	negs	r1, r1
 800034c:	1003      	asrs	r3, r0, #32
 800034e:	d300      	bcc.n	8000352 <__divsi3+0x112>
 8000350:	4240      	negs	r0, r0
 8000352:	4053      	eors	r3, r2
 8000354:	2200      	movs	r2, #0
 8000356:	469c      	mov	ip, r3
 8000358:	0903      	lsrs	r3, r0, #4
 800035a:	428b      	cmp	r3, r1
 800035c:	d32d      	bcc.n	80003ba <__divsi3+0x17a>
 800035e:	0a03      	lsrs	r3, r0, #8
 8000360:	428b      	cmp	r3, r1
 8000362:	d312      	bcc.n	800038a <__divsi3+0x14a>
 8000364:	22fc      	movs	r2, #252	; 0xfc
 8000366:	0189      	lsls	r1, r1, #6
 8000368:	ba12      	rev	r2, r2
 800036a:	0a03      	lsrs	r3, r0, #8
 800036c:	428b      	cmp	r3, r1
 800036e:	d30c      	bcc.n	800038a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	1192      	asrs	r2, r2, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d308      	bcc.n	800038a <__divsi3+0x14a>
 8000378:	0189      	lsls	r1, r1, #6
 800037a:	1192      	asrs	r2, r2, #6
 800037c:	428b      	cmp	r3, r1
 800037e:	d304      	bcc.n	800038a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	d03a      	beq.n	80003fa <__divsi3+0x1ba>
 8000384:	1192      	asrs	r2, r2, #6
 8000386:	e000      	b.n	800038a <__divsi3+0x14a>
 8000388:	0989      	lsrs	r1, r1, #6
 800038a:	09c3      	lsrs	r3, r0, #7
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x154>
 8000390:	01cb      	lsls	r3, r1, #7
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	0983      	lsrs	r3, r0, #6
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x160>
 800039c:	018b      	lsls	r3, r1, #6
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0943      	lsrs	r3, r0, #5
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x16c>
 80003a8:	014b      	lsls	r3, r1, #5
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	0903      	lsrs	r3, r0, #4
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x178>
 80003b4:	010b      	lsls	r3, r1, #4
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	08c3      	lsrs	r3, r0, #3
 80003bc:	428b      	cmp	r3, r1
 80003be:	d301      	bcc.n	80003c4 <__divsi3+0x184>
 80003c0:	00cb      	lsls	r3, r1, #3
 80003c2:	1ac0      	subs	r0, r0, r3
 80003c4:	4152      	adcs	r2, r2
 80003c6:	0883      	lsrs	r3, r0, #2
 80003c8:	428b      	cmp	r3, r1
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x190>
 80003cc:	008b      	lsls	r3, r1, #2
 80003ce:	1ac0      	subs	r0, r0, r3
 80003d0:	4152      	adcs	r2, r2
 80003d2:	d2d9      	bcs.n	8000388 <__divsi3+0x148>
 80003d4:	0843      	lsrs	r3, r0, #1
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d301      	bcc.n	80003de <__divsi3+0x19e>
 80003da:	004b      	lsls	r3, r1, #1
 80003dc:	1ac0      	subs	r0, r0, r3
 80003de:	4152      	adcs	r2, r2
 80003e0:	1a41      	subs	r1, r0, r1
 80003e2:	d200      	bcs.n	80003e6 <__divsi3+0x1a6>
 80003e4:	4601      	mov	r1, r0
 80003e6:	4663      	mov	r3, ip
 80003e8:	4152      	adcs	r2, r2
 80003ea:	105b      	asrs	r3, r3, #1
 80003ec:	4610      	mov	r0, r2
 80003ee:	d301      	bcc.n	80003f4 <__divsi3+0x1b4>
 80003f0:	4240      	negs	r0, r0
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d500      	bpl.n	80003f8 <__divsi3+0x1b8>
 80003f6:	4249      	negs	r1, r1
 80003f8:	4770      	bx	lr
 80003fa:	4663      	mov	r3, ip
 80003fc:	105b      	asrs	r3, r3, #1
 80003fe:	d300      	bcc.n	8000402 <__divsi3+0x1c2>
 8000400:	4240      	negs	r0, r0
 8000402:	b501      	push	{r0, lr}
 8000404:	2000      	movs	r0, #0
 8000406:	f000 f805 	bl	8000414 <__aeabi_idiv0>
 800040a:	bd02      	pop	{r1, pc}

0800040c <__aeabi_idivmod>:
 800040c:	2900      	cmp	r1, #0
 800040e:	d0f8      	beq.n	8000402 <__divsi3+0x1c2>
 8000410:	e716      	b.n	8000240 <__divsi3>
 8000412:	4770      	bx	lr

08000414 <__aeabi_idiv0>:
 8000414:	4770      	bx	lr
 8000416:	46c0      	nop			; (mov r8, r8)

08000418 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8000418:	b580      	push	{r7, lr}
 800041a:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800041c:	f3bf 8f4f 	dsb	sy
}
 8000420:	46c0      	nop			; (mov r8, r8)
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000422:	4b04      	ldr	r3, [pc, #16]	; (8000434 <__NVIC_SystemReset+0x1c>)
 8000424:	4a04      	ldr	r2, [pc, #16]	; (8000438 <__NVIC_SystemReset+0x20>)
 8000426:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8000428:	f3bf 8f4f 	dsb	sy
}
 800042c:	46c0      	nop			; (mov r8, r8)
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800042e:	46c0      	nop			; (mov r8, r8)
 8000430:	e7fd      	b.n	800042e <__NVIC_SystemReset+0x16>
 8000432:	46c0      	nop			; (mov r8, r8)
 8000434:	e000ed00 	.word	0xe000ed00
 8000438:	05fa0004 	.word	0x05fa0004

0800043c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800043c:	b5b0      	push	{r4, r5, r7, lr}
 800043e:	b09c      	sub	sp, #112	; 0x70
 8000440:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000442:	f000 ff91 	bl	8001368 <HAL_Init>

  /* USER CODE BEGIN Init */

	aRxBuffer[0]=0x00;
 8000446:	4b4d      	ldr	r3, [pc, #308]	; (800057c <main+0x140>)
 8000448:	2200      	movs	r2, #0
 800044a:	701a      	strb	r2, [r3, #0]
	aRxBuffer[1]=0x00;
 800044c:	4b4b      	ldr	r3, [pc, #300]	; (800057c <main+0x140>)
 800044e:	2200      	movs	r2, #0
 8000450:	705a      	strb	r2, [r3, #1]
	aRxBuffer[2]=0x00;
 8000452:	4b4a      	ldr	r3, [pc, #296]	; (800057c <main+0x140>)
 8000454:	2200      	movs	r2, #0
 8000456:	709a      	strb	r2, [r3, #2]
	aRxBuffer[3]=0x00;
 8000458:	4b48      	ldr	r3, [pc, #288]	; (800057c <main+0x140>)
 800045a:	2200      	movs	r2, #0
 800045c:	70da      	strb	r2, [r3, #3]

	aTxBuffer[0]=0xAA;
 800045e:	4b48      	ldr	r3, [pc, #288]	; (8000580 <main+0x144>)
 8000460:	22aa      	movs	r2, #170	; 0xaa
 8000462:	701a      	strb	r2, [r3, #0]
	aTxBuffer[1]=0xBB;
 8000464:	4b46      	ldr	r3, [pc, #280]	; (8000580 <main+0x144>)
 8000466:	22bb      	movs	r2, #187	; 0xbb
 8000468:	705a      	strb	r2, [r3, #1]
	aTxBuffer[2]=0xCC;
 800046a:	4b45      	ldr	r3, [pc, #276]	; (8000580 <main+0x144>)
 800046c:	22cc      	movs	r2, #204	; 0xcc
 800046e:	709a      	strb	r2, [r3, #2]
	aTxBuffer[3]=0xDD;
 8000470:	4b43      	ldr	r3, [pc, #268]	; (8000580 <main+0x144>)
 8000472:	22dd      	movs	r2, #221	; 0xdd
 8000474:	70da      	strb	r2, [r3, #3]

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000476:	f000 f897 	bl	80005a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800047a:	f000 fb57 	bl	8000b2c <MX_GPIO_Init>
  MX_DMA_Init();
 800047e:	f000 fb37 	bl	8000af0 <MX_DMA_Init>
  MX_I2C1_Init();
 8000482:	f000 f997 	bl	80007b4 <MX_I2C1_Init>
  MX_ADC_Init();
 8000486:	f000 f8f9 	bl	800067c <MX_ADC_Init>
  MX_SPI1_Init();
 800048a:	f000 f9d3 	bl	8000834 <MX_SPI1_Init>
  MX_TIM1_Init();
 800048e:	f000 fa0f 	bl	80008b0 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 8000492:	f000 fafb 	bl	8000a8c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */



  HAL_StatusTypeDef status;
  status = HAL_I2C_EnableListen_IT(&hi2c1);
 8000496:	256b      	movs	r5, #107	; 0x6b
 8000498:	197c      	adds	r4, r7, r5
 800049a:	4b3a      	ldr	r3, [pc, #232]	; (8000584 <main+0x148>)
 800049c:	0018      	movs	r0, r3
 800049e:	f002 fa21 	bl	80028e4 <HAL_I2C_EnableListen_IT>
 80004a2:	0003      	movs	r3, r0
 80004a4:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK){
 80004a6:	197b      	adds	r3, r7, r5
 80004a8:	781b      	ldrb	r3, [r3, #0]
 80004aa:	2b00      	cmp	r3, #0
 80004ac:	d001      	beq.n	80004b2 <main+0x76>
	  /* Transfer error in reception process */
	  Error_Handler();
 80004ae:	f000 fc34 	bl	8000d1a <Error_Handler>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1){

		//restart I2C listener after a transfer
		if (Xfer_Complete ==1){
 80004b2:	4b35      	ldr	r3, [pc, #212]	; (8000588 <main+0x14c>)
 80004b4:	681b      	ldr	r3, [r3, #0]
 80004b6:	2b01      	cmp	r3, #1
 80004b8:	d10a      	bne.n	80004d0 <main+0x94>
			/* Put I2C peripheral in listen mode process */
			status = HAL_I2C_EnableListen_IT(&hi2c1);
 80004ba:	236b      	movs	r3, #107	; 0x6b
 80004bc:	18fc      	adds	r4, r7, r3
 80004be:	4b31      	ldr	r3, [pc, #196]	; (8000584 <main+0x148>)
 80004c0:	0018      	movs	r0, r3
 80004c2:	f002 fa0f 	bl	80028e4 <HAL_I2C_EnableListen_IT>
 80004c6:	0003      	movs	r3, r0
 80004c8:	7023      	strb	r3, [r4, #0]
			Xfer_Complete =0;
 80004ca:	4b2f      	ldr	r3, [pc, #188]	; (8000588 <main+0x14c>)
 80004cc:	2200      	movs	r2, #0
 80004ce:	601a      	str	r2, [r3, #0]
		}

		//blink LED
		HAL_GPIO_WritePin(GPIOF, LED_STATUS_Pin, GPIO_PIN_SET);
 80004d0:	4b2e      	ldr	r3, [pc, #184]	; (800058c <main+0x150>)
 80004d2:	2201      	movs	r2, #1
 80004d4:	2101      	movs	r1, #1
 80004d6:	0018      	movs	r0, r3
 80004d8:	f001 ffee 	bl	80024b8 <HAL_GPIO_WritePin>
		HAL_Delay(40);
 80004dc:	2028      	movs	r0, #40	; 0x28
 80004de:	f000 ffa7 	bl	8001430 <HAL_Delay>
		HAL_GPIO_WritePin(GPIOF, LED_STATUS_Pin, GPIO_PIN_RESET);
 80004e2:	4b2a      	ldr	r3, [pc, #168]	; (800058c <main+0x150>)
 80004e4:	2200      	movs	r2, #0
 80004e6:	2101      	movs	r1, #1
 80004e8:	0018      	movs	r0, r3
 80004ea:	f001 ffe5 	bl	80024b8 <HAL_GPIO_WritePin>
		HAL_Delay(40);
 80004ee:	2028      	movs	r0, #40	; 0x28
 80004f0:	f000 ff9e 	bl	8001430 <HAL_Delay>

		//read all ADCs
//		HAL_ADC_Start(&hadc);
	   // Poll ADC1 Perihperal & TimeOut = 1mSec
//		HAL_ADC_PollForConversion(&hadc, 1);
		HAL_ADC_Start_DMA(&hadc, (uint32_t *)adc_vals, NBR_ADC);  // start the adc in dma mode
 80004f4:	4926      	ldr	r1, [pc, #152]	; (8000590 <main+0x154>)
 80004f6:	4b27      	ldr	r3, [pc, #156]	; (8000594 <main+0x158>)
 80004f8:	2206      	movs	r2, #6
 80004fa:	0018      	movs	r0, r3
 80004fc:	f001 f8fc 	bl	80016f8 <HAL_ADC_Start_DMA>


		Serialprint("ADC: \n");
 8000500:	4b25      	ldr	r3, [pc, #148]	; (8000598 <main+0x15c>)
 8000502:	0018      	movs	r0, r3
 8000504:	f000 fb7a 	bl	8000bfc <Serialprint>
		for(int i = 0; i < NBR_ADC; i++){
 8000508:	2300      	movs	r3, #0
 800050a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800050c:	e02e      	b.n	800056c <main+0x130>
			if(i == 2){ //Vbus sensor
 800050e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000510:	2b02      	cmp	r3, #2
 8000512:	d11a      	bne.n	800054a <main+0x10e>
				sprintf(message, " %d", 330*adc_vals[i] * 512 / 4095);
 8000514:	4b1e      	ldr	r3, [pc, #120]	; (8000590 <main+0x154>)
 8000516:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8000518:	0052      	lsls	r2, r2, #1
 800051a:	5ad3      	ldrh	r3, [r2, r3]
 800051c:	001a      	movs	r2, r3
 800051e:	0013      	movs	r3, r2
 8000520:	009b      	lsls	r3, r3, #2
 8000522:	189b      	adds	r3, r3, r2
 8000524:	015a      	lsls	r2, r3, #5
 8000526:	189b      	adds	r3, r3, r2
 8000528:	029b      	lsls	r3, r3, #10
 800052a:	491c      	ldr	r1, [pc, #112]	; (800059c <main+0x160>)
 800052c:	0018      	movs	r0, r3
 800052e:	f7ff fe87 	bl	8000240 <__divsi3>
 8000532:	0003      	movs	r3, r0
 8000534:	001a      	movs	r2, r3
 8000536:	491a      	ldr	r1, [pc, #104]	; (80005a0 <main+0x164>)
 8000538:	1d3b      	adds	r3, r7, #4
 800053a:	0018      	movs	r0, r3
 800053c:	f005 fd22 	bl	8005f84 <siprintf>
				Serialprint(message);
 8000540:	1d3b      	adds	r3, r7, #4
 8000542:	0018      	movs	r0, r3
 8000544:	f000 fb5a 	bl	8000bfc <Serialprint>
 8000548:	e00d      	b.n	8000566 <main+0x12a>
			}else{
				sprintf(message, " %d", adc_vals[i]);
 800054a:	4b11      	ldr	r3, [pc, #68]	; (8000590 <main+0x154>)
 800054c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800054e:	0052      	lsls	r2, r2, #1
 8000550:	5ad3      	ldrh	r3, [r2, r3]
 8000552:	001a      	movs	r2, r3
 8000554:	4912      	ldr	r1, [pc, #72]	; (80005a0 <main+0x164>)
 8000556:	1d3b      	adds	r3, r7, #4
 8000558:	0018      	movs	r0, r3
 800055a:	f005 fd13 	bl	8005f84 <siprintf>
				Serialprint(message);
 800055e:	1d3b      	adds	r3, r7, #4
 8000560:	0018      	movs	r0, r3
 8000562:	f000 fb4b 	bl	8000bfc <Serialprint>
		for(int i = 0; i < NBR_ADC; i++){
 8000566:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000568:	3301      	adds	r3, #1
 800056a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800056c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800056e:	2b05      	cmp	r3, #5
 8000570:	ddcd      	ble.n	800050e <main+0xd2>
			}
		}
		Serialprint("\n");
 8000572:	4b0c      	ldr	r3, [pc, #48]	; (80005a4 <main+0x168>)
 8000574:	0018      	movs	r0, r3
 8000576:	f000 fb41 	bl	8000bfc <Serialprint>
		if (Xfer_Complete ==1){
 800057a:	e79a      	b.n	80004b2 <main+0x76>
 800057c:	20000098 	.word	0x20000098
 8000580:	20000094 	.word	0x20000094
 8000584:	2000012c 	.word	0x2000012c
 8000588:	20000090 	.word	0x20000090
 800058c:	48001400 	.word	0x48001400
 8000590:	2000009c 	.word	0x2000009c
 8000594:	200000a8 	.word	0x200000a8
 8000598:	08006870 	.word	0x08006870
 800059c:	00000fff 	.word	0x00000fff
 80005a0:	08006878 	.word	0x08006878
 80005a4:	0800687c 	.word	0x0800687c

080005a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005a8:	b590      	push	{r4, r7, lr}
 80005aa:	b095      	sub	sp, #84	; 0x54
 80005ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005ae:	2420      	movs	r4, #32
 80005b0:	193b      	adds	r3, r7, r4
 80005b2:	0018      	movs	r0, r3
 80005b4:	2330      	movs	r3, #48	; 0x30
 80005b6:	001a      	movs	r2, r3
 80005b8:	2100      	movs	r1, #0
 80005ba:	f005 fcdb 	bl	8005f74 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005be:	2310      	movs	r3, #16
 80005c0:	18fb      	adds	r3, r7, r3
 80005c2:	0018      	movs	r0, r3
 80005c4:	2310      	movs	r3, #16
 80005c6:	001a      	movs	r2, r3
 80005c8:	2100      	movs	r1, #0
 80005ca:	f005 fcd3 	bl	8005f74 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80005ce:	003b      	movs	r3, r7
 80005d0:	0018      	movs	r0, r3
 80005d2:	2310      	movs	r3, #16
 80005d4:	001a      	movs	r2, r3
 80005d6:	2100      	movs	r1, #0
 80005d8:	f005 fccc 	bl	8005f74 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 80005dc:	0021      	movs	r1, r4
 80005de:	187b      	adds	r3, r7, r1
 80005e0:	2212      	movs	r2, #18
 80005e2:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005e4:	187b      	adds	r3, r7, r1
 80005e6:	2201      	movs	r2, #1
 80005e8:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 80005ea:	187b      	adds	r3, r7, r1
 80005ec:	2201      	movs	r2, #1
 80005ee:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005f0:	187b      	adds	r3, r7, r1
 80005f2:	2210      	movs	r2, #16
 80005f4:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 80005f6:	187b      	adds	r3, r7, r1
 80005f8:	2210      	movs	r2, #16
 80005fa:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005fc:	187b      	adds	r3, r7, r1
 80005fe:	2202      	movs	r2, #2
 8000600:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000602:	187b      	adds	r3, r7, r1
 8000604:	2200      	movs	r2, #0
 8000606:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000608:	187b      	adds	r3, r7, r1
 800060a:	22a0      	movs	r2, #160	; 0xa0
 800060c:	0392      	lsls	r2, r2, #14
 800060e:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000610:	187b      	adds	r3, r7, r1
 8000612:	2200      	movs	r2, #0
 8000614:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000616:	187b      	adds	r3, r7, r1
 8000618:	0018      	movs	r0, r3
 800061a:	f003 fbcb 	bl	8003db4 <HAL_RCC_OscConfig>
 800061e:	1e03      	subs	r3, r0, #0
 8000620:	d001      	beq.n	8000626 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8000622:	f000 fb7a 	bl	8000d1a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000626:	2110      	movs	r1, #16
 8000628:	187b      	adds	r3, r7, r1
 800062a:	2207      	movs	r2, #7
 800062c:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800062e:	187b      	adds	r3, r7, r1
 8000630:	2202      	movs	r2, #2
 8000632:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000634:	187b      	adds	r3, r7, r1
 8000636:	2200      	movs	r2, #0
 8000638:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800063a:	187b      	adds	r3, r7, r1
 800063c:	2200      	movs	r2, #0
 800063e:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000640:	187b      	adds	r3, r7, r1
 8000642:	2101      	movs	r1, #1
 8000644:	0018      	movs	r0, r3
 8000646:	f003 fecf 	bl	80043e8 <HAL_RCC_ClockConfig>
 800064a:	1e03      	subs	r3, r0, #0
 800064c:	d001      	beq.n	8000652 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800064e:	f000 fb64 	bl	8000d1a <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 8000652:	003b      	movs	r3, r7
 8000654:	2221      	movs	r2, #33	; 0x21
 8000656:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000658:	003b      	movs	r3, r7
 800065a:	2200      	movs	r2, #0
 800065c:	609a      	str	r2, [r3, #8]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 800065e:	003b      	movs	r3, r7
 8000660:	2200      	movs	r2, #0
 8000662:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000664:	003b      	movs	r3, r7
 8000666:	0018      	movs	r0, r3
 8000668:	f004 f810 	bl	800468c <HAL_RCCEx_PeriphCLKConfig>
 800066c:	1e03      	subs	r3, r0, #0
 800066e:	d001      	beq.n	8000674 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8000670:	f000 fb53 	bl	8000d1a <Error_Handler>
  }
}
 8000674:	46c0      	nop			; (mov r8, r8)
 8000676:	46bd      	mov	sp, r7
 8000678:	b015      	add	sp, #84	; 0x54
 800067a:	bd90      	pop	{r4, r7, pc}

0800067c <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	b084      	sub	sp, #16
 8000680:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000682:	1d3b      	adds	r3, r7, #4
 8000684:	0018      	movs	r0, r3
 8000686:	230c      	movs	r3, #12
 8000688:	001a      	movs	r2, r3
 800068a:	2100      	movs	r1, #0
 800068c:	f005 fc72 	bl	8005f74 <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8000690:	4b46      	ldr	r3, [pc, #280]	; (80007ac <MX_ADC_Init+0x130>)
 8000692:	4a47      	ldr	r2, [pc, #284]	; (80007b0 <MX_ADC_Init+0x134>)
 8000694:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000696:	4b45      	ldr	r3, [pc, #276]	; (80007ac <MX_ADC_Init+0x130>)
 8000698:	2200      	movs	r2, #0
 800069a:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 800069c:	4b43      	ldr	r3, [pc, #268]	; (80007ac <MX_ADC_Init+0x130>)
 800069e:	2200      	movs	r2, #0
 80006a0:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80006a2:	4b42      	ldr	r3, [pc, #264]	; (80007ac <MX_ADC_Init+0x130>)
 80006a4:	2200      	movs	r2, #0
 80006a6:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 80006a8:	4b40      	ldr	r3, [pc, #256]	; (80007ac <MX_ADC_Init+0x130>)
 80006aa:	2201      	movs	r2, #1
 80006ac:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80006ae:	4b3f      	ldr	r3, [pc, #252]	; (80007ac <MX_ADC_Init+0x130>)
 80006b0:	2204      	movs	r2, #4
 80006b2:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 80006b4:	4b3d      	ldr	r3, [pc, #244]	; (80007ac <MX_ADC_Init+0x130>)
 80006b6:	2200      	movs	r2, #0
 80006b8:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 80006ba:	4b3c      	ldr	r3, [pc, #240]	; (80007ac <MX_ADC_Init+0x130>)
 80006bc:	2200      	movs	r2, #0
 80006be:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 80006c0:	4b3a      	ldr	r3, [pc, #232]	; (80007ac <MX_ADC_Init+0x130>)
 80006c2:	2200      	movs	r2, #0
 80006c4:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 80006c6:	4b39      	ldr	r3, [pc, #228]	; (80007ac <MX_ADC_Init+0x130>)
 80006c8:	2200      	movs	r2, #0
 80006ca:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80006cc:	4b37      	ldr	r3, [pc, #220]	; (80007ac <MX_ADC_Init+0x130>)
 80006ce:	22c2      	movs	r2, #194	; 0xc2
 80006d0:	32ff      	adds	r2, #255	; 0xff
 80006d2:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80006d4:	4b35      	ldr	r3, [pc, #212]	; (80007ac <MX_ADC_Init+0x130>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 80006da:	4b34      	ldr	r3, [pc, #208]	; (80007ac <MX_ADC_Init+0x130>)
 80006dc:	2224      	movs	r2, #36	; 0x24
 80006de:	2100      	movs	r1, #0
 80006e0:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80006e2:	4b32      	ldr	r3, [pc, #200]	; (80007ac <MX_ADC_Init+0x130>)
 80006e4:	2201      	movs	r2, #1
 80006e6:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80006e8:	4b30      	ldr	r3, [pc, #192]	; (80007ac <MX_ADC_Init+0x130>)
 80006ea:	0018      	movs	r0, r3
 80006ec:	f000 fec4 	bl	8001478 <HAL_ADC_Init>
 80006f0:	1e03      	subs	r3, r0, #0
 80006f2:	d001      	beq.n	80006f8 <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 80006f4:	f000 fb11 	bl	8000d1a <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80006f8:	1d3b      	adds	r3, r7, #4
 80006fa:	2200      	movs	r2, #0
 80006fc:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80006fe:	1d3b      	adds	r3, r7, #4
 8000700:	2280      	movs	r2, #128	; 0x80
 8000702:	0152      	lsls	r2, r2, #5
 8000704:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000706:	1d3b      	adds	r3, r7, #4
 8000708:	2280      	movs	r2, #128	; 0x80
 800070a:	0552      	lsls	r2, r2, #21
 800070c:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800070e:	1d3a      	adds	r2, r7, #4
 8000710:	4b26      	ldr	r3, [pc, #152]	; (80007ac <MX_ADC_Init+0x130>)
 8000712:	0011      	movs	r1, r2
 8000714:	0018      	movs	r0, r3
 8000716:	f001 f889 	bl	800182c <HAL_ADC_ConfigChannel>
 800071a:	1e03      	subs	r3, r0, #0
 800071c:	d001      	beq.n	8000722 <MX_ADC_Init+0xa6>
  {
    Error_Handler();
 800071e:	f000 fafc 	bl	8000d1a <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000722:	1d3b      	adds	r3, r7, #4
 8000724:	2203      	movs	r2, #3
 8000726:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000728:	1d3a      	adds	r2, r7, #4
 800072a:	4b20      	ldr	r3, [pc, #128]	; (80007ac <MX_ADC_Init+0x130>)
 800072c:	0011      	movs	r1, r2
 800072e:	0018      	movs	r0, r3
 8000730:	f001 f87c 	bl	800182c <HAL_ADC_ConfigChannel>
 8000734:	1e03      	subs	r3, r0, #0
 8000736:	d001      	beq.n	800073c <MX_ADC_Init+0xc0>
  {
    Error_Handler();
 8000738:	f000 faef 	bl	8000d1a <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800073c:	1d3b      	adds	r3, r7, #4
 800073e:	2204      	movs	r2, #4
 8000740:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000742:	1d3a      	adds	r2, r7, #4
 8000744:	4b19      	ldr	r3, [pc, #100]	; (80007ac <MX_ADC_Init+0x130>)
 8000746:	0011      	movs	r1, r2
 8000748:	0018      	movs	r0, r3
 800074a:	f001 f86f 	bl	800182c <HAL_ADC_ConfigChannel>
 800074e:	1e03      	subs	r3, r0, #0
 8000750:	d001      	beq.n	8000756 <MX_ADC_Init+0xda>
  {
    Error_Handler();
 8000752:	f000 fae2 	bl	8000d1a <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000756:	1d3b      	adds	r3, r7, #4
 8000758:	2209      	movs	r2, #9
 800075a:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800075c:	1d3a      	adds	r2, r7, #4
 800075e:	4b13      	ldr	r3, [pc, #76]	; (80007ac <MX_ADC_Init+0x130>)
 8000760:	0011      	movs	r1, r2
 8000762:	0018      	movs	r0, r3
 8000764:	f001 f862 	bl	800182c <HAL_ADC_ConfigChannel>
 8000768:	1e03      	subs	r3, r0, #0
 800076a:	d001      	beq.n	8000770 <MX_ADC_Init+0xf4>
  {
    Error_Handler();
 800076c:	f000 fad5 	bl	8000d1a <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8000770:	1d3b      	adds	r3, r7, #4
 8000772:	2210      	movs	r2, #16
 8000774:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000776:	1d3a      	adds	r2, r7, #4
 8000778:	4b0c      	ldr	r3, [pc, #48]	; (80007ac <MX_ADC_Init+0x130>)
 800077a:	0011      	movs	r1, r2
 800077c:	0018      	movs	r0, r3
 800077e:	f001 f855 	bl	800182c <HAL_ADC_ConfigChannel>
 8000782:	1e03      	subs	r3, r0, #0
 8000784:	d001      	beq.n	800078a <MX_ADC_Init+0x10e>
  {
    Error_Handler();
 8000786:	f000 fac8 	bl	8000d1a <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 800078a:	1d3b      	adds	r3, r7, #4
 800078c:	2211      	movs	r2, #17
 800078e:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000790:	1d3a      	adds	r2, r7, #4
 8000792:	4b06      	ldr	r3, [pc, #24]	; (80007ac <MX_ADC_Init+0x130>)
 8000794:	0011      	movs	r1, r2
 8000796:	0018      	movs	r0, r3
 8000798:	f001 f848 	bl	800182c <HAL_ADC_ConfigChannel>
 800079c:	1e03      	subs	r3, r0, #0
 800079e:	d001      	beq.n	80007a4 <MX_ADC_Init+0x128>
  {
    Error_Handler();
 80007a0:	f000 fabb 	bl	8000d1a <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 80007a4:	46c0      	nop			; (mov r8, r8)
 80007a6:	46bd      	mov	sp, r7
 80007a8:	b004      	add	sp, #16
 80007aa:	bd80      	pop	{r7, pc}
 80007ac:	200000a8 	.word	0x200000a8
 80007b0:	40012400 	.word	0x40012400

080007b4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80007b8:	4b1b      	ldr	r3, [pc, #108]	; (8000828 <MX_I2C1_Init+0x74>)
 80007ba:	4a1c      	ldr	r2, [pc, #112]	; (800082c <MX_I2C1_Init+0x78>)
 80007bc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 80007be:	4b1a      	ldr	r3, [pc, #104]	; (8000828 <MX_I2C1_Init+0x74>)
 80007c0:	4a1b      	ldr	r2, [pc, #108]	; (8000830 <MX_I2C1_Init+0x7c>)
 80007c2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 18;
 80007c4:	4b18      	ldr	r3, [pc, #96]	; (8000828 <MX_I2C1_Init+0x74>)
 80007c6:	2212      	movs	r2, #18
 80007c8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80007ca:	4b17      	ldr	r3, [pc, #92]	; (8000828 <MX_I2C1_Init+0x74>)
 80007cc:	2201      	movs	r2, #1
 80007ce:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80007d0:	4b15      	ldr	r3, [pc, #84]	; (8000828 <MX_I2C1_Init+0x74>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80007d6:	4b14      	ldr	r3, [pc, #80]	; (8000828 <MX_I2C1_Init+0x74>)
 80007d8:	2200      	movs	r2, #0
 80007da:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80007dc:	4b12      	ldr	r3, [pc, #72]	; (8000828 <MX_I2C1_Init+0x74>)
 80007de:	2200      	movs	r2, #0
 80007e0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80007e2:	4b11      	ldr	r3, [pc, #68]	; (8000828 <MX_I2C1_Init+0x74>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80007e8:	4b0f      	ldr	r3, [pc, #60]	; (8000828 <MX_I2C1_Init+0x74>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80007ee:	4b0e      	ldr	r3, [pc, #56]	; (8000828 <MX_I2C1_Init+0x74>)
 80007f0:	0018      	movs	r0, r3
 80007f2:	f001 fe7f 	bl	80024f4 <HAL_I2C_Init>
 80007f6:	1e03      	subs	r3, r0, #0
 80007f8:	d001      	beq.n	80007fe <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80007fa:	f000 fa8e 	bl	8000d1a <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80007fe:	4b0a      	ldr	r3, [pc, #40]	; (8000828 <MX_I2C1_Init+0x74>)
 8000800:	2100      	movs	r1, #0
 8000802:	0018      	movs	r0, r3
 8000804:	f003 fa3e 	bl	8003c84 <HAL_I2CEx_ConfigAnalogFilter>
 8000808:	1e03      	subs	r3, r0, #0
 800080a:	d001      	beq.n	8000810 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800080c:	f000 fa85 	bl	8000d1a <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000810:	4b05      	ldr	r3, [pc, #20]	; (8000828 <MX_I2C1_Init+0x74>)
 8000812:	2100      	movs	r1, #0
 8000814:	0018      	movs	r0, r3
 8000816:	f003 fa81 	bl	8003d1c <HAL_I2CEx_ConfigDigitalFilter>
 800081a:	1e03      	subs	r3, r0, #0
 800081c:	d001      	beq.n	8000822 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800081e:	f000 fa7c 	bl	8000d1a <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000822:	46c0      	nop			; (mov r8, r8)
 8000824:	46bd      	mov	sp, r7
 8000826:	bd80      	pop	{r7, pc}
 8000828:	2000012c 	.word	0x2000012c
 800082c:	40005400 	.word	0x40005400
 8000830:	2000090e 	.word	0x2000090e

08000834 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000838:	4b1b      	ldr	r3, [pc, #108]	; (80008a8 <MX_SPI1_Init+0x74>)
 800083a:	4a1c      	ldr	r2, [pc, #112]	; (80008ac <MX_SPI1_Init+0x78>)
 800083c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800083e:	4b1a      	ldr	r3, [pc, #104]	; (80008a8 <MX_SPI1_Init+0x74>)
 8000840:	2282      	movs	r2, #130	; 0x82
 8000842:	0052      	lsls	r2, r2, #1
 8000844:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000846:	4b18      	ldr	r3, [pc, #96]	; (80008a8 <MX_SPI1_Init+0x74>)
 8000848:	2200      	movs	r2, #0
 800084a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 800084c:	4b16      	ldr	r3, [pc, #88]	; (80008a8 <MX_SPI1_Init+0x74>)
 800084e:	22c0      	movs	r2, #192	; 0xc0
 8000850:	0092      	lsls	r2, r2, #2
 8000852:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000854:	4b14      	ldr	r3, [pc, #80]	; (80008a8 <MX_SPI1_Init+0x74>)
 8000856:	2200      	movs	r2, #0
 8000858:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800085a:	4b13      	ldr	r3, [pc, #76]	; (80008a8 <MX_SPI1_Init+0x74>)
 800085c:	2200      	movs	r2, #0
 800085e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000860:	4b11      	ldr	r3, [pc, #68]	; (80008a8 <MX_SPI1_Init+0x74>)
 8000862:	2280      	movs	r2, #128	; 0x80
 8000864:	0092      	lsls	r2, r2, #2
 8000866:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000868:	4b0f      	ldr	r3, [pc, #60]	; (80008a8 <MX_SPI1_Init+0x74>)
 800086a:	2218      	movs	r2, #24
 800086c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800086e:	4b0e      	ldr	r3, [pc, #56]	; (80008a8 <MX_SPI1_Init+0x74>)
 8000870:	2200      	movs	r2, #0
 8000872:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000874:	4b0c      	ldr	r3, [pc, #48]	; (80008a8 <MX_SPI1_Init+0x74>)
 8000876:	2200      	movs	r2, #0
 8000878:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800087a:	4b0b      	ldr	r3, [pc, #44]	; (80008a8 <MX_SPI1_Init+0x74>)
 800087c:	2200      	movs	r2, #0
 800087e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000880:	4b09      	ldr	r3, [pc, #36]	; (80008a8 <MX_SPI1_Init+0x74>)
 8000882:	2207      	movs	r2, #7
 8000884:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000886:	4b08      	ldr	r3, [pc, #32]	; (80008a8 <MX_SPI1_Init+0x74>)
 8000888:	2200      	movs	r2, #0
 800088a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800088c:	4b06      	ldr	r3, [pc, #24]	; (80008a8 <MX_SPI1_Init+0x74>)
 800088e:	2208      	movs	r2, #8
 8000890:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000892:	4b05      	ldr	r3, [pc, #20]	; (80008a8 <MX_SPI1_Init+0x74>)
 8000894:	0018      	movs	r0, r3
 8000896:	f003 ffc7 	bl	8004828 <HAL_SPI_Init>
 800089a:	1e03      	subs	r3, r0, #0
 800089c:	d001      	beq.n	80008a2 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800089e:	f000 fa3c 	bl	8000d1a <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80008a2:	46c0      	nop			; (mov r8, r8)
 80008a4:	46bd      	mov	sp, r7
 80008a6:	bd80      	pop	{r7, pc}
 80008a8:	20000178 	.word	0x20000178
 80008ac:	40013000 	.word	0x40013000

080008b0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b09a      	sub	sp, #104	; 0x68
 80008b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80008b6:	2358      	movs	r3, #88	; 0x58
 80008b8:	18fb      	adds	r3, r7, r3
 80008ba:	0018      	movs	r0, r3
 80008bc:	2310      	movs	r3, #16
 80008be:	001a      	movs	r2, r3
 80008c0:	2100      	movs	r1, #0
 80008c2:	f005 fb57 	bl	8005f74 <memset>
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80008c6:	2344      	movs	r3, #68	; 0x44
 80008c8:	18fb      	adds	r3, r7, r3
 80008ca:	0018      	movs	r0, r3
 80008cc:	2314      	movs	r3, #20
 80008ce:	001a      	movs	r2, r3
 80008d0:	2100      	movs	r1, #0
 80008d2:	f005 fb4f 	bl	8005f74 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80008d6:	233c      	movs	r3, #60	; 0x3c
 80008d8:	18fb      	adds	r3, r7, r3
 80008da:	0018      	movs	r0, r3
 80008dc:	2308      	movs	r3, #8
 80008de:	001a      	movs	r2, r3
 80008e0:	2100      	movs	r1, #0
 80008e2:	f005 fb47 	bl	8005f74 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80008e6:	2320      	movs	r3, #32
 80008e8:	18fb      	adds	r3, r7, r3
 80008ea:	0018      	movs	r0, r3
 80008ec:	231c      	movs	r3, #28
 80008ee:	001a      	movs	r2, r3
 80008f0:	2100      	movs	r1, #0
 80008f2:	f005 fb3f 	bl	8005f74 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80008f6:	003b      	movs	r3, r7
 80008f8:	0018      	movs	r0, r3
 80008fa:	2320      	movs	r3, #32
 80008fc:	001a      	movs	r2, r3
 80008fe:	2100      	movs	r1, #0
 8000900:	f005 fb38 	bl	8005f74 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000904:	4b5e      	ldr	r3, [pc, #376]	; (8000a80 <MX_TIM1_Init+0x1d0>)
 8000906:	4a5f      	ldr	r2, [pc, #380]	; (8000a84 <MX_TIM1_Init+0x1d4>)
 8000908:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800090a:	4b5d      	ldr	r3, [pc, #372]	; (8000a80 <MX_TIM1_Init+0x1d0>)
 800090c:	2200      	movs	r2, #0
 800090e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000910:	4b5b      	ldr	r3, [pc, #364]	; (8000a80 <MX_TIM1_Init+0x1d0>)
 8000912:	2200      	movs	r2, #0
 8000914:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000916:	4b5a      	ldr	r3, [pc, #360]	; (8000a80 <MX_TIM1_Init+0x1d0>)
 8000918:	4a5b      	ldr	r2, [pc, #364]	; (8000a88 <MX_TIM1_Init+0x1d8>)
 800091a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800091c:	4b58      	ldr	r3, [pc, #352]	; (8000a80 <MX_TIM1_Init+0x1d0>)
 800091e:	2200      	movs	r2, #0
 8000920:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000922:	4b57      	ldr	r3, [pc, #348]	; (8000a80 <MX_TIM1_Init+0x1d0>)
 8000924:	2200      	movs	r2, #0
 8000926:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000928:	4b55      	ldr	r3, [pc, #340]	; (8000a80 <MX_TIM1_Init+0x1d0>)
 800092a:	2200      	movs	r2, #0
 800092c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800092e:	4b54      	ldr	r3, [pc, #336]	; (8000a80 <MX_TIM1_Init+0x1d0>)
 8000930:	0018      	movs	r0, r3
 8000932:	f004 f831 	bl	8004998 <HAL_TIM_Base_Init>
 8000936:	1e03      	subs	r3, r0, #0
 8000938:	d001      	beq.n	800093e <MX_TIM1_Init+0x8e>
  {
    Error_Handler();
 800093a:	f000 f9ee 	bl	8000d1a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800093e:	2158      	movs	r1, #88	; 0x58
 8000940:	187b      	adds	r3, r7, r1
 8000942:	2280      	movs	r2, #128	; 0x80
 8000944:	0152      	lsls	r2, r2, #5
 8000946:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000948:	187a      	adds	r2, r7, r1
 800094a:	4b4d      	ldr	r3, [pc, #308]	; (8000a80 <MX_TIM1_Init+0x1d0>)
 800094c:	0011      	movs	r1, r2
 800094e:	0018      	movs	r0, r3
 8000950:	f004 f990 	bl	8004c74 <HAL_TIM_ConfigClockSource>
 8000954:	1e03      	subs	r3, r0, #0
 8000956:	d001      	beq.n	800095c <MX_TIM1_Init+0xac>
  {
    Error_Handler();
 8000958:	f000 f9df 	bl	8000d1a <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800095c:	4b48      	ldr	r3, [pc, #288]	; (8000a80 <MX_TIM1_Init+0x1d0>)
 800095e:	0018      	movs	r0, r3
 8000960:	f004 f86a 	bl	8004a38 <HAL_TIM_PWM_Init>
 8000964:	1e03      	subs	r3, r0, #0
 8000966:	d001      	beq.n	800096c <MX_TIM1_Init+0xbc>
  {
    Error_Handler();
 8000968:	f000 f9d7 	bl	8000d1a <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_GATED;
 800096c:	2144      	movs	r1, #68	; 0x44
 800096e:	187b      	adds	r3, r7, r1
 8000970:	2205      	movs	r2, #5
 8000972:	601a      	str	r2, [r3, #0]
  sSlaveConfig.InputTrigger = TIM_TS_ETRF;
 8000974:	187b      	adds	r3, r7, r1
 8000976:	2270      	movs	r2, #112	; 0x70
 8000978:	605a      	str	r2, [r3, #4]
  sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_NONINVERTED;
 800097a:	187b      	adds	r3, r7, r1
 800097c:	2200      	movs	r2, #0
 800097e:	609a      	str	r2, [r3, #8]
  sSlaveConfig.TriggerPrescaler = TIM_TRIGGERPRESCALER_DIV1;
 8000980:	187b      	adds	r3, r7, r1
 8000982:	2200      	movs	r2, #0
 8000984:	60da      	str	r2, [r3, #12]
  sSlaveConfig.TriggerFilter = 0;
 8000986:	187b      	adds	r3, r7, r1
 8000988:	2200      	movs	r2, #0
 800098a:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 800098c:	187a      	adds	r2, r7, r1
 800098e:	4b3c      	ldr	r3, [pc, #240]	; (8000a80 <MX_TIM1_Init+0x1d0>)
 8000990:	0011      	movs	r1, r2
 8000992:	0018      	movs	r0, r3
 8000994:	f004 fa42 	bl	8004e1c <HAL_TIM_SlaveConfigSynchro>
 8000998:	1e03      	subs	r3, r0, #0
 800099a:	d001      	beq.n	80009a0 <MX_TIM1_Init+0xf0>
  {
    Error_Handler();
 800099c:	f000 f9bd 	bl	8000d1a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80009a0:	213c      	movs	r1, #60	; 0x3c
 80009a2:	187b      	adds	r3, r7, r1
 80009a4:	2200      	movs	r2, #0
 80009a6:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009a8:	187b      	adds	r3, r7, r1
 80009aa:	2200      	movs	r2, #0
 80009ac:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80009ae:	187a      	adds	r2, r7, r1
 80009b0:	4b33      	ldr	r3, [pc, #204]	; (8000a80 <MX_TIM1_Init+0x1d0>)
 80009b2:	0011      	movs	r1, r2
 80009b4:	0018      	movs	r0, r3
 80009b6:	f004 fdf9 	bl	80055ac <HAL_TIMEx_MasterConfigSynchronization>
 80009ba:	1e03      	subs	r3, r0, #0
 80009bc:	d001      	beq.n	80009c2 <MX_TIM1_Init+0x112>
  {
    Error_Handler();
 80009be:	f000 f9ac 	bl	8000d1a <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80009c2:	2120      	movs	r1, #32
 80009c4:	187b      	adds	r3, r7, r1
 80009c6:	2260      	movs	r2, #96	; 0x60
 80009c8:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80009ca:	187b      	adds	r3, r7, r1
 80009cc:	2200      	movs	r2, #0
 80009ce:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80009d0:	187b      	adds	r3, r7, r1
 80009d2:	2200      	movs	r2, #0
 80009d4:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80009d6:	187b      	adds	r3, r7, r1
 80009d8:	2200      	movs	r2, #0
 80009da:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80009dc:	187b      	adds	r3, r7, r1
 80009de:	2200      	movs	r2, #0
 80009e0:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80009e2:	187b      	adds	r3, r7, r1
 80009e4:	2200      	movs	r2, #0
 80009e6:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80009e8:	187b      	adds	r3, r7, r1
 80009ea:	2200      	movs	r2, #0
 80009ec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80009ee:	1879      	adds	r1, r7, r1
 80009f0:	4b23      	ldr	r3, [pc, #140]	; (8000a80 <MX_TIM1_Init+0x1d0>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	0018      	movs	r0, r3
 80009f6:	f004 f877 	bl	8004ae8 <HAL_TIM_PWM_ConfigChannel>
 80009fa:	1e03      	subs	r3, r0, #0
 80009fc:	d001      	beq.n	8000a02 <MX_TIM1_Init+0x152>
  {
    Error_Handler();
 80009fe:	f000 f98c 	bl	8000d1a <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000a02:	2320      	movs	r3, #32
 8000a04:	18f9      	adds	r1, r7, r3
 8000a06:	4b1e      	ldr	r3, [pc, #120]	; (8000a80 <MX_TIM1_Init+0x1d0>)
 8000a08:	2204      	movs	r2, #4
 8000a0a:	0018      	movs	r0, r3
 8000a0c:	f004 f86c 	bl	8004ae8 <HAL_TIM_PWM_ConfigChannel>
 8000a10:	1e03      	subs	r3, r0, #0
 8000a12:	d001      	beq.n	8000a18 <MX_TIM1_Init+0x168>
  {
    Error_Handler();
 8000a14:	f000 f981 	bl	8000d1a <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000a18:	2320      	movs	r3, #32
 8000a1a:	18f9      	adds	r1, r7, r3
 8000a1c:	4b18      	ldr	r3, [pc, #96]	; (8000a80 <MX_TIM1_Init+0x1d0>)
 8000a1e:	2208      	movs	r2, #8
 8000a20:	0018      	movs	r0, r3
 8000a22:	f004 f861 	bl	8004ae8 <HAL_TIM_PWM_ConfigChannel>
 8000a26:	1e03      	subs	r3, r0, #0
 8000a28:	d001      	beq.n	8000a2e <MX_TIM1_Init+0x17e>
  {
    Error_Handler();
 8000a2a:	f000 f976 	bl	8000d1a <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000a2e:	003b      	movs	r3, r7
 8000a30:	2200      	movs	r2, #0
 8000a32:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000a34:	003b      	movs	r3, r7
 8000a36:	2200      	movs	r2, #0
 8000a38:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000a3a:	003b      	movs	r3, r7
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000a40:	003b      	movs	r3, r7
 8000a42:	2200      	movs	r2, #0
 8000a44:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_ENABLE;
 8000a46:	003b      	movs	r3, r7
 8000a48:	2280      	movs	r2, #128	; 0x80
 8000a4a:	0152      	lsls	r2, r2, #5
 8000a4c:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000a4e:	003b      	movs	r3, r7
 8000a50:	2280      	movs	r2, #128	; 0x80
 8000a52:	0192      	lsls	r2, r2, #6
 8000a54:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000a56:	003b      	movs	r3, r7
 8000a58:	2200      	movs	r2, #0
 8000a5a:	61da      	str	r2, [r3, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000a5c:	003a      	movs	r2, r7
 8000a5e:	4b08      	ldr	r3, [pc, #32]	; (8000a80 <MX_TIM1_Init+0x1d0>)
 8000a60:	0011      	movs	r1, r2
 8000a62:	0018      	movs	r0, r3
 8000a64:	f004 fdfa 	bl	800565c <HAL_TIMEx_ConfigBreakDeadTime>
 8000a68:	1e03      	subs	r3, r0, #0
 8000a6a:	d001      	beq.n	8000a70 <MX_TIM1_Init+0x1c0>
  {
    Error_Handler();
 8000a6c:	f000 f955 	bl	8000d1a <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000a70:	4b03      	ldr	r3, [pc, #12]	; (8000a80 <MX_TIM1_Init+0x1d0>)
 8000a72:	0018      	movs	r0, r3
 8000a74:	f000 fb22 	bl	80010bc <HAL_TIM_MspPostInit>

}
 8000a78:	46c0      	nop			; (mov r8, r8)
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	b01a      	add	sp, #104	; 0x68
 8000a7e:	bd80      	pop	{r7, pc}
 8000a80:	200001dc 	.word	0x200001dc
 8000a84:	40012c00 	.word	0x40012c00
 8000a88:	0000ffff 	.word	0x0000ffff

08000a8c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000a90:	4b15      	ldr	r3, [pc, #84]	; (8000ae8 <MX_USART1_UART_Init+0x5c>)
 8000a92:	4a16      	ldr	r2, [pc, #88]	; (8000aec <MX_USART1_UART_Init+0x60>)
 8000a94:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000a96:	4b14      	ldr	r3, [pc, #80]	; (8000ae8 <MX_USART1_UART_Init+0x5c>)
 8000a98:	22e1      	movs	r2, #225	; 0xe1
 8000a9a:	0252      	lsls	r2, r2, #9
 8000a9c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000a9e:	4b12      	ldr	r3, [pc, #72]	; (8000ae8 <MX_USART1_UART_Init+0x5c>)
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000aa4:	4b10      	ldr	r3, [pc, #64]	; (8000ae8 <MX_USART1_UART_Init+0x5c>)
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000aaa:	4b0f      	ldr	r3, [pc, #60]	; (8000ae8 <MX_USART1_UART_Init+0x5c>)
 8000aac:	2200      	movs	r2, #0
 8000aae:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000ab0:	4b0d      	ldr	r3, [pc, #52]	; (8000ae8 <MX_USART1_UART_Init+0x5c>)
 8000ab2:	220c      	movs	r2, #12
 8000ab4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ab6:	4b0c      	ldr	r3, [pc, #48]	; (8000ae8 <MX_USART1_UART_Init+0x5c>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000abc:	4b0a      	ldr	r3, [pc, #40]	; (8000ae8 <MX_USART1_UART_Init+0x5c>)
 8000abe:	2200      	movs	r2, #0
 8000ac0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000ac2:	4b09      	ldr	r3, [pc, #36]	; (8000ae8 <MX_USART1_UART_Init+0x5c>)
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000ac8:	4b07      	ldr	r3, [pc, #28]	; (8000ae8 <MX_USART1_UART_Init+0x5c>)
 8000aca:	2200      	movs	r2, #0
 8000acc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RS485Ex_Init(&huart1, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 8000ace:	4806      	ldr	r0, [pc, #24]	; (8000ae8 <MX_USART1_UART_Init+0x5c>)
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	2100      	movs	r1, #0
 8000ad6:	f005 f9b3 	bl	8005e40 <HAL_RS485Ex_Init>
 8000ada:	1e03      	subs	r3, r0, #0
 8000adc:	d001      	beq.n	8000ae2 <MX_USART1_UART_Init+0x56>
  {
    Error_Handler();
 8000ade:	f000 f91c 	bl	8000d1a <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000ae2:	46c0      	nop			; (mov r8, r8)
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	bd80      	pop	{r7, pc}
 8000ae8:	20000224 	.word	0x20000224
 8000aec:	40013800 	.word	0x40013800

08000af0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b082      	sub	sp, #8
 8000af4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000af6:	4b0c      	ldr	r3, [pc, #48]	; (8000b28 <MX_DMA_Init+0x38>)
 8000af8:	695a      	ldr	r2, [r3, #20]
 8000afa:	4b0b      	ldr	r3, [pc, #44]	; (8000b28 <MX_DMA_Init+0x38>)
 8000afc:	2101      	movs	r1, #1
 8000afe:	430a      	orrs	r2, r1
 8000b00:	615a      	str	r2, [r3, #20]
 8000b02:	4b09      	ldr	r3, [pc, #36]	; (8000b28 <MX_DMA_Init+0x38>)
 8000b04:	695b      	ldr	r3, [r3, #20]
 8000b06:	2201      	movs	r2, #1
 8000b08:	4013      	ands	r3, r2
 8000b0a:	607b      	str	r3, [r7, #4]
 8000b0c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000b0e:	2200      	movs	r2, #0
 8000b10:	2100      	movs	r1, #0
 8000b12:	2009      	movs	r0, #9
 8000b14:	f001 f94c 	bl	8001db0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000b18:	2009      	movs	r0, #9
 8000b1a:	f001 f95e 	bl	8001dda <HAL_NVIC_EnableIRQ>

}
 8000b1e:	46c0      	nop			; (mov r8, r8)
 8000b20:	46bd      	mov	sp, r7
 8000b22:	b002      	add	sp, #8
 8000b24:	bd80      	pop	{r7, pc}
 8000b26:	46c0      	nop			; (mov r8, r8)
 8000b28:	40021000 	.word	0x40021000

08000b2c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b2c:	b590      	push	{r4, r7, lr}
 8000b2e:	b089      	sub	sp, #36	; 0x24
 8000b30:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b32:	240c      	movs	r4, #12
 8000b34:	193b      	adds	r3, r7, r4
 8000b36:	0018      	movs	r0, r3
 8000b38:	2314      	movs	r3, #20
 8000b3a:	001a      	movs	r2, r3
 8000b3c:	2100      	movs	r1, #0
 8000b3e:	f005 fa19 	bl	8005f74 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000b42:	4b2c      	ldr	r3, [pc, #176]	; (8000bf4 <MX_GPIO_Init+0xc8>)
 8000b44:	695a      	ldr	r2, [r3, #20]
 8000b46:	4b2b      	ldr	r3, [pc, #172]	; (8000bf4 <MX_GPIO_Init+0xc8>)
 8000b48:	2180      	movs	r1, #128	; 0x80
 8000b4a:	03c9      	lsls	r1, r1, #15
 8000b4c:	430a      	orrs	r2, r1
 8000b4e:	615a      	str	r2, [r3, #20]
 8000b50:	4b28      	ldr	r3, [pc, #160]	; (8000bf4 <MX_GPIO_Init+0xc8>)
 8000b52:	695a      	ldr	r2, [r3, #20]
 8000b54:	2380      	movs	r3, #128	; 0x80
 8000b56:	03db      	lsls	r3, r3, #15
 8000b58:	4013      	ands	r3, r2
 8000b5a:	60bb      	str	r3, [r7, #8]
 8000b5c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b5e:	4b25      	ldr	r3, [pc, #148]	; (8000bf4 <MX_GPIO_Init+0xc8>)
 8000b60:	695a      	ldr	r2, [r3, #20]
 8000b62:	4b24      	ldr	r3, [pc, #144]	; (8000bf4 <MX_GPIO_Init+0xc8>)
 8000b64:	2180      	movs	r1, #128	; 0x80
 8000b66:	0289      	lsls	r1, r1, #10
 8000b68:	430a      	orrs	r2, r1
 8000b6a:	615a      	str	r2, [r3, #20]
 8000b6c:	4b21      	ldr	r3, [pc, #132]	; (8000bf4 <MX_GPIO_Init+0xc8>)
 8000b6e:	695a      	ldr	r2, [r3, #20]
 8000b70:	2380      	movs	r3, #128	; 0x80
 8000b72:	029b      	lsls	r3, r3, #10
 8000b74:	4013      	ands	r3, r2
 8000b76:	607b      	str	r3, [r7, #4]
 8000b78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b7a:	4b1e      	ldr	r3, [pc, #120]	; (8000bf4 <MX_GPIO_Init+0xc8>)
 8000b7c:	695a      	ldr	r2, [r3, #20]
 8000b7e:	4b1d      	ldr	r3, [pc, #116]	; (8000bf4 <MX_GPIO_Init+0xc8>)
 8000b80:	2180      	movs	r1, #128	; 0x80
 8000b82:	02c9      	lsls	r1, r1, #11
 8000b84:	430a      	orrs	r2, r1
 8000b86:	615a      	str	r2, [r3, #20]
 8000b88:	4b1a      	ldr	r3, [pc, #104]	; (8000bf4 <MX_GPIO_Init+0xc8>)
 8000b8a:	695a      	ldr	r2, [r3, #20]
 8000b8c:	2380      	movs	r3, #128	; 0x80
 8000b8e:	02db      	lsls	r3, r3, #11
 8000b90:	4013      	ands	r3, r2
 8000b92:	603b      	str	r3, [r7, #0]
 8000b94:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, LED_STATUS_Pin|MAG_NCS_Pin|OC_TH_STBY2_Pin|OC_TH_STBY1_Pin, GPIO_PIN_RESET);
 8000b96:	4b18      	ldr	r3, [pc, #96]	; (8000bf8 <MX_GPIO_Init+0xcc>)
 8000b98:	2200      	movs	r2, #0
 8000b9a:	21c3      	movs	r1, #195	; 0xc3
 8000b9c:	0018      	movs	r0, r3
 8000b9e:	f001 fc8b 	bl	80024b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_STATUS_Pin MAG_NCS_Pin OC_TH_STBY2_Pin OC_TH_STBY1_Pin */
  GPIO_InitStruct.Pin = LED_STATUS_Pin|MAG_NCS_Pin|OC_TH_STBY2_Pin|OC_TH_STBY1_Pin;
 8000ba2:	193b      	adds	r3, r7, r4
 8000ba4:	22c3      	movs	r2, #195	; 0xc3
 8000ba6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ba8:	193b      	adds	r3, r7, r4
 8000baa:	2201      	movs	r2, #1
 8000bac:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bae:	193b      	adds	r3, r7, r4
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bb4:	193b      	adds	r3, r7, r4
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000bba:	193b      	adds	r3, r7, r4
 8000bbc:	4a0e      	ldr	r2, [pc, #56]	; (8000bf8 <MX_GPIO_Init+0xcc>)
 8000bbe:	0019      	movs	r1, r3
 8000bc0:	0010      	movs	r0, r2
 8000bc2:	f001 fb11 	bl	80021e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : OC_SEL_Pin */
  GPIO_InitStruct.Pin = OC_SEL_Pin;
 8000bc6:	0021      	movs	r1, r4
 8000bc8:	187b      	adds	r3, r7, r1
 8000bca:	2280      	movs	r2, #128	; 0x80
 8000bcc:	0112      	lsls	r2, r2, #4
 8000bce:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bd0:	187b      	adds	r3, r7, r1
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bd6:	187b      	adds	r3, r7, r1
 8000bd8:	2200      	movs	r2, #0
 8000bda:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(OC_SEL_GPIO_Port, &GPIO_InitStruct);
 8000bdc:	187a      	adds	r2, r7, r1
 8000bde:	2390      	movs	r3, #144	; 0x90
 8000be0:	05db      	lsls	r3, r3, #23
 8000be2:	0011      	movs	r1, r2
 8000be4:	0018      	movs	r0, r3
 8000be6:	f001 faff 	bl	80021e8 <HAL_GPIO_Init>

}
 8000bea:	46c0      	nop			; (mov r8, r8)
 8000bec:	46bd      	mov	sp, r7
 8000bee:	b009      	add	sp, #36	; 0x24
 8000bf0:	bd90      	pop	{r4, r7, pc}
 8000bf2:	46c0      	nop			; (mov r8, r8)
 8000bf4:	40021000 	.word	0x40021000
 8000bf8:	48001400 	.word	0x48001400

08000bfc <Serialprint>:

/**
  * @brief  Sends a message over Serial (UART TX) for debugging.
  * @param  message: The string to send
 */
void Serialprint(char *message){
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b082      	sub	sp, #8
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)message, strlen(message), 1000);
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	0018      	movs	r0, r3
 8000c08:	f7ff fa7e 	bl	8000108 <strlen>
 8000c0c:	0003      	movs	r3, r0
 8000c0e:	b29a      	uxth	r2, r3
 8000c10:	23fa      	movs	r3, #250	; 0xfa
 8000c12:	009b      	lsls	r3, r3, #2
 8000c14:	6879      	ldr	r1, [r7, #4]
 8000c16:	4803      	ldr	r0, [pc, #12]	; (8000c24 <Serialprint+0x28>)
 8000c18:	f004 fd7e 	bl	8005718 <HAL_UART_Transmit>
}
 8000c1c:	46c0      	nop			; (mov r8, r8)
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	b002      	add	sp, #8
 8000c22:	bd80      	pop	{r7, pc}
 8000c24:	20000224 	.word	0x20000224

08000c28 <HAL_I2C_SlaveTxCpltCallback>:
  * @note   This example shows a simple way to report end of IT Tx transfer, and
  *         you can add your own implementation.
  * @retval None
  */

void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *I2cHandle){
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b082      	sub	sp, #8
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	6078      	str	r0, [r7, #4]
  Xfer_Complete = 1;
 8000c30:	4b03      	ldr	r3, [pc, #12]	; (8000c40 <HAL_I2C_SlaveTxCpltCallback+0x18>)
 8000c32:	2201      	movs	r2, #1
 8000c34:	601a      	str	r2, [r3, #0]
}
 8000c36:	46c0      	nop			; (mov r8, r8)
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	b002      	add	sp, #8
 8000c3c:	bd80      	pop	{r7, pc}
 8000c3e:	46c0      	nop			; (mov r8, r8)
 8000c40:	20000090 	.word	0x20000090

08000c44 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  I2cHandle: I2C handle
  * @note   This example shows a simple way to report end of IT Rx transfer, and
  *         you can add your own implementation.
  * @retval None
  */
void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *I2cHandle){
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b082      	sub	sp, #8
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
}
 8000c4c:	46c0      	nop			; (mov r8, r8)
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	b002      	add	sp, #8
 8000c52:	bd80      	pop	{r7, pc}

08000c54 <HAL_I2C_AddrCallback>:
  *                the configuration information for the specified I2C.
  * @param  TransferDirection: Master request Transfer Direction (Write/Read), value of @ref I2C_XferOptions_definition
  * @param  AddrMatchCode: Address Match Code
  * @retval None
  */
void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode){
 8000c54:	b590      	push	{r4, r7, lr}
 8000c56:	b085      	sub	sp, #20
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
 8000c5c:	0008      	movs	r0, r1
 8000c5e:	0011      	movs	r1, r2
 8000c60:	1cfb      	adds	r3, r7, #3
 8000c62:	1c02      	adds	r2, r0, #0
 8000c64:	701a      	strb	r2, [r3, #0]
 8000c66:	003b      	movs	r3, r7
 8000c68:	1c0a      	adds	r2, r1, #0
 8000c6a:	801a      	strh	r2, [r3, #0]


  Transfer_Direction = TransferDirection;
 8000c6c:	1cfb      	adds	r3, r7, #3
 8000c6e:	781a      	ldrb	r2, [r3, #0]
 8000c70:	4b19      	ldr	r3, [pc, #100]	; (8000cd8 <HAL_I2C_AddrCallback+0x84>)
 8000c72:	601a      	str	r2, [r3, #0]
  HAL_StatusTypeDef status;
  if (Transfer_Direction != 0){
 8000c74:	4b18      	ldr	r3, [pc, #96]	; (8000cd8 <HAL_I2C_AddrCallback+0x84>)
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d00b      	beq.n	8000c94 <HAL_I2C_AddrCallback+0x40>
     /*##- Start the transmission process #####################################*/
	  /* While the I2C in reception process, user can transmit data through "aTxBuffer" buffer */
	  status = HAL_I2C_Slave_Seq_Transmit_IT(&hi2c1, (uint8_t *)aTxBuffer, BUFFERSIZE, I2C_FIRST_AND_LAST_FRAME);
 8000c7c:	230f      	movs	r3, #15
 8000c7e:	18fc      	adds	r4, r7, r3
 8000c80:	2380      	movs	r3, #128	; 0x80
 8000c82:	049b      	lsls	r3, r3, #18
 8000c84:	4915      	ldr	r1, [pc, #84]	; (8000cdc <HAL_I2C_AddrCallback+0x88>)
 8000c86:	4816      	ldr	r0, [pc, #88]	; (8000ce0 <HAL_I2C_AddrCallback+0x8c>)
 8000c88:	2202      	movs	r2, #2
 8000c8a:	f001 fcc9 	bl	8002620 <HAL_I2C_Slave_Seq_Transmit_IT>
 8000c8e:	0003      	movs	r3, r0
 8000c90:	7023      	strb	r3, [r4, #0]
 8000c92:	e016      	b.n	8000cc2 <HAL_I2C_AddrCallback+0x6e>


  }else{
      /*##- Put I2C peripheral in reception process ###########################*/
	  status = HAL_I2C_Slave_Seq_Receive_IT(&hi2c1, (uint8_t *)aRxBuffer, BUFFERSIZE, I2C_FIRST_AND_LAST_FRAME);
 8000c94:	230f      	movs	r3, #15
 8000c96:	18fc      	adds	r4, r7, r3
 8000c98:	2380      	movs	r3, #128	; 0x80
 8000c9a:	049b      	lsls	r3, r3, #18
 8000c9c:	4911      	ldr	r1, [pc, #68]	; (8000ce4 <HAL_I2C_AddrCallback+0x90>)
 8000c9e:	4810      	ldr	r0, [pc, #64]	; (8000ce0 <HAL_I2C_AddrCallback+0x8c>)
 8000ca0:	2202      	movs	r2, #2
 8000ca2:	f001 fd6d 	bl	8002780 <HAL_I2C_Slave_Seq_Receive_IT>
 8000ca6:	0003      	movs	r3, r0
 8000ca8:	7023      	strb	r3, [r4, #0]

	  aTxBuffer[0] = aRxBuffer[0] + 1;
 8000caa:	4b0e      	ldr	r3, [pc, #56]	; (8000ce4 <HAL_I2C_AddrCallback+0x90>)
 8000cac:	781b      	ldrb	r3, [r3, #0]
 8000cae:	3301      	adds	r3, #1
 8000cb0:	b2da      	uxtb	r2, r3
 8000cb2:	4b0a      	ldr	r3, [pc, #40]	; (8000cdc <HAL_I2C_AddrCallback+0x88>)
 8000cb4:	701a      	strb	r2, [r3, #0]
	  aTxBuffer[1] = aRxBuffer[1] + 1;
 8000cb6:	4b0b      	ldr	r3, [pc, #44]	; (8000ce4 <HAL_I2C_AddrCallback+0x90>)
 8000cb8:	785b      	ldrb	r3, [r3, #1]
 8000cba:	3301      	adds	r3, #1
 8000cbc:	b2da      	uxtb	r2, r3
 8000cbe:	4b07      	ldr	r3, [pc, #28]	; (8000cdc <HAL_I2C_AddrCallback+0x88>)
 8000cc0:	705a      	strb	r2, [r3, #1]
//	  Xfer_Complete = 1;


  }
  if(status != HAL_OK){
 8000cc2:	230f      	movs	r3, #15
 8000cc4:	18fb      	adds	r3, r7, r3
 8000cc6:	781b      	ldrb	r3, [r3, #0]
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d001      	beq.n	8000cd0 <HAL_I2C_AddrCallback+0x7c>
	  Error_Handler();
 8000ccc:	f000 f825 	bl	8000d1a <Error_Handler>
  }

}
 8000cd0:	46c0      	nop			; (mov r8, r8)
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	b005      	add	sp, #20
 8000cd6:	bd90      	pop	{r4, r7, pc}
 8000cd8:	2000008c 	.word	0x2000008c
 8000cdc:	20000094 	.word	0x20000094
 8000ce0:	2000012c 	.word	0x2000012c
 8000ce4:	20000098 	.word	0x20000098

08000ce8 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b082      	sub	sp, #8
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
}
 8000cf0:	46c0      	nop			; (mov r8, r8)
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	b002      	add	sp, #8
 8000cf6:	bd80      	pop	{r7, pc}

08000cf8 <HAL_I2C_ErrorCallback>:
  * @param  I2cHandle: I2C handle
  * @note   This example shows a simple way to report transfer error, and you can
  *         add your own implementation.
  * @retval None
  */
void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *I2cHandle){
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b082      	sub	sp, #8
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
  /** Error_Handler() function is called when error occurs.
    * 1- When Slave doesn't acknowledge its address, Master restarts communication.
    * 2- When Master doesn't acknowledge the last data transferred, Slave doesn't care in this example.
    */
  if (HAL_I2C_GetError(I2cHandle) != HAL_I2C_ERROR_AF){
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	0018      	movs	r0, r3
 8000d04:	f001 feb4 	bl	8002a70 <HAL_I2C_GetError>
 8000d08:	0003      	movs	r3, r0
 8000d0a:	2b04      	cmp	r3, #4
 8000d0c:	d001      	beq.n	8000d12 <HAL_I2C_ErrorCallback+0x1a>
    Error_Handler();
 8000d0e:	f000 f804 	bl	8000d1a <Error_Handler>
  }
}
 8000d12:	46c0      	nop			; (mov r8, r8)
 8000d14:	46bd      	mov	sp, r7
 8000d16:	b002      	add	sp, #8
 8000d18:	bd80      	pop	{r7, pc}

08000d1a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d1a:	b580      	push	{r7, lr}
 8000d1c:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000d1e:	b672      	cpsid	i
}
 8000d20:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();		//disable interrupts
	NVIC_SystemReset(); //reset microcontroller, clearing any I2C faults. Maybe change to only
 8000d22:	f7ff fb79 	bl	8000418 <__NVIC_SystemReset>
	...

08000d28 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b082      	sub	sp, #8
 8000d2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d2e:	4b0f      	ldr	r3, [pc, #60]	; (8000d6c <HAL_MspInit+0x44>)
 8000d30:	699a      	ldr	r2, [r3, #24]
 8000d32:	4b0e      	ldr	r3, [pc, #56]	; (8000d6c <HAL_MspInit+0x44>)
 8000d34:	2101      	movs	r1, #1
 8000d36:	430a      	orrs	r2, r1
 8000d38:	619a      	str	r2, [r3, #24]
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	; (8000d6c <HAL_MspInit+0x44>)
 8000d3c:	699b      	ldr	r3, [r3, #24]
 8000d3e:	2201      	movs	r2, #1
 8000d40:	4013      	ands	r3, r2
 8000d42:	607b      	str	r3, [r7, #4]
 8000d44:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d46:	4b09      	ldr	r3, [pc, #36]	; (8000d6c <HAL_MspInit+0x44>)
 8000d48:	69da      	ldr	r2, [r3, #28]
 8000d4a:	4b08      	ldr	r3, [pc, #32]	; (8000d6c <HAL_MspInit+0x44>)
 8000d4c:	2180      	movs	r1, #128	; 0x80
 8000d4e:	0549      	lsls	r1, r1, #21
 8000d50:	430a      	orrs	r2, r1
 8000d52:	61da      	str	r2, [r3, #28]
 8000d54:	4b05      	ldr	r3, [pc, #20]	; (8000d6c <HAL_MspInit+0x44>)
 8000d56:	69da      	ldr	r2, [r3, #28]
 8000d58:	2380      	movs	r3, #128	; 0x80
 8000d5a:	055b      	lsls	r3, r3, #21
 8000d5c:	4013      	ands	r3, r2
 8000d5e:	603b      	str	r3, [r7, #0]
 8000d60:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d62:	46c0      	nop			; (mov r8, r8)
 8000d64:	46bd      	mov	sp, r7
 8000d66:	b002      	add	sp, #8
 8000d68:	bd80      	pop	{r7, pc}
 8000d6a:	46c0      	nop			; (mov r8, r8)
 8000d6c:	40021000 	.word	0x40021000

08000d70 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000d70:	b590      	push	{r4, r7, lr}
 8000d72:	b08b      	sub	sp, #44	; 0x2c
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d78:	2414      	movs	r4, #20
 8000d7a:	193b      	adds	r3, r7, r4
 8000d7c:	0018      	movs	r0, r3
 8000d7e:	2314      	movs	r3, #20
 8000d80:	001a      	movs	r2, r3
 8000d82:	2100      	movs	r1, #0
 8000d84:	f005 f8f6 	bl	8005f74 <memset>
  if(hadc->Instance==ADC1)
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	4a3b      	ldr	r2, [pc, #236]	; (8000e7c <HAL_ADC_MspInit+0x10c>)
 8000d8e:	4293      	cmp	r3, r2
 8000d90:	d170      	bne.n	8000e74 <HAL_ADC_MspInit+0x104>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000d92:	4b3b      	ldr	r3, [pc, #236]	; (8000e80 <HAL_ADC_MspInit+0x110>)
 8000d94:	699a      	ldr	r2, [r3, #24]
 8000d96:	4b3a      	ldr	r3, [pc, #232]	; (8000e80 <HAL_ADC_MspInit+0x110>)
 8000d98:	2180      	movs	r1, #128	; 0x80
 8000d9a:	0089      	lsls	r1, r1, #2
 8000d9c:	430a      	orrs	r2, r1
 8000d9e:	619a      	str	r2, [r3, #24]
 8000da0:	4b37      	ldr	r3, [pc, #220]	; (8000e80 <HAL_ADC_MspInit+0x110>)
 8000da2:	699a      	ldr	r2, [r3, #24]
 8000da4:	2380      	movs	r3, #128	; 0x80
 8000da6:	009b      	lsls	r3, r3, #2
 8000da8:	4013      	ands	r3, r2
 8000daa:	613b      	str	r3, [r7, #16]
 8000dac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dae:	4b34      	ldr	r3, [pc, #208]	; (8000e80 <HAL_ADC_MspInit+0x110>)
 8000db0:	695a      	ldr	r2, [r3, #20]
 8000db2:	4b33      	ldr	r3, [pc, #204]	; (8000e80 <HAL_ADC_MspInit+0x110>)
 8000db4:	2180      	movs	r1, #128	; 0x80
 8000db6:	0289      	lsls	r1, r1, #10
 8000db8:	430a      	orrs	r2, r1
 8000dba:	615a      	str	r2, [r3, #20]
 8000dbc:	4b30      	ldr	r3, [pc, #192]	; (8000e80 <HAL_ADC_MspInit+0x110>)
 8000dbe:	695a      	ldr	r2, [r3, #20]
 8000dc0:	2380      	movs	r3, #128	; 0x80
 8000dc2:	029b      	lsls	r3, r3, #10
 8000dc4:	4013      	ands	r3, r2
 8000dc6:	60fb      	str	r3, [r7, #12]
 8000dc8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dca:	4b2d      	ldr	r3, [pc, #180]	; (8000e80 <HAL_ADC_MspInit+0x110>)
 8000dcc:	695a      	ldr	r2, [r3, #20]
 8000dce:	4b2c      	ldr	r3, [pc, #176]	; (8000e80 <HAL_ADC_MspInit+0x110>)
 8000dd0:	2180      	movs	r1, #128	; 0x80
 8000dd2:	02c9      	lsls	r1, r1, #11
 8000dd4:	430a      	orrs	r2, r1
 8000dd6:	615a      	str	r2, [r3, #20]
 8000dd8:	4b29      	ldr	r3, [pc, #164]	; (8000e80 <HAL_ADC_MspInit+0x110>)
 8000dda:	695a      	ldr	r2, [r3, #20]
 8000ddc:	2380      	movs	r3, #128	; 0x80
 8000dde:	02db      	lsls	r3, r3, #11
 8000de0:	4013      	ands	r3, r2
 8000de2:	60bb      	str	r3, [r7, #8]
 8000de4:	68bb      	ldr	r3, [r7, #8]
    PA0     ------> ADC_IN0
    PA3     ------> ADC_IN3
    PA4     ------> ADC_IN4
    PB1     ------> ADC_IN9
    */
    GPIO_InitStruct.Pin = OP_V_O_Pin|OP_W_O_Pin|BUS_SENSE_Pin;
 8000de6:	193b      	adds	r3, r7, r4
 8000de8:	2219      	movs	r2, #25
 8000dea:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000dec:	193b      	adds	r3, r7, r4
 8000dee:	2203      	movs	r2, #3
 8000df0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df2:	193b      	adds	r3, r7, r4
 8000df4:	2200      	movs	r2, #0
 8000df6:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000df8:	193a      	adds	r2, r7, r4
 8000dfa:	2390      	movs	r3, #144	; 0x90
 8000dfc:	05db      	lsls	r3, r3, #23
 8000dfe:	0011      	movs	r1, r2
 8000e00:	0018      	movs	r0, r3
 8000e02:	f001 f9f1 	bl	80021e8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OP_U_O_Pin;
 8000e06:	193b      	adds	r3, r7, r4
 8000e08:	2202      	movs	r2, #2
 8000e0a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e0c:	193b      	adds	r3, r7, r4
 8000e0e:	2203      	movs	r2, #3
 8000e10:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e12:	193b      	adds	r3, r7, r4
 8000e14:	2200      	movs	r2, #0
 8000e16:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(OP_U_O_GPIO_Port, &GPIO_InitStruct);
 8000e18:	193b      	adds	r3, r7, r4
 8000e1a:	4a1a      	ldr	r2, [pc, #104]	; (8000e84 <HAL_ADC_MspInit+0x114>)
 8000e1c:	0019      	movs	r1, r3
 8000e1e:	0010      	movs	r0, r2
 8000e20:	f001 f9e2 	bl	80021e8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 8000e24:	4b18      	ldr	r3, [pc, #96]	; (8000e88 <HAL_ADC_MspInit+0x118>)
 8000e26:	4a19      	ldr	r2, [pc, #100]	; (8000e8c <HAL_ADC_MspInit+0x11c>)
 8000e28:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000e2a:	4b17      	ldr	r3, [pc, #92]	; (8000e88 <HAL_ADC_MspInit+0x118>)
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e30:	4b15      	ldr	r3, [pc, #84]	; (8000e88 <HAL_ADC_MspInit+0x118>)
 8000e32:	2200      	movs	r2, #0
 8000e34:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8000e36:	4b14      	ldr	r3, [pc, #80]	; (8000e88 <HAL_ADC_MspInit+0x118>)
 8000e38:	2280      	movs	r2, #128	; 0x80
 8000e3a:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000e3c:	4b12      	ldr	r3, [pc, #72]	; (8000e88 <HAL_ADC_MspInit+0x118>)
 8000e3e:	2280      	movs	r2, #128	; 0x80
 8000e40:	0052      	lsls	r2, r2, #1
 8000e42:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000e44:	4b10      	ldr	r3, [pc, #64]	; (8000e88 <HAL_ADC_MspInit+0x118>)
 8000e46:	2280      	movs	r2, #128	; 0x80
 8000e48:	00d2      	lsls	r2, r2, #3
 8000e4a:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 8000e4c:	4b0e      	ldr	r3, [pc, #56]	; (8000e88 <HAL_ADC_MspInit+0x118>)
 8000e4e:	2220      	movs	r2, #32
 8000e50:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 8000e52:	4b0d      	ldr	r3, [pc, #52]	; (8000e88 <HAL_ADC_MspInit+0x118>)
 8000e54:	2200      	movs	r2, #0
 8000e56:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8000e58:	4b0b      	ldr	r3, [pc, #44]	; (8000e88 <HAL_ADC_MspInit+0x118>)
 8000e5a:	0018      	movs	r0, r3
 8000e5c:	f000 ffda 	bl	8001e14 <HAL_DMA_Init>
 8000e60:	1e03      	subs	r3, r0, #0
 8000e62:	d001      	beq.n	8000e68 <HAL_ADC_MspInit+0xf8>
    {
      Error_Handler();
 8000e64:	f7ff ff59 	bl	8000d1a <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	4a07      	ldr	r2, [pc, #28]	; (8000e88 <HAL_ADC_MspInit+0x118>)
 8000e6c:	631a      	str	r2, [r3, #48]	; 0x30
 8000e6e:	4b06      	ldr	r3, [pc, #24]	; (8000e88 <HAL_ADC_MspInit+0x118>)
 8000e70:	687a      	ldr	r2, [r7, #4]
 8000e72:	625a      	str	r2, [r3, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000e74:	46c0      	nop			; (mov r8, r8)
 8000e76:	46bd      	mov	sp, r7
 8000e78:	b00b      	add	sp, #44	; 0x2c
 8000e7a:	bd90      	pop	{r4, r7, pc}
 8000e7c:	40012400 	.word	0x40012400
 8000e80:	40021000 	.word	0x40021000
 8000e84:	48000400 	.word	0x48000400
 8000e88:	200000e8 	.word	0x200000e8
 8000e8c:	40020008 	.word	0x40020008

08000e90 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000e90:	b590      	push	{r4, r7, lr}
 8000e92:	b08b      	sub	sp, #44	; 0x2c
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e98:	2414      	movs	r4, #20
 8000e9a:	193b      	adds	r3, r7, r4
 8000e9c:	0018      	movs	r0, r3
 8000e9e:	2314      	movs	r3, #20
 8000ea0:	001a      	movs	r2, r3
 8000ea2:	2100      	movs	r1, #0
 8000ea4:	f005 f866 	bl	8005f74 <memset>
  if(hi2c->Instance==I2C1)
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	4a20      	ldr	r2, [pc, #128]	; (8000f30 <HAL_I2C_MspInit+0xa0>)
 8000eae:	4293      	cmp	r3, r2
 8000eb0:	d139      	bne.n	8000f26 <HAL_I2C_MspInit+0x96>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000eb2:	4b20      	ldr	r3, [pc, #128]	; (8000f34 <HAL_I2C_MspInit+0xa4>)
 8000eb4:	695a      	ldr	r2, [r3, #20]
 8000eb6:	4b1f      	ldr	r3, [pc, #124]	; (8000f34 <HAL_I2C_MspInit+0xa4>)
 8000eb8:	2180      	movs	r1, #128	; 0x80
 8000eba:	02c9      	lsls	r1, r1, #11
 8000ebc:	430a      	orrs	r2, r1
 8000ebe:	615a      	str	r2, [r3, #20]
 8000ec0:	4b1c      	ldr	r3, [pc, #112]	; (8000f34 <HAL_I2C_MspInit+0xa4>)
 8000ec2:	695a      	ldr	r2, [r3, #20]
 8000ec4:	2380      	movs	r3, #128	; 0x80
 8000ec6:	02db      	lsls	r3, r3, #11
 8000ec8:	4013      	ands	r3, r2
 8000eca:	613b      	str	r3, [r7, #16]
 8000ecc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000ece:	0021      	movs	r1, r4
 8000ed0:	187b      	adds	r3, r7, r1
 8000ed2:	22c0      	movs	r2, #192	; 0xc0
 8000ed4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ed6:	187b      	adds	r3, r7, r1
 8000ed8:	2212      	movs	r2, #18
 8000eda:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000edc:	187b      	adds	r3, r7, r1
 8000ede:	2200      	movs	r2, #0
 8000ee0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ee2:	187b      	adds	r3, r7, r1
 8000ee4:	2203      	movs	r2, #3
 8000ee6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8000ee8:	187b      	adds	r3, r7, r1
 8000eea:	2201      	movs	r2, #1
 8000eec:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000eee:	187b      	adds	r3, r7, r1
 8000ef0:	4a11      	ldr	r2, [pc, #68]	; (8000f38 <HAL_I2C_MspInit+0xa8>)
 8000ef2:	0019      	movs	r1, r3
 8000ef4:	0010      	movs	r0, r2
 8000ef6:	f001 f977 	bl	80021e8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000efa:	4b0e      	ldr	r3, [pc, #56]	; (8000f34 <HAL_I2C_MspInit+0xa4>)
 8000efc:	69da      	ldr	r2, [r3, #28]
 8000efe:	4b0d      	ldr	r3, [pc, #52]	; (8000f34 <HAL_I2C_MspInit+0xa4>)
 8000f00:	2180      	movs	r1, #128	; 0x80
 8000f02:	0389      	lsls	r1, r1, #14
 8000f04:	430a      	orrs	r2, r1
 8000f06:	61da      	str	r2, [r3, #28]
 8000f08:	4b0a      	ldr	r3, [pc, #40]	; (8000f34 <HAL_I2C_MspInit+0xa4>)
 8000f0a:	69da      	ldr	r2, [r3, #28]
 8000f0c:	2380      	movs	r3, #128	; 0x80
 8000f0e:	039b      	lsls	r3, r3, #14
 8000f10:	4013      	ands	r3, r2
 8000f12:	60fb      	str	r3, [r7, #12]
 8000f14:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_IRQn, 0, 0);
 8000f16:	2200      	movs	r2, #0
 8000f18:	2100      	movs	r1, #0
 8000f1a:	2017      	movs	r0, #23
 8000f1c:	f000 ff48 	bl	8001db0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_IRQn);
 8000f20:	2017      	movs	r0, #23
 8000f22:	f000 ff5a 	bl	8001dda <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000f26:	46c0      	nop			; (mov r8, r8)
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	b00b      	add	sp, #44	; 0x2c
 8000f2c:	bd90      	pop	{r4, r7, pc}
 8000f2e:	46c0      	nop			; (mov r8, r8)
 8000f30:	40005400 	.word	0x40005400
 8000f34:	40021000 	.word	0x40021000
 8000f38:	48000400 	.word	0x48000400

08000f3c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000f3c:	b590      	push	{r4, r7, lr}
 8000f3e:	b08b      	sub	sp, #44	; 0x2c
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f44:	2414      	movs	r4, #20
 8000f46:	193b      	adds	r3, r7, r4
 8000f48:	0018      	movs	r0, r3
 8000f4a:	2314      	movs	r3, #20
 8000f4c:	001a      	movs	r2, r3
 8000f4e:	2100      	movs	r1, #0
 8000f50:	f005 f810 	bl	8005f74 <memset>
  if(hspi->Instance==SPI1)
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	4a1c      	ldr	r2, [pc, #112]	; (8000fcc <HAL_SPI_MspInit+0x90>)
 8000f5a:	4293      	cmp	r3, r2
 8000f5c:	d132      	bne.n	8000fc4 <HAL_SPI_MspInit+0x88>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000f5e:	4b1c      	ldr	r3, [pc, #112]	; (8000fd0 <HAL_SPI_MspInit+0x94>)
 8000f60:	699a      	ldr	r2, [r3, #24]
 8000f62:	4b1b      	ldr	r3, [pc, #108]	; (8000fd0 <HAL_SPI_MspInit+0x94>)
 8000f64:	2180      	movs	r1, #128	; 0x80
 8000f66:	0149      	lsls	r1, r1, #5
 8000f68:	430a      	orrs	r2, r1
 8000f6a:	619a      	str	r2, [r3, #24]
 8000f6c:	4b18      	ldr	r3, [pc, #96]	; (8000fd0 <HAL_SPI_MspInit+0x94>)
 8000f6e:	699a      	ldr	r2, [r3, #24]
 8000f70:	2380      	movs	r3, #128	; 0x80
 8000f72:	015b      	lsls	r3, r3, #5
 8000f74:	4013      	ands	r3, r2
 8000f76:	613b      	str	r3, [r7, #16]
 8000f78:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f7a:	4b15      	ldr	r3, [pc, #84]	; (8000fd0 <HAL_SPI_MspInit+0x94>)
 8000f7c:	695a      	ldr	r2, [r3, #20]
 8000f7e:	4b14      	ldr	r3, [pc, #80]	; (8000fd0 <HAL_SPI_MspInit+0x94>)
 8000f80:	2180      	movs	r1, #128	; 0x80
 8000f82:	0289      	lsls	r1, r1, #10
 8000f84:	430a      	orrs	r2, r1
 8000f86:	615a      	str	r2, [r3, #20]
 8000f88:	4b11      	ldr	r3, [pc, #68]	; (8000fd0 <HAL_SPI_MspInit+0x94>)
 8000f8a:	695a      	ldr	r2, [r3, #20]
 8000f8c:	2380      	movs	r3, #128	; 0x80
 8000f8e:	029b      	lsls	r3, r3, #10
 8000f90:	4013      	ands	r3, r2
 8000f92:	60fb      	str	r3, [r7, #12]
 8000f94:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000f96:	0021      	movs	r1, r4
 8000f98:	187b      	adds	r3, r7, r1
 8000f9a:	22e0      	movs	r2, #224	; 0xe0
 8000f9c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f9e:	187b      	adds	r3, r7, r1
 8000fa0:	2202      	movs	r2, #2
 8000fa2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fa4:	187b      	adds	r3, r7, r1
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000faa:	187b      	adds	r3, r7, r1
 8000fac:	2203      	movs	r2, #3
 8000fae:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000fb0:	187b      	adds	r3, r7, r1
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fb6:	187a      	adds	r2, r7, r1
 8000fb8:	2390      	movs	r3, #144	; 0x90
 8000fba:	05db      	lsls	r3, r3, #23
 8000fbc:	0011      	movs	r1, r2
 8000fbe:	0018      	movs	r0, r3
 8000fc0:	f001 f912 	bl	80021e8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000fc4:	46c0      	nop			; (mov r8, r8)
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	b00b      	add	sp, #44	; 0x2c
 8000fca:	bd90      	pop	{r4, r7, pc}
 8000fcc:	40013000 	.word	0x40013000
 8000fd0:	40021000 	.word	0x40021000

08000fd4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000fd4:	b590      	push	{r4, r7, lr}
 8000fd6:	b08b      	sub	sp, #44	; 0x2c
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fdc:	2414      	movs	r4, #20
 8000fde:	193b      	adds	r3, r7, r4
 8000fe0:	0018      	movs	r0, r3
 8000fe2:	2314      	movs	r3, #20
 8000fe4:	001a      	movs	r2, r3
 8000fe6:	2100      	movs	r1, #0
 8000fe8:	f004 ffc4 	bl	8005f74 <memset>
  if(htim_base->Instance==TIM1)
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	4a2f      	ldr	r2, [pc, #188]	; (80010b0 <HAL_TIM_Base_MspInit+0xdc>)
 8000ff2:	4293      	cmp	r3, r2
 8000ff4:	d157      	bne.n	80010a6 <HAL_TIM_Base_MspInit+0xd2>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000ff6:	4b2f      	ldr	r3, [pc, #188]	; (80010b4 <HAL_TIM_Base_MspInit+0xe0>)
 8000ff8:	699a      	ldr	r2, [r3, #24]
 8000ffa:	4b2e      	ldr	r3, [pc, #184]	; (80010b4 <HAL_TIM_Base_MspInit+0xe0>)
 8000ffc:	2180      	movs	r1, #128	; 0x80
 8000ffe:	0109      	lsls	r1, r1, #4
 8001000:	430a      	orrs	r2, r1
 8001002:	619a      	str	r2, [r3, #24]
 8001004:	4b2b      	ldr	r3, [pc, #172]	; (80010b4 <HAL_TIM_Base_MspInit+0xe0>)
 8001006:	699a      	ldr	r2, [r3, #24]
 8001008:	2380      	movs	r3, #128	; 0x80
 800100a:	011b      	lsls	r3, r3, #4
 800100c:	4013      	ands	r3, r2
 800100e:	613b      	str	r3, [r7, #16]
 8001010:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001012:	4b28      	ldr	r3, [pc, #160]	; (80010b4 <HAL_TIM_Base_MspInit+0xe0>)
 8001014:	695a      	ldr	r2, [r3, #20]
 8001016:	4b27      	ldr	r3, [pc, #156]	; (80010b4 <HAL_TIM_Base_MspInit+0xe0>)
 8001018:	2180      	movs	r1, #128	; 0x80
 800101a:	02c9      	lsls	r1, r1, #11
 800101c:	430a      	orrs	r2, r1
 800101e:	615a      	str	r2, [r3, #20]
 8001020:	4b24      	ldr	r3, [pc, #144]	; (80010b4 <HAL_TIM_Base_MspInit+0xe0>)
 8001022:	695a      	ldr	r2, [r3, #20]
 8001024:	2380      	movs	r3, #128	; 0x80
 8001026:	02db      	lsls	r3, r3, #11
 8001028:	4013      	ands	r3, r2
 800102a:	60fb      	str	r3, [r7, #12]
 800102c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800102e:	4b21      	ldr	r3, [pc, #132]	; (80010b4 <HAL_TIM_Base_MspInit+0xe0>)
 8001030:	695a      	ldr	r2, [r3, #20]
 8001032:	4b20      	ldr	r3, [pc, #128]	; (80010b4 <HAL_TIM_Base_MspInit+0xe0>)
 8001034:	2180      	movs	r1, #128	; 0x80
 8001036:	0289      	lsls	r1, r1, #10
 8001038:	430a      	orrs	r2, r1
 800103a:	615a      	str	r2, [r3, #20]
 800103c:	4b1d      	ldr	r3, [pc, #116]	; (80010b4 <HAL_TIM_Base_MspInit+0xe0>)
 800103e:	695a      	ldr	r2, [r3, #20]
 8001040:	2380      	movs	r3, #128	; 0x80
 8001042:	029b      	lsls	r3, r3, #10
 8001044:	4013      	ands	r3, r2
 8001046:	60bb      	str	r3, [r7, #8]
 8001048:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PB12     ------> TIM1_BKIN
    PA12     ------> TIM1_ETR
    */
    GPIO_InitStruct.Pin = OC_COMP_INT_Pin;
 800104a:	193b      	adds	r3, r7, r4
 800104c:	2280      	movs	r2, #128	; 0x80
 800104e:	0152      	lsls	r2, r2, #5
 8001050:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001052:	193b      	adds	r3, r7, r4
 8001054:	2202      	movs	r2, #2
 8001056:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001058:	193b      	adds	r3, r7, r4
 800105a:	2200      	movs	r2, #0
 800105c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800105e:	193b      	adds	r3, r7, r4
 8001060:	2200      	movs	r2, #0
 8001062:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8001064:	193b      	adds	r3, r7, r4
 8001066:	2202      	movs	r2, #2
 8001068:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(OC_COMP_INT_GPIO_Port, &GPIO_InitStruct);
 800106a:	193b      	adds	r3, r7, r4
 800106c:	4a12      	ldr	r2, [pc, #72]	; (80010b8 <HAL_TIM_Base_MspInit+0xe4>)
 800106e:	0019      	movs	r1, r3
 8001070:	0010      	movs	r0, r2
 8001072:	f001 f8b9 	bl	80021e8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OC_COMP_INT2_Pin;
 8001076:	0021      	movs	r1, r4
 8001078:	187b      	adds	r3, r7, r1
 800107a:	2280      	movs	r2, #128	; 0x80
 800107c:	0152      	lsls	r2, r2, #5
 800107e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001080:	187b      	adds	r3, r7, r1
 8001082:	2202      	movs	r2, #2
 8001084:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001086:	187b      	adds	r3, r7, r1
 8001088:	2200      	movs	r2, #0
 800108a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800108c:	187b      	adds	r3, r7, r1
 800108e:	2200      	movs	r2, #0
 8001090:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8001092:	187b      	adds	r3, r7, r1
 8001094:	2202      	movs	r2, #2
 8001096:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(OC_COMP_INT2_GPIO_Port, &GPIO_InitStruct);
 8001098:	187a      	adds	r2, r7, r1
 800109a:	2390      	movs	r3, #144	; 0x90
 800109c:	05db      	lsls	r3, r3, #23
 800109e:	0011      	movs	r1, r2
 80010a0:	0018      	movs	r0, r3
 80010a2:	f001 f8a1 	bl	80021e8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80010a6:	46c0      	nop			; (mov r8, r8)
 80010a8:	46bd      	mov	sp, r7
 80010aa:	b00b      	add	sp, #44	; 0x2c
 80010ac:	bd90      	pop	{r4, r7, pc}
 80010ae:	46c0      	nop			; (mov r8, r8)
 80010b0:	40012c00 	.word	0x40012c00
 80010b4:	40021000 	.word	0x40021000
 80010b8:	48000400 	.word	0x48000400

080010bc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80010bc:	b590      	push	{r4, r7, lr}
 80010be:	b08b      	sub	sp, #44	; 0x2c
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010c4:	2414      	movs	r4, #20
 80010c6:	193b      	adds	r3, r7, r4
 80010c8:	0018      	movs	r0, r3
 80010ca:	2314      	movs	r3, #20
 80010cc:	001a      	movs	r2, r3
 80010ce:	2100      	movs	r1, #0
 80010d0:	f004 ff50 	bl	8005f74 <memset>
  if(htim->Instance==TIM1)
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	4a28      	ldr	r2, [pc, #160]	; (800117c <HAL_TIM_MspPostInit+0xc0>)
 80010da:	4293      	cmp	r3, r2
 80010dc:	d149      	bne.n	8001172 <HAL_TIM_MspPostInit+0xb6>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010de:	4b28      	ldr	r3, [pc, #160]	; (8001180 <HAL_TIM_MspPostInit+0xc4>)
 80010e0:	695a      	ldr	r2, [r3, #20]
 80010e2:	4b27      	ldr	r3, [pc, #156]	; (8001180 <HAL_TIM_MspPostInit+0xc4>)
 80010e4:	2180      	movs	r1, #128	; 0x80
 80010e6:	02c9      	lsls	r1, r1, #11
 80010e8:	430a      	orrs	r2, r1
 80010ea:	615a      	str	r2, [r3, #20]
 80010ec:	4b24      	ldr	r3, [pc, #144]	; (8001180 <HAL_TIM_MspPostInit+0xc4>)
 80010ee:	695a      	ldr	r2, [r3, #20]
 80010f0:	2380      	movs	r3, #128	; 0x80
 80010f2:	02db      	lsls	r3, r3, #11
 80010f4:	4013      	ands	r3, r2
 80010f6:	613b      	str	r3, [r7, #16]
 80010f8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010fa:	4b21      	ldr	r3, [pc, #132]	; (8001180 <HAL_TIM_MspPostInit+0xc4>)
 80010fc:	695a      	ldr	r2, [r3, #20]
 80010fe:	4b20      	ldr	r3, [pc, #128]	; (8001180 <HAL_TIM_MspPostInit+0xc4>)
 8001100:	2180      	movs	r1, #128	; 0x80
 8001102:	0289      	lsls	r1, r1, #10
 8001104:	430a      	orrs	r2, r1
 8001106:	615a      	str	r2, [r3, #20]
 8001108:	4b1d      	ldr	r3, [pc, #116]	; (8001180 <HAL_TIM_MspPostInit+0xc4>)
 800110a:	695a      	ldr	r2, [r3, #20]
 800110c:	2380      	movs	r3, #128	; 0x80
 800110e:	029b      	lsls	r3, r3, #10
 8001110:	4013      	ands	r3, r2
 8001112:	60fb      	str	r3, [r7, #12]
 8001114:	68fb      	ldr	r3, [r7, #12]
    PB15     ------> TIM1_CH3N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = LSU_Pin|LSV_Pin|LSW_Pin;
 8001116:	193b      	adds	r3, r7, r4
 8001118:	22e0      	movs	r2, #224	; 0xe0
 800111a:	0212      	lsls	r2, r2, #8
 800111c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800111e:	193b      	adds	r3, r7, r4
 8001120:	2202      	movs	r2, #2
 8001122:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001124:	193b      	adds	r3, r7, r4
 8001126:	2200      	movs	r2, #0
 8001128:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800112a:	193b      	adds	r3, r7, r4
 800112c:	2200      	movs	r2, #0
 800112e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8001130:	193b      	adds	r3, r7, r4
 8001132:	2202      	movs	r2, #2
 8001134:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001136:	193b      	adds	r3, r7, r4
 8001138:	4a12      	ldr	r2, [pc, #72]	; (8001184 <HAL_TIM_MspPostInit+0xc8>)
 800113a:	0019      	movs	r1, r3
 800113c:	0010      	movs	r0, r2
 800113e:	f001 f853 	bl	80021e8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HSU_Pin|HSV_Pin|HSW_Pin;
 8001142:	0021      	movs	r1, r4
 8001144:	187b      	adds	r3, r7, r1
 8001146:	22e0      	movs	r2, #224	; 0xe0
 8001148:	00d2      	lsls	r2, r2, #3
 800114a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800114c:	187b      	adds	r3, r7, r1
 800114e:	2202      	movs	r2, #2
 8001150:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001152:	187b      	adds	r3, r7, r1
 8001154:	2200      	movs	r2, #0
 8001156:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001158:	187b      	adds	r3, r7, r1
 800115a:	2200      	movs	r2, #0
 800115c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 800115e:	187b      	adds	r3, r7, r1
 8001160:	2202      	movs	r2, #2
 8001162:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001164:	187a      	adds	r2, r7, r1
 8001166:	2390      	movs	r3, #144	; 0x90
 8001168:	05db      	lsls	r3, r3, #23
 800116a:	0011      	movs	r1, r2
 800116c:	0018      	movs	r0, r3
 800116e:	f001 f83b 	bl	80021e8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001172:	46c0      	nop			; (mov r8, r8)
 8001174:	46bd      	mov	sp, r7
 8001176:	b00b      	add	sp, #44	; 0x2c
 8001178:	bd90      	pop	{r4, r7, pc}
 800117a:	46c0      	nop			; (mov r8, r8)
 800117c:	40012c00 	.word	0x40012c00
 8001180:	40021000 	.word	0x40021000
 8001184:	48000400 	.word	0x48000400

08001188 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001188:	b590      	push	{r4, r7, lr}
 800118a:	b08b      	sub	sp, #44	; 0x2c
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001190:	2414      	movs	r4, #20
 8001192:	193b      	adds	r3, r7, r4
 8001194:	0018      	movs	r0, r3
 8001196:	2314      	movs	r3, #20
 8001198:	001a      	movs	r2, r3
 800119a:	2100      	movs	r1, #0
 800119c:	f004 feea 	bl	8005f74 <memset>
  if(huart->Instance==USART1)
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	4a1c      	ldr	r2, [pc, #112]	; (8001218 <HAL_UART_MspInit+0x90>)
 80011a6:	4293      	cmp	r3, r2
 80011a8:	d132      	bne.n	8001210 <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80011aa:	4b1c      	ldr	r3, [pc, #112]	; (800121c <HAL_UART_MspInit+0x94>)
 80011ac:	699a      	ldr	r2, [r3, #24]
 80011ae:	4b1b      	ldr	r3, [pc, #108]	; (800121c <HAL_UART_MspInit+0x94>)
 80011b0:	2180      	movs	r1, #128	; 0x80
 80011b2:	01c9      	lsls	r1, r1, #7
 80011b4:	430a      	orrs	r2, r1
 80011b6:	619a      	str	r2, [r3, #24]
 80011b8:	4b18      	ldr	r3, [pc, #96]	; (800121c <HAL_UART_MspInit+0x94>)
 80011ba:	699a      	ldr	r2, [r3, #24]
 80011bc:	2380      	movs	r3, #128	; 0x80
 80011be:	01db      	lsls	r3, r3, #7
 80011c0:	4013      	ands	r3, r2
 80011c2:	613b      	str	r3, [r7, #16]
 80011c4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011c6:	4b15      	ldr	r3, [pc, #84]	; (800121c <HAL_UART_MspInit+0x94>)
 80011c8:	695a      	ldr	r2, [r3, #20]
 80011ca:	4b14      	ldr	r3, [pc, #80]	; (800121c <HAL_UART_MspInit+0x94>)
 80011cc:	2180      	movs	r1, #128	; 0x80
 80011ce:	0289      	lsls	r1, r1, #10
 80011d0:	430a      	orrs	r2, r1
 80011d2:	615a      	str	r2, [r3, #20]
 80011d4:	4b11      	ldr	r3, [pc, #68]	; (800121c <HAL_UART_MspInit+0x94>)
 80011d6:	695a      	ldr	r2, [r3, #20]
 80011d8:	2380      	movs	r3, #128	; 0x80
 80011da:	029b      	lsls	r3, r3, #10
 80011dc:	4013      	ands	r3, r2
 80011de:	60fb      	str	r3, [r7, #12]
 80011e0:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA1     ------> USART1_DE
    PA2     ------> USART1_TX
    PA15     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_15;
 80011e2:	0021      	movs	r1, r4
 80011e4:	187b      	adds	r3, r7, r1
 80011e6:	4a0e      	ldr	r2, [pc, #56]	; (8001220 <HAL_UART_MspInit+0x98>)
 80011e8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011ea:	187b      	adds	r3, r7, r1
 80011ec:	2202      	movs	r2, #2
 80011ee:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f0:	187b      	adds	r3, r7, r1
 80011f2:	2200      	movs	r2, #0
 80011f4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80011f6:	187b      	adds	r3, r7, r1
 80011f8:	2203      	movs	r2, #3
 80011fa:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 80011fc:	187b      	adds	r3, r7, r1
 80011fe:	2201      	movs	r2, #1
 8001200:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001202:	187a      	adds	r2, r7, r1
 8001204:	2390      	movs	r3, #144	; 0x90
 8001206:	05db      	lsls	r3, r3, #23
 8001208:	0011      	movs	r1, r2
 800120a:	0018      	movs	r0, r3
 800120c:	f000 ffec 	bl	80021e8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001210:	46c0      	nop			; (mov r8, r8)
 8001212:	46bd      	mov	sp, r7
 8001214:	b00b      	add	sp, #44	; 0x2c
 8001216:	bd90      	pop	{r4, r7, pc}
 8001218:	40013800 	.word	0x40013800
 800121c:	40021000 	.word	0x40021000
 8001220:	00008006 	.word	0x00008006

08001224 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001228:	e7fe      	b.n	8001228 <NMI_Handler+0x4>

0800122a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800122a:	b580      	push	{r7, lr}
 800122c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800122e:	e7fe      	b.n	800122e <HardFault_Handler+0x4>

08001230 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001234:	46c0      	nop			; (mov r8, r8)
 8001236:	46bd      	mov	sp, r7
 8001238:	bd80      	pop	{r7, pc}

0800123a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800123a:	b580      	push	{r7, lr}
 800123c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800123e:	46c0      	nop			; (mov r8, r8)
 8001240:	46bd      	mov	sp, r7
 8001242:	bd80      	pop	{r7, pc}

08001244 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001248:	f000 f8d6 	bl	80013f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800124c:	46c0      	nop			; (mov r8, r8)
 800124e:	46bd      	mov	sp, r7
 8001250:	bd80      	pop	{r7, pc}
	...

08001254 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 8001258:	4b03      	ldr	r3, [pc, #12]	; (8001268 <DMA1_Channel1_IRQHandler+0x14>)
 800125a:	0018      	movs	r0, r3
 800125c:	f000 fecd 	bl	8001ffa <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001260:	46c0      	nop			; (mov r8, r8)
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}
 8001266:	46c0      	nop			; (mov r8, r8)
 8001268:	200000e8 	.word	0x200000e8

0800126c <I2C1_IRQHandler>:

/**
  * @brief This function handles I2C1 event global interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_IRQHandler(void)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_IRQn 0 */

  /* USER CODE END I2C1_IRQn 0 */
  if (hi2c1.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR)) {
 8001270:	4b09      	ldr	r3, [pc, #36]	; (8001298 <I2C1_IRQHandler+0x2c>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	699a      	ldr	r2, [r3, #24]
 8001276:	23e0      	movs	r3, #224	; 0xe0
 8001278:	00db      	lsls	r3, r3, #3
 800127a:	4013      	ands	r3, r2
 800127c:	d004      	beq.n	8001288 <I2C1_IRQHandler+0x1c>
    HAL_I2C_ER_IRQHandler(&hi2c1);
 800127e:	4b06      	ldr	r3, [pc, #24]	; (8001298 <I2C1_IRQHandler+0x2c>)
 8001280:	0018      	movs	r0, r3
 8001282:	f001 fb6b 	bl	800295c <HAL_I2C_ER_IRQHandler>
    HAL_I2C_EV_IRQHandler(&hi2c1);
  }
  /* USER CODE BEGIN I2C1_IRQn 1 */

  /* USER CODE END I2C1_IRQn 1 */
}
 8001286:	e003      	b.n	8001290 <I2C1_IRQHandler+0x24>
    HAL_I2C_EV_IRQHandler(&hi2c1);
 8001288:	4b03      	ldr	r3, [pc, #12]	; (8001298 <I2C1_IRQHandler+0x2c>)
 800128a:	0018      	movs	r0, r3
 800128c:	f001 fb4c 	bl	8002928 <HAL_I2C_EV_IRQHandler>
}
 8001290:	46c0      	nop			; (mov r8, r8)
 8001292:	46bd      	mov	sp, r7
 8001294:	bd80      	pop	{r7, pc}
 8001296:	46c0      	nop			; (mov r8, r8)
 8001298:	2000012c 	.word	0x2000012c

0800129c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b086      	sub	sp, #24
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80012a4:	4a14      	ldr	r2, [pc, #80]	; (80012f8 <_sbrk+0x5c>)
 80012a6:	4b15      	ldr	r3, [pc, #84]	; (80012fc <_sbrk+0x60>)
 80012a8:	1ad3      	subs	r3, r2, r3
 80012aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80012ac:	697b      	ldr	r3, [r7, #20]
 80012ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80012b0:	4b13      	ldr	r3, [pc, #76]	; (8001300 <_sbrk+0x64>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d102      	bne.n	80012be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80012b8:	4b11      	ldr	r3, [pc, #68]	; (8001300 <_sbrk+0x64>)
 80012ba:	4a12      	ldr	r2, [pc, #72]	; (8001304 <_sbrk+0x68>)
 80012bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80012be:	4b10      	ldr	r3, [pc, #64]	; (8001300 <_sbrk+0x64>)
 80012c0:	681a      	ldr	r2, [r3, #0]
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	18d3      	adds	r3, r2, r3
 80012c6:	693a      	ldr	r2, [r7, #16]
 80012c8:	429a      	cmp	r2, r3
 80012ca:	d207      	bcs.n	80012dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80012cc:	f004 fe28 	bl	8005f20 <__errno>
 80012d0:	0003      	movs	r3, r0
 80012d2:	220c      	movs	r2, #12
 80012d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80012d6:	2301      	movs	r3, #1
 80012d8:	425b      	negs	r3, r3
 80012da:	e009      	b.n	80012f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80012dc:	4b08      	ldr	r3, [pc, #32]	; (8001300 <_sbrk+0x64>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80012e2:	4b07      	ldr	r3, [pc, #28]	; (8001300 <_sbrk+0x64>)
 80012e4:	681a      	ldr	r2, [r3, #0]
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	18d2      	adds	r2, r2, r3
 80012ea:	4b05      	ldr	r3, [pc, #20]	; (8001300 <_sbrk+0x64>)
 80012ec:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80012ee:	68fb      	ldr	r3, [r7, #12]
}
 80012f0:	0018      	movs	r0, r3
 80012f2:	46bd      	mov	sp, r7
 80012f4:	b006      	add	sp, #24
 80012f6:	bd80      	pop	{r7, pc}
 80012f8:	20001000 	.word	0x20001000
 80012fc:	00000400 	.word	0x00000400
 8001300:	200002a8 	.word	0x200002a8
 8001304:	200002c0 	.word	0x200002c0

08001308 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 800130c:	46c0      	nop			; (mov r8, r8)
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}
	...

08001314 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001314:	480d      	ldr	r0, [pc, #52]	; (800134c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001316:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001318:	480d      	ldr	r0, [pc, #52]	; (8001350 <LoopForever+0x6>)
  ldr r1, =_edata
 800131a:	490e      	ldr	r1, [pc, #56]	; (8001354 <LoopForever+0xa>)
  ldr r2, =_sidata
 800131c:	4a0e      	ldr	r2, [pc, #56]	; (8001358 <LoopForever+0xe>)
  movs r3, #0
 800131e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001320:	e002      	b.n	8001328 <LoopCopyDataInit>

08001322 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001322:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001324:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001326:	3304      	adds	r3, #4

08001328 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001328:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800132a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800132c:	d3f9      	bcc.n	8001322 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800132e:	4a0b      	ldr	r2, [pc, #44]	; (800135c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001330:	4c0b      	ldr	r4, [pc, #44]	; (8001360 <LoopForever+0x16>)
  movs r3, #0
 8001332:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001334:	e001      	b.n	800133a <LoopFillZerobss>

08001336 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001336:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001338:	3204      	adds	r2, #4

0800133a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800133a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800133c:	d3fb      	bcc.n	8001336 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800133e:	f7ff ffe3 	bl	8001308 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8001342:	f004 fdf3 	bl	8005f2c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001346:	f7ff f879 	bl	800043c <main>

0800134a <LoopForever>:

LoopForever:
    b LoopForever
 800134a:	e7fe      	b.n	800134a <LoopForever>
  ldr   r0, =_estack
 800134c:	20001000 	.word	0x20001000
  ldr r0, =_sdata
 8001350:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001354:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001358:	080068f4 	.word	0x080068f4
  ldr r2, =_sbss
 800135c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001360:	200002c0 	.word	0x200002c0

08001364 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001364:	e7fe      	b.n	8001364 <ADC1_IRQHandler>
	...

08001368 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800136c:	4b07      	ldr	r3, [pc, #28]	; (800138c <HAL_Init+0x24>)
 800136e:	681a      	ldr	r2, [r3, #0]
 8001370:	4b06      	ldr	r3, [pc, #24]	; (800138c <HAL_Init+0x24>)
 8001372:	2110      	movs	r1, #16
 8001374:	430a      	orrs	r2, r1
 8001376:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8001378:	2003      	movs	r0, #3
 800137a:	f000 f809 	bl	8001390 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800137e:	f7ff fcd3 	bl	8000d28 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001382:	2300      	movs	r3, #0
}
 8001384:	0018      	movs	r0, r3
 8001386:	46bd      	mov	sp, r7
 8001388:	bd80      	pop	{r7, pc}
 800138a:	46c0      	nop			; (mov r8, r8)
 800138c:	40022000 	.word	0x40022000

08001390 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001390:	b590      	push	{r4, r7, lr}
 8001392:	b083      	sub	sp, #12
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001398:	4b14      	ldr	r3, [pc, #80]	; (80013ec <HAL_InitTick+0x5c>)
 800139a:	681c      	ldr	r4, [r3, #0]
 800139c:	4b14      	ldr	r3, [pc, #80]	; (80013f0 <HAL_InitTick+0x60>)
 800139e:	781b      	ldrb	r3, [r3, #0]
 80013a0:	0019      	movs	r1, r3
 80013a2:	23fa      	movs	r3, #250	; 0xfa
 80013a4:	0098      	lsls	r0, r3, #2
 80013a6:	f7fe fec1 	bl	800012c <__udivsi3>
 80013aa:	0003      	movs	r3, r0
 80013ac:	0019      	movs	r1, r3
 80013ae:	0020      	movs	r0, r4
 80013b0:	f7fe febc 	bl	800012c <__udivsi3>
 80013b4:	0003      	movs	r3, r0
 80013b6:	0018      	movs	r0, r3
 80013b8:	f000 fd1f 	bl	8001dfa <HAL_SYSTICK_Config>
 80013bc:	1e03      	subs	r3, r0, #0
 80013be:	d001      	beq.n	80013c4 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80013c0:	2301      	movs	r3, #1
 80013c2:	e00f      	b.n	80013e4 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	2b03      	cmp	r3, #3
 80013c8:	d80b      	bhi.n	80013e2 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80013ca:	6879      	ldr	r1, [r7, #4]
 80013cc:	2301      	movs	r3, #1
 80013ce:	425b      	negs	r3, r3
 80013d0:	2200      	movs	r2, #0
 80013d2:	0018      	movs	r0, r3
 80013d4:	f000 fcec 	bl	8001db0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80013d8:	4b06      	ldr	r3, [pc, #24]	; (80013f4 <HAL_InitTick+0x64>)
 80013da:	687a      	ldr	r2, [r7, #4]
 80013dc:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80013de:	2300      	movs	r3, #0
 80013e0:	e000      	b.n	80013e4 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80013e2:	2301      	movs	r3, #1
}
 80013e4:	0018      	movs	r0, r3
 80013e6:	46bd      	mov	sp, r7
 80013e8:	b003      	add	sp, #12
 80013ea:	bd90      	pop	{r4, r7, pc}
 80013ec:	20000000 	.word	0x20000000
 80013f0:	20000008 	.word	0x20000008
 80013f4:	20000004 	.word	0x20000004

080013f8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80013fc:	4b05      	ldr	r3, [pc, #20]	; (8001414 <HAL_IncTick+0x1c>)
 80013fe:	781b      	ldrb	r3, [r3, #0]
 8001400:	001a      	movs	r2, r3
 8001402:	4b05      	ldr	r3, [pc, #20]	; (8001418 <HAL_IncTick+0x20>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	18d2      	adds	r2, r2, r3
 8001408:	4b03      	ldr	r3, [pc, #12]	; (8001418 <HAL_IncTick+0x20>)
 800140a:	601a      	str	r2, [r3, #0]
}
 800140c:	46c0      	nop			; (mov r8, r8)
 800140e:	46bd      	mov	sp, r7
 8001410:	bd80      	pop	{r7, pc}
 8001412:	46c0      	nop			; (mov r8, r8)
 8001414:	20000008 	.word	0x20000008
 8001418:	200002ac 	.word	0x200002ac

0800141c <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	af00      	add	r7, sp, #0
  return uwTick;
 8001420:	4b02      	ldr	r3, [pc, #8]	; (800142c <HAL_GetTick+0x10>)
 8001422:	681b      	ldr	r3, [r3, #0]
}
 8001424:	0018      	movs	r0, r3
 8001426:	46bd      	mov	sp, r7
 8001428:	bd80      	pop	{r7, pc}
 800142a:	46c0      	nop			; (mov r8, r8)
 800142c:	200002ac 	.word	0x200002ac

08001430 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b084      	sub	sp, #16
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001438:	f7ff fff0 	bl	800141c <HAL_GetTick>
 800143c:	0003      	movs	r3, r0
 800143e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	3301      	adds	r3, #1
 8001448:	d005      	beq.n	8001456 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800144a:	4b0a      	ldr	r3, [pc, #40]	; (8001474 <HAL_Delay+0x44>)
 800144c:	781b      	ldrb	r3, [r3, #0]
 800144e:	001a      	movs	r2, r3
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	189b      	adds	r3, r3, r2
 8001454:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001456:	46c0      	nop			; (mov r8, r8)
 8001458:	f7ff ffe0 	bl	800141c <HAL_GetTick>
 800145c:	0002      	movs	r2, r0
 800145e:	68bb      	ldr	r3, [r7, #8]
 8001460:	1ad3      	subs	r3, r2, r3
 8001462:	68fa      	ldr	r2, [r7, #12]
 8001464:	429a      	cmp	r2, r3
 8001466:	d8f7      	bhi.n	8001458 <HAL_Delay+0x28>
  {
  }
}
 8001468:	46c0      	nop			; (mov r8, r8)
 800146a:	46c0      	nop			; (mov r8, r8)
 800146c:	46bd      	mov	sp, r7
 800146e:	b004      	add	sp, #16
 8001470:	bd80      	pop	{r7, pc}
 8001472:	46c0      	nop			; (mov r8, r8)
 8001474:	20000008 	.word	0x20000008

08001478 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b084      	sub	sp, #16
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001480:	230f      	movs	r3, #15
 8001482:	18fb      	adds	r3, r7, r3
 8001484:	2200      	movs	r2, #0
 8001486:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8001488:	2300      	movs	r3, #0
 800148a:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	2b00      	cmp	r3, #0
 8001490:	d101      	bne.n	8001496 <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8001492:	2301      	movs	r3, #1
 8001494:	e125      	b.n	80016e2 <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800149a:	2b00      	cmp	r3, #0
 800149c:	d10a      	bne.n	80014b4 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	2200      	movs	r2, #0
 80014a2:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	2234      	movs	r2, #52	; 0x34
 80014a8:	2100      	movs	r1, #0
 80014aa:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	0018      	movs	r0, r3
 80014b0:	f7ff fc5e 	bl	8000d70 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80014b8:	2210      	movs	r2, #16
 80014ba:	4013      	ands	r3, r2
 80014bc:	d000      	beq.n	80014c0 <HAL_ADC_Init+0x48>
 80014be:	e103      	b.n	80016c8 <HAL_ADC_Init+0x250>
 80014c0:	230f      	movs	r3, #15
 80014c2:	18fb      	adds	r3, r7, r3
 80014c4:	781b      	ldrb	r3, [r3, #0]
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d000      	beq.n	80014cc <HAL_ADC_Init+0x54>
 80014ca:	e0fd      	b.n	80016c8 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	689b      	ldr	r3, [r3, #8]
 80014d2:	2204      	movs	r2, #4
 80014d4:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 80014d6:	d000      	beq.n	80014da <HAL_ADC_Init+0x62>
 80014d8:	e0f6      	b.n	80016c8 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80014de:	4a83      	ldr	r2, [pc, #524]	; (80016ec <HAL_ADC_Init+0x274>)
 80014e0:	4013      	ands	r3, r2
 80014e2:	2202      	movs	r2, #2
 80014e4:	431a      	orrs	r2, r3
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	689b      	ldr	r3, [r3, #8]
 80014f0:	2203      	movs	r2, #3
 80014f2:	4013      	ands	r3, r2
 80014f4:	2b01      	cmp	r3, #1
 80014f6:	d112      	bne.n	800151e <HAL_ADC_Init+0xa6>
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	2201      	movs	r2, #1
 8001500:	4013      	ands	r3, r2
 8001502:	2b01      	cmp	r3, #1
 8001504:	d009      	beq.n	800151a <HAL_ADC_Init+0xa2>
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	68da      	ldr	r2, [r3, #12]
 800150c:	2380      	movs	r3, #128	; 0x80
 800150e:	021b      	lsls	r3, r3, #8
 8001510:	401a      	ands	r2, r3
 8001512:	2380      	movs	r3, #128	; 0x80
 8001514:	021b      	lsls	r3, r3, #8
 8001516:	429a      	cmp	r2, r3
 8001518:	d101      	bne.n	800151e <HAL_ADC_Init+0xa6>
 800151a:	2301      	movs	r3, #1
 800151c:	e000      	b.n	8001520 <HAL_ADC_Init+0xa8>
 800151e:	2300      	movs	r3, #0
 8001520:	2b00      	cmp	r3, #0
 8001522:	d116      	bne.n	8001552 <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	68db      	ldr	r3, [r3, #12]
 800152a:	2218      	movs	r2, #24
 800152c:	4393      	bics	r3, r2
 800152e:	0019      	movs	r1, r3
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	689a      	ldr	r2, [r3, #8]
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	430a      	orrs	r2, r1
 800153a:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	691b      	ldr	r3, [r3, #16]
 8001542:	009b      	lsls	r3, r3, #2
 8001544:	0899      	lsrs	r1, r3, #2
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	685a      	ldr	r2, [r3, #4]
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	430a      	orrs	r2, r1
 8001550:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	68da      	ldr	r2, [r3, #12]
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	4964      	ldr	r1, [pc, #400]	; (80016f0 <HAL_ADC_Init+0x278>)
 800155e:	400a      	ands	r2, r1
 8001560:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	7e1b      	ldrb	r3, [r3, #24]
 8001566:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	7e5b      	ldrb	r3, [r3, #25]
 800156c:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800156e:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	7e9b      	ldrb	r3, [r3, #26]
 8001574:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8001576:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800157c:	2b01      	cmp	r3, #1
 800157e:	d002      	beq.n	8001586 <HAL_ADC_Init+0x10e>
 8001580:	2380      	movs	r3, #128	; 0x80
 8001582:	015b      	lsls	r3, r3, #5
 8001584:	e000      	b.n	8001588 <HAL_ADC_Init+0x110>
 8001586:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001588:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 800158e:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	691b      	ldr	r3, [r3, #16]
 8001594:	2b02      	cmp	r3, #2
 8001596:	d101      	bne.n	800159c <HAL_ADC_Init+0x124>
 8001598:	2304      	movs	r3, #4
 800159a:	e000      	b.n	800159e <HAL_ADC_Init+0x126>
 800159c:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 800159e:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	2124      	movs	r1, #36	; 0x24
 80015a4:	5c5b      	ldrb	r3, [r3, r1]
 80015a6:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80015a8:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80015aa:	68ba      	ldr	r2, [r7, #8]
 80015ac:	4313      	orrs	r3, r2
 80015ae:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	7edb      	ldrb	r3, [r3, #27]
 80015b4:	2b01      	cmp	r3, #1
 80015b6:	d115      	bne.n	80015e4 <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	7e9b      	ldrb	r3, [r3, #26]
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d105      	bne.n	80015cc <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 80015c0:	68bb      	ldr	r3, [r7, #8]
 80015c2:	2280      	movs	r2, #128	; 0x80
 80015c4:	0252      	lsls	r2, r2, #9
 80015c6:	4313      	orrs	r3, r2
 80015c8:	60bb      	str	r3, [r7, #8]
 80015ca:	e00b      	b.n	80015e4 <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80015d0:	2220      	movs	r2, #32
 80015d2:	431a      	orrs	r2, r3
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80015dc:	2201      	movs	r2, #1
 80015de:	431a      	orrs	r2, r3
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	69da      	ldr	r2, [r3, #28]
 80015e8:	23c2      	movs	r3, #194	; 0xc2
 80015ea:	33ff      	adds	r3, #255	; 0xff
 80015ec:	429a      	cmp	r2, r3
 80015ee:	d007      	beq.n	8001600 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 80015f8:	4313      	orrs	r3, r2
 80015fa:	68ba      	ldr	r2, [r7, #8]
 80015fc:	4313      	orrs	r3, r2
 80015fe:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	68d9      	ldr	r1, [r3, #12]
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	68ba      	ldr	r2, [r7, #8]
 800160c:	430a      	orrs	r2, r1
 800160e:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001614:	2380      	movs	r3, #128	; 0x80
 8001616:	055b      	lsls	r3, r3, #21
 8001618:	429a      	cmp	r2, r3
 800161a:	d01b      	beq.n	8001654 <HAL_ADC_Init+0x1dc>
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001620:	2b01      	cmp	r3, #1
 8001622:	d017      	beq.n	8001654 <HAL_ADC_Init+0x1dc>
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001628:	2b02      	cmp	r3, #2
 800162a:	d013      	beq.n	8001654 <HAL_ADC_Init+0x1dc>
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001630:	2b03      	cmp	r3, #3
 8001632:	d00f      	beq.n	8001654 <HAL_ADC_Init+0x1dc>
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001638:	2b04      	cmp	r3, #4
 800163a:	d00b      	beq.n	8001654 <HAL_ADC_Init+0x1dc>
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001640:	2b05      	cmp	r3, #5
 8001642:	d007      	beq.n	8001654 <HAL_ADC_Init+0x1dc>
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001648:	2b06      	cmp	r3, #6
 800164a:	d003      	beq.n	8001654 <HAL_ADC_Init+0x1dc>
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001650:	2b07      	cmp	r3, #7
 8001652:	d112      	bne.n	800167a <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	695a      	ldr	r2, [r3, #20]
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	2107      	movs	r1, #7
 8001660:	438a      	bics	r2, r1
 8001662:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	6959      	ldr	r1, [r3, #20]
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800166e:	2207      	movs	r2, #7
 8001670:	401a      	ands	r2, r3
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	430a      	orrs	r2, r1
 8001678:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	68db      	ldr	r3, [r3, #12]
 8001680:	4a1c      	ldr	r2, [pc, #112]	; (80016f4 <HAL_ADC_Init+0x27c>)
 8001682:	4013      	ands	r3, r2
 8001684:	68ba      	ldr	r2, [r7, #8]
 8001686:	429a      	cmp	r2, r3
 8001688:	d10b      	bne.n	80016a2 <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	2200      	movs	r2, #0
 800168e:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001694:	2203      	movs	r2, #3
 8001696:	4393      	bics	r3, r2
 8001698:	2201      	movs	r2, #1
 800169a:	431a      	orrs	r2, r3
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80016a0:	e01c      	b.n	80016dc <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80016a6:	2212      	movs	r2, #18
 80016a8:	4393      	bics	r3, r2
 80016aa:	2210      	movs	r2, #16
 80016ac:	431a      	orrs	r2, r3
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80016b6:	2201      	movs	r2, #1
 80016b8:	431a      	orrs	r2, r3
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 80016be:	230f      	movs	r3, #15
 80016c0:	18fb      	adds	r3, r7, r3
 80016c2:	2201      	movs	r2, #1
 80016c4:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80016c6:	e009      	b.n	80016dc <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80016cc:	2210      	movs	r2, #16
 80016ce:	431a      	orrs	r2, r3
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 80016d4:	230f      	movs	r3, #15
 80016d6:	18fb      	adds	r3, r7, r3
 80016d8:	2201      	movs	r2, #1
 80016da:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80016dc:	230f      	movs	r3, #15
 80016de:	18fb      	adds	r3, r7, r3
 80016e0:	781b      	ldrb	r3, [r3, #0]
}
 80016e2:	0018      	movs	r0, r3
 80016e4:	46bd      	mov	sp, r7
 80016e6:	b004      	add	sp, #16
 80016e8:	bd80      	pop	{r7, pc}
 80016ea:	46c0      	nop			; (mov r8, r8)
 80016ec:	fffffefd 	.word	0xfffffefd
 80016f0:	fffe0219 	.word	0xfffe0219
 80016f4:	833fffe7 	.word	0x833fffe7

080016f8 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80016f8:	b590      	push	{r4, r7, lr}
 80016fa:	b087      	sub	sp, #28
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	60f8      	str	r0, [r7, #12]
 8001700:	60b9      	str	r1, [r7, #8]
 8001702:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001704:	2317      	movs	r3, #23
 8001706:	18fb      	adds	r3, r7, r3
 8001708:	2200      	movs	r2, #0
 800170a:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	689b      	ldr	r3, [r3, #8]
 8001712:	2204      	movs	r2, #4
 8001714:	4013      	ands	r3, r2
 8001716:	d15e      	bne.n	80017d6 <HAL_ADC_Start_DMA+0xde>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	2234      	movs	r2, #52	; 0x34
 800171c:	5c9b      	ldrb	r3, [r3, r2]
 800171e:	2b01      	cmp	r3, #1
 8001720:	d101      	bne.n	8001726 <HAL_ADC_Start_DMA+0x2e>
 8001722:	2302      	movs	r3, #2
 8001724:	e05e      	b.n	80017e4 <HAL_ADC_Start_DMA+0xec>
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	2234      	movs	r2, #52	; 0x34
 800172a:	2101      	movs	r1, #1
 800172c:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are       */
    /* performed automatically by hardware.                                     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	7e5b      	ldrb	r3, [r3, #25]
 8001732:	2b01      	cmp	r3, #1
 8001734:	d007      	beq.n	8001746 <HAL_ADC_Start_DMA+0x4e>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8001736:	2317      	movs	r3, #23
 8001738:	18fc      	adds	r4, r7, r3
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	0018      	movs	r0, r3
 800173e:	f000 f983 	bl	8001a48 <ADC_Enable>
 8001742:	0003      	movs	r3, r0
 8001744:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001746:	2317      	movs	r3, #23
 8001748:	18fb      	adds	r3, r7, r3
 800174a:	781b      	ldrb	r3, [r3, #0]
 800174c:	2b00      	cmp	r3, #0
 800174e:	d146      	bne.n	80017de <HAL_ADC_Start_DMA+0xe6>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001754:	4a25      	ldr	r2, [pc, #148]	; (80017ec <HAL_ADC_Start_DMA+0xf4>)
 8001756:	4013      	ands	r3, r2
 8001758:	2280      	movs	r2, #128	; 0x80
 800175a:	0052      	lsls	r2, r2, #1
 800175c:	431a      	orrs	r2, r3
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	2200      	movs	r2, #0
 8001766:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	2234      	movs	r2, #52	; 0x34
 800176c:	2100      	movs	r1, #0
 800176e:	5499      	strb	r1, [r3, r2]

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001774:	4a1e      	ldr	r2, [pc, #120]	; (80017f0 <HAL_ADC_Start_DMA+0xf8>)
 8001776:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800177c:	4a1d      	ldr	r2, [pc, #116]	; (80017f4 <HAL_ADC_Start_DMA+0xfc>)
 800177e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001784:	4a1c      	ldr	r2, [pc, #112]	; (80017f8 <HAL_ADC_Start_DMA+0x100>)
 8001786:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	221c      	movs	r2, #28
 800178e:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	685a      	ldr	r2, [r3, #4]
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	2110      	movs	r1, #16
 800179c:	430a      	orrs	r2, r1
 800179e:	605a      	str	r2, [r3, #4]
      
      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	68da      	ldr	r2, [r3, #12]
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	2101      	movs	r1, #1
 80017ac:	430a      	orrs	r2, r1
 80017ae:	60da      	str	r2, [r3, #12]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	3340      	adds	r3, #64	; 0x40
 80017ba:	0019      	movs	r1, r3
 80017bc:	68ba      	ldr	r2, [r7, #8]
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	f000 fb70 	bl	8001ea4 <HAL_DMA_Start_IT>
           
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	689a      	ldr	r2, [r3, #8]
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	2104      	movs	r1, #4
 80017d0:	430a      	orrs	r2, r1
 80017d2:	609a      	str	r2, [r3, #8]
 80017d4:	e003      	b.n	80017de <HAL_ADC_Start_DMA+0xe6>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80017d6:	2317      	movs	r3, #23
 80017d8:	18fb      	adds	r3, r7, r3
 80017da:	2202      	movs	r2, #2
 80017dc:	701a      	strb	r2, [r3, #0]
  }
    
  /* Return function status */
  return tmp_hal_status;
 80017de:	2317      	movs	r3, #23
 80017e0:	18fb      	adds	r3, r7, r3
 80017e2:	781b      	ldrb	r3, [r3, #0]
}
 80017e4:	0018      	movs	r0, r3
 80017e6:	46bd      	mov	sp, r7
 80017e8:	b007      	add	sp, #28
 80017ea:	bd90      	pop	{r4, r7, pc}
 80017ec:	fffff0fe 	.word	0xfffff0fe
 80017f0:	08001b51 	.word	0x08001b51
 80017f4:	08001c05 	.word	0x08001c05
 80017f8:	08001c23 	.word	0x08001c23

080017fc <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b082      	sub	sp, #8
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001804:	46c0      	nop			; (mov r8, r8)
 8001806:	46bd      	mov	sp, r7
 8001808:	b002      	add	sp, #8
 800180a:	bd80      	pop	{r7, pc}

0800180c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b082      	sub	sp, #8
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001814:	46c0      	nop			; (mov r8, r8)
 8001816:	46bd      	mov	sp, r7
 8001818:	b002      	add	sp, #8
 800181a:	bd80      	pop	{r7, pc}

0800181c <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b082      	sub	sp, #8
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001824:	46c0      	nop			; (mov r8, r8)
 8001826:	46bd      	mov	sp, r7
 8001828:	b002      	add	sp, #8
 800182a:	bd80      	pop	{r7, pc}

0800182c <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b084      	sub	sp, #16
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
 8001834:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001836:	230f      	movs	r3, #15
 8001838:	18fb      	adds	r3, r7, r3
 800183a:	2200      	movs	r2, #0
 800183c:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 800183e:	2300      	movs	r3, #0
 8001840:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001846:	2380      	movs	r3, #128	; 0x80
 8001848:	055b      	lsls	r3, r3, #21
 800184a:	429a      	cmp	r2, r3
 800184c:	d011      	beq.n	8001872 <HAL_ADC_ConfigChannel+0x46>
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001852:	2b01      	cmp	r3, #1
 8001854:	d00d      	beq.n	8001872 <HAL_ADC_ConfigChannel+0x46>
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800185a:	2b02      	cmp	r3, #2
 800185c:	d009      	beq.n	8001872 <HAL_ADC_ConfigChannel+0x46>
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001862:	2b03      	cmp	r3, #3
 8001864:	d005      	beq.n	8001872 <HAL_ADC_ConfigChannel+0x46>
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800186a:	2b04      	cmp	r3, #4
 800186c:	d001      	beq.n	8001872 <HAL_ADC_ConfigChannel+0x46>
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	2234      	movs	r2, #52	; 0x34
 8001876:	5c9b      	ldrb	r3, [r3, r2]
 8001878:	2b01      	cmp	r3, #1
 800187a:	d101      	bne.n	8001880 <HAL_ADC_ConfigChannel+0x54>
 800187c:	2302      	movs	r3, #2
 800187e:	e0d0      	b.n	8001a22 <HAL_ADC_ConfigChannel+0x1f6>
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	2234      	movs	r2, #52	; 0x34
 8001884:	2101      	movs	r1, #1
 8001886:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	689b      	ldr	r3, [r3, #8]
 800188e:	2204      	movs	r2, #4
 8001890:	4013      	ands	r3, r2
 8001892:	d000      	beq.n	8001896 <HAL_ADC_ConfigChannel+0x6a>
 8001894:	e0b4      	b.n	8001a00 <HAL_ADC_ConfigChannel+0x1d4>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 8001896:	683b      	ldr	r3, [r7, #0]
 8001898:	685b      	ldr	r3, [r3, #4]
 800189a:	4a64      	ldr	r2, [pc, #400]	; (8001a2c <HAL_ADC_ConfigChannel+0x200>)
 800189c:	4293      	cmp	r3, r2
 800189e:	d100      	bne.n	80018a2 <HAL_ADC_ConfigChannel+0x76>
 80018a0:	e082      	b.n	80019a8 <HAL_ADC_ConfigChannel+0x17c>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	2201      	movs	r2, #1
 80018ae:	409a      	lsls	r2, r3
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	430a      	orrs	r2, r1
 80018b6:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80018bc:	2380      	movs	r3, #128	; 0x80
 80018be:	055b      	lsls	r3, r3, #21
 80018c0:	429a      	cmp	r2, r3
 80018c2:	d037      	beq.n	8001934 <HAL_ADC_ConfigChannel+0x108>
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018c8:	2b01      	cmp	r3, #1
 80018ca:	d033      	beq.n	8001934 <HAL_ADC_ConfigChannel+0x108>
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018d0:	2b02      	cmp	r3, #2
 80018d2:	d02f      	beq.n	8001934 <HAL_ADC_ConfigChannel+0x108>
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018d8:	2b03      	cmp	r3, #3
 80018da:	d02b      	beq.n	8001934 <HAL_ADC_ConfigChannel+0x108>
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018e0:	2b04      	cmp	r3, #4
 80018e2:	d027      	beq.n	8001934 <HAL_ADC_ConfigChannel+0x108>
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018e8:	2b05      	cmp	r3, #5
 80018ea:	d023      	beq.n	8001934 <HAL_ADC_ConfigChannel+0x108>
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018f0:	2b06      	cmp	r3, #6
 80018f2:	d01f      	beq.n	8001934 <HAL_ADC_ConfigChannel+0x108>
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018f8:	2b07      	cmp	r3, #7
 80018fa:	d01b      	beq.n	8001934 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of reoccurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 80018fc:	683b      	ldr	r3, [r7, #0]
 80018fe:	689a      	ldr	r2, [r3, #8]
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	695b      	ldr	r3, [r3, #20]
 8001906:	2107      	movs	r1, #7
 8001908:	400b      	ands	r3, r1
 800190a:	429a      	cmp	r2, r3
 800190c:	d012      	beq.n	8001934 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	695a      	ldr	r2, [r3, #20]
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	2107      	movs	r1, #7
 800191a:	438a      	bics	r2, r1
 800191c:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	6959      	ldr	r1, [r3, #20]
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	689b      	ldr	r3, [r3, #8]
 8001928:	2207      	movs	r2, #7
 800192a:	401a      	ands	r2, r3
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	430a      	orrs	r2, r1
 8001932:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001934:	683b      	ldr	r3, [r7, #0]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	2b10      	cmp	r3, #16
 800193a:	d007      	beq.n	800194c <HAL_ADC_ConfigChannel+0x120>
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	2b11      	cmp	r3, #17
 8001942:	d003      	beq.n	800194c <HAL_ADC_ConfigChannel+0x120>
 8001944:	683b      	ldr	r3, [r7, #0]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	2b12      	cmp	r3, #18
 800194a:	d163      	bne.n	8001a14 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 800194c:	4b38      	ldr	r3, [pc, #224]	; (8001a30 <HAL_ADC_ConfigChannel+0x204>)
 800194e:	6819      	ldr	r1, [r3, #0]
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	2b10      	cmp	r3, #16
 8001956:	d009      	beq.n	800196c <HAL_ADC_ConfigChannel+0x140>
 8001958:	683b      	ldr	r3, [r7, #0]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	2b11      	cmp	r3, #17
 800195e:	d102      	bne.n	8001966 <HAL_ADC_ConfigChannel+0x13a>
 8001960:	2380      	movs	r3, #128	; 0x80
 8001962:	03db      	lsls	r3, r3, #15
 8001964:	e004      	b.n	8001970 <HAL_ADC_ConfigChannel+0x144>
 8001966:	2380      	movs	r3, #128	; 0x80
 8001968:	045b      	lsls	r3, r3, #17
 800196a:	e001      	b.n	8001970 <HAL_ADC_ConfigChannel+0x144>
 800196c:	2380      	movs	r3, #128	; 0x80
 800196e:	041b      	lsls	r3, r3, #16
 8001970:	4a2f      	ldr	r2, [pc, #188]	; (8001a30 <HAL_ADC_ConfigChannel+0x204>)
 8001972:	430b      	orrs	r3, r1
 8001974:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001976:	683b      	ldr	r3, [r7, #0]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	2b10      	cmp	r3, #16
 800197c:	d14a      	bne.n	8001a14 <HAL_ADC_ConfigChannel+0x1e8>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800197e:	4b2d      	ldr	r3, [pc, #180]	; (8001a34 <HAL_ADC_ConfigChannel+0x208>)
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	492d      	ldr	r1, [pc, #180]	; (8001a38 <HAL_ADC_ConfigChannel+0x20c>)
 8001984:	0018      	movs	r0, r3
 8001986:	f7fe fbd1 	bl	800012c <__udivsi3>
 800198a:	0003      	movs	r3, r0
 800198c:	001a      	movs	r2, r3
 800198e:	0013      	movs	r3, r2
 8001990:	009b      	lsls	r3, r3, #2
 8001992:	189b      	adds	r3, r3, r2
 8001994:	005b      	lsls	r3, r3, #1
 8001996:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001998:	e002      	b.n	80019a0 <HAL_ADC_ConfigChannel+0x174>
          {
            wait_loop_index--;
 800199a:	68bb      	ldr	r3, [r7, #8]
 800199c:	3b01      	subs	r3, #1
 800199e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80019a0:	68bb      	ldr	r3, [r7, #8]
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d1f9      	bne.n	800199a <HAL_ADC_ConfigChannel+0x16e>
 80019a6:	e035      	b.n	8001a14 <HAL_ADC_ConfigChannel+0x1e8>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80019ae:	683b      	ldr	r3, [r7, #0]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	2101      	movs	r1, #1
 80019b4:	4099      	lsls	r1, r3
 80019b6:	000b      	movs	r3, r1
 80019b8:	43d9      	mvns	r1, r3
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	400a      	ands	r2, r1
 80019c0:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	2b10      	cmp	r3, #16
 80019c8:	d007      	beq.n	80019da <HAL_ADC_ConfigChannel+0x1ae>
 80019ca:	683b      	ldr	r3, [r7, #0]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	2b11      	cmp	r3, #17
 80019d0:	d003      	beq.n	80019da <HAL_ADC_ConfigChannel+0x1ae>
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	2b12      	cmp	r3, #18
 80019d8:	d11c      	bne.n	8001a14 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80019da:	4b15      	ldr	r3, [pc, #84]	; (8001a30 <HAL_ADC_ConfigChannel+0x204>)
 80019dc:	6819      	ldr	r1, [r3, #0]
 80019de:	683b      	ldr	r3, [r7, #0]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	2b10      	cmp	r3, #16
 80019e4:	d007      	beq.n	80019f6 <HAL_ADC_ConfigChannel+0x1ca>
 80019e6:	683b      	ldr	r3, [r7, #0]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	2b11      	cmp	r3, #17
 80019ec:	d101      	bne.n	80019f2 <HAL_ADC_ConfigChannel+0x1c6>
 80019ee:	4b13      	ldr	r3, [pc, #76]	; (8001a3c <HAL_ADC_ConfigChannel+0x210>)
 80019f0:	e002      	b.n	80019f8 <HAL_ADC_ConfigChannel+0x1cc>
 80019f2:	4b13      	ldr	r3, [pc, #76]	; (8001a40 <HAL_ADC_ConfigChannel+0x214>)
 80019f4:	e000      	b.n	80019f8 <HAL_ADC_ConfigChannel+0x1cc>
 80019f6:	4b13      	ldr	r3, [pc, #76]	; (8001a44 <HAL_ADC_ConfigChannel+0x218>)
 80019f8:	4a0d      	ldr	r2, [pc, #52]	; (8001a30 <HAL_ADC_ConfigChannel+0x204>)
 80019fa:	400b      	ands	r3, r1
 80019fc:	6013      	str	r3, [r2, #0]
 80019fe:	e009      	b.n	8001a14 <HAL_ADC_ConfigChannel+0x1e8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a04:	2220      	movs	r2, #32
 8001a06:	431a      	orrs	r2, r3
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 8001a0c:	230f      	movs	r3, #15
 8001a0e:	18fb      	adds	r3, r7, r3
 8001a10:	2201      	movs	r2, #1
 8001a12:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	2234      	movs	r2, #52	; 0x34
 8001a18:	2100      	movs	r1, #0
 8001a1a:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8001a1c:	230f      	movs	r3, #15
 8001a1e:	18fb      	adds	r3, r7, r3
 8001a20:	781b      	ldrb	r3, [r3, #0]
}
 8001a22:	0018      	movs	r0, r3
 8001a24:	46bd      	mov	sp, r7
 8001a26:	b004      	add	sp, #16
 8001a28:	bd80      	pop	{r7, pc}
 8001a2a:	46c0      	nop			; (mov r8, r8)
 8001a2c:	00001001 	.word	0x00001001
 8001a30:	40012708 	.word	0x40012708
 8001a34:	20000000 	.word	0x20000000
 8001a38:	000f4240 	.word	0x000f4240
 8001a3c:	ffbfffff 	.word	0xffbfffff
 8001a40:	feffffff 	.word	0xfeffffff
 8001a44:	ff7fffff 	.word	0xff7fffff

08001a48 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b084      	sub	sp, #16
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001a50:	2300      	movs	r3, #0
 8001a52:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001a54:	2300      	movs	r3, #0
 8001a56:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	689b      	ldr	r3, [r3, #8]
 8001a5e:	2203      	movs	r2, #3
 8001a60:	4013      	ands	r3, r2
 8001a62:	2b01      	cmp	r3, #1
 8001a64:	d112      	bne.n	8001a8c <ADC_Enable+0x44>
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	2201      	movs	r2, #1
 8001a6e:	4013      	ands	r3, r2
 8001a70:	2b01      	cmp	r3, #1
 8001a72:	d009      	beq.n	8001a88 <ADC_Enable+0x40>
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	68da      	ldr	r2, [r3, #12]
 8001a7a:	2380      	movs	r3, #128	; 0x80
 8001a7c:	021b      	lsls	r3, r3, #8
 8001a7e:	401a      	ands	r2, r3
 8001a80:	2380      	movs	r3, #128	; 0x80
 8001a82:	021b      	lsls	r3, r3, #8
 8001a84:	429a      	cmp	r2, r3
 8001a86:	d101      	bne.n	8001a8c <ADC_Enable+0x44>
 8001a88:	2301      	movs	r3, #1
 8001a8a:	e000      	b.n	8001a8e <ADC_Enable+0x46>
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d152      	bne.n	8001b38 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	689b      	ldr	r3, [r3, #8]
 8001a98:	4a2a      	ldr	r2, [pc, #168]	; (8001b44 <ADC_Enable+0xfc>)
 8001a9a:	4013      	ands	r3, r2
 8001a9c:	d00d      	beq.n	8001aba <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001aa2:	2210      	movs	r2, #16
 8001aa4:	431a      	orrs	r2, r3
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	639a      	str	r2, [r3, #56]	; 0x38
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001aae:	2201      	movs	r2, #1
 8001ab0:	431a      	orrs	r2, r3
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	63da      	str	r2, [r3, #60]	; 0x3c
      
      return HAL_ERROR;
 8001ab6:	2301      	movs	r3, #1
 8001ab8:	e03f      	b.n	8001b3a <ADC_Enable+0xf2>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	689a      	ldr	r2, [r3, #8]
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	2101      	movs	r1, #1
 8001ac6:	430a      	orrs	r2, r1
 8001ac8:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001aca:	4b1f      	ldr	r3, [pc, #124]	; (8001b48 <ADC_Enable+0x100>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	491f      	ldr	r1, [pc, #124]	; (8001b4c <ADC_Enable+0x104>)
 8001ad0:	0018      	movs	r0, r3
 8001ad2:	f7fe fb2b 	bl	800012c <__udivsi3>
 8001ad6:	0003      	movs	r3, r0
 8001ad8:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001ada:	e002      	b.n	8001ae2 <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 8001adc:	68bb      	ldr	r3, [r7, #8]
 8001ade:	3b01      	subs	r3, #1
 8001ae0:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001ae2:	68bb      	ldr	r3, [r7, #8]
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d1f9      	bne.n	8001adc <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 8001ae8:	f7ff fc98 	bl	800141c <HAL_GetTick>
 8001aec:	0003      	movs	r3, r0
 8001aee:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001af0:	e01b      	b.n	8001b2a <ADC_Enable+0xe2>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001af2:	f7ff fc93 	bl	800141c <HAL_GetTick>
 8001af6:	0002      	movs	r2, r0
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	1ad3      	subs	r3, r2, r3
 8001afc:	2b02      	cmp	r3, #2
 8001afe:	d914      	bls.n	8001b2a <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	2201      	movs	r2, #1
 8001b08:	4013      	ands	r3, r2
 8001b0a:	2b01      	cmp	r3, #1
 8001b0c:	d00d      	beq.n	8001b2a <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b12:	2210      	movs	r2, #16
 8001b14:	431a      	orrs	r2, r3
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b1e:	2201      	movs	r2, #1
 8001b20:	431a      	orrs	r2, r3
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8001b26:	2301      	movs	r3, #1
 8001b28:	e007      	b.n	8001b3a <ADC_Enable+0xf2>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	2201      	movs	r2, #1
 8001b32:	4013      	ands	r3, r2
 8001b34:	2b01      	cmp	r3, #1
 8001b36:	d1dc      	bne.n	8001af2 <ADC_Enable+0xaa>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001b38:	2300      	movs	r3, #0
}
 8001b3a:	0018      	movs	r0, r3
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	b004      	add	sp, #16
 8001b40:	bd80      	pop	{r7, pc}
 8001b42:	46c0      	nop			; (mov r8, r8)
 8001b44:	80000017 	.word	0x80000017
 8001b48:	20000000 	.word	0x20000000
 8001b4c:	000f4240 	.word	0x000f4240

08001b50 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b084      	sub	sp, #16
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b5c:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b62:	2250      	movs	r2, #80	; 0x50
 8001b64:	4013      	ands	r3, r2
 8001b66:	d140      	bne.n	8001bea <ADC_DMAConvCplt+0x9a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b6c:	2280      	movs	r2, #128	; 0x80
 8001b6e:	0092      	lsls	r2, r2, #2
 8001b70:	431a      	orrs	r2, r3
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	68da      	ldr	r2, [r3, #12]
 8001b7c:	23c0      	movs	r3, #192	; 0xc0
 8001b7e:	011b      	lsls	r3, r3, #4
 8001b80:	4013      	ands	r3, r2
 8001b82:	d12d      	bne.n	8001be0 <ADC_DMAConvCplt+0x90>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	7e9b      	ldrb	r3, [r3, #26]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d129      	bne.n	8001be0 <ADC_DMAConvCplt+0x90>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	2208      	movs	r2, #8
 8001b94:	4013      	ands	r3, r2
 8001b96:	2b08      	cmp	r3, #8
 8001b98:	d122      	bne.n	8001be0 <ADC_DMAConvCplt+0x90>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	689b      	ldr	r3, [r3, #8]
 8001ba0:	2204      	movs	r2, #4
 8001ba2:	4013      	ands	r3, r2
 8001ba4:	d110      	bne.n	8001bc8 <ADC_DMAConvCplt+0x78>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	685a      	ldr	r2, [r3, #4]
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	210c      	movs	r1, #12
 8001bb2:	438a      	bics	r2, r1
 8001bb4:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001bba:	4a11      	ldr	r2, [pc, #68]	; (8001c00 <ADC_DMAConvCplt+0xb0>)
 8001bbc:	4013      	ands	r3, r2
 8001bbe:	2201      	movs	r2, #1
 8001bc0:	431a      	orrs	r2, r3
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	639a      	str	r2, [r3, #56]	; 0x38
 8001bc6:	e00b      	b.n	8001be0 <ADC_DMAConvCplt+0x90>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001bcc:	2220      	movs	r2, #32
 8001bce:	431a      	orrs	r2, r3
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001bd8:	2201      	movs	r2, #1
 8001bda:	431a      	orrs	r2, r3
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	0018      	movs	r0, r3
 8001be4:	f7ff fe0a 	bl	80017fc <HAL_ADC_ConvCpltCallback>
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }

}
 8001be8:	e005      	b.n	8001bf6 <ADC_DMAConvCplt+0xa6>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bf0:	687a      	ldr	r2, [r7, #4]
 8001bf2:	0010      	movs	r0, r2
 8001bf4:	4798      	blx	r3
}
 8001bf6:	46c0      	nop			; (mov r8, r8)
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	b004      	add	sp, #16
 8001bfc:	bd80      	pop	{r7, pc}
 8001bfe:	46c0      	nop			; (mov r8, r8)
 8001c00:	fffffefe 	.word	0xfffffefe

08001c04 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b084      	sub	sp, #16
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c10:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	0018      	movs	r0, r3
 8001c16:	f7ff fdf9 	bl	800180c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001c1a:	46c0      	nop			; (mov r8, r8)
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	b004      	add	sp, #16
 8001c20:	bd80      	pop	{r7, pc}

08001c22 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001c22:	b580      	push	{r7, lr}
 8001c24:	b084      	sub	sp, #16
 8001c26:	af00      	add	r7, sp, #0
 8001c28:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c2e:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c34:	2240      	movs	r2, #64	; 0x40
 8001c36:	431a      	orrs	r2, r3
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c40:	2204      	movs	r2, #4
 8001c42:	431a      	orrs	r2, r3
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc); 
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	0018      	movs	r0, r3
 8001c4c:	f7ff fde6 	bl	800181c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001c50:	46c0      	nop			; (mov r8, r8)
 8001c52:	46bd      	mov	sp, r7
 8001c54:	b004      	add	sp, #16
 8001c56:	bd80      	pop	{r7, pc}

08001c58 <__NVIC_EnableIRQ>:
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b082      	sub	sp, #8
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	0002      	movs	r2, r0
 8001c60:	1dfb      	adds	r3, r7, #7
 8001c62:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001c64:	1dfb      	adds	r3, r7, #7
 8001c66:	781b      	ldrb	r3, [r3, #0]
 8001c68:	2b7f      	cmp	r3, #127	; 0x7f
 8001c6a:	d809      	bhi.n	8001c80 <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c6c:	1dfb      	adds	r3, r7, #7
 8001c6e:	781b      	ldrb	r3, [r3, #0]
 8001c70:	001a      	movs	r2, r3
 8001c72:	231f      	movs	r3, #31
 8001c74:	401a      	ands	r2, r3
 8001c76:	4b04      	ldr	r3, [pc, #16]	; (8001c88 <__NVIC_EnableIRQ+0x30>)
 8001c78:	2101      	movs	r1, #1
 8001c7a:	4091      	lsls	r1, r2
 8001c7c:	000a      	movs	r2, r1
 8001c7e:	601a      	str	r2, [r3, #0]
}
 8001c80:	46c0      	nop			; (mov r8, r8)
 8001c82:	46bd      	mov	sp, r7
 8001c84:	b002      	add	sp, #8
 8001c86:	bd80      	pop	{r7, pc}
 8001c88:	e000e100 	.word	0xe000e100

08001c8c <__NVIC_SetPriority>:
{
 8001c8c:	b590      	push	{r4, r7, lr}
 8001c8e:	b083      	sub	sp, #12
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	0002      	movs	r2, r0
 8001c94:	6039      	str	r1, [r7, #0]
 8001c96:	1dfb      	adds	r3, r7, #7
 8001c98:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001c9a:	1dfb      	adds	r3, r7, #7
 8001c9c:	781b      	ldrb	r3, [r3, #0]
 8001c9e:	2b7f      	cmp	r3, #127	; 0x7f
 8001ca0:	d828      	bhi.n	8001cf4 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001ca2:	4a2f      	ldr	r2, [pc, #188]	; (8001d60 <__NVIC_SetPriority+0xd4>)
 8001ca4:	1dfb      	adds	r3, r7, #7
 8001ca6:	781b      	ldrb	r3, [r3, #0]
 8001ca8:	b25b      	sxtb	r3, r3
 8001caa:	089b      	lsrs	r3, r3, #2
 8001cac:	33c0      	adds	r3, #192	; 0xc0
 8001cae:	009b      	lsls	r3, r3, #2
 8001cb0:	589b      	ldr	r3, [r3, r2]
 8001cb2:	1dfa      	adds	r2, r7, #7
 8001cb4:	7812      	ldrb	r2, [r2, #0]
 8001cb6:	0011      	movs	r1, r2
 8001cb8:	2203      	movs	r2, #3
 8001cba:	400a      	ands	r2, r1
 8001cbc:	00d2      	lsls	r2, r2, #3
 8001cbe:	21ff      	movs	r1, #255	; 0xff
 8001cc0:	4091      	lsls	r1, r2
 8001cc2:	000a      	movs	r2, r1
 8001cc4:	43d2      	mvns	r2, r2
 8001cc6:	401a      	ands	r2, r3
 8001cc8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001cca:	683b      	ldr	r3, [r7, #0]
 8001ccc:	019b      	lsls	r3, r3, #6
 8001cce:	22ff      	movs	r2, #255	; 0xff
 8001cd0:	401a      	ands	r2, r3
 8001cd2:	1dfb      	adds	r3, r7, #7
 8001cd4:	781b      	ldrb	r3, [r3, #0]
 8001cd6:	0018      	movs	r0, r3
 8001cd8:	2303      	movs	r3, #3
 8001cda:	4003      	ands	r3, r0
 8001cdc:	00db      	lsls	r3, r3, #3
 8001cde:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001ce0:	481f      	ldr	r0, [pc, #124]	; (8001d60 <__NVIC_SetPriority+0xd4>)
 8001ce2:	1dfb      	adds	r3, r7, #7
 8001ce4:	781b      	ldrb	r3, [r3, #0]
 8001ce6:	b25b      	sxtb	r3, r3
 8001ce8:	089b      	lsrs	r3, r3, #2
 8001cea:	430a      	orrs	r2, r1
 8001cec:	33c0      	adds	r3, #192	; 0xc0
 8001cee:	009b      	lsls	r3, r3, #2
 8001cf0:	501a      	str	r2, [r3, r0]
}
 8001cf2:	e031      	b.n	8001d58 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001cf4:	4a1b      	ldr	r2, [pc, #108]	; (8001d64 <__NVIC_SetPriority+0xd8>)
 8001cf6:	1dfb      	adds	r3, r7, #7
 8001cf8:	781b      	ldrb	r3, [r3, #0]
 8001cfa:	0019      	movs	r1, r3
 8001cfc:	230f      	movs	r3, #15
 8001cfe:	400b      	ands	r3, r1
 8001d00:	3b08      	subs	r3, #8
 8001d02:	089b      	lsrs	r3, r3, #2
 8001d04:	3306      	adds	r3, #6
 8001d06:	009b      	lsls	r3, r3, #2
 8001d08:	18d3      	adds	r3, r2, r3
 8001d0a:	3304      	adds	r3, #4
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	1dfa      	adds	r2, r7, #7
 8001d10:	7812      	ldrb	r2, [r2, #0]
 8001d12:	0011      	movs	r1, r2
 8001d14:	2203      	movs	r2, #3
 8001d16:	400a      	ands	r2, r1
 8001d18:	00d2      	lsls	r2, r2, #3
 8001d1a:	21ff      	movs	r1, #255	; 0xff
 8001d1c:	4091      	lsls	r1, r2
 8001d1e:	000a      	movs	r2, r1
 8001d20:	43d2      	mvns	r2, r2
 8001d22:	401a      	ands	r2, r3
 8001d24:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001d26:	683b      	ldr	r3, [r7, #0]
 8001d28:	019b      	lsls	r3, r3, #6
 8001d2a:	22ff      	movs	r2, #255	; 0xff
 8001d2c:	401a      	ands	r2, r3
 8001d2e:	1dfb      	adds	r3, r7, #7
 8001d30:	781b      	ldrb	r3, [r3, #0]
 8001d32:	0018      	movs	r0, r3
 8001d34:	2303      	movs	r3, #3
 8001d36:	4003      	ands	r3, r0
 8001d38:	00db      	lsls	r3, r3, #3
 8001d3a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001d3c:	4809      	ldr	r0, [pc, #36]	; (8001d64 <__NVIC_SetPriority+0xd8>)
 8001d3e:	1dfb      	adds	r3, r7, #7
 8001d40:	781b      	ldrb	r3, [r3, #0]
 8001d42:	001c      	movs	r4, r3
 8001d44:	230f      	movs	r3, #15
 8001d46:	4023      	ands	r3, r4
 8001d48:	3b08      	subs	r3, #8
 8001d4a:	089b      	lsrs	r3, r3, #2
 8001d4c:	430a      	orrs	r2, r1
 8001d4e:	3306      	adds	r3, #6
 8001d50:	009b      	lsls	r3, r3, #2
 8001d52:	18c3      	adds	r3, r0, r3
 8001d54:	3304      	adds	r3, #4
 8001d56:	601a      	str	r2, [r3, #0]
}
 8001d58:	46c0      	nop			; (mov r8, r8)
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	b003      	add	sp, #12
 8001d5e:	bd90      	pop	{r4, r7, pc}
 8001d60:	e000e100 	.word	0xe000e100
 8001d64:	e000ed00 	.word	0xe000ed00

08001d68 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b082      	sub	sp, #8
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	1e5a      	subs	r2, r3, #1
 8001d74:	2380      	movs	r3, #128	; 0x80
 8001d76:	045b      	lsls	r3, r3, #17
 8001d78:	429a      	cmp	r2, r3
 8001d7a:	d301      	bcc.n	8001d80 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d7c:	2301      	movs	r3, #1
 8001d7e:	e010      	b.n	8001da2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d80:	4b0a      	ldr	r3, [pc, #40]	; (8001dac <SysTick_Config+0x44>)
 8001d82:	687a      	ldr	r2, [r7, #4]
 8001d84:	3a01      	subs	r2, #1
 8001d86:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d88:	2301      	movs	r3, #1
 8001d8a:	425b      	negs	r3, r3
 8001d8c:	2103      	movs	r1, #3
 8001d8e:	0018      	movs	r0, r3
 8001d90:	f7ff ff7c 	bl	8001c8c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d94:	4b05      	ldr	r3, [pc, #20]	; (8001dac <SysTick_Config+0x44>)
 8001d96:	2200      	movs	r2, #0
 8001d98:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d9a:	4b04      	ldr	r3, [pc, #16]	; (8001dac <SysTick_Config+0x44>)
 8001d9c:	2207      	movs	r2, #7
 8001d9e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001da0:	2300      	movs	r3, #0
}
 8001da2:	0018      	movs	r0, r3
 8001da4:	46bd      	mov	sp, r7
 8001da6:	b002      	add	sp, #8
 8001da8:	bd80      	pop	{r7, pc}
 8001daa:	46c0      	nop			; (mov r8, r8)
 8001dac:	e000e010 	.word	0xe000e010

08001db0 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b084      	sub	sp, #16
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	60b9      	str	r1, [r7, #8]
 8001db8:	607a      	str	r2, [r7, #4]
 8001dba:	210f      	movs	r1, #15
 8001dbc:	187b      	adds	r3, r7, r1
 8001dbe:	1c02      	adds	r2, r0, #0
 8001dc0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001dc2:	68ba      	ldr	r2, [r7, #8]
 8001dc4:	187b      	adds	r3, r7, r1
 8001dc6:	781b      	ldrb	r3, [r3, #0]
 8001dc8:	b25b      	sxtb	r3, r3
 8001dca:	0011      	movs	r1, r2
 8001dcc:	0018      	movs	r0, r3
 8001dce:	f7ff ff5d 	bl	8001c8c <__NVIC_SetPriority>
}
 8001dd2:	46c0      	nop			; (mov r8, r8)
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	b004      	add	sp, #16
 8001dd8:	bd80      	pop	{r7, pc}

08001dda <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001dda:	b580      	push	{r7, lr}
 8001ddc:	b082      	sub	sp, #8
 8001dde:	af00      	add	r7, sp, #0
 8001de0:	0002      	movs	r2, r0
 8001de2:	1dfb      	adds	r3, r7, #7
 8001de4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001de6:	1dfb      	adds	r3, r7, #7
 8001de8:	781b      	ldrb	r3, [r3, #0]
 8001dea:	b25b      	sxtb	r3, r3
 8001dec:	0018      	movs	r0, r3
 8001dee:	f7ff ff33 	bl	8001c58 <__NVIC_EnableIRQ>
}
 8001df2:	46c0      	nop			; (mov r8, r8)
 8001df4:	46bd      	mov	sp, r7
 8001df6:	b002      	add	sp, #8
 8001df8:	bd80      	pop	{r7, pc}

08001dfa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001dfa:	b580      	push	{r7, lr}
 8001dfc:	b082      	sub	sp, #8
 8001dfe:	af00      	add	r7, sp, #0
 8001e00:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	0018      	movs	r0, r3
 8001e06:	f7ff ffaf 	bl	8001d68 <SysTick_Config>
 8001e0a:	0003      	movs	r3, r0
}
 8001e0c:	0018      	movs	r0, r3
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	b002      	add	sp, #8
 8001e12:	bd80      	pop	{r7, pc}

08001e14 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b084      	sub	sp, #16
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d101      	bne.n	8001e2a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001e26:	2301      	movs	r3, #1
 8001e28:	e036      	b.n	8001e98 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	2221      	movs	r2, #33	; 0x21
 8001e2e:	2102      	movs	r1, #2
 8001e30:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	4a18      	ldr	r2, [pc, #96]	; (8001ea0 <HAL_DMA_Init+0x8c>)
 8001e3e:	4013      	ands	r3, r2
 8001e40:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001e4a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	68db      	ldr	r3, [r3, #12]
 8001e50:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e56:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	695b      	ldr	r3, [r3, #20]
 8001e5c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e62:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	69db      	ldr	r3, [r3, #28]
 8001e68:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001e6a:	68fa      	ldr	r2, [r7, #12]
 8001e6c:	4313      	orrs	r3, r2
 8001e6e:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	68fa      	ldr	r2, [r7, #12]
 8001e76:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	0018      	movs	r0, r3
 8001e7c:	f000 f998 	bl	80021b0 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	2200      	movs	r2, #0
 8001e84:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	2221      	movs	r2, #33	; 0x21
 8001e8a:	2101      	movs	r1, #1
 8001e8c:	5499      	strb	r1, [r3, r2]
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	2220      	movs	r2, #32
 8001e92:	2100      	movs	r1, #0
 8001e94:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8001e96:	2300      	movs	r3, #0
}  
 8001e98:	0018      	movs	r0, r3
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	b004      	add	sp, #16
 8001e9e:	bd80      	pop	{r7, pc}
 8001ea0:	ffffc00f 	.word	0xffffc00f

08001ea4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b086      	sub	sp, #24
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	60f8      	str	r0, [r7, #12]
 8001eac:	60b9      	str	r1, [r7, #8]
 8001eae:	607a      	str	r2, [r7, #4]
 8001eb0:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8001eb2:	2317      	movs	r3, #23
 8001eb4:	18fb      	adds	r3, r7, r3
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	2220      	movs	r2, #32
 8001ebe:	5c9b      	ldrb	r3, [r3, r2]
 8001ec0:	2b01      	cmp	r3, #1
 8001ec2:	d101      	bne.n	8001ec8 <HAL_DMA_Start_IT+0x24>
 8001ec4:	2302      	movs	r3, #2
 8001ec6:	e04f      	b.n	8001f68 <HAL_DMA_Start_IT+0xc4>
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	2220      	movs	r2, #32
 8001ecc:	2101      	movs	r1, #1
 8001ece:	5499      	strb	r1, [r3, r2]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	2221      	movs	r2, #33	; 0x21
 8001ed4:	5c9b      	ldrb	r3, [r3, r2]
 8001ed6:	b2db      	uxtb	r3, r3
 8001ed8:	2b01      	cmp	r3, #1
 8001eda:	d13a      	bne.n	8001f52 <HAL_DMA_Start_IT+0xae>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	2221      	movs	r2, #33	; 0x21
 8001ee0:	2102      	movs	r1, #2
 8001ee2:	5499      	strb	r1, [r3, r2]
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	681a      	ldr	r2, [r3, #0]
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	2101      	movs	r1, #1
 8001ef6:	438a      	bics	r2, r1
 8001ef8:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001efa:	683b      	ldr	r3, [r7, #0]
 8001efc:	687a      	ldr	r2, [r7, #4]
 8001efe:	68b9      	ldr	r1, [r7, #8]
 8001f00:	68f8      	ldr	r0, [r7, #12]
 8001f02:	f000 f928 	bl	8002156 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d008      	beq.n	8001f20 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	681a      	ldr	r2, [r3, #0]
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	210e      	movs	r1, #14
 8001f1a:	430a      	orrs	r2, r1
 8001f1c:	601a      	str	r2, [r3, #0]
 8001f1e:	e00f      	b.n	8001f40 <HAL_DMA_Start_IT+0x9c>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	681a      	ldr	r2, [r3, #0]
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	210a      	movs	r1, #10
 8001f2c:	430a      	orrs	r2, r1
 8001f2e:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	681a      	ldr	r2, [r3, #0]
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	2104      	movs	r1, #4
 8001f3c:	438a      	bics	r2, r1
 8001f3e:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	681a      	ldr	r2, [r3, #0]
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	2101      	movs	r1, #1
 8001f4c:	430a      	orrs	r2, r1
 8001f4e:	601a      	str	r2, [r3, #0]
 8001f50:	e007      	b.n	8001f62 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	2220      	movs	r2, #32
 8001f56:	2100      	movs	r1, #0
 8001f58:	5499      	strb	r1, [r3, r2]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8001f5a:	2317      	movs	r3, #23
 8001f5c:	18fb      	adds	r3, r7, r3
 8001f5e:	2202      	movs	r2, #2
 8001f60:	701a      	strb	r2, [r3, #0]
  }     
  
  return status;    
 8001f62:	2317      	movs	r3, #23
 8001f64:	18fb      	adds	r3, r7, r3
 8001f66:	781b      	ldrb	r3, [r3, #0]
} 
 8001f68:	0018      	movs	r0, r3
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	b006      	add	sp, #24
 8001f6e:	bd80      	pop	{r7, pc}

08001f70 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b084      	sub	sp, #16
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f78:	210f      	movs	r1, #15
 8001f7a:	187b      	adds	r3, r7, r1
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	701a      	strb	r2, [r3, #0]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2221      	movs	r2, #33	; 0x21
 8001f84:	5c9b      	ldrb	r3, [r3, r2]
 8001f86:	b2db      	uxtb	r3, r3
 8001f88:	2b02      	cmp	r3, #2
 8001f8a:	d006      	beq.n	8001f9a <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	2204      	movs	r2, #4
 8001f90:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001f92:	187b      	adds	r3, r7, r1
 8001f94:	2201      	movs	r2, #1
 8001f96:	701a      	strb	r2, [r3, #0]
 8001f98:	e028      	b.n	8001fec <HAL_DMA_Abort_IT+0x7c>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	681a      	ldr	r2, [r3, #0]
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	210e      	movs	r1, #14
 8001fa6:	438a      	bics	r2, r1
 8001fa8:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	681a      	ldr	r2, [r3, #0]
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	2101      	movs	r1, #1
 8001fb6:	438a      	bics	r2, r1
 8001fb8:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001fc2:	2101      	movs	r1, #1
 8001fc4:	4091      	lsls	r1, r2
 8001fc6:	000a      	movs	r2, r1
 8001fc8:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	2221      	movs	r2, #33	; 0x21
 8001fce:	2101      	movs	r1, #1
 8001fd0:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	2220      	movs	r2, #32
 8001fd6:	2100      	movs	r1, #0
 8001fd8:	5499      	strb	r1, [r3, r2]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d004      	beq.n	8001fec <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001fe6:	687a      	ldr	r2, [r7, #4]
 8001fe8:	0010      	movs	r0, r2
 8001fea:	4798      	blx	r3
    } 
  }
  return status;
 8001fec:	230f      	movs	r3, #15
 8001fee:	18fb      	adds	r3, r7, r3
 8001ff0:	781b      	ldrb	r3, [r3, #0]
}
 8001ff2:	0018      	movs	r0, r3
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	b004      	add	sp, #16
 8001ff8:	bd80      	pop	{r7, pc}

08001ffa <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001ffa:	b580      	push	{r7, lr}
 8001ffc:	b084      	sub	sp, #16
 8001ffe:	af00      	add	r7, sp, #0
 8002000:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002016:	2204      	movs	r2, #4
 8002018:	409a      	lsls	r2, r3
 800201a:	0013      	movs	r3, r2
 800201c:	68fa      	ldr	r2, [r7, #12]
 800201e:	4013      	ands	r3, r2
 8002020:	d024      	beq.n	800206c <HAL_DMA_IRQHandler+0x72>
 8002022:	68bb      	ldr	r3, [r7, #8]
 8002024:	2204      	movs	r2, #4
 8002026:	4013      	ands	r3, r2
 8002028:	d020      	beq.n	800206c <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	2220      	movs	r2, #32
 8002032:	4013      	ands	r3, r2
 8002034:	d107      	bne.n	8002046 <HAL_DMA_IRQHandler+0x4c>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	681a      	ldr	r2, [r3, #0]
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	2104      	movs	r1, #4
 8002042:	438a      	bics	r2, r1
 8002044:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800204e:	2104      	movs	r1, #4
 8002050:	4091      	lsls	r1, r2
 8002052:	000a      	movs	r2, r1
 8002054:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800205a:	2b00      	cmp	r3, #0
 800205c:	d100      	bne.n	8002060 <HAL_DMA_IRQHandler+0x66>
 800205e:	e06a      	b.n	8002136 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002064:	687a      	ldr	r2, [r7, #4]
 8002066:	0010      	movs	r0, r2
 8002068:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 800206a:	e064      	b.n	8002136 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002070:	2202      	movs	r2, #2
 8002072:	409a      	lsls	r2, r3
 8002074:	0013      	movs	r3, r2
 8002076:	68fa      	ldr	r2, [r7, #12]
 8002078:	4013      	ands	r3, r2
 800207a:	d02b      	beq.n	80020d4 <HAL_DMA_IRQHandler+0xda>
 800207c:	68bb      	ldr	r3, [r7, #8]
 800207e:	2202      	movs	r2, #2
 8002080:	4013      	ands	r3, r2
 8002082:	d027      	beq.n	80020d4 <HAL_DMA_IRQHandler+0xda>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	2220      	movs	r2, #32
 800208c:	4013      	ands	r3, r2
 800208e:	d10b      	bne.n	80020a8 <HAL_DMA_IRQHandler+0xae>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	681a      	ldr	r2, [r3, #0]
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	210a      	movs	r1, #10
 800209c:	438a      	bics	r2, r1
 800209e:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	2221      	movs	r2, #33	; 0x21
 80020a4:	2101      	movs	r1, #1
 80020a6:	5499      	strb	r1, [r3, r2]
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020b0:	2102      	movs	r1, #2
 80020b2:	4091      	lsls	r1, r2
 80020b4:	000a      	movs	r2, r1
 80020b6:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	2220      	movs	r2, #32
 80020bc:	2100      	movs	r1, #0
 80020be:	5499      	strb	r1, [r3, r2]
  	
  	if(hdma->XferCpltCallback != NULL)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d036      	beq.n	8002136 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020cc:	687a      	ldr	r2, [r7, #4]
 80020ce:	0010      	movs	r0, r2
 80020d0:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 80020d2:	e030      	b.n	8002136 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020d8:	2208      	movs	r2, #8
 80020da:	409a      	lsls	r2, r3
 80020dc:	0013      	movs	r3, r2
 80020de:	68fa      	ldr	r2, [r7, #12]
 80020e0:	4013      	ands	r3, r2
 80020e2:	d028      	beq.n	8002136 <HAL_DMA_IRQHandler+0x13c>
 80020e4:	68bb      	ldr	r3, [r7, #8]
 80020e6:	2208      	movs	r2, #8
 80020e8:	4013      	ands	r3, r2
 80020ea:	d024      	beq.n	8002136 <HAL_DMA_IRQHandler+0x13c>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	681a      	ldr	r2, [r3, #0]
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	210e      	movs	r1, #14
 80020f8:	438a      	bics	r2, r1
 80020fa:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002104:	2101      	movs	r1, #1
 8002106:	4091      	lsls	r1, r2
 8002108:	000a      	movs	r2, r1
 800210a:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	2201      	movs	r2, #1
 8002110:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	2221      	movs	r2, #33	; 0x21
 8002116:	2101      	movs	r1, #1
 8002118:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	2220      	movs	r2, #32
 800211e:	2100      	movs	r1, #0
 8002120:	5499      	strb	r1, [r3, r2]
    
    if(hdma->XferErrorCallback != NULL)
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002126:	2b00      	cmp	r3, #0
 8002128:	d005      	beq.n	8002136 <HAL_DMA_IRQHandler+0x13c>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800212e:	687a      	ldr	r2, [r7, #4]
 8002130:	0010      	movs	r0, r2
 8002132:	4798      	blx	r3
    }
   }
}  
 8002134:	e7ff      	b.n	8002136 <HAL_DMA_IRQHandler+0x13c>
 8002136:	46c0      	nop			; (mov r8, r8)
 8002138:	46bd      	mov	sp, r7
 800213a:	b004      	add	sp, #16
 800213c:	bd80      	pop	{r7, pc}

0800213e <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800213e:	b580      	push	{r7, lr}
 8002140:	b082      	sub	sp, #8
 8002142:	af00      	add	r7, sp, #0
 8002144:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	2221      	movs	r2, #33	; 0x21
 800214a:	5c9b      	ldrb	r3, [r3, r2]
 800214c:	b2db      	uxtb	r3, r3
}
 800214e:	0018      	movs	r0, r3
 8002150:	46bd      	mov	sp, r7
 8002152:	b002      	add	sp, #8
 8002154:	bd80      	pop	{r7, pc}

08002156 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002156:	b580      	push	{r7, lr}
 8002158:	b084      	sub	sp, #16
 800215a:	af00      	add	r7, sp, #0
 800215c:	60f8      	str	r0, [r7, #12]
 800215e:	60b9      	str	r1, [r7, #8]
 8002160:	607a      	str	r2, [r7, #4]
 8002162:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800216c:	2101      	movs	r1, #1
 800216e:	4091      	lsls	r1, r2
 8002170:	000a      	movs	r2, r1
 8002172:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	683a      	ldr	r2, [r7, #0]
 800217a:	605a      	str	r2, [r3, #4]
  
  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	685b      	ldr	r3, [r3, #4]
 8002180:	2b10      	cmp	r3, #16
 8002182:	d108      	bne.n	8002196 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	687a      	ldr	r2, [r7, #4]
 800218a:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	68ba      	ldr	r2, [r7, #8]
 8002192:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002194:	e007      	b.n	80021a6 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	68ba      	ldr	r2, [r7, #8]
 800219c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	687a      	ldr	r2, [r7, #4]
 80021a4:	60da      	str	r2, [r3, #12]
}
 80021a6:	46c0      	nop			; (mov r8, r8)
 80021a8:	46bd      	mov	sp, r7
 80021aa:	b004      	add	sp, #16
 80021ac:	bd80      	pop	{r7, pc}
	...

080021b0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b082      	sub	sp, #8
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	4a08      	ldr	r2, [pc, #32]	; (80021e0 <DMA_CalcBaseAndBitshift+0x30>)
 80021be:	4694      	mov	ip, r2
 80021c0:	4463      	add	r3, ip
 80021c2:	2114      	movs	r1, #20
 80021c4:	0018      	movs	r0, r3
 80021c6:	f7fd ffb1 	bl	800012c <__udivsi3>
 80021ca:	0003      	movs	r3, r0
 80021cc:	009a      	lsls	r2, r3, #2
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	4a03      	ldr	r2, [pc, #12]	; (80021e4 <DMA_CalcBaseAndBitshift+0x34>)
 80021d6:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 80021d8:	46c0      	nop			; (mov r8, r8)
 80021da:	46bd      	mov	sp, r7
 80021dc:	b002      	add	sp, #8
 80021de:	bd80      	pop	{r7, pc}
 80021e0:	bffdfff8 	.word	0xbffdfff8
 80021e4:	40020000 	.word	0x40020000

080021e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b086      	sub	sp, #24
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
 80021f0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80021f2:	2300      	movs	r3, #0
 80021f4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80021f6:	e149      	b.n	800248c <HAL_GPIO_Init+0x2a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80021f8:	683b      	ldr	r3, [r7, #0]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	2101      	movs	r1, #1
 80021fe:	697a      	ldr	r2, [r7, #20]
 8002200:	4091      	lsls	r1, r2
 8002202:	000a      	movs	r2, r1
 8002204:	4013      	ands	r3, r2
 8002206:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	2b00      	cmp	r3, #0
 800220c:	d100      	bne.n	8002210 <HAL_GPIO_Init+0x28>
 800220e:	e13a      	b.n	8002486 <HAL_GPIO_Init+0x29e>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	685b      	ldr	r3, [r3, #4]
 8002214:	2203      	movs	r2, #3
 8002216:	4013      	ands	r3, r2
 8002218:	2b01      	cmp	r3, #1
 800221a:	d005      	beq.n	8002228 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800221c:	683b      	ldr	r3, [r7, #0]
 800221e:	685b      	ldr	r3, [r3, #4]
 8002220:	2203      	movs	r2, #3
 8002222:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002224:	2b02      	cmp	r3, #2
 8002226:	d130      	bne.n	800228a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	689b      	ldr	r3, [r3, #8]
 800222c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800222e:	697b      	ldr	r3, [r7, #20]
 8002230:	005b      	lsls	r3, r3, #1
 8002232:	2203      	movs	r2, #3
 8002234:	409a      	lsls	r2, r3
 8002236:	0013      	movs	r3, r2
 8002238:	43da      	mvns	r2, r3
 800223a:	693b      	ldr	r3, [r7, #16]
 800223c:	4013      	ands	r3, r2
 800223e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002240:	683b      	ldr	r3, [r7, #0]
 8002242:	68da      	ldr	r2, [r3, #12]
 8002244:	697b      	ldr	r3, [r7, #20]
 8002246:	005b      	lsls	r3, r3, #1
 8002248:	409a      	lsls	r2, r3
 800224a:	0013      	movs	r3, r2
 800224c:	693a      	ldr	r2, [r7, #16]
 800224e:	4313      	orrs	r3, r2
 8002250:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	693a      	ldr	r2, [r7, #16]
 8002256:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	685b      	ldr	r3, [r3, #4]
 800225c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800225e:	2201      	movs	r2, #1
 8002260:	697b      	ldr	r3, [r7, #20]
 8002262:	409a      	lsls	r2, r3
 8002264:	0013      	movs	r3, r2
 8002266:	43da      	mvns	r2, r3
 8002268:	693b      	ldr	r3, [r7, #16]
 800226a:	4013      	ands	r3, r2
 800226c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800226e:	683b      	ldr	r3, [r7, #0]
 8002270:	685b      	ldr	r3, [r3, #4]
 8002272:	091b      	lsrs	r3, r3, #4
 8002274:	2201      	movs	r2, #1
 8002276:	401a      	ands	r2, r3
 8002278:	697b      	ldr	r3, [r7, #20]
 800227a:	409a      	lsls	r2, r3
 800227c:	0013      	movs	r3, r2
 800227e:	693a      	ldr	r2, [r7, #16]
 8002280:	4313      	orrs	r3, r2
 8002282:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	693a      	ldr	r2, [r7, #16]
 8002288:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	685b      	ldr	r3, [r3, #4]
 800228e:	2203      	movs	r2, #3
 8002290:	4013      	ands	r3, r2
 8002292:	2b03      	cmp	r3, #3
 8002294:	d017      	beq.n	80022c6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	68db      	ldr	r3, [r3, #12]
 800229a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800229c:	697b      	ldr	r3, [r7, #20]
 800229e:	005b      	lsls	r3, r3, #1
 80022a0:	2203      	movs	r2, #3
 80022a2:	409a      	lsls	r2, r3
 80022a4:	0013      	movs	r3, r2
 80022a6:	43da      	mvns	r2, r3
 80022a8:	693b      	ldr	r3, [r7, #16]
 80022aa:	4013      	ands	r3, r2
 80022ac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	689a      	ldr	r2, [r3, #8]
 80022b2:	697b      	ldr	r3, [r7, #20]
 80022b4:	005b      	lsls	r3, r3, #1
 80022b6:	409a      	lsls	r2, r3
 80022b8:	0013      	movs	r3, r2
 80022ba:	693a      	ldr	r2, [r7, #16]
 80022bc:	4313      	orrs	r3, r2
 80022be:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	693a      	ldr	r2, [r7, #16]
 80022c4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022c6:	683b      	ldr	r3, [r7, #0]
 80022c8:	685b      	ldr	r3, [r3, #4]
 80022ca:	2203      	movs	r2, #3
 80022cc:	4013      	ands	r3, r2
 80022ce:	2b02      	cmp	r3, #2
 80022d0:	d123      	bne.n	800231a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80022d2:	697b      	ldr	r3, [r7, #20]
 80022d4:	08da      	lsrs	r2, r3, #3
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	3208      	adds	r2, #8
 80022da:	0092      	lsls	r2, r2, #2
 80022dc:	58d3      	ldr	r3, [r2, r3]
 80022de:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80022e0:	697b      	ldr	r3, [r7, #20]
 80022e2:	2207      	movs	r2, #7
 80022e4:	4013      	ands	r3, r2
 80022e6:	009b      	lsls	r3, r3, #2
 80022e8:	220f      	movs	r2, #15
 80022ea:	409a      	lsls	r2, r3
 80022ec:	0013      	movs	r3, r2
 80022ee:	43da      	mvns	r2, r3
 80022f0:	693b      	ldr	r3, [r7, #16]
 80022f2:	4013      	ands	r3, r2
 80022f4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80022f6:	683b      	ldr	r3, [r7, #0]
 80022f8:	691a      	ldr	r2, [r3, #16]
 80022fa:	697b      	ldr	r3, [r7, #20]
 80022fc:	2107      	movs	r1, #7
 80022fe:	400b      	ands	r3, r1
 8002300:	009b      	lsls	r3, r3, #2
 8002302:	409a      	lsls	r2, r3
 8002304:	0013      	movs	r3, r2
 8002306:	693a      	ldr	r2, [r7, #16]
 8002308:	4313      	orrs	r3, r2
 800230a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800230c:	697b      	ldr	r3, [r7, #20]
 800230e:	08da      	lsrs	r2, r3, #3
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	3208      	adds	r2, #8
 8002314:	0092      	lsls	r2, r2, #2
 8002316:	6939      	ldr	r1, [r7, #16]
 8002318:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002320:	697b      	ldr	r3, [r7, #20]
 8002322:	005b      	lsls	r3, r3, #1
 8002324:	2203      	movs	r2, #3
 8002326:	409a      	lsls	r2, r3
 8002328:	0013      	movs	r3, r2
 800232a:	43da      	mvns	r2, r3
 800232c:	693b      	ldr	r3, [r7, #16]
 800232e:	4013      	ands	r3, r2
 8002330:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	685b      	ldr	r3, [r3, #4]
 8002336:	2203      	movs	r2, #3
 8002338:	401a      	ands	r2, r3
 800233a:	697b      	ldr	r3, [r7, #20]
 800233c:	005b      	lsls	r3, r3, #1
 800233e:	409a      	lsls	r2, r3
 8002340:	0013      	movs	r3, r2
 8002342:	693a      	ldr	r2, [r7, #16]
 8002344:	4313      	orrs	r3, r2
 8002346:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	693a      	ldr	r2, [r7, #16]
 800234c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800234e:	683b      	ldr	r3, [r7, #0]
 8002350:	685a      	ldr	r2, [r3, #4]
 8002352:	23c0      	movs	r3, #192	; 0xc0
 8002354:	029b      	lsls	r3, r3, #10
 8002356:	4013      	ands	r3, r2
 8002358:	d100      	bne.n	800235c <HAL_GPIO_Init+0x174>
 800235a:	e094      	b.n	8002486 <HAL_GPIO_Init+0x29e>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800235c:	4b51      	ldr	r3, [pc, #324]	; (80024a4 <HAL_GPIO_Init+0x2bc>)
 800235e:	699a      	ldr	r2, [r3, #24]
 8002360:	4b50      	ldr	r3, [pc, #320]	; (80024a4 <HAL_GPIO_Init+0x2bc>)
 8002362:	2101      	movs	r1, #1
 8002364:	430a      	orrs	r2, r1
 8002366:	619a      	str	r2, [r3, #24]
 8002368:	4b4e      	ldr	r3, [pc, #312]	; (80024a4 <HAL_GPIO_Init+0x2bc>)
 800236a:	699b      	ldr	r3, [r3, #24]
 800236c:	2201      	movs	r2, #1
 800236e:	4013      	ands	r3, r2
 8002370:	60bb      	str	r3, [r7, #8]
 8002372:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002374:	4a4c      	ldr	r2, [pc, #304]	; (80024a8 <HAL_GPIO_Init+0x2c0>)
 8002376:	697b      	ldr	r3, [r7, #20]
 8002378:	089b      	lsrs	r3, r3, #2
 800237a:	3302      	adds	r3, #2
 800237c:	009b      	lsls	r3, r3, #2
 800237e:	589b      	ldr	r3, [r3, r2]
 8002380:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002382:	697b      	ldr	r3, [r7, #20]
 8002384:	2203      	movs	r2, #3
 8002386:	4013      	ands	r3, r2
 8002388:	009b      	lsls	r3, r3, #2
 800238a:	220f      	movs	r2, #15
 800238c:	409a      	lsls	r2, r3
 800238e:	0013      	movs	r3, r2
 8002390:	43da      	mvns	r2, r3
 8002392:	693b      	ldr	r3, [r7, #16]
 8002394:	4013      	ands	r3, r2
 8002396:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002398:	687a      	ldr	r2, [r7, #4]
 800239a:	2390      	movs	r3, #144	; 0x90
 800239c:	05db      	lsls	r3, r3, #23
 800239e:	429a      	cmp	r2, r3
 80023a0:	d00d      	beq.n	80023be <HAL_GPIO_Init+0x1d6>
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	4a41      	ldr	r2, [pc, #260]	; (80024ac <HAL_GPIO_Init+0x2c4>)
 80023a6:	4293      	cmp	r3, r2
 80023a8:	d007      	beq.n	80023ba <HAL_GPIO_Init+0x1d2>
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	4a40      	ldr	r2, [pc, #256]	; (80024b0 <HAL_GPIO_Init+0x2c8>)
 80023ae:	4293      	cmp	r3, r2
 80023b0:	d101      	bne.n	80023b6 <HAL_GPIO_Init+0x1ce>
 80023b2:	2302      	movs	r3, #2
 80023b4:	e004      	b.n	80023c0 <HAL_GPIO_Init+0x1d8>
 80023b6:	2305      	movs	r3, #5
 80023b8:	e002      	b.n	80023c0 <HAL_GPIO_Init+0x1d8>
 80023ba:	2301      	movs	r3, #1
 80023bc:	e000      	b.n	80023c0 <HAL_GPIO_Init+0x1d8>
 80023be:	2300      	movs	r3, #0
 80023c0:	697a      	ldr	r2, [r7, #20]
 80023c2:	2103      	movs	r1, #3
 80023c4:	400a      	ands	r2, r1
 80023c6:	0092      	lsls	r2, r2, #2
 80023c8:	4093      	lsls	r3, r2
 80023ca:	693a      	ldr	r2, [r7, #16]
 80023cc:	4313      	orrs	r3, r2
 80023ce:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80023d0:	4935      	ldr	r1, [pc, #212]	; (80024a8 <HAL_GPIO_Init+0x2c0>)
 80023d2:	697b      	ldr	r3, [r7, #20]
 80023d4:	089b      	lsrs	r3, r3, #2
 80023d6:	3302      	adds	r3, #2
 80023d8:	009b      	lsls	r3, r3, #2
 80023da:	693a      	ldr	r2, [r7, #16]
 80023dc:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80023de:	4b35      	ldr	r3, [pc, #212]	; (80024b4 <HAL_GPIO_Init+0x2cc>)
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	43da      	mvns	r2, r3
 80023e8:	693b      	ldr	r3, [r7, #16]
 80023ea:	4013      	ands	r3, r2
 80023ec:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80023ee:	683b      	ldr	r3, [r7, #0]
 80023f0:	685a      	ldr	r2, [r3, #4]
 80023f2:	2380      	movs	r3, #128	; 0x80
 80023f4:	025b      	lsls	r3, r3, #9
 80023f6:	4013      	ands	r3, r2
 80023f8:	d003      	beq.n	8002402 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 80023fa:	693a      	ldr	r2, [r7, #16]
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	4313      	orrs	r3, r2
 8002400:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002402:	4b2c      	ldr	r3, [pc, #176]	; (80024b4 <HAL_GPIO_Init+0x2cc>)
 8002404:	693a      	ldr	r2, [r7, #16]
 8002406:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8002408:	4b2a      	ldr	r3, [pc, #168]	; (80024b4 <HAL_GPIO_Init+0x2cc>)
 800240a:	685b      	ldr	r3, [r3, #4]
 800240c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	43da      	mvns	r2, r3
 8002412:	693b      	ldr	r3, [r7, #16]
 8002414:	4013      	ands	r3, r2
 8002416:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	685a      	ldr	r2, [r3, #4]
 800241c:	2380      	movs	r3, #128	; 0x80
 800241e:	029b      	lsls	r3, r3, #10
 8002420:	4013      	ands	r3, r2
 8002422:	d003      	beq.n	800242c <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8002424:	693a      	ldr	r2, [r7, #16]
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	4313      	orrs	r3, r2
 800242a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800242c:	4b21      	ldr	r3, [pc, #132]	; (80024b4 <HAL_GPIO_Init+0x2cc>)
 800242e:	693a      	ldr	r2, [r7, #16]
 8002430:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002432:	4b20      	ldr	r3, [pc, #128]	; (80024b4 <HAL_GPIO_Init+0x2cc>)
 8002434:	689b      	ldr	r3, [r3, #8]
 8002436:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	43da      	mvns	r2, r3
 800243c:	693b      	ldr	r3, [r7, #16]
 800243e:	4013      	ands	r3, r2
 8002440:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	685a      	ldr	r2, [r3, #4]
 8002446:	2380      	movs	r3, #128	; 0x80
 8002448:	035b      	lsls	r3, r3, #13
 800244a:	4013      	ands	r3, r2
 800244c:	d003      	beq.n	8002456 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 800244e:	693a      	ldr	r2, [r7, #16]
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	4313      	orrs	r3, r2
 8002454:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002456:	4b17      	ldr	r3, [pc, #92]	; (80024b4 <HAL_GPIO_Init+0x2cc>)
 8002458:	693a      	ldr	r2, [r7, #16]
 800245a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 800245c:	4b15      	ldr	r3, [pc, #84]	; (80024b4 <HAL_GPIO_Init+0x2cc>)
 800245e:	68db      	ldr	r3, [r3, #12]
 8002460:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	43da      	mvns	r2, r3
 8002466:	693b      	ldr	r3, [r7, #16]
 8002468:	4013      	ands	r3, r2
 800246a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	685a      	ldr	r2, [r3, #4]
 8002470:	2380      	movs	r3, #128	; 0x80
 8002472:	039b      	lsls	r3, r3, #14
 8002474:	4013      	ands	r3, r2
 8002476:	d003      	beq.n	8002480 <HAL_GPIO_Init+0x298>
        {
          temp |= iocurrent;
 8002478:	693a      	ldr	r2, [r7, #16]
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	4313      	orrs	r3, r2
 800247e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002480:	4b0c      	ldr	r3, [pc, #48]	; (80024b4 <HAL_GPIO_Init+0x2cc>)
 8002482:	693a      	ldr	r2, [r7, #16]
 8002484:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8002486:	697b      	ldr	r3, [r7, #20]
 8002488:	3301      	adds	r3, #1
 800248a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800248c:	683b      	ldr	r3, [r7, #0]
 800248e:	681a      	ldr	r2, [r3, #0]
 8002490:	697b      	ldr	r3, [r7, #20]
 8002492:	40da      	lsrs	r2, r3
 8002494:	1e13      	subs	r3, r2, #0
 8002496:	d000      	beq.n	800249a <HAL_GPIO_Init+0x2b2>
 8002498:	e6ae      	b.n	80021f8 <HAL_GPIO_Init+0x10>
  } 
}
 800249a:	46c0      	nop			; (mov r8, r8)
 800249c:	46c0      	nop			; (mov r8, r8)
 800249e:	46bd      	mov	sp, r7
 80024a0:	b006      	add	sp, #24
 80024a2:	bd80      	pop	{r7, pc}
 80024a4:	40021000 	.word	0x40021000
 80024a8:	40010000 	.word	0x40010000
 80024ac:	48000400 	.word	0x48000400
 80024b0:	48000800 	.word	0x48000800
 80024b4:	40010400 	.word	0x40010400

080024b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b082      	sub	sp, #8
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
 80024c0:	0008      	movs	r0, r1
 80024c2:	0011      	movs	r1, r2
 80024c4:	1cbb      	adds	r3, r7, #2
 80024c6:	1c02      	adds	r2, r0, #0
 80024c8:	801a      	strh	r2, [r3, #0]
 80024ca:	1c7b      	adds	r3, r7, #1
 80024cc:	1c0a      	adds	r2, r1, #0
 80024ce:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80024d0:	1c7b      	adds	r3, r7, #1
 80024d2:	781b      	ldrb	r3, [r3, #0]
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d004      	beq.n	80024e2 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80024d8:	1cbb      	adds	r3, r7, #2
 80024da:	881a      	ldrh	r2, [r3, #0]
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80024e0:	e003      	b.n	80024ea <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80024e2:	1cbb      	adds	r3, r7, #2
 80024e4:	881a      	ldrh	r2, [r3, #0]
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	629a      	str	r2, [r3, #40]	; 0x28
}
 80024ea:	46c0      	nop			; (mov r8, r8)
 80024ec:	46bd      	mov	sp, r7
 80024ee:	b002      	add	sp, #8
 80024f0:	bd80      	pop	{r7, pc}
	...

080024f4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b082      	sub	sp, #8
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d101      	bne.n	8002506 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002502:	2301      	movs	r3, #1
 8002504:	e082      	b.n	800260c <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	2241      	movs	r2, #65	; 0x41
 800250a:	5c9b      	ldrb	r3, [r3, r2]
 800250c:	b2db      	uxtb	r3, r3
 800250e:	2b00      	cmp	r3, #0
 8002510:	d107      	bne.n	8002522 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	2240      	movs	r2, #64	; 0x40
 8002516:	2100      	movs	r1, #0
 8002518:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	0018      	movs	r0, r3
 800251e:	f7fe fcb7 	bl	8000e90 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	2241      	movs	r2, #65	; 0x41
 8002526:	2124      	movs	r1, #36	; 0x24
 8002528:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	681a      	ldr	r2, [r3, #0]
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	2101      	movs	r1, #1
 8002536:	438a      	bics	r2, r1
 8002538:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	685a      	ldr	r2, [r3, #4]
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	4934      	ldr	r1, [pc, #208]	; (8002614 <HAL_I2C_Init+0x120>)
 8002544:	400a      	ands	r2, r1
 8002546:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	689a      	ldr	r2, [r3, #8]
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	4931      	ldr	r1, [pc, #196]	; (8002618 <HAL_I2C_Init+0x124>)
 8002554:	400a      	ands	r2, r1
 8002556:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	68db      	ldr	r3, [r3, #12]
 800255c:	2b01      	cmp	r3, #1
 800255e:	d108      	bne.n	8002572 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	689a      	ldr	r2, [r3, #8]
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	2180      	movs	r1, #128	; 0x80
 800256a:	0209      	lsls	r1, r1, #8
 800256c:	430a      	orrs	r2, r1
 800256e:	609a      	str	r2, [r3, #8]
 8002570:	e007      	b.n	8002582 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	689a      	ldr	r2, [r3, #8]
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	2184      	movs	r1, #132	; 0x84
 800257c:	0209      	lsls	r1, r1, #8
 800257e:	430a      	orrs	r2, r1
 8002580:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	68db      	ldr	r3, [r3, #12]
 8002586:	2b02      	cmp	r3, #2
 8002588:	d104      	bne.n	8002594 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	2280      	movs	r2, #128	; 0x80
 8002590:	0112      	lsls	r2, r2, #4
 8002592:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	685a      	ldr	r2, [r3, #4]
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	491f      	ldr	r1, [pc, #124]	; (800261c <HAL_I2C_Init+0x128>)
 80025a0:	430a      	orrs	r2, r1
 80025a2:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	68da      	ldr	r2, [r3, #12]
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	491a      	ldr	r1, [pc, #104]	; (8002618 <HAL_I2C_Init+0x124>)
 80025b0:	400a      	ands	r2, r1
 80025b2:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	691a      	ldr	r2, [r3, #16]
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	695b      	ldr	r3, [r3, #20]
 80025bc:	431a      	orrs	r2, r3
 80025be:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	699b      	ldr	r3, [r3, #24]
 80025c4:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	430a      	orrs	r2, r1
 80025cc:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	69d9      	ldr	r1, [r3, #28]
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	6a1a      	ldr	r2, [r3, #32]
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	430a      	orrs	r2, r1
 80025dc:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	681a      	ldr	r2, [r3, #0]
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	2101      	movs	r1, #1
 80025ea:	430a      	orrs	r2, r1
 80025ec:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	2200      	movs	r2, #0
 80025f2:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2241      	movs	r2, #65	; 0x41
 80025f8:	2120      	movs	r1, #32
 80025fa:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2200      	movs	r2, #0
 8002600:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	2242      	movs	r2, #66	; 0x42
 8002606:	2100      	movs	r1, #0
 8002608:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800260a:	2300      	movs	r3, #0
}
 800260c:	0018      	movs	r0, r3
 800260e:	46bd      	mov	sp, r7
 8002610:	b002      	add	sp, #8
 8002612:	bd80      	pop	{r7, pc}
 8002614:	f0ffffff 	.word	0xf0ffffff
 8002618:	ffff7fff 	.word	0xffff7fff
 800261c:	02008000 	.word	0x02008000

08002620 <HAL_I2C_Slave_Seq_Transmit_IT>:
  * @param  XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Seq_Transmit_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size,
                                                uint32_t XferOptions)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	b084      	sub	sp, #16
 8002624:	af00      	add	r7, sp, #0
 8002626:	60f8      	str	r0, [r7, #12]
 8002628:	60b9      	str	r1, [r7, #8]
 800262a:	603b      	str	r3, [r7, #0]
 800262c:	1dbb      	adds	r3, r7, #6
 800262e:	801a      	strh	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	2241      	movs	r2, #65	; 0x41
 8002634:	5c9b      	ldrb	r3, [r3, r2]
 8002636:	b2db      	uxtb	r3, r3
 8002638:	001a      	movs	r2, r3
 800263a:	2328      	movs	r3, #40	; 0x28
 800263c:	4013      	ands	r3, r2
 800263e:	2b28      	cmp	r3, #40	; 0x28
 8002640:	d000      	beq.n	8002644 <HAL_I2C_Slave_Seq_Transmit_IT+0x24>
 8002642:	e08f      	b.n	8002764 <HAL_I2C_Slave_Seq_Transmit_IT+0x144>
  {
    if ((pData == NULL) || (Size == 0U))
 8002644:	68bb      	ldr	r3, [r7, #8]
 8002646:	2b00      	cmp	r3, #0
 8002648:	d003      	beq.n	8002652 <HAL_I2C_Slave_Seq_Transmit_IT+0x32>
 800264a:	1dbb      	adds	r3, r7, #6
 800264c:	881b      	ldrh	r3, [r3, #0]
 800264e:	2b00      	cmp	r3, #0
 8002650:	d105      	bne.n	800265e <HAL_I2C_Slave_Seq_Transmit_IT+0x3e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	2280      	movs	r2, #128	; 0x80
 8002656:	0092      	lsls	r2, r2, #2
 8002658:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800265a:	2301      	movs	r3, #1
 800265c:	e083      	b.n	8002766 <HAL_I2C_Slave_Seq_Transmit_IT+0x146>
    }

    /* Disable Interrupts, to prevent preemption during treatment in case of multicall */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 800265e:	4a44      	ldr	r2, [pc, #272]	; (8002770 <HAL_I2C_Slave_Seq_Transmit_IT+0x150>)
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	0011      	movs	r1, r2
 8002664:	0018      	movs	r0, r3
 8002666:	f001 faa9 	bl	8003bbc <I2C_Disable_IRQ>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	2240      	movs	r2, #64	; 0x40
 800266e:	5c9b      	ldrb	r3, [r3, r2]
 8002670:	2b01      	cmp	r3, #1
 8002672:	d101      	bne.n	8002678 <HAL_I2C_Slave_Seq_Transmit_IT+0x58>
 8002674:	2302      	movs	r3, #2
 8002676:	e076      	b.n	8002766 <HAL_I2C_Slave_Seq_Transmit_IT+0x146>
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	2240      	movs	r2, #64	; 0x40
 800267c:	2101      	movs	r1, #1
 800267e:	5499      	strb	r1, [r3, r2]

    /* I2C cannot manage full duplex exchange so disable previous IT enabled if any */
    /* and then toggle the HAL slave RX state to TX state */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	2241      	movs	r2, #65	; 0x41
 8002684:	5c9b      	ldrb	r3, [r3, r2]
 8002686:	b2db      	uxtb	r3, r3
 8002688:	2b2a      	cmp	r3, #42	; 0x2a
 800268a:	d12c      	bne.n	80026e6 <HAL_I2C_Slave_Seq_Transmit_IT+0xc6>
    {
      /* Disable associated Interrupts */
      I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	2102      	movs	r1, #2
 8002690:	0018      	movs	r0, r3
 8002692:	f001 fa93 	bl	8003bbc <I2C_Disable_IRQ>

      /* Abort DMA Xfer if any */
      if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	681a      	ldr	r2, [r3, #0]
 800269c:	2380      	movs	r3, #128	; 0x80
 800269e:	021b      	lsls	r3, r3, #8
 80026a0:	401a      	ands	r2, r3
 80026a2:	2380      	movs	r3, #128	; 0x80
 80026a4:	021b      	lsls	r3, r3, #8
 80026a6:	429a      	cmp	r2, r3
 80026a8:	d11d      	bne.n	80026e6 <HAL_I2C_Slave_Seq_Transmit_IT+0xc6>
      {
        hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	681a      	ldr	r2, [r3, #0]
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	492f      	ldr	r1, [pc, #188]	; (8002774 <HAL_I2C_Slave_Seq_Transmit_IT+0x154>)
 80026b6:	400a      	ands	r2, r1
 80026b8:	601a      	str	r2, [r3, #0]

        if (hi2c->hdmarx != NULL)
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d011      	beq.n	80026e6 <HAL_I2C_Slave_Seq_Transmit_IT+0xc6>
        {
          /* Set the I2C DMA Abort callback :
           will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
          hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026c6:	4a2c      	ldr	r2, [pc, #176]	; (8002778 <HAL_I2C_Slave_Seq_Transmit_IT+0x158>)
 80026c8:	635a      	str	r2, [r3, #52]	; 0x34

          /* Abort DMA RX */
          if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026ce:	0018      	movs	r0, r3
 80026d0:	f7ff fc4e 	bl	8001f70 <HAL_DMA_Abort_IT>
 80026d4:	1e03      	subs	r3, r0, #0
 80026d6:	d006      	beq.n	80026e6 <HAL_I2C_Slave_Seq_Transmit_IT+0xc6>
          {
            /* Call Directly XferAbortCallback function in case of error */
            hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026dc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026e2:	0018      	movs	r0, r3
 80026e4:	4790      	blx	r2
          }
        }
      }
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX_LISTEN;
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	2241      	movs	r2, #65	; 0x41
 80026ea:	2129      	movs	r1, #41	; 0x29
 80026ec:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	2242      	movs	r2, #66	; 0x42
 80026f2:	2120      	movs	r1, #32
 80026f4:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	2200      	movs	r2, #0
 80026fa:	645a      	str	r2, [r3, #68]	; 0x44

    /* Enable Address Acknowledge */
    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	685a      	ldr	r2, [r3, #4]
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	491b      	ldr	r1, [pc, #108]	; (8002774 <HAL_I2C_Slave_Seq_Transmit_IT+0x154>)
 8002708:	400a      	ands	r2, r1
 800270a:	605a      	str	r2, [r3, #4]

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	68ba      	ldr	r2, [r7, #8]
 8002710:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	1dba      	adds	r2, r7, #6
 8002716:	8812      	ldrh	r2, [r2, #0]
 8002718:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800271e:	b29a      	uxth	r2, r3
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = XferOptions;
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	683a      	ldr	r2, [r7, #0]
 8002728:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Slave_ISR_IT;
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	4a13      	ldr	r2, [pc, #76]	; (800277c <HAL_I2C_Slave_Seq_Transmit_IT+0x15c>)
 800272e:	635a      	str	r2, [r3, #52]	; 0x34

    if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	699b      	ldr	r3, [r3, #24]
 8002736:	0c1b      	lsrs	r3, r3, #16
 8002738:	b2db      	uxtb	r3, r3
 800273a:	2201      	movs	r2, #1
 800273c:	4013      	ands	r3, r2
 800273e:	b2db      	uxtb	r3, r3
 8002740:	2b01      	cmp	r3, #1
 8002742:	d103      	bne.n	800274c <HAL_I2C_Slave_Seq_Transmit_IT+0x12c>
    {
      /* Clear ADDR flag after prepare the transfer parameters */
      /* This action will generate an acknowledge to the Master */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	2208      	movs	r2, #8
 800274a:	61da      	str	r2, [r3, #28]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	2240      	movs	r2, #64	; 0x40
 8002750:	2100      	movs	r1, #0
 8002752:	5499      	strb	r1, [r3, r2]

    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */
    /* REnable ADDR interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT | I2C_XFER_LISTEN_IT);
 8002754:	4a06      	ldr	r2, [pc, #24]	; (8002770 <HAL_I2C_Slave_Seq_Transmit_IT+0x150>)
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	0011      	movs	r1, r2
 800275a:	0018      	movs	r0, r3
 800275c:	f001 f9c6 	bl	8003aec <I2C_Enable_IRQ>

    return HAL_OK;
 8002760:	2300      	movs	r3, #0
 8002762:	e000      	b.n	8002766 <HAL_I2C_Slave_Seq_Transmit_IT+0x146>
  }
  else
  {
    return HAL_ERROR;
 8002764:	2301      	movs	r3, #1
  }
}
 8002766:	0018      	movs	r0, r3
 8002768:	46bd      	mov	sp, r7
 800276a:	b004      	add	sp, #16
 800276c:	bd80      	pop	{r7, pc}
 800276e:	46c0      	nop			; (mov r8, r8)
 8002770:	00008001 	.word	0x00008001
 8002774:	ffff7fff 	.word	0xffff7fff
 8002778:	08003a43 	.word	0x08003a43
 800277c:	08002a85 	.word	0x08002a85

08002780 <HAL_I2C_Slave_Seq_Receive_IT>:
  * @param  XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Seq_Receive_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size,
                                               uint32_t XferOptions)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b084      	sub	sp, #16
 8002784:	af00      	add	r7, sp, #0
 8002786:	60f8      	str	r0, [r7, #12]
 8002788:	60b9      	str	r1, [r7, #8]
 800278a:	603b      	str	r3, [r7, #0]
 800278c:	1dbb      	adds	r3, r7, #6
 800278e:	801a      	strh	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	2241      	movs	r2, #65	; 0x41
 8002794:	5c9b      	ldrb	r3, [r3, r2]
 8002796:	b2db      	uxtb	r3, r3
 8002798:	001a      	movs	r2, r3
 800279a:	2328      	movs	r3, #40	; 0x28
 800279c:	4013      	ands	r3, r2
 800279e:	2b28      	cmp	r3, #40	; 0x28
 80027a0:	d000      	beq.n	80027a4 <HAL_I2C_Slave_Seq_Receive_IT+0x24>
 80027a2:	e08f      	b.n	80028c4 <HAL_I2C_Slave_Seq_Receive_IT+0x144>
  {
    if ((pData == NULL) || (Size == 0U))
 80027a4:	68bb      	ldr	r3, [r7, #8]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d003      	beq.n	80027b2 <HAL_I2C_Slave_Seq_Receive_IT+0x32>
 80027aa:	1dbb      	adds	r3, r7, #6
 80027ac:	881b      	ldrh	r3, [r3, #0]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d105      	bne.n	80027be <HAL_I2C_Slave_Seq_Receive_IT+0x3e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	2280      	movs	r2, #128	; 0x80
 80027b6:	0092      	lsls	r2, r2, #2
 80027b8:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80027ba:	2301      	movs	r3, #1
 80027bc:	e083      	b.n	80028c6 <HAL_I2C_Slave_Seq_Receive_IT+0x146>
    }

    /* Disable Interrupts, to prevent preemption during treatment in case of multicall */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 80027be:	4a44      	ldr	r2, [pc, #272]	; (80028d0 <HAL_I2C_Slave_Seq_Receive_IT+0x150>)
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	0011      	movs	r1, r2
 80027c4:	0018      	movs	r0, r3
 80027c6:	f001 f9f9 	bl	8003bbc <I2C_Disable_IRQ>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	2240      	movs	r2, #64	; 0x40
 80027ce:	5c9b      	ldrb	r3, [r3, r2]
 80027d0:	2b01      	cmp	r3, #1
 80027d2:	d101      	bne.n	80027d8 <HAL_I2C_Slave_Seq_Receive_IT+0x58>
 80027d4:	2302      	movs	r3, #2
 80027d6:	e076      	b.n	80028c6 <HAL_I2C_Slave_Seq_Receive_IT+0x146>
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	2240      	movs	r2, #64	; 0x40
 80027dc:	2101      	movs	r1, #1
 80027de:	5499      	strb	r1, [r3, r2]

    /* I2C cannot manage full duplex exchange so disable previous IT enabled if any */
    /* and then toggle the HAL slave TX state to RX state */
    if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	2241      	movs	r2, #65	; 0x41
 80027e4:	5c9b      	ldrb	r3, [r3, r2]
 80027e6:	b2db      	uxtb	r3, r3
 80027e8:	2b29      	cmp	r3, #41	; 0x29
 80027ea:	d12c      	bne.n	8002846 <HAL_I2C_Slave_Seq_Receive_IT+0xc6>
    {
      /* Disable associated Interrupts */
      I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	2101      	movs	r1, #1
 80027f0:	0018      	movs	r0, r3
 80027f2:	f001 f9e3 	bl	8003bbc <I2C_Disable_IRQ>

      if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	681a      	ldr	r2, [r3, #0]
 80027fc:	2380      	movs	r3, #128	; 0x80
 80027fe:	01db      	lsls	r3, r3, #7
 8002800:	401a      	ands	r2, r3
 8002802:	2380      	movs	r3, #128	; 0x80
 8002804:	01db      	lsls	r3, r3, #7
 8002806:	429a      	cmp	r2, r3
 8002808:	d11d      	bne.n	8002846 <HAL_I2C_Slave_Seq_Receive_IT+0xc6>
      {
        hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	681a      	ldr	r2, [r3, #0]
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	492f      	ldr	r1, [pc, #188]	; (80028d4 <HAL_I2C_Slave_Seq_Receive_IT+0x154>)
 8002816:	400a      	ands	r2, r1
 8002818:	601a      	str	r2, [r3, #0]

        /* Abort DMA Xfer if any */
        if (hi2c->hdmatx != NULL)
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800281e:	2b00      	cmp	r3, #0
 8002820:	d011      	beq.n	8002846 <HAL_I2C_Slave_Seq_Receive_IT+0xc6>
        {
          /* Set the I2C DMA Abort callback :
           will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
          hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002826:	4a2c      	ldr	r2, [pc, #176]	; (80028d8 <HAL_I2C_Slave_Seq_Receive_IT+0x158>)
 8002828:	635a      	str	r2, [r3, #52]	; 0x34

          /* Abort DMA TX */
          if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800282e:	0018      	movs	r0, r3
 8002830:	f7ff fb9e 	bl	8001f70 <HAL_DMA_Abort_IT>
 8002834:	1e03      	subs	r3, r0, #0
 8002836:	d006      	beq.n	8002846 <HAL_I2C_Slave_Seq_Receive_IT+0xc6>
          {
            /* Call Directly XferAbortCallback function in case of error */
            hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800283c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002842:	0018      	movs	r0, r3
 8002844:	4790      	blx	r2
          }
        }
      }
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX_LISTEN;
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	2241      	movs	r2, #65	; 0x41
 800284a:	212a      	movs	r1, #42	; 0x2a
 800284c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	2242      	movs	r2, #66	; 0x42
 8002852:	2120      	movs	r1, #32
 8002854:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	2200      	movs	r2, #0
 800285a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Enable Address Acknowledge */
    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	685a      	ldr	r2, [r3, #4]
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	491d      	ldr	r1, [pc, #116]	; (80028dc <HAL_I2C_Slave_Seq_Receive_IT+0x15c>)
 8002868:	400a      	ands	r2, r1
 800286a:	605a      	str	r2, [r3, #4]

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	68ba      	ldr	r2, [r7, #8]
 8002870:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	1dba      	adds	r2, r7, #6
 8002876:	8812      	ldrh	r2, [r2, #0]
 8002878:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800287e:	b29a      	uxth	r2, r3
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = XferOptions;
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	683a      	ldr	r2, [r7, #0]
 8002888:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Slave_ISR_IT;
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	4a14      	ldr	r2, [pc, #80]	; (80028e0 <HAL_I2C_Slave_Seq_Receive_IT+0x160>)
 800288e:	635a      	str	r2, [r3, #52]	; 0x34

    if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_TRANSMIT)
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	699b      	ldr	r3, [r3, #24]
 8002896:	0c1b      	lsrs	r3, r3, #16
 8002898:	b2db      	uxtb	r3, r3
 800289a:	2201      	movs	r2, #1
 800289c:	4013      	ands	r3, r2
 800289e:	b2db      	uxtb	r3, r3
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d103      	bne.n	80028ac <HAL_I2C_Slave_Seq_Receive_IT+0x12c>
    {
      /* Clear ADDR flag after prepare the transfer parameters */
      /* This action will generate an acknowledge to the Master */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	2208      	movs	r2, #8
 80028aa:	61da      	str	r2, [r3, #28]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	2240      	movs	r2, #64	; 0x40
 80028b0:	2100      	movs	r1, #0
 80028b2:	5499      	strb	r1, [r3, r2]

    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */
    /* REnable ADDR interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_LISTEN_IT);
 80028b4:	4a06      	ldr	r2, [pc, #24]	; (80028d0 <HAL_I2C_Slave_Seq_Receive_IT+0x150>)
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	0011      	movs	r1, r2
 80028ba:	0018      	movs	r0, r3
 80028bc:	f001 f916 	bl	8003aec <I2C_Enable_IRQ>

    return HAL_OK;
 80028c0:	2300      	movs	r3, #0
 80028c2:	e000      	b.n	80028c6 <HAL_I2C_Slave_Seq_Receive_IT+0x146>
  }
  else
  {
    return HAL_ERROR;
 80028c4:	2301      	movs	r3, #1
  }
}
 80028c6:	0018      	movs	r0, r3
 80028c8:	46bd      	mov	sp, r7
 80028ca:	b004      	add	sp, #16
 80028cc:	bd80      	pop	{r7, pc}
 80028ce:	46c0      	nop			; (mov r8, r8)
 80028d0:	00008002 	.word	0x00008002
 80028d4:	ffffbfff 	.word	0xffffbfff
 80028d8:	08003a43 	.word	0x08003a43
 80028dc:	ffff7fff 	.word	0xffff7fff
 80028e0:	08002a85 	.word	0x08002a85

080028e4 <HAL_I2C_EnableListen_IT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_EnableListen_IT(I2C_HandleTypeDef *hi2c)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b082      	sub	sp, #8
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_READY)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2241      	movs	r2, #65	; 0x41
 80028f0:	5c9b      	ldrb	r3, [r3, r2]
 80028f2:	b2db      	uxtb	r3, r3
 80028f4:	2b20      	cmp	r3, #32
 80028f6:	d10f      	bne.n	8002918 <HAL_I2C_EnableListen_IT+0x34>
  {
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	2241      	movs	r2, #65	; 0x41
 80028fc:	2128      	movs	r1, #40	; 0x28
 80028fe:	5499      	strb	r1, [r3, r2]
    hi2c->XferISR = I2C_Slave_ISR_IT;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	4a08      	ldr	r2, [pc, #32]	; (8002924 <HAL_I2C_EnableListen_IT+0x40>)
 8002904:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the Address Match interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8002906:	2380      	movs	r3, #128	; 0x80
 8002908:	021a      	lsls	r2, r3, #8
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	0011      	movs	r1, r2
 800290e:	0018      	movs	r0, r3
 8002910:	f001 f8ec 	bl	8003aec <I2C_Enable_IRQ>

    return HAL_OK;
 8002914:	2300      	movs	r3, #0
 8002916:	e000      	b.n	800291a <HAL_I2C_EnableListen_IT+0x36>
  }
  else
  {
    return HAL_BUSY;
 8002918:	2302      	movs	r3, #2
  }
}
 800291a:	0018      	movs	r0, r3
 800291c:	46bd      	mov	sp, r7
 800291e:	b002      	add	sp, #8
 8002920:	bd80      	pop	{r7, pc}
 8002922:	46c0      	nop			; (mov r8, r8)
 8002924:	08002a85 	.word	0x08002a85

08002928 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b084      	sub	sp, #16
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	699b      	ldr	r3, [r3, #24]
 8002936:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002944:	2b00      	cmp	r3, #0
 8002946:	d005      	beq.n	8002954 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800294c:	68ba      	ldr	r2, [r7, #8]
 800294e:	68f9      	ldr	r1, [r7, #12]
 8002950:	6878      	ldr	r0, [r7, #4]
 8002952:	4798      	blx	r3
  }
}
 8002954:	46c0      	nop			; (mov r8, r8)
 8002956:	46bd      	mov	sp, r7
 8002958:	b004      	add	sp, #16
 800295a:	bd80      	pop	{r7, pc}

0800295c <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b086      	sub	sp, #24
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	699b      	ldr	r3, [r3, #24]
 800296a:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8002974:	697b      	ldr	r3, [r7, #20]
 8002976:	0a1b      	lsrs	r3, r3, #8
 8002978:	001a      	movs	r2, r3
 800297a:	2301      	movs	r3, #1
 800297c:	4013      	ands	r3, r2
 800297e:	d010      	beq.n	80029a2 <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8002980:	693b      	ldr	r3, [r7, #16]
 8002982:	09db      	lsrs	r3, r3, #7
 8002984:	001a      	movs	r2, r3
 8002986:	2301      	movs	r3, #1
 8002988:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 800298a:	d00a      	beq.n	80029a2 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002990:	2201      	movs	r2, #1
 8002992:	431a      	orrs	r2, r3
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	2280      	movs	r2, #128	; 0x80
 800299e:	0052      	lsls	r2, r2, #1
 80029a0:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80029a2:	697b      	ldr	r3, [r7, #20]
 80029a4:	0a9b      	lsrs	r3, r3, #10
 80029a6:	001a      	movs	r2, r3
 80029a8:	2301      	movs	r3, #1
 80029aa:	4013      	ands	r3, r2
 80029ac:	d010      	beq.n	80029d0 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80029ae:	693b      	ldr	r3, [r7, #16]
 80029b0:	09db      	lsrs	r3, r3, #7
 80029b2:	001a      	movs	r2, r3
 80029b4:	2301      	movs	r3, #1
 80029b6:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80029b8:	d00a      	beq.n	80029d0 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029be:	2208      	movs	r2, #8
 80029c0:	431a      	orrs	r2, r3
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	2280      	movs	r2, #128	; 0x80
 80029cc:	00d2      	lsls	r2, r2, #3
 80029ce:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80029d0:	697b      	ldr	r3, [r7, #20]
 80029d2:	0a5b      	lsrs	r3, r3, #9
 80029d4:	001a      	movs	r2, r3
 80029d6:	2301      	movs	r3, #1
 80029d8:	4013      	ands	r3, r2
 80029da:	d010      	beq.n	80029fe <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80029dc:	693b      	ldr	r3, [r7, #16]
 80029de:	09db      	lsrs	r3, r3, #7
 80029e0:	001a      	movs	r2, r3
 80029e2:	2301      	movs	r3, #1
 80029e4:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80029e6:	d00a      	beq.n	80029fe <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029ec:	2202      	movs	r2, #2
 80029ee:	431a      	orrs	r2, r3
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	2280      	movs	r2, #128	; 0x80
 80029fa:	0092      	lsls	r2, r2, #2
 80029fc:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a02:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	220b      	movs	r2, #11
 8002a08:	4013      	ands	r3, r2
 8002a0a:	d005      	beq.n	8002a18 <HAL_I2C_ER_IRQHandler+0xbc>
  {
    I2C_ITError(hi2c, tmperror);
 8002a0c:	68fa      	ldr	r2, [r7, #12]
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	0011      	movs	r1, r2
 8002a12:	0018      	movs	r0, r3
 8002a14:	f000 fee8 	bl	80037e8 <I2C_ITError>
  }
}
 8002a18:	46c0      	nop			; (mov r8, r8)
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	b006      	add	sp, #24
 8002a1e:	bd80      	pop	{r7, pc}

08002a20 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b082      	sub	sp, #8
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8002a28:	46c0      	nop			; (mov r8, r8)
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	b002      	add	sp, #8
 8002a2e:	bd80      	pop	{r7, pc}

08002a30 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b082      	sub	sp, #8
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8002a38:	46c0      	nop			; (mov r8, r8)
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	b002      	add	sp, #8
 8002a3e:	bd80      	pop	{r7, pc}

08002a40 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b082      	sub	sp, #8
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8002a48:	46c0      	nop			; (mov r8, r8)
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	b002      	add	sp, #8
 8002a4e:	bd80      	pop	{r7, pc}

08002a50 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b082      	sub	sp, #8
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8002a58:	46c0      	nop			; (mov r8, r8)
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	b002      	add	sp, #8
 8002a5e:	bd80      	pop	{r7, pc}

08002a60 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	b082      	sub	sp, #8
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8002a68:	46c0      	nop			; (mov r8, r8)
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	b002      	add	sp, #8
 8002a6e:	bd80      	pop	{r7, pc}

08002a70 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b082      	sub	sp, #8
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
}
 8002a7c:	0018      	movs	r0, r3
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	b002      	add	sp, #8
 8002a82:	bd80      	pop	{r7, pc}

08002a84 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b086      	sub	sp, #24
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	60f8      	str	r0, [r7, #12]
 8002a8c:	60b9      	str	r1, [r7, #8]
 8002a8e:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a94:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8002a96:	68bb      	ldr	r3, [r7, #8]
 8002a98:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	2240      	movs	r2, #64	; 0x40
 8002a9e:	5c9b      	ldrb	r3, [r3, r2]
 8002aa0:	2b01      	cmp	r3, #1
 8002aa2:	d101      	bne.n	8002aa8 <I2C_Slave_ISR_IT+0x24>
 8002aa4:	2302      	movs	r3, #2
 8002aa6:	e0fa      	b.n	8002c9e <I2C_Slave_ISR_IT+0x21a>
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	2240      	movs	r2, #64	; 0x40
 8002aac:	2101      	movs	r1, #1
 8002aae:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002ab0:	693b      	ldr	r3, [r7, #16]
 8002ab2:	095b      	lsrs	r3, r3, #5
 8002ab4:	001a      	movs	r2, r3
 8002ab6:	2301      	movs	r3, #1
 8002ab8:	4013      	ands	r3, r2
 8002aba:	d00b      	beq.n	8002ad4 <I2C_Slave_ISR_IT+0x50>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	095b      	lsrs	r3, r3, #5
 8002ac0:	001a      	movs	r2, r3
 8002ac2:	2301      	movs	r3, #1
 8002ac4:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002ac6:	d005      	beq.n	8002ad4 <I2C_Slave_ISR_IT+0x50>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8002ac8:	693a      	ldr	r2, [r7, #16]
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	0011      	movs	r1, r2
 8002ace:	0018      	movs	r0, r3
 8002ad0:	f000 fd0c 	bl	80034ec <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8002ad4:	693b      	ldr	r3, [r7, #16]
 8002ad6:	091b      	lsrs	r3, r3, #4
 8002ad8:	001a      	movs	r2, r3
 8002ada:	2301      	movs	r3, #1
 8002adc:	4013      	ands	r3, r2
 8002ade:	d054      	beq.n	8002b8a <I2C_Slave_ISR_IT+0x106>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	091b      	lsrs	r3, r3, #4
 8002ae4:	001a      	movs	r2, r3
 8002ae6:	2301      	movs	r3, #1
 8002ae8:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8002aea:	d04e      	beq.n	8002b8a <I2C_Slave_ISR_IT+0x106>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002af0:	b29b      	uxth	r3, r3
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d12d      	bne.n	8002b52 <I2C_Slave_ISR_IT+0xce>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	2241      	movs	r2, #65	; 0x41
 8002afa:	5c9b      	ldrb	r3, [r3, r2]
 8002afc:	b2db      	uxtb	r3, r3
 8002afe:	2b28      	cmp	r3, #40	; 0x28
 8002b00:	d10b      	bne.n	8002b1a <I2C_Slave_ISR_IT+0x96>
 8002b02:	697a      	ldr	r2, [r7, #20]
 8002b04:	2380      	movs	r3, #128	; 0x80
 8002b06:	049b      	lsls	r3, r3, #18
 8002b08:	429a      	cmp	r2, r3
 8002b0a:	d106      	bne.n	8002b1a <I2C_Slave_ISR_IT+0x96>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8002b0c:	693a      	ldr	r2, [r7, #16]
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	0011      	movs	r1, r2
 8002b12:	0018      	movs	r0, r3
 8002b14:	f000 fe0e 	bl	8003734 <I2C_ITListenCplt>
 8002b18:	e036      	b.n	8002b88 <I2C_Slave_ISR_IT+0x104>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	2241      	movs	r2, #65	; 0x41
 8002b1e:	5c9b      	ldrb	r3, [r3, r2]
 8002b20:	b2db      	uxtb	r3, r3
 8002b22:	2b29      	cmp	r3, #41	; 0x29
 8002b24:	d110      	bne.n	8002b48 <I2C_Slave_ISR_IT+0xc4>
 8002b26:	697b      	ldr	r3, [r7, #20]
 8002b28:	4a5f      	ldr	r2, [pc, #380]	; (8002ca8 <I2C_Slave_ISR_IT+0x224>)
 8002b2a:	4293      	cmp	r3, r2
 8002b2c:	d00c      	beq.n	8002b48 <I2C_Slave_ISR_IT+0xc4>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	2210      	movs	r2, #16
 8002b34:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	0018      	movs	r0, r3
 8002b3a:	f000 ff60 	bl	80039fe <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	0018      	movs	r0, r3
 8002b42:	f000 fb9b 	bl	800327c <I2C_ITSlaveSeqCplt>
 8002b46:	e01f      	b.n	8002b88 <I2C_Slave_ISR_IT+0x104>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	2210      	movs	r2, #16
 8002b4e:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8002b50:	e09d      	b.n	8002c8e <I2C_Slave_ISR_IT+0x20a>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	2210      	movs	r2, #16
 8002b58:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b5e:	2204      	movs	r2, #4
 8002b60:	431a      	orrs	r2, r3
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8002b66:	697b      	ldr	r3, [r7, #20]
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d005      	beq.n	8002b78 <I2C_Slave_ISR_IT+0xf4>
 8002b6c:	697a      	ldr	r2, [r7, #20]
 8002b6e:	2380      	movs	r3, #128	; 0x80
 8002b70:	045b      	lsls	r3, r3, #17
 8002b72:	429a      	cmp	r2, r3
 8002b74:	d000      	beq.n	8002b78 <I2C_Slave_ISR_IT+0xf4>
 8002b76:	e08a      	b.n	8002c8e <I2C_Slave_ISR_IT+0x20a>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	0011      	movs	r1, r2
 8002b80:	0018      	movs	r0, r3
 8002b82:	f000 fe31 	bl	80037e8 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8002b86:	e082      	b.n	8002c8e <I2C_Slave_ISR_IT+0x20a>
 8002b88:	e081      	b.n	8002c8e <I2C_Slave_ISR_IT+0x20a>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8002b8a:	693b      	ldr	r3, [r7, #16]
 8002b8c:	089b      	lsrs	r3, r3, #2
 8002b8e:	001a      	movs	r2, r3
 8002b90:	2301      	movs	r3, #1
 8002b92:	4013      	ands	r3, r2
 8002b94:	d031      	beq.n	8002bfa <I2C_Slave_ISR_IT+0x176>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	089b      	lsrs	r3, r3, #2
 8002b9a:	001a      	movs	r2, r3
 8002b9c:	2301      	movs	r3, #1
 8002b9e:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8002ba0:	d02b      	beq.n	8002bfa <I2C_Slave_ISR_IT+0x176>
  {
    if (hi2c->XferCount > 0U)
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ba6:	b29b      	uxth	r3, r3
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d018      	beq.n	8002bde <I2C_Slave_ISR_IT+0x15a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bb6:	b2d2      	uxtb	r2, r2
 8002bb8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bbe:	1c5a      	adds	r2, r3, #1
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002bc8:	3b01      	subs	r3, #1
 8002bca:	b29a      	uxth	r2, r3
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bd4:	b29b      	uxth	r3, r3
 8002bd6:	3b01      	subs	r3, #1
 8002bd8:	b29a      	uxth	r2, r3
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002be2:	b29b      	uxth	r3, r3
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d154      	bne.n	8002c92 <I2C_Slave_ISR_IT+0x20e>
 8002be8:	697b      	ldr	r3, [r7, #20]
 8002bea:	4a2f      	ldr	r2, [pc, #188]	; (8002ca8 <I2C_Slave_ISR_IT+0x224>)
 8002bec:	4293      	cmp	r3, r2
 8002bee:	d050      	beq.n	8002c92 <I2C_Slave_ISR_IT+0x20e>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	0018      	movs	r0, r3
 8002bf4:	f000 fb42 	bl	800327c <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8002bf8:	e04b      	b.n	8002c92 <I2C_Slave_ISR_IT+0x20e>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8002bfa:	693b      	ldr	r3, [r7, #16]
 8002bfc:	08db      	lsrs	r3, r3, #3
 8002bfe:	001a      	movs	r2, r3
 8002c00:	2301      	movs	r3, #1
 8002c02:	4013      	ands	r3, r2
 8002c04:	d00c      	beq.n	8002c20 <I2C_Slave_ISR_IT+0x19c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	08db      	lsrs	r3, r3, #3
 8002c0a:	001a      	movs	r2, r3
 8002c0c:	2301      	movs	r3, #1
 8002c0e:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8002c10:	d006      	beq.n	8002c20 <I2C_Slave_ISR_IT+0x19c>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8002c12:	693a      	ldr	r2, [r7, #16]
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	0011      	movs	r1, r2
 8002c18:	0018      	movs	r0, r3
 8002c1a:	f000 fa49 	bl	80030b0 <I2C_ITAddrCplt>
 8002c1e:	e039      	b.n	8002c94 <I2C_Slave_ISR_IT+0x210>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8002c20:	693b      	ldr	r3, [r7, #16]
 8002c22:	085b      	lsrs	r3, r3, #1
 8002c24:	001a      	movs	r2, r3
 8002c26:	2301      	movs	r3, #1
 8002c28:	4013      	ands	r3, r2
 8002c2a:	d033      	beq.n	8002c94 <I2C_Slave_ISR_IT+0x210>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	085b      	lsrs	r3, r3, #1
 8002c30:	001a      	movs	r2, r3
 8002c32:	2301      	movs	r3, #1
 8002c34:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8002c36:	d02d      	beq.n	8002c94 <I2C_Slave_ISR_IT+0x210>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c3c:	b29b      	uxth	r3, r3
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d018      	beq.n	8002c74 <I2C_Slave_ISR_IT+0x1f0>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c46:	781a      	ldrb	r2, [r3, #0]
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c52:	1c5a      	adds	r2, r3, #1
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c5c:	b29b      	uxth	r3, r3
 8002c5e:	3b01      	subs	r3, #1
 8002c60:	b29a      	uxth	r2, r3
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c6a:	3b01      	subs	r3, #1
 8002c6c:	b29a      	uxth	r2, r3
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	851a      	strh	r2, [r3, #40]	; 0x28
 8002c72:	e00f      	b.n	8002c94 <I2C_Slave_ISR_IT+0x210>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8002c74:	697a      	ldr	r2, [r7, #20]
 8002c76:	2380      	movs	r3, #128	; 0x80
 8002c78:	045b      	lsls	r3, r3, #17
 8002c7a:	429a      	cmp	r2, r3
 8002c7c:	d002      	beq.n	8002c84 <I2C_Slave_ISR_IT+0x200>
 8002c7e:	697b      	ldr	r3, [r7, #20]
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d107      	bne.n	8002c94 <I2C_Slave_ISR_IT+0x210>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	0018      	movs	r0, r3
 8002c88:	f000 faf8 	bl	800327c <I2C_ITSlaveSeqCplt>
 8002c8c:	e002      	b.n	8002c94 <I2C_Slave_ISR_IT+0x210>
    if (hi2c->XferCount == 0U)
 8002c8e:	46c0      	nop			; (mov r8, r8)
 8002c90:	e000      	b.n	8002c94 <I2C_Slave_ISR_IT+0x210>
    if ((hi2c->XferCount == 0U) && \
 8002c92:	46c0      	nop			; (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	2240      	movs	r2, #64	; 0x40
 8002c98:	2100      	movs	r1, #0
 8002c9a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002c9c:	2300      	movs	r3, #0
}
 8002c9e:	0018      	movs	r0, r3
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	b006      	add	sp, #24
 8002ca4:	bd80      	pop	{r7, pc}
 8002ca6:	46c0      	nop			; (mov r8, r8)
 8002ca8:	ffff0000 	.word	0xffff0000

08002cac <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 8002cac:	b590      	push	{r4, r7, lr}
 8002cae:	b089      	sub	sp, #36	; 0x24
 8002cb0:	af02      	add	r7, sp, #8
 8002cb2:	60f8      	str	r0, [r7, #12]
 8002cb4:	60b9      	str	r1, [r7, #8]
 8002cb6:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	2240      	movs	r2, #64	; 0x40
 8002cbc:	5c9b      	ldrb	r3, [r3, r2]
 8002cbe:	2b01      	cmp	r3, #1
 8002cc0:	d101      	bne.n	8002cc6 <I2C_Master_ISR_DMA+0x1a>
 8002cc2:	2302      	movs	r3, #2
 8002cc4:	e0f7      	b.n	8002eb6 <I2C_Master_ISR_DMA+0x20a>
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	2240      	movs	r2, #64	; 0x40
 8002cca:	2101      	movs	r1, #1
 8002ccc:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8002cce:	68bb      	ldr	r3, [r7, #8]
 8002cd0:	091b      	lsrs	r3, r3, #4
 8002cd2:	001a      	movs	r2, r3
 8002cd4:	2301      	movs	r3, #1
 8002cd6:	4013      	ands	r3, r2
 8002cd8:	d019      	beq.n	8002d0e <I2C_Master_ISR_DMA+0x62>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	091b      	lsrs	r3, r3, #4
 8002cde:	001a      	movs	r2, r3
 8002ce0:	2301      	movs	r3, #1
 8002ce2:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8002ce4:	d013      	beq.n	8002d0e <I2C_Master_ISR_DMA+0x62>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	2210      	movs	r2, #16
 8002cec:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cf2:	2204      	movs	r2, #4
 8002cf4:	431a      	orrs	r2, r3
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	2120      	movs	r1, #32
 8002cfe:	0018      	movs	r0, r3
 8002d00:	f000 fef4 	bl	8003aec <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	0018      	movs	r0, r3
 8002d08:	f000 fe79 	bl	80039fe <I2C_Flush_TXDR>
 8002d0c:	e0ce      	b.n	8002eac <I2C_Master_ISR_DMA+0x200>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8002d0e:	68bb      	ldr	r3, [r7, #8]
 8002d10:	09db      	lsrs	r3, r3, #7
 8002d12:	001a      	movs	r2, r3
 8002d14:	2301      	movs	r3, #1
 8002d16:	4013      	ands	r3, r2
 8002d18:	d100      	bne.n	8002d1c <I2C_Master_ISR_DMA+0x70>
 8002d1a:	e07e      	b.n	8002e1a <I2C_Master_ISR_DMA+0x16e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	099b      	lsrs	r3, r3, #6
 8002d20:	001a      	movs	r2, r3
 8002d22:	2301      	movs	r3, #1
 8002d24:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8002d26:	d100      	bne.n	8002d2a <I2C_Master_ISR_DMA+0x7e>
 8002d28:	e077      	b.n	8002e1a <I2C_Master_ISR_DMA+0x16e>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	681a      	ldr	r2, [r3, #0]
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	2140      	movs	r1, #64	; 0x40
 8002d36:	438a      	bics	r2, r1
 8002d38:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d3e:	b29b      	uxth	r3, r3
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d055      	beq.n	8002df0 <I2C_Master_ISR_DMA+0x144>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	685b      	ldr	r3, [r3, #4]
 8002d4a:	b29a      	uxth	r2, r3
 8002d4c:	2312      	movs	r3, #18
 8002d4e:	18fb      	adds	r3, r7, r3
 8002d50:	0592      	lsls	r2, r2, #22
 8002d52:	0d92      	lsrs	r2, r2, #22
 8002d54:	801a      	strh	r2, [r3, #0]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d5a:	b29b      	uxth	r3, r3
 8002d5c:	2bff      	cmp	r3, #255	; 0xff
 8002d5e:	d906      	bls.n	8002d6e <I2C_Master_ISR_DMA+0xc2>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	22ff      	movs	r2, #255	; 0xff
 8002d64:	851a      	strh	r2, [r3, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 8002d66:	2380      	movs	r3, #128	; 0x80
 8002d68:	045b      	lsls	r3, r3, #17
 8002d6a:	617b      	str	r3, [r7, #20]
 8002d6c:	e010      	b.n	8002d90 <I2C_Master_ISR_DMA+0xe4>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d72:	b29a      	uxth	r2, r3
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d7c:	4a50      	ldr	r2, [pc, #320]	; (8002ec0 <I2C_Master_ISR_DMA+0x214>)
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	d003      	beq.n	8002d8a <I2C_Master_ISR_DMA+0xde>
        {
          xfermode = hi2c->XferOptions;
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d86:	617b      	str	r3, [r7, #20]
 8002d88:	e002      	b.n	8002d90 <I2C_Master_ISR_DMA+0xe4>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 8002d8a:	2380      	movs	r3, #128	; 0x80
 8002d8c:	049b      	lsls	r3, r3, #18
 8002d8e:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d94:	b2da      	uxtb	r2, r3
 8002d96:	697c      	ldr	r4, [r7, #20]
 8002d98:	2312      	movs	r3, #18
 8002d9a:	18fb      	adds	r3, r7, r3
 8002d9c:	8819      	ldrh	r1, [r3, #0]
 8002d9e:	68f8      	ldr	r0, [r7, #12]
 8002da0:	2300      	movs	r3, #0
 8002da2:	9300      	str	r3, [sp, #0]
 8002da4:	0023      	movs	r3, r4
 8002da6:	f000 fe6b 	bl	8003a80 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002dae:	b29a      	uxth	r2, r3
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002db4:	1ad3      	subs	r3, r2, r3
 8002db6:	b29a      	uxth	r2, r3
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	2241      	movs	r2, #65	; 0x41
 8002dc0:	5c9b      	ldrb	r3, [r3, r2]
 8002dc2:	b2db      	uxtb	r3, r3
 8002dc4:	2b22      	cmp	r3, #34	; 0x22
 8002dc6:	d109      	bne.n	8002ddc <I2C_Master_ISR_DMA+0x130>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	681a      	ldr	r2, [r3, #0]
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	2180      	movs	r1, #128	; 0x80
 8002dd4:	0209      	lsls	r1, r1, #8
 8002dd6:	430a      	orrs	r2, r1
 8002dd8:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8002dda:	e067      	b.n	8002eac <I2C_Master_ISR_DMA+0x200>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	681a      	ldr	r2, [r3, #0]
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	2180      	movs	r1, #128	; 0x80
 8002de8:	01c9      	lsls	r1, r1, #7
 8002dea:	430a      	orrs	r2, r1
 8002dec:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8002dee:	e05d      	b.n	8002eac <I2C_Master_ISR_DMA+0x200>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	685a      	ldr	r2, [r3, #4]
 8002df6:	2380      	movs	r3, #128	; 0x80
 8002df8:	049b      	lsls	r3, r3, #18
 8002dfa:	401a      	ands	r2, r3
 8002dfc:	2380      	movs	r3, #128	; 0x80
 8002dfe:	049b      	lsls	r3, r3, #18
 8002e00:	429a      	cmp	r2, r3
 8002e02:	d004      	beq.n	8002e0e <I2C_Master_ISR_DMA+0x162>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	0018      	movs	r0, r3
 8002e08:	f000 f9f6 	bl	80031f8 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8002e0c:	e04e      	b.n	8002eac <I2C_Master_ISR_DMA+0x200>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	2140      	movs	r1, #64	; 0x40
 8002e12:	0018      	movs	r0, r3
 8002e14:	f000 fce8 	bl	80037e8 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8002e18:	e048      	b.n	8002eac <I2C_Master_ISR_DMA+0x200>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8002e1a:	68bb      	ldr	r3, [r7, #8]
 8002e1c:	099b      	lsrs	r3, r3, #6
 8002e1e:	001a      	movs	r2, r3
 8002e20:	2301      	movs	r3, #1
 8002e22:	4013      	ands	r3, r2
 8002e24:	d02e      	beq.n	8002e84 <I2C_Master_ISR_DMA+0x1d8>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	099b      	lsrs	r3, r3, #6
 8002e2a:	001a      	movs	r2, r3
 8002e2c:	2301      	movs	r3, #1
 8002e2e:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8002e30:	d028      	beq.n	8002e84 <I2C_Master_ISR_DMA+0x1d8>
  {
    if (hi2c->XferCount == 0U)
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e36:	b29b      	uxth	r3, r3
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d11d      	bne.n	8002e78 <I2C_Master_ISR_DMA+0x1cc>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	685a      	ldr	r2, [r3, #4]
 8002e42:	2380      	movs	r3, #128	; 0x80
 8002e44:	049b      	lsls	r3, r3, #18
 8002e46:	401a      	ands	r2, r3
 8002e48:	2380      	movs	r3, #128	; 0x80
 8002e4a:	049b      	lsls	r3, r3, #18
 8002e4c:	429a      	cmp	r2, r3
 8002e4e:	d02c      	beq.n	8002eaa <I2C_Master_ISR_DMA+0x1fe>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e54:	4a1a      	ldr	r2, [pc, #104]	; (8002ec0 <I2C_Master_ISR_DMA+0x214>)
 8002e56:	4293      	cmp	r3, r2
 8002e58:	d109      	bne.n	8002e6e <I2C_Master_ISR_DMA+0x1c2>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	685a      	ldr	r2, [r3, #4]
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	2180      	movs	r1, #128	; 0x80
 8002e66:	01c9      	lsls	r1, r1, #7
 8002e68:	430a      	orrs	r2, r1
 8002e6a:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8002e6c:	e01d      	b.n	8002eaa <I2C_Master_ISR_DMA+0x1fe>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	0018      	movs	r0, r3
 8002e72:	f000 f9c1 	bl	80031f8 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 8002e76:	e018      	b.n	8002eaa <I2C_Master_ISR_DMA+0x1fe>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	2140      	movs	r1, #64	; 0x40
 8002e7c:	0018      	movs	r0, r3
 8002e7e:	f000 fcb3 	bl	80037e8 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8002e82:	e012      	b.n	8002eaa <I2C_Master_ISR_DMA+0x1fe>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002e84:	68bb      	ldr	r3, [r7, #8]
 8002e86:	095b      	lsrs	r3, r3, #5
 8002e88:	001a      	movs	r2, r3
 8002e8a:	2301      	movs	r3, #1
 8002e8c:	4013      	ands	r3, r2
 8002e8e:	d00d      	beq.n	8002eac <I2C_Master_ISR_DMA+0x200>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	095b      	lsrs	r3, r3, #5
 8002e94:	001a      	movs	r2, r3
 8002e96:	2301      	movs	r3, #1
 8002e98:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002e9a:	d007      	beq.n	8002eac <I2C_Master_ISR_DMA+0x200>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8002e9c:	68ba      	ldr	r2, [r7, #8]
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	0011      	movs	r1, r2
 8002ea2:	0018      	movs	r0, r3
 8002ea4:	f000 fa50 	bl	8003348 <I2C_ITMasterCplt>
 8002ea8:	e000      	b.n	8002eac <I2C_Master_ISR_DMA+0x200>
    if (hi2c->XferCount == 0U)
 8002eaa:	46c0      	nop			; (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	2240      	movs	r2, #64	; 0x40
 8002eb0:	2100      	movs	r1, #0
 8002eb2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002eb4:	2300      	movs	r3, #0
}
 8002eb6:	0018      	movs	r0, r3
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	b007      	add	sp, #28
 8002ebc:	bd90      	pop	{r4, r7, pc}
 8002ebe:	46c0      	nop			; (mov r8, r8)
 8002ec0:	ffff0000 	.word	0xffff0000

08002ec4 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b088      	sub	sp, #32
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	60f8      	str	r0, [r7, #12]
 8002ecc:	60b9      	str	r1, [r7, #8]
 8002ece:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ed4:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	2240      	movs	r2, #64	; 0x40
 8002ede:	5c9b      	ldrb	r3, [r3, r2]
 8002ee0:	2b01      	cmp	r3, #1
 8002ee2:	d101      	bne.n	8002ee8 <I2C_Slave_ISR_DMA+0x24>
 8002ee4:	2302      	movs	r3, #2
 8002ee6:	e0dd      	b.n	80030a4 <I2C_Slave_ISR_DMA+0x1e0>
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	2240      	movs	r2, #64	; 0x40
 8002eec:	2101      	movs	r1, #1
 8002eee:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002ef0:	68bb      	ldr	r3, [r7, #8]
 8002ef2:	095b      	lsrs	r3, r3, #5
 8002ef4:	001a      	movs	r2, r3
 8002ef6:	2301      	movs	r3, #1
 8002ef8:	4013      	ands	r3, r2
 8002efa:	d00b      	beq.n	8002f14 <I2C_Slave_ISR_DMA+0x50>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	095b      	lsrs	r3, r3, #5
 8002f00:	001a      	movs	r2, r3
 8002f02:	2301      	movs	r3, #1
 8002f04:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002f06:	d005      	beq.n	8002f14 <I2C_Slave_ISR_DMA+0x50>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8002f08:	68ba      	ldr	r2, [r7, #8]
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	0011      	movs	r1, r2
 8002f0e:	0018      	movs	r0, r3
 8002f10:	f000 faec 	bl	80034ec <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8002f14:	68bb      	ldr	r3, [r7, #8]
 8002f16:	091b      	lsrs	r3, r3, #4
 8002f18:	001a      	movs	r2, r3
 8002f1a:	2301      	movs	r3, #1
 8002f1c:	4013      	ands	r3, r2
 8002f1e:	d100      	bne.n	8002f22 <I2C_Slave_ISR_DMA+0x5e>
 8002f20:	e0a9      	b.n	8003076 <I2C_Slave_ISR_DMA+0x1b2>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	091b      	lsrs	r3, r3, #4
 8002f26:	001a      	movs	r2, r3
 8002f28:	2301      	movs	r3, #1
 8002f2a:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8002f2c:	d100      	bne.n	8002f30 <I2C_Slave_ISR_DMA+0x6c>
 8002f2e:	e0a2      	b.n	8003076 <I2C_Slave_ISR_DMA+0x1b2>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	0b9b      	lsrs	r3, r3, #14
 8002f34:	001a      	movs	r2, r3
 8002f36:	2301      	movs	r3, #1
 8002f38:	4013      	ands	r3, r2
 8002f3a:	d106      	bne.n	8002f4a <I2C_Slave_ISR_DMA+0x86>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	0bdb      	lsrs	r3, r3, #15
 8002f40:	001a      	movs	r2, r3
 8002f42:	2301      	movs	r3, #1
 8002f44:	4013      	ands	r3, r2
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8002f46:	d100      	bne.n	8002f4a <I2C_Slave_ISR_DMA+0x86>
 8002f48:	e08e      	b.n	8003068 <I2C_Slave_ISR_DMA+0x1a4>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d00d      	beq.n	8002f6e <I2C_Slave_ISR_DMA+0xaa>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	0bdb      	lsrs	r3, r3, #15
 8002f56:	001a      	movs	r2, r3
 8002f58:	2301      	movs	r3, #1
 8002f5a:	4013      	ands	r3, r2
 8002f5c:	d007      	beq.n	8002f6e <I2C_Slave_ISR_DMA+0xaa>
        {
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmarx) == 0U)
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	685b      	ldr	r3, [r3, #4]
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d101      	bne.n	8002f6e <I2C_Slave_ISR_DMA+0xaa>
          {
            treatdmanack = 1U;
 8002f6a:	2301      	movs	r3, #1
 8002f6c:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d00d      	beq.n	8002f92 <I2C_Slave_ISR_DMA+0xce>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	0b9b      	lsrs	r3, r3, #14
 8002f7a:	001a      	movs	r2, r3
 8002f7c:	2301      	movs	r3, #1
 8002f7e:	4013      	ands	r3, r2
 8002f80:	d007      	beq.n	8002f92 <I2C_Slave_ISR_DMA+0xce>
        {
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmatx) == 0U)
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	685b      	ldr	r3, [r3, #4]
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d101      	bne.n	8002f92 <I2C_Slave_ISR_DMA+0xce>
          {
            treatdmanack = 1U;
 8002f8e:	2301      	movs	r3, #1
 8002f90:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8002f92:	69fb      	ldr	r3, [r7, #28]
 8002f94:	2b01      	cmp	r3, #1
 8002f96:	d12d      	bne.n	8002ff4 <I2C_Slave_ISR_DMA+0x130>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	2241      	movs	r2, #65	; 0x41
 8002f9c:	5c9b      	ldrb	r3, [r3, r2]
 8002f9e:	b2db      	uxtb	r3, r3
 8002fa0:	2b28      	cmp	r3, #40	; 0x28
 8002fa2:	d10b      	bne.n	8002fbc <I2C_Slave_ISR_DMA+0xf8>
 8002fa4:	69ba      	ldr	r2, [r7, #24]
 8002fa6:	2380      	movs	r3, #128	; 0x80
 8002fa8:	049b      	lsls	r3, r3, #18
 8002faa:	429a      	cmp	r2, r3
 8002fac:	d106      	bne.n	8002fbc <I2C_Slave_ISR_DMA+0xf8>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8002fae:	68ba      	ldr	r2, [r7, #8]
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	0011      	movs	r1, r2
 8002fb4:	0018      	movs	r0, r3
 8002fb6:	f000 fbbd 	bl	8003734 <I2C_ITListenCplt>
 8002fba:	e054      	b.n	8003066 <I2C_Slave_ISR_DMA+0x1a2>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	2241      	movs	r2, #65	; 0x41
 8002fc0:	5c9b      	ldrb	r3, [r3, r2]
 8002fc2:	b2db      	uxtb	r3, r3
 8002fc4:	2b29      	cmp	r3, #41	; 0x29
 8002fc6:	d110      	bne.n	8002fea <I2C_Slave_ISR_DMA+0x126>
 8002fc8:	69bb      	ldr	r3, [r7, #24]
 8002fca:	4a38      	ldr	r2, [pc, #224]	; (80030ac <I2C_Slave_ISR_DMA+0x1e8>)
 8002fcc:	4293      	cmp	r3, r2
 8002fce:	d00c      	beq.n	8002fea <I2C_Slave_ISR_DMA+0x126>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	2210      	movs	r2, #16
 8002fd6:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	0018      	movs	r0, r3
 8002fdc:	f000 fd0f 	bl	80039fe <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	0018      	movs	r0, r3
 8002fe4:	f000 f94a 	bl	800327c <I2C_ITSlaveSeqCplt>
 8002fe8:	e03d      	b.n	8003066 <I2C_Slave_ISR_DMA+0x1a2>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	2210      	movs	r2, #16
 8002ff0:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8002ff2:	e03e      	b.n	8003072 <I2C_Slave_ISR_DMA+0x1ae>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	2210      	movs	r2, #16
 8002ffa:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003000:	2204      	movs	r2, #4
 8003002:	431a      	orrs	r2, r3
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	645a      	str	r2, [r3, #68]	; 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8003008:	2317      	movs	r3, #23
 800300a:	18fb      	adds	r3, r7, r3
 800300c:	68fa      	ldr	r2, [r7, #12]
 800300e:	2141      	movs	r1, #65	; 0x41
 8003010:	5c52      	ldrb	r2, [r2, r1]
 8003012:	701a      	strb	r2, [r3, #0]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8003014:	69bb      	ldr	r3, [r7, #24]
 8003016:	2b00      	cmp	r3, #0
 8003018:	d004      	beq.n	8003024 <I2C_Slave_ISR_DMA+0x160>
 800301a:	69ba      	ldr	r2, [r7, #24]
 800301c:	2380      	movs	r3, #128	; 0x80
 800301e:	045b      	lsls	r3, r3, #17
 8003020:	429a      	cmp	r2, r3
 8003022:	d126      	bne.n	8003072 <I2C_Slave_ISR_DMA+0x1ae>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003024:	2217      	movs	r2, #23
 8003026:	18bb      	adds	r3, r7, r2
 8003028:	781b      	ldrb	r3, [r3, #0]
 800302a:	2b21      	cmp	r3, #33	; 0x21
 800302c:	d003      	beq.n	8003036 <I2C_Slave_ISR_DMA+0x172>
 800302e:	18bb      	adds	r3, r7, r2
 8003030:	781b      	ldrb	r3, [r3, #0]
 8003032:	2b29      	cmp	r3, #41	; 0x29
 8003034:	d103      	bne.n	800303e <I2C_Slave_ISR_DMA+0x17a>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	2221      	movs	r2, #33	; 0x21
 800303a:	631a      	str	r2, [r3, #48]	; 0x30
 800303c:	e00b      	b.n	8003056 <I2C_Slave_ISR_DMA+0x192>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800303e:	2217      	movs	r2, #23
 8003040:	18bb      	adds	r3, r7, r2
 8003042:	781b      	ldrb	r3, [r3, #0]
 8003044:	2b22      	cmp	r3, #34	; 0x22
 8003046:	d003      	beq.n	8003050 <I2C_Slave_ISR_DMA+0x18c>
 8003048:	18bb      	adds	r3, r7, r2
 800304a:	781b      	ldrb	r3, [r3, #0]
 800304c:	2b2a      	cmp	r3, #42	; 0x2a
 800304e:	d102      	bne.n	8003056 <I2C_Slave_ISR_DMA+0x192>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	2222      	movs	r2, #34	; 0x22
 8003054:	631a      	str	r2, [r3, #48]	; 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	0011      	movs	r1, r2
 800305e:	0018      	movs	r0, r3
 8003060:	f000 fbc2 	bl	80037e8 <I2C_ITError>
      if (treatdmanack == 1U)
 8003064:	e005      	b.n	8003072 <I2C_Slave_ISR_DMA+0x1ae>
 8003066:	e004      	b.n	8003072 <I2C_Slave_ISR_DMA+0x1ae>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	2210      	movs	r2, #16
 800306e:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8003070:	e013      	b.n	800309a <I2C_Slave_ISR_DMA+0x1d6>
      if (treatdmanack == 1U)
 8003072:	46c0      	nop			; (mov r8, r8)
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8003074:	e011      	b.n	800309a <I2C_Slave_ISR_DMA+0x1d6>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8003076:	68bb      	ldr	r3, [r7, #8]
 8003078:	08db      	lsrs	r3, r3, #3
 800307a:	001a      	movs	r2, r3
 800307c:	2301      	movs	r3, #1
 800307e:	4013      	ands	r3, r2
 8003080:	d00b      	beq.n	800309a <I2C_Slave_ISR_DMA+0x1d6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	08db      	lsrs	r3, r3, #3
 8003086:	001a      	movs	r2, r3
 8003088:	2301      	movs	r3, #1
 800308a:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 800308c:	d005      	beq.n	800309a <I2C_Slave_ISR_DMA+0x1d6>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 800308e:	68ba      	ldr	r2, [r7, #8]
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	0011      	movs	r1, r2
 8003094:	0018      	movs	r0, r3
 8003096:	f000 f80b 	bl	80030b0 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	2240      	movs	r2, #64	; 0x40
 800309e:	2100      	movs	r1, #0
 80030a0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80030a2:	2300      	movs	r3, #0
}
 80030a4:	0018      	movs	r0, r3
 80030a6:	46bd      	mov	sp, r7
 80030a8:	b008      	add	sp, #32
 80030aa:	bd80      	pop	{r7, pc}
 80030ac:	ffff0000 	.word	0xffff0000

080030b0 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80030b0:	b5b0      	push	{r4, r5, r7, lr}
 80030b2:	b084      	sub	sp, #16
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
 80030b8:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	2241      	movs	r2, #65	; 0x41
 80030be:	5c9b      	ldrb	r3, [r3, r2]
 80030c0:	b2db      	uxtb	r3, r3
 80030c2:	001a      	movs	r2, r3
 80030c4:	2328      	movs	r3, #40	; 0x28
 80030c6:	4013      	ands	r3, r2
 80030c8:	2b28      	cmp	r3, #40	; 0x28
 80030ca:	d000      	beq.n	80030ce <I2C_ITAddrCplt+0x1e>
 80030cc:	e088      	b.n	80031e0 <I2C_ITAddrCplt+0x130>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	699b      	ldr	r3, [r3, #24]
 80030d4:	0c1b      	lsrs	r3, r3, #16
 80030d6:	b2da      	uxtb	r2, r3
 80030d8:	250f      	movs	r5, #15
 80030da:	197b      	adds	r3, r7, r5
 80030dc:	2101      	movs	r1, #1
 80030de:	400a      	ands	r2, r1
 80030e0:	701a      	strb	r2, [r3, #0]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	699b      	ldr	r3, [r3, #24]
 80030e8:	0c1b      	lsrs	r3, r3, #16
 80030ea:	b29a      	uxth	r2, r3
 80030ec:	200c      	movs	r0, #12
 80030ee:	183b      	adds	r3, r7, r0
 80030f0:	21fe      	movs	r1, #254	; 0xfe
 80030f2:	400a      	ands	r2, r1
 80030f4:	801a      	strh	r2, [r3, #0]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	689b      	ldr	r3, [r3, #8]
 80030fc:	b29a      	uxth	r2, r3
 80030fe:	240a      	movs	r4, #10
 8003100:	193b      	adds	r3, r7, r4
 8003102:	0592      	lsls	r2, r2, #22
 8003104:	0d92      	lsrs	r2, r2, #22
 8003106:	801a      	strh	r2, [r3, #0]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	68db      	ldr	r3, [r3, #12]
 800310e:	b29a      	uxth	r2, r3
 8003110:	2308      	movs	r3, #8
 8003112:	18fb      	adds	r3, r7, r3
 8003114:	21fe      	movs	r1, #254	; 0xfe
 8003116:	400a      	ands	r2, r1
 8003118:	801a      	strh	r2, [r3, #0]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	68db      	ldr	r3, [r3, #12]
 800311e:	2b02      	cmp	r3, #2
 8003120:	d148      	bne.n	80031b4 <I2C_ITAddrCplt+0x104>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8003122:	0021      	movs	r1, r4
 8003124:	187b      	adds	r3, r7, r1
 8003126:	881b      	ldrh	r3, [r3, #0]
 8003128:	09db      	lsrs	r3, r3, #7
 800312a:	b29a      	uxth	r2, r3
 800312c:	183b      	adds	r3, r7, r0
 800312e:	881b      	ldrh	r3, [r3, #0]
 8003130:	4053      	eors	r3, r2
 8003132:	b29b      	uxth	r3, r3
 8003134:	001a      	movs	r2, r3
 8003136:	2306      	movs	r3, #6
 8003138:	4013      	ands	r3, r2
 800313a:	d120      	bne.n	800317e <I2C_ITAddrCplt+0xce>
      {
        slaveaddrcode = ownadd1code;
 800313c:	183b      	adds	r3, r7, r0
 800313e:	187a      	adds	r2, r7, r1
 8003140:	8812      	ldrh	r2, [r2, #0]
 8003142:	801a      	strh	r2, [r3, #0]
        hi2c->AddrEventCount++;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003148:	1c5a      	adds	r2, r3, #1
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003152:	2b02      	cmp	r3, #2
 8003154:	d14c      	bne.n	80031f0 <I2C_ITAddrCplt+0x140>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	2200      	movs	r2, #0
 800315a:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	2208      	movs	r2, #8
 8003162:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	2240      	movs	r2, #64	; 0x40
 8003168:	2100      	movs	r1, #0
 800316a:	5499      	strb	r1, [r3, r2]

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800316c:	183b      	adds	r3, r7, r0
 800316e:	881a      	ldrh	r2, [r3, #0]
 8003170:	197b      	adds	r3, r7, r5
 8003172:	7819      	ldrb	r1, [r3, #0]
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	0018      	movs	r0, r3
 8003178:	f7fd fd6c 	bl	8000c54 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800317c:	e038      	b.n	80031f0 <I2C_ITAddrCplt+0x140>
        slaveaddrcode = ownadd2code;
 800317e:	240c      	movs	r4, #12
 8003180:	193b      	adds	r3, r7, r4
 8003182:	2208      	movs	r2, #8
 8003184:	18ba      	adds	r2, r7, r2
 8003186:	8812      	ldrh	r2, [r2, #0]
 8003188:	801a      	strh	r2, [r3, #0]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800318a:	2380      	movs	r3, #128	; 0x80
 800318c:	021a      	lsls	r2, r3, #8
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	0011      	movs	r1, r2
 8003192:	0018      	movs	r0, r3
 8003194:	f000 fd12 	bl	8003bbc <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	2240      	movs	r2, #64	; 0x40
 800319c:	2100      	movs	r1, #0
 800319e:	5499      	strb	r1, [r3, r2]
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80031a0:	193b      	adds	r3, r7, r4
 80031a2:	881a      	ldrh	r2, [r3, #0]
 80031a4:	230f      	movs	r3, #15
 80031a6:	18fb      	adds	r3, r7, r3
 80031a8:	7819      	ldrb	r1, [r3, #0]
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	0018      	movs	r0, r3
 80031ae:	f7fd fd51 	bl	8000c54 <HAL_I2C_AddrCallback>
}
 80031b2:	e01d      	b.n	80031f0 <I2C_ITAddrCplt+0x140>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80031b4:	2380      	movs	r3, #128	; 0x80
 80031b6:	021a      	lsls	r2, r3, #8
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	0011      	movs	r1, r2
 80031bc:	0018      	movs	r0, r3
 80031be:	f000 fcfd 	bl	8003bbc <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	2240      	movs	r2, #64	; 0x40
 80031c6:	2100      	movs	r1, #0
 80031c8:	5499      	strb	r1, [r3, r2]
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80031ca:	230c      	movs	r3, #12
 80031cc:	18fb      	adds	r3, r7, r3
 80031ce:	881a      	ldrh	r2, [r3, #0]
 80031d0:	230f      	movs	r3, #15
 80031d2:	18fb      	adds	r3, r7, r3
 80031d4:	7819      	ldrb	r1, [r3, #0]
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	0018      	movs	r0, r3
 80031da:	f7fd fd3b 	bl	8000c54 <HAL_I2C_AddrCallback>
}
 80031de:	e007      	b.n	80031f0 <I2C_ITAddrCplt+0x140>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	2208      	movs	r2, #8
 80031e6:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2240      	movs	r2, #64	; 0x40
 80031ec:	2100      	movs	r1, #0
 80031ee:	5499      	strb	r1, [r3, r2]
}
 80031f0:	46c0      	nop			; (mov r8, r8)
 80031f2:	46bd      	mov	sp, r7
 80031f4:	b004      	add	sp, #16
 80031f6:	bdb0      	pop	{r4, r5, r7, pc}

080031f8 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b082      	sub	sp, #8
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	2242      	movs	r2, #66	; 0x42
 8003204:	2100      	movs	r1, #0
 8003206:	5499      	strb	r1, [r3, r2]

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2241      	movs	r2, #65	; 0x41
 800320c:	5c9b      	ldrb	r3, [r3, r2]
 800320e:	b2db      	uxtb	r3, r3
 8003210:	2b21      	cmp	r3, #33	; 0x21
 8003212:	d117      	bne.n	8003244 <I2C_ITMasterSeqCplt+0x4c>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2241      	movs	r2, #65	; 0x41
 8003218:	2120      	movs	r1, #32
 800321a:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2211      	movs	r2, #17
 8003220:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	2200      	movs	r2, #0
 8003226:	635a      	str	r2, [r3, #52]	; 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	2101      	movs	r1, #1
 800322c:	0018      	movs	r0, r3
 800322e:	f000 fcc5 	bl	8003bbc <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	2240      	movs	r2, #64	; 0x40
 8003236:	2100      	movs	r1, #0
 8003238:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	0018      	movs	r0, r3
 800323e:	f7ff fbef 	bl	8002a20 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003242:	e016      	b.n	8003272 <I2C_ITMasterSeqCplt+0x7a>
    hi2c->State         = HAL_I2C_STATE_READY;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2241      	movs	r2, #65	; 0x41
 8003248:	2120      	movs	r1, #32
 800324a:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2212      	movs	r2, #18
 8003250:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	2200      	movs	r2, #0
 8003256:	635a      	str	r2, [r3, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2102      	movs	r1, #2
 800325c:	0018      	movs	r0, r3
 800325e:	f000 fcad 	bl	8003bbc <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2240      	movs	r2, #64	; 0x40
 8003266:	2100      	movs	r1, #0
 8003268:	5499      	strb	r1, [r3, r2]
    HAL_I2C_MasterRxCpltCallback(hi2c);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	0018      	movs	r0, r3
 800326e:	f7ff fbdf 	bl	8002a30 <HAL_I2C_MasterRxCpltCallback>
}
 8003272:	46c0      	nop			; (mov r8, r8)
 8003274:	46bd      	mov	sp, r7
 8003276:	b002      	add	sp, #8
 8003278:	bd80      	pop	{r7, pc}
	...

0800327c <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800327c:	b580      	push	{r7, lr}
 800327e:	b084      	sub	sp, #16
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2242      	movs	r2, #66	; 0x42
 8003290:	2100      	movs	r1, #0
 8003292:	5499      	strb	r1, [r3, r2]

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	0b9b      	lsrs	r3, r3, #14
 8003298:	001a      	movs	r2, r3
 800329a:	2301      	movs	r3, #1
 800329c:	4013      	ands	r3, r2
 800329e:	d008      	beq.n	80032b2 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	681a      	ldr	r2, [r3, #0]
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	4925      	ldr	r1, [pc, #148]	; (8003340 <I2C_ITSlaveSeqCplt+0xc4>)
 80032ac:	400a      	ands	r2, r1
 80032ae:	601a      	str	r2, [r3, #0]
 80032b0:	e00d      	b.n	80032ce <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	0bdb      	lsrs	r3, r3, #15
 80032b6:	001a      	movs	r2, r3
 80032b8:	2301      	movs	r3, #1
 80032ba:	4013      	ands	r3, r2
 80032bc:	d007      	beq.n	80032ce <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	681a      	ldr	r2, [r3, #0]
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	491e      	ldr	r1, [pc, #120]	; (8003344 <I2C_ITSlaveSeqCplt+0xc8>)
 80032ca:	400a      	ands	r2, r1
 80032cc:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	2241      	movs	r2, #65	; 0x41
 80032d2:	5c9b      	ldrb	r3, [r3, r2]
 80032d4:	b2db      	uxtb	r3, r3
 80032d6:	2b29      	cmp	r3, #41	; 0x29
 80032d8:	d114      	bne.n	8003304 <I2C_ITSlaveSeqCplt+0x88>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	2241      	movs	r2, #65	; 0x41
 80032de:	2128      	movs	r1, #40	; 0x28
 80032e0:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	2221      	movs	r2, #33	; 0x21
 80032e6:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	2101      	movs	r1, #1
 80032ec:	0018      	movs	r0, r3
 80032ee:	f000 fc65 	bl	8003bbc <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	2240      	movs	r2, #64	; 0x40
 80032f6:	2100      	movs	r1, #0
 80032f8:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	0018      	movs	r0, r3
 80032fe:	f7fd fc93 	bl	8000c28 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8003302:	e019      	b.n	8003338 <I2C_ITSlaveSeqCplt+0xbc>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	2241      	movs	r2, #65	; 0x41
 8003308:	5c9b      	ldrb	r3, [r3, r2]
 800330a:	b2db      	uxtb	r3, r3
 800330c:	2b2a      	cmp	r3, #42	; 0x2a
 800330e:	d113      	bne.n	8003338 <I2C_ITSlaveSeqCplt+0xbc>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2241      	movs	r2, #65	; 0x41
 8003314:	2128      	movs	r1, #40	; 0x28
 8003316:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2222      	movs	r2, #34	; 0x22
 800331c:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	2102      	movs	r1, #2
 8003322:	0018      	movs	r0, r3
 8003324:	f000 fc4a 	bl	8003bbc <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	2240      	movs	r2, #64	; 0x40
 800332c:	2100      	movs	r1, #0
 800332e:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	0018      	movs	r0, r3
 8003334:	f7fd fc86 	bl	8000c44 <HAL_I2C_SlaveRxCpltCallback>
}
 8003338:	46c0      	nop			; (mov r8, r8)
 800333a:	46bd      	mov	sp, r7
 800333c:	b004      	add	sp, #16
 800333e:	bd80      	pop	{r7, pc}
 8003340:	ffffbfff 	.word	0xffffbfff
 8003344:	ffff7fff 	.word	0xffff7fff

08003348 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	b086      	sub	sp, #24
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
 8003350:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8003352:	683b      	ldr	r3, [r7, #0]
 8003354:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	2220      	movs	r2, #32
 800335c:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	2241      	movs	r2, #65	; 0x41
 8003362:	5c9b      	ldrb	r3, [r3, r2]
 8003364:	b2db      	uxtb	r3, r3
 8003366:	2b21      	cmp	r3, #33	; 0x21
 8003368:	d108      	bne.n	800337c <I2C_ITMasterCplt+0x34>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	2101      	movs	r1, #1
 800336e:	0018      	movs	r0, r3
 8003370:	f000 fc24 	bl	8003bbc <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	2211      	movs	r2, #17
 8003378:	631a      	str	r2, [r3, #48]	; 0x30
 800337a:	e00d      	b.n	8003398 <I2C_ITMasterCplt+0x50>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2241      	movs	r2, #65	; 0x41
 8003380:	5c9b      	ldrb	r3, [r3, r2]
 8003382:	b2db      	uxtb	r3, r3
 8003384:	2b22      	cmp	r3, #34	; 0x22
 8003386:	d107      	bne.n	8003398 <I2C_ITMasterCplt+0x50>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2102      	movs	r1, #2
 800338c:	0018      	movs	r0, r3
 800338e:	f000 fc15 	bl	8003bbc <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	2212      	movs	r2, #18
 8003396:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	685a      	ldr	r2, [r3, #4]
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	4950      	ldr	r1, [pc, #320]	; (80034e4 <I2C_ITMasterCplt+0x19c>)
 80033a4:	400a      	ands	r2, r1
 80033a6:	605a      	str	r2, [r3, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	2200      	movs	r2, #0
 80033ac:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	4a4d      	ldr	r2, [pc, #308]	; (80034e8 <I2C_ITMasterCplt+0x1a0>)
 80033b2:	62da      	str	r2, [r3, #44]	; 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 80033b4:	697b      	ldr	r3, [r7, #20]
 80033b6:	091b      	lsrs	r3, r3, #4
 80033b8:	001a      	movs	r2, r3
 80033ba:	2301      	movs	r3, #1
 80033bc:	4013      	ands	r3, r2
 80033be:	d009      	beq.n	80033d4 <I2C_ITMasterCplt+0x8c>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	2210      	movs	r2, #16
 80033c6:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033cc:	2204      	movs	r2, #4
 80033ce:	431a      	orrs	r2, r3
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2241      	movs	r2, #65	; 0x41
 80033d8:	5c9b      	ldrb	r3, [r3, r2]
 80033da:	b2db      	uxtb	r3, r3
 80033dc:	2b60      	cmp	r3, #96	; 0x60
 80033de:	d10b      	bne.n	80033f8 <I2C_ITMasterCplt+0xb0>
 80033e0:	697b      	ldr	r3, [r7, #20]
 80033e2:	089b      	lsrs	r3, r3, #2
 80033e4:	001a      	movs	r2, r3
 80033e6:	2301      	movs	r3, #1
 80033e8:	4013      	ands	r3, r2
 80033ea:	d005      	beq.n	80033f8 <I2C_ITMasterCplt+0xb0>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033f2:	b2db      	uxtb	r3, r3
 80033f4:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 80033f6:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	0018      	movs	r0, r3
 80033fc:	f000 faff 	bl	80039fe <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003404:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	2241      	movs	r2, #65	; 0x41
 800340a:	5c9b      	ldrb	r3, [r3, r2]
 800340c:	b2db      	uxtb	r3, r3
 800340e:	2b60      	cmp	r3, #96	; 0x60
 8003410:	d002      	beq.n	8003418 <I2C_ITMasterCplt+0xd0>
 8003412:	693b      	ldr	r3, [r7, #16]
 8003414:	2b00      	cmp	r3, #0
 8003416:	d007      	beq.n	8003428 <I2C_ITMasterCplt+0xe0>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	0011      	movs	r1, r2
 8003420:	0018      	movs	r0, r3
 8003422:	f000 f9e1 	bl	80037e8 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 8003426:	e058      	b.n	80034da <I2C_ITMasterCplt+0x192>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2241      	movs	r2, #65	; 0x41
 800342c:	5c9b      	ldrb	r3, [r3, r2]
 800342e:	b2db      	uxtb	r3, r3
 8003430:	2b21      	cmp	r3, #33	; 0x21
 8003432:	d126      	bne.n	8003482 <I2C_ITMasterCplt+0x13a>
    hi2c->State = HAL_I2C_STATE_READY;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	2241      	movs	r2, #65	; 0x41
 8003438:	2120      	movs	r1, #32
 800343a:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2200      	movs	r2, #0
 8003440:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	2242      	movs	r2, #66	; 0x42
 8003446:	5c9b      	ldrb	r3, [r3, r2]
 8003448:	b2db      	uxtb	r3, r3
 800344a:	2b40      	cmp	r3, #64	; 0x40
 800344c:	d10c      	bne.n	8003468 <I2C_ITMasterCplt+0x120>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	2242      	movs	r2, #66	; 0x42
 8003452:	2100      	movs	r1, #0
 8003454:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	2240      	movs	r2, #64	; 0x40
 800345a:	2100      	movs	r1, #0
 800345c:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MemTxCpltCallback(hi2c);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	0018      	movs	r0, r3
 8003462:	f7ff faed 	bl	8002a40 <HAL_I2C_MemTxCpltCallback>
}
 8003466:	e038      	b.n	80034da <I2C_ITMasterCplt+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	2242      	movs	r2, #66	; 0x42
 800346c:	2100      	movs	r1, #0
 800346e:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	2240      	movs	r2, #64	; 0x40
 8003474:	2100      	movs	r1, #0
 8003476:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	0018      	movs	r0, r3
 800347c:	f7ff fad0 	bl	8002a20 <HAL_I2C_MasterTxCpltCallback>
}
 8003480:	e02b      	b.n	80034da <I2C_ITMasterCplt+0x192>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	2241      	movs	r2, #65	; 0x41
 8003486:	5c9b      	ldrb	r3, [r3, r2]
 8003488:	b2db      	uxtb	r3, r3
 800348a:	2b22      	cmp	r3, #34	; 0x22
 800348c:	d125      	bne.n	80034da <I2C_ITMasterCplt+0x192>
    hi2c->State = HAL_I2C_STATE_READY;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	2241      	movs	r2, #65	; 0x41
 8003492:	2120      	movs	r1, #32
 8003494:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	2200      	movs	r2, #0
 800349a:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2242      	movs	r2, #66	; 0x42
 80034a0:	5c9b      	ldrb	r3, [r3, r2]
 80034a2:	b2db      	uxtb	r3, r3
 80034a4:	2b40      	cmp	r3, #64	; 0x40
 80034a6:	d10c      	bne.n	80034c2 <I2C_ITMasterCplt+0x17a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	2242      	movs	r2, #66	; 0x42
 80034ac:	2100      	movs	r1, #0
 80034ae:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	2240      	movs	r2, #64	; 0x40
 80034b4:	2100      	movs	r1, #0
 80034b6:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MemRxCpltCallback(hi2c);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	0018      	movs	r0, r3
 80034bc:	f7ff fac8 	bl	8002a50 <HAL_I2C_MemRxCpltCallback>
}
 80034c0:	e00b      	b.n	80034da <I2C_ITMasterCplt+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	2242      	movs	r2, #66	; 0x42
 80034c6:	2100      	movs	r1, #0
 80034c8:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	2240      	movs	r2, #64	; 0x40
 80034ce:	2100      	movs	r1, #0
 80034d0:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	0018      	movs	r0, r3
 80034d6:	f7ff faab 	bl	8002a30 <HAL_I2C_MasterRxCpltCallback>
}
 80034da:	46c0      	nop			; (mov r8, r8)
 80034dc:	46bd      	mov	sp, r7
 80034de:	b006      	add	sp, #24
 80034e0:	bd80      	pop	{r7, pc}
 80034e2:	46c0      	nop			; (mov r8, r8)
 80034e4:	fe00e800 	.word	0xfe00e800
 80034e8:	ffff0000 	.word	0xffff0000

080034ec <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	b086      	sub	sp, #24
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
 80034f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8003502:	200f      	movs	r0, #15
 8003504:	183b      	adds	r3, r7, r0
 8003506:	687a      	ldr	r2, [r7, #4]
 8003508:	2141      	movs	r1, #65	; 0x41
 800350a:	5c52      	ldrb	r2, [r2, r1]
 800350c:	701a      	strb	r2, [r3, #0]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	2220      	movs	r2, #32
 8003514:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003516:	183b      	adds	r3, r7, r0
 8003518:	781b      	ldrb	r3, [r3, #0]
 800351a:	2b21      	cmp	r3, #33	; 0x21
 800351c:	d003      	beq.n	8003526 <I2C_ITSlaveCplt+0x3a>
 800351e:	183b      	adds	r3, r7, r0
 8003520:	781b      	ldrb	r3, [r3, #0]
 8003522:	2b29      	cmp	r3, #41	; 0x29
 8003524:	d109      	bne.n	800353a <I2C_ITSlaveCplt+0x4e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8003526:	4a7d      	ldr	r2, [pc, #500]	; (800371c <I2C_ITSlaveCplt+0x230>)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	0011      	movs	r1, r2
 800352c:	0018      	movs	r0, r3
 800352e:	f000 fb45 	bl	8003bbc <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	2221      	movs	r2, #33	; 0x21
 8003536:	631a      	str	r2, [r3, #48]	; 0x30
 8003538:	e011      	b.n	800355e <I2C_ITSlaveCplt+0x72>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800353a:	220f      	movs	r2, #15
 800353c:	18bb      	adds	r3, r7, r2
 800353e:	781b      	ldrb	r3, [r3, #0]
 8003540:	2b22      	cmp	r3, #34	; 0x22
 8003542:	d003      	beq.n	800354c <I2C_ITSlaveCplt+0x60>
 8003544:	18bb      	adds	r3, r7, r2
 8003546:	781b      	ldrb	r3, [r3, #0]
 8003548:	2b2a      	cmp	r3, #42	; 0x2a
 800354a:	d108      	bne.n	800355e <I2C_ITSlaveCplt+0x72>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 800354c:	4a74      	ldr	r2, [pc, #464]	; (8003720 <I2C_ITSlaveCplt+0x234>)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	0011      	movs	r1, r2
 8003552:	0018      	movs	r0, r3
 8003554:	f000 fb32 	bl	8003bbc <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	2222      	movs	r2, #34	; 0x22
 800355c:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	685a      	ldr	r2, [r3, #4]
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	2180      	movs	r1, #128	; 0x80
 800356a:	0209      	lsls	r1, r1, #8
 800356c:	430a      	orrs	r2, r1
 800356e:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	685a      	ldr	r2, [r3, #4]
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	496a      	ldr	r1, [pc, #424]	; (8003724 <I2C_ITSlaveCplt+0x238>)
 800357c:	400a      	ands	r2, r1
 800357e:	605a      	str	r2, [r3, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	0018      	movs	r0, r3
 8003584:	f000 fa3b 	bl	80039fe <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8003588:	693b      	ldr	r3, [r7, #16]
 800358a:	0b9b      	lsrs	r3, r3, #14
 800358c:	001a      	movs	r2, r3
 800358e:	2301      	movs	r3, #1
 8003590:	4013      	ands	r3, r2
 8003592:	d013      	beq.n	80035bc <I2C_ITSlaveCplt+0xd0>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	681a      	ldr	r2, [r3, #0]
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	4962      	ldr	r1, [pc, #392]	; (8003728 <I2C_ITSlaveCplt+0x23c>)
 80035a0:	400a      	ands	r2, r1
 80035a2:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d020      	beq.n	80035ee <I2C_ITSlaveCplt+0x102>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	685b      	ldr	r3, [r3, #4]
 80035b4:	b29a      	uxth	r2, r3
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	855a      	strh	r2, [r3, #42]	; 0x2a
 80035ba:	e018      	b.n	80035ee <I2C_ITSlaveCplt+0x102>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80035bc:	693b      	ldr	r3, [r7, #16]
 80035be:	0bdb      	lsrs	r3, r3, #15
 80035c0:	001a      	movs	r2, r3
 80035c2:	2301      	movs	r3, #1
 80035c4:	4013      	ands	r3, r2
 80035c6:	d012      	beq.n	80035ee <I2C_ITSlaveCplt+0x102>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	681a      	ldr	r2, [r3, #0]
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	4956      	ldr	r1, [pc, #344]	; (800372c <I2C_ITSlaveCplt+0x240>)
 80035d4:	400a      	ands	r2, r1
 80035d6:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d006      	beq.n	80035ee <I2C_ITSlaveCplt+0x102>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	685b      	ldr	r3, [r3, #4]
 80035e8:	b29a      	uxth	r2, r3
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 80035ee:	697b      	ldr	r3, [r7, #20]
 80035f0:	089b      	lsrs	r3, r3, #2
 80035f2:	001a      	movs	r2, r3
 80035f4:	2301      	movs	r3, #1
 80035f6:	4013      	ands	r3, r2
 80035f8:	d020      	beq.n	800363c <I2C_ITSlaveCplt+0x150>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 80035fa:	697b      	ldr	r3, [r7, #20]
 80035fc:	2204      	movs	r2, #4
 80035fe:	4393      	bics	r3, r2
 8003600:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800360c:	b2d2      	uxtb	r2, r2
 800360e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003614:	1c5a      	adds	r2, r3, #1
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800361e:	2b00      	cmp	r3, #0
 8003620:	d00c      	beq.n	800363c <I2C_ITSlaveCplt+0x150>
    {
      hi2c->XferSize--;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003626:	3b01      	subs	r3, #1
 8003628:	b29a      	uxth	r2, r3
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003632:	b29b      	uxth	r3, r3
 8003634:	3b01      	subs	r3, #1
 8003636:	b29a      	uxth	r2, r3
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003640:	b29b      	uxth	r3, r3
 8003642:	2b00      	cmp	r3, #0
 8003644:	d005      	beq.n	8003652 <I2C_ITSlaveCplt+0x166>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800364a:	2204      	movs	r2, #4
 800364c:	431a      	orrs	r2, r3
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	2242      	movs	r2, #66	; 0x42
 8003656:	2100      	movs	r1, #0
 8003658:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	2200      	movs	r2, #0
 800365e:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003664:	2b00      	cmp	r3, #0
 8003666:	d013      	beq.n	8003690 <I2C_ITSlaveCplt+0x1a4>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	0011      	movs	r1, r2
 8003670:	0018      	movs	r0, r3
 8003672:	f000 f8b9 	bl	80037e8 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	2241      	movs	r2, #65	; 0x41
 800367a:	5c9b      	ldrb	r3, [r3, r2]
 800367c:	b2db      	uxtb	r3, r3
 800367e:	2b28      	cmp	r3, #40	; 0x28
 8003680:	d147      	bne.n	8003712 <I2C_ITSlaveCplt+0x226>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8003682:	697a      	ldr	r2, [r7, #20]
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	0011      	movs	r1, r2
 8003688:	0018      	movs	r0, r3
 800368a:	f000 f853 	bl	8003734 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800368e:	e040      	b.n	8003712 <I2C_ITSlaveCplt+0x226>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003694:	4a26      	ldr	r2, [pc, #152]	; (8003730 <I2C_ITSlaveCplt+0x244>)
 8003696:	4293      	cmp	r3, r2
 8003698:	d016      	beq.n	80036c8 <I2C_ITSlaveCplt+0x1dc>
    I2C_ITSlaveSeqCplt(hi2c);
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	0018      	movs	r0, r3
 800369e:	f7ff fded 	bl	800327c <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	4a22      	ldr	r2, [pc, #136]	; (8003730 <I2C_ITSlaveCplt+0x244>)
 80036a6:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	2241      	movs	r2, #65	; 0x41
 80036ac:	2120      	movs	r1, #32
 80036ae:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	2200      	movs	r2, #0
 80036b4:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	2240      	movs	r2, #64	; 0x40
 80036ba:	2100      	movs	r1, #0
 80036bc:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ListenCpltCallback(hi2c);
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	0018      	movs	r0, r3
 80036c2:	f7fd fb11 	bl	8000ce8 <HAL_I2C_ListenCpltCallback>
}
 80036c6:	e024      	b.n	8003712 <I2C_ITSlaveCplt+0x226>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2241      	movs	r2, #65	; 0x41
 80036cc:	5c9b      	ldrb	r3, [r3, r2]
 80036ce:	b2db      	uxtb	r3, r3
 80036d0:	2b22      	cmp	r3, #34	; 0x22
 80036d2:	d10f      	bne.n	80036f4 <I2C_ITSlaveCplt+0x208>
    hi2c->State = HAL_I2C_STATE_READY;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2241      	movs	r2, #65	; 0x41
 80036d8:	2120      	movs	r1, #32
 80036da:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	2200      	movs	r2, #0
 80036e0:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	2240      	movs	r2, #64	; 0x40
 80036e6:	2100      	movs	r1, #0
 80036e8:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	0018      	movs	r0, r3
 80036ee:	f7fd faa9 	bl	8000c44 <HAL_I2C_SlaveRxCpltCallback>
}
 80036f2:	e00e      	b.n	8003712 <I2C_ITSlaveCplt+0x226>
    hi2c->State = HAL_I2C_STATE_READY;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2241      	movs	r2, #65	; 0x41
 80036f8:	2120      	movs	r1, #32
 80036fa:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	2200      	movs	r2, #0
 8003700:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	2240      	movs	r2, #64	; 0x40
 8003706:	2100      	movs	r1, #0
 8003708:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	0018      	movs	r0, r3
 800370e:	f7fd fa8b 	bl	8000c28 <HAL_I2C_SlaveTxCpltCallback>
}
 8003712:	46c0      	nop			; (mov r8, r8)
 8003714:	46bd      	mov	sp, r7
 8003716:	b006      	add	sp, #24
 8003718:	bd80      	pop	{r7, pc}
 800371a:	46c0      	nop			; (mov r8, r8)
 800371c:	00008001 	.word	0x00008001
 8003720:	00008002 	.word	0x00008002
 8003724:	fe00e800 	.word	0xfe00e800
 8003728:	ffffbfff 	.word	0xffffbfff
 800372c:	ffff7fff 	.word	0xffff7fff
 8003730:	ffff0000 	.word	0xffff0000

08003734 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8003734:	b580      	push	{r7, lr}
 8003736:	b082      	sub	sp, #8
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]
 800373c:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	4a27      	ldr	r2, [pc, #156]	; (80037e0 <I2C_ITListenCplt+0xac>)
 8003742:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	2200      	movs	r2, #0
 8003748:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	2241      	movs	r2, #65	; 0x41
 800374e:	2120      	movs	r1, #32
 8003750:	5499      	strb	r1, [r3, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	2242      	movs	r2, #66	; 0x42
 8003756:	2100      	movs	r1, #0
 8003758:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	2200      	movs	r2, #0
 800375e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	089b      	lsrs	r3, r3, #2
 8003764:	001a      	movs	r2, r3
 8003766:	2301      	movs	r3, #1
 8003768:	4013      	ands	r3, r2
 800376a:	d022      	beq.n	80037b2 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003776:	b2d2      	uxtb	r2, r2
 8003778:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800377e:	1c5a      	adds	r2, r3, #1
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003788:	2b00      	cmp	r3, #0
 800378a:	d012      	beq.n	80037b2 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003790:	3b01      	subs	r3, #1
 8003792:	b29a      	uxth	r2, r3
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800379c:	b29b      	uxth	r3, r3
 800379e:	3b01      	subs	r3, #1
 80037a0:	b29a      	uxth	r2, r3
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037aa:	2204      	movs	r2, #4
 80037ac:	431a      	orrs	r2, r3
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80037b2:	4a0c      	ldr	r2, [pc, #48]	; (80037e4 <I2C_ITListenCplt+0xb0>)
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	0011      	movs	r1, r2
 80037b8:	0018      	movs	r0, r3
 80037ba:	f000 f9ff 	bl	8003bbc <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	2210      	movs	r2, #16
 80037c4:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	2240      	movs	r2, #64	; 0x40
 80037ca:	2100      	movs	r1, #0
 80037cc:	5499      	strb	r1, [r3, r2]

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	0018      	movs	r0, r3
 80037d2:	f7fd fa89 	bl	8000ce8 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 80037d6:	46c0      	nop			; (mov r8, r8)
 80037d8:	46bd      	mov	sp, r7
 80037da:	b002      	add	sp, #8
 80037dc:	bd80      	pop	{r7, pc}
 80037de:	46c0      	nop			; (mov r8, r8)
 80037e0:	ffff0000 	.word	0xffff0000
 80037e4:	00008003 	.word	0x00008003

080037e8 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b084      	sub	sp, #16
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]
 80037f0:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80037f2:	200f      	movs	r0, #15
 80037f4:	183b      	adds	r3, r7, r0
 80037f6:	687a      	ldr	r2, [r7, #4]
 80037f8:	2141      	movs	r1, #65	; 0x41
 80037fa:	5c52      	ldrb	r2, [r2, r1]
 80037fc:	701a      	strb	r2, [r3, #0]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	2242      	movs	r2, #66	; 0x42
 8003802:	2100      	movs	r1, #0
 8003804:	5499      	strb	r1, [r3, r2]
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	4a62      	ldr	r2, [pc, #392]	; (8003994 <I2C_ITError+0x1ac>)
 800380a:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2200      	movs	r2, #0
 8003810:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003816:	683b      	ldr	r3, [r7, #0]
 8003818:	431a      	orrs	r2, r3
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800381e:	183b      	adds	r3, r7, r0
 8003820:	781b      	ldrb	r3, [r3, #0]
 8003822:	2b28      	cmp	r3, #40	; 0x28
 8003824:	d007      	beq.n	8003836 <I2C_ITError+0x4e>
 8003826:	183b      	adds	r3, r7, r0
 8003828:	781b      	ldrb	r3, [r3, #0]
 800382a:	2b29      	cmp	r3, #41	; 0x29
 800382c:	d003      	beq.n	8003836 <I2C_ITError+0x4e>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800382e:	183b      	adds	r3, r7, r0
 8003830:	781b      	ldrb	r3, [r3, #0]
 8003832:	2b2a      	cmp	r3, #42	; 0x2a
 8003834:	d10c      	bne.n	8003850 <I2C_ITError+0x68>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	2103      	movs	r1, #3
 800383a:	0018      	movs	r0, r3
 800383c:	f000 f9be 	bl	8003bbc <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2241      	movs	r2, #65	; 0x41
 8003844:	2128      	movs	r1, #40	; 0x28
 8003846:	5499      	strb	r1, [r3, r2]
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	4a53      	ldr	r2, [pc, #332]	; (8003998 <I2C_ITError+0x1b0>)
 800384c:	635a      	str	r2, [r3, #52]	; 0x34
 800384e:	e012      	b.n	8003876 <I2C_ITError+0x8e>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8003850:	4a52      	ldr	r2, [pc, #328]	; (800399c <I2C_ITError+0x1b4>)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	0011      	movs	r1, r2
 8003856:	0018      	movs	r0, r3
 8003858:	f000 f9b0 	bl	8003bbc <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2241      	movs	r2, #65	; 0x41
 8003860:	5c9b      	ldrb	r3, [r3, r2]
 8003862:	b2db      	uxtb	r3, r3
 8003864:	2b60      	cmp	r3, #96	; 0x60
 8003866:	d003      	beq.n	8003870 <I2C_ITError+0x88>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2241      	movs	r2, #65	; 0x41
 800386c:	2120      	movs	r1, #32
 800386e:	5499      	strb	r1, [r3, r2]
    }
    hi2c->XferISR       = NULL;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2200      	movs	r2, #0
 8003874:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800387a:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003880:	2b00      	cmp	r3, #0
 8003882:	d03b      	beq.n	80038fc <I2C_ITError+0x114>
 8003884:	68bb      	ldr	r3, [r7, #8]
 8003886:	2b11      	cmp	r3, #17
 8003888:	d002      	beq.n	8003890 <I2C_ITError+0xa8>
 800388a:	68bb      	ldr	r3, [r7, #8]
 800388c:	2b21      	cmp	r3, #33	; 0x21
 800388e:	d135      	bne.n	80038fc <I2C_ITError+0x114>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	681a      	ldr	r2, [r3, #0]
 8003896:	2380      	movs	r3, #128	; 0x80
 8003898:	01db      	lsls	r3, r3, #7
 800389a:	401a      	ands	r2, r3
 800389c:	2380      	movs	r3, #128	; 0x80
 800389e:	01db      	lsls	r3, r3, #7
 80038a0:	429a      	cmp	r2, r3
 80038a2:	d107      	bne.n	80038b4 <I2C_ITError+0xcc>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	681a      	ldr	r2, [r3, #0]
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	493c      	ldr	r1, [pc, #240]	; (80039a0 <I2C_ITError+0x1b8>)
 80038b0:	400a      	ands	r2, r1
 80038b2:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038b8:	0018      	movs	r0, r3
 80038ba:	f7fe fc40 	bl	800213e <HAL_DMA_GetState>
 80038be:	0003      	movs	r3, r0
 80038c0:	2b01      	cmp	r3, #1
 80038c2:	d016      	beq.n	80038f2 <I2C_ITError+0x10a>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038c8:	4a36      	ldr	r2, [pc, #216]	; (80039a4 <I2C_ITError+0x1bc>)
 80038ca:	635a      	str	r2, [r3, #52]	; 0x34

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	2240      	movs	r2, #64	; 0x40
 80038d0:	2100      	movs	r1, #0
 80038d2:	5499      	strb	r1, [r3, r2]

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038d8:	0018      	movs	r0, r3
 80038da:	f7fe fb49 	bl	8001f70 <HAL_DMA_Abort_IT>
 80038de:	1e03      	subs	r3, r0, #0
 80038e0:	d051      	beq.n	8003986 <I2C_ITError+0x19e>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038e6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038ec:	0018      	movs	r0, r3
 80038ee:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80038f0:	e049      	b.n	8003986 <I2C_ITError+0x19e>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	0018      	movs	r0, r3
 80038f6:	f000 f859 	bl	80039ac <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80038fa:	e044      	b.n	8003986 <I2C_ITError+0x19e>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003900:	2b00      	cmp	r3, #0
 8003902:	d03b      	beq.n	800397c <I2C_ITError+0x194>
 8003904:	68bb      	ldr	r3, [r7, #8]
 8003906:	2b12      	cmp	r3, #18
 8003908:	d002      	beq.n	8003910 <I2C_ITError+0x128>
 800390a:	68bb      	ldr	r3, [r7, #8]
 800390c:	2b22      	cmp	r3, #34	; 0x22
 800390e:	d135      	bne.n	800397c <I2C_ITError+0x194>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	681a      	ldr	r2, [r3, #0]
 8003916:	2380      	movs	r3, #128	; 0x80
 8003918:	021b      	lsls	r3, r3, #8
 800391a:	401a      	ands	r2, r3
 800391c:	2380      	movs	r3, #128	; 0x80
 800391e:	021b      	lsls	r3, r3, #8
 8003920:	429a      	cmp	r2, r3
 8003922:	d107      	bne.n	8003934 <I2C_ITError+0x14c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	681a      	ldr	r2, [r3, #0]
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	491e      	ldr	r1, [pc, #120]	; (80039a8 <I2C_ITError+0x1c0>)
 8003930:	400a      	ands	r2, r1
 8003932:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003938:	0018      	movs	r0, r3
 800393a:	f7fe fc00 	bl	800213e <HAL_DMA_GetState>
 800393e:	0003      	movs	r3, r0
 8003940:	2b01      	cmp	r3, #1
 8003942:	d016      	beq.n	8003972 <I2C_ITError+0x18a>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003948:	4a16      	ldr	r2, [pc, #88]	; (80039a4 <I2C_ITError+0x1bc>)
 800394a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	2240      	movs	r2, #64	; 0x40
 8003950:	2100      	movs	r1, #0
 8003952:	5499      	strb	r1, [r3, r2]

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003958:	0018      	movs	r0, r3
 800395a:	f7fe fb09 	bl	8001f70 <HAL_DMA_Abort_IT>
 800395e:	1e03      	subs	r3, r0, #0
 8003960:	d013      	beq.n	800398a <I2C_ITError+0x1a2>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003966:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800396c:	0018      	movs	r0, r3
 800396e:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003970:	e00b      	b.n	800398a <I2C_ITError+0x1a2>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	0018      	movs	r0, r3
 8003976:	f000 f819 	bl	80039ac <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800397a:	e006      	b.n	800398a <I2C_ITError+0x1a2>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	0018      	movs	r0, r3
 8003980:	f000 f814 	bl	80039ac <I2C_TreatErrorCallback>
  }
}
 8003984:	e002      	b.n	800398c <I2C_ITError+0x1a4>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003986:	46c0      	nop			; (mov r8, r8)
 8003988:	e000      	b.n	800398c <I2C_ITError+0x1a4>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800398a:	46c0      	nop			; (mov r8, r8)
}
 800398c:	46c0      	nop			; (mov r8, r8)
 800398e:	46bd      	mov	sp, r7
 8003990:	b004      	add	sp, #16
 8003992:	bd80      	pop	{r7, pc}
 8003994:	ffff0000 	.word	0xffff0000
 8003998:	08002a85 	.word	0x08002a85
 800399c:	00008003 	.word	0x00008003
 80039a0:	ffffbfff 	.word	0xffffbfff
 80039a4:	08003a43 	.word	0x08003a43
 80039a8:	ffff7fff 	.word	0xffff7fff

080039ac <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80039ac:	b580      	push	{r7, lr}
 80039ae:	b082      	sub	sp, #8
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	2241      	movs	r2, #65	; 0x41
 80039b8:	5c9b      	ldrb	r3, [r3, r2]
 80039ba:	b2db      	uxtb	r3, r3
 80039bc:	2b60      	cmp	r3, #96	; 0x60
 80039be:	d10f      	bne.n	80039e0 <I2C_TreatErrorCallback+0x34>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2241      	movs	r2, #65	; 0x41
 80039c4:	2120      	movs	r1, #32
 80039c6:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2200      	movs	r2, #0
 80039cc:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	2240      	movs	r2, #64	; 0x40
 80039d2:	2100      	movs	r1, #0
 80039d4:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	0018      	movs	r0, r3
 80039da:	f7ff f841 	bl	8002a60 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80039de:	e00a      	b.n	80039f6 <I2C_TreatErrorCallback+0x4a>
    hi2c->PreviousState = I2C_STATE_NONE;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2200      	movs	r2, #0
 80039e4:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	2240      	movs	r2, #64	; 0x40
 80039ea:	2100      	movs	r1, #0
 80039ec:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ErrorCallback(hi2c);
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	0018      	movs	r0, r3
 80039f2:	f7fd f981 	bl	8000cf8 <HAL_I2C_ErrorCallback>
}
 80039f6:	46c0      	nop			; (mov r8, r8)
 80039f8:	46bd      	mov	sp, r7
 80039fa:	b002      	add	sp, #8
 80039fc:	bd80      	pop	{r7, pc}

080039fe <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80039fe:	b580      	push	{r7, lr}
 8003a00:	b082      	sub	sp, #8
 8003a02:	af00      	add	r7, sp, #0
 8003a04:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	699b      	ldr	r3, [r3, #24]
 8003a0c:	2202      	movs	r2, #2
 8003a0e:	4013      	ands	r3, r2
 8003a10:	2b02      	cmp	r3, #2
 8003a12:	d103      	bne.n	8003a1c <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	2200      	movs	r2, #0
 8003a1a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	699b      	ldr	r3, [r3, #24]
 8003a22:	2201      	movs	r2, #1
 8003a24:	4013      	ands	r3, r2
 8003a26:	2b01      	cmp	r3, #1
 8003a28:	d007      	beq.n	8003a3a <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	699a      	ldr	r2, [r3, #24]
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	2101      	movs	r1, #1
 8003a36:	430a      	orrs	r2, r1
 8003a38:	619a      	str	r2, [r3, #24]
  }
}
 8003a3a:	46c0      	nop			; (mov r8, r8)
 8003a3c:	46bd      	mov	sp, r7
 8003a3e:	b002      	add	sp, #8
 8003a40:	bd80      	pop	{r7, pc}

08003a42 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8003a42:	b580      	push	{r7, lr}
 8003a44:	b084      	sub	sp, #16
 8003a46:	af00      	add	r7, sp, #0
 8003a48:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a4e:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d003      	beq.n	8003a60 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d003      	beq.n	8003a70 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	635a      	str	r2, [r3, #52]	; 0x34
  }

  I2C_TreatErrorCallback(hi2c);
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	0018      	movs	r0, r3
 8003a74:	f7ff ff9a 	bl	80039ac <I2C_TreatErrorCallback>
}
 8003a78:	46c0      	nop			; (mov r8, r8)
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	b004      	add	sp, #16
 8003a7e:	bd80      	pop	{r7, pc}

08003a80 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003a80:	b590      	push	{r4, r7, lr}
 8003a82:	b085      	sub	sp, #20
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	60f8      	str	r0, [r7, #12]
 8003a88:	0008      	movs	r0, r1
 8003a8a:	0011      	movs	r1, r2
 8003a8c:	607b      	str	r3, [r7, #4]
 8003a8e:	240a      	movs	r4, #10
 8003a90:	193b      	adds	r3, r7, r4
 8003a92:	1c02      	adds	r2, r0, #0
 8003a94:	801a      	strh	r2, [r3, #0]
 8003a96:	2009      	movs	r0, #9
 8003a98:	183b      	adds	r3, r7, r0
 8003a9a:	1c0a      	adds	r2, r1, #0
 8003a9c:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	685b      	ldr	r3, [r3, #4]
 8003aa4:	6a3a      	ldr	r2, [r7, #32]
 8003aa6:	0d51      	lsrs	r1, r2, #21
 8003aa8:	2280      	movs	r2, #128	; 0x80
 8003aaa:	00d2      	lsls	r2, r2, #3
 8003aac:	400a      	ands	r2, r1
 8003aae:	490e      	ldr	r1, [pc, #56]	; (8003ae8 <I2C_TransferConfig+0x68>)
 8003ab0:	430a      	orrs	r2, r1
 8003ab2:	43d2      	mvns	r2, r2
 8003ab4:	401a      	ands	r2, r3
 8003ab6:	0011      	movs	r1, r2
 8003ab8:	193b      	adds	r3, r7, r4
 8003aba:	881b      	ldrh	r3, [r3, #0]
 8003abc:	059b      	lsls	r3, r3, #22
 8003abe:	0d9a      	lsrs	r2, r3, #22
 8003ac0:	183b      	adds	r3, r7, r0
 8003ac2:	781b      	ldrb	r3, [r3, #0]
 8003ac4:	0418      	lsls	r0, r3, #16
 8003ac6:	23ff      	movs	r3, #255	; 0xff
 8003ac8:	041b      	lsls	r3, r3, #16
 8003aca:	4003      	ands	r3, r0
 8003acc:	431a      	orrs	r2, r3
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	431a      	orrs	r2, r3
 8003ad2:	6a3b      	ldr	r3, [r7, #32]
 8003ad4:	431a      	orrs	r2, r3
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	430a      	orrs	r2, r1
 8003adc:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 8003ade:	46c0      	nop			; (mov r8, r8)
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	b005      	add	sp, #20
 8003ae4:	bd90      	pop	{r4, r7, pc}
 8003ae6:	46c0      	nop			; (mov r8, r8)
 8003ae8:	03ff63ff 	.word	0x03ff63ff

08003aec <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	b084      	sub	sp, #16
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]
 8003af4:	000a      	movs	r2, r1
 8003af6:	1cbb      	adds	r3, r7, #2
 8003af8:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 8003afa:	2300      	movs	r3, #0
 8003afc:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003b02:	4b2c      	ldr	r3, [pc, #176]	; (8003bb4 <I2C_Enable_IRQ+0xc8>)
 8003b04:	429a      	cmp	r2, r3
 8003b06:	d004      	beq.n	8003b12 <I2C_Enable_IRQ+0x26>
      (hi2c->XferISR == I2C_Slave_ISR_DMA))
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 8003b0c:	4b2a      	ldr	r3, [pc, #168]	; (8003bb8 <I2C_Enable_IRQ+0xcc>)
 8003b0e:	429a      	cmp	r2, r3
 8003b10:	d121      	bne.n	8003b56 <I2C_Enable_IRQ+0x6a>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8003b12:	1cbb      	adds	r3, r7, #2
 8003b14:	2200      	movs	r2, #0
 8003b16:	5e9b      	ldrsh	r3, [r3, r2]
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	da03      	bge.n	8003b24 <I2C_Enable_IRQ+0x38>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	22b8      	movs	r2, #184	; 0xb8
 8003b20:	4313      	orrs	r3, r2
 8003b22:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8003b24:	1cbb      	adds	r3, r7, #2
 8003b26:	881b      	ldrh	r3, [r3, #0]
 8003b28:	2b10      	cmp	r3, #16
 8003b2a:	d103      	bne.n	8003b34 <I2C_Enable_IRQ+0x48>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	2290      	movs	r2, #144	; 0x90
 8003b30:	4313      	orrs	r3, r2
 8003b32:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8003b34:	1cbb      	adds	r3, r7, #2
 8003b36:	881b      	ldrh	r3, [r3, #0]
 8003b38:	2b20      	cmp	r3, #32
 8003b3a:	d103      	bne.n	8003b44 <I2C_Enable_IRQ+0x58>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	2260      	movs	r2, #96	; 0x60
 8003b40:	4313      	orrs	r3, r2
 8003b42:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8003b44:	1cbb      	adds	r3, r7, #2
 8003b46:	881b      	ldrh	r3, [r3, #0]
 8003b48:	2b40      	cmp	r3, #64	; 0x40
 8003b4a:	d127      	bne.n	8003b9c <I2C_Enable_IRQ+0xb0>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	2240      	movs	r2, #64	; 0x40
 8003b50:	4313      	orrs	r3, r2
 8003b52:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8003b54:	e022      	b.n	8003b9c <I2C_Enable_IRQ+0xb0>
    }
  }
  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8003b56:	1cbb      	adds	r3, r7, #2
 8003b58:	2200      	movs	r2, #0
 8003b5a:	5e9b      	ldrsh	r3, [r3, r2]
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	da03      	bge.n	8003b68 <I2C_Enable_IRQ+0x7c>
    {
      /* Enable ERR, STOP, NACK, and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	22b8      	movs	r2, #184	; 0xb8
 8003b64:	4313      	orrs	r3, r2
 8003b66:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8003b68:	1cbb      	adds	r3, r7, #2
 8003b6a:	881b      	ldrh	r3, [r3, #0]
 8003b6c:	2201      	movs	r2, #1
 8003b6e:	4013      	ands	r3, r2
 8003b70:	d003      	beq.n	8003b7a <I2C_Enable_IRQ+0x8e>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	22f2      	movs	r2, #242	; 0xf2
 8003b76:	4313      	orrs	r3, r2
 8003b78:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8003b7a:	1cbb      	adds	r3, r7, #2
 8003b7c:	881b      	ldrh	r3, [r3, #0]
 8003b7e:	2202      	movs	r2, #2
 8003b80:	4013      	ands	r3, r2
 8003b82:	d003      	beq.n	8003b8c <I2C_Enable_IRQ+0xa0>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	22f4      	movs	r2, #244	; 0xf4
 8003b88:	4313      	orrs	r3, r2
 8003b8a:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8003b8c:	1cbb      	adds	r3, r7, #2
 8003b8e:	881b      	ldrh	r3, [r3, #0]
 8003b90:	2b20      	cmp	r3, #32
 8003b92:	d103      	bne.n	8003b9c <I2C_Enable_IRQ+0xb0>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	2220      	movs	r2, #32
 8003b98:	4313      	orrs	r3, r2
 8003b9a:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	6819      	ldr	r1, [r3, #0]
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	68fa      	ldr	r2, [r7, #12]
 8003ba8:	430a      	orrs	r2, r1
 8003baa:	601a      	str	r2, [r3, #0]
}
 8003bac:	46c0      	nop			; (mov r8, r8)
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	b004      	add	sp, #16
 8003bb2:	bd80      	pop	{r7, pc}
 8003bb4:	08002cad 	.word	0x08002cad
 8003bb8:	08002ec5 	.word	0x08002ec5

08003bbc <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	b084      	sub	sp, #16
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]
 8003bc4:	000a      	movs	r2, r1
 8003bc6:	1cbb      	adds	r3, r7, #2
 8003bc8:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 8003bca:	2300      	movs	r3, #0
 8003bcc:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8003bce:	1cbb      	adds	r3, r7, #2
 8003bd0:	881b      	ldrh	r3, [r3, #0]
 8003bd2:	2201      	movs	r2, #1
 8003bd4:	4013      	ands	r3, r2
 8003bd6:	d010      	beq.n	8003bfa <I2C_Disable_IRQ+0x3e>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	2242      	movs	r2, #66	; 0x42
 8003bdc:	4313      	orrs	r3, r2
 8003bde:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2241      	movs	r2, #65	; 0x41
 8003be4:	5c9b      	ldrb	r3, [r3, r2]
 8003be6:	b2db      	uxtb	r3, r3
 8003be8:	001a      	movs	r2, r3
 8003bea:	2328      	movs	r3, #40	; 0x28
 8003bec:	4013      	ands	r3, r2
 8003bee:	2b28      	cmp	r3, #40	; 0x28
 8003bf0:	d003      	beq.n	8003bfa <I2C_Disable_IRQ+0x3e>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	22b0      	movs	r2, #176	; 0xb0
 8003bf6:	4313      	orrs	r3, r2
 8003bf8:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8003bfa:	1cbb      	adds	r3, r7, #2
 8003bfc:	881b      	ldrh	r3, [r3, #0]
 8003bfe:	2202      	movs	r2, #2
 8003c00:	4013      	ands	r3, r2
 8003c02:	d010      	beq.n	8003c26 <I2C_Disable_IRQ+0x6a>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	2244      	movs	r2, #68	; 0x44
 8003c08:	4313      	orrs	r3, r2
 8003c0a:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2241      	movs	r2, #65	; 0x41
 8003c10:	5c9b      	ldrb	r3, [r3, r2]
 8003c12:	b2db      	uxtb	r3, r3
 8003c14:	001a      	movs	r2, r3
 8003c16:	2328      	movs	r3, #40	; 0x28
 8003c18:	4013      	ands	r3, r2
 8003c1a:	2b28      	cmp	r3, #40	; 0x28
 8003c1c:	d003      	beq.n	8003c26 <I2C_Disable_IRQ+0x6a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	22b0      	movs	r2, #176	; 0xb0
 8003c22:	4313      	orrs	r3, r2
 8003c24:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8003c26:	1cbb      	adds	r3, r7, #2
 8003c28:	2200      	movs	r2, #0
 8003c2a:	5e9b      	ldrsh	r3, [r3, r2]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	da03      	bge.n	8003c38 <I2C_Disable_IRQ+0x7c>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	22b8      	movs	r2, #184	; 0xb8
 8003c34:	4313      	orrs	r3, r2
 8003c36:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8003c38:	1cbb      	adds	r3, r7, #2
 8003c3a:	881b      	ldrh	r3, [r3, #0]
 8003c3c:	2b10      	cmp	r3, #16
 8003c3e:	d103      	bne.n	8003c48 <I2C_Disable_IRQ+0x8c>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	2290      	movs	r2, #144	; 0x90
 8003c44:	4313      	orrs	r3, r2
 8003c46:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8003c48:	1cbb      	adds	r3, r7, #2
 8003c4a:	881b      	ldrh	r3, [r3, #0]
 8003c4c:	2b20      	cmp	r3, #32
 8003c4e:	d103      	bne.n	8003c58 <I2C_Disable_IRQ+0x9c>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	2220      	movs	r2, #32
 8003c54:	4313      	orrs	r3, r2
 8003c56:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8003c58:	1cbb      	adds	r3, r7, #2
 8003c5a:	881b      	ldrh	r3, [r3, #0]
 8003c5c:	2b40      	cmp	r3, #64	; 0x40
 8003c5e:	d103      	bne.n	8003c68 <I2C_Disable_IRQ+0xac>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	2240      	movs	r2, #64	; 0x40
 8003c64:	4313      	orrs	r3, r2
 8003c66:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	681a      	ldr	r2, [r3, #0]
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	43d9      	mvns	r1, r3
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	400a      	ands	r2, r1
 8003c78:	601a      	str	r2, [r3, #0]
}
 8003c7a:	46c0      	nop			; (mov r8, r8)
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	b004      	add	sp, #16
 8003c80:	bd80      	pop	{r7, pc}
	...

08003c84 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003c84:	b580      	push	{r7, lr}
 8003c86:	b082      	sub	sp, #8
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	6078      	str	r0, [r7, #4]
 8003c8c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	2241      	movs	r2, #65	; 0x41
 8003c92:	5c9b      	ldrb	r3, [r3, r2]
 8003c94:	b2db      	uxtb	r3, r3
 8003c96:	2b20      	cmp	r3, #32
 8003c98:	d138      	bne.n	8003d0c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	2240      	movs	r2, #64	; 0x40
 8003c9e:	5c9b      	ldrb	r3, [r3, r2]
 8003ca0:	2b01      	cmp	r3, #1
 8003ca2:	d101      	bne.n	8003ca8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003ca4:	2302      	movs	r3, #2
 8003ca6:	e032      	b.n	8003d0e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2240      	movs	r2, #64	; 0x40
 8003cac:	2101      	movs	r1, #1
 8003cae:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2241      	movs	r2, #65	; 0x41
 8003cb4:	2124      	movs	r1, #36	; 0x24
 8003cb6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	681a      	ldr	r2, [r3, #0]
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	2101      	movs	r1, #1
 8003cc4:	438a      	bics	r2, r1
 8003cc6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	681a      	ldr	r2, [r3, #0]
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	4911      	ldr	r1, [pc, #68]	; (8003d18 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8003cd4:	400a      	ands	r2, r1
 8003cd6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	6819      	ldr	r1, [r3, #0]
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	683a      	ldr	r2, [r7, #0]
 8003ce4:	430a      	orrs	r2, r1
 8003ce6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	681a      	ldr	r2, [r3, #0]
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	2101      	movs	r1, #1
 8003cf4:	430a      	orrs	r2, r1
 8003cf6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	2241      	movs	r2, #65	; 0x41
 8003cfc:	2120      	movs	r1, #32
 8003cfe:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	2240      	movs	r2, #64	; 0x40
 8003d04:	2100      	movs	r1, #0
 8003d06:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003d08:	2300      	movs	r3, #0
 8003d0a:	e000      	b.n	8003d0e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003d0c:	2302      	movs	r3, #2
  }
}
 8003d0e:	0018      	movs	r0, r3
 8003d10:	46bd      	mov	sp, r7
 8003d12:	b002      	add	sp, #8
 8003d14:	bd80      	pop	{r7, pc}
 8003d16:	46c0      	nop			; (mov r8, r8)
 8003d18:	ffffefff 	.word	0xffffefff

08003d1c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	b084      	sub	sp, #16
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
 8003d24:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	2241      	movs	r2, #65	; 0x41
 8003d2a:	5c9b      	ldrb	r3, [r3, r2]
 8003d2c:	b2db      	uxtb	r3, r3
 8003d2e:	2b20      	cmp	r3, #32
 8003d30:	d139      	bne.n	8003da6 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	2240      	movs	r2, #64	; 0x40
 8003d36:	5c9b      	ldrb	r3, [r3, r2]
 8003d38:	2b01      	cmp	r3, #1
 8003d3a:	d101      	bne.n	8003d40 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003d3c:	2302      	movs	r3, #2
 8003d3e:	e033      	b.n	8003da8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2240      	movs	r2, #64	; 0x40
 8003d44:	2101      	movs	r1, #1
 8003d46:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2241      	movs	r2, #65	; 0x41
 8003d4c:	2124      	movs	r1, #36	; 0x24
 8003d4e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	681a      	ldr	r2, [r3, #0]
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	2101      	movs	r1, #1
 8003d5c:	438a      	bics	r2, r1
 8003d5e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	4a11      	ldr	r2, [pc, #68]	; (8003db0 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8003d6c:	4013      	ands	r3, r2
 8003d6e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003d70:	683b      	ldr	r3, [r7, #0]
 8003d72:	021b      	lsls	r3, r3, #8
 8003d74:	68fa      	ldr	r2, [r7, #12]
 8003d76:	4313      	orrs	r3, r2
 8003d78:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	68fa      	ldr	r2, [r7, #12]
 8003d80:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	681a      	ldr	r2, [r3, #0]
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	2101      	movs	r1, #1
 8003d8e:	430a      	orrs	r2, r1
 8003d90:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	2241      	movs	r2, #65	; 0x41
 8003d96:	2120      	movs	r1, #32
 8003d98:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	2240      	movs	r2, #64	; 0x40
 8003d9e:	2100      	movs	r1, #0
 8003da0:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003da2:	2300      	movs	r3, #0
 8003da4:	e000      	b.n	8003da8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003da6:	2302      	movs	r3, #2
  }
}
 8003da8:	0018      	movs	r0, r3
 8003daa:	46bd      	mov	sp, r7
 8003dac:	b004      	add	sp, #16
 8003dae:	bd80      	pop	{r7, pc}
 8003db0:	fffff0ff 	.word	0xfffff0ff

08003db4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b088      	sub	sp, #32
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d101      	bne.n	8003dc6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003dc2:	2301      	movs	r3, #1
 8003dc4:	e301      	b.n	80043ca <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	2201      	movs	r2, #1
 8003dcc:	4013      	ands	r3, r2
 8003dce:	d100      	bne.n	8003dd2 <HAL_RCC_OscConfig+0x1e>
 8003dd0:	e08d      	b.n	8003eee <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003dd2:	4bc3      	ldr	r3, [pc, #780]	; (80040e0 <HAL_RCC_OscConfig+0x32c>)
 8003dd4:	685b      	ldr	r3, [r3, #4]
 8003dd6:	220c      	movs	r2, #12
 8003dd8:	4013      	ands	r3, r2
 8003dda:	2b04      	cmp	r3, #4
 8003ddc:	d00e      	beq.n	8003dfc <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003dde:	4bc0      	ldr	r3, [pc, #768]	; (80040e0 <HAL_RCC_OscConfig+0x32c>)
 8003de0:	685b      	ldr	r3, [r3, #4]
 8003de2:	220c      	movs	r2, #12
 8003de4:	4013      	ands	r3, r2
 8003de6:	2b08      	cmp	r3, #8
 8003de8:	d116      	bne.n	8003e18 <HAL_RCC_OscConfig+0x64>
 8003dea:	4bbd      	ldr	r3, [pc, #756]	; (80040e0 <HAL_RCC_OscConfig+0x32c>)
 8003dec:	685a      	ldr	r2, [r3, #4]
 8003dee:	2380      	movs	r3, #128	; 0x80
 8003df0:	025b      	lsls	r3, r3, #9
 8003df2:	401a      	ands	r2, r3
 8003df4:	2380      	movs	r3, #128	; 0x80
 8003df6:	025b      	lsls	r3, r3, #9
 8003df8:	429a      	cmp	r2, r3
 8003dfa:	d10d      	bne.n	8003e18 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003dfc:	4bb8      	ldr	r3, [pc, #736]	; (80040e0 <HAL_RCC_OscConfig+0x32c>)
 8003dfe:	681a      	ldr	r2, [r3, #0]
 8003e00:	2380      	movs	r3, #128	; 0x80
 8003e02:	029b      	lsls	r3, r3, #10
 8003e04:	4013      	ands	r3, r2
 8003e06:	d100      	bne.n	8003e0a <HAL_RCC_OscConfig+0x56>
 8003e08:	e070      	b.n	8003eec <HAL_RCC_OscConfig+0x138>
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	685b      	ldr	r3, [r3, #4]
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d000      	beq.n	8003e14 <HAL_RCC_OscConfig+0x60>
 8003e12:	e06b      	b.n	8003eec <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8003e14:	2301      	movs	r3, #1
 8003e16:	e2d8      	b.n	80043ca <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	685b      	ldr	r3, [r3, #4]
 8003e1c:	2b01      	cmp	r3, #1
 8003e1e:	d107      	bne.n	8003e30 <HAL_RCC_OscConfig+0x7c>
 8003e20:	4baf      	ldr	r3, [pc, #700]	; (80040e0 <HAL_RCC_OscConfig+0x32c>)
 8003e22:	681a      	ldr	r2, [r3, #0]
 8003e24:	4bae      	ldr	r3, [pc, #696]	; (80040e0 <HAL_RCC_OscConfig+0x32c>)
 8003e26:	2180      	movs	r1, #128	; 0x80
 8003e28:	0249      	lsls	r1, r1, #9
 8003e2a:	430a      	orrs	r2, r1
 8003e2c:	601a      	str	r2, [r3, #0]
 8003e2e:	e02f      	b.n	8003e90 <HAL_RCC_OscConfig+0xdc>
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	685b      	ldr	r3, [r3, #4]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d10c      	bne.n	8003e52 <HAL_RCC_OscConfig+0x9e>
 8003e38:	4ba9      	ldr	r3, [pc, #676]	; (80040e0 <HAL_RCC_OscConfig+0x32c>)
 8003e3a:	681a      	ldr	r2, [r3, #0]
 8003e3c:	4ba8      	ldr	r3, [pc, #672]	; (80040e0 <HAL_RCC_OscConfig+0x32c>)
 8003e3e:	49a9      	ldr	r1, [pc, #676]	; (80040e4 <HAL_RCC_OscConfig+0x330>)
 8003e40:	400a      	ands	r2, r1
 8003e42:	601a      	str	r2, [r3, #0]
 8003e44:	4ba6      	ldr	r3, [pc, #664]	; (80040e0 <HAL_RCC_OscConfig+0x32c>)
 8003e46:	681a      	ldr	r2, [r3, #0]
 8003e48:	4ba5      	ldr	r3, [pc, #660]	; (80040e0 <HAL_RCC_OscConfig+0x32c>)
 8003e4a:	49a7      	ldr	r1, [pc, #668]	; (80040e8 <HAL_RCC_OscConfig+0x334>)
 8003e4c:	400a      	ands	r2, r1
 8003e4e:	601a      	str	r2, [r3, #0]
 8003e50:	e01e      	b.n	8003e90 <HAL_RCC_OscConfig+0xdc>
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	685b      	ldr	r3, [r3, #4]
 8003e56:	2b05      	cmp	r3, #5
 8003e58:	d10e      	bne.n	8003e78 <HAL_RCC_OscConfig+0xc4>
 8003e5a:	4ba1      	ldr	r3, [pc, #644]	; (80040e0 <HAL_RCC_OscConfig+0x32c>)
 8003e5c:	681a      	ldr	r2, [r3, #0]
 8003e5e:	4ba0      	ldr	r3, [pc, #640]	; (80040e0 <HAL_RCC_OscConfig+0x32c>)
 8003e60:	2180      	movs	r1, #128	; 0x80
 8003e62:	02c9      	lsls	r1, r1, #11
 8003e64:	430a      	orrs	r2, r1
 8003e66:	601a      	str	r2, [r3, #0]
 8003e68:	4b9d      	ldr	r3, [pc, #628]	; (80040e0 <HAL_RCC_OscConfig+0x32c>)
 8003e6a:	681a      	ldr	r2, [r3, #0]
 8003e6c:	4b9c      	ldr	r3, [pc, #624]	; (80040e0 <HAL_RCC_OscConfig+0x32c>)
 8003e6e:	2180      	movs	r1, #128	; 0x80
 8003e70:	0249      	lsls	r1, r1, #9
 8003e72:	430a      	orrs	r2, r1
 8003e74:	601a      	str	r2, [r3, #0]
 8003e76:	e00b      	b.n	8003e90 <HAL_RCC_OscConfig+0xdc>
 8003e78:	4b99      	ldr	r3, [pc, #612]	; (80040e0 <HAL_RCC_OscConfig+0x32c>)
 8003e7a:	681a      	ldr	r2, [r3, #0]
 8003e7c:	4b98      	ldr	r3, [pc, #608]	; (80040e0 <HAL_RCC_OscConfig+0x32c>)
 8003e7e:	4999      	ldr	r1, [pc, #612]	; (80040e4 <HAL_RCC_OscConfig+0x330>)
 8003e80:	400a      	ands	r2, r1
 8003e82:	601a      	str	r2, [r3, #0]
 8003e84:	4b96      	ldr	r3, [pc, #600]	; (80040e0 <HAL_RCC_OscConfig+0x32c>)
 8003e86:	681a      	ldr	r2, [r3, #0]
 8003e88:	4b95      	ldr	r3, [pc, #596]	; (80040e0 <HAL_RCC_OscConfig+0x32c>)
 8003e8a:	4997      	ldr	r1, [pc, #604]	; (80040e8 <HAL_RCC_OscConfig+0x334>)
 8003e8c:	400a      	ands	r2, r1
 8003e8e:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	685b      	ldr	r3, [r3, #4]
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d014      	beq.n	8003ec2 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e98:	f7fd fac0 	bl	800141c <HAL_GetTick>
 8003e9c:	0003      	movs	r3, r0
 8003e9e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ea0:	e008      	b.n	8003eb4 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003ea2:	f7fd fabb 	bl	800141c <HAL_GetTick>
 8003ea6:	0002      	movs	r2, r0
 8003ea8:	69bb      	ldr	r3, [r7, #24]
 8003eaa:	1ad3      	subs	r3, r2, r3
 8003eac:	2b64      	cmp	r3, #100	; 0x64
 8003eae:	d901      	bls.n	8003eb4 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8003eb0:	2303      	movs	r3, #3
 8003eb2:	e28a      	b.n	80043ca <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003eb4:	4b8a      	ldr	r3, [pc, #552]	; (80040e0 <HAL_RCC_OscConfig+0x32c>)
 8003eb6:	681a      	ldr	r2, [r3, #0]
 8003eb8:	2380      	movs	r3, #128	; 0x80
 8003eba:	029b      	lsls	r3, r3, #10
 8003ebc:	4013      	ands	r3, r2
 8003ebe:	d0f0      	beq.n	8003ea2 <HAL_RCC_OscConfig+0xee>
 8003ec0:	e015      	b.n	8003eee <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ec2:	f7fd faab 	bl	800141c <HAL_GetTick>
 8003ec6:	0003      	movs	r3, r0
 8003ec8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003eca:	e008      	b.n	8003ede <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003ecc:	f7fd faa6 	bl	800141c <HAL_GetTick>
 8003ed0:	0002      	movs	r2, r0
 8003ed2:	69bb      	ldr	r3, [r7, #24]
 8003ed4:	1ad3      	subs	r3, r2, r3
 8003ed6:	2b64      	cmp	r3, #100	; 0x64
 8003ed8:	d901      	bls.n	8003ede <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8003eda:	2303      	movs	r3, #3
 8003edc:	e275      	b.n	80043ca <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ede:	4b80      	ldr	r3, [pc, #512]	; (80040e0 <HAL_RCC_OscConfig+0x32c>)
 8003ee0:	681a      	ldr	r2, [r3, #0]
 8003ee2:	2380      	movs	r3, #128	; 0x80
 8003ee4:	029b      	lsls	r3, r3, #10
 8003ee6:	4013      	ands	r3, r2
 8003ee8:	d1f0      	bne.n	8003ecc <HAL_RCC_OscConfig+0x118>
 8003eea:	e000      	b.n	8003eee <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003eec:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	2202      	movs	r2, #2
 8003ef4:	4013      	ands	r3, r2
 8003ef6:	d100      	bne.n	8003efa <HAL_RCC_OscConfig+0x146>
 8003ef8:	e069      	b.n	8003fce <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003efa:	4b79      	ldr	r3, [pc, #484]	; (80040e0 <HAL_RCC_OscConfig+0x32c>)
 8003efc:	685b      	ldr	r3, [r3, #4]
 8003efe:	220c      	movs	r2, #12
 8003f00:	4013      	ands	r3, r2
 8003f02:	d00b      	beq.n	8003f1c <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003f04:	4b76      	ldr	r3, [pc, #472]	; (80040e0 <HAL_RCC_OscConfig+0x32c>)
 8003f06:	685b      	ldr	r3, [r3, #4]
 8003f08:	220c      	movs	r2, #12
 8003f0a:	4013      	ands	r3, r2
 8003f0c:	2b08      	cmp	r3, #8
 8003f0e:	d11c      	bne.n	8003f4a <HAL_RCC_OscConfig+0x196>
 8003f10:	4b73      	ldr	r3, [pc, #460]	; (80040e0 <HAL_RCC_OscConfig+0x32c>)
 8003f12:	685a      	ldr	r2, [r3, #4]
 8003f14:	2380      	movs	r3, #128	; 0x80
 8003f16:	025b      	lsls	r3, r3, #9
 8003f18:	4013      	ands	r3, r2
 8003f1a:	d116      	bne.n	8003f4a <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f1c:	4b70      	ldr	r3, [pc, #448]	; (80040e0 <HAL_RCC_OscConfig+0x32c>)
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	2202      	movs	r2, #2
 8003f22:	4013      	ands	r3, r2
 8003f24:	d005      	beq.n	8003f32 <HAL_RCC_OscConfig+0x17e>
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	68db      	ldr	r3, [r3, #12]
 8003f2a:	2b01      	cmp	r3, #1
 8003f2c:	d001      	beq.n	8003f32 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8003f2e:	2301      	movs	r3, #1
 8003f30:	e24b      	b.n	80043ca <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f32:	4b6b      	ldr	r3, [pc, #428]	; (80040e0 <HAL_RCC_OscConfig+0x32c>)
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	22f8      	movs	r2, #248	; 0xf8
 8003f38:	4393      	bics	r3, r2
 8003f3a:	0019      	movs	r1, r3
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	691b      	ldr	r3, [r3, #16]
 8003f40:	00da      	lsls	r2, r3, #3
 8003f42:	4b67      	ldr	r3, [pc, #412]	; (80040e0 <HAL_RCC_OscConfig+0x32c>)
 8003f44:	430a      	orrs	r2, r1
 8003f46:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f48:	e041      	b.n	8003fce <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	68db      	ldr	r3, [r3, #12]
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d024      	beq.n	8003f9c <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003f52:	4b63      	ldr	r3, [pc, #396]	; (80040e0 <HAL_RCC_OscConfig+0x32c>)
 8003f54:	681a      	ldr	r2, [r3, #0]
 8003f56:	4b62      	ldr	r3, [pc, #392]	; (80040e0 <HAL_RCC_OscConfig+0x32c>)
 8003f58:	2101      	movs	r1, #1
 8003f5a:	430a      	orrs	r2, r1
 8003f5c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f5e:	f7fd fa5d 	bl	800141c <HAL_GetTick>
 8003f62:	0003      	movs	r3, r0
 8003f64:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f66:	e008      	b.n	8003f7a <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003f68:	f7fd fa58 	bl	800141c <HAL_GetTick>
 8003f6c:	0002      	movs	r2, r0
 8003f6e:	69bb      	ldr	r3, [r7, #24]
 8003f70:	1ad3      	subs	r3, r2, r3
 8003f72:	2b02      	cmp	r3, #2
 8003f74:	d901      	bls.n	8003f7a <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8003f76:	2303      	movs	r3, #3
 8003f78:	e227      	b.n	80043ca <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f7a:	4b59      	ldr	r3, [pc, #356]	; (80040e0 <HAL_RCC_OscConfig+0x32c>)
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	2202      	movs	r2, #2
 8003f80:	4013      	ands	r3, r2
 8003f82:	d0f1      	beq.n	8003f68 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f84:	4b56      	ldr	r3, [pc, #344]	; (80040e0 <HAL_RCC_OscConfig+0x32c>)
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	22f8      	movs	r2, #248	; 0xf8
 8003f8a:	4393      	bics	r3, r2
 8003f8c:	0019      	movs	r1, r3
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	691b      	ldr	r3, [r3, #16]
 8003f92:	00da      	lsls	r2, r3, #3
 8003f94:	4b52      	ldr	r3, [pc, #328]	; (80040e0 <HAL_RCC_OscConfig+0x32c>)
 8003f96:	430a      	orrs	r2, r1
 8003f98:	601a      	str	r2, [r3, #0]
 8003f9a:	e018      	b.n	8003fce <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003f9c:	4b50      	ldr	r3, [pc, #320]	; (80040e0 <HAL_RCC_OscConfig+0x32c>)
 8003f9e:	681a      	ldr	r2, [r3, #0]
 8003fa0:	4b4f      	ldr	r3, [pc, #316]	; (80040e0 <HAL_RCC_OscConfig+0x32c>)
 8003fa2:	2101      	movs	r1, #1
 8003fa4:	438a      	bics	r2, r1
 8003fa6:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fa8:	f7fd fa38 	bl	800141c <HAL_GetTick>
 8003fac:	0003      	movs	r3, r0
 8003fae:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003fb0:	e008      	b.n	8003fc4 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003fb2:	f7fd fa33 	bl	800141c <HAL_GetTick>
 8003fb6:	0002      	movs	r2, r0
 8003fb8:	69bb      	ldr	r3, [r7, #24]
 8003fba:	1ad3      	subs	r3, r2, r3
 8003fbc:	2b02      	cmp	r3, #2
 8003fbe:	d901      	bls.n	8003fc4 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8003fc0:	2303      	movs	r3, #3
 8003fc2:	e202      	b.n	80043ca <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003fc4:	4b46      	ldr	r3, [pc, #280]	; (80040e0 <HAL_RCC_OscConfig+0x32c>)
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	2202      	movs	r2, #2
 8003fca:	4013      	ands	r3, r2
 8003fcc:	d1f1      	bne.n	8003fb2 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	2208      	movs	r2, #8
 8003fd4:	4013      	ands	r3, r2
 8003fd6:	d036      	beq.n	8004046 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	69db      	ldr	r3, [r3, #28]
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d019      	beq.n	8004014 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003fe0:	4b3f      	ldr	r3, [pc, #252]	; (80040e0 <HAL_RCC_OscConfig+0x32c>)
 8003fe2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003fe4:	4b3e      	ldr	r3, [pc, #248]	; (80040e0 <HAL_RCC_OscConfig+0x32c>)
 8003fe6:	2101      	movs	r1, #1
 8003fe8:	430a      	orrs	r2, r1
 8003fea:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003fec:	f7fd fa16 	bl	800141c <HAL_GetTick>
 8003ff0:	0003      	movs	r3, r0
 8003ff2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ff4:	e008      	b.n	8004008 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003ff6:	f7fd fa11 	bl	800141c <HAL_GetTick>
 8003ffa:	0002      	movs	r2, r0
 8003ffc:	69bb      	ldr	r3, [r7, #24]
 8003ffe:	1ad3      	subs	r3, r2, r3
 8004000:	2b02      	cmp	r3, #2
 8004002:	d901      	bls.n	8004008 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8004004:	2303      	movs	r3, #3
 8004006:	e1e0      	b.n	80043ca <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004008:	4b35      	ldr	r3, [pc, #212]	; (80040e0 <HAL_RCC_OscConfig+0x32c>)
 800400a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800400c:	2202      	movs	r2, #2
 800400e:	4013      	ands	r3, r2
 8004010:	d0f1      	beq.n	8003ff6 <HAL_RCC_OscConfig+0x242>
 8004012:	e018      	b.n	8004046 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004014:	4b32      	ldr	r3, [pc, #200]	; (80040e0 <HAL_RCC_OscConfig+0x32c>)
 8004016:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004018:	4b31      	ldr	r3, [pc, #196]	; (80040e0 <HAL_RCC_OscConfig+0x32c>)
 800401a:	2101      	movs	r1, #1
 800401c:	438a      	bics	r2, r1
 800401e:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004020:	f7fd f9fc 	bl	800141c <HAL_GetTick>
 8004024:	0003      	movs	r3, r0
 8004026:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004028:	e008      	b.n	800403c <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800402a:	f7fd f9f7 	bl	800141c <HAL_GetTick>
 800402e:	0002      	movs	r2, r0
 8004030:	69bb      	ldr	r3, [r7, #24]
 8004032:	1ad3      	subs	r3, r2, r3
 8004034:	2b02      	cmp	r3, #2
 8004036:	d901      	bls.n	800403c <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8004038:	2303      	movs	r3, #3
 800403a:	e1c6      	b.n	80043ca <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800403c:	4b28      	ldr	r3, [pc, #160]	; (80040e0 <HAL_RCC_OscConfig+0x32c>)
 800403e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004040:	2202      	movs	r2, #2
 8004042:	4013      	ands	r3, r2
 8004044:	d1f1      	bne.n	800402a <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	2204      	movs	r2, #4
 800404c:	4013      	ands	r3, r2
 800404e:	d100      	bne.n	8004052 <HAL_RCC_OscConfig+0x29e>
 8004050:	e0b4      	b.n	80041bc <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004052:	201f      	movs	r0, #31
 8004054:	183b      	adds	r3, r7, r0
 8004056:	2200      	movs	r2, #0
 8004058:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800405a:	4b21      	ldr	r3, [pc, #132]	; (80040e0 <HAL_RCC_OscConfig+0x32c>)
 800405c:	69da      	ldr	r2, [r3, #28]
 800405e:	2380      	movs	r3, #128	; 0x80
 8004060:	055b      	lsls	r3, r3, #21
 8004062:	4013      	ands	r3, r2
 8004064:	d110      	bne.n	8004088 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004066:	4b1e      	ldr	r3, [pc, #120]	; (80040e0 <HAL_RCC_OscConfig+0x32c>)
 8004068:	69da      	ldr	r2, [r3, #28]
 800406a:	4b1d      	ldr	r3, [pc, #116]	; (80040e0 <HAL_RCC_OscConfig+0x32c>)
 800406c:	2180      	movs	r1, #128	; 0x80
 800406e:	0549      	lsls	r1, r1, #21
 8004070:	430a      	orrs	r2, r1
 8004072:	61da      	str	r2, [r3, #28]
 8004074:	4b1a      	ldr	r3, [pc, #104]	; (80040e0 <HAL_RCC_OscConfig+0x32c>)
 8004076:	69da      	ldr	r2, [r3, #28]
 8004078:	2380      	movs	r3, #128	; 0x80
 800407a:	055b      	lsls	r3, r3, #21
 800407c:	4013      	ands	r3, r2
 800407e:	60fb      	str	r3, [r7, #12]
 8004080:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004082:	183b      	adds	r3, r7, r0
 8004084:	2201      	movs	r2, #1
 8004086:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004088:	4b18      	ldr	r3, [pc, #96]	; (80040ec <HAL_RCC_OscConfig+0x338>)
 800408a:	681a      	ldr	r2, [r3, #0]
 800408c:	2380      	movs	r3, #128	; 0x80
 800408e:	005b      	lsls	r3, r3, #1
 8004090:	4013      	ands	r3, r2
 8004092:	d11a      	bne.n	80040ca <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004094:	4b15      	ldr	r3, [pc, #84]	; (80040ec <HAL_RCC_OscConfig+0x338>)
 8004096:	681a      	ldr	r2, [r3, #0]
 8004098:	4b14      	ldr	r3, [pc, #80]	; (80040ec <HAL_RCC_OscConfig+0x338>)
 800409a:	2180      	movs	r1, #128	; 0x80
 800409c:	0049      	lsls	r1, r1, #1
 800409e:	430a      	orrs	r2, r1
 80040a0:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80040a2:	f7fd f9bb 	bl	800141c <HAL_GetTick>
 80040a6:	0003      	movs	r3, r0
 80040a8:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040aa:	e008      	b.n	80040be <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040ac:	f7fd f9b6 	bl	800141c <HAL_GetTick>
 80040b0:	0002      	movs	r2, r0
 80040b2:	69bb      	ldr	r3, [r7, #24]
 80040b4:	1ad3      	subs	r3, r2, r3
 80040b6:	2b64      	cmp	r3, #100	; 0x64
 80040b8:	d901      	bls.n	80040be <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 80040ba:	2303      	movs	r3, #3
 80040bc:	e185      	b.n	80043ca <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040be:	4b0b      	ldr	r3, [pc, #44]	; (80040ec <HAL_RCC_OscConfig+0x338>)
 80040c0:	681a      	ldr	r2, [r3, #0]
 80040c2:	2380      	movs	r3, #128	; 0x80
 80040c4:	005b      	lsls	r3, r3, #1
 80040c6:	4013      	ands	r3, r2
 80040c8:	d0f0      	beq.n	80040ac <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	689b      	ldr	r3, [r3, #8]
 80040ce:	2b01      	cmp	r3, #1
 80040d0:	d10e      	bne.n	80040f0 <HAL_RCC_OscConfig+0x33c>
 80040d2:	4b03      	ldr	r3, [pc, #12]	; (80040e0 <HAL_RCC_OscConfig+0x32c>)
 80040d4:	6a1a      	ldr	r2, [r3, #32]
 80040d6:	4b02      	ldr	r3, [pc, #8]	; (80040e0 <HAL_RCC_OscConfig+0x32c>)
 80040d8:	2101      	movs	r1, #1
 80040da:	430a      	orrs	r2, r1
 80040dc:	621a      	str	r2, [r3, #32]
 80040de:	e035      	b.n	800414c <HAL_RCC_OscConfig+0x398>
 80040e0:	40021000 	.word	0x40021000
 80040e4:	fffeffff 	.word	0xfffeffff
 80040e8:	fffbffff 	.word	0xfffbffff
 80040ec:	40007000 	.word	0x40007000
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	689b      	ldr	r3, [r3, #8]
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d10c      	bne.n	8004112 <HAL_RCC_OscConfig+0x35e>
 80040f8:	4bb6      	ldr	r3, [pc, #728]	; (80043d4 <HAL_RCC_OscConfig+0x620>)
 80040fa:	6a1a      	ldr	r2, [r3, #32]
 80040fc:	4bb5      	ldr	r3, [pc, #724]	; (80043d4 <HAL_RCC_OscConfig+0x620>)
 80040fe:	2101      	movs	r1, #1
 8004100:	438a      	bics	r2, r1
 8004102:	621a      	str	r2, [r3, #32]
 8004104:	4bb3      	ldr	r3, [pc, #716]	; (80043d4 <HAL_RCC_OscConfig+0x620>)
 8004106:	6a1a      	ldr	r2, [r3, #32]
 8004108:	4bb2      	ldr	r3, [pc, #712]	; (80043d4 <HAL_RCC_OscConfig+0x620>)
 800410a:	2104      	movs	r1, #4
 800410c:	438a      	bics	r2, r1
 800410e:	621a      	str	r2, [r3, #32]
 8004110:	e01c      	b.n	800414c <HAL_RCC_OscConfig+0x398>
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	689b      	ldr	r3, [r3, #8]
 8004116:	2b05      	cmp	r3, #5
 8004118:	d10c      	bne.n	8004134 <HAL_RCC_OscConfig+0x380>
 800411a:	4bae      	ldr	r3, [pc, #696]	; (80043d4 <HAL_RCC_OscConfig+0x620>)
 800411c:	6a1a      	ldr	r2, [r3, #32]
 800411e:	4bad      	ldr	r3, [pc, #692]	; (80043d4 <HAL_RCC_OscConfig+0x620>)
 8004120:	2104      	movs	r1, #4
 8004122:	430a      	orrs	r2, r1
 8004124:	621a      	str	r2, [r3, #32]
 8004126:	4bab      	ldr	r3, [pc, #684]	; (80043d4 <HAL_RCC_OscConfig+0x620>)
 8004128:	6a1a      	ldr	r2, [r3, #32]
 800412a:	4baa      	ldr	r3, [pc, #680]	; (80043d4 <HAL_RCC_OscConfig+0x620>)
 800412c:	2101      	movs	r1, #1
 800412e:	430a      	orrs	r2, r1
 8004130:	621a      	str	r2, [r3, #32]
 8004132:	e00b      	b.n	800414c <HAL_RCC_OscConfig+0x398>
 8004134:	4ba7      	ldr	r3, [pc, #668]	; (80043d4 <HAL_RCC_OscConfig+0x620>)
 8004136:	6a1a      	ldr	r2, [r3, #32]
 8004138:	4ba6      	ldr	r3, [pc, #664]	; (80043d4 <HAL_RCC_OscConfig+0x620>)
 800413a:	2101      	movs	r1, #1
 800413c:	438a      	bics	r2, r1
 800413e:	621a      	str	r2, [r3, #32]
 8004140:	4ba4      	ldr	r3, [pc, #656]	; (80043d4 <HAL_RCC_OscConfig+0x620>)
 8004142:	6a1a      	ldr	r2, [r3, #32]
 8004144:	4ba3      	ldr	r3, [pc, #652]	; (80043d4 <HAL_RCC_OscConfig+0x620>)
 8004146:	2104      	movs	r1, #4
 8004148:	438a      	bics	r2, r1
 800414a:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	689b      	ldr	r3, [r3, #8]
 8004150:	2b00      	cmp	r3, #0
 8004152:	d014      	beq.n	800417e <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004154:	f7fd f962 	bl	800141c <HAL_GetTick>
 8004158:	0003      	movs	r3, r0
 800415a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800415c:	e009      	b.n	8004172 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800415e:	f7fd f95d 	bl	800141c <HAL_GetTick>
 8004162:	0002      	movs	r2, r0
 8004164:	69bb      	ldr	r3, [r7, #24]
 8004166:	1ad3      	subs	r3, r2, r3
 8004168:	4a9b      	ldr	r2, [pc, #620]	; (80043d8 <HAL_RCC_OscConfig+0x624>)
 800416a:	4293      	cmp	r3, r2
 800416c:	d901      	bls.n	8004172 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 800416e:	2303      	movs	r3, #3
 8004170:	e12b      	b.n	80043ca <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004172:	4b98      	ldr	r3, [pc, #608]	; (80043d4 <HAL_RCC_OscConfig+0x620>)
 8004174:	6a1b      	ldr	r3, [r3, #32]
 8004176:	2202      	movs	r2, #2
 8004178:	4013      	ands	r3, r2
 800417a:	d0f0      	beq.n	800415e <HAL_RCC_OscConfig+0x3aa>
 800417c:	e013      	b.n	80041a6 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800417e:	f7fd f94d 	bl	800141c <HAL_GetTick>
 8004182:	0003      	movs	r3, r0
 8004184:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004186:	e009      	b.n	800419c <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004188:	f7fd f948 	bl	800141c <HAL_GetTick>
 800418c:	0002      	movs	r2, r0
 800418e:	69bb      	ldr	r3, [r7, #24]
 8004190:	1ad3      	subs	r3, r2, r3
 8004192:	4a91      	ldr	r2, [pc, #580]	; (80043d8 <HAL_RCC_OscConfig+0x624>)
 8004194:	4293      	cmp	r3, r2
 8004196:	d901      	bls.n	800419c <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8004198:	2303      	movs	r3, #3
 800419a:	e116      	b.n	80043ca <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800419c:	4b8d      	ldr	r3, [pc, #564]	; (80043d4 <HAL_RCC_OscConfig+0x620>)
 800419e:	6a1b      	ldr	r3, [r3, #32]
 80041a0:	2202      	movs	r2, #2
 80041a2:	4013      	ands	r3, r2
 80041a4:	d1f0      	bne.n	8004188 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80041a6:	231f      	movs	r3, #31
 80041a8:	18fb      	adds	r3, r7, r3
 80041aa:	781b      	ldrb	r3, [r3, #0]
 80041ac:	2b01      	cmp	r3, #1
 80041ae:	d105      	bne.n	80041bc <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80041b0:	4b88      	ldr	r3, [pc, #544]	; (80043d4 <HAL_RCC_OscConfig+0x620>)
 80041b2:	69da      	ldr	r2, [r3, #28]
 80041b4:	4b87      	ldr	r3, [pc, #540]	; (80043d4 <HAL_RCC_OscConfig+0x620>)
 80041b6:	4989      	ldr	r1, [pc, #548]	; (80043dc <HAL_RCC_OscConfig+0x628>)
 80041b8:	400a      	ands	r2, r1
 80041ba:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	2210      	movs	r2, #16
 80041c2:	4013      	ands	r3, r2
 80041c4:	d063      	beq.n	800428e <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	695b      	ldr	r3, [r3, #20]
 80041ca:	2b01      	cmp	r3, #1
 80041cc:	d12a      	bne.n	8004224 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80041ce:	4b81      	ldr	r3, [pc, #516]	; (80043d4 <HAL_RCC_OscConfig+0x620>)
 80041d0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80041d2:	4b80      	ldr	r3, [pc, #512]	; (80043d4 <HAL_RCC_OscConfig+0x620>)
 80041d4:	2104      	movs	r1, #4
 80041d6:	430a      	orrs	r2, r1
 80041d8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80041da:	4b7e      	ldr	r3, [pc, #504]	; (80043d4 <HAL_RCC_OscConfig+0x620>)
 80041dc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80041de:	4b7d      	ldr	r3, [pc, #500]	; (80043d4 <HAL_RCC_OscConfig+0x620>)
 80041e0:	2101      	movs	r1, #1
 80041e2:	430a      	orrs	r2, r1
 80041e4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80041e6:	f7fd f919 	bl	800141c <HAL_GetTick>
 80041ea:	0003      	movs	r3, r0
 80041ec:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80041ee:	e008      	b.n	8004202 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80041f0:	f7fd f914 	bl	800141c <HAL_GetTick>
 80041f4:	0002      	movs	r2, r0
 80041f6:	69bb      	ldr	r3, [r7, #24]
 80041f8:	1ad3      	subs	r3, r2, r3
 80041fa:	2b02      	cmp	r3, #2
 80041fc:	d901      	bls.n	8004202 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 80041fe:	2303      	movs	r3, #3
 8004200:	e0e3      	b.n	80043ca <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8004202:	4b74      	ldr	r3, [pc, #464]	; (80043d4 <HAL_RCC_OscConfig+0x620>)
 8004204:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004206:	2202      	movs	r2, #2
 8004208:	4013      	ands	r3, r2
 800420a:	d0f1      	beq.n	80041f0 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800420c:	4b71      	ldr	r3, [pc, #452]	; (80043d4 <HAL_RCC_OscConfig+0x620>)
 800420e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004210:	22f8      	movs	r2, #248	; 0xf8
 8004212:	4393      	bics	r3, r2
 8004214:	0019      	movs	r1, r3
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	699b      	ldr	r3, [r3, #24]
 800421a:	00da      	lsls	r2, r3, #3
 800421c:	4b6d      	ldr	r3, [pc, #436]	; (80043d4 <HAL_RCC_OscConfig+0x620>)
 800421e:	430a      	orrs	r2, r1
 8004220:	635a      	str	r2, [r3, #52]	; 0x34
 8004222:	e034      	b.n	800428e <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	695b      	ldr	r3, [r3, #20]
 8004228:	3305      	adds	r3, #5
 800422a:	d111      	bne.n	8004250 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 800422c:	4b69      	ldr	r3, [pc, #420]	; (80043d4 <HAL_RCC_OscConfig+0x620>)
 800422e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004230:	4b68      	ldr	r3, [pc, #416]	; (80043d4 <HAL_RCC_OscConfig+0x620>)
 8004232:	2104      	movs	r1, #4
 8004234:	438a      	bics	r2, r1
 8004236:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8004238:	4b66      	ldr	r3, [pc, #408]	; (80043d4 <HAL_RCC_OscConfig+0x620>)
 800423a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800423c:	22f8      	movs	r2, #248	; 0xf8
 800423e:	4393      	bics	r3, r2
 8004240:	0019      	movs	r1, r3
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	699b      	ldr	r3, [r3, #24]
 8004246:	00da      	lsls	r2, r3, #3
 8004248:	4b62      	ldr	r3, [pc, #392]	; (80043d4 <HAL_RCC_OscConfig+0x620>)
 800424a:	430a      	orrs	r2, r1
 800424c:	635a      	str	r2, [r3, #52]	; 0x34
 800424e:	e01e      	b.n	800428e <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8004250:	4b60      	ldr	r3, [pc, #384]	; (80043d4 <HAL_RCC_OscConfig+0x620>)
 8004252:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004254:	4b5f      	ldr	r3, [pc, #380]	; (80043d4 <HAL_RCC_OscConfig+0x620>)
 8004256:	2104      	movs	r1, #4
 8004258:	430a      	orrs	r2, r1
 800425a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 800425c:	4b5d      	ldr	r3, [pc, #372]	; (80043d4 <HAL_RCC_OscConfig+0x620>)
 800425e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004260:	4b5c      	ldr	r3, [pc, #368]	; (80043d4 <HAL_RCC_OscConfig+0x620>)
 8004262:	2101      	movs	r1, #1
 8004264:	438a      	bics	r2, r1
 8004266:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004268:	f7fd f8d8 	bl	800141c <HAL_GetTick>
 800426c:	0003      	movs	r3, r0
 800426e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8004270:	e008      	b.n	8004284 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8004272:	f7fd f8d3 	bl	800141c <HAL_GetTick>
 8004276:	0002      	movs	r2, r0
 8004278:	69bb      	ldr	r3, [r7, #24]
 800427a:	1ad3      	subs	r3, r2, r3
 800427c:	2b02      	cmp	r3, #2
 800427e:	d901      	bls.n	8004284 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8004280:	2303      	movs	r3, #3
 8004282:	e0a2      	b.n	80043ca <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8004284:	4b53      	ldr	r3, [pc, #332]	; (80043d4 <HAL_RCC_OscConfig+0x620>)
 8004286:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004288:	2202      	movs	r2, #2
 800428a:	4013      	ands	r3, r2
 800428c:	d1f1      	bne.n	8004272 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6a1b      	ldr	r3, [r3, #32]
 8004292:	2b00      	cmp	r3, #0
 8004294:	d100      	bne.n	8004298 <HAL_RCC_OscConfig+0x4e4>
 8004296:	e097      	b.n	80043c8 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004298:	4b4e      	ldr	r3, [pc, #312]	; (80043d4 <HAL_RCC_OscConfig+0x620>)
 800429a:	685b      	ldr	r3, [r3, #4]
 800429c:	220c      	movs	r2, #12
 800429e:	4013      	ands	r3, r2
 80042a0:	2b08      	cmp	r3, #8
 80042a2:	d100      	bne.n	80042a6 <HAL_RCC_OscConfig+0x4f2>
 80042a4:	e06b      	b.n	800437e <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	6a1b      	ldr	r3, [r3, #32]
 80042aa:	2b02      	cmp	r3, #2
 80042ac:	d14c      	bne.n	8004348 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80042ae:	4b49      	ldr	r3, [pc, #292]	; (80043d4 <HAL_RCC_OscConfig+0x620>)
 80042b0:	681a      	ldr	r2, [r3, #0]
 80042b2:	4b48      	ldr	r3, [pc, #288]	; (80043d4 <HAL_RCC_OscConfig+0x620>)
 80042b4:	494a      	ldr	r1, [pc, #296]	; (80043e0 <HAL_RCC_OscConfig+0x62c>)
 80042b6:	400a      	ands	r2, r1
 80042b8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042ba:	f7fd f8af 	bl	800141c <HAL_GetTick>
 80042be:	0003      	movs	r3, r0
 80042c0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80042c2:	e008      	b.n	80042d6 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80042c4:	f7fd f8aa 	bl	800141c <HAL_GetTick>
 80042c8:	0002      	movs	r2, r0
 80042ca:	69bb      	ldr	r3, [r7, #24]
 80042cc:	1ad3      	subs	r3, r2, r3
 80042ce:	2b02      	cmp	r3, #2
 80042d0:	d901      	bls.n	80042d6 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 80042d2:	2303      	movs	r3, #3
 80042d4:	e079      	b.n	80043ca <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80042d6:	4b3f      	ldr	r3, [pc, #252]	; (80043d4 <HAL_RCC_OscConfig+0x620>)
 80042d8:	681a      	ldr	r2, [r3, #0]
 80042da:	2380      	movs	r3, #128	; 0x80
 80042dc:	049b      	lsls	r3, r3, #18
 80042de:	4013      	ands	r3, r2
 80042e0:	d1f0      	bne.n	80042c4 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80042e2:	4b3c      	ldr	r3, [pc, #240]	; (80043d4 <HAL_RCC_OscConfig+0x620>)
 80042e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042e6:	220f      	movs	r2, #15
 80042e8:	4393      	bics	r3, r2
 80042ea:	0019      	movs	r1, r3
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042f0:	4b38      	ldr	r3, [pc, #224]	; (80043d4 <HAL_RCC_OscConfig+0x620>)
 80042f2:	430a      	orrs	r2, r1
 80042f4:	62da      	str	r2, [r3, #44]	; 0x2c
 80042f6:	4b37      	ldr	r3, [pc, #220]	; (80043d4 <HAL_RCC_OscConfig+0x620>)
 80042f8:	685b      	ldr	r3, [r3, #4]
 80042fa:	4a3a      	ldr	r2, [pc, #232]	; (80043e4 <HAL_RCC_OscConfig+0x630>)
 80042fc:	4013      	ands	r3, r2
 80042fe:	0019      	movs	r1, r3
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004308:	431a      	orrs	r2, r3
 800430a:	4b32      	ldr	r3, [pc, #200]	; (80043d4 <HAL_RCC_OscConfig+0x620>)
 800430c:	430a      	orrs	r2, r1
 800430e:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004310:	4b30      	ldr	r3, [pc, #192]	; (80043d4 <HAL_RCC_OscConfig+0x620>)
 8004312:	681a      	ldr	r2, [r3, #0]
 8004314:	4b2f      	ldr	r3, [pc, #188]	; (80043d4 <HAL_RCC_OscConfig+0x620>)
 8004316:	2180      	movs	r1, #128	; 0x80
 8004318:	0449      	lsls	r1, r1, #17
 800431a:	430a      	orrs	r2, r1
 800431c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800431e:	f7fd f87d 	bl	800141c <HAL_GetTick>
 8004322:	0003      	movs	r3, r0
 8004324:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004326:	e008      	b.n	800433a <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004328:	f7fd f878 	bl	800141c <HAL_GetTick>
 800432c:	0002      	movs	r2, r0
 800432e:	69bb      	ldr	r3, [r7, #24]
 8004330:	1ad3      	subs	r3, r2, r3
 8004332:	2b02      	cmp	r3, #2
 8004334:	d901      	bls.n	800433a <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8004336:	2303      	movs	r3, #3
 8004338:	e047      	b.n	80043ca <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800433a:	4b26      	ldr	r3, [pc, #152]	; (80043d4 <HAL_RCC_OscConfig+0x620>)
 800433c:	681a      	ldr	r2, [r3, #0]
 800433e:	2380      	movs	r3, #128	; 0x80
 8004340:	049b      	lsls	r3, r3, #18
 8004342:	4013      	ands	r3, r2
 8004344:	d0f0      	beq.n	8004328 <HAL_RCC_OscConfig+0x574>
 8004346:	e03f      	b.n	80043c8 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004348:	4b22      	ldr	r3, [pc, #136]	; (80043d4 <HAL_RCC_OscConfig+0x620>)
 800434a:	681a      	ldr	r2, [r3, #0]
 800434c:	4b21      	ldr	r3, [pc, #132]	; (80043d4 <HAL_RCC_OscConfig+0x620>)
 800434e:	4924      	ldr	r1, [pc, #144]	; (80043e0 <HAL_RCC_OscConfig+0x62c>)
 8004350:	400a      	ands	r2, r1
 8004352:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004354:	f7fd f862 	bl	800141c <HAL_GetTick>
 8004358:	0003      	movs	r3, r0
 800435a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800435c:	e008      	b.n	8004370 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800435e:	f7fd f85d 	bl	800141c <HAL_GetTick>
 8004362:	0002      	movs	r2, r0
 8004364:	69bb      	ldr	r3, [r7, #24]
 8004366:	1ad3      	subs	r3, r2, r3
 8004368:	2b02      	cmp	r3, #2
 800436a:	d901      	bls.n	8004370 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 800436c:	2303      	movs	r3, #3
 800436e:	e02c      	b.n	80043ca <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004370:	4b18      	ldr	r3, [pc, #96]	; (80043d4 <HAL_RCC_OscConfig+0x620>)
 8004372:	681a      	ldr	r2, [r3, #0]
 8004374:	2380      	movs	r3, #128	; 0x80
 8004376:	049b      	lsls	r3, r3, #18
 8004378:	4013      	ands	r3, r2
 800437a:	d1f0      	bne.n	800435e <HAL_RCC_OscConfig+0x5aa>
 800437c:	e024      	b.n	80043c8 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6a1b      	ldr	r3, [r3, #32]
 8004382:	2b01      	cmp	r3, #1
 8004384:	d101      	bne.n	800438a <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8004386:	2301      	movs	r3, #1
 8004388:	e01f      	b.n	80043ca <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 800438a:	4b12      	ldr	r3, [pc, #72]	; (80043d4 <HAL_RCC_OscConfig+0x620>)
 800438c:	685b      	ldr	r3, [r3, #4]
 800438e:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8004390:	4b10      	ldr	r3, [pc, #64]	; (80043d4 <HAL_RCC_OscConfig+0x620>)
 8004392:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004394:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004396:	697a      	ldr	r2, [r7, #20]
 8004398:	2380      	movs	r3, #128	; 0x80
 800439a:	025b      	lsls	r3, r3, #9
 800439c:	401a      	ands	r2, r3
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043a2:	429a      	cmp	r2, r3
 80043a4:	d10e      	bne.n	80043c4 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80043a6:	693b      	ldr	r3, [r7, #16]
 80043a8:	220f      	movs	r2, #15
 80043aa:	401a      	ands	r2, r3
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80043b0:	429a      	cmp	r2, r3
 80043b2:	d107      	bne.n	80043c4 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80043b4:	697a      	ldr	r2, [r7, #20]
 80043b6:	23f0      	movs	r3, #240	; 0xf0
 80043b8:	039b      	lsls	r3, r3, #14
 80043ba:	401a      	ands	r2, r3
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80043c0:	429a      	cmp	r2, r3
 80043c2:	d001      	beq.n	80043c8 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 80043c4:	2301      	movs	r3, #1
 80043c6:	e000      	b.n	80043ca <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 80043c8:	2300      	movs	r3, #0
}
 80043ca:	0018      	movs	r0, r3
 80043cc:	46bd      	mov	sp, r7
 80043ce:	b008      	add	sp, #32
 80043d0:	bd80      	pop	{r7, pc}
 80043d2:	46c0      	nop			; (mov r8, r8)
 80043d4:	40021000 	.word	0x40021000
 80043d8:	00001388 	.word	0x00001388
 80043dc:	efffffff 	.word	0xefffffff
 80043e0:	feffffff 	.word	0xfeffffff
 80043e4:	ffc2ffff 	.word	0xffc2ffff

080043e8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b084      	sub	sp, #16
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	6078      	str	r0, [r7, #4]
 80043f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d101      	bne.n	80043fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80043f8:	2301      	movs	r3, #1
 80043fa:	e0b3      	b.n	8004564 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80043fc:	4b5b      	ldr	r3, [pc, #364]	; (800456c <HAL_RCC_ClockConfig+0x184>)
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	2201      	movs	r2, #1
 8004402:	4013      	ands	r3, r2
 8004404:	683a      	ldr	r2, [r7, #0]
 8004406:	429a      	cmp	r2, r3
 8004408:	d911      	bls.n	800442e <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800440a:	4b58      	ldr	r3, [pc, #352]	; (800456c <HAL_RCC_ClockConfig+0x184>)
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	2201      	movs	r2, #1
 8004410:	4393      	bics	r3, r2
 8004412:	0019      	movs	r1, r3
 8004414:	4b55      	ldr	r3, [pc, #340]	; (800456c <HAL_RCC_ClockConfig+0x184>)
 8004416:	683a      	ldr	r2, [r7, #0]
 8004418:	430a      	orrs	r2, r1
 800441a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800441c:	4b53      	ldr	r3, [pc, #332]	; (800456c <HAL_RCC_ClockConfig+0x184>)
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	2201      	movs	r2, #1
 8004422:	4013      	ands	r3, r2
 8004424:	683a      	ldr	r2, [r7, #0]
 8004426:	429a      	cmp	r2, r3
 8004428:	d001      	beq.n	800442e <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 800442a:	2301      	movs	r3, #1
 800442c:	e09a      	b.n	8004564 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	2202      	movs	r2, #2
 8004434:	4013      	ands	r3, r2
 8004436:	d015      	beq.n	8004464 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	2204      	movs	r2, #4
 800443e:	4013      	ands	r3, r2
 8004440:	d006      	beq.n	8004450 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8004442:	4b4b      	ldr	r3, [pc, #300]	; (8004570 <HAL_RCC_ClockConfig+0x188>)
 8004444:	685a      	ldr	r2, [r3, #4]
 8004446:	4b4a      	ldr	r3, [pc, #296]	; (8004570 <HAL_RCC_ClockConfig+0x188>)
 8004448:	21e0      	movs	r1, #224	; 0xe0
 800444a:	00c9      	lsls	r1, r1, #3
 800444c:	430a      	orrs	r2, r1
 800444e:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004450:	4b47      	ldr	r3, [pc, #284]	; (8004570 <HAL_RCC_ClockConfig+0x188>)
 8004452:	685b      	ldr	r3, [r3, #4]
 8004454:	22f0      	movs	r2, #240	; 0xf0
 8004456:	4393      	bics	r3, r2
 8004458:	0019      	movs	r1, r3
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	689a      	ldr	r2, [r3, #8]
 800445e:	4b44      	ldr	r3, [pc, #272]	; (8004570 <HAL_RCC_ClockConfig+0x188>)
 8004460:	430a      	orrs	r2, r1
 8004462:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	2201      	movs	r2, #1
 800446a:	4013      	ands	r3, r2
 800446c:	d040      	beq.n	80044f0 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	685b      	ldr	r3, [r3, #4]
 8004472:	2b01      	cmp	r3, #1
 8004474:	d107      	bne.n	8004486 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004476:	4b3e      	ldr	r3, [pc, #248]	; (8004570 <HAL_RCC_ClockConfig+0x188>)
 8004478:	681a      	ldr	r2, [r3, #0]
 800447a:	2380      	movs	r3, #128	; 0x80
 800447c:	029b      	lsls	r3, r3, #10
 800447e:	4013      	ands	r3, r2
 8004480:	d114      	bne.n	80044ac <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8004482:	2301      	movs	r3, #1
 8004484:	e06e      	b.n	8004564 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	685b      	ldr	r3, [r3, #4]
 800448a:	2b02      	cmp	r3, #2
 800448c:	d107      	bne.n	800449e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800448e:	4b38      	ldr	r3, [pc, #224]	; (8004570 <HAL_RCC_ClockConfig+0x188>)
 8004490:	681a      	ldr	r2, [r3, #0]
 8004492:	2380      	movs	r3, #128	; 0x80
 8004494:	049b      	lsls	r3, r3, #18
 8004496:	4013      	ands	r3, r2
 8004498:	d108      	bne.n	80044ac <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800449a:	2301      	movs	r3, #1
 800449c:	e062      	b.n	8004564 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800449e:	4b34      	ldr	r3, [pc, #208]	; (8004570 <HAL_RCC_ClockConfig+0x188>)
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	2202      	movs	r2, #2
 80044a4:	4013      	ands	r3, r2
 80044a6:	d101      	bne.n	80044ac <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80044a8:	2301      	movs	r3, #1
 80044aa:	e05b      	b.n	8004564 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80044ac:	4b30      	ldr	r3, [pc, #192]	; (8004570 <HAL_RCC_ClockConfig+0x188>)
 80044ae:	685b      	ldr	r3, [r3, #4]
 80044b0:	2203      	movs	r2, #3
 80044b2:	4393      	bics	r3, r2
 80044b4:	0019      	movs	r1, r3
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	685a      	ldr	r2, [r3, #4]
 80044ba:	4b2d      	ldr	r3, [pc, #180]	; (8004570 <HAL_RCC_ClockConfig+0x188>)
 80044bc:	430a      	orrs	r2, r1
 80044be:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80044c0:	f7fc ffac 	bl	800141c <HAL_GetTick>
 80044c4:	0003      	movs	r3, r0
 80044c6:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044c8:	e009      	b.n	80044de <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80044ca:	f7fc ffa7 	bl	800141c <HAL_GetTick>
 80044ce:	0002      	movs	r2, r0
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	1ad3      	subs	r3, r2, r3
 80044d4:	4a27      	ldr	r2, [pc, #156]	; (8004574 <HAL_RCC_ClockConfig+0x18c>)
 80044d6:	4293      	cmp	r3, r2
 80044d8:	d901      	bls.n	80044de <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 80044da:	2303      	movs	r3, #3
 80044dc:	e042      	b.n	8004564 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044de:	4b24      	ldr	r3, [pc, #144]	; (8004570 <HAL_RCC_ClockConfig+0x188>)
 80044e0:	685b      	ldr	r3, [r3, #4]
 80044e2:	220c      	movs	r2, #12
 80044e4:	401a      	ands	r2, r3
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	685b      	ldr	r3, [r3, #4]
 80044ea:	009b      	lsls	r3, r3, #2
 80044ec:	429a      	cmp	r2, r3
 80044ee:	d1ec      	bne.n	80044ca <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80044f0:	4b1e      	ldr	r3, [pc, #120]	; (800456c <HAL_RCC_ClockConfig+0x184>)
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	2201      	movs	r2, #1
 80044f6:	4013      	ands	r3, r2
 80044f8:	683a      	ldr	r2, [r7, #0]
 80044fa:	429a      	cmp	r2, r3
 80044fc:	d211      	bcs.n	8004522 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044fe:	4b1b      	ldr	r3, [pc, #108]	; (800456c <HAL_RCC_ClockConfig+0x184>)
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	2201      	movs	r2, #1
 8004504:	4393      	bics	r3, r2
 8004506:	0019      	movs	r1, r3
 8004508:	4b18      	ldr	r3, [pc, #96]	; (800456c <HAL_RCC_ClockConfig+0x184>)
 800450a:	683a      	ldr	r2, [r7, #0]
 800450c:	430a      	orrs	r2, r1
 800450e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004510:	4b16      	ldr	r3, [pc, #88]	; (800456c <HAL_RCC_ClockConfig+0x184>)
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	2201      	movs	r2, #1
 8004516:	4013      	ands	r3, r2
 8004518:	683a      	ldr	r2, [r7, #0]
 800451a:	429a      	cmp	r2, r3
 800451c:	d001      	beq.n	8004522 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 800451e:	2301      	movs	r3, #1
 8004520:	e020      	b.n	8004564 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	2204      	movs	r2, #4
 8004528:	4013      	ands	r3, r2
 800452a:	d009      	beq.n	8004540 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800452c:	4b10      	ldr	r3, [pc, #64]	; (8004570 <HAL_RCC_ClockConfig+0x188>)
 800452e:	685b      	ldr	r3, [r3, #4]
 8004530:	4a11      	ldr	r2, [pc, #68]	; (8004578 <HAL_RCC_ClockConfig+0x190>)
 8004532:	4013      	ands	r3, r2
 8004534:	0019      	movs	r1, r3
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	68da      	ldr	r2, [r3, #12]
 800453a:	4b0d      	ldr	r3, [pc, #52]	; (8004570 <HAL_RCC_ClockConfig+0x188>)
 800453c:	430a      	orrs	r2, r1
 800453e:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004540:	f000 f820 	bl	8004584 <HAL_RCC_GetSysClockFreq>
 8004544:	0001      	movs	r1, r0
 8004546:	4b0a      	ldr	r3, [pc, #40]	; (8004570 <HAL_RCC_ClockConfig+0x188>)
 8004548:	685b      	ldr	r3, [r3, #4]
 800454a:	091b      	lsrs	r3, r3, #4
 800454c:	220f      	movs	r2, #15
 800454e:	4013      	ands	r3, r2
 8004550:	4a0a      	ldr	r2, [pc, #40]	; (800457c <HAL_RCC_ClockConfig+0x194>)
 8004552:	5cd3      	ldrb	r3, [r2, r3]
 8004554:	000a      	movs	r2, r1
 8004556:	40da      	lsrs	r2, r3
 8004558:	4b09      	ldr	r3, [pc, #36]	; (8004580 <HAL_RCC_ClockConfig+0x198>)
 800455a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 800455c:	2003      	movs	r0, #3
 800455e:	f7fc ff17 	bl	8001390 <HAL_InitTick>
  
  return HAL_OK;
 8004562:	2300      	movs	r3, #0
}
 8004564:	0018      	movs	r0, r3
 8004566:	46bd      	mov	sp, r7
 8004568:	b004      	add	sp, #16
 800456a:	bd80      	pop	{r7, pc}
 800456c:	40022000 	.word	0x40022000
 8004570:	40021000 	.word	0x40021000
 8004574:	00001388 	.word	0x00001388
 8004578:	fffff8ff 	.word	0xfffff8ff
 800457c:	080068a0 	.word	0x080068a0
 8004580:	20000000 	.word	0x20000000

08004584 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004584:	b590      	push	{r4, r7, lr}
 8004586:	b08f      	sub	sp, #60	; 0x3c
 8004588:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 800458a:	2314      	movs	r3, #20
 800458c:	18fb      	adds	r3, r7, r3
 800458e:	4a2b      	ldr	r2, [pc, #172]	; (800463c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004590:	ca13      	ldmia	r2!, {r0, r1, r4}
 8004592:	c313      	stmia	r3!, {r0, r1, r4}
 8004594:	6812      	ldr	r2, [r2, #0]
 8004596:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8004598:	1d3b      	adds	r3, r7, #4
 800459a:	4a29      	ldr	r2, [pc, #164]	; (8004640 <HAL_RCC_GetSysClockFreq+0xbc>)
 800459c:	ca13      	ldmia	r2!, {r0, r1, r4}
 800459e:	c313      	stmia	r3!, {r0, r1, r4}
 80045a0:	6812      	ldr	r2, [r2, #0]
 80045a2:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80045a4:	2300      	movs	r3, #0
 80045a6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80045a8:	2300      	movs	r3, #0
 80045aa:	62bb      	str	r3, [r7, #40]	; 0x28
 80045ac:	2300      	movs	r3, #0
 80045ae:	637b      	str	r3, [r7, #52]	; 0x34
 80045b0:	2300      	movs	r3, #0
 80045b2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 80045b4:	2300      	movs	r3, #0
 80045b6:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 80045b8:	4b22      	ldr	r3, [pc, #136]	; (8004644 <HAL_RCC_GetSysClockFreq+0xc0>)
 80045ba:	685b      	ldr	r3, [r3, #4]
 80045bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80045be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045c0:	220c      	movs	r2, #12
 80045c2:	4013      	ands	r3, r2
 80045c4:	2b04      	cmp	r3, #4
 80045c6:	d002      	beq.n	80045ce <HAL_RCC_GetSysClockFreq+0x4a>
 80045c8:	2b08      	cmp	r3, #8
 80045ca:	d003      	beq.n	80045d4 <HAL_RCC_GetSysClockFreq+0x50>
 80045cc:	e02d      	b.n	800462a <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80045ce:	4b1e      	ldr	r3, [pc, #120]	; (8004648 <HAL_RCC_GetSysClockFreq+0xc4>)
 80045d0:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80045d2:	e02d      	b.n	8004630 <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80045d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045d6:	0c9b      	lsrs	r3, r3, #18
 80045d8:	220f      	movs	r2, #15
 80045da:	4013      	ands	r3, r2
 80045dc:	2214      	movs	r2, #20
 80045de:	18ba      	adds	r2, r7, r2
 80045e0:	5cd3      	ldrb	r3, [r2, r3]
 80045e2:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80045e4:	4b17      	ldr	r3, [pc, #92]	; (8004644 <HAL_RCC_GetSysClockFreq+0xc0>)
 80045e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045e8:	220f      	movs	r2, #15
 80045ea:	4013      	ands	r3, r2
 80045ec:	1d3a      	adds	r2, r7, #4
 80045ee:	5cd3      	ldrb	r3, [r2, r3]
 80045f0:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80045f2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80045f4:	2380      	movs	r3, #128	; 0x80
 80045f6:	025b      	lsls	r3, r3, #9
 80045f8:	4013      	ands	r3, r2
 80045fa:	d009      	beq.n	8004610 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80045fc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80045fe:	4812      	ldr	r0, [pc, #72]	; (8004648 <HAL_RCC_GetSysClockFreq+0xc4>)
 8004600:	f7fb fd94 	bl	800012c <__udivsi3>
 8004604:	0003      	movs	r3, r0
 8004606:	001a      	movs	r2, r3
 8004608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800460a:	4353      	muls	r3, r2
 800460c:	637b      	str	r3, [r7, #52]	; 0x34
 800460e:	e009      	b.n	8004624 <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8004610:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004612:	000a      	movs	r2, r1
 8004614:	0152      	lsls	r2, r2, #5
 8004616:	1a52      	subs	r2, r2, r1
 8004618:	0193      	lsls	r3, r2, #6
 800461a:	1a9b      	subs	r3, r3, r2
 800461c:	00db      	lsls	r3, r3, #3
 800461e:	185b      	adds	r3, r3, r1
 8004620:	021b      	lsls	r3, r3, #8
 8004622:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 8004624:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004626:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004628:	e002      	b.n	8004630 <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800462a:	4b07      	ldr	r3, [pc, #28]	; (8004648 <HAL_RCC_GetSysClockFreq+0xc4>)
 800462c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800462e:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8004630:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8004632:	0018      	movs	r0, r3
 8004634:	46bd      	mov	sp, r7
 8004636:	b00f      	add	sp, #60	; 0x3c
 8004638:	bd90      	pop	{r4, r7, pc}
 800463a:	46c0      	nop			; (mov r8, r8)
 800463c:	08006880 	.word	0x08006880
 8004640:	08006890 	.word	0x08006890
 8004644:	40021000 	.word	0x40021000
 8004648:	007a1200 	.word	0x007a1200

0800464c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800464c:	b580      	push	{r7, lr}
 800464e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004650:	4b02      	ldr	r3, [pc, #8]	; (800465c <HAL_RCC_GetHCLKFreq+0x10>)
 8004652:	681b      	ldr	r3, [r3, #0]
}
 8004654:	0018      	movs	r0, r3
 8004656:	46bd      	mov	sp, r7
 8004658:	bd80      	pop	{r7, pc}
 800465a:	46c0      	nop			; (mov r8, r8)
 800465c:	20000000 	.word	0x20000000

08004660 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004660:	b580      	push	{r7, lr}
 8004662:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8004664:	f7ff fff2 	bl	800464c <HAL_RCC_GetHCLKFreq>
 8004668:	0001      	movs	r1, r0
 800466a:	4b06      	ldr	r3, [pc, #24]	; (8004684 <HAL_RCC_GetPCLK1Freq+0x24>)
 800466c:	685b      	ldr	r3, [r3, #4]
 800466e:	0a1b      	lsrs	r3, r3, #8
 8004670:	2207      	movs	r2, #7
 8004672:	4013      	ands	r3, r2
 8004674:	4a04      	ldr	r2, [pc, #16]	; (8004688 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004676:	5cd3      	ldrb	r3, [r2, r3]
 8004678:	40d9      	lsrs	r1, r3
 800467a:	000b      	movs	r3, r1
}    
 800467c:	0018      	movs	r0, r3
 800467e:	46bd      	mov	sp, r7
 8004680:	bd80      	pop	{r7, pc}
 8004682:	46c0      	nop			; (mov r8, r8)
 8004684:	40021000 	.word	0x40021000
 8004688:	080068b0 	.word	0x080068b0

0800468c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800468c:	b580      	push	{r7, lr}
 800468e:	b086      	sub	sp, #24
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004694:	2300      	movs	r3, #0
 8004696:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8004698:	2300      	movs	r3, #0
 800469a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681a      	ldr	r2, [r3, #0]
 80046a0:	2380      	movs	r3, #128	; 0x80
 80046a2:	025b      	lsls	r3, r3, #9
 80046a4:	4013      	ands	r3, r2
 80046a6:	d100      	bne.n	80046aa <HAL_RCCEx_PeriphCLKConfig+0x1e>
 80046a8:	e08e      	b.n	80047c8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 80046aa:	2017      	movs	r0, #23
 80046ac:	183b      	adds	r3, r7, r0
 80046ae:	2200      	movs	r2, #0
 80046b0:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80046b2:	4b57      	ldr	r3, [pc, #348]	; (8004810 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80046b4:	69da      	ldr	r2, [r3, #28]
 80046b6:	2380      	movs	r3, #128	; 0x80
 80046b8:	055b      	lsls	r3, r3, #21
 80046ba:	4013      	ands	r3, r2
 80046bc:	d110      	bne.n	80046e0 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80046be:	4b54      	ldr	r3, [pc, #336]	; (8004810 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80046c0:	69da      	ldr	r2, [r3, #28]
 80046c2:	4b53      	ldr	r3, [pc, #332]	; (8004810 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80046c4:	2180      	movs	r1, #128	; 0x80
 80046c6:	0549      	lsls	r1, r1, #21
 80046c8:	430a      	orrs	r2, r1
 80046ca:	61da      	str	r2, [r3, #28]
 80046cc:	4b50      	ldr	r3, [pc, #320]	; (8004810 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80046ce:	69da      	ldr	r2, [r3, #28]
 80046d0:	2380      	movs	r3, #128	; 0x80
 80046d2:	055b      	lsls	r3, r3, #21
 80046d4:	4013      	ands	r3, r2
 80046d6:	60bb      	str	r3, [r7, #8]
 80046d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80046da:	183b      	adds	r3, r7, r0
 80046dc:	2201      	movs	r2, #1
 80046de:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046e0:	4b4c      	ldr	r3, [pc, #304]	; (8004814 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 80046e2:	681a      	ldr	r2, [r3, #0]
 80046e4:	2380      	movs	r3, #128	; 0x80
 80046e6:	005b      	lsls	r3, r3, #1
 80046e8:	4013      	ands	r3, r2
 80046ea:	d11a      	bne.n	8004722 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80046ec:	4b49      	ldr	r3, [pc, #292]	; (8004814 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 80046ee:	681a      	ldr	r2, [r3, #0]
 80046f0:	4b48      	ldr	r3, [pc, #288]	; (8004814 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 80046f2:	2180      	movs	r1, #128	; 0x80
 80046f4:	0049      	lsls	r1, r1, #1
 80046f6:	430a      	orrs	r2, r1
 80046f8:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80046fa:	f7fc fe8f 	bl	800141c <HAL_GetTick>
 80046fe:	0003      	movs	r3, r0
 8004700:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004702:	e008      	b.n	8004716 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004704:	f7fc fe8a 	bl	800141c <HAL_GetTick>
 8004708:	0002      	movs	r2, r0
 800470a:	693b      	ldr	r3, [r7, #16]
 800470c:	1ad3      	subs	r3, r2, r3
 800470e:	2b64      	cmp	r3, #100	; 0x64
 8004710:	d901      	bls.n	8004716 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8004712:	2303      	movs	r3, #3
 8004714:	e077      	b.n	8004806 <HAL_RCCEx_PeriphCLKConfig+0x17a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004716:	4b3f      	ldr	r3, [pc, #252]	; (8004814 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8004718:	681a      	ldr	r2, [r3, #0]
 800471a:	2380      	movs	r3, #128	; 0x80
 800471c:	005b      	lsls	r3, r3, #1
 800471e:	4013      	ands	r3, r2
 8004720:	d0f0      	beq.n	8004704 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004722:	4b3b      	ldr	r3, [pc, #236]	; (8004810 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004724:	6a1a      	ldr	r2, [r3, #32]
 8004726:	23c0      	movs	r3, #192	; 0xc0
 8004728:	009b      	lsls	r3, r3, #2
 800472a:	4013      	ands	r3, r2
 800472c:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	2b00      	cmp	r3, #0
 8004732:	d034      	beq.n	800479e <HAL_RCCEx_PeriphCLKConfig+0x112>
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	685a      	ldr	r2, [r3, #4]
 8004738:	23c0      	movs	r3, #192	; 0xc0
 800473a:	009b      	lsls	r3, r3, #2
 800473c:	4013      	ands	r3, r2
 800473e:	68fa      	ldr	r2, [r7, #12]
 8004740:	429a      	cmp	r2, r3
 8004742:	d02c      	beq.n	800479e <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004744:	4b32      	ldr	r3, [pc, #200]	; (8004810 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004746:	6a1b      	ldr	r3, [r3, #32]
 8004748:	4a33      	ldr	r2, [pc, #204]	; (8004818 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 800474a:	4013      	ands	r3, r2
 800474c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800474e:	4b30      	ldr	r3, [pc, #192]	; (8004810 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004750:	6a1a      	ldr	r2, [r3, #32]
 8004752:	4b2f      	ldr	r3, [pc, #188]	; (8004810 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004754:	2180      	movs	r1, #128	; 0x80
 8004756:	0249      	lsls	r1, r1, #9
 8004758:	430a      	orrs	r2, r1
 800475a:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800475c:	4b2c      	ldr	r3, [pc, #176]	; (8004810 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800475e:	6a1a      	ldr	r2, [r3, #32]
 8004760:	4b2b      	ldr	r3, [pc, #172]	; (8004810 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004762:	492e      	ldr	r1, [pc, #184]	; (800481c <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8004764:	400a      	ands	r2, r1
 8004766:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004768:	4b29      	ldr	r3, [pc, #164]	; (8004810 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800476a:	68fa      	ldr	r2, [r7, #12]
 800476c:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	2201      	movs	r2, #1
 8004772:	4013      	ands	r3, r2
 8004774:	d013      	beq.n	800479e <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004776:	f7fc fe51 	bl	800141c <HAL_GetTick>
 800477a:	0003      	movs	r3, r0
 800477c:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800477e:	e009      	b.n	8004794 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004780:	f7fc fe4c 	bl	800141c <HAL_GetTick>
 8004784:	0002      	movs	r2, r0
 8004786:	693b      	ldr	r3, [r7, #16]
 8004788:	1ad3      	subs	r3, r2, r3
 800478a:	4a25      	ldr	r2, [pc, #148]	; (8004820 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 800478c:	4293      	cmp	r3, r2
 800478e:	d901      	bls.n	8004794 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8004790:	2303      	movs	r3, #3
 8004792:	e038      	b.n	8004806 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004794:	4b1e      	ldr	r3, [pc, #120]	; (8004810 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004796:	6a1b      	ldr	r3, [r3, #32]
 8004798:	2202      	movs	r2, #2
 800479a:	4013      	ands	r3, r2
 800479c:	d0f0      	beq.n	8004780 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800479e:	4b1c      	ldr	r3, [pc, #112]	; (8004810 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80047a0:	6a1b      	ldr	r3, [r3, #32]
 80047a2:	4a1d      	ldr	r2, [pc, #116]	; (8004818 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 80047a4:	4013      	ands	r3, r2
 80047a6:	0019      	movs	r1, r3
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	685a      	ldr	r2, [r3, #4]
 80047ac:	4b18      	ldr	r3, [pc, #96]	; (8004810 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80047ae:	430a      	orrs	r2, r1
 80047b0:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80047b2:	2317      	movs	r3, #23
 80047b4:	18fb      	adds	r3, r7, r3
 80047b6:	781b      	ldrb	r3, [r3, #0]
 80047b8:	2b01      	cmp	r3, #1
 80047ba:	d105      	bne.n	80047c8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80047bc:	4b14      	ldr	r3, [pc, #80]	; (8004810 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80047be:	69da      	ldr	r2, [r3, #28]
 80047c0:	4b13      	ldr	r3, [pc, #76]	; (8004810 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80047c2:	4918      	ldr	r1, [pc, #96]	; (8004824 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 80047c4:	400a      	ands	r2, r1
 80047c6:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	2201      	movs	r2, #1
 80047ce:	4013      	ands	r3, r2
 80047d0:	d009      	beq.n	80047e6 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80047d2:	4b0f      	ldr	r3, [pc, #60]	; (8004810 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80047d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047d6:	2203      	movs	r2, #3
 80047d8:	4393      	bics	r3, r2
 80047da:	0019      	movs	r1, r3
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	689a      	ldr	r2, [r3, #8]
 80047e0:	4b0b      	ldr	r3, [pc, #44]	; (8004810 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80047e2:	430a      	orrs	r2, r1
 80047e4:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	2220      	movs	r2, #32
 80047ec:	4013      	ands	r3, r2
 80047ee:	d009      	beq.n	8004804 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80047f0:	4b07      	ldr	r3, [pc, #28]	; (8004810 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80047f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047f4:	2210      	movs	r2, #16
 80047f6:	4393      	bics	r3, r2
 80047f8:	0019      	movs	r1, r3
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	68da      	ldr	r2, [r3, #12]
 80047fe:	4b04      	ldr	r3, [pc, #16]	; (8004810 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004800:	430a      	orrs	r2, r1
 8004802:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8004804:	2300      	movs	r3, #0
}
 8004806:	0018      	movs	r0, r3
 8004808:	46bd      	mov	sp, r7
 800480a:	b006      	add	sp, #24
 800480c:	bd80      	pop	{r7, pc}
 800480e:	46c0      	nop			; (mov r8, r8)
 8004810:	40021000 	.word	0x40021000
 8004814:	40007000 	.word	0x40007000
 8004818:	fffffcff 	.word	0xfffffcff
 800481c:	fffeffff 	.word	0xfffeffff
 8004820:	00001388 	.word	0x00001388
 8004824:	efffffff 	.word	0xefffffff

08004828 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004828:	b580      	push	{r7, lr}
 800482a:	b084      	sub	sp, #16
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	2b00      	cmp	r3, #0
 8004834:	d101      	bne.n	800483a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004836:	2301      	movs	r3, #1
 8004838:	e0a8      	b.n	800498c <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800483e:	2b00      	cmp	r3, #0
 8004840:	d109      	bne.n	8004856 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	685a      	ldr	r2, [r3, #4]
 8004846:	2382      	movs	r3, #130	; 0x82
 8004848:	005b      	lsls	r3, r3, #1
 800484a:	429a      	cmp	r2, r3
 800484c:	d009      	beq.n	8004862 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	2200      	movs	r2, #0
 8004852:	61da      	str	r2, [r3, #28]
 8004854:	e005      	b.n	8004862 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	2200      	movs	r2, #0
 800485a:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2200      	movs	r2, #0
 8004860:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	2200      	movs	r2, #0
 8004866:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	225d      	movs	r2, #93	; 0x5d
 800486c:	5c9b      	ldrb	r3, [r3, r2]
 800486e:	b2db      	uxtb	r3, r3
 8004870:	2b00      	cmp	r3, #0
 8004872:	d107      	bne.n	8004884 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	225c      	movs	r2, #92	; 0x5c
 8004878:	2100      	movs	r1, #0
 800487a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	0018      	movs	r0, r3
 8004880:	f7fc fb5c 	bl	8000f3c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	225d      	movs	r2, #93	; 0x5d
 8004888:	2102      	movs	r1, #2
 800488a:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	681a      	ldr	r2, [r3, #0]
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	2140      	movs	r1, #64	; 0x40
 8004898:	438a      	bics	r2, r1
 800489a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	68da      	ldr	r2, [r3, #12]
 80048a0:	23e0      	movs	r3, #224	; 0xe0
 80048a2:	00db      	lsls	r3, r3, #3
 80048a4:	429a      	cmp	r2, r3
 80048a6:	d902      	bls.n	80048ae <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80048a8:	2300      	movs	r3, #0
 80048aa:	60fb      	str	r3, [r7, #12]
 80048ac:	e002      	b.n	80048b4 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80048ae:	2380      	movs	r3, #128	; 0x80
 80048b0:	015b      	lsls	r3, r3, #5
 80048b2:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	68da      	ldr	r2, [r3, #12]
 80048b8:	23f0      	movs	r3, #240	; 0xf0
 80048ba:	011b      	lsls	r3, r3, #4
 80048bc:	429a      	cmp	r2, r3
 80048be:	d008      	beq.n	80048d2 <HAL_SPI_Init+0xaa>
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	68da      	ldr	r2, [r3, #12]
 80048c4:	23e0      	movs	r3, #224	; 0xe0
 80048c6:	00db      	lsls	r3, r3, #3
 80048c8:	429a      	cmp	r2, r3
 80048ca:	d002      	beq.n	80048d2 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2200      	movs	r2, #0
 80048d0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	685a      	ldr	r2, [r3, #4]
 80048d6:	2382      	movs	r3, #130	; 0x82
 80048d8:	005b      	lsls	r3, r3, #1
 80048da:	401a      	ands	r2, r3
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	6899      	ldr	r1, [r3, #8]
 80048e0:	2384      	movs	r3, #132	; 0x84
 80048e2:	021b      	lsls	r3, r3, #8
 80048e4:	400b      	ands	r3, r1
 80048e6:	431a      	orrs	r2, r3
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	691b      	ldr	r3, [r3, #16]
 80048ec:	2102      	movs	r1, #2
 80048ee:	400b      	ands	r3, r1
 80048f0:	431a      	orrs	r2, r3
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	695b      	ldr	r3, [r3, #20]
 80048f6:	2101      	movs	r1, #1
 80048f8:	400b      	ands	r3, r1
 80048fa:	431a      	orrs	r2, r3
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	6999      	ldr	r1, [r3, #24]
 8004900:	2380      	movs	r3, #128	; 0x80
 8004902:	009b      	lsls	r3, r3, #2
 8004904:	400b      	ands	r3, r1
 8004906:	431a      	orrs	r2, r3
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	69db      	ldr	r3, [r3, #28]
 800490c:	2138      	movs	r1, #56	; 0x38
 800490e:	400b      	ands	r3, r1
 8004910:	431a      	orrs	r2, r3
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	6a1b      	ldr	r3, [r3, #32]
 8004916:	2180      	movs	r1, #128	; 0x80
 8004918:	400b      	ands	r3, r1
 800491a:	431a      	orrs	r2, r3
 800491c:	0011      	movs	r1, r2
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004922:	2380      	movs	r3, #128	; 0x80
 8004924:	019b      	lsls	r3, r3, #6
 8004926:	401a      	ands	r2, r3
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	430a      	orrs	r2, r1
 800492e:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	699b      	ldr	r3, [r3, #24]
 8004934:	0c1b      	lsrs	r3, r3, #16
 8004936:	2204      	movs	r2, #4
 8004938:	401a      	ands	r2, r3
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800493e:	2110      	movs	r1, #16
 8004940:	400b      	ands	r3, r1
 8004942:	431a      	orrs	r2, r3
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004948:	2108      	movs	r1, #8
 800494a:	400b      	ands	r3, r1
 800494c:	431a      	orrs	r2, r3
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	68d9      	ldr	r1, [r3, #12]
 8004952:	23f0      	movs	r3, #240	; 0xf0
 8004954:	011b      	lsls	r3, r3, #4
 8004956:	400b      	ands	r3, r1
 8004958:	431a      	orrs	r2, r3
 800495a:	0011      	movs	r1, r2
 800495c:	68fa      	ldr	r2, [r7, #12]
 800495e:	2380      	movs	r3, #128	; 0x80
 8004960:	015b      	lsls	r3, r3, #5
 8004962:	401a      	ands	r2, r3
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	430a      	orrs	r2, r1
 800496a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	69da      	ldr	r2, [r3, #28]
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	4907      	ldr	r1, [pc, #28]	; (8004994 <HAL_SPI_Init+0x16c>)
 8004978:	400a      	ands	r2, r1
 800497a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2200      	movs	r2, #0
 8004980:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	225d      	movs	r2, #93	; 0x5d
 8004986:	2101      	movs	r1, #1
 8004988:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800498a:	2300      	movs	r3, #0
}
 800498c:	0018      	movs	r0, r3
 800498e:	46bd      	mov	sp, r7
 8004990:	b004      	add	sp, #16
 8004992:	bd80      	pop	{r7, pc}
 8004994:	fffff7ff 	.word	0xfffff7ff

08004998 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004998:	b580      	push	{r7, lr}
 800499a:	b082      	sub	sp, #8
 800499c:	af00      	add	r7, sp, #0
 800499e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d101      	bne.n	80049aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80049a6:	2301      	movs	r3, #1
 80049a8:	e042      	b.n	8004a30 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	223d      	movs	r2, #61	; 0x3d
 80049ae:	5c9b      	ldrb	r3, [r3, r2]
 80049b0:	b2db      	uxtb	r3, r3
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d107      	bne.n	80049c6 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	223c      	movs	r2, #60	; 0x3c
 80049ba:	2100      	movs	r1, #0
 80049bc:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	0018      	movs	r0, r3
 80049c2:	f7fc fb07 	bl	8000fd4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	223d      	movs	r2, #61	; 0x3d
 80049ca:	2102      	movs	r1, #2
 80049cc:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681a      	ldr	r2, [r3, #0]
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	3304      	adds	r3, #4
 80049d6:	0019      	movs	r1, r3
 80049d8:	0010      	movs	r0, r2
 80049da:	f000 fa65 	bl	8004ea8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	2246      	movs	r2, #70	; 0x46
 80049e2:	2101      	movs	r1, #1
 80049e4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	223e      	movs	r2, #62	; 0x3e
 80049ea:	2101      	movs	r1, #1
 80049ec:	5499      	strb	r1, [r3, r2]
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	223f      	movs	r2, #63	; 0x3f
 80049f2:	2101      	movs	r1, #1
 80049f4:	5499      	strb	r1, [r3, r2]
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	2240      	movs	r2, #64	; 0x40
 80049fa:	2101      	movs	r1, #1
 80049fc:	5499      	strb	r1, [r3, r2]
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	2241      	movs	r2, #65	; 0x41
 8004a02:	2101      	movs	r1, #1
 8004a04:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	2242      	movs	r2, #66	; 0x42
 8004a0a:	2101      	movs	r1, #1
 8004a0c:	5499      	strb	r1, [r3, r2]
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	2243      	movs	r2, #67	; 0x43
 8004a12:	2101      	movs	r1, #1
 8004a14:	5499      	strb	r1, [r3, r2]
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	2244      	movs	r2, #68	; 0x44
 8004a1a:	2101      	movs	r1, #1
 8004a1c:	5499      	strb	r1, [r3, r2]
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	2245      	movs	r2, #69	; 0x45
 8004a22:	2101      	movs	r1, #1
 8004a24:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	223d      	movs	r2, #61	; 0x3d
 8004a2a:	2101      	movs	r1, #1
 8004a2c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004a2e:	2300      	movs	r3, #0
}
 8004a30:	0018      	movs	r0, r3
 8004a32:	46bd      	mov	sp, r7
 8004a34:	b002      	add	sp, #8
 8004a36:	bd80      	pop	{r7, pc}

08004a38 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004a38:	b580      	push	{r7, lr}
 8004a3a:	b082      	sub	sp, #8
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d101      	bne.n	8004a4a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004a46:	2301      	movs	r3, #1
 8004a48:	e042      	b.n	8004ad0 <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	223d      	movs	r2, #61	; 0x3d
 8004a4e:	5c9b      	ldrb	r3, [r3, r2]
 8004a50:	b2db      	uxtb	r3, r3
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d107      	bne.n	8004a66 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	223c      	movs	r2, #60	; 0x3c
 8004a5a:	2100      	movs	r1, #0
 8004a5c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	0018      	movs	r0, r3
 8004a62:	f000 f839 	bl	8004ad8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	223d      	movs	r2, #61	; 0x3d
 8004a6a:	2102      	movs	r1, #2
 8004a6c:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681a      	ldr	r2, [r3, #0]
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	3304      	adds	r3, #4
 8004a76:	0019      	movs	r1, r3
 8004a78:	0010      	movs	r0, r2
 8004a7a:	f000 fa15 	bl	8004ea8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	2246      	movs	r2, #70	; 0x46
 8004a82:	2101      	movs	r1, #1
 8004a84:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	223e      	movs	r2, #62	; 0x3e
 8004a8a:	2101      	movs	r1, #1
 8004a8c:	5499      	strb	r1, [r3, r2]
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	223f      	movs	r2, #63	; 0x3f
 8004a92:	2101      	movs	r1, #1
 8004a94:	5499      	strb	r1, [r3, r2]
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	2240      	movs	r2, #64	; 0x40
 8004a9a:	2101      	movs	r1, #1
 8004a9c:	5499      	strb	r1, [r3, r2]
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	2241      	movs	r2, #65	; 0x41
 8004aa2:	2101      	movs	r1, #1
 8004aa4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	2242      	movs	r2, #66	; 0x42
 8004aaa:	2101      	movs	r1, #1
 8004aac:	5499      	strb	r1, [r3, r2]
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	2243      	movs	r2, #67	; 0x43
 8004ab2:	2101      	movs	r1, #1
 8004ab4:	5499      	strb	r1, [r3, r2]
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	2244      	movs	r2, #68	; 0x44
 8004aba:	2101      	movs	r1, #1
 8004abc:	5499      	strb	r1, [r3, r2]
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	2245      	movs	r2, #69	; 0x45
 8004ac2:	2101      	movs	r1, #1
 8004ac4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	223d      	movs	r2, #61	; 0x3d
 8004aca:	2101      	movs	r1, #1
 8004acc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004ace:	2300      	movs	r3, #0
}
 8004ad0:	0018      	movs	r0, r3
 8004ad2:	46bd      	mov	sp, r7
 8004ad4:	b002      	add	sp, #8
 8004ad6:	bd80      	pop	{r7, pc}

08004ad8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004ad8:	b580      	push	{r7, lr}
 8004ada:	b082      	sub	sp, #8
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004ae0:	46c0      	nop			; (mov r8, r8)
 8004ae2:	46bd      	mov	sp, r7
 8004ae4:	b002      	add	sp, #8
 8004ae6:	bd80      	pop	{r7, pc}

08004ae8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004ae8:	b580      	push	{r7, lr}
 8004aea:	b086      	sub	sp, #24
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	60f8      	str	r0, [r7, #12]
 8004af0:	60b9      	str	r1, [r7, #8]
 8004af2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004af4:	2317      	movs	r3, #23
 8004af6:	18fb      	adds	r3, r7, r3
 8004af8:	2200      	movs	r2, #0
 8004afa:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	223c      	movs	r2, #60	; 0x3c
 8004b00:	5c9b      	ldrb	r3, [r3, r2]
 8004b02:	2b01      	cmp	r3, #1
 8004b04:	d101      	bne.n	8004b0a <HAL_TIM_PWM_ConfigChannel+0x22>
 8004b06:	2302      	movs	r3, #2
 8004b08:	e0ad      	b.n	8004c66 <HAL_TIM_PWM_ConfigChannel+0x17e>
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	223c      	movs	r2, #60	; 0x3c
 8004b0e:	2101      	movs	r1, #1
 8004b10:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	2b0c      	cmp	r3, #12
 8004b16:	d100      	bne.n	8004b1a <HAL_TIM_PWM_ConfigChannel+0x32>
 8004b18:	e076      	b.n	8004c08 <HAL_TIM_PWM_ConfigChannel+0x120>
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	2b0c      	cmp	r3, #12
 8004b1e:	d900      	bls.n	8004b22 <HAL_TIM_PWM_ConfigChannel+0x3a>
 8004b20:	e095      	b.n	8004c4e <HAL_TIM_PWM_ConfigChannel+0x166>
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	2b08      	cmp	r3, #8
 8004b26:	d04e      	beq.n	8004bc6 <HAL_TIM_PWM_ConfigChannel+0xde>
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2b08      	cmp	r3, #8
 8004b2c:	d900      	bls.n	8004b30 <HAL_TIM_PWM_ConfigChannel+0x48>
 8004b2e:	e08e      	b.n	8004c4e <HAL_TIM_PWM_ConfigChannel+0x166>
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d003      	beq.n	8004b3e <HAL_TIM_PWM_ConfigChannel+0x56>
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	2b04      	cmp	r3, #4
 8004b3a:	d021      	beq.n	8004b80 <HAL_TIM_PWM_ConfigChannel+0x98>
 8004b3c:	e087      	b.n	8004c4e <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	68ba      	ldr	r2, [r7, #8]
 8004b44:	0011      	movs	r1, r2
 8004b46:	0018      	movs	r0, r3
 8004b48:	f000 fa24 	bl	8004f94 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	699a      	ldr	r2, [r3, #24]
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	2108      	movs	r1, #8
 8004b58:	430a      	orrs	r2, r1
 8004b5a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	699a      	ldr	r2, [r3, #24]
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	2104      	movs	r1, #4
 8004b68:	438a      	bics	r2, r1
 8004b6a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	6999      	ldr	r1, [r3, #24]
 8004b72:	68bb      	ldr	r3, [r7, #8]
 8004b74:	691a      	ldr	r2, [r3, #16]
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	430a      	orrs	r2, r1
 8004b7c:	619a      	str	r2, [r3, #24]
      break;
 8004b7e:	e06b      	b.n	8004c58 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	68ba      	ldr	r2, [r7, #8]
 8004b86:	0011      	movs	r1, r2
 8004b88:	0018      	movs	r0, r3
 8004b8a:	f000 fa81 	bl	8005090 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	699a      	ldr	r2, [r3, #24]
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	2180      	movs	r1, #128	; 0x80
 8004b9a:	0109      	lsls	r1, r1, #4
 8004b9c:	430a      	orrs	r2, r1
 8004b9e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	699a      	ldr	r2, [r3, #24]
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	4931      	ldr	r1, [pc, #196]	; (8004c70 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8004bac:	400a      	ands	r2, r1
 8004bae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	6999      	ldr	r1, [r3, #24]
 8004bb6:	68bb      	ldr	r3, [r7, #8]
 8004bb8:	691b      	ldr	r3, [r3, #16]
 8004bba:	021a      	lsls	r2, r3, #8
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	430a      	orrs	r2, r1
 8004bc2:	619a      	str	r2, [r3, #24]
      break;
 8004bc4:	e048      	b.n	8004c58 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	68ba      	ldr	r2, [r7, #8]
 8004bcc:	0011      	movs	r1, r2
 8004bce:	0018      	movs	r0, r3
 8004bd0:	f000 fadc 	bl	800518c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	69da      	ldr	r2, [r3, #28]
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	2108      	movs	r1, #8
 8004be0:	430a      	orrs	r2, r1
 8004be2:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	69da      	ldr	r2, [r3, #28]
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	2104      	movs	r1, #4
 8004bf0:	438a      	bics	r2, r1
 8004bf2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	69d9      	ldr	r1, [r3, #28]
 8004bfa:	68bb      	ldr	r3, [r7, #8]
 8004bfc:	691a      	ldr	r2, [r3, #16]
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	430a      	orrs	r2, r1
 8004c04:	61da      	str	r2, [r3, #28]
      break;
 8004c06:	e027      	b.n	8004c58 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	68ba      	ldr	r2, [r7, #8]
 8004c0e:	0011      	movs	r1, r2
 8004c10:	0018      	movs	r0, r3
 8004c12:	f000 fb3b 	bl	800528c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	69da      	ldr	r2, [r3, #28]
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	2180      	movs	r1, #128	; 0x80
 8004c22:	0109      	lsls	r1, r1, #4
 8004c24:	430a      	orrs	r2, r1
 8004c26:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	69da      	ldr	r2, [r3, #28]
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	490f      	ldr	r1, [pc, #60]	; (8004c70 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8004c34:	400a      	ands	r2, r1
 8004c36:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	69d9      	ldr	r1, [r3, #28]
 8004c3e:	68bb      	ldr	r3, [r7, #8]
 8004c40:	691b      	ldr	r3, [r3, #16]
 8004c42:	021a      	lsls	r2, r3, #8
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	430a      	orrs	r2, r1
 8004c4a:	61da      	str	r2, [r3, #28]
      break;
 8004c4c:	e004      	b.n	8004c58 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 8004c4e:	2317      	movs	r3, #23
 8004c50:	18fb      	adds	r3, r7, r3
 8004c52:	2201      	movs	r2, #1
 8004c54:	701a      	strb	r2, [r3, #0]
      break;
 8004c56:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	223c      	movs	r2, #60	; 0x3c
 8004c5c:	2100      	movs	r1, #0
 8004c5e:	5499      	strb	r1, [r3, r2]

  return status;
 8004c60:	2317      	movs	r3, #23
 8004c62:	18fb      	adds	r3, r7, r3
 8004c64:	781b      	ldrb	r3, [r3, #0]
}
 8004c66:	0018      	movs	r0, r3
 8004c68:	46bd      	mov	sp, r7
 8004c6a:	b006      	add	sp, #24
 8004c6c:	bd80      	pop	{r7, pc}
 8004c6e:	46c0      	nop			; (mov r8, r8)
 8004c70:	fffffbff 	.word	0xfffffbff

08004c74 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004c74:	b580      	push	{r7, lr}
 8004c76:	b084      	sub	sp, #16
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	6078      	str	r0, [r7, #4]
 8004c7c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004c7e:	230f      	movs	r3, #15
 8004c80:	18fb      	adds	r3, r7, r3
 8004c82:	2200      	movs	r2, #0
 8004c84:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	223c      	movs	r2, #60	; 0x3c
 8004c8a:	5c9b      	ldrb	r3, [r3, r2]
 8004c8c:	2b01      	cmp	r3, #1
 8004c8e:	d101      	bne.n	8004c94 <HAL_TIM_ConfigClockSource+0x20>
 8004c90:	2302      	movs	r3, #2
 8004c92:	e0bc      	b.n	8004e0e <HAL_TIM_ConfigClockSource+0x19a>
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	223c      	movs	r2, #60	; 0x3c
 8004c98:	2101      	movs	r1, #1
 8004c9a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	223d      	movs	r2, #61	; 0x3d
 8004ca0:	2102      	movs	r1, #2
 8004ca2:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	689b      	ldr	r3, [r3, #8]
 8004caa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004cac:	68bb      	ldr	r3, [r7, #8]
 8004cae:	2277      	movs	r2, #119	; 0x77
 8004cb0:	4393      	bics	r3, r2
 8004cb2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004cb4:	68bb      	ldr	r3, [r7, #8]
 8004cb6:	4a58      	ldr	r2, [pc, #352]	; (8004e18 <HAL_TIM_ConfigClockSource+0x1a4>)
 8004cb8:	4013      	ands	r3, r2
 8004cba:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	68ba      	ldr	r2, [r7, #8]
 8004cc2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004cc4:	683b      	ldr	r3, [r7, #0]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	2280      	movs	r2, #128	; 0x80
 8004cca:	0192      	lsls	r2, r2, #6
 8004ccc:	4293      	cmp	r3, r2
 8004cce:	d040      	beq.n	8004d52 <HAL_TIM_ConfigClockSource+0xde>
 8004cd0:	2280      	movs	r2, #128	; 0x80
 8004cd2:	0192      	lsls	r2, r2, #6
 8004cd4:	4293      	cmp	r3, r2
 8004cd6:	d900      	bls.n	8004cda <HAL_TIM_ConfigClockSource+0x66>
 8004cd8:	e088      	b.n	8004dec <HAL_TIM_ConfigClockSource+0x178>
 8004cda:	2280      	movs	r2, #128	; 0x80
 8004cdc:	0152      	lsls	r2, r2, #5
 8004cde:	4293      	cmp	r3, r2
 8004ce0:	d100      	bne.n	8004ce4 <HAL_TIM_ConfigClockSource+0x70>
 8004ce2:	e088      	b.n	8004df6 <HAL_TIM_ConfigClockSource+0x182>
 8004ce4:	2280      	movs	r2, #128	; 0x80
 8004ce6:	0152      	lsls	r2, r2, #5
 8004ce8:	4293      	cmp	r3, r2
 8004cea:	d900      	bls.n	8004cee <HAL_TIM_ConfigClockSource+0x7a>
 8004cec:	e07e      	b.n	8004dec <HAL_TIM_ConfigClockSource+0x178>
 8004cee:	2b70      	cmp	r3, #112	; 0x70
 8004cf0:	d018      	beq.n	8004d24 <HAL_TIM_ConfigClockSource+0xb0>
 8004cf2:	d900      	bls.n	8004cf6 <HAL_TIM_ConfigClockSource+0x82>
 8004cf4:	e07a      	b.n	8004dec <HAL_TIM_ConfigClockSource+0x178>
 8004cf6:	2b60      	cmp	r3, #96	; 0x60
 8004cf8:	d04f      	beq.n	8004d9a <HAL_TIM_ConfigClockSource+0x126>
 8004cfa:	d900      	bls.n	8004cfe <HAL_TIM_ConfigClockSource+0x8a>
 8004cfc:	e076      	b.n	8004dec <HAL_TIM_ConfigClockSource+0x178>
 8004cfe:	2b50      	cmp	r3, #80	; 0x50
 8004d00:	d03b      	beq.n	8004d7a <HAL_TIM_ConfigClockSource+0x106>
 8004d02:	d900      	bls.n	8004d06 <HAL_TIM_ConfigClockSource+0x92>
 8004d04:	e072      	b.n	8004dec <HAL_TIM_ConfigClockSource+0x178>
 8004d06:	2b40      	cmp	r3, #64	; 0x40
 8004d08:	d057      	beq.n	8004dba <HAL_TIM_ConfigClockSource+0x146>
 8004d0a:	d900      	bls.n	8004d0e <HAL_TIM_ConfigClockSource+0x9a>
 8004d0c:	e06e      	b.n	8004dec <HAL_TIM_ConfigClockSource+0x178>
 8004d0e:	2b30      	cmp	r3, #48	; 0x30
 8004d10:	d063      	beq.n	8004dda <HAL_TIM_ConfigClockSource+0x166>
 8004d12:	d86b      	bhi.n	8004dec <HAL_TIM_ConfigClockSource+0x178>
 8004d14:	2b20      	cmp	r3, #32
 8004d16:	d060      	beq.n	8004dda <HAL_TIM_ConfigClockSource+0x166>
 8004d18:	d868      	bhi.n	8004dec <HAL_TIM_ConfigClockSource+0x178>
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d05d      	beq.n	8004dda <HAL_TIM_ConfigClockSource+0x166>
 8004d1e:	2b10      	cmp	r3, #16
 8004d20:	d05b      	beq.n	8004dda <HAL_TIM_ConfigClockSource+0x166>
 8004d22:	e063      	b.n	8004dec <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	6818      	ldr	r0, [r3, #0]
 8004d28:	683b      	ldr	r3, [r7, #0]
 8004d2a:	6899      	ldr	r1, [r3, #8]
 8004d2c:	683b      	ldr	r3, [r7, #0]
 8004d2e:	685a      	ldr	r2, [r3, #4]
 8004d30:	683b      	ldr	r3, [r7, #0]
 8004d32:	68db      	ldr	r3, [r3, #12]
 8004d34:	f000 fc1a 	bl	800556c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	689b      	ldr	r3, [r3, #8]
 8004d3e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004d40:	68bb      	ldr	r3, [r7, #8]
 8004d42:	2277      	movs	r2, #119	; 0x77
 8004d44:	4313      	orrs	r3, r2
 8004d46:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	68ba      	ldr	r2, [r7, #8]
 8004d4e:	609a      	str	r2, [r3, #8]
      break;
 8004d50:	e052      	b.n	8004df8 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	6818      	ldr	r0, [r3, #0]
 8004d56:	683b      	ldr	r3, [r7, #0]
 8004d58:	6899      	ldr	r1, [r3, #8]
 8004d5a:	683b      	ldr	r3, [r7, #0]
 8004d5c:	685a      	ldr	r2, [r3, #4]
 8004d5e:	683b      	ldr	r3, [r7, #0]
 8004d60:	68db      	ldr	r3, [r3, #12]
 8004d62:	f000 fc03 	bl	800556c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	689a      	ldr	r2, [r3, #8]
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	2180      	movs	r1, #128	; 0x80
 8004d72:	01c9      	lsls	r1, r1, #7
 8004d74:	430a      	orrs	r2, r1
 8004d76:	609a      	str	r2, [r3, #8]
      break;
 8004d78:	e03e      	b.n	8004df8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	6818      	ldr	r0, [r3, #0]
 8004d7e:	683b      	ldr	r3, [r7, #0]
 8004d80:	6859      	ldr	r1, [r3, #4]
 8004d82:	683b      	ldr	r3, [r7, #0]
 8004d84:	68db      	ldr	r3, [r3, #12]
 8004d86:	001a      	movs	r2, r3
 8004d88:	f000 fb76 	bl	8005478 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	2150      	movs	r1, #80	; 0x50
 8004d92:	0018      	movs	r0, r3
 8004d94:	f000 fbd0 	bl	8005538 <TIM_ITRx_SetConfig>
      break;
 8004d98:	e02e      	b.n	8004df8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	6818      	ldr	r0, [r3, #0]
 8004d9e:	683b      	ldr	r3, [r7, #0]
 8004da0:	6859      	ldr	r1, [r3, #4]
 8004da2:	683b      	ldr	r3, [r7, #0]
 8004da4:	68db      	ldr	r3, [r3, #12]
 8004da6:	001a      	movs	r2, r3
 8004da8:	f000 fb94 	bl	80054d4 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	2160      	movs	r1, #96	; 0x60
 8004db2:	0018      	movs	r0, r3
 8004db4:	f000 fbc0 	bl	8005538 <TIM_ITRx_SetConfig>
      break;
 8004db8:	e01e      	b.n	8004df8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	6818      	ldr	r0, [r3, #0]
 8004dbe:	683b      	ldr	r3, [r7, #0]
 8004dc0:	6859      	ldr	r1, [r3, #4]
 8004dc2:	683b      	ldr	r3, [r7, #0]
 8004dc4:	68db      	ldr	r3, [r3, #12]
 8004dc6:	001a      	movs	r2, r3
 8004dc8:	f000 fb56 	bl	8005478 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	2140      	movs	r1, #64	; 0x40
 8004dd2:	0018      	movs	r0, r3
 8004dd4:	f000 fbb0 	bl	8005538 <TIM_ITRx_SetConfig>
      break;
 8004dd8:	e00e      	b.n	8004df8 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681a      	ldr	r2, [r3, #0]
 8004dde:	683b      	ldr	r3, [r7, #0]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	0019      	movs	r1, r3
 8004de4:	0010      	movs	r0, r2
 8004de6:	f000 fba7 	bl	8005538 <TIM_ITRx_SetConfig>
      break;
 8004dea:	e005      	b.n	8004df8 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8004dec:	230f      	movs	r3, #15
 8004dee:	18fb      	adds	r3, r7, r3
 8004df0:	2201      	movs	r2, #1
 8004df2:	701a      	strb	r2, [r3, #0]
      break;
 8004df4:	e000      	b.n	8004df8 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8004df6:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	223d      	movs	r2, #61	; 0x3d
 8004dfc:	2101      	movs	r1, #1
 8004dfe:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	223c      	movs	r2, #60	; 0x3c
 8004e04:	2100      	movs	r1, #0
 8004e06:	5499      	strb	r1, [r3, r2]

  return status;
 8004e08:	230f      	movs	r3, #15
 8004e0a:	18fb      	adds	r3, r7, r3
 8004e0c:	781b      	ldrb	r3, [r3, #0]
}
 8004e0e:	0018      	movs	r0, r3
 8004e10:	46bd      	mov	sp, r7
 8004e12:	b004      	add	sp, #16
 8004e14:	bd80      	pop	{r7, pc}
 8004e16:	46c0      	nop			; (mov r8, r8)
 8004e18:	ffff00ff 	.word	0xffff00ff

08004e1c <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8004e1c:	b580      	push	{r7, lr}
 8004e1e:	b082      	sub	sp, #8
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	6078      	str	r0, [r7, #4]
 8004e24:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	223c      	movs	r2, #60	; 0x3c
 8004e2a:	5c9b      	ldrb	r3, [r3, r2]
 8004e2c:	2b01      	cmp	r3, #1
 8004e2e:	d101      	bne.n	8004e34 <HAL_TIM_SlaveConfigSynchro+0x18>
 8004e30:	2302      	movs	r3, #2
 8004e32:	e032      	b.n	8004e9a <HAL_TIM_SlaveConfigSynchro+0x7e>
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	223c      	movs	r2, #60	; 0x3c
 8004e38:	2101      	movs	r1, #1
 8004e3a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	223d      	movs	r2, #61	; 0x3d
 8004e40:	2102      	movs	r1, #2
 8004e42:	5499      	strb	r1, [r3, r2]

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8004e44:	683a      	ldr	r2, [r7, #0]
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	0011      	movs	r1, r2
 8004e4a:	0018      	movs	r0, r3
 8004e4c:	f000 fa82 	bl	8005354 <TIM_SlaveTimer_SetConfig>
 8004e50:	1e03      	subs	r3, r0, #0
 8004e52:	d009      	beq.n	8004e68 <HAL_TIM_SlaveConfigSynchro+0x4c>
  {
    htim->State = HAL_TIM_STATE_READY;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	223d      	movs	r2, #61	; 0x3d
 8004e58:	2101      	movs	r1, #1
 8004e5a:	5499      	strb	r1, [r3, r2]
    __HAL_UNLOCK(htim);
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	223c      	movs	r2, #60	; 0x3c
 8004e60:	2100      	movs	r1, #0
 8004e62:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8004e64:	2301      	movs	r3, #1
 8004e66:	e018      	b.n	8004e9a <HAL_TIM_SlaveConfigSynchro+0x7e>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	68da      	ldr	r2, [r3, #12]
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	2140      	movs	r1, #64	; 0x40
 8004e74:	438a      	bics	r2, r1
 8004e76:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	68da      	ldr	r2, [r3, #12]
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	4908      	ldr	r1, [pc, #32]	; (8004ea4 <HAL_TIM_SlaveConfigSynchro+0x88>)
 8004e84:	400a      	ands	r2, r1
 8004e86:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	223d      	movs	r2, #61	; 0x3d
 8004e8c:	2101      	movs	r1, #1
 8004e8e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	223c      	movs	r2, #60	; 0x3c
 8004e94:	2100      	movs	r1, #0
 8004e96:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004e98:	2300      	movs	r3, #0
}
 8004e9a:	0018      	movs	r0, r3
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	b002      	add	sp, #8
 8004ea0:	bd80      	pop	{r7, pc}
 8004ea2:	46c0      	nop			; (mov r8, r8)
 8004ea4:	ffffbfff 	.word	0xffffbfff

08004ea8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	b084      	sub	sp, #16
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]
 8004eb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	4a30      	ldr	r2, [pc, #192]	; (8004f7c <TIM_Base_SetConfig+0xd4>)
 8004ebc:	4293      	cmp	r3, r2
 8004ebe:	d008      	beq.n	8004ed2 <TIM_Base_SetConfig+0x2a>
 8004ec0:	687a      	ldr	r2, [r7, #4]
 8004ec2:	2380      	movs	r3, #128	; 0x80
 8004ec4:	05db      	lsls	r3, r3, #23
 8004ec6:	429a      	cmp	r2, r3
 8004ec8:	d003      	beq.n	8004ed2 <TIM_Base_SetConfig+0x2a>
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	4a2c      	ldr	r2, [pc, #176]	; (8004f80 <TIM_Base_SetConfig+0xd8>)
 8004ece:	4293      	cmp	r3, r2
 8004ed0:	d108      	bne.n	8004ee4 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	2270      	movs	r2, #112	; 0x70
 8004ed6:	4393      	bics	r3, r2
 8004ed8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004eda:	683b      	ldr	r3, [r7, #0]
 8004edc:	685b      	ldr	r3, [r3, #4]
 8004ede:	68fa      	ldr	r2, [r7, #12]
 8004ee0:	4313      	orrs	r3, r2
 8004ee2:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	4a25      	ldr	r2, [pc, #148]	; (8004f7c <TIM_Base_SetConfig+0xd4>)
 8004ee8:	4293      	cmp	r3, r2
 8004eea:	d014      	beq.n	8004f16 <TIM_Base_SetConfig+0x6e>
 8004eec:	687a      	ldr	r2, [r7, #4]
 8004eee:	2380      	movs	r3, #128	; 0x80
 8004ef0:	05db      	lsls	r3, r3, #23
 8004ef2:	429a      	cmp	r2, r3
 8004ef4:	d00f      	beq.n	8004f16 <TIM_Base_SetConfig+0x6e>
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	4a21      	ldr	r2, [pc, #132]	; (8004f80 <TIM_Base_SetConfig+0xd8>)
 8004efa:	4293      	cmp	r3, r2
 8004efc:	d00b      	beq.n	8004f16 <TIM_Base_SetConfig+0x6e>
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	4a20      	ldr	r2, [pc, #128]	; (8004f84 <TIM_Base_SetConfig+0xdc>)
 8004f02:	4293      	cmp	r3, r2
 8004f04:	d007      	beq.n	8004f16 <TIM_Base_SetConfig+0x6e>
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	4a1f      	ldr	r2, [pc, #124]	; (8004f88 <TIM_Base_SetConfig+0xe0>)
 8004f0a:	4293      	cmp	r3, r2
 8004f0c:	d003      	beq.n	8004f16 <TIM_Base_SetConfig+0x6e>
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	4a1e      	ldr	r2, [pc, #120]	; (8004f8c <TIM_Base_SetConfig+0xe4>)
 8004f12:	4293      	cmp	r3, r2
 8004f14:	d108      	bne.n	8004f28 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	4a1d      	ldr	r2, [pc, #116]	; (8004f90 <TIM_Base_SetConfig+0xe8>)
 8004f1a:	4013      	ands	r3, r2
 8004f1c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004f1e:	683b      	ldr	r3, [r7, #0]
 8004f20:	68db      	ldr	r3, [r3, #12]
 8004f22:	68fa      	ldr	r2, [r7, #12]
 8004f24:	4313      	orrs	r3, r2
 8004f26:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	2280      	movs	r2, #128	; 0x80
 8004f2c:	4393      	bics	r3, r2
 8004f2e:	001a      	movs	r2, r3
 8004f30:	683b      	ldr	r3, [r7, #0]
 8004f32:	695b      	ldr	r3, [r3, #20]
 8004f34:	4313      	orrs	r3, r2
 8004f36:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	68fa      	ldr	r2, [r7, #12]
 8004f3c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004f3e:	683b      	ldr	r3, [r7, #0]
 8004f40:	689a      	ldr	r2, [r3, #8]
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004f46:	683b      	ldr	r3, [r7, #0]
 8004f48:	681a      	ldr	r2, [r3, #0]
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	4a0a      	ldr	r2, [pc, #40]	; (8004f7c <TIM_Base_SetConfig+0xd4>)
 8004f52:	4293      	cmp	r3, r2
 8004f54:	d007      	beq.n	8004f66 <TIM_Base_SetConfig+0xbe>
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	4a0b      	ldr	r2, [pc, #44]	; (8004f88 <TIM_Base_SetConfig+0xe0>)
 8004f5a:	4293      	cmp	r3, r2
 8004f5c:	d003      	beq.n	8004f66 <TIM_Base_SetConfig+0xbe>
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	4a0a      	ldr	r2, [pc, #40]	; (8004f8c <TIM_Base_SetConfig+0xe4>)
 8004f62:	4293      	cmp	r3, r2
 8004f64:	d103      	bne.n	8004f6e <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004f66:	683b      	ldr	r3, [r7, #0]
 8004f68:	691a      	ldr	r2, [r3, #16]
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	2201      	movs	r2, #1
 8004f72:	615a      	str	r2, [r3, #20]
}
 8004f74:	46c0      	nop			; (mov r8, r8)
 8004f76:	46bd      	mov	sp, r7
 8004f78:	b004      	add	sp, #16
 8004f7a:	bd80      	pop	{r7, pc}
 8004f7c:	40012c00 	.word	0x40012c00
 8004f80:	40000400 	.word	0x40000400
 8004f84:	40002000 	.word	0x40002000
 8004f88:	40014400 	.word	0x40014400
 8004f8c:	40014800 	.word	0x40014800
 8004f90:	fffffcff 	.word	0xfffffcff

08004f94 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004f94:	b580      	push	{r7, lr}
 8004f96:	b086      	sub	sp, #24
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
 8004f9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	6a1b      	ldr	r3, [r3, #32]
 8004fa2:	2201      	movs	r2, #1
 8004fa4:	4393      	bics	r3, r2
 8004fa6:	001a      	movs	r2, r3
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	6a1b      	ldr	r3, [r3, #32]
 8004fb0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	685b      	ldr	r3, [r3, #4]
 8004fb6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	699b      	ldr	r3, [r3, #24]
 8004fbc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	2270      	movs	r2, #112	; 0x70
 8004fc2:	4393      	bics	r3, r2
 8004fc4:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	2203      	movs	r2, #3
 8004fca:	4393      	bics	r3, r2
 8004fcc:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004fce:	683b      	ldr	r3, [r7, #0]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	68fa      	ldr	r2, [r7, #12]
 8004fd4:	4313      	orrs	r3, r2
 8004fd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004fd8:	697b      	ldr	r3, [r7, #20]
 8004fda:	2202      	movs	r2, #2
 8004fdc:	4393      	bics	r3, r2
 8004fde:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004fe0:	683b      	ldr	r3, [r7, #0]
 8004fe2:	689b      	ldr	r3, [r3, #8]
 8004fe4:	697a      	ldr	r2, [r7, #20]
 8004fe6:	4313      	orrs	r3, r2
 8004fe8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	4a23      	ldr	r2, [pc, #140]	; (800507c <TIM_OC1_SetConfig+0xe8>)
 8004fee:	4293      	cmp	r3, r2
 8004ff0:	d007      	beq.n	8005002 <TIM_OC1_SetConfig+0x6e>
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	4a22      	ldr	r2, [pc, #136]	; (8005080 <TIM_OC1_SetConfig+0xec>)
 8004ff6:	4293      	cmp	r3, r2
 8004ff8:	d003      	beq.n	8005002 <TIM_OC1_SetConfig+0x6e>
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	4a21      	ldr	r2, [pc, #132]	; (8005084 <TIM_OC1_SetConfig+0xf0>)
 8004ffe:	4293      	cmp	r3, r2
 8005000:	d10c      	bne.n	800501c <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005002:	697b      	ldr	r3, [r7, #20]
 8005004:	2208      	movs	r2, #8
 8005006:	4393      	bics	r3, r2
 8005008:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800500a:	683b      	ldr	r3, [r7, #0]
 800500c:	68db      	ldr	r3, [r3, #12]
 800500e:	697a      	ldr	r2, [r7, #20]
 8005010:	4313      	orrs	r3, r2
 8005012:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005014:	697b      	ldr	r3, [r7, #20]
 8005016:	2204      	movs	r2, #4
 8005018:	4393      	bics	r3, r2
 800501a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	4a17      	ldr	r2, [pc, #92]	; (800507c <TIM_OC1_SetConfig+0xe8>)
 8005020:	4293      	cmp	r3, r2
 8005022:	d007      	beq.n	8005034 <TIM_OC1_SetConfig+0xa0>
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	4a16      	ldr	r2, [pc, #88]	; (8005080 <TIM_OC1_SetConfig+0xec>)
 8005028:	4293      	cmp	r3, r2
 800502a:	d003      	beq.n	8005034 <TIM_OC1_SetConfig+0xa0>
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	4a15      	ldr	r2, [pc, #84]	; (8005084 <TIM_OC1_SetConfig+0xf0>)
 8005030:	4293      	cmp	r3, r2
 8005032:	d111      	bne.n	8005058 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005034:	693b      	ldr	r3, [r7, #16]
 8005036:	4a14      	ldr	r2, [pc, #80]	; (8005088 <TIM_OC1_SetConfig+0xf4>)
 8005038:	4013      	ands	r3, r2
 800503a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800503c:	693b      	ldr	r3, [r7, #16]
 800503e:	4a13      	ldr	r2, [pc, #76]	; (800508c <TIM_OC1_SetConfig+0xf8>)
 8005040:	4013      	ands	r3, r2
 8005042:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005044:	683b      	ldr	r3, [r7, #0]
 8005046:	695b      	ldr	r3, [r3, #20]
 8005048:	693a      	ldr	r2, [r7, #16]
 800504a:	4313      	orrs	r3, r2
 800504c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800504e:	683b      	ldr	r3, [r7, #0]
 8005050:	699b      	ldr	r3, [r3, #24]
 8005052:	693a      	ldr	r2, [r7, #16]
 8005054:	4313      	orrs	r3, r2
 8005056:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	693a      	ldr	r2, [r7, #16]
 800505c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	68fa      	ldr	r2, [r7, #12]
 8005062:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005064:	683b      	ldr	r3, [r7, #0]
 8005066:	685a      	ldr	r2, [r3, #4]
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	697a      	ldr	r2, [r7, #20]
 8005070:	621a      	str	r2, [r3, #32]
}
 8005072:	46c0      	nop			; (mov r8, r8)
 8005074:	46bd      	mov	sp, r7
 8005076:	b006      	add	sp, #24
 8005078:	bd80      	pop	{r7, pc}
 800507a:	46c0      	nop			; (mov r8, r8)
 800507c:	40012c00 	.word	0x40012c00
 8005080:	40014400 	.word	0x40014400
 8005084:	40014800 	.word	0x40014800
 8005088:	fffffeff 	.word	0xfffffeff
 800508c:	fffffdff 	.word	0xfffffdff

08005090 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005090:	b580      	push	{r7, lr}
 8005092:	b086      	sub	sp, #24
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
 8005098:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	6a1b      	ldr	r3, [r3, #32]
 800509e:	2210      	movs	r2, #16
 80050a0:	4393      	bics	r3, r2
 80050a2:	001a      	movs	r2, r3
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	6a1b      	ldr	r3, [r3, #32]
 80050ac:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	685b      	ldr	r3, [r3, #4]
 80050b2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	699b      	ldr	r3, [r3, #24]
 80050b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	4a2c      	ldr	r2, [pc, #176]	; (8005170 <TIM_OC2_SetConfig+0xe0>)
 80050be:	4013      	ands	r3, r2
 80050c0:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	4a2b      	ldr	r2, [pc, #172]	; (8005174 <TIM_OC2_SetConfig+0xe4>)
 80050c6:	4013      	ands	r3, r2
 80050c8:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80050ca:	683b      	ldr	r3, [r7, #0]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	021b      	lsls	r3, r3, #8
 80050d0:	68fa      	ldr	r2, [r7, #12]
 80050d2:	4313      	orrs	r3, r2
 80050d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80050d6:	697b      	ldr	r3, [r7, #20]
 80050d8:	2220      	movs	r2, #32
 80050da:	4393      	bics	r3, r2
 80050dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80050de:	683b      	ldr	r3, [r7, #0]
 80050e0:	689b      	ldr	r3, [r3, #8]
 80050e2:	011b      	lsls	r3, r3, #4
 80050e4:	697a      	ldr	r2, [r7, #20]
 80050e6:	4313      	orrs	r3, r2
 80050e8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	4a22      	ldr	r2, [pc, #136]	; (8005178 <TIM_OC2_SetConfig+0xe8>)
 80050ee:	4293      	cmp	r3, r2
 80050f0:	d10d      	bne.n	800510e <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80050f2:	697b      	ldr	r3, [r7, #20]
 80050f4:	2280      	movs	r2, #128	; 0x80
 80050f6:	4393      	bics	r3, r2
 80050f8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80050fa:	683b      	ldr	r3, [r7, #0]
 80050fc:	68db      	ldr	r3, [r3, #12]
 80050fe:	011b      	lsls	r3, r3, #4
 8005100:	697a      	ldr	r2, [r7, #20]
 8005102:	4313      	orrs	r3, r2
 8005104:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005106:	697b      	ldr	r3, [r7, #20]
 8005108:	2240      	movs	r2, #64	; 0x40
 800510a:	4393      	bics	r3, r2
 800510c:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	4a19      	ldr	r2, [pc, #100]	; (8005178 <TIM_OC2_SetConfig+0xe8>)
 8005112:	4293      	cmp	r3, r2
 8005114:	d007      	beq.n	8005126 <TIM_OC2_SetConfig+0x96>
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	4a18      	ldr	r2, [pc, #96]	; (800517c <TIM_OC2_SetConfig+0xec>)
 800511a:	4293      	cmp	r3, r2
 800511c:	d003      	beq.n	8005126 <TIM_OC2_SetConfig+0x96>
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	4a17      	ldr	r2, [pc, #92]	; (8005180 <TIM_OC2_SetConfig+0xf0>)
 8005122:	4293      	cmp	r3, r2
 8005124:	d113      	bne.n	800514e <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005126:	693b      	ldr	r3, [r7, #16]
 8005128:	4a16      	ldr	r2, [pc, #88]	; (8005184 <TIM_OC2_SetConfig+0xf4>)
 800512a:	4013      	ands	r3, r2
 800512c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800512e:	693b      	ldr	r3, [r7, #16]
 8005130:	4a15      	ldr	r2, [pc, #84]	; (8005188 <TIM_OC2_SetConfig+0xf8>)
 8005132:	4013      	ands	r3, r2
 8005134:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005136:	683b      	ldr	r3, [r7, #0]
 8005138:	695b      	ldr	r3, [r3, #20]
 800513a:	009b      	lsls	r3, r3, #2
 800513c:	693a      	ldr	r2, [r7, #16]
 800513e:	4313      	orrs	r3, r2
 8005140:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005142:	683b      	ldr	r3, [r7, #0]
 8005144:	699b      	ldr	r3, [r3, #24]
 8005146:	009b      	lsls	r3, r3, #2
 8005148:	693a      	ldr	r2, [r7, #16]
 800514a:	4313      	orrs	r3, r2
 800514c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	693a      	ldr	r2, [r7, #16]
 8005152:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	68fa      	ldr	r2, [r7, #12]
 8005158:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800515a:	683b      	ldr	r3, [r7, #0]
 800515c:	685a      	ldr	r2, [r3, #4]
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	697a      	ldr	r2, [r7, #20]
 8005166:	621a      	str	r2, [r3, #32]
}
 8005168:	46c0      	nop			; (mov r8, r8)
 800516a:	46bd      	mov	sp, r7
 800516c:	b006      	add	sp, #24
 800516e:	bd80      	pop	{r7, pc}
 8005170:	ffff8fff 	.word	0xffff8fff
 8005174:	fffffcff 	.word	0xfffffcff
 8005178:	40012c00 	.word	0x40012c00
 800517c:	40014400 	.word	0x40014400
 8005180:	40014800 	.word	0x40014800
 8005184:	fffffbff 	.word	0xfffffbff
 8005188:	fffff7ff 	.word	0xfffff7ff

0800518c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800518c:	b580      	push	{r7, lr}
 800518e:	b086      	sub	sp, #24
 8005190:	af00      	add	r7, sp, #0
 8005192:	6078      	str	r0, [r7, #4]
 8005194:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	6a1b      	ldr	r3, [r3, #32]
 800519a:	4a33      	ldr	r2, [pc, #204]	; (8005268 <TIM_OC3_SetConfig+0xdc>)
 800519c:	401a      	ands	r2, r3
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	6a1b      	ldr	r3, [r3, #32]
 80051a6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	685b      	ldr	r3, [r3, #4]
 80051ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	69db      	ldr	r3, [r3, #28]
 80051b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	2270      	movs	r2, #112	; 0x70
 80051b8:	4393      	bics	r3, r2
 80051ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	2203      	movs	r2, #3
 80051c0:	4393      	bics	r3, r2
 80051c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80051c4:	683b      	ldr	r3, [r7, #0]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	68fa      	ldr	r2, [r7, #12]
 80051ca:	4313      	orrs	r3, r2
 80051cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80051ce:	697b      	ldr	r3, [r7, #20]
 80051d0:	4a26      	ldr	r2, [pc, #152]	; (800526c <TIM_OC3_SetConfig+0xe0>)
 80051d2:	4013      	ands	r3, r2
 80051d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80051d6:	683b      	ldr	r3, [r7, #0]
 80051d8:	689b      	ldr	r3, [r3, #8]
 80051da:	021b      	lsls	r3, r3, #8
 80051dc:	697a      	ldr	r2, [r7, #20]
 80051de:	4313      	orrs	r3, r2
 80051e0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	4a22      	ldr	r2, [pc, #136]	; (8005270 <TIM_OC3_SetConfig+0xe4>)
 80051e6:	4293      	cmp	r3, r2
 80051e8:	d10d      	bne.n	8005206 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80051ea:	697b      	ldr	r3, [r7, #20]
 80051ec:	4a21      	ldr	r2, [pc, #132]	; (8005274 <TIM_OC3_SetConfig+0xe8>)
 80051ee:	4013      	ands	r3, r2
 80051f0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80051f2:	683b      	ldr	r3, [r7, #0]
 80051f4:	68db      	ldr	r3, [r3, #12]
 80051f6:	021b      	lsls	r3, r3, #8
 80051f8:	697a      	ldr	r2, [r7, #20]
 80051fa:	4313      	orrs	r3, r2
 80051fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80051fe:	697b      	ldr	r3, [r7, #20]
 8005200:	4a1d      	ldr	r2, [pc, #116]	; (8005278 <TIM_OC3_SetConfig+0xec>)
 8005202:	4013      	ands	r3, r2
 8005204:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	4a19      	ldr	r2, [pc, #100]	; (8005270 <TIM_OC3_SetConfig+0xe4>)
 800520a:	4293      	cmp	r3, r2
 800520c:	d007      	beq.n	800521e <TIM_OC3_SetConfig+0x92>
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	4a1a      	ldr	r2, [pc, #104]	; (800527c <TIM_OC3_SetConfig+0xf0>)
 8005212:	4293      	cmp	r3, r2
 8005214:	d003      	beq.n	800521e <TIM_OC3_SetConfig+0x92>
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	4a19      	ldr	r2, [pc, #100]	; (8005280 <TIM_OC3_SetConfig+0xf4>)
 800521a:	4293      	cmp	r3, r2
 800521c:	d113      	bne.n	8005246 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800521e:	693b      	ldr	r3, [r7, #16]
 8005220:	4a18      	ldr	r2, [pc, #96]	; (8005284 <TIM_OC3_SetConfig+0xf8>)
 8005222:	4013      	ands	r3, r2
 8005224:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005226:	693b      	ldr	r3, [r7, #16]
 8005228:	4a17      	ldr	r2, [pc, #92]	; (8005288 <TIM_OC3_SetConfig+0xfc>)
 800522a:	4013      	ands	r3, r2
 800522c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800522e:	683b      	ldr	r3, [r7, #0]
 8005230:	695b      	ldr	r3, [r3, #20]
 8005232:	011b      	lsls	r3, r3, #4
 8005234:	693a      	ldr	r2, [r7, #16]
 8005236:	4313      	orrs	r3, r2
 8005238:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800523a:	683b      	ldr	r3, [r7, #0]
 800523c:	699b      	ldr	r3, [r3, #24]
 800523e:	011b      	lsls	r3, r3, #4
 8005240:	693a      	ldr	r2, [r7, #16]
 8005242:	4313      	orrs	r3, r2
 8005244:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	693a      	ldr	r2, [r7, #16]
 800524a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	68fa      	ldr	r2, [r7, #12]
 8005250:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005252:	683b      	ldr	r3, [r7, #0]
 8005254:	685a      	ldr	r2, [r3, #4]
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	697a      	ldr	r2, [r7, #20]
 800525e:	621a      	str	r2, [r3, #32]
}
 8005260:	46c0      	nop			; (mov r8, r8)
 8005262:	46bd      	mov	sp, r7
 8005264:	b006      	add	sp, #24
 8005266:	bd80      	pop	{r7, pc}
 8005268:	fffffeff 	.word	0xfffffeff
 800526c:	fffffdff 	.word	0xfffffdff
 8005270:	40012c00 	.word	0x40012c00
 8005274:	fffff7ff 	.word	0xfffff7ff
 8005278:	fffffbff 	.word	0xfffffbff
 800527c:	40014400 	.word	0x40014400
 8005280:	40014800 	.word	0x40014800
 8005284:	ffffefff 	.word	0xffffefff
 8005288:	ffffdfff 	.word	0xffffdfff

0800528c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800528c:	b580      	push	{r7, lr}
 800528e:	b086      	sub	sp, #24
 8005290:	af00      	add	r7, sp, #0
 8005292:	6078      	str	r0, [r7, #4]
 8005294:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	6a1b      	ldr	r3, [r3, #32]
 800529a:	4a26      	ldr	r2, [pc, #152]	; (8005334 <TIM_OC4_SetConfig+0xa8>)
 800529c:	401a      	ands	r2, r3
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	6a1b      	ldr	r3, [r3, #32]
 80052a6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	685b      	ldr	r3, [r3, #4]
 80052ac:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	69db      	ldr	r3, [r3, #28]
 80052b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	4a20      	ldr	r2, [pc, #128]	; (8005338 <TIM_OC4_SetConfig+0xac>)
 80052b8:	4013      	ands	r3, r2
 80052ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	4a1f      	ldr	r2, [pc, #124]	; (800533c <TIM_OC4_SetConfig+0xb0>)
 80052c0:	4013      	ands	r3, r2
 80052c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80052c4:	683b      	ldr	r3, [r7, #0]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	021b      	lsls	r3, r3, #8
 80052ca:	68fa      	ldr	r2, [r7, #12]
 80052cc:	4313      	orrs	r3, r2
 80052ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80052d0:	693b      	ldr	r3, [r7, #16]
 80052d2:	4a1b      	ldr	r2, [pc, #108]	; (8005340 <TIM_OC4_SetConfig+0xb4>)
 80052d4:	4013      	ands	r3, r2
 80052d6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80052d8:	683b      	ldr	r3, [r7, #0]
 80052da:	689b      	ldr	r3, [r3, #8]
 80052dc:	031b      	lsls	r3, r3, #12
 80052de:	693a      	ldr	r2, [r7, #16]
 80052e0:	4313      	orrs	r3, r2
 80052e2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	4a17      	ldr	r2, [pc, #92]	; (8005344 <TIM_OC4_SetConfig+0xb8>)
 80052e8:	4293      	cmp	r3, r2
 80052ea:	d007      	beq.n	80052fc <TIM_OC4_SetConfig+0x70>
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	4a16      	ldr	r2, [pc, #88]	; (8005348 <TIM_OC4_SetConfig+0xbc>)
 80052f0:	4293      	cmp	r3, r2
 80052f2:	d003      	beq.n	80052fc <TIM_OC4_SetConfig+0x70>
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	4a15      	ldr	r2, [pc, #84]	; (800534c <TIM_OC4_SetConfig+0xc0>)
 80052f8:	4293      	cmp	r3, r2
 80052fa:	d109      	bne.n	8005310 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80052fc:	697b      	ldr	r3, [r7, #20]
 80052fe:	4a14      	ldr	r2, [pc, #80]	; (8005350 <TIM_OC4_SetConfig+0xc4>)
 8005300:	4013      	ands	r3, r2
 8005302:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005304:	683b      	ldr	r3, [r7, #0]
 8005306:	695b      	ldr	r3, [r3, #20]
 8005308:	019b      	lsls	r3, r3, #6
 800530a:	697a      	ldr	r2, [r7, #20]
 800530c:	4313      	orrs	r3, r2
 800530e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	697a      	ldr	r2, [r7, #20]
 8005314:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	68fa      	ldr	r2, [r7, #12]
 800531a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800531c:	683b      	ldr	r3, [r7, #0]
 800531e:	685a      	ldr	r2, [r3, #4]
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	693a      	ldr	r2, [r7, #16]
 8005328:	621a      	str	r2, [r3, #32]
}
 800532a:	46c0      	nop			; (mov r8, r8)
 800532c:	46bd      	mov	sp, r7
 800532e:	b006      	add	sp, #24
 8005330:	bd80      	pop	{r7, pc}
 8005332:	46c0      	nop			; (mov r8, r8)
 8005334:	ffffefff 	.word	0xffffefff
 8005338:	ffff8fff 	.word	0xffff8fff
 800533c:	fffffcff 	.word	0xfffffcff
 8005340:	ffffdfff 	.word	0xffffdfff
 8005344:	40012c00 	.word	0x40012c00
 8005348:	40014400 	.word	0x40014400
 800534c:	40014800 	.word	0x40014800
 8005350:	ffffbfff 	.word	0xffffbfff

08005354 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8005354:	b580      	push	{r7, lr}
 8005356:	b086      	sub	sp, #24
 8005358:	af00      	add	r7, sp, #0
 800535a:	6078      	str	r0, [r7, #4]
 800535c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800535e:	2317      	movs	r3, #23
 8005360:	18fb      	adds	r3, r7, r3
 8005362:	2200      	movs	r2, #0
 8005364:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	689b      	ldr	r3, [r3, #8]
 800536c:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800536e:	693b      	ldr	r3, [r7, #16]
 8005370:	2270      	movs	r2, #112	; 0x70
 8005372:	4393      	bics	r3, r2
 8005374:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8005376:	683b      	ldr	r3, [r7, #0]
 8005378:	685b      	ldr	r3, [r3, #4]
 800537a:	693a      	ldr	r2, [r7, #16]
 800537c:	4313      	orrs	r3, r2
 800537e:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8005380:	693b      	ldr	r3, [r7, #16]
 8005382:	2207      	movs	r2, #7
 8005384:	4393      	bics	r3, r2
 8005386:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8005388:	683b      	ldr	r3, [r7, #0]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	693a      	ldr	r2, [r7, #16]
 800538e:	4313      	orrs	r3, r2
 8005390:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	693a      	ldr	r2, [r7, #16]
 8005398:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800539a:	683b      	ldr	r3, [r7, #0]
 800539c:	685b      	ldr	r3, [r3, #4]
 800539e:	2b70      	cmp	r3, #112	; 0x70
 80053a0:	d015      	beq.n	80053ce <TIM_SlaveTimer_SetConfig+0x7a>
 80053a2:	d900      	bls.n	80053a6 <TIM_SlaveTimer_SetConfig+0x52>
 80053a4:	e05b      	b.n	800545e <TIM_SlaveTimer_SetConfig+0x10a>
 80053a6:	2b60      	cmp	r3, #96	; 0x60
 80053a8:	d04f      	beq.n	800544a <TIM_SlaveTimer_SetConfig+0xf6>
 80053aa:	d858      	bhi.n	800545e <TIM_SlaveTimer_SetConfig+0x10a>
 80053ac:	2b50      	cmp	r3, #80	; 0x50
 80053ae:	d042      	beq.n	8005436 <TIM_SlaveTimer_SetConfig+0xe2>
 80053b0:	d855      	bhi.n	800545e <TIM_SlaveTimer_SetConfig+0x10a>
 80053b2:	2b40      	cmp	r3, #64	; 0x40
 80053b4:	d016      	beq.n	80053e4 <TIM_SlaveTimer_SetConfig+0x90>
 80053b6:	d852      	bhi.n	800545e <TIM_SlaveTimer_SetConfig+0x10a>
 80053b8:	2b30      	cmp	r3, #48	; 0x30
 80053ba:	d055      	beq.n	8005468 <TIM_SlaveTimer_SetConfig+0x114>
 80053bc:	d84f      	bhi.n	800545e <TIM_SlaveTimer_SetConfig+0x10a>
 80053be:	2b20      	cmp	r3, #32
 80053c0:	d052      	beq.n	8005468 <TIM_SlaveTimer_SetConfig+0x114>
 80053c2:	d84c      	bhi.n	800545e <TIM_SlaveTimer_SetConfig+0x10a>
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d04f      	beq.n	8005468 <TIM_SlaveTimer_SetConfig+0x114>
 80053c8:	2b10      	cmp	r3, #16
 80053ca:	d04d      	beq.n	8005468 <TIM_SlaveTimer_SetConfig+0x114>
 80053cc:	e047      	b.n	800545e <TIM_SlaveTimer_SetConfig+0x10a>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	6818      	ldr	r0, [r3, #0]
 80053d2:	683b      	ldr	r3, [r7, #0]
 80053d4:	68d9      	ldr	r1, [r3, #12]
 80053d6:	683b      	ldr	r3, [r7, #0]
 80053d8:	689a      	ldr	r2, [r3, #8]
 80053da:	683b      	ldr	r3, [r7, #0]
 80053dc:	691b      	ldr	r3, [r3, #16]
 80053de:	f000 f8c5 	bl	800556c <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 80053e2:	e042      	b.n	800546a <TIM_SlaveTimer_SetConfig+0x116>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 80053e4:	683b      	ldr	r3, [r7, #0]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	2b05      	cmp	r3, #5
 80053ea:	d101      	bne.n	80053f0 <TIM_SlaveTimer_SetConfig+0x9c>
      {
        return HAL_ERROR;
 80053ec:	2301      	movs	r3, #1
 80053ee:	e03f      	b.n	8005470 <TIM_SlaveTimer_SetConfig+0x11c>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	6a1b      	ldr	r3, [r3, #32]
 80053f6:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	6a1a      	ldr	r2, [r3, #32]
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	2101      	movs	r1, #1
 8005404:	438a      	bics	r2, r1
 8005406:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	699b      	ldr	r3, [r3, #24]
 800540e:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005410:	68bb      	ldr	r3, [r7, #8]
 8005412:	22f0      	movs	r2, #240	; 0xf0
 8005414:	4393      	bics	r3, r2
 8005416:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8005418:	683b      	ldr	r3, [r7, #0]
 800541a:	691b      	ldr	r3, [r3, #16]
 800541c:	011b      	lsls	r3, r3, #4
 800541e:	68ba      	ldr	r2, [r7, #8]
 8005420:	4313      	orrs	r3, r2
 8005422:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	68ba      	ldr	r2, [r7, #8]
 800542a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	68fa      	ldr	r2, [r7, #12]
 8005432:	621a      	str	r2, [r3, #32]
      break;
 8005434:	e019      	b.n	800546a <TIM_SlaveTimer_SetConfig+0x116>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	6818      	ldr	r0, [r3, #0]
 800543a:	683b      	ldr	r3, [r7, #0]
 800543c:	6899      	ldr	r1, [r3, #8]
 800543e:	683b      	ldr	r3, [r7, #0]
 8005440:	691b      	ldr	r3, [r3, #16]
 8005442:	001a      	movs	r2, r3
 8005444:	f000 f818 	bl	8005478 <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8005448:	e00f      	b.n	800546a <TIM_SlaveTimer_SetConfig+0x116>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	6818      	ldr	r0, [r3, #0]
 800544e:	683b      	ldr	r3, [r7, #0]
 8005450:	6899      	ldr	r1, [r3, #8]
 8005452:	683b      	ldr	r3, [r7, #0]
 8005454:	691b      	ldr	r3, [r3, #16]
 8005456:	001a      	movs	r2, r3
 8005458:	f000 f83c 	bl	80054d4 <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 800545c:	e005      	b.n	800546a <TIM_SlaveTimer_SetConfig+0x116>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 800545e:	2317      	movs	r3, #23
 8005460:	18fb      	adds	r3, r7, r3
 8005462:	2201      	movs	r2, #1
 8005464:	701a      	strb	r2, [r3, #0]
      break;
 8005466:	e000      	b.n	800546a <TIM_SlaveTimer_SetConfig+0x116>
      break;
 8005468:	46c0      	nop			; (mov r8, r8)
  }

  return status;
 800546a:	2317      	movs	r3, #23
 800546c:	18fb      	adds	r3, r7, r3
 800546e:	781b      	ldrb	r3, [r3, #0]
}
 8005470:	0018      	movs	r0, r3
 8005472:	46bd      	mov	sp, r7
 8005474:	b006      	add	sp, #24
 8005476:	bd80      	pop	{r7, pc}

08005478 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005478:	b580      	push	{r7, lr}
 800547a:	b086      	sub	sp, #24
 800547c:	af00      	add	r7, sp, #0
 800547e:	60f8      	str	r0, [r7, #12]
 8005480:	60b9      	str	r1, [r7, #8]
 8005482:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	6a1b      	ldr	r3, [r3, #32]
 8005488:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	6a1b      	ldr	r3, [r3, #32]
 800548e:	2201      	movs	r2, #1
 8005490:	4393      	bics	r3, r2
 8005492:	001a      	movs	r2, r3
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	699b      	ldr	r3, [r3, #24]
 800549c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800549e:	693b      	ldr	r3, [r7, #16]
 80054a0:	22f0      	movs	r2, #240	; 0xf0
 80054a2:	4393      	bics	r3, r2
 80054a4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	011b      	lsls	r3, r3, #4
 80054aa:	693a      	ldr	r2, [r7, #16]
 80054ac:	4313      	orrs	r3, r2
 80054ae:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80054b0:	697b      	ldr	r3, [r7, #20]
 80054b2:	220a      	movs	r2, #10
 80054b4:	4393      	bics	r3, r2
 80054b6:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80054b8:	697a      	ldr	r2, [r7, #20]
 80054ba:	68bb      	ldr	r3, [r7, #8]
 80054bc:	4313      	orrs	r3, r2
 80054be:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	693a      	ldr	r2, [r7, #16]
 80054c4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	697a      	ldr	r2, [r7, #20]
 80054ca:	621a      	str	r2, [r3, #32]
}
 80054cc:	46c0      	nop			; (mov r8, r8)
 80054ce:	46bd      	mov	sp, r7
 80054d0:	b006      	add	sp, #24
 80054d2:	bd80      	pop	{r7, pc}

080054d4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80054d4:	b580      	push	{r7, lr}
 80054d6:	b086      	sub	sp, #24
 80054d8:	af00      	add	r7, sp, #0
 80054da:	60f8      	str	r0, [r7, #12]
 80054dc:	60b9      	str	r1, [r7, #8]
 80054de:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	6a1b      	ldr	r3, [r3, #32]
 80054e4:	2210      	movs	r2, #16
 80054e6:	4393      	bics	r3, r2
 80054e8:	001a      	movs	r2, r3
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	699b      	ldr	r3, [r3, #24]
 80054f2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	6a1b      	ldr	r3, [r3, #32]
 80054f8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80054fa:	697b      	ldr	r3, [r7, #20]
 80054fc:	4a0d      	ldr	r2, [pc, #52]	; (8005534 <TIM_TI2_ConfigInputStage+0x60>)
 80054fe:	4013      	ands	r3, r2
 8005500:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	031b      	lsls	r3, r3, #12
 8005506:	697a      	ldr	r2, [r7, #20]
 8005508:	4313      	orrs	r3, r2
 800550a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800550c:	693b      	ldr	r3, [r7, #16]
 800550e:	22a0      	movs	r2, #160	; 0xa0
 8005510:	4393      	bics	r3, r2
 8005512:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005514:	68bb      	ldr	r3, [r7, #8]
 8005516:	011b      	lsls	r3, r3, #4
 8005518:	693a      	ldr	r2, [r7, #16]
 800551a:	4313      	orrs	r3, r2
 800551c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	697a      	ldr	r2, [r7, #20]
 8005522:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	693a      	ldr	r2, [r7, #16]
 8005528:	621a      	str	r2, [r3, #32]
}
 800552a:	46c0      	nop			; (mov r8, r8)
 800552c:	46bd      	mov	sp, r7
 800552e:	b006      	add	sp, #24
 8005530:	bd80      	pop	{r7, pc}
 8005532:	46c0      	nop			; (mov r8, r8)
 8005534:	ffff0fff 	.word	0xffff0fff

08005538 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005538:	b580      	push	{r7, lr}
 800553a:	b084      	sub	sp, #16
 800553c:	af00      	add	r7, sp, #0
 800553e:	6078      	str	r0, [r7, #4]
 8005540:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	689b      	ldr	r3, [r3, #8]
 8005546:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	2270      	movs	r2, #112	; 0x70
 800554c:	4393      	bics	r3, r2
 800554e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005550:	683a      	ldr	r2, [r7, #0]
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	4313      	orrs	r3, r2
 8005556:	2207      	movs	r2, #7
 8005558:	4313      	orrs	r3, r2
 800555a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	68fa      	ldr	r2, [r7, #12]
 8005560:	609a      	str	r2, [r3, #8]
}
 8005562:	46c0      	nop			; (mov r8, r8)
 8005564:	46bd      	mov	sp, r7
 8005566:	b004      	add	sp, #16
 8005568:	bd80      	pop	{r7, pc}
	...

0800556c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800556c:	b580      	push	{r7, lr}
 800556e:	b086      	sub	sp, #24
 8005570:	af00      	add	r7, sp, #0
 8005572:	60f8      	str	r0, [r7, #12]
 8005574:	60b9      	str	r1, [r7, #8]
 8005576:	607a      	str	r2, [r7, #4]
 8005578:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	689b      	ldr	r3, [r3, #8]
 800557e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005580:	697b      	ldr	r3, [r7, #20]
 8005582:	4a09      	ldr	r2, [pc, #36]	; (80055a8 <TIM_ETR_SetConfig+0x3c>)
 8005584:	4013      	ands	r3, r2
 8005586:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005588:	683b      	ldr	r3, [r7, #0]
 800558a:	021a      	lsls	r2, r3, #8
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	431a      	orrs	r2, r3
 8005590:	68bb      	ldr	r3, [r7, #8]
 8005592:	4313      	orrs	r3, r2
 8005594:	697a      	ldr	r2, [r7, #20]
 8005596:	4313      	orrs	r3, r2
 8005598:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	697a      	ldr	r2, [r7, #20]
 800559e:	609a      	str	r2, [r3, #8]
}
 80055a0:	46c0      	nop			; (mov r8, r8)
 80055a2:	46bd      	mov	sp, r7
 80055a4:	b006      	add	sp, #24
 80055a6:	bd80      	pop	{r7, pc}
 80055a8:	ffff00ff 	.word	0xffff00ff

080055ac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80055ac:	b580      	push	{r7, lr}
 80055ae:	b084      	sub	sp, #16
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	6078      	str	r0, [r7, #4]
 80055b4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	223c      	movs	r2, #60	; 0x3c
 80055ba:	5c9b      	ldrb	r3, [r3, r2]
 80055bc:	2b01      	cmp	r3, #1
 80055be:	d101      	bne.n	80055c4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80055c0:	2302      	movs	r3, #2
 80055c2:	e042      	b.n	800564a <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	223c      	movs	r2, #60	; 0x3c
 80055c8:	2101      	movs	r1, #1
 80055ca:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	223d      	movs	r2, #61	; 0x3d
 80055d0:	2102      	movs	r1, #2
 80055d2:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	685b      	ldr	r3, [r3, #4]
 80055da:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	689b      	ldr	r3, [r3, #8]
 80055e2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	2270      	movs	r2, #112	; 0x70
 80055e8:	4393      	bics	r3, r2
 80055ea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80055ec:	683b      	ldr	r3, [r7, #0]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	68fa      	ldr	r2, [r7, #12]
 80055f2:	4313      	orrs	r3, r2
 80055f4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	68fa      	ldr	r2, [r7, #12]
 80055fc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	4a14      	ldr	r2, [pc, #80]	; (8005654 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8005604:	4293      	cmp	r3, r2
 8005606:	d00a      	beq.n	800561e <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681a      	ldr	r2, [r3, #0]
 800560c:	2380      	movs	r3, #128	; 0x80
 800560e:	05db      	lsls	r3, r3, #23
 8005610:	429a      	cmp	r2, r3
 8005612:	d004      	beq.n	800561e <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	4a0f      	ldr	r2, [pc, #60]	; (8005658 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 800561a:	4293      	cmp	r3, r2
 800561c:	d10c      	bne.n	8005638 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800561e:	68bb      	ldr	r3, [r7, #8]
 8005620:	2280      	movs	r2, #128	; 0x80
 8005622:	4393      	bics	r3, r2
 8005624:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005626:	683b      	ldr	r3, [r7, #0]
 8005628:	685b      	ldr	r3, [r3, #4]
 800562a:	68ba      	ldr	r2, [r7, #8]
 800562c:	4313      	orrs	r3, r2
 800562e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	68ba      	ldr	r2, [r7, #8]
 8005636:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	223d      	movs	r2, #61	; 0x3d
 800563c:	2101      	movs	r1, #1
 800563e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	223c      	movs	r2, #60	; 0x3c
 8005644:	2100      	movs	r1, #0
 8005646:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005648:	2300      	movs	r3, #0
}
 800564a:	0018      	movs	r0, r3
 800564c:	46bd      	mov	sp, r7
 800564e:	b004      	add	sp, #16
 8005650:	bd80      	pop	{r7, pc}
 8005652:	46c0      	nop			; (mov r8, r8)
 8005654:	40012c00 	.word	0x40012c00
 8005658:	40000400 	.word	0x40000400

0800565c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800565c:	b580      	push	{r7, lr}
 800565e:	b084      	sub	sp, #16
 8005660:	af00      	add	r7, sp, #0
 8005662:	6078      	str	r0, [r7, #4]
 8005664:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005666:	2300      	movs	r3, #0
 8005668:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	223c      	movs	r2, #60	; 0x3c
 800566e:	5c9b      	ldrb	r3, [r3, r2]
 8005670:	2b01      	cmp	r3, #1
 8005672:	d101      	bne.n	8005678 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005674:	2302      	movs	r3, #2
 8005676:	e03e      	b.n	80056f6 <HAL_TIMEx_ConfigBreakDeadTime+0x9a>
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	223c      	movs	r2, #60	; 0x3c
 800567c:	2101      	movs	r1, #1
 800567e:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	22ff      	movs	r2, #255	; 0xff
 8005684:	4393      	bics	r3, r2
 8005686:	001a      	movs	r2, r3
 8005688:	683b      	ldr	r3, [r7, #0]
 800568a:	68db      	ldr	r3, [r3, #12]
 800568c:	4313      	orrs	r3, r2
 800568e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	4a1b      	ldr	r2, [pc, #108]	; (8005700 <HAL_TIMEx_ConfigBreakDeadTime+0xa4>)
 8005694:	401a      	ands	r2, r3
 8005696:	683b      	ldr	r3, [r7, #0]
 8005698:	689b      	ldr	r3, [r3, #8]
 800569a:	4313      	orrs	r3, r2
 800569c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	4a18      	ldr	r2, [pc, #96]	; (8005704 <HAL_TIMEx_ConfigBreakDeadTime+0xa8>)
 80056a2:	401a      	ands	r2, r3
 80056a4:	683b      	ldr	r3, [r7, #0]
 80056a6:	685b      	ldr	r3, [r3, #4]
 80056a8:	4313      	orrs	r3, r2
 80056aa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	4a16      	ldr	r2, [pc, #88]	; (8005708 <HAL_TIMEx_ConfigBreakDeadTime+0xac>)
 80056b0:	401a      	ands	r2, r3
 80056b2:	683b      	ldr	r3, [r7, #0]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	4313      	orrs	r3, r2
 80056b8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	4a13      	ldr	r2, [pc, #76]	; (800570c <HAL_TIMEx_ConfigBreakDeadTime+0xb0>)
 80056be:	401a      	ands	r2, r3
 80056c0:	683b      	ldr	r3, [r7, #0]
 80056c2:	691b      	ldr	r3, [r3, #16]
 80056c4:	4313      	orrs	r3, r2
 80056c6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	4a11      	ldr	r2, [pc, #68]	; (8005710 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>)
 80056cc:	401a      	ands	r2, r3
 80056ce:	683b      	ldr	r3, [r7, #0]
 80056d0:	695b      	ldr	r3, [r3, #20]
 80056d2:	4313      	orrs	r3, r2
 80056d4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	4a0e      	ldr	r2, [pc, #56]	; (8005714 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>)
 80056da:	401a      	ands	r2, r3
 80056dc:	683b      	ldr	r3, [r7, #0]
 80056de:	69db      	ldr	r3, [r3, #28]
 80056e0:	4313      	orrs	r3, r2
 80056e2:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	68fa      	ldr	r2, [r7, #12]
 80056ea:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	223c      	movs	r2, #60	; 0x3c
 80056f0:	2100      	movs	r1, #0
 80056f2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80056f4:	2300      	movs	r3, #0
}
 80056f6:	0018      	movs	r0, r3
 80056f8:	46bd      	mov	sp, r7
 80056fa:	b004      	add	sp, #16
 80056fc:	bd80      	pop	{r7, pc}
 80056fe:	46c0      	nop			; (mov r8, r8)
 8005700:	fffffcff 	.word	0xfffffcff
 8005704:	fffffbff 	.word	0xfffffbff
 8005708:	fffff7ff 	.word	0xfffff7ff
 800570c:	ffffefff 	.word	0xffffefff
 8005710:	ffffdfff 	.word	0xffffdfff
 8005714:	ffffbfff 	.word	0xffffbfff

08005718 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005718:	b580      	push	{r7, lr}
 800571a:	b08a      	sub	sp, #40	; 0x28
 800571c:	af02      	add	r7, sp, #8
 800571e:	60f8      	str	r0, [r7, #12]
 8005720:	60b9      	str	r1, [r7, #8]
 8005722:	603b      	str	r3, [r7, #0]
 8005724:	1dbb      	adds	r3, r7, #6
 8005726:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800572c:	2b20      	cmp	r3, #32
 800572e:	d000      	beq.n	8005732 <HAL_UART_Transmit+0x1a>
 8005730:	e096      	b.n	8005860 <HAL_UART_Transmit+0x148>
  {
    if ((pData == NULL) || (Size == 0U))
 8005732:	68bb      	ldr	r3, [r7, #8]
 8005734:	2b00      	cmp	r3, #0
 8005736:	d003      	beq.n	8005740 <HAL_UART_Transmit+0x28>
 8005738:	1dbb      	adds	r3, r7, #6
 800573a:	881b      	ldrh	r3, [r3, #0]
 800573c:	2b00      	cmp	r3, #0
 800573e:	d101      	bne.n	8005744 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8005740:	2301      	movs	r3, #1
 8005742:	e08e      	b.n	8005862 <HAL_UART_Transmit+0x14a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	689a      	ldr	r2, [r3, #8]
 8005748:	2380      	movs	r3, #128	; 0x80
 800574a:	015b      	lsls	r3, r3, #5
 800574c:	429a      	cmp	r2, r3
 800574e:	d109      	bne.n	8005764 <HAL_UART_Transmit+0x4c>
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	691b      	ldr	r3, [r3, #16]
 8005754:	2b00      	cmp	r3, #0
 8005756:	d105      	bne.n	8005764 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8005758:	68bb      	ldr	r3, [r7, #8]
 800575a:	2201      	movs	r2, #1
 800575c:	4013      	ands	r3, r2
 800575e:	d001      	beq.n	8005764 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8005760:	2301      	movs	r3, #1
 8005762:	e07e      	b.n	8005862 <HAL_UART_Transmit+0x14a>
      }
    }

    __HAL_LOCK(huart);
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	2274      	movs	r2, #116	; 0x74
 8005768:	5c9b      	ldrb	r3, [r3, r2]
 800576a:	2b01      	cmp	r3, #1
 800576c:	d101      	bne.n	8005772 <HAL_UART_Transmit+0x5a>
 800576e:	2302      	movs	r3, #2
 8005770:	e077      	b.n	8005862 <HAL_UART_Transmit+0x14a>
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	2274      	movs	r2, #116	; 0x74
 8005776:	2101      	movs	r1, #1
 8005778:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	2280      	movs	r2, #128	; 0x80
 800577e:	2100      	movs	r1, #0
 8005780:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	2221      	movs	r2, #33	; 0x21
 8005786:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005788:	f7fb fe48 	bl	800141c <HAL_GetTick>
 800578c:	0003      	movs	r3, r0
 800578e:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	1dba      	adds	r2, r7, #6
 8005794:	2150      	movs	r1, #80	; 0x50
 8005796:	8812      	ldrh	r2, [r2, #0]
 8005798:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	1dba      	adds	r2, r7, #6
 800579e:	2152      	movs	r1, #82	; 0x52
 80057a0:	8812      	ldrh	r2, [r2, #0]
 80057a2:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	689a      	ldr	r2, [r3, #8]
 80057a8:	2380      	movs	r3, #128	; 0x80
 80057aa:	015b      	lsls	r3, r3, #5
 80057ac:	429a      	cmp	r2, r3
 80057ae:	d108      	bne.n	80057c2 <HAL_UART_Transmit+0xaa>
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	691b      	ldr	r3, [r3, #16]
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d104      	bne.n	80057c2 <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 80057b8:	2300      	movs	r3, #0
 80057ba:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80057bc:	68bb      	ldr	r3, [r7, #8]
 80057be:	61bb      	str	r3, [r7, #24]
 80057c0:	e003      	b.n	80057ca <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 80057c2:	68bb      	ldr	r3, [r7, #8]
 80057c4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80057c6:	2300      	movs	r3, #0
 80057c8:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	2274      	movs	r2, #116	; 0x74
 80057ce:	2100      	movs	r1, #0
 80057d0:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 80057d2:	e02d      	b.n	8005830 <HAL_UART_Transmit+0x118>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80057d4:	697a      	ldr	r2, [r7, #20]
 80057d6:	68f8      	ldr	r0, [r7, #12]
 80057d8:	683b      	ldr	r3, [r7, #0]
 80057da:	9300      	str	r3, [sp, #0]
 80057dc:	0013      	movs	r3, r2
 80057de:	2200      	movs	r2, #0
 80057e0:	2180      	movs	r1, #128	; 0x80
 80057e2:	f000 fa69 	bl	8005cb8 <UART_WaitOnFlagUntilTimeout>
 80057e6:	1e03      	subs	r3, r0, #0
 80057e8:	d001      	beq.n	80057ee <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 80057ea:	2303      	movs	r3, #3
 80057ec:	e039      	b.n	8005862 <HAL_UART_Transmit+0x14a>
      }
      if (pdata8bits == NULL)
 80057ee:	69fb      	ldr	r3, [r7, #28]
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d10b      	bne.n	800580c <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80057f4:	69bb      	ldr	r3, [r7, #24]
 80057f6:	881a      	ldrh	r2, [r3, #0]
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	05d2      	lsls	r2, r2, #23
 80057fe:	0dd2      	lsrs	r2, r2, #23
 8005800:	b292      	uxth	r2, r2
 8005802:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005804:	69bb      	ldr	r3, [r7, #24]
 8005806:	3302      	adds	r3, #2
 8005808:	61bb      	str	r3, [r7, #24]
 800580a:	e008      	b.n	800581e <HAL_UART_Transmit+0x106>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800580c:	69fb      	ldr	r3, [r7, #28]
 800580e:	781a      	ldrb	r2, [r3, #0]
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	b292      	uxth	r2, r2
 8005816:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005818:	69fb      	ldr	r3, [r7, #28]
 800581a:	3301      	adds	r3, #1
 800581c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	2252      	movs	r2, #82	; 0x52
 8005822:	5a9b      	ldrh	r3, [r3, r2]
 8005824:	b29b      	uxth	r3, r3
 8005826:	3b01      	subs	r3, #1
 8005828:	b299      	uxth	r1, r3
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	2252      	movs	r2, #82	; 0x52
 800582e:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	2252      	movs	r2, #82	; 0x52
 8005834:	5a9b      	ldrh	r3, [r3, r2]
 8005836:	b29b      	uxth	r3, r3
 8005838:	2b00      	cmp	r3, #0
 800583a:	d1cb      	bne.n	80057d4 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800583c:	697a      	ldr	r2, [r7, #20]
 800583e:	68f8      	ldr	r0, [r7, #12]
 8005840:	683b      	ldr	r3, [r7, #0]
 8005842:	9300      	str	r3, [sp, #0]
 8005844:	0013      	movs	r3, r2
 8005846:	2200      	movs	r2, #0
 8005848:	2140      	movs	r1, #64	; 0x40
 800584a:	f000 fa35 	bl	8005cb8 <UART_WaitOnFlagUntilTimeout>
 800584e:	1e03      	subs	r3, r0, #0
 8005850:	d001      	beq.n	8005856 <HAL_UART_Transmit+0x13e>
    {
      return HAL_TIMEOUT;
 8005852:	2303      	movs	r3, #3
 8005854:	e005      	b.n	8005862 <HAL_UART_Transmit+0x14a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	2220      	movs	r2, #32
 800585a:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800585c:	2300      	movs	r3, #0
 800585e:	e000      	b.n	8005862 <HAL_UART_Transmit+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8005860:	2302      	movs	r3, #2
  }
}
 8005862:	0018      	movs	r0, r3
 8005864:	46bd      	mov	sp, r7
 8005866:	b008      	add	sp, #32
 8005868:	bd80      	pop	{r7, pc}
	...

0800586c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800586c:	b580      	push	{r7, lr}
 800586e:	b088      	sub	sp, #32
 8005870:	af00      	add	r7, sp, #0
 8005872:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005874:	231e      	movs	r3, #30
 8005876:	18fb      	adds	r3, r7, r3
 8005878:	2200      	movs	r2, #0
 800587a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	689a      	ldr	r2, [r3, #8]
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	691b      	ldr	r3, [r3, #16]
 8005884:	431a      	orrs	r2, r3
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	695b      	ldr	r3, [r3, #20]
 800588a:	431a      	orrs	r2, r3
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	69db      	ldr	r3, [r3, #28]
 8005890:	4313      	orrs	r3, r2
 8005892:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	4a84      	ldr	r2, [pc, #528]	; (8005aac <UART_SetConfig+0x240>)
 800589c:	4013      	ands	r3, r2
 800589e:	0019      	movs	r1, r3
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	697a      	ldr	r2, [r7, #20]
 80058a6:	430a      	orrs	r2, r1
 80058a8:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	685b      	ldr	r3, [r3, #4]
 80058b0:	4a7f      	ldr	r2, [pc, #508]	; (8005ab0 <UART_SetConfig+0x244>)
 80058b2:	4013      	ands	r3, r2
 80058b4:	0019      	movs	r1, r3
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	68da      	ldr	r2, [r3, #12]
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	430a      	orrs	r2, r1
 80058c0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	699b      	ldr	r3, [r3, #24]
 80058c6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	6a1b      	ldr	r3, [r3, #32]
 80058cc:	697a      	ldr	r2, [r7, #20]
 80058ce:	4313      	orrs	r3, r2
 80058d0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	689b      	ldr	r3, [r3, #8]
 80058d8:	4a76      	ldr	r2, [pc, #472]	; (8005ab4 <UART_SetConfig+0x248>)
 80058da:	4013      	ands	r3, r2
 80058dc:	0019      	movs	r1, r3
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	697a      	ldr	r2, [r7, #20]
 80058e4:	430a      	orrs	r2, r1
 80058e6:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80058e8:	4b73      	ldr	r3, [pc, #460]	; (8005ab8 <UART_SetConfig+0x24c>)
 80058ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058ec:	2203      	movs	r2, #3
 80058ee:	4013      	ands	r3, r2
 80058f0:	2b03      	cmp	r3, #3
 80058f2:	d00d      	beq.n	8005910 <UART_SetConfig+0xa4>
 80058f4:	d81b      	bhi.n	800592e <UART_SetConfig+0xc2>
 80058f6:	2b02      	cmp	r3, #2
 80058f8:	d014      	beq.n	8005924 <UART_SetConfig+0xb8>
 80058fa:	d818      	bhi.n	800592e <UART_SetConfig+0xc2>
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d002      	beq.n	8005906 <UART_SetConfig+0x9a>
 8005900:	2b01      	cmp	r3, #1
 8005902:	d00a      	beq.n	800591a <UART_SetConfig+0xae>
 8005904:	e013      	b.n	800592e <UART_SetConfig+0xc2>
 8005906:	231f      	movs	r3, #31
 8005908:	18fb      	adds	r3, r7, r3
 800590a:	2200      	movs	r2, #0
 800590c:	701a      	strb	r2, [r3, #0]
 800590e:	e012      	b.n	8005936 <UART_SetConfig+0xca>
 8005910:	231f      	movs	r3, #31
 8005912:	18fb      	adds	r3, r7, r3
 8005914:	2202      	movs	r2, #2
 8005916:	701a      	strb	r2, [r3, #0]
 8005918:	e00d      	b.n	8005936 <UART_SetConfig+0xca>
 800591a:	231f      	movs	r3, #31
 800591c:	18fb      	adds	r3, r7, r3
 800591e:	2204      	movs	r2, #4
 8005920:	701a      	strb	r2, [r3, #0]
 8005922:	e008      	b.n	8005936 <UART_SetConfig+0xca>
 8005924:	231f      	movs	r3, #31
 8005926:	18fb      	adds	r3, r7, r3
 8005928:	2208      	movs	r2, #8
 800592a:	701a      	strb	r2, [r3, #0]
 800592c:	e003      	b.n	8005936 <UART_SetConfig+0xca>
 800592e:	231f      	movs	r3, #31
 8005930:	18fb      	adds	r3, r7, r3
 8005932:	2210      	movs	r2, #16
 8005934:	701a      	strb	r2, [r3, #0]
 8005936:	46c0      	nop			; (mov r8, r8)

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	69da      	ldr	r2, [r3, #28]
 800593c:	2380      	movs	r3, #128	; 0x80
 800593e:	021b      	lsls	r3, r3, #8
 8005940:	429a      	cmp	r2, r3
 8005942:	d15d      	bne.n	8005a00 <UART_SetConfig+0x194>
  {
    switch (clocksource)
 8005944:	231f      	movs	r3, #31
 8005946:	18fb      	adds	r3, r7, r3
 8005948:	781b      	ldrb	r3, [r3, #0]
 800594a:	2b08      	cmp	r3, #8
 800594c:	d015      	beq.n	800597a <UART_SetConfig+0x10e>
 800594e:	dc18      	bgt.n	8005982 <UART_SetConfig+0x116>
 8005950:	2b04      	cmp	r3, #4
 8005952:	d00d      	beq.n	8005970 <UART_SetConfig+0x104>
 8005954:	dc15      	bgt.n	8005982 <UART_SetConfig+0x116>
 8005956:	2b00      	cmp	r3, #0
 8005958:	d002      	beq.n	8005960 <UART_SetConfig+0xf4>
 800595a:	2b02      	cmp	r3, #2
 800595c:	d005      	beq.n	800596a <UART_SetConfig+0xfe>
 800595e:	e010      	b.n	8005982 <UART_SetConfig+0x116>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005960:	f7fe fe7e 	bl	8004660 <HAL_RCC_GetPCLK1Freq>
 8005964:	0003      	movs	r3, r0
 8005966:	61bb      	str	r3, [r7, #24]
        break;
 8005968:	e012      	b.n	8005990 <UART_SetConfig+0x124>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800596a:	4b54      	ldr	r3, [pc, #336]	; (8005abc <UART_SetConfig+0x250>)
 800596c:	61bb      	str	r3, [r7, #24]
        break;
 800596e:	e00f      	b.n	8005990 <UART_SetConfig+0x124>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005970:	f7fe fe08 	bl	8004584 <HAL_RCC_GetSysClockFreq>
 8005974:	0003      	movs	r3, r0
 8005976:	61bb      	str	r3, [r7, #24]
        break;
 8005978:	e00a      	b.n	8005990 <UART_SetConfig+0x124>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800597a:	2380      	movs	r3, #128	; 0x80
 800597c:	021b      	lsls	r3, r3, #8
 800597e:	61bb      	str	r3, [r7, #24]
        break;
 8005980:	e006      	b.n	8005990 <UART_SetConfig+0x124>
      default:
        pclk = 0U;
 8005982:	2300      	movs	r3, #0
 8005984:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005986:	231e      	movs	r3, #30
 8005988:	18fb      	adds	r3, r7, r3
 800598a:	2201      	movs	r2, #1
 800598c:	701a      	strb	r2, [r3, #0]
        break;
 800598e:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005990:	69bb      	ldr	r3, [r7, #24]
 8005992:	2b00      	cmp	r3, #0
 8005994:	d100      	bne.n	8005998 <UART_SetConfig+0x12c>
 8005996:	e07b      	b.n	8005a90 <UART_SetConfig+0x224>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005998:	69bb      	ldr	r3, [r7, #24]
 800599a:	005a      	lsls	r2, r3, #1
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	685b      	ldr	r3, [r3, #4]
 80059a0:	085b      	lsrs	r3, r3, #1
 80059a2:	18d2      	adds	r2, r2, r3
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	685b      	ldr	r3, [r3, #4]
 80059a8:	0019      	movs	r1, r3
 80059aa:	0010      	movs	r0, r2
 80059ac:	f7fa fbbe 	bl	800012c <__udivsi3>
 80059b0:	0003      	movs	r3, r0
 80059b2:	b29b      	uxth	r3, r3
 80059b4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80059b6:	693b      	ldr	r3, [r7, #16]
 80059b8:	2b0f      	cmp	r3, #15
 80059ba:	d91c      	bls.n	80059f6 <UART_SetConfig+0x18a>
 80059bc:	693a      	ldr	r2, [r7, #16]
 80059be:	2380      	movs	r3, #128	; 0x80
 80059c0:	025b      	lsls	r3, r3, #9
 80059c2:	429a      	cmp	r2, r3
 80059c4:	d217      	bcs.n	80059f6 <UART_SetConfig+0x18a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80059c6:	693b      	ldr	r3, [r7, #16]
 80059c8:	b29a      	uxth	r2, r3
 80059ca:	200e      	movs	r0, #14
 80059cc:	183b      	adds	r3, r7, r0
 80059ce:	210f      	movs	r1, #15
 80059d0:	438a      	bics	r2, r1
 80059d2:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80059d4:	693b      	ldr	r3, [r7, #16]
 80059d6:	085b      	lsrs	r3, r3, #1
 80059d8:	b29b      	uxth	r3, r3
 80059da:	2207      	movs	r2, #7
 80059dc:	4013      	ands	r3, r2
 80059de:	b299      	uxth	r1, r3
 80059e0:	183b      	adds	r3, r7, r0
 80059e2:	183a      	adds	r2, r7, r0
 80059e4:	8812      	ldrh	r2, [r2, #0]
 80059e6:	430a      	orrs	r2, r1
 80059e8:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	183a      	adds	r2, r7, r0
 80059f0:	8812      	ldrh	r2, [r2, #0]
 80059f2:	60da      	str	r2, [r3, #12]
 80059f4:	e04c      	b.n	8005a90 <UART_SetConfig+0x224>
      }
      else
      {
        ret = HAL_ERROR;
 80059f6:	231e      	movs	r3, #30
 80059f8:	18fb      	adds	r3, r7, r3
 80059fa:	2201      	movs	r2, #1
 80059fc:	701a      	strb	r2, [r3, #0]
 80059fe:	e047      	b.n	8005a90 <UART_SetConfig+0x224>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005a00:	231f      	movs	r3, #31
 8005a02:	18fb      	adds	r3, r7, r3
 8005a04:	781b      	ldrb	r3, [r3, #0]
 8005a06:	2b08      	cmp	r3, #8
 8005a08:	d015      	beq.n	8005a36 <UART_SetConfig+0x1ca>
 8005a0a:	dc18      	bgt.n	8005a3e <UART_SetConfig+0x1d2>
 8005a0c:	2b04      	cmp	r3, #4
 8005a0e:	d00d      	beq.n	8005a2c <UART_SetConfig+0x1c0>
 8005a10:	dc15      	bgt.n	8005a3e <UART_SetConfig+0x1d2>
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d002      	beq.n	8005a1c <UART_SetConfig+0x1b0>
 8005a16:	2b02      	cmp	r3, #2
 8005a18:	d005      	beq.n	8005a26 <UART_SetConfig+0x1ba>
 8005a1a:	e010      	b.n	8005a3e <UART_SetConfig+0x1d2>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005a1c:	f7fe fe20 	bl	8004660 <HAL_RCC_GetPCLK1Freq>
 8005a20:	0003      	movs	r3, r0
 8005a22:	61bb      	str	r3, [r7, #24]
        break;
 8005a24:	e012      	b.n	8005a4c <UART_SetConfig+0x1e0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005a26:	4b25      	ldr	r3, [pc, #148]	; (8005abc <UART_SetConfig+0x250>)
 8005a28:	61bb      	str	r3, [r7, #24]
        break;
 8005a2a:	e00f      	b.n	8005a4c <UART_SetConfig+0x1e0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005a2c:	f7fe fdaa 	bl	8004584 <HAL_RCC_GetSysClockFreq>
 8005a30:	0003      	movs	r3, r0
 8005a32:	61bb      	str	r3, [r7, #24]
        break;
 8005a34:	e00a      	b.n	8005a4c <UART_SetConfig+0x1e0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005a36:	2380      	movs	r3, #128	; 0x80
 8005a38:	021b      	lsls	r3, r3, #8
 8005a3a:	61bb      	str	r3, [r7, #24]
        break;
 8005a3c:	e006      	b.n	8005a4c <UART_SetConfig+0x1e0>
      default:
        pclk = 0U;
 8005a3e:	2300      	movs	r3, #0
 8005a40:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005a42:	231e      	movs	r3, #30
 8005a44:	18fb      	adds	r3, r7, r3
 8005a46:	2201      	movs	r2, #1
 8005a48:	701a      	strb	r2, [r3, #0]
        break;
 8005a4a:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8005a4c:	69bb      	ldr	r3, [r7, #24]
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d01e      	beq.n	8005a90 <UART_SetConfig+0x224>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	685b      	ldr	r3, [r3, #4]
 8005a56:	085a      	lsrs	r2, r3, #1
 8005a58:	69bb      	ldr	r3, [r7, #24]
 8005a5a:	18d2      	adds	r2, r2, r3
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	685b      	ldr	r3, [r3, #4]
 8005a60:	0019      	movs	r1, r3
 8005a62:	0010      	movs	r0, r2
 8005a64:	f7fa fb62 	bl	800012c <__udivsi3>
 8005a68:	0003      	movs	r3, r0
 8005a6a:	b29b      	uxth	r3, r3
 8005a6c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005a6e:	693b      	ldr	r3, [r7, #16]
 8005a70:	2b0f      	cmp	r3, #15
 8005a72:	d909      	bls.n	8005a88 <UART_SetConfig+0x21c>
 8005a74:	693a      	ldr	r2, [r7, #16]
 8005a76:	2380      	movs	r3, #128	; 0x80
 8005a78:	025b      	lsls	r3, r3, #9
 8005a7a:	429a      	cmp	r2, r3
 8005a7c:	d204      	bcs.n	8005a88 <UART_SetConfig+0x21c>
      {
        huart->Instance->BRR = usartdiv;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	693a      	ldr	r2, [r7, #16]
 8005a84:	60da      	str	r2, [r3, #12]
 8005a86:	e003      	b.n	8005a90 <UART_SetConfig+0x224>
      }
      else
      {
        ret = HAL_ERROR;
 8005a88:	231e      	movs	r3, #30
 8005a8a:	18fb      	adds	r3, r7, r3
 8005a8c:	2201      	movs	r2, #1
 8005a8e:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	2200      	movs	r2, #0
 8005a94:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	2200      	movs	r2, #0
 8005a9a:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8005a9c:	231e      	movs	r3, #30
 8005a9e:	18fb      	adds	r3, r7, r3
 8005aa0:	781b      	ldrb	r3, [r3, #0]
}
 8005aa2:	0018      	movs	r0, r3
 8005aa4:	46bd      	mov	sp, r7
 8005aa6:	b008      	add	sp, #32
 8005aa8:	bd80      	pop	{r7, pc}
 8005aaa:	46c0      	nop			; (mov r8, r8)
 8005aac:	ffff69f3 	.word	0xffff69f3
 8005ab0:	ffffcfff 	.word	0xffffcfff
 8005ab4:	fffff4ff 	.word	0xfffff4ff
 8005ab8:	40021000 	.word	0x40021000
 8005abc:	007a1200 	.word	0x007a1200

08005ac0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005ac0:	b580      	push	{r7, lr}
 8005ac2:	b082      	sub	sp, #8
 8005ac4:	af00      	add	r7, sp, #0
 8005ac6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005acc:	2201      	movs	r2, #1
 8005ace:	4013      	ands	r3, r2
 8005ad0:	d00b      	beq.n	8005aea <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	685b      	ldr	r3, [r3, #4]
 8005ad8:	4a4a      	ldr	r2, [pc, #296]	; (8005c04 <UART_AdvFeatureConfig+0x144>)
 8005ada:	4013      	ands	r3, r2
 8005adc:	0019      	movs	r1, r3
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	430a      	orrs	r2, r1
 8005ae8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005aee:	2202      	movs	r2, #2
 8005af0:	4013      	ands	r3, r2
 8005af2:	d00b      	beq.n	8005b0c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	685b      	ldr	r3, [r3, #4]
 8005afa:	4a43      	ldr	r2, [pc, #268]	; (8005c08 <UART_AdvFeatureConfig+0x148>)
 8005afc:	4013      	ands	r3, r2
 8005afe:	0019      	movs	r1, r3
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	430a      	orrs	r2, r1
 8005b0a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b10:	2204      	movs	r2, #4
 8005b12:	4013      	ands	r3, r2
 8005b14:	d00b      	beq.n	8005b2e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	685b      	ldr	r3, [r3, #4]
 8005b1c:	4a3b      	ldr	r2, [pc, #236]	; (8005c0c <UART_AdvFeatureConfig+0x14c>)
 8005b1e:	4013      	ands	r3, r2
 8005b20:	0019      	movs	r1, r3
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	430a      	orrs	r2, r1
 8005b2c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b32:	2208      	movs	r2, #8
 8005b34:	4013      	ands	r3, r2
 8005b36:	d00b      	beq.n	8005b50 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	685b      	ldr	r3, [r3, #4]
 8005b3e:	4a34      	ldr	r2, [pc, #208]	; (8005c10 <UART_AdvFeatureConfig+0x150>)
 8005b40:	4013      	ands	r3, r2
 8005b42:	0019      	movs	r1, r3
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	430a      	orrs	r2, r1
 8005b4e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b54:	2210      	movs	r2, #16
 8005b56:	4013      	ands	r3, r2
 8005b58:	d00b      	beq.n	8005b72 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	689b      	ldr	r3, [r3, #8]
 8005b60:	4a2c      	ldr	r2, [pc, #176]	; (8005c14 <UART_AdvFeatureConfig+0x154>)
 8005b62:	4013      	ands	r3, r2
 8005b64:	0019      	movs	r1, r3
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	430a      	orrs	r2, r1
 8005b70:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b76:	2220      	movs	r2, #32
 8005b78:	4013      	ands	r3, r2
 8005b7a:	d00b      	beq.n	8005b94 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	689b      	ldr	r3, [r3, #8]
 8005b82:	4a25      	ldr	r2, [pc, #148]	; (8005c18 <UART_AdvFeatureConfig+0x158>)
 8005b84:	4013      	ands	r3, r2
 8005b86:	0019      	movs	r1, r3
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	430a      	orrs	r2, r1
 8005b92:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b98:	2240      	movs	r2, #64	; 0x40
 8005b9a:	4013      	ands	r3, r2
 8005b9c:	d01d      	beq.n	8005bda <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	685b      	ldr	r3, [r3, #4]
 8005ba4:	4a1d      	ldr	r2, [pc, #116]	; (8005c1c <UART_AdvFeatureConfig+0x15c>)
 8005ba6:	4013      	ands	r3, r2
 8005ba8:	0019      	movs	r1, r3
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	430a      	orrs	r2, r1
 8005bb4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005bba:	2380      	movs	r3, #128	; 0x80
 8005bbc:	035b      	lsls	r3, r3, #13
 8005bbe:	429a      	cmp	r2, r3
 8005bc0:	d10b      	bne.n	8005bda <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	685b      	ldr	r3, [r3, #4]
 8005bc8:	4a15      	ldr	r2, [pc, #84]	; (8005c20 <UART_AdvFeatureConfig+0x160>)
 8005bca:	4013      	ands	r3, r2
 8005bcc:	0019      	movs	r1, r3
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	430a      	orrs	r2, r1
 8005bd8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bde:	2280      	movs	r2, #128	; 0x80
 8005be0:	4013      	ands	r3, r2
 8005be2:	d00b      	beq.n	8005bfc <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	685b      	ldr	r3, [r3, #4]
 8005bea:	4a0e      	ldr	r2, [pc, #56]	; (8005c24 <UART_AdvFeatureConfig+0x164>)
 8005bec:	4013      	ands	r3, r2
 8005bee:	0019      	movs	r1, r3
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	430a      	orrs	r2, r1
 8005bfa:	605a      	str	r2, [r3, #4]
  }
}
 8005bfc:	46c0      	nop			; (mov r8, r8)
 8005bfe:	46bd      	mov	sp, r7
 8005c00:	b002      	add	sp, #8
 8005c02:	bd80      	pop	{r7, pc}
 8005c04:	fffdffff 	.word	0xfffdffff
 8005c08:	fffeffff 	.word	0xfffeffff
 8005c0c:	fffbffff 	.word	0xfffbffff
 8005c10:	ffff7fff 	.word	0xffff7fff
 8005c14:	ffffefff 	.word	0xffffefff
 8005c18:	ffffdfff 	.word	0xffffdfff
 8005c1c:	ffefffff 	.word	0xffefffff
 8005c20:	ff9fffff 	.word	0xff9fffff
 8005c24:	fff7ffff 	.word	0xfff7ffff

08005c28 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005c28:	b580      	push	{r7, lr}
 8005c2a:	b086      	sub	sp, #24
 8005c2c:	af02      	add	r7, sp, #8
 8005c2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2280      	movs	r2, #128	; 0x80
 8005c34:	2100      	movs	r1, #0
 8005c36:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005c38:	f7fb fbf0 	bl	800141c <HAL_GetTick>
 8005c3c:	0003      	movs	r3, r0
 8005c3e:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	2208      	movs	r2, #8
 8005c48:	4013      	ands	r3, r2
 8005c4a:	2b08      	cmp	r3, #8
 8005c4c:	d10c      	bne.n	8005c68 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	2280      	movs	r2, #128	; 0x80
 8005c52:	0391      	lsls	r1, r2, #14
 8005c54:	6878      	ldr	r0, [r7, #4]
 8005c56:	4a17      	ldr	r2, [pc, #92]	; (8005cb4 <UART_CheckIdleState+0x8c>)
 8005c58:	9200      	str	r2, [sp, #0]
 8005c5a:	2200      	movs	r2, #0
 8005c5c:	f000 f82c 	bl	8005cb8 <UART_WaitOnFlagUntilTimeout>
 8005c60:	1e03      	subs	r3, r0, #0
 8005c62:	d001      	beq.n	8005c68 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005c64:	2303      	movs	r3, #3
 8005c66:	e021      	b.n	8005cac <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	2204      	movs	r2, #4
 8005c70:	4013      	ands	r3, r2
 8005c72:	2b04      	cmp	r3, #4
 8005c74:	d10c      	bne.n	8005c90 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	2280      	movs	r2, #128	; 0x80
 8005c7a:	03d1      	lsls	r1, r2, #15
 8005c7c:	6878      	ldr	r0, [r7, #4]
 8005c7e:	4a0d      	ldr	r2, [pc, #52]	; (8005cb4 <UART_CheckIdleState+0x8c>)
 8005c80:	9200      	str	r2, [sp, #0]
 8005c82:	2200      	movs	r2, #0
 8005c84:	f000 f818 	bl	8005cb8 <UART_WaitOnFlagUntilTimeout>
 8005c88:	1e03      	subs	r3, r0, #0
 8005c8a:	d001      	beq.n	8005c90 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005c8c:	2303      	movs	r3, #3
 8005c8e:	e00d      	b.n	8005cac <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2220      	movs	r2, #32
 8005c94:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	2220      	movs	r2, #32
 8005c9a:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	2200      	movs	r2, #0
 8005ca0:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	2274      	movs	r2, #116	; 0x74
 8005ca6:	2100      	movs	r1, #0
 8005ca8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005caa:	2300      	movs	r3, #0
}
 8005cac:	0018      	movs	r0, r3
 8005cae:	46bd      	mov	sp, r7
 8005cb0:	b004      	add	sp, #16
 8005cb2:	bd80      	pop	{r7, pc}
 8005cb4:	01ffffff 	.word	0x01ffffff

08005cb8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005cb8:	b580      	push	{r7, lr}
 8005cba:	b094      	sub	sp, #80	; 0x50
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	60f8      	str	r0, [r7, #12]
 8005cc0:	60b9      	str	r1, [r7, #8]
 8005cc2:	603b      	str	r3, [r7, #0]
 8005cc4:	1dfb      	adds	r3, r7, #7
 8005cc6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005cc8:	e0a3      	b.n	8005e12 <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005cca:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005ccc:	3301      	adds	r3, #1
 8005cce:	d100      	bne.n	8005cd2 <UART_WaitOnFlagUntilTimeout+0x1a>
 8005cd0:	e09f      	b.n	8005e12 <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005cd2:	f7fb fba3 	bl	800141c <HAL_GetTick>
 8005cd6:	0002      	movs	r2, r0
 8005cd8:	683b      	ldr	r3, [r7, #0]
 8005cda:	1ad3      	subs	r3, r2, r3
 8005cdc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005cde:	429a      	cmp	r2, r3
 8005ce0:	d302      	bcc.n	8005ce8 <UART_WaitOnFlagUntilTimeout+0x30>
 8005ce2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d13d      	bne.n	8005d64 <UART_WaitOnFlagUntilTimeout+0xac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005ce8:	f3ef 8310 	mrs	r3, PRIMASK
 8005cec:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8005cee:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005cf0:	647b      	str	r3, [r7, #68]	; 0x44
 8005cf2:	2301      	movs	r3, #1
 8005cf4:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005cf6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005cf8:	f383 8810 	msr	PRIMASK, r3
}
 8005cfc:	46c0      	nop			; (mov r8, r8)
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	681a      	ldr	r2, [r3, #0]
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	494c      	ldr	r1, [pc, #304]	; (8005e3c <UART_WaitOnFlagUntilTimeout+0x184>)
 8005d0a:	400a      	ands	r2, r1
 8005d0c:	601a      	str	r2, [r3, #0]
 8005d0e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005d10:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d14:	f383 8810 	msr	PRIMASK, r3
}
 8005d18:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005d1a:	f3ef 8310 	mrs	r3, PRIMASK
 8005d1e:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8005d20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d22:	643b      	str	r3, [r7, #64]	; 0x40
 8005d24:	2301      	movs	r3, #1
 8005d26:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d2a:	f383 8810 	msr	PRIMASK, r3
}
 8005d2e:	46c0      	nop			; (mov r8, r8)
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	689a      	ldr	r2, [r3, #8]
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	2101      	movs	r1, #1
 8005d3c:	438a      	bics	r2, r1
 8005d3e:	609a      	str	r2, [r3, #8]
 8005d40:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005d42:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d44:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005d46:	f383 8810 	msr	PRIMASK, r3
}
 8005d4a:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	2220      	movs	r2, #32
 8005d50:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	2220      	movs	r2, #32
 8005d56:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	2274      	movs	r2, #116	; 0x74
 8005d5c:	2100      	movs	r1, #0
 8005d5e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005d60:	2303      	movs	r3, #3
 8005d62:	e067      	b.n	8005e34 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	2204      	movs	r2, #4
 8005d6c:	4013      	ands	r3, r2
 8005d6e:	d050      	beq.n	8005e12 <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	69da      	ldr	r2, [r3, #28]
 8005d76:	2380      	movs	r3, #128	; 0x80
 8005d78:	011b      	lsls	r3, r3, #4
 8005d7a:	401a      	ands	r2, r3
 8005d7c:	2380      	movs	r3, #128	; 0x80
 8005d7e:	011b      	lsls	r3, r3, #4
 8005d80:	429a      	cmp	r2, r3
 8005d82:	d146      	bne.n	8005e12 <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	2280      	movs	r2, #128	; 0x80
 8005d8a:	0112      	lsls	r2, r2, #4
 8005d8c:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005d8e:	f3ef 8310 	mrs	r3, PRIMASK
 8005d92:	613b      	str	r3, [r7, #16]
  return(result);
 8005d94:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005d96:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005d98:	2301      	movs	r3, #1
 8005d9a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d9c:	697b      	ldr	r3, [r7, #20]
 8005d9e:	f383 8810 	msr	PRIMASK, r3
}
 8005da2:	46c0      	nop			; (mov r8, r8)
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	681a      	ldr	r2, [r3, #0]
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	4923      	ldr	r1, [pc, #140]	; (8005e3c <UART_WaitOnFlagUntilTimeout+0x184>)
 8005db0:	400a      	ands	r2, r1
 8005db2:	601a      	str	r2, [r3, #0]
 8005db4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005db6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005db8:	69bb      	ldr	r3, [r7, #24]
 8005dba:	f383 8810 	msr	PRIMASK, r3
}
 8005dbe:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005dc0:	f3ef 8310 	mrs	r3, PRIMASK
 8005dc4:	61fb      	str	r3, [r7, #28]
  return(result);
 8005dc6:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005dc8:	64bb      	str	r3, [r7, #72]	; 0x48
 8005dca:	2301      	movs	r3, #1
 8005dcc:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005dce:	6a3b      	ldr	r3, [r7, #32]
 8005dd0:	f383 8810 	msr	PRIMASK, r3
}
 8005dd4:	46c0      	nop			; (mov r8, r8)
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	689a      	ldr	r2, [r3, #8]
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	2101      	movs	r1, #1
 8005de2:	438a      	bics	r2, r1
 8005de4:	609a      	str	r2, [r3, #8]
 8005de6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005de8:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005dea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dec:	f383 8810 	msr	PRIMASK, r3
}
 8005df0:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	2220      	movs	r2, #32
 8005df6:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	2220      	movs	r2, #32
 8005dfc:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	2280      	movs	r2, #128	; 0x80
 8005e02:	2120      	movs	r1, #32
 8005e04:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	2274      	movs	r2, #116	; 0x74
 8005e0a:	2100      	movs	r1, #0
 8005e0c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8005e0e:	2303      	movs	r3, #3
 8005e10:	e010      	b.n	8005e34 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	69db      	ldr	r3, [r3, #28]
 8005e18:	68ba      	ldr	r2, [r7, #8]
 8005e1a:	4013      	ands	r3, r2
 8005e1c:	68ba      	ldr	r2, [r7, #8]
 8005e1e:	1ad3      	subs	r3, r2, r3
 8005e20:	425a      	negs	r2, r3
 8005e22:	4153      	adcs	r3, r2
 8005e24:	b2db      	uxtb	r3, r3
 8005e26:	001a      	movs	r2, r3
 8005e28:	1dfb      	adds	r3, r7, #7
 8005e2a:	781b      	ldrb	r3, [r3, #0]
 8005e2c:	429a      	cmp	r2, r3
 8005e2e:	d100      	bne.n	8005e32 <UART_WaitOnFlagUntilTimeout+0x17a>
 8005e30:	e74b      	b.n	8005cca <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005e32:	2300      	movs	r3, #0
}
 8005e34:	0018      	movs	r0, r3
 8005e36:	46bd      	mov	sp, r7
 8005e38:	b014      	add	sp, #80	; 0x50
 8005e3a:	bd80      	pop	{r7, pc}
 8005e3c:	fffffe5f 	.word	0xfffffe5f

08005e40 <HAL_RS485Ex_Init>:
  *       oversampling rate).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RS485Ex_Init(UART_HandleTypeDef *huart, uint32_t Polarity, uint32_t AssertionTime,
                                   uint32_t DeassertionTime)
{
 8005e40:	b580      	push	{r7, lr}
 8005e42:	b086      	sub	sp, #24
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	60f8      	str	r0, [r7, #12]
 8005e48:	60b9      	str	r1, [r7, #8]
 8005e4a:	607a      	str	r2, [r7, #4]
 8005e4c:	603b      	str	r3, [r7, #0]
  uint32_t temp;

  /* Check the UART handle allocation */
  if (huart == NULL)
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d101      	bne.n	8005e58 <HAL_RS485Ex_Init+0x18>
  {
    return HAL_ERROR;
 8005e54:	2301      	movs	r3, #1
 8005e56:	e05b      	b.n	8005f10 <HAL_RS485Ex_Init+0xd0>
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));

  /* Check the Driver Enable deassertion time */
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d107      	bne.n	8005e70 <HAL_RS485Ex_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	2274      	movs	r2, #116	; 0x74
 8005e64:	2100      	movs	r1, #0
 8005e66:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX */
    HAL_UART_MspInit(huart);
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	0018      	movs	r0, r3
 8005e6c:	f7fb f98c 	bl	8001188 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	2224      	movs	r2, #36	; 0x24
 8005e74:	679a      	str	r2, [r3, #120]	; 0x78

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	681a      	ldr	r2, [r3, #0]
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	2101      	movs	r1, #1
 8005e82:	438a      	bics	r2, r1
 8005e84:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	0018      	movs	r0, r3
 8005e8a:	f7ff fcef 	bl	800586c <UART_SetConfig>
 8005e8e:	0003      	movs	r3, r0
 8005e90:	2b01      	cmp	r3, #1
 8005e92:	d101      	bne.n	8005e98 <HAL_RS485Ex_Init+0x58>
  {
    return HAL_ERROR;
 8005e94:	2301      	movs	r3, #1
 8005e96:	e03b      	b.n	8005f10 <HAL_RS485Ex_Init+0xd0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d003      	beq.n	8005ea8 <HAL_RS485Ex_Init+0x68>
  {
    UART_AdvFeatureConfig(huart);
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	0018      	movs	r0, r3
 8005ea4:	f7ff fe0c 	bl	8005ac0 <UART_AdvFeatureConfig>
  }

  /* Enable the Driver Enable mode by setting the DEM bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	689a      	ldr	r2, [r3, #8]
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	2180      	movs	r1, #128	; 0x80
 8005eb4:	01c9      	lsls	r1, r1, #7
 8005eb6:	430a      	orrs	r2, r1
 8005eb8:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable polarity */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	689b      	ldr	r3, [r3, #8]
 8005ec0:	4a15      	ldr	r2, [pc, #84]	; (8005f18 <HAL_RS485Ex_Init+0xd8>)
 8005ec2:	4013      	ands	r3, r2
 8005ec4:	0019      	movs	r1, r3
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	68ba      	ldr	r2, [r7, #8]
 8005ecc:	430a      	orrs	r2, r1
 8005ece:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable assertion and deassertion times */
  temp = (AssertionTime << UART_CR1_DEAT_ADDRESS_LSB_POS);
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	055b      	lsls	r3, r3, #21
 8005ed4:	617b      	str	r3, [r7, #20]
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 8005ed6:	683b      	ldr	r3, [r7, #0]
 8005ed8:	041b      	lsls	r3, r3, #16
 8005eda:	697a      	ldr	r2, [r7, #20]
 8005edc:	4313      	orrs	r3, r2
 8005ede:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	4a0d      	ldr	r2, [pc, #52]	; (8005f1c <HAL_RS485Ex_Init+0xdc>)
 8005ee8:	4013      	ands	r3, r2
 8005eea:	0019      	movs	r1, r3
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	697a      	ldr	r2, [r7, #20]
 8005ef2:	430a      	orrs	r2, r1
 8005ef4:	601a      	str	r2, [r3, #0]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	681a      	ldr	r2, [r3, #0]
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	2101      	movs	r1, #1
 8005f02:	430a      	orrs	r2, r1
 8005f04:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	0018      	movs	r0, r3
 8005f0a:	f7ff fe8d 	bl	8005c28 <UART_CheckIdleState>
 8005f0e:	0003      	movs	r3, r0
}
 8005f10:	0018      	movs	r0, r3
 8005f12:	46bd      	mov	sp, r7
 8005f14:	b006      	add	sp, #24
 8005f16:	bd80      	pop	{r7, pc}
 8005f18:	ffff7fff 	.word	0xffff7fff
 8005f1c:	fc00ffff 	.word	0xfc00ffff

08005f20 <__errno>:
 8005f20:	4b01      	ldr	r3, [pc, #4]	; (8005f28 <__errno+0x8>)
 8005f22:	6818      	ldr	r0, [r3, #0]
 8005f24:	4770      	bx	lr
 8005f26:	46c0      	nop			; (mov r8, r8)
 8005f28:	2000000c 	.word	0x2000000c

08005f2c <__libc_init_array>:
 8005f2c:	b570      	push	{r4, r5, r6, lr}
 8005f2e:	2600      	movs	r6, #0
 8005f30:	4d0c      	ldr	r5, [pc, #48]	; (8005f64 <__libc_init_array+0x38>)
 8005f32:	4c0d      	ldr	r4, [pc, #52]	; (8005f68 <__libc_init_array+0x3c>)
 8005f34:	1b64      	subs	r4, r4, r5
 8005f36:	10a4      	asrs	r4, r4, #2
 8005f38:	42a6      	cmp	r6, r4
 8005f3a:	d109      	bne.n	8005f50 <__libc_init_array+0x24>
 8005f3c:	2600      	movs	r6, #0
 8005f3e:	f000 fc8b 	bl	8006858 <_init>
 8005f42:	4d0a      	ldr	r5, [pc, #40]	; (8005f6c <__libc_init_array+0x40>)
 8005f44:	4c0a      	ldr	r4, [pc, #40]	; (8005f70 <__libc_init_array+0x44>)
 8005f46:	1b64      	subs	r4, r4, r5
 8005f48:	10a4      	asrs	r4, r4, #2
 8005f4a:	42a6      	cmp	r6, r4
 8005f4c:	d105      	bne.n	8005f5a <__libc_init_array+0x2e>
 8005f4e:	bd70      	pop	{r4, r5, r6, pc}
 8005f50:	00b3      	lsls	r3, r6, #2
 8005f52:	58eb      	ldr	r3, [r5, r3]
 8005f54:	4798      	blx	r3
 8005f56:	3601      	adds	r6, #1
 8005f58:	e7ee      	b.n	8005f38 <__libc_init_array+0xc>
 8005f5a:	00b3      	lsls	r3, r6, #2
 8005f5c:	58eb      	ldr	r3, [r5, r3]
 8005f5e:	4798      	blx	r3
 8005f60:	3601      	adds	r6, #1
 8005f62:	e7f2      	b.n	8005f4a <__libc_init_array+0x1e>
 8005f64:	080068ec 	.word	0x080068ec
 8005f68:	080068ec 	.word	0x080068ec
 8005f6c:	080068ec 	.word	0x080068ec
 8005f70:	080068f0 	.word	0x080068f0

08005f74 <memset>:
 8005f74:	0003      	movs	r3, r0
 8005f76:	1882      	adds	r2, r0, r2
 8005f78:	4293      	cmp	r3, r2
 8005f7a:	d100      	bne.n	8005f7e <memset+0xa>
 8005f7c:	4770      	bx	lr
 8005f7e:	7019      	strb	r1, [r3, #0]
 8005f80:	3301      	adds	r3, #1
 8005f82:	e7f9      	b.n	8005f78 <memset+0x4>

08005f84 <siprintf>:
 8005f84:	b40e      	push	{r1, r2, r3}
 8005f86:	b500      	push	{lr}
 8005f88:	490b      	ldr	r1, [pc, #44]	; (8005fb8 <siprintf+0x34>)
 8005f8a:	b09c      	sub	sp, #112	; 0x70
 8005f8c:	ab1d      	add	r3, sp, #116	; 0x74
 8005f8e:	9002      	str	r0, [sp, #8]
 8005f90:	9006      	str	r0, [sp, #24]
 8005f92:	9107      	str	r1, [sp, #28]
 8005f94:	9104      	str	r1, [sp, #16]
 8005f96:	4809      	ldr	r0, [pc, #36]	; (8005fbc <siprintf+0x38>)
 8005f98:	4909      	ldr	r1, [pc, #36]	; (8005fc0 <siprintf+0x3c>)
 8005f9a:	cb04      	ldmia	r3!, {r2}
 8005f9c:	9105      	str	r1, [sp, #20]
 8005f9e:	6800      	ldr	r0, [r0, #0]
 8005fa0:	a902      	add	r1, sp, #8
 8005fa2:	9301      	str	r3, [sp, #4]
 8005fa4:	f000 f870 	bl	8006088 <_svfiprintf_r>
 8005fa8:	2300      	movs	r3, #0
 8005faa:	9a02      	ldr	r2, [sp, #8]
 8005fac:	7013      	strb	r3, [r2, #0]
 8005fae:	b01c      	add	sp, #112	; 0x70
 8005fb0:	bc08      	pop	{r3}
 8005fb2:	b003      	add	sp, #12
 8005fb4:	4718      	bx	r3
 8005fb6:	46c0      	nop			; (mov r8, r8)
 8005fb8:	7fffffff 	.word	0x7fffffff
 8005fbc:	2000000c 	.word	0x2000000c
 8005fc0:	ffff0208 	.word	0xffff0208

08005fc4 <__ssputs_r>:
 8005fc4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005fc6:	688e      	ldr	r6, [r1, #8]
 8005fc8:	b085      	sub	sp, #20
 8005fca:	0007      	movs	r7, r0
 8005fcc:	000c      	movs	r4, r1
 8005fce:	9203      	str	r2, [sp, #12]
 8005fd0:	9301      	str	r3, [sp, #4]
 8005fd2:	429e      	cmp	r6, r3
 8005fd4:	d83c      	bhi.n	8006050 <__ssputs_r+0x8c>
 8005fd6:	2390      	movs	r3, #144	; 0x90
 8005fd8:	898a      	ldrh	r2, [r1, #12]
 8005fda:	00db      	lsls	r3, r3, #3
 8005fdc:	421a      	tst	r2, r3
 8005fde:	d034      	beq.n	800604a <__ssputs_r+0x86>
 8005fe0:	6909      	ldr	r1, [r1, #16]
 8005fe2:	6823      	ldr	r3, [r4, #0]
 8005fe4:	6960      	ldr	r0, [r4, #20]
 8005fe6:	1a5b      	subs	r3, r3, r1
 8005fe8:	9302      	str	r3, [sp, #8]
 8005fea:	2303      	movs	r3, #3
 8005fec:	4343      	muls	r3, r0
 8005fee:	0fdd      	lsrs	r5, r3, #31
 8005ff0:	18ed      	adds	r5, r5, r3
 8005ff2:	9b01      	ldr	r3, [sp, #4]
 8005ff4:	9802      	ldr	r0, [sp, #8]
 8005ff6:	3301      	adds	r3, #1
 8005ff8:	181b      	adds	r3, r3, r0
 8005ffa:	106d      	asrs	r5, r5, #1
 8005ffc:	42ab      	cmp	r3, r5
 8005ffe:	d900      	bls.n	8006002 <__ssputs_r+0x3e>
 8006000:	001d      	movs	r5, r3
 8006002:	0553      	lsls	r3, r2, #21
 8006004:	d532      	bpl.n	800606c <__ssputs_r+0xa8>
 8006006:	0029      	movs	r1, r5
 8006008:	0038      	movs	r0, r7
 800600a:	f000 fb53 	bl	80066b4 <_malloc_r>
 800600e:	1e06      	subs	r6, r0, #0
 8006010:	d109      	bne.n	8006026 <__ssputs_r+0x62>
 8006012:	230c      	movs	r3, #12
 8006014:	603b      	str	r3, [r7, #0]
 8006016:	2340      	movs	r3, #64	; 0x40
 8006018:	2001      	movs	r0, #1
 800601a:	89a2      	ldrh	r2, [r4, #12]
 800601c:	4240      	negs	r0, r0
 800601e:	4313      	orrs	r3, r2
 8006020:	81a3      	strh	r3, [r4, #12]
 8006022:	b005      	add	sp, #20
 8006024:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006026:	9a02      	ldr	r2, [sp, #8]
 8006028:	6921      	ldr	r1, [r4, #16]
 800602a:	f000 faba 	bl	80065a2 <memcpy>
 800602e:	89a3      	ldrh	r3, [r4, #12]
 8006030:	4a14      	ldr	r2, [pc, #80]	; (8006084 <__ssputs_r+0xc0>)
 8006032:	401a      	ands	r2, r3
 8006034:	2380      	movs	r3, #128	; 0x80
 8006036:	4313      	orrs	r3, r2
 8006038:	81a3      	strh	r3, [r4, #12]
 800603a:	9b02      	ldr	r3, [sp, #8]
 800603c:	6126      	str	r6, [r4, #16]
 800603e:	18f6      	adds	r6, r6, r3
 8006040:	6026      	str	r6, [r4, #0]
 8006042:	6165      	str	r5, [r4, #20]
 8006044:	9e01      	ldr	r6, [sp, #4]
 8006046:	1aed      	subs	r5, r5, r3
 8006048:	60a5      	str	r5, [r4, #8]
 800604a:	9b01      	ldr	r3, [sp, #4]
 800604c:	429e      	cmp	r6, r3
 800604e:	d900      	bls.n	8006052 <__ssputs_r+0x8e>
 8006050:	9e01      	ldr	r6, [sp, #4]
 8006052:	0032      	movs	r2, r6
 8006054:	9903      	ldr	r1, [sp, #12]
 8006056:	6820      	ldr	r0, [r4, #0]
 8006058:	f000 faac 	bl	80065b4 <memmove>
 800605c:	68a3      	ldr	r3, [r4, #8]
 800605e:	2000      	movs	r0, #0
 8006060:	1b9b      	subs	r3, r3, r6
 8006062:	60a3      	str	r3, [r4, #8]
 8006064:	6823      	ldr	r3, [r4, #0]
 8006066:	199e      	adds	r6, r3, r6
 8006068:	6026      	str	r6, [r4, #0]
 800606a:	e7da      	b.n	8006022 <__ssputs_r+0x5e>
 800606c:	002a      	movs	r2, r5
 800606e:	0038      	movs	r0, r7
 8006070:	f000 fb96 	bl	80067a0 <_realloc_r>
 8006074:	1e06      	subs	r6, r0, #0
 8006076:	d1e0      	bne.n	800603a <__ssputs_r+0x76>
 8006078:	0038      	movs	r0, r7
 800607a:	6921      	ldr	r1, [r4, #16]
 800607c:	f000 faae 	bl	80065dc <_free_r>
 8006080:	e7c7      	b.n	8006012 <__ssputs_r+0x4e>
 8006082:	46c0      	nop			; (mov r8, r8)
 8006084:	fffffb7f 	.word	0xfffffb7f

08006088 <_svfiprintf_r>:
 8006088:	b5f0      	push	{r4, r5, r6, r7, lr}
 800608a:	b0a1      	sub	sp, #132	; 0x84
 800608c:	9003      	str	r0, [sp, #12]
 800608e:	001d      	movs	r5, r3
 8006090:	898b      	ldrh	r3, [r1, #12]
 8006092:	000f      	movs	r7, r1
 8006094:	0016      	movs	r6, r2
 8006096:	061b      	lsls	r3, r3, #24
 8006098:	d511      	bpl.n	80060be <_svfiprintf_r+0x36>
 800609a:	690b      	ldr	r3, [r1, #16]
 800609c:	2b00      	cmp	r3, #0
 800609e:	d10e      	bne.n	80060be <_svfiprintf_r+0x36>
 80060a0:	2140      	movs	r1, #64	; 0x40
 80060a2:	f000 fb07 	bl	80066b4 <_malloc_r>
 80060a6:	6038      	str	r0, [r7, #0]
 80060a8:	6138      	str	r0, [r7, #16]
 80060aa:	2800      	cmp	r0, #0
 80060ac:	d105      	bne.n	80060ba <_svfiprintf_r+0x32>
 80060ae:	230c      	movs	r3, #12
 80060b0:	9a03      	ldr	r2, [sp, #12]
 80060b2:	3801      	subs	r0, #1
 80060b4:	6013      	str	r3, [r2, #0]
 80060b6:	b021      	add	sp, #132	; 0x84
 80060b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80060ba:	2340      	movs	r3, #64	; 0x40
 80060bc:	617b      	str	r3, [r7, #20]
 80060be:	2300      	movs	r3, #0
 80060c0:	ac08      	add	r4, sp, #32
 80060c2:	6163      	str	r3, [r4, #20]
 80060c4:	3320      	adds	r3, #32
 80060c6:	7663      	strb	r3, [r4, #25]
 80060c8:	3310      	adds	r3, #16
 80060ca:	76a3      	strb	r3, [r4, #26]
 80060cc:	9507      	str	r5, [sp, #28]
 80060ce:	0035      	movs	r5, r6
 80060d0:	782b      	ldrb	r3, [r5, #0]
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d001      	beq.n	80060da <_svfiprintf_r+0x52>
 80060d6:	2b25      	cmp	r3, #37	; 0x25
 80060d8:	d147      	bne.n	800616a <_svfiprintf_r+0xe2>
 80060da:	1bab      	subs	r3, r5, r6
 80060dc:	9305      	str	r3, [sp, #20]
 80060de:	42b5      	cmp	r5, r6
 80060e0:	d00c      	beq.n	80060fc <_svfiprintf_r+0x74>
 80060e2:	0032      	movs	r2, r6
 80060e4:	0039      	movs	r1, r7
 80060e6:	9803      	ldr	r0, [sp, #12]
 80060e8:	f7ff ff6c 	bl	8005fc4 <__ssputs_r>
 80060ec:	1c43      	adds	r3, r0, #1
 80060ee:	d100      	bne.n	80060f2 <_svfiprintf_r+0x6a>
 80060f0:	e0ae      	b.n	8006250 <_svfiprintf_r+0x1c8>
 80060f2:	6962      	ldr	r2, [r4, #20]
 80060f4:	9b05      	ldr	r3, [sp, #20]
 80060f6:	4694      	mov	ip, r2
 80060f8:	4463      	add	r3, ip
 80060fa:	6163      	str	r3, [r4, #20]
 80060fc:	782b      	ldrb	r3, [r5, #0]
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d100      	bne.n	8006104 <_svfiprintf_r+0x7c>
 8006102:	e0a5      	b.n	8006250 <_svfiprintf_r+0x1c8>
 8006104:	2201      	movs	r2, #1
 8006106:	2300      	movs	r3, #0
 8006108:	4252      	negs	r2, r2
 800610a:	6062      	str	r2, [r4, #4]
 800610c:	a904      	add	r1, sp, #16
 800610e:	3254      	adds	r2, #84	; 0x54
 8006110:	1852      	adds	r2, r2, r1
 8006112:	1c6e      	adds	r6, r5, #1
 8006114:	6023      	str	r3, [r4, #0]
 8006116:	60e3      	str	r3, [r4, #12]
 8006118:	60a3      	str	r3, [r4, #8]
 800611a:	7013      	strb	r3, [r2, #0]
 800611c:	65a3      	str	r3, [r4, #88]	; 0x58
 800611e:	2205      	movs	r2, #5
 8006120:	7831      	ldrb	r1, [r6, #0]
 8006122:	4854      	ldr	r0, [pc, #336]	; (8006274 <_svfiprintf_r+0x1ec>)
 8006124:	f000 fa32 	bl	800658c <memchr>
 8006128:	1c75      	adds	r5, r6, #1
 800612a:	2800      	cmp	r0, #0
 800612c:	d11f      	bne.n	800616e <_svfiprintf_r+0xe6>
 800612e:	6822      	ldr	r2, [r4, #0]
 8006130:	06d3      	lsls	r3, r2, #27
 8006132:	d504      	bpl.n	800613e <_svfiprintf_r+0xb6>
 8006134:	2353      	movs	r3, #83	; 0x53
 8006136:	a904      	add	r1, sp, #16
 8006138:	185b      	adds	r3, r3, r1
 800613a:	2120      	movs	r1, #32
 800613c:	7019      	strb	r1, [r3, #0]
 800613e:	0713      	lsls	r3, r2, #28
 8006140:	d504      	bpl.n	800614c <_svfiprintf_r+0xc4>
 8006142:	2353      	movs	r3, #83	; 0x53
 8006144:	a904      	add	r1, sp, #16
 8006146:	185b      	adds	r3, r3, r1
 8006148:	212b      	movs	r1, #43	; 0x2b
 800614a:	7019      	strb	r1, [r3, #0]
 800614c:	7833      	ldrb	r3, [r6, #0]
 800614e:	2b2a      	cmp	r3, #42	; 0x2a
 8006150:	d016      	beq.n	8006180 <_svfiprintf_r+0xf8>
 8006152:	0035      	movs	r5, r6
 8006154:	2100      	movs	r1, #0
 8006156:	200a      	movs	r0, #10
 8006158:	68e3      	ldr	r3, [r4, #12]
 800615a:	782a      	ldrb	r2, [r5, #0]
 800615c:	1c6e      	adds	r6, r5, #1
 800615e:	3a30      	subs	r2, #48	; 0x30
 8006160:	2a09      	cmp	r2, #9
 8006162:	d94e      	bls.n	8006202 <_svfiprintf_r+0x17a>
 8006164:	2900      	cmp	r1, #0
 8006166:	d111      	bne.n	800618c <_svfiprintf_r+0x104>
 8006168:	e017      	b.n	800619a <_svfiprintf_r+0x112>
 800616a:	3501      	adds	r5, #1
 800616c:	e7b0      	b.n	80060d0 <_svfiprintf_r+0x48>
 800616e:	4b41      	ldr	r3, [pc, #260]	; (8006274 <_svfiprintf_r+0x1ec>)
 8006170:	6822      	ldr	r2, [r4, #0]
 8006172:	1ac0      	subs	r0, r0, r3
 8006174:	2301      	movs	r3, #1
 8006176:	4083      	lsls	r3, r0
 8006178:	4313      	orrs	r3, r2
 800617a:	002e      	movs	r6, r5
 800617c:	6023      	str	r3, [r4, #0]
 800617e:	e7ce      	b.n	800611e <_svfiprintf_r+0x96>
 8006180:	9b07      	ldr	r3, [sp, #28]
 8006182:	1d19      	adds	r1, r3, #4
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	9107      	str	r1, [sp, #28]
 8006188:	2b00      	cmp	r3, #0
 800618a:	db01      	blt.n	8006190 <_svfiprintf_r+0x108>
 800618c:	930b      	str	r3, [sp, #44]	; 0x2c
 800618e:	e004      	b.n	800619a <_svfiprintf_r+0x112>
 8006190:	425b      	negs	r3, r3
 8006192:	60e3      	str	r3, [r4, #12]
 8006194:	2302      	movs	r3, #2
 8006196:	4313      	orrs	r3, r2
 8006198:	6023      	str	r3, [r4, #0]
 800619a:	782b      	ldrb	r3, [r5, #0]
 800619c:	2b2e      	cmp	r3, #46	; 0x2e
 800619e:	d10a      	bne.n	80061b6 <_svfiprintf_r+0x12e>
 80061a0:	786b      	ldrb	r3, [r5, #1]
 80061a2:	2b2a      	cmp	r3, #42	; 0x2a
 80061a4:	d135      	bne.n	8006212 <_svfiprintf_r+0x18a>
 80061a6:	9b07      	ldr	r3, [sp, #28]
 80061a8:	3502      	adds	r5, #2
 80061aa:	1d1a      	adds	r2, r3, #4
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	9207      	str	r2, [sp, #28]
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	db2b      	blt.n	800620c <_svfiprintf_r+0x184>
 80061b4:	9309      	str	r3, [sp, #36]	; 0x24
 80061b6:	4e30      	ldr	r6, [pc, #192]	; (8006278 <_svfiprintf_r+0x1f0>)
 80061b8:	2203      	movs	r2, #3
 80061ba:	0030      	movs	r0, r6
 80061bc:	7829      	ldrb	r1, [r5, #0]
 80061be:	f000 f9e5 	bl	800658c <memchr>
 80061c2:	2800      	cmp	r0, #0
 80061c4:	d006      	beq.n	80061d4 <_svfiprintf_r+0x14c>
 80061c6:	2340      	movs	r3, #64	; 0x40
 80061c8:	1b80      	subs	r0, r0, r6
 80061ca:	4083      	lsls	r3, r0
 80061cc:	6822      	ldr	r2, [r4, #0]
 80061ce:	3501      	adds	r5, #1
 80061d0:	4313      	orrs	r3, r2
 80061d2:	6023      	str	r3, [r4, #0]
 80061d4:	7829      	ldrb	r1, [r5, #0]
 80061d6:	2206      	movs	r2, #6
 80061d8:	4828      	ldr	r0, [pc, #160]	; (800627c <_svfiprintf_r+0x1f4>)
 80061da:	1c6e      	adds	r6, r5, #1
 80061dc:	7621      	strb	r1, [r4, #24]
 80061de:	f000 f9d5 	bl	800658c <memchr>
 80061e2:	2800      	cmp	r0, #0
 80061e4:	d03c      	beq.n	8006260 <_svfiprintf_r+0x1d8>
 80061e6:	4b26      	ldr	r3, [pc, #152]	; (8006280 <_svfiprintf_r+0x1f8>)
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d125      	bne.n	8006238 <_svfiprintf_r+0x1b0>
 80061ec:	2207      	movs	r2, #7
 80061ee:	9b07      	ldr	r3, [sp, #28]
 80061f0:	3307      	adds	r3, #7
 80061f2:	4393      	bics	r3, r2
 80061f4:	3308      	adds	r3, #8
 80061f6:	9307      	str	r3, [sp, #28]
 80061f8:	6963      	ldr	r3, [r4, #20]
 80061fa:	9a04      	ldr	r2, [sp, #16]
 80061fc:	189b      	adds	r3, r3, r2
 80061fe:	6163      	str	r3, [r4, #20]
 8006200:	e765      	b.n	80060ce <_svfiprintf_r+0x46>
 8006202:	4343      	muls	r3, r0
 8006204:	0035      	movs	r5, r6
 8006206:	2101      	movs	r1, #1
 8006208:	189b      	adds	r3, r3, r2
 800620a:	e7a6      	b.n	800615a <_svfiprintf_r+0xd2>
 800620c:	2301      	movs	r3, #1
 800620e:	425b      	negs	r3, r3
 8006210:	e7d0      	b.n	80061b4 <_svfiprintf_r+0x12c>
 8006212:	2300      	movs	r3, #0
 8006214:	200a      	movs	r0, #10
 8006216:	001a      	movs	r2, r3
 8006218:	3501      	adds	r5, #1
 800621a:	6063      	str	r3, [r4, #4]
 800621c:	7829      	ldrb	r1, [r5, #0]
 800621e:	1c6e      	adds	r6, r5, #1
 8006220:	3930      	subs	r1, #48	; 0x30
 8006222:	2909      	cmp	r1, #9
 8006224:	d903      	bls.n	800622e <_svfiprintf_r+0x1a6>
 8006226:	2b00      	cmp	r3, #0
 8006228:	d0c5      	beq.n	80061b6 <_svfiprintf_r+0x12e>
 800622a:	9209      	str	r2, [sp, #36]	; 0x24
 800622c:	e7c3      	b.n	80061b6 <_svfiprintf_r+0x12e>
 800622e:	4342      	muls	r2, r0
 8006230:	0035      	movs	r5, r6
 8006232:	2301      	movs	r3, #1
 8006234:	1852      	adds	r2, r2, r1
 8006236:	e7f1      	b.n	800621c <_svfiprintf_r+0x194>
 8006238:	ab07      	add	r3, sp, #28
 800623a:	9300      	str	r3, [sp, #0]
 800623c:	003a      	movs	r2, r7
 800623e:	0021      	movs	r1, r4
 8006240:	4b10      	ldr	r3, [pc, #64]	; (8006284 <_svfiprintf_r+0x1fc>)
 8006242:	9803      	ldr	r0, [sp, #12]
 8006244:	e000      	b.n	8006248 <_svfiprintf_r+0x1c0>
 8006246:	bf00      	nop
 8006248:	9004      	str	r0, [sp, #16]
 800624a:	9b04      	ldr	r3, [sp, #16]
 800624c:	3301      	adds	r3, #1
 800624e:	d1d3      	bne.n	80061f8 <_svfiprintf_r+0x170>
 8006250:	89bb      	ldrh	r3, [r7, #12]
 8006252:	980d      	ldr	r0, [sp, #52]	; 0x34
 8006254:	065b      	lsls	r3, r3, #25
 8006256:	d400      	bmi.n	800625a <_svfiprintf_r+0x1d2>
 8006258:	e72d      	b.n	80060b6 <_svfiprintf_r+0x2e>
 800625a:	2001      	movs	r0, #1
 800625c:	4240      	negs	r0, r0
 800625e:	e72a      	b.n	80060b6 <_svfiprintf_r+0x2e>
 8006260:	ab07      	add	r3, sp, #28
 8006262:	9300      	str	r3, [sp, #0]
 8006264:	003a      	movs	r2, r7
 8006266:	0021      	movs	r1, r4
 8006268:	4b06      	ldr	r3, [pc, #24]	; (8006284 <_svfiprintf_r+0x1fc>)
 800626a:	9803      	ldr	r0, [sp, #12]
 800626c:	f000 f87c 	bl	8006368 <_printf_i>
 8006270:	e7ea      	b.n	8006248 <_svfiprintf_r+0x1c0>
 8006272:	46c0      	nop			; (mov r8, r8)
 8006274:	080068b8 	.word	0x080068b8
 8006278:	080068be 	.word	0x080068be
 800627c:	080068c2 	.word	0x080068c2
 8006280:	00000000 	.word	0x00000000
 8006284:	08005fc5 	.word	0x08005fc5

08006288 <_printf_common>:
 8006288:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800628a:	0015      	movs	r5, r2
 800628c:	9301      	str	r3, [sp, #4]
 800628e:	688a      	ldr	r2, [r1, #8]
 8006290:	690b      	ldr	r3, [r1, #16]
 8006292:	000c      	movs	r4, r1
 8006294:	9000      	str	r0, [sp, #0]
 8006296:	4293      	cmp	r3, r2
 8006298:	da00      	bge.n	800629c <_printf_common+0x14>
 800629a:	0013      	movs	r3, r2
 800629c:	0022      	movs	r2, r4
 800629e:	602b      	str	r3, [r5, #0]
 80062a0:	3243      	adds	r2, #67	; 0x43
 80062a2:	7812      	ldrb	r2, [r2, #0]
 80062a4:	2a00      	cmp	r2, #0
 80062a6:	d001      	beq.n	80062ac <_printf_common+0x24>
 80062a8:	3301      	adds	r3, #1
 80062aa:	602b      	str	r3, [r5, #0]
 80062ac:	6823      	ldr	r3, [r4, #0]
 80062ae:	069b      	lsls	r3, r3, #26
 80062b0:	d502      	bpl.n	80062b8 <_printf_common+0x30>
 80062b2:	682b      	ldr	r3, [r5, #0]
 80062b4:	3302      	adds	r3, #2
 80062b6:	602b      	str	r3, [r5, #0]
 80062b8:	6822      	ldr	r2, [r4, #0]
 80062ba:	2306      	movs	r3, #6
 80062bc:	0017      	movs	r7, r2
 80062be:	401f      	ands	r7, r3
 80062c0:	421a      	tst	r2, r3
 80062c2:	d027      	beq.n	8006314 <_printf_common+0x8c>
 80062c4:	0023      	movs	r3, r4
 80062c6:	3343      	adds	r3, #67	; 0x43
 80062c8:	781b      	ldrb	r3, [r3, #0]
 80062ca:	1e5a      	subs	r2, r3, #1
 80062cc:	4193      	sbcs	r3, r2
 80062ce:	6822      	ldr	r2, [r4, #0]
 80062d0:	0692      	lsls	r2, r2, #26
 80062d2:	d430      	bmi.n	8006336 <_printf_common+0xae>
 80062d4:	0022      	movs	r2, r4
 80062d6:	9901      	ldr	r1, [sp, #4]
 80062d8:	9800      	ldr	r0, [sp, #0]
 80062da:	9e08      	ldr	r6, [sp, #32]
 80062dc:	3243      	adds	r2, #67	; 0x43
 80062de:	47b0      	blx	r6
 80062e0:	1c43      	adds	r3, r0, #1
 80062e2:	d025      	beq.n	8006330 <_printf_common+0xa8>
 80062e4:	2306      	movs	r3, #6
 80062e6:	6820      	ldr	r0, [r4, #0]
 80062e8:	682a      	ldr	r2, [r5, #0]
 80062ea:	68e1      	ldr	r1, [r4, #12]
 80062ec:	2500      	movs	r5, #0
 80062ee:	4003      	ands	r3, r0
 80062f0:	2b04      	cmp	r3, #4
 80062f2:	d103      	bne.n	80062fc <_printf_common+0x74>
 80062f4:	1a8d      	subs	r5, r1, r2
 80062f6:	43eb      	mvns	r3, r5
 80062f8:	17db      	asrs	r3, r3, #31
 80062fa:	401d      	ands	r5, r3
 80062fc:	68a3      	ldr	r3, [r4, #8]
 80062fe:	6922      	ldr	r2, [r4, #16]
 8006300:	4293      	cmp	r3, r2
 8006302:	dd01      	ble.n	8006308 <_printf_common+0x80>
 8006304:	1a9b      	subs	r3, r3, r2
 8006306:	18ed      	adds	r5, r5, r3
 8006308:	2700      	movs	r7, #0
 800630a:	42bd      	cmp	r5, r7
 800630c:	d120      	bne.n	8006350 <_printf_common+0xc8>
 800630e:	2000      	movs	r0, #0
 8006310:	e010      	b.n	8006334 <_printf_common+0xac>
 8006312:	3701      	adds	r7, #1
 8006314:	68e3      	ldr	r3, [r4, #12]
 8006316:	682a      	ldr	r2, [r5, #0]
 8006318:	1a9b      	subs	r3, r3, r2
 800631a:	42bb      	cmp	r3, r7
 800631c:	ddd2      	ble.n	80062c4 <_printf_common+0x3c>
 800631e:	0022      	movs	r2, r4
 8006320:	2301      	movs	r3, #1
 8006322:	9901      	ldr	r1, [sp, #4]
 8006324:	9800      	ldr	r0, [sp, #0]
 8006326:	9e08      	ldr	r6, [sp, #32]
 8006328:	3219      	adds	r2, #25
 800632a:	47b0      	blx	r6
 800632c:	1c43      	adds	r3, r0, #1
 800632e:	d1f0      	bne.n	8006312 <_printf_common+0x8a>
 8006330:	2001      	movs	r0, #1
 8006332:	4240      	negs	r0, r0
 8006334:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006336:	2030      	movs	r0, #48	; 0x30
 8006338:	18e1      	adds	r1, r4, r3
 800633a:	3143      	adds	r1, #67	; 0x43
 800633c:	7008      	strb	r0, [r1, #0]
 800633e:	0021      	movs	r1, r4
 8006340:	1c5a      	adds	r2, r3, #1
 8006342:	3145      	adds	r1, #69	; 0x45
 8006344:	7809      	ldrb	r1, [r1, #0]
 8006346:	18a2      	adds	r2, r4, r2
 8006348:	3243      	adds	r2, #67	; 0x43
 800634a:	3302      	adds	r3, #2
 800634c:	7011      	strb	r1, [r2, #0]
 800634e:	e7c1      	b.n	80062d4 <_printf_common+0x4c>
 8006350:	0022      	movs	r2, r4
 8006352:	2301      	movs	r3, #1
 8006354:	9901      	ldr	r1, [sp, #4]
 8006356:	9800      	ldr	r0, [sp, #0]
 8006358:	9e08      	ldr	r6, [sp, #32]
 800635a:	321a      	adds	r2, #26
 800635c:	47b0      	blx	r6
 800635e:	1c43      	adds	r3, r0, #1
 8006360:	d0e6      	beq.n	8006330 <_printf_common+0xa8>
 8006362:	3701      	adds	r7, #1
 8006364:	e7d1      	b.n	800630a <_printf_common+0x82>
	...

08006368 <_printf_i>:
 8006368:	b5f0      	push	{r4, r5, r6, r7, lr}
 800636a:	b08b      	sub	sp, #44	; 0x2c
 800636c:	9206      	str	r2, [sp, #24]
 800636e:	000a      	movs	r2, r1
 8006370:	3243      	adds	r2, #67	; 0x43
 8006372:	9307      	str	r3, [sp, #28]
 8006374:	9005      	str	r0, [sp, #20]
 8006376:	9204      	str	r2, [sp, #16]
 8006378:	7e0a      	ldrb	r2, [r1, #24]
 800637a:	000c      	movs	r4, r1
 800637c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800637e:	2a78      	cmp	r2, #120	; 0x78
 8006380:	d807      	bhi.n	8006392 <_printf_i+0x2a>
 8006382:	2a62      	cmp	r2, #98	; 0x62
 8006384:	d809      	bhi.n	800639a <_printf_i+0x32>
 8006386:	2a00      	cmp	r2, #0
 8006388:	d100      	bne.n	800638c <_printf_i+0x24>
 800638a:	e0c1      	b.n	8006510 <_printf_i+0x1a8>
 800638c:	2a58      	cmp	r2, #88	; 0x58
 800638e:	d100      	bne.n	8006392 <_printf_i+0x2a>
 8006390:	e08c      	b.n	80064ac <_printf_i+0x144>
 8006392:	0026      	movs	r6, r4
 8006394:	3642      	adds	r6, #66	; 0x42
 8006396:	7032      	strb	r2, [r6, #0]
 8006398:	e022      	b.n	80063e0 <_printf_i+0x78>
 800639a:	0010      	movs	r0, r2
 800639c:	3863      	subs	r0, #99	; 0x63
 800639e:	2815      	cmp	r0, #21
 80063a0:	d8f7      	bhi.n	8006392 <_printf_i+0x2a>
 80063a2:	f7f9 feb9 	bl	8000118 <__gnu_thumb1_case_shi>
 80063a6:	0016      	.short	0x0016
 80063a8:	fff6001f 	.word	0xfff6001f
 80063ac:	fff6fff6 	.word	0xfff6fff6
 80063b0:	001ffff6 	.word	0x001ffff6
 80063b4:	fff6fff6 	.word	0xfff6fff6
 80063b8:	fff6fff6 	.word	0xfff6fff6
 80063bc:	003600a8 	.word	0x003600a8
 80063c0:	fff6009a 	.word	0xfff6009a
 80063c4:	00b9fff6 	.word	0x00b9fff6
 80063c8:	0036fff6 	.word	0x0036fff6
 80063cc:	fff6fff6 	.word	0xfff6fff6
 80063d0:	009e      	.short	0x009e
 80063d2:	0026      	movs	r6, r4
 80063d4:	681a      	ldr	r2, [r3, #0]
 80063d6:	3642      	adds	r6, #66	; 0x42
 80063d8:	1d11      	adds	r1, r2, #4
 80063da:	6019      	str	r1, [r3, #0]
 80063dc:	6813      	ldr	r3, [r2, #0]
 80063de:	7033      	strb	r3, [r6, #0]
 80063e0:	2301      	movs	r3, #1
 80063e2:	e0a7      	b.n	8006534 <_printf_i+0x1cc>
 80063e4:	6808      	ldr	r0, [r1, #0]
 80063e6:	6819      	ldr	r1, [r3, #0]
 80063e8:	1d0a      	adds	r2, r1, #4
 80063ea:	0605      	lsls	r5, r0, #24
 80063ec:	d50b      	bpl.n	8006406 <_printf_i+0x9e>
 80063ee:	680d      	ldr	r5, [r1, #0]
 80063f0:	601a      	str	r2, [r3, #0]
 80063f2:	2d00      	cmp	r5, #0
 80063f4:	da03      	bge.n	80063fe <_printf_i+0x96>
 80063f6:	232d      	movs	r3, #45	; 0x2d
 80063f8:	9a04      	ldr	r2, [sp, #16]
 80063fa:	426d      	negs	r5, r5
 80063fc:	7013      	strb	r3, [r2, #0]
 80063fe:	4b61      	ldr	r3, [pc, #388]	; (8006584 <_printf_i+0x21c>)
 8006400:	270a      	movs	r7, #10
 8006402:	9303      	str	r3, [sp, #12]
 8006404:	e01b      	b.n	800643e <_printf_i+0xd6>
 8006406:	680d      	ldr	r5, [r1, #0]
 8006408:	601a      	str	r2, [r3, #0]
 800640a:	0641      	lsls	r1, r0, #25
 800640c:	d5f1      	bpl.n	80063f2 <_printf_i+0x8a>
 800640e:	b22d      	sxth	r5, r5
 8006410:	e7ef      	b.n	80063f2 <_printf_i+0x8a>
 8006412:	680d      	ldr	r5, [r1, #0]
 8006414:	6819      	ldr	r1, [r3, #0]
 8006416:	1d08      	adds	r0, r1, #4
 8006418:	6018      	str	r0, [r3, #0]
 800641a:	062e      	lsls	r6, r5, #24
 800641c:	d501      	bpl.n	8006422 <_printf_i+0xba>
 800641e:	680d      	ldr	r5, [r1, #0]
 8006420:	e003      	b.n	800642a <_printf_i+0xc2>
 8006422:	066d      	lsls	r5, r5, #25
 8006424:	d5fb      	bpl.n	800641e <_printf_i+0xb6>
 8006426:	680d      	ldr	r5, [r1, #0]
 8006428:	b2ad      	uxth	r5, r5
 800642a:	4b56      	ldr	r3, [pc, #344]	; (8006584 <_printf_i+0x21c>)
 800642c:	2708      	movs	r7, #8
 800642e:	9303      	str	r3, [sp, #12]
 8006430:	2a6f      	cmp	r2, #111	; 0x6f
 8006432:	d000      	beq.n	8006436 <_printf_i+0xce>
 8006434:	3702      	adds	r7, #2
 8006436:	0023      	movs	r3, r4
 8006438:	2200      	movs	r2, #0
 800643a:	3343      	adds	r3, #67	; 0x43
 800643c:	701a      	strb	r2, [r3, #0]
 800643e:	6863      	ldr	r3, [r4, #4]
 8006440:	60a3      	str	r3, [r4, #8]
 8006442:	2b00      	cmp	r3, #0
 8006444:	db03      	blt.n	800644e <_printf_i+0xe6>
 8006446:	2204      	movs	r2, #4
 8006448:	6821      	ldr	r1, [r4, #0]
 800644a:	4391      	bics	r1, r2
 800644c:	6021      	str	r1, [r4, #0]
 800644e:	2d00      	cmp	r5, #0
 8006450:	d102      	bne.n	8006458 <_printf_i+0xf0>
 8006452:	9e04      	ldr	r6, [sp, #16]
 8006454:	2b00      	cmp	r3, #0
 8006456:	d00c      	beq.n	8006472 <_printf_i+0x10a>
 8006458:	9e04      	ldr	r6, [sp, #16]
 800645a:	0028      	movs	r0, r5
 800645c:	0039      	movs	r1, r7
 800645e:	f7f9 feeb 	bl	8000238 <__aeabi_uidivmod>
 8006462:	9b03      	ldr	r3, [sp, #12]
 8006464:	3e01      	subs	r6, #1
 8006466:	5c5b      	ldrb	r3, [r3, r1]
 8006468:	7033      	strb	r3, [r6, #0]
 800646a:	002b      	movs	r3, r5
 800646c:	0005      	movs	r5, r0
 800646e:	429f      	cmp	r7, r3
 8006470:	d9f3      	bls.n	800645a <_printf_i+0xf2>
 8006472:	2f08      	cmp	r7, #8
 8006474:	d109      	bne.n	800648a <_printf_i+0x122>
 8006476:	6823      	ldr	r3, [r4, #0]
 8006478:	07db      	lsls	r3, r3, #31
 800647a:	d506      	bpl.n	800648a <_printf_i+0x122>
 800647c:	6863      	ldr	r3, [r4, #4]
 800647e:	6922      	ldr	r2, [r4, #16]
 8006480:	4293      	cmp	r3, r2
 8006482:	dc02      	bgt.n	800648a <_printf_i+0x122>
 8006484:	2330      	movs	r3, #48	; 0x30
 8006486:	3e01      	subs	r6, #1
 8006488:	7033      	strb	r3, [r6, #0]
 800648a:	9b04      	ldr	r3, [sp, #16]
 800648c:	1b9b      	subs	r3, r3, r6
 800648e:	6123      	str	r3, [r4, #16]
 8006490:	9b07      	ldr	r3, [sp, #28]
 8006492:	0021      	movs	r1, r4
 8006494:	9300      	str	r3, [sp, #0]
 8006496:	9805      	ldr	r0, [sp, #20]
 8006498:	9b06      	ldr	r3, [sp, #24]
 800649a:	aa09      	add	r2, sp, #36	; 0x24
 800649c:	f7ff fef4 	bl	8006288 <_printf_common>
 80064a0:	1c43      	adds	r3, r0, #1
 80064a2:	d14c      	bne.n	800653e <_printf_i+0x1d6>
 80064a4:	2001      	movs	r0, #1
 80064a6:	4240      	negs	r0, r0
 80064a8:	b00b      	add	sp, #44	; 0x2c
 80064aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80064ac:	3145      	adds	r1, #69	; 0x45
 80064ae:	700a      	strb	r2, [r1, #0]
 80064b0:	4a34      	ldr	r2, [pc, #208]	; (8006584 <_printf_i+0x21c>)
 80064b2:	9203      	str	r2, [sp, #12]
 80064b4:	681a      	ldr	r2, [r3, #0]
 80064b6:	6821      	ldr	r1, [r4, #0]
 80064b8:	ca20      	ldmia	r2!, {r5}
 80064ba:	601a      	str	r2, [r3, #0]
 80064bc:	0608      	lsls	r0, r1, #24
 80064be:	d516      	bpl.n	80064ee <_printf_i+0x186>
 80064c0:	07cb      	lsls	r3, r1, #31
 80064c2:	d502      	bpl.n	80064ca <_printf_i+0x162>
 80064c4:	2320      	movs	r3, #32
 80064c6:	4319      	orrs	r1, r3
 80064c8:	6021      	str	r1, [r4, #0]
 80064ca:	2710      	movs	r7, #16
 80064cc:	2d00      	cmp	r5, #0
 80064ce:	d1b2      	bne.n	8006436 <_printf_i+0xce>
 80064d0:	2320      	movs	r3, #32
 80064d2:	6822      	ldr	r2, [r4, #0]
 80064d4:	439a      	bics	r2, r3
 80064d6:	6022      	str	r2, [r4, #0]
 80064d8:	e7ad      	b.n	8006436 <_printf_i+0xce>
 80064da:	2220      	movs	r2, #32
 80064dc:	6809      	ldr	r1, [r1, #0]
 80064de:	430a      	orrs	r2, r1
 80064e0:	6022      	str	r2, [r4, #0]
 80064e2:	0022      	movs	r2, r4
 80064e4:	2178      	movs	r1, #120	; 0x78
 80064e6:	3245      	adds	r2, #69	; 0x45
 80064e8:	7011      	strb	r1, [r2, #0]
 80064ea:	4a27      	ldr	r2, [pc, #156]	; (8006588 <_printf_i+0x220>)
 80064ec:	e7e1      	b.n	80064b2 <_printf_i+0x14a>
 80064ee:	0648      	lsls	r0, r1, #25
 80064f0:	d5e6      	bpl.n	80064c0 <_printf_i+0x158>
 80064f2:	b2ad      	uxth	r5, r5
 80064f4:	e7e4      	b.n	80064c0 <_printf_i+0x158>
 80064f6:	681a      	ldr	r2, [r3, #0]
 80064f8:	680d      	ldr	r5, [r1, #0]
 80064fa:	1d10      	adds	r0, r2, #4
 80064fc:	6949      	ldr	r1, [r1, #20]
 80064fe:	6018      	str	r0, [r3, #0]
 8006500:	6813      	ldr	r3, [r2, #0]
 8006502:	062e      	lsls	r6, r5, #24
 8006504:	d501      	bpl.n	800650a <_printf_i+0x1a2>
 8006506:	6019      	str	r1, [r3, #0]
 8006508:	e002      	b.n	8006510 <_printf_i+0x1a8>
 800650a:	066d      	lsls	r5, r5, #25
 800650c:	d5fb      	bpl.n	8006506 <_printf_i+0x19e>
 800650e:	8019      	strh	r1, [r3, #0]
 8006510:	2300      	movs	r3, #0
 8006512:	9e04      	ldr	r6, [sp, #16]
 8006514:	6123      	str	r3, [r4, #16]
 8006516:	e7bb      	b.n	8006490 <_printf_i+0x128>
 8006518:	681a      	ldr	r2, [r3, #0]
 800651a:	1d11      	adds	r1, r2, #4
 800651c:	6019      	str	r1, [r3, #0]
 800651e:	6816      	ldr	r6, [r2, #0]
 8006520:	2100      	movs	r1, #0
 8006522:	0030      	movs	r0, r6
 8006524:	6862      	ldr	r2, [r4, #4]
 8006526:	f000 f831 	bl	800658c <memchr>
 800652a:	2800      	cmp	r0, #0
 800652c:	d001      	beq.n	8006532 <_printf_i+0x1ca>
 800652e:	1b80      	subs	r0, r0, r6
 8006530:	6060      	str	r0, [r4, #4]
 8006532:	6863      	ldr	r3, [r4, #4]
 8006534:	6123      	str	r3, [r4, #16]
 8006536:	2300      	movs	r3, #0
 8006538:	9a04      	ldr	r2, [sp, #16]
 800653a:	7013      	strb	r3, [r2, #0]
 800653c:	e7a8      	b.n	8006490 <_printf_i+0x128>
 800653e:	6923      	ldr	r3, [r4, #16]
 8006540:	0032      	movs	r2, r6
 8006542:	9906      	ldr	r1, [sp, #24]
 8006544:	9805      	ldr	r0, [sp, #20]
 8006546:	9d07      	ldr	r5, [sp, #28]
 8006548:	47a8      	blx	r5
 800654a:	1c43      	adds	r3, r0, #1
 800654c:	d0aa      	beq.n	80064a4 <_printf_i+0x13c>
 800654e:	6823      	ldr	r3, [r4, #0]
 8006550:	079b      	lsls	r3, r3, #30
 8006552:	d415      	bmi.n	8006580 <_printf_i+0x218>
 8006554:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006556:	68e0      	ldr	r0, [r4, #12]
 8006558:	4298      	cmp	r0, r3
 800655a:	daa5      	bge.n	80064a8 <_printf_i+0x140>
 800655c:	0018      	movs	r0, r3
 800655e:	e7a3      	b.n	80064a8 <_printf_i+0x140>
 8006560:	0022      	movs	r2, r4
 8006562:	2301      	movs	r3, #1
 8006564:	9906      	ldr	r1, [sp, #24]
 8006566:	9805      	ldr	r0, [sp, #20]
 8006568:	9e07      	ldr	r6, [sp, #28]
 800656a:	3219      	adds	r2, #25
 800656c:	47b0      	blx	r6
 800656e:	1c43      	adds	r3, r0, #1
 8006570:	d098      	beq.n	80064a4 <_printf_i+0x13c>
 8006572:	3501      	adds	r5, #1
 8006574:	68e3      	ldr	r3, [r4, #12]
 8006576:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006578:	1a9b      	subs	r3, r3, r2
 800657a:	42ab      	cmp	r3, r5
 800657c:	dcf0      	bgt.n	8006560 <_printf_i+0x1f8>
 800657e:	e7e9      	b.n	8006554 <_printf_i+0x1ec>
 8006580:	2500      	movs	r5, #0
 8006582:	e7f7      	b.n	8006574 <_printf_i+0x20c>
 8006584:	080068c9 	.word	0x080068c9
 8006588:	080068da 	.word	0x080068da

0800658c <memchr>:
 800658c:	b2c9      	uxtb	r1, r1
 800658e:	1882      	adds	r2, r0, r2
 8006590:	4290      	cmp	r0, r2
 8006592:	d101      	bne.n	8006598 <memchr+0xc>
 8006594:	2000      	movs	r0, #0
 8006596:	4770      	bx	lr
 8006598:	7803      	ldrb	r3, [r0, #0]
 800659a:	428b      	cmp	r3, r1
 800659c:	d0fb      	beq.n	8006596 <memchr+0xa>
 800659e:	3001      	adds	r0, #1
 80065a0:	e7f6      	b.n	8006590 <memchr+0x4>

080065a2 <memcpy>:
 80065a2:	2300      	movs	r3, #0
 80065a4:	b510      	push	{r4, lr}
 80065a6:	429a      	cmp	r2, r3
 80065a8:	d100      	bne.n	80065ac <memcpy+0xa>
 80065aa:	bd10      	pop	{r4, pc}
 80065ac:	5ccc      	ldrb	r4, [r1, r3]
 80065ae:	54c4      	strb	r4, [r0, r3]
 80065b0:	3301      	adds	r3, #1
 80065b2:	e7f8      	b.n	80065a6 <memcpy+0x4>

080065b4 <memmove>:
 80065b4:	b510      	push	{r4, lr}
 80065b6:	4288      	cmp	r0, r1
 80065b8:	d902      	bls.n	80065c0 <memmove+0xc>
 80065ba:	188b      	adds	r3, r1, r2
 80065bc:	4298      	cmp	r0, r3
 80065be:	d303      	bcc.n	80065c8 <memmove+0x14>
 80065c0:	2300      	movs	r3, #0
 80065c2:	e007      	b.n	80065d4 <memmove+0x20>
 80065c4:	5c8b      	ldrb	r3, [r1, r2]
 80065c6:	5483      	strb	r3, [r0, r2]
 80065c8:	3a01      	subs	r2, #1
 80065ca:	d2fb      	bcs.n	80065c4 <memmove+0x10>
 80065cc:	bd10      	pop	{r4, pc}
 80065ce:	5ccc      	ldrb	r4, [r1, r3]
 80065d0:	54c4      	strb	r4, [r0, r3]
 80065d2:	3301      	adds	r3, #1
 80065d4:	429a      	cmp	r2, r3
 80065d6:	d1fa      	bne.n	80065ce <memmove+0x1a>
 80065d8:	e7f8      	b.n	80065cc <memmove+0x18>
	...

080065dc <_free_r>:
 80065dc:	b570      	push	{r4, r5, r6, lr}
 80065de:	0005      	movs	r5, r0
 80065e0:	2900      	cmp	r1, #0
 80065e2:	d010      	beq.n	8006606 <_free_r+0x2a>
 80065e4:	1f0c      	subs	r4, r1, #4
 80065e6:	6823      	ldr	r3, [r4, #0]
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	da00      	bge.n	80065ee <_free_r+0x12>
 80065ec:	18e4      	adds	r4, r4, r3
 80065ee:	0028      	movs	r0, r5
 80065f0:	f000 f918 	bl	8006824 <__malloc_lock>
 80065f4:	4a1d      	ldr	r2, [pc, #116]	; (800666c <_free_r+0x90>)
 80065f6:	6813      	ldr	r3, [r2, #0]
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d105      	bne.n	8006608 <_free_r+0x2c>
 80065fc:	6063      	str	r3, [r4, #4]
 80065fe:	6014      	str	r4, [r2, #0]
 8006600:	0028      	movs	r0, r5
 8006602:	f000 f917 	bl	8006834 <__malloc_unlock>
 8006606:	bd70      	pop	{r4, r5, r6, pc}
 8006608:	42a3      	cmp	r3, r4
 800660a:	d908      	bls.n	800661e <_free_r+0x42>
 800660c:	6821      	ldr	r1, [r4, #0]
 800660e:	1860      	adds	r0, r4, r1
 8006610:	4283      	cmp	r3, r0
 8006612:	d1f3      	bne.n	80065fc <_free_r+0x20>
 8006614:	6818      	ldr	r0, [r3, #0]
 8006616:	685b      	ldr	r3, [r3, #4]
 8006618:	1841      	adds	r1, r0, r1
 800661a:	6021      	str	r1, [r4, #0]
 800661c:	e7ee      	b.n	80065fc <_free_r+0x20>
 800661e:	001a      	movs	r2, r3
 8006620:	685b      	ldr	r3, [r3, #4]
 8006622:	2b00      	cmp	r3, #0
 8006624:	d001      	beq.n	800662a <_free_r+0x4e>
 8006626:	42a3      	cmp	r3, r4
 8006628:	d9f9      	bls.n	800661e <_free_r+0x42>
 800662a:	6811      	ldr	r1, [r2, #0]
 800662c:	1850      	adds	r0, r2, r1
 800662e:	42a0      	cmp	r0, r4
 8006630:	d10b      	bne.n	800664a <_free_r+0x6e>
 8006632:	6820      	ldr	r0, [r4, #0]
 8006634:	1809      	adds	r1, r1, r0
 8006636:	1850      	adds	r0, r2, r1
 8006638:	6011      	str	r1, [r2, #0]
 800663a:	4283      	cmp	r3, r0
 800663c:	d1e0      	bne.n	8006600 <_free_r+0x24>
 800663e:	6818      	ldr	r0, [r3, #0]
 8006640:	685b      	ldr	r3, [r3, #4]
 8006642:	1841      	adds	r1, r0, r1
 8006644:	6011      	str	r1, [r2, #0]
 8006646:	6053      	str	r3, [r2, #4]
 8006648:	e7da      	b.n	8006600 <_free_r+0x24>
 800664a:	42a0      	cmp	r0, r4
 800664c:	d902      	bls.n	8006654 <_free_r+0x78>
 800664e:	230c      	movs	r3, #12
 8006650:	602b      	str	r3, [r5, #0]
 8006652:	e7d5      	b.n	8006600 <_free_r+0x24>
 8006654:	6821      	ldr	r1, [r4, #0]
 8006656:	1860      	adds	r0, r4, r1
 8006658:	4283      	cmp	r3, r0
 800665a:	d103      	bne.n	8006664 <_free_r+0x88>
 800665c:	6818      	ldr	r0, [r3, #0]
 800665e:	685b      	ldr	r3, [r3, #4]
 8006660:	1841      	adds	r1, r0, r1
 8006662:	6021      	str	r1, [r4, #0]
 8006664:	6063      	str	r3, [r4, #4]
 8006666:	6054      	str	r4, [r2, #4]
 8006668:	e7ca      	b.n	8006600 <_free_r+0x24>
 800666a:	46c0      	nop			; (mov r8, r8)
 800666c:	200002b0 	.word	0x200002b0

08006670 <sbrk_aligned>:
 8006670:	b570      	push	{r4, r5, r6, lr}
 8006672:	4e0f      	ldr	r6, [pc, #60]	; (80066b0 <sbrk_aligned+0x40>)
 8006674:	000d      	movs	r5, r1
 8006676:	6831      	ldr	r1, [r6, #0]
 8006678:	0004      	movs	r4, r0
 800667a:	2900      	cmp	r1, #0
 800667c:	d102      	bne.n	8006684 <sbrk_aligned+0x14>
 800667e:	f000 f8bf 	bl	8006800 <_sbrk_r>
 8006682:	6030      	str	r0, [r6, #0]
 8006684:	0029      	movs	r1, r5
 8006686:	0020      	movs	r0, r4
 8006688:	f000 f8ba 	bl	8006800 <_sbrk_r>
 800668c:	1c43      	adds	r3, r0, #1
 800668e:	d00a      	beq.n	80066a6 <sbrk_aligned+0x36>
 8006690:	2303      	movs	r3, #3
 8006692:	1cc5      	adds	r5, r0, #3
 8006694:	439d      	bics	r5, r3
 8006696:	42a8      	cmp	r0, r5
 8006698:	d007      	beq.n	80066aa <sbrk_aligned+0x3a>
 800669a:	1a29      	subs	r1, r5, r0
 800669c:	0020      	movs	r0, r4
 800669e:	f000 f8af 	bl	8006800 <_sbrk_r>
 80066a2:	1c43      	adds	r3, r0, #1
 80066a4:	d101      	bne.n	80066aa <sbrk_aligned+0x3a>
 80066a6:	2501      	movs	r5, #1
 80066a8:	426d      	negs	r5, r5
 80066aa:	0028      	movs	r0, r5
 80066ac:	bd70      	pop	{r4, r5, r6, pc}
 80066ae:	46c0      	nop			; (mov r8, r8)
 80066b0:	200002b4 	.word	0x200002b4

080066b4 <_malloc_r>:
 80066b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80066b6:	2203      	movs	r2, #3
 80066b8:	1ccb      	adds	r3, r1, #3
 80066ba:	4393      	bics	r3, r2
 80066bc:	3308      	adds	r3, #8
 80066be:	0006      	movs	r6, r0
 80066c0:	001f      	movs	r7, r3
 80066c2:	2b0c      	cmp	r3, #12
 80066c4:	d232      	bcs.n	800672c <_malloc_r+0x78>
 80066c6:	270c      	movs	r7, #12
 80066c8:	42b9      	cmp	r1, r7
 80066ca:	d831      	bhi.n	8006730 <_malloc_r+0x7c>
 80066cc:	0030      	movs	r0, r6
 80066ce:	f000 f8a9 	bl	8006824 <__malloc_lock>
 80066d2:	4d32      	ldr	r5, [pc, #200]	; (800679c <_malloc_r+0xe8>)
 80066d4:	682b      	ldr	r3, [r5, #0]
 80066d6:	001c      	movs	r4, r3
 80066d8:	2c00      	cmp	r4, #0
 80066da:	d12e      	bne.n	800673a <_malloc_r+0x86>
 80066dc:	0039      	movs	r1, r7
 80066de:	0030      	movs	r0, r6
 80066e0:	f7ff ffc6 	bl	8006670 <sbrk_aligned>
 80066e4:	0004      	movs	r4, r0
 80066e6:	1c43      	adds	r3, r0, #1
 80066e8:	d11e      	bne.n	8006728 <_malloc_r+0x74>
 80066ea:	682c      	ldr	r4, [r5, #0]
 80066ec:	0025      	movs	r5, r4
 80066ee:	2d00      	cmp	r5, #0
 80066f0:	d14a      	bne.n	8006788 <_malloc_r+0xd4>
 80066f2:	6823      	ldr	r3, [r4, #0]
 80066f4:	0029      	movs	r1, r5
 80066f6:	18e3      	adds	r3, r4, r3
 80066f8:	0030      	movs	r0, r6
 80066fa:	9301      	str	r3, [sp, #4]
 80066fc:	f000 f880 	bl	8006800 <_sbrk_r>
 8006700:	9b01      	ldr	r3, [sp, #4]
 8006702:	4283      	cmp	r3, r0
 8006704:	d143      	bne.n	800678e <_malloc_r+0xda>
 8006706:	6823      	ldr	r3, [r4, #0]
 8006708:	3703      	adds	r7, #3
 800670a:	1aff      	subs	r7, r7, r3
 800670c:	2303      	movs	r3, #3
 800670e:	439f      	bics	r7, r3
 8006710:	3708      	adds	r7, #8
 8006712:	2f0c      	cmp	r7, #12
 8006714:	d200      	bcs.n	8006718 <_malloc_r+0x64>
 8006716:	270c      	movs	r7, #12
 8006718:	0039      	movs	r1, r7
 800671a:	0030      	movs	r0, r6
 800671c:	f7ff ffa8 	bl	8006670 <sbrk_aligned>
 8006720:	1c43      	adds	r3, r0, #1
 8006722:	d034      	beq.n	800678e <_malloc_r+0xda>
 8006724:	6823      	ldr	r3, [r4, #0]
 8006726:	19df      	adds	r7, r3, r7
 8006728:	6027      	str	r7, [r4, #0]
 800672a:	e013      	b.n	8006754 <_malloc_r+0xa0>
 800672c:	2b00      	cmp	r3, #0
 800672e:	dacb      	bge.n	80066c8 <_malloc_r+0x14>
 8006730:	230c      	movs	r3, #12
 8006732:	2500      	movs	r5, #0
 8006734:	6033      	str	r3, [r6, #0]
 8006736:	0028      	movs	r0, r5
 8006738:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800673a:	6822      	ldr	r2, [r4, #0]
 800673c:	1bd1      	subs	r1, r2, r7
 800673e:	d420      	bmi.n	8006782 <_malloc_r+0xce>
 8006740:	290b      	cmp	r1, #11
 8006742:	d917      	bls.n	8006774 <_malloc_r+0xc0>
 8006744:	19e2      	adds	r2, r4, r7
 8006746:	6027      	str	r7, [r4, #0]
 8006748:	42a3      	cmp	r3, r4
 800674a:	d111      	bne.n	8006770 <_malloc_r+0xbc>
 800674c:	602a      	str	r2, [r5, #0]
 800674e:	6863      	ldr	r3, [r4, #4]
 8006750:	6011      	str	r1, [r2, #0]
 8006752:	6053      	str	r3, [r2, #4]
 8006754:	0030      	movs	r0, r6
 8006756:	0025      	movs	r5, r4
 8006758:	f000 f86c 	bl	8006834 <__malloc_unlock>
 800675c:	2207      	movs	r2, #7
 800675e:	350b      	adds	r5, #11
 8006760:	1d23      	adds	r3, r4, #4
 8006762:	4395      	bics	r5, r2
 8006764:	1aea      	subs	r2, r5, r3
 8006766:	429d      	cmp	r5, r3
 8006768:	d0e5      	beq.n	8006736 <_malloc_r+0x82>
 800676a:	1b5b      	subs	r3, r3, r5
 800676c:	50a3      	str	r3, [r4, r2]
 800676e:	e7e2      	b.n	8006736 <_malloc_r+0x82>
 8006770:	605a      	str	r2, [r3, #4]
 8006772:	e7ec      	b.n	800674e <_malloc_r+0x9a>
 8006774:	6862      	ldr	r2, [r4, #4]
 8006776:	42a3      	cmp	r3, r4
 8006778:	d101      	bne.n	800677e <_malloc_r+0xca>
 800677a:	602a      	str	r2, [r5, #0]
 800677c:	e7ea      	b.n	8006754 <_malloc_r+0xa0>
 800677e:	605a      	str	r2, [r3, #4]
 8006780:	e7e8      	b.n	8006754 <_malloc_r+0xa0>
 8006782:	0023      	movs	r3, r4
 8006784:	6864      	ldr	r4, [r4, #4]
 8006786:	e7a7      	b.n	80066d8 <_malloc_r+0x24>
 8006788:	002c      	movs	r4, r5
 800678a:	686d      	ldr	r5, [r5, #4]
 800678c:	e7af      	b.n	80066ee <_malloc_r+0x3a>
 800678e:	230c      	movs	r3, #12
 8006790:	0030      	movs	r0, r6
 8006792:	6033      	str	r3, [r6, #0]
 8006794:	f000 f84e 	bl	8006834 <__malloc_unlock>
 8006798:	e7cd      	b.n	8006736 <_malloc_r+0x82>
 800679a:	46c0      	nop			; (mov r8, r8)
 800679c:	200002b0 	.word	0x200002b0

080067a0 <_realloc_r>:
 80067a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80067a2:	0007      	movs	r7, r0
 80067a4:	000e      	movs	r6, r1
 80067a6:	0014      	movs	r4, r2
 80067a8:	2900      	cmp	r1, #0
 80067aa:	d105      	bne.n	80067b8 <_realloc_r+0x18>
 80067ac:	0011      	movs	r1, r2
 80067ae:	f7ff ff81 	bl	80066b4 <_malloc_r>
 80067b2:	0005      	movs	r5, r0
 80067b4:	0028      	movs	r0, r5
 80067b6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80067b8:	2a00      	cmp	r2, #0
 80067ba:	d103      	bne.n	80067c4 <_realloc_r+0x24>
 80067bc:	f7ff ff0e 	bl	80065dc <_free_r>
 80067c0:	0025      	movs	r5, r4
 80067c2:	e7f7      	b.n	80067b4 <_realloc_r+0x14>
 80067c4:	f000 f83e 	bl	8006844 <_malloc_usable_size_r>
 80067c8:	9001      	str	r0, [sp, #4]
 80067ca:	4284      	cmp	r4, r0
 80067cc:	d803      	bhi.n	80067d6 <_realloc_r+0x36>
 80067ce:	0035      	movs	r5, r6
 80067d0:	0843      	lsrs	r3, r0, #1
 80067d2:	42a3      	cmp	r3, r4
 80067d4:	d3ee      	bcc.n	80067b4 <_realloc_r+0x14>
 80067d6:	0021      	movs	r1, r4
 80067d8:	0038      	movs	r0, r7
 80067da:	f7ff ff6b 	bl	80066b4 <_malloc_r>
 80067de:	1e05      	subs	r5, r0, #0
 80067e0:	d0e8      	beq.n	80067b4 <_realloc_r+0x14>
 80067e2:	9b01      	ldr	r3, [sp, #4]
 80067e4:	0022      	movs	r2, r4
 80067e6:	429c      	cmp	r4, r3
 80067e8:	d900      	bls.n	80067ec <_realloc_r+0x4c>
 80067ea:	001a      	movs	r2, r3
 80067ec:	0031      	movs	r1, r6
 80067ee:	0028      	movs	r0, r5
 80067f0:	f7ff fed7 	bl	80065a2 <memcpy>
 80067f4:	0031      	movs	r1, r6
 80067f6:	0038      	movs	r0, r7
 80067f8:	f7ff fef0 	bl	80065dc <_free_r>
 80067fc:	e7da      	b.n	80067b4 <_realloc_r+0x14>
	...

08006800 <_sbrk_r>:
 8006800:	2300      	movs	r3, #0
 8006802:	b570      	push	{r4, r5, r6, lr}
 8006804:	4d06      	ldr	r5, [pc, #24]	; (8006820 <_sbrk_r+0x20>)
 8006806:	0004      	movs	r4, r0
 8006808:	0008      	movs	r0, r1
 800680a:	602b      	str	r3, [r5, #0]
 800680c:	f7fa fd46 	bl	800129c <_sbrk>
 8006810:	1c43      	adds	r3, r0, #1
 8006812:	d103      	bne.n	800681c <_sbrk_r+0x1c>
 8006814:	682b      	ldr	r3, [r5, #0]
 8006816:	2b00      	cmp	r3, #0
 8006818:	d000      	beq.n	800681c <_sbrk_r+0x1c>
 800681a:	6023      	str	r3, [r4, #0]
 800681c:	bd70      	pop	{r4, r5, r6, pc}
 800681e:	46c0      	nop			; (mov r8, r8)
 8006820:	200002b8 	.word	0x200002b8

08006824 <__malloc_lock>:
 8006824:	b510      	push	{r4, lr}
 8006826:	4802      	ldr	r0, [pc, #8]	; (8006830 <__malloc_lock+0xc>)
 8006828:	f000 f814 	bl	8006854 <__retarget_lock_acquire_recursive>
 800682c:	bd10      	pop	{r4, pc}
 800682e:	46c0      	nop			; (mov r8, r8)
 8006830:	200002bc 	.word	0x200002bc

08006834 <__malloc_unlock>:
 8006834:	b510      	push	{r4, lr}
 8006836:	4802      	ldr	r0, [pc, #8]	; (8006840 <__malloc_unlock+0xc>)
 8006838:	f000 f80d 	bl	8006856 <__retarget_lock_release_recursive>
 800683c:	bd10      	pop	{r4, pc}
 800683e:	46c0      	nop			; (mov r8, r8)
 8006840:	200002bc 	.word	0x200002bc

08006844 <_malloc_usable_size_r>:
 8006844:	1f0b      	subs	r3, r1, #4
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	1f18      	subs	r0, r3, #4
 800684a:	2b00      	cmp	r3, #0
 800684c:	da01      	bge.n	8006852 <_malloc_usable_size_r+0xe>
 800684e:	580b      	ldr	r3, [r1, r0]
 8006850:	18c0      	adds	r0, r0, r3
 8006852:	4770      	bx	lr

08006854 <__retarget_lock_acquire_recursive>:
 8006854:	4770      	bx	lr

08006856 <__retarget_lock_release_recursive>:
 8006856:	4770      	bx	lr

08006858 <_init>:
 8006858:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800685a:	46c0      	nop			; (mov r8, r8)
 800685c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800685e:	bc08      	pop	{r3}
 8006860:	469e      	mov	lr, r3
 8006862:	4770      	bx	lr

08006864 <_fini>:
 8006864:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006866:	46c0      	nop			; (mov r8, r8)
 8006868:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800686a:	bc08      	pop	{r3}
 800686c:	469e      	mov	lr, r3
 800686e:	4770      	bx	lr
