// Seed: 2979099611
module module_0 ();
  assign id_1 = 1;
  assign id_1 = id_1;
  tri0 id_3 = id_2;
  tri  id_4;
  module_2 modCall_1 (
      id_4,
      id_3,
      id_3
  );
  assign id_3 = id_3;
  always_comb @(*) begin : LABEL_0
    #1 begin : LABEL_0
      id_3 = 1;
    end
  end
  assign id_1 = id_4;
  assign module_1.id_0 = 0;
  supply0 id_5 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    input tri id_1,
    input wand id_2,
    input supply0 id_3,
    input uwire id_4
);
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_4 = id_4;
  assign module_0.id_5 = 0;
endmodule
