-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- Quartus Prime generated Memory Initialization File (.mif)

WIDTH=224;
DEPTH=16;

ADDRESS_RADIX=UNS;
DATA_RADIX=HEX;

CONTENT BEGIN
	0 : 81020408102040810204081020408102040810204081020408102040;
	1 : 81020408102040810204081020408102040810204081020408102040;
	2 : 81020408102040810204081020408102040810204081020408102040;
	3 : 81020408102040810204081020408102040810204081020408102040;
	4 : 81020408102040810204081020408102040810204081020408102040;
	5 : 81020408102040810204081020408102040810204081020408102040;
	6 : 81020408102040810204081020408102040810204081020408102040;
	7 : 81020408102040810204081020408102040810204081020408102040;
	8 : 81020408102040810204081020408102040810204081020408102040;
	9 : 81020408102040810204081020408102040810204081020408102040;
	10 : 81020408102040810204081020408102040810204081020408102040;
	11 : 81020408102040810204081020408102040810204081020408102040;
	12 : 81020408102040810204081020408102040810204081020408102040;
	13 : 81020408102040810204081020408102040810204081020408102040;
	14 : 81020408102040810204081020408102040810204081020408102040;
	15 : 81020408102040810204081020408102040810204081020408102040;
END;
