<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - drivers/gpu/drm/amd/amdgpu/amdgpu_gart.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../../index.html">top level</a> - <a href="index.html">drivers/gpu/drm/amd/amdgpu</a> - amdgpu_gart.c<span style="font-size: 80%;"> (source / <a href="amdgpu_gart.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">63</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2022-08-10 13:56:23</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">9</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr><td><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<a name="2"><span class="lineNum">       2 </span>            :  * Copyright 2008 Advanced Micro Devices, Inc.</a>
<a name="3"><span class="lineNum">       3 </span>            :  * Copyright 2008 Red Hat Inc.</a>
<a name="4"><span class="lineNum">       4 </span>            :  * Copyright 2009 Jerome Glisse.</a>
<a name="5"><span class="lineNum">       5 </span>            :  *</a>
<a name="6"><span class="lineNum">       6 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a</a>
<a name="7"><span class="lineNum">       7 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),</a>
<a name="8"><span class="lineNum">       8 </span>            :  * to deal in the Software without restriction, including without limitation</a>
<a name="9"><span class="lineNum">       9 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,</a>
<a name="10"><span class="lineNum">      10 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the</a>
<a name="11"><span class="lineNum">      11 </span>            :  * Software is furnished to do so, subject to the following conditions:</a>
<a name="12"><span class="lineNum">      12 </span>            :  *</a>
<a name="13"><span class="lineNum">      13 </span>            :  * The above copyright notice and this permission notice shall be included in</a>
<a name="14"><span class="lineNum">      14 </span>            :  * all copies or substantial portions of the Software.</a>
<a name="15"><span class="lineNum">      15 </span>            :  *</a>
<a name="16"><span class="lineNum">      16 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</a>
<a name="17"><span class="lineNum">      17 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</a>
<a name="18"><span class="lineNum">      18 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</a>
<a name="19"><span class="lineNum">      19 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</a>
<a name="20"><span class="lineNum">      20 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</a>
<a name="21"><span class="lineNum">      21 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</a>
<a name="22"><span class="lineNum">      22 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.</a>
<a name="23"><span class="lineNum">      23 </span>            :  *</a>
<a name="24"><span class="lineNum">      24 </span>            :  * Authors: Dave Airlie</a>
<a name="25"><span class="lineNum">      25 </span>            :  *          Alex Deucher</a>
<a name="26"><span class="lineNum">      26 </span>            :  *          Jerome Glisse</a>
<a name="27"><span class="lineNum">      27 </span>            :  */</a>
<a name="28"><span class="lineNum">      28 </span>            : </a>
<a name="29"><span class="lineNum">      29 </span>            : #include &lt;linux/pci.h&gt;</a>
<a name="30"><span class="lineNum">      30 </span>            : #include &lt;linux/vmalloc.h&gt;</a>
<a name="31"><span class="lineNum">      31 </span>            : </a>
<a name="32"><span class="lineNum">      32 </span>            : #include &lt;drm/amdgpu_drm.h&gt;</a>
<a name="33"><span class="lineNum">      33 </span>            : #ifdef CONFIG_X86</a>
<a name="34"><span class="lineNum">      34 </span>            : #include &lt;asm/set_memory.h&gt;</a>
<a name="35"><span class="lineNum">      35 </span>            : #endif</a>
<a name="36"><span class="lineNum">      36 </span>            : #include &quot;amdgpu.h&quot;</a>
<a name="37"><span class="lineNum">      37 </span>            : #include &lt;drm/drm_drv.h&gt;</a>
<a name="38"><span class="lineNum">      38 </span>            : </a>
<a name="39"><span class="lineNum">      39 </span>            : /*</a>
<a name="40"><span class="lineNum">      40 </span>            :  * GART</a>
<a name="41"><span class="lineNum">      41 </span>            :  * The GART (Graphics Aperture Remapping Table) is an aperture</a>
<a name="42"><span class="lineNum">      42 </span>            :  * in the GPU's address space.  System pages can be mapped into</a>
<a name="43"><span class="lineNum">      43 </span>            :  * the aperture and look like contiguous pages from the GPU's</a>
<a name="44"><span class="lineNum">      44 </span>            :  * perspective.  A page table maps the pages in the aperture</a>
<a name="45"><span class="lineNum">      45 </span>            :  * to the actual backing pages in system memory.</a>
<a name="46"><span class="lineNum">      46 </span>            :  *</a>
<a name="47"><span class="lineNum">      47 </span>            :  * Radeon GPUs support both an internal GART, as described above,</a>
<a name="48"><span class="lineNum">      48 </span>            :  * and AGP.  AGP works similarly, but the GART table is configured</a>
<a name="49"><span class="lineNum">      49 </span>            :  * and maintained by the northbridge rather than the driver.</a>
<a name="50"><span class="lineNum">      50 </span>            :  * Radeon hw has a separate AGP aperture that is programmed to</a>
<a name="51"><span class="lineNum">      51 </span>            :  * point to the AGP aperture provided by the northbridge and the</a>
<a name="52"><span class="lineNum">      52 </span>            :  * requests are passed through to the northbridge aperture.</a>
<a name="53"><span class="lineNum">      53 </span>            :  * Both AGP and internal GART can be used at the same time, however</a>
<a name="54"><span class="lineNum">      54 </span>            :  * that is not currently supported by the driver.</a>
<a name="55"><span class="lineNum">      55 </span>            :  *</a>
<a name="56"><span class="lineNum">      56 </span>            :  * This file handles the common internal GART management.</a>
<a name="57"><span class="lineNum">      57 </span>            :  */</a>
<a name="58"><span class="lineNum">      58 </span>            : </a>
<a name="59"><span class="lineNum">      59 </span>            : /*</a>
<a name="60"><span class="lineNum">      60 </span>            :  * Common GART table functions.</a>
<a name="61"><span class="lineNum">      61 </span>            :  */</a>
<a name="62"><span class="lineNum">      62 </span>            : </a>
<a name="63"><span class="lineNum">      63 </span>            : /**</a>
<a name="64"><span class="lineNum">      64 </span>            :  * amdgpu_gart_dummy_page_init - init dummy page used by the driver</a>
<a name="65"><span class="lineNum">      65 </span>            :  *</a>
<a name="66"><span class="lineNum">      66 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="67"><span class="lineNum">      67 </span>            :  *</a>
<a name="68"><span class="lineNum">      68 </span>            :  * Allocate the dummy page used by the driver (all asics).</a>
<a name="69"><span class="lineNum">      69 </span>            :  * This dummy page is used by the driver as a filler for gart entries</a>
<a name="70"><span class="lineNum">      70 </span>            :  * when pages are taken out of the GART</a>
<a name="71"><span class="lineNum">      71 </span>            :  * Returns 0 on sucess, -ENOMEM on failure.</a>
<a name="72"><span class="lineNum">      72 </span>            :  */</a>
<a name="73"><span class="lineNum">      73 </span><span class="lineNoCov">          0 : static int amdgpu_gart_dummy_page_init(struct amdgpu_device *adev)</span></a>
<a name="74"><span class="lineNum">      74 </span>            : {</a>
<a name="75"><span class="lineNum">      75 </span><span class="lineNoCov">          0 :         struct page *dummy_page = ttm_glob.dummy_read_page;</span></a>
<a name="76"><span class="lineNum">      76 </span>            : </a>
<a name="77"><span class="lineNum">      77 </span><span class="lineNoCov">          0 :         if (adev-&gt;dummy_page_addr)</span></a>
<a name="78"><span class="lineNum">      78 </span>            :                 return 0;</a>
<a name="79"><span class="lineNum">      79 </span><span class="lineNoCov">          0 :         adev-&gt;dummy_page_addr = dma_map_page(&amp;adev-&gt;pdev-&gt;dev, dummy_page, 0,</span></a>
<a name="80"><span class="lineNum">      80 </span>            :                                              PAGE_SIZE, DMA_BIDIRECTIONAL);</a>
<a name="81"><span class="lineNum">      81 </span><span class="lineNoCov">          0 :         if (dma_mapping_error(&amp;adev-&gt;pdev-&gt;dev, adev-&gt;dummy_page_addr)) {</span></a>
<a name="82"><span class="lineNum">      82 </span><span class="lineNoCov">          0 :                 dev_err(&amp;adev-&gt;pdev-&gt;dev, &quot;Failed to DMA MAP the dummy page\n&quot;);</span></a>
<a name="83"><span class="lineNum">      83 </span><span class="lineNoCov">          0 :                 adev-&gt;dummy_page_addr = 0;</span></a>
<a name="84"><span class="lineNum">      84 </span>            :                 return -ENOMEM;</a>
<a name="85"><span class="lineNum">      85 </span>            :         }</a>
<a name="86"><span class="lineNum">      86 </span>            :         return 0;</a>
<a name="87"><span class="lineNum">      87 </span>            : }</a>
<a name="88"><span class="lineNum">      88 </span>            : </a>
<a name="89"><span class="lineNum">      89 </span>            : /**</a>
<a name="90"><span class="lineNum">      90 </span>            :  * amdgpu_gart_dummy_page_fini - free dummy page used by the driver</a>
<a name="91"><span class="lineNum">      91 </span>            :  *</a>
<a name="92"><span class="lineNum">      92 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="93"><span class="lineNum">      93 </span>            :  *</a>
<a name="94"><span class="lineNum">      94 </span>            :  * Frees the dummy page used by the driver (all asics).</a>
<a name="95"><span class="lineNum">      95 </span>            :  */</a>
<a name="96"><span class="lineNum">      96 </span><span class="lineNoCov">          0 : void amdgpu_gart_dummy_page_fini(struct amdgpu_device *adev)</span></a>
<a name="97"><span class="lineNum">      97 </span>            : {</a>
<a name="98"><span class="lineNum">      98 </span><span class="lineNoCov">          0 :         if (!adev-&gt;dummy_page_addr)</span></a>
<a name="99"><span class="lineNum">      99 </span>            :                 return;</a>
<a name="100"><span class="lineNum">     100 </span><span class="lineNoCov">          0 :         dma_unmap_page(&amp;adev-&gt;pdev-&gt;dev, adev-&gt;dummy_page_addr, PAGE_SIZE,</span></a>
<a name="101"><span class="lineNum">     101 </span>            :                        DMA_BIDIRECTIONAL);</a>
<a name="102"><span class="lineNum">     102 </span><span class="lineNoCov">          0 :         adev-&gt;dummy_page_addr = 0;</span></a>
<a name="103"><span class="lineNum">     103 </span>            : }</a>
<a name="104"><span class="lineNum">     104 </span>            : </a>
<a name="105"><span class="lineNum">     105 </span>            : /**</a>
<a name="106"><span class="lineNum">     106 </span>            :  * amdgpu_gart_table_vram_alloc - allocate vram for gart page table</a>
<a name="107"><span class="lineNum">     107 </span>            :  *</a>
<a name="108"><span class="lineNum">     108 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="109"><span class="lineNum">     109 </span>            :  *</a>
<a name="110"><span class="lineNum">     110 </span>            :  * Allocate video memory for GART page table</a>
<a name="111"><span class="lineNum">     111 </span>            :  * (pcie r4xx, r5xx+).  These asics require the</a>
<a name="112"><span class="lineNum">     112 </span>            :  * gart table to be in video memory.</a>
<a name="113"><span class="lineNum">     113 </span>            :  * Returns 0 for success, error for failure.</a>
<a name="114"><span class="lineNum">     114 </span>            :  */</a>
<a name="115"><span class="lineNum">     115 </span><span class="lineNoCov">          0 : int amdgpu_gart_table_vram_alloc(struct amdgpu_device *adev)</span></a>
<a name="116"><span class="lineNum">     116 </span>            : {</a>
<a name="117"><span class="lineNum">     117 </span><span class="lineNoCov">          0 :         if (adev-&gt;gart.bo != NULL)</span></a>
<a name="118"><span class="lineNum">     118 </span>            :                 return 0;</a>
<a name="119"><span class="lineNum">     119 </span>            : </a>
<a name="120"><span class="lineNum">     120 </span><span class="lineNoCov">          0 :         return amdgpu_bo_create_kernel(adev,  adev-&gt;gart.table_size, PAGE_SIZE,</span></a>
<a name="121"><span class="lineNum">     121 </span>            :                                        AMDGPU_GEM_DOMAIN_VRAM, &amp;adev-&gt;gart.bo,</a>
<a name="122"><span class="lineNum">     122 </span>            :                                        NULL, (void *)&amp;adev-&gt;gart.ptr);</a>
<a name="123"><span class="lineNum">     123 </span>            : }</a>
<a name="124"><span class="lineNum">     124 </span>            : </a>
<a name="125"><span class="lineNum">     125 </span>            : /**</a>
<a name="126"><span class="lineNum">     126 </span>            :  * amdgpu_gart_table_vram_free - free gart page table vram</a>
<a name="127"><span class="lineNum">     127 </span>            :  *</a>
<a name="128"><span class="lineNum">     128 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="129"><span class="lineNum">     129 </span>            :  *</a>
<a name="130"><span class="lineNum">     130 </span>            :  * Free the video memory used for the GART page table</a>
<a name="131"><span class="lineNum">     131 </span>            :  * (pcie r4xx, r5xx+).  These asics require the gart table to</a>
<a name="132"><span class="lineNum">     132 </span>            :  * be in video memory.</a>
<a name="133"><span class="lineNum">     133 </span>            :  */</a>
<a name="134"><span class="lineNum">     134 </span><span class="lineNoCov">          0 : void amdgpu_gart_table_vram_free(struct amdgpu_device *adev)</span></a>
<a name="135"><span class="lineNum">     135 </span>            : {</a>
<a name="136"><span class="lineNum">     136 </span><span class="lineNoCov">          0 :         amdgpu_bo_free_kernel(&amp;adev-&gt;gart.bo, NULL, (void *)&amp;adev-&gt;gart.ptr);</span></a>
<a name="137"><span class="lineNum">     137 </span><span class="lineNoCov">          0 : }</span></a>
<a name="138"><span class="lineNum">     138 </span>            : </a>
<a name="139"><span class="lineNum">     139 </span>            : /*</a>
<a name="140"><span class="lineNum">     140 </span>            :  * Common gart functions.</a>
<a name="141"><span class="lineNum">     141 </span>            :  */</a>
<a name="142"><span class="lineNum">     142 </span>            : /**</a>
<a name="143"><span class="lineNum">     143 </span>            :  * amdgpu_gart_unbind - unbind pages from the gart page table</a>
<a name="144"><span class="lineNum">     144 </span>            :  *</a>
<a name="145"><span class="lineNum">     145 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="146"><span class="lineNum">     146 </span>            :  * @offset: offset into the GPU's gart aperture</a>
<a name="147"><span class="lineNum">     147 </span>            :  * @pages: number of pages to unbind</a>
<a name="148"><span class="lineNum">     148 </span>            :  *</a>
<a name="149"><span class="lineNum">     149 </span>            :  * Unbinds the requested pages from the gart page table and</a>
<a name="150"><span class="lineNum">     150 </span>            :  * replaces them with the dummy page (all asics).</a>
<a name="151"><span class="lineNum">     151 </span>            :  * Returns 0 for success, -EINVAL for failure.</a>
<a name="152"><span class="lineNum">     152 </span>            :  */</a>
<a name="153"><span class="lineNum">     153 </span><span class="lineNoCov">          0 : void amdgpu_gart_unbind(struct amdgpu_device *adev, uint64_t offset,</span></a>
<a name="154"><span class="lineNum">     154 </span>            :                         int pages)</a>
<a name="155"><span class="lineNum">     155 </span>            : {</a>
<a name="156"><span class="lineNum">     156 </span>            :         unsigned t;</a>
<a name="157"><span class="lineNum">     157 </span>            :         unsigned p;</a>
<a name="158"><span class="lineNum">     158 </span>            :         int i, j;</a>
<a name="159"><span class="lineNum">     159 </span>            :         u64 page_base;</a>
<a name="160"><span class="lineNum">     160 </span>            :         /* Starting from VEGA10, system bit must be 0 to mean invalid. */</a>
<a name="161"><span class="lineNum">     161 </span><span class="lineNoCov">          0 :         uint64_t flags = 0;</span></a>
<a name="162"><span class="lineNum">     162 </span>            :         int idx;</a>
<a name="163"><span class="lineNum">     163 </span>            : </a>
<a name="164"><span class="lineNum">     164 </span><span class="lineNoCov">          0 :         if (!adev-&gt;gart.ptr)</span></a>
<a name="165"><span class="lineNum">     165 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="166"><span class="lineNum">     166 </span>            : </a>
<a name="167"><span class="lineNum">     167 </span><span class="lineNoCov">          0 :         if (!drm_dev_enter(adev_to_drm(adev), &amp;idx))</span></a>
<a name="168"><span class="lineNum">     168 </span>            :                 return;</a>
<a name="169"><span class="lineNum">     169 </span>            : </a>
<a name="170"><span class="lineNum">     170 </span><span class="lineNoCov">          0 :         t = offset / AMDGPU_GPU_PAGE_SIZE;</span></a>
<a name="171"><span class="lineNum">     171 </span><span class="lineNoCov">          0 :         p = t / AMDGPU_GPU_PAGES_IN_CPU_PAGE;</span></a>
<a name="172"><span class="lineNum">     172 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; pages; i++, p++) {</span></a>
<a name="173"><span class="lineNum">     173 </span><span class="lineNoCov">          0 :                 page_base = adev-&gt;dummy_page_addr;</span></a>
<a name="174"><span class="lineNum">     174 </span><span class="lineNoCov">          0 :                 if (!adev-&gt;gart.ptr)</span></a>
<a name="175"><span class="lineNum">     175 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="176"><span class="lineNum">     176 </span>            : </a>
<a name="177"><span class="lineNum">     177 </span><span class="lineNoCov">          0 :                 for (j = 0; j &lt; AMDGPU_GPU_PAGES_IN_CPU_PAGE; j++, t++) {</span></a>
<a name="178"><span class="lineNum">     178 </span><span class="lineNoCov">          0 :                         amdgpu_gmc_set_pte_pde(adev, adev-&gt;gart.ptr,</span></a>
<a name="179"><span class="lineNum">     179 </span>            :                                                t, page_base, flags);</a>
<a name="180"><span class="lineNum">     180 </span><span class="lineNoCov">          0 :                         page_base += AMDGPU_GPU_PAGE_SIZE;</span></a>
<a name="181"><span class="lineNum">     181 </span>            :                 }</a>
<a name="182"><span class="lineNum">     182 </span>            :         }</a>
<a name="183"><span class="lineNum">     183 </span><span class="lineNoCov">          0 :         mb();</span></a>
<a name="184"><span class="lineNum">     184 </span><span class="lineNoCov">          0 :         amdgpu_device_flush_hdp(adev, NULL);</span></a>
<a name="185"><span class="lineNum">     185 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;num_vmhubs; i++)</span></a>
<a name="186"><span class="lineNum">     186 </span><span class="lineNoCov">          0 :                 amdgpu_gmc_flush_gpu_tlb(adev, 0, i, 0);</span></a>
<a name="187"><span class="lineNum">     187 </span>            : </a>
<a name="188"><span class="lineNum">     188 </span><span class="lineNoCov">          0 :         drm_dev_exit(idx);</span></a>
<a name="189"><span class="lineNum">     189 </span>            : }</a>
<a name="190"><span class="lineNum">     190 </span>            : </a>
<a name="191"><span class="lineNum">     191 </span>            : /**</a>
<a name="192"><span class="lineNum">     192 </span>            :  * amdgpu_gart_map - map dma_addresses into GART entries</a>
<a name="193"><span class="lineNum">     193 </span>            :  *</a>
<a name="194"><span class="lineNum">     194 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="195"><span class="lineNum">     195 </span>            :  * @offset: offset into the GPU's gart aperture</a>
<a name="196"><span class="lineNum">     196 </span>            :  * @pages: number of pages to bind</a>
<a name="197"><span class="lineNum">     197 </span>            :  * @dma_addr: DMA addresses of pages</a>
<a name="198"><span class="lineNum">     198 </span>            :  * @flags: page table entry flags</a>
<a name="199"><span class="lineNum">     199 </span>            :  * @dst: CPU address of the gart table</a>
<a name="200"><span class="lineNum">     200 </span>            :  *</a>
<a name="201"><span class="lineNum">     201 </span>            :  * Map the dma_addresses into GART entries (all asics).</a>
<a name="202"><span class="lineNum">     202 </span>            :  * Returns 0 for success, -EINVAL for failure.</a>
<a name="203"><span class="lineNum">     203 </span>            :  */</a>
<a name="204"><span class="lineNum">     204 </span><span class="lineNoCov">          0 : void amdgpu_gart_map(struct amdgpu_device *adev, uint64_t offset,</span></a>
<a name="205"><span class="lineNum">     205 </span>            :                     int pages, dma_addr_t *dma_addr, uint64_t flags,</a>
<a name="206"><span class="lineNum">     206 </span>            :                     void *dst)</a>
<a name="207"><span class="lineNum">     207 </span>            : {</a>
<a name="208"><span class="lineNum">     208 </span>            :         uint64_t page_base;</a>
<a name="209"><span class="lineNum">     209 </span>            :         unsigned i, j, t;</a>
<a name="210"><span class="lineNum">     210 </span>            :         int idx;</a>
<a name="211"><span class="lineNum">     211 </span>            : </a>
<a name="212"><span class="lineNum">     212 </span><span class="lineNoCov">          0 :         if (!drm_dev_enter(adev_to_drm(adev), &amp;idx))</span></a>
<a name="213"><span class="lineNum">     213 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="214"><span class="lineNum">     214 </span>            : </a>
<a name="215"><span class="lineNum">     215 </span><span class="lineNoCov">          0 :         t = offset / AMDGPU_GPU_PAGE_SIZE;</span></a>
<a name="216"><span class="lineNum">     216 </span>            : </a>
<a name="217"><span class="lineNum">     217 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; pages; i++) {</span></a>
<a name="218"><span class="lineNum">     218 </span><span class="lineNoCov">          0 :                 page_base = dma_addr[i];</span></a>
<a name="219"><span class="lineNum">     219 </span><span class="lineNoCov">          0 :                 for (j = 0; j &lt; AMDGPU_GPU_PAGES_IN_CPU_PAGE; j++, t++) {</span></a>
<a name="220"><span class="lineNum">     220 </span><span class="lineNoCov">          0 :                         amdgpu_gmc_set_pte_pde(adev, dst, t, page_base, flags);</span></a>
<a name="221"><span class="lineNum">     221 </span><span class="lineNoCov">          0 :                         page_base += AMDGPU_GPU_PAGE_SIZE;</span></a>
<a name="222"><span class="lineNum">     222 </span>            :                 }</a>
<a name="223"><span class="lineNum">     223 </span>            :         }</a>
<a name="224"><span class="lineNum">     224 </span><span class="lineNoCov">          0 :         drm_dev_exit(idx);</span></a>
<a name="225"><span class="lineNum">     225 </span>            : }</a>
<a name="226"><span class="lineNum">     226 </span>            : </a>
<a name="227"><span class="lineNum">     227 </span>            : /**</a>
<a name="228"><span class="lineNum">     228 </span>            :  * amdgpu_gart_bind - bind pages into the gart page table</a>
<a name="229"><span class="lineNum">     229 </span>            :  *</a>
<a name="230"><span class="lineNum">     230 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="231"><span class="lineNum">     231 </span>            :  * @offset: offset into the GPU's gart aperture</a>
<a name="232"><span class="lineNum">     232 </span>            :  * @pages: number of pages to bind</a>
<a name="233"><span class="lineNum">     233 </span>            :  * @dma_addr: DMA addresses of pages</a>
<a name="234"><span class="lineNum">     234 </span>            :  * @flags: page table entry flags</a>
<a name="235"><span class="lineNum">     235 </span>            :  *</a>
<a name="236"><span class="lineNum">     236 </span>            :  * Binds the requested pages to the gart page table</a>
<a name="237"><span class="lineNum">     237 </span>            :  * (all asics).</a>
<a name="238"><span class="lineNum">     238 </span>            :  * Returns 0 for success, -EINVAL for failure.</a>
<a name="239"><span class="lineNum">     239 </span>            :  */</a>
<a name="240"><span class="lineNum">     240 </span><span class="lineNoCov">          0 : void amdgpu_gart_bind(struct amdgpu_device *adev, uint64_t offset,</span></a>
<a name="241"><span class="lineNum">     241 </span>            :                      int pages, dma_addr_t *dma_addr,</a>
<a name="242"><span class="lineNum">     242 </span>            :                      uint64_t flags)</a>
<a name="243"><span class="lineNum">     243 </span>            : {</a>
<a name="244"><span class="lineNum">     244 </span><span class="lineNoCov">          0 :         if (!adev-&gt;gart.ptr)</span></a>
<a name="245"><span class="lineNum">     245 </span>            :                 return;</a>
<a name="246"><span class="lineNum">     246 </span>            : </a>
<a name="247"><span class="lineNum">     247 </span><span class="lineNoCov">          0 :         amdgpu_gart_map(adev, offset, pages, dma_addr, flags, adev-&gt;gart.ptr);</span></a>
<a name="248"><span class="lineNum">     248 </span>            : }</a>
<a name="249"><span class="lineNum">     249 </span>            : </a>
<a name="250"><span class="lineNum">     250 </span>            : /**</a>
<a name="251"><span class="lineNum">     251 </span>            :  * amdgpu_gart_invalidate_tlb - invalidate gart TLB</a>
<a name="252"><span class="lineNum">     252 </span>            :  *</a>
<a name="253"><span class="lineNum">     253 </span>            :  * @adev: amdgpu device driver pointer</a>
<a name="254"><span class="lineNum">     254 </span>            :  *</a>
<a name="255"><span class="lineNum">     255 </span>            :  * Invalidate gart TLB which can be use as a way to flush gart changes</a>
<a name="256"><span class="lineNum">     256 </span>            :  *</a>
<a name="257"><span class="lineNum">     257 </span>            :  */</a>
<a name="258"><span class="lineNum">     258 </span><span class="lineNoCov">          0 : void amdgpu_gart_invalidate_tlb(struct amdgpu_device *adev)</span></a>
<a name="259"><span class="lineNum">     259 </span>            : {</a>
<a name="260"><span class="lineNum">     260 </span>            :         int i;</a>
<a name="261"><span class="lineNum">     261 </span>            : </a>
<a name="262"><span class="lineNum">     262 </span><span class="lineNoCov">          0 :         if (!adev-&gt;gart.ptr)</span></a>
<a name="263"><span class="lineNum">     263 </span>            :                 return;</a>
<a name="264"><span class="lineNum">     264 </span>            : </a>
<a name="265"><span class="lineNum">     265 </span><span class="lineNoCov">          0 :         mb();</span></a>
<a name="266"><span class="lineNum">     266 </span><span class="lineNoCov">          0 :         amdgpu_device_flush_hdp(adev, NULL);</span></a>
<a name="267"><span class="lineNum">     267 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;num_vmhubs; i++)</span></a>
<a name="268"><span class="lineNum">     268 </span><span class="lineNoCov">          0 :                 amdgpu_gmc_flush_gpu_tlb(adev, 0, i, 0);</span></a>
<a name="269"><span class="lineNum">     269 </span>            : }</a>
<a name="270"><span class="lineNum">     270 </span>            : </a>
<a name="271"><span class="lineNum">     271 </span>            : /**</a>
<a name="272"><span class="lineNum">     272 </span>            :  * amdgpu_gart_init - init the driver info for managing the gart</a>
<a name="273"><span class="lineNum">     273 </span>            :  *</a>
<a name="274"><span class="lineNum">     274 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="275"><span class="lineNum">     275 </span>            :  *</a>
<a name="276"><span class="lineNum">     276 </span>            :  * Allocate the dummy page and init the gart driver info (all asics).</a>
<a name="277"><span class="lineNum">     277 </span>            :  * Returns 0 for success, error for failure.</a>
<a name="278"><span class="lineNum">     278 </span>            :  */</a>
<a name="279"><span class="lineNum">     279 </span><span class="lineNoCov">          0 : int amdgpu_gart_init(struct amdgpu_device *adev)</span></a>
<a name="280"><span class="lineNum">     280 </span>            : {</a>
<a name="281"><span class="lineNum">     281 </span>            :         int r;</a>
<a name="282"><span class="lineNum">     282 </span>            : </a>
<a name="283"><span class="lineNum">     283 </span><span class="lineNoCov">          0 :         if (adev-&gt;dummy_page_addr)</span></a>
<a name="284"><span class="lineNum">     284 </span>            :                 return 0;</a>
<a name="285"><span class="lineNum">     285 </span>            : </a>
<a name="286"><span class="lineNum">     286 </span>            :         /* We need PAGE_SIZE &gt;= AMDGPU_GPU_PAGE_SIZE */</a>
<a name="287"><span class="lineNum">     287 </span>            :         if (PAGE_SIZE &lt; AMDGPU_GPU_PAGE_SIZE) {</a>
<a name="288"><span class="lineNum">     288 </span>            :                 DRM_ERROR(&quot;Page size is smaller than GPU page size!\n&quot;);</a>
<a name="289"><span class="lineNum">     289 </span>            :                 return -EINVAL;</a>
<a name="290"><span class="lineNum">     290 </span>            :         }</a>
<a name="291"><span class="lineNum">     291 </span><span class="lineNoCov">          0 :         r = amdgpu_gart_dummy_page_init(adev);</span></a>
<a name="292"><span class="lineNum">     292 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="293"><span class="lineNum">     293 </span>            :                 return r;</a>
<a name="294"><span class="lineNum">     294 </span>            :         /* Compute table size */</a>
<a name="295"><span class="lineNum">     295 </span><span class="lineNoCov">          0 :         adev-&gt;gart.num_cpu_pages = adev-&gt;gmc.gart_size / PAGE_SIZE;</span></a>
<a name="296"><span class="lineNum">     296 </span><span class="lineNoCov">          0 :         adev-&gt;gart.num_gpu_pages = adev-&gt;gmc.gart_size / AMDGPU_GPU_PAGE_SIZE;</span></a>
<a name="297"><span class="lineNum">     297 </span><span class="lineNoCov">          0 :         DRM_INFO(&quot;GART: num cpu pages %u, num gpu pages %u\n&quot;,</span></a>
<a name="298"><span class="lineNum">     298 </span>            :                  adev-&gt;gart.num_cpu_pages, adev-&gt;gart.num_gpu_pages);</a>
<a name="299"><span class="lineNum">     299 </span>            : </a>
<a name="300"><span class="lineNum">     300 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="301"><span class="lineNum">     301 </span>            : }</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
