#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Wed Jun 20 12:10:51 2018
# Process ID: 2552
# Current directory: C:/Users/shzhang/Desktop/frame-compression
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3068 C:\Users\shzhang\Desktop\frame-compression\frame-compression.xpr
# Log file: C:/Users/shzhang/Desktop/frame-compression/vivado.log
# Journal file: C:/Users/shzhang/Desktop/frame-compression\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/shzhang/Desktop/frame-compression/frame-compression.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.1/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 725.250 ; gain = 107.254
update_compile_order -fileset sources_1
reset_run synth_2
launch_runs synth_2 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v" into library work [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Intra_mode.v" into library work [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Intra_mode.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/TBT.v" into library work [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/TBT.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v" into library work [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library work [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:1]
[Wed Jun 20 12:14:36 2018] Launched synth_2...
Run output will be captured here: C:/Users/shzhang/Desktop/frame-compression/frame-compression.runs/synth_2/runme.log
open_run synth_2 -name synth_2
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx485tffg1157-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/Residual_BRAM.dcp' for cell 'b1'
INFO: [Netlist 29-17] Analyzing 1574 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.1
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/constrs_1/new/implementation1.xdc]
Finished Parsing XDC File [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/constrs_1/new/implementation1.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/Residual_BRAM.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/Residual_BRAM.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/Residual_BRAM.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:45 ; elapsed = 00:00:39 . Memory (MB): peak = 1324.445 ; gain = 558.199
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 20 -nworst 3 -input_pins -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 1896.109 ; gain = 509.250
report_power -name {power_1}
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 2029.984 ; gain = 130.520
save_constraints
reset_run synth_2
launch_runs synth_2 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v" into library work [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Intra_mode.v" into library work [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Intra_mode.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/TBT.v" into library work [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/TBT.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v" into library work [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library work [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:1]
[Wed Jun 20 12:25:32 2018] Launched synth_2...
Run output will be captured here: C:/Users/shzhang/Desktop/frame-compression/frame-compression.runs/synth_2/runme.log
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 20 -nworst 3 -input_pins -name timing_2
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 2063.594 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 20 13:00:14 2018...
