{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1550284464461 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1550284464461 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 15 20:34:24 2019 " "Processing started: Fri Feb 15 20:34:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1550284464461 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1550284464461 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ece385sp16_lab4_adders -c lab4_adders_toplevel --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ece385sp16_lab4_adders -c lab4_adders_toplevel --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1550284464461 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1550284464886 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1550284464886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385sp16_lab4_adders/testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece385sp16_lab4_adders/testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "ece385sp16_lab4_adders/testbench.sv" "" { Text "D:/ece385/exp4/ece385sp16_lab4_adders/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550284474476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1550284474476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385sp16_lab4_adders/ripple_adder.sv 3 3 " "Found 3 design units, including 3 entities, in source file ece385sp16_lab4_adders/ripple_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_adder " "Found entity 1: ripple_adder" {  } { { "ece385sp16_lab4_adders/ripple_adder.sv" "" { Text "D:/ece385/exp4/ece385sp16_lab4_adders/ripple_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550284474479 ""} { "Info" "ISGN_ENTITY_NAME" "2 four_bit_ra " "Found entity 2: four_bit_ra" {  } { { "ece385sp16_lab4_adders/ripple_adder.sv" "" { Text "D:/ece385/exp4/ece385sp16_lab4_adders/ripple_adder.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550284474479 ""} { "Info" "ISGN_ENTITY_NAME" "3 full_adder " "Found entity 3: full_adder" {  } { { "ece385sp16_lab4_adders/ripple_adder.sv" "" { Text "D:/ece385/exp4/ece385sp16_lab4_adders/ripple_adder.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550284474479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1550284474479 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "lab4_adders_toplevel.sv(14) " "Verilog HDL syntax warning at lab4_adders_toplevel.sv(14): extra block comment delimiter characters /* within block comment" {  } { { "ece385sp16_lab4_adders/lab4_adders_toplevel.sv" "" { Text "D:/ece385/exp4/ece385sp16_lab4_adders/lab4_adders_toplevel.sv" 14 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Design Software" 0 -1 1550284474501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385sp16_lab4_adders/lab4_adders_toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece385sp16_lab4_adders/lab4_adders_toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_adders_toplevel " "Found entity 1: lab4_adders_toplevel" {  } { { "ece385sp16_lab4_adders/lab4_adders_toplevel.sv" "" { Text "D:/ece385/exp4/ece385sp16_lab4_adders/lab4_adders_toplevel.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550284474502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1550284474502 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ece385sp16_lab4_adders/HexDriver.sv " "Can't analyze file -- file ece385sp16_lab4_adders/HexDriver.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1550284474508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385sp16_lab4_adders/carry_select_adder.sv 4 4 " "Found 4 design units, including 4 entities, in source file ece385sp16_lab4_adders/carry_select_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 carry_select_adder " "Found entity 1: carry_select_adder" {  } { { "ece385sp16_lab4_adders/carry_select_adder.sv" "" { Text "D:/ece385/exp4/ece385sp16_lab4_adders/carry_select_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550284474513 ""} { "Info" "ISGN_ENTITY_NAME" "2 fourbit_select_adder " "Found entity 2: fourbit_select_adder" {  } { { "ece385sp16_lab4_adders/carry_select_adder.sv" "" { Text "D:/ece385/exp4/ece385sp16_lab4_adders/carry_select_adder.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550284474513 ""} { "Info" "ISGN_ENTITY_NAME" "3 select_adder " "Found entity 3: select_adder" {  } { { "ece385sp16_lab4_adders/carry_select_adder.sv" "" { Text "D:/ece385/exp4/ece385sp16_lab4_adders/carry_select_adder.sv" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550284474513 ""} { "Info" "ISGN_ENTITY_NAME" "4 fourbit_mux " "Found entity 4: fourbit_mux" {  } { { "ece385sp16_lab4_adders/carry_select_adder.sv" "" { Text "D:/ece385/exp4/ece385sp16_lab4_adders/carry_select_adder.sv" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550284474513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1550284474513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385sp16_lab4_adders/carry_lookahead_adder.sv 4 4 " "Found 4 design units, including 4 entities, in source file ece385sp16_lab4_adders/carry_lookahead_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 carry_lookahead_adder " "Found entity 1: carry_lookahead_adder" {  } { { "ece385sp16_lab4_adders/carry_lookahead_adder.sv" "" { Text "D:/ece385/exp4/ece385sp16_lab4_adders/carry_lookahead_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550284474518 ""} { "Info" "ISGN_ENTITY_NAME" "2 four_bit_CLA " "Found entity 2: four_bit_CLA" {  } { { "ece385sp16_lab4_adders/carry_lookahead_adder.sv" "" { Text "D:/ece385/exp4/ece385sp16_lab4_adders/carry_lookahead_adder.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550284474518 ""} { "Info" "ISGN_ENTITY_NAME" "3 nocout_adder " "Found entity 3: nocout_adder" {  } { { "ece385sp16_lab4_adders/carry_lookahead_adder.sv" "" { Text "D:/ece385/exp4/ece385sp16_lab4_adders/carry_lookahead_adder.sv" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550284474518 ""} { "Info" "ISGN_ENTITY_NAME" "4 cout_calc " "Found entity 4: cout_calc" {  } { { "ece385sp16_lab4_adders/carry_lookahead_adder.sv" "" { Text "D:/ece385/exp4/ece385sp16_lab4_adders/carry_lookahead_adder.sv" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550284474518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1550284474518 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cin carry_select_adder.sv(30) " "Verilog HDL Implicit Net warning at carry_select_adder.sv(30): created implicit net for \"cin\"" {  } { { "ece385sp16_lab4_adders/carry_select_adder.sv" "" { Text "D:/ece385/exp4/ece385sp16_lab4_adders/carry_select_adder.sv" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1550284474519 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cin carry_lookahead_adder.sv(25) " "Verilog HDL Implicit Net warning at carry_lookahead_adder.sv(25): created implicit net for \"cin\"" {  } { { "ece385sp16_lab4_adders/carry_lookahead_adder.sv" "" { Text "D:/ece385/exp4/ece385sp16_lab4_adders/carry_lookahead_adder.sv" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1550284474519 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab4_adders_toplevel " "Elaborating entity \"lab4_adders_toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1550284474585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_lookahead_adder carry_lookahead_adder:carry_lookahead_adder_inst " "Elaborating entity \"carry_lookahead_adder\" for hierarchy \"carry_lookahead_adder:carry_lookahead_adder_inst\"" {  } { { "ece385sp16_lab4_adders/lab4_adders_toplevel.sv" "carry_lookahead_adder_inst" { Text "D:/ece385/exp4/ece385sp16_lab4_adders/lab4_adders_toplevel.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1550284474623 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "P0 carry_lookahead_adder.sv(15) " "Verilog HDL or VHDL warning at carry_lookahead_adder.sv(15): object \"P0\" assigned a value but never read" {  } { { "ece385sp16_lab4_adders/carry_lookahead_adder.sv" "" { Text "D:/ece385/exp4/ece385sp16_lab4_adders/carry_lookahead_adder.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1550284474638 "|lab4_adders_toplevel|carry_lookahead_adder:carry_lookahead_adder_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "P1 carry_lookahead_adder.sv(15) " "Verilog HDL or VHDL warning at carry_lookahead_adder.sv(15): object \"P1\" assigned a value but never read" {  } { { "ece385sp16_lab4_adders/carry_lookahead_adder.sv" "" { Text "D:/ece385/exp4/ece385sp16_lab4_adders/carry_lookahead_adder.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1550284474638 "|lab4_adders_toplevel|carry_lookahead_adder:carry_lookahead_adder_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "P2 carry_lookahead_adder.sv(15) " "Verilog HDL or VHDL warning at carry_lookahead_adder.sv(15): object \"P2\" assigned a value but never read" {  } { { "ece385sp16_lab4_adders/carry_lookahead_adder.sv" "" { Text "D:/ece385/exp4/ece385sp16_lab4_adders/carry_lookahead_adder.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1550284474638 "|lab4_adders_toplevel|carry_lookahead_adder:carry_lookahead_adder_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "P3 carry_lookahead_adder.sv(15) " "Verilog HDL or VHDL warning at carry_lookahead_adder.sv(15): object \"P3\" assigned a value but never read" {  } { { "ece385sp16_lab4_adders/carry_lookahead_adder.sv" "" { Text "D:/ece385/exp4/ece385sp16_lab4_adders/carry_lookahead_adder.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1550284474638 "|lab4_adders_toplevel|carry_lookahead_adder:carry_lookahead_adder_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "G0 carry_lookahead_adder.sv(15) " "Verilog HDL or VHDL warning at carry_lookahead_adder.sv(15): object \"G0\" assigned a value but never read" {  } { { "ece385sp16_lab4_adders/carry_lookahead_adder.sv" "" { Text "D:/ece385/exp4/ece385sp16_lab4_adders/carry_lookahead_adder.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1550284474638 "|lab4_adders_toplevel|carry_lookahead_adder:carry_lookahead_adder_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "G1 carry_lookahead_adder.sv(15) " "Verilog HDL or VHDL warning at carry_lookahead_adder.sv(15): object \"G1\" assigned a value but never read" {  } { { "ece385sp16_lab4_adders/carry_lookahead_adder.sv" "" { Text "D:/ece385/exp4/ece385sp16_lab4_adders/carry_lookahead_adder.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1550284474639 "|lab4_adders_toplevel|carry_lookahead_adder:carry_lookahead_adder_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "G2 carry_lookahead_adder.sv(15) " "Verilog HDL or VHDL warning at carry_lookahead_adder.sv(15): object \"G2\" assigned a value but never read" {  } { { "ece385sp16_lab4_adders/carry_lookahead_adder.sv" "" { Text "D:/ece385/exp4/ece385sp16_lab4_adders/carry_lookahead_adder.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1550284474639 "|lab4_adders_toplevel|carry_lookahead_adder:carry_lookahead_adder_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "G3 carry_lookahead_adder.sv(15) " "Verilog HDL or VHDL warning at carry_lookahead_adder.sv(15): object \"G3\" assigned a value but never read" {  } { { "ece385sp16_lab4_adders/carry_lookahead_adder.sv" "" { Text "D:/ece385/exp4/ece385sp16_lab4_adders/carry_lookahead_adder.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1550284474639 "|lab4_adders_toplevel|carry_lookahead_adder:carry_lookahead_adder_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cout_calc carry_lookahead_adder:carry_lookahead_adder_inst\|cout_calc:co0 " "Elaborating entity \"cout_calc\" for hierarchy \"carry_lookahead_adder:carry_lookahead_adder_inst\|cout_calc:co0\"" {  } { { "ece385sp16_lab4_adders/carry_lookahead_adder.sv" "co0" { Text "D:/ece385/exp4/ece385sp16_lab4_adders/carry_lookahead_adder.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1550284474640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_CLA carry_lookahead_adder:carry_lookahead_adder_inst\|four_bit_CLA:CLA0 " "Elaborating entity \"four_bit_CLA\" for hierarchy \"carry_lookahead_adder:carry_lookahead_adder_inst\|four_bit_CLA:CLA0\"" {  } { { "ece385sp16_lab4_adders/carry_lookahead_adder.sv" "CLA0" { Text "D:/ece385/exp4/ece385sp16_lab4_adders/carry_lookahead_adder.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1550284474652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nocout_adder carry_lookahead_adder:carry_lookahead_adder_inst\|four_bit_CLA:CLA0\|nocout_adder:fa0 " "Elaborating entity \"nocout_adder\" for hierarchy \"carry_lookahead_adder:carry_lookahead_adder_inst\|four_bit_CLA:CLA0\|nocout_adder:fa0\"" {  } { { "ece385sp16_lab4_adders/carry_lookahead_adder.sv" "fa0" { Text "D:/ece385/exp4/ece385sp16_lab4_adders/carry_lookahead_adder.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1550284474663 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Ahex0_inst HexDriver " "Node instance \"Ahex0_inst\" instantiates undefined entity \"HexDriver\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "ece385sp16_lab4_adders/lab4_adders_toplevel.sv" "Ahex0_inst" { Text "D:/ece385/exp4/ece385sp16_lab4_adders/lab4_adders_toplevel.sv" 137 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1550284474838 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Ahex1_inst HexDriver " "Node instance \"Ahex1_inst\" instantiates undefined entity \"HexDriver\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "ece385sp16_lab4_adders/lab4_adders_toplevel.sv" "Ahex1_inst" { Text "D:/ece385/exp4/ece385sp16_lab4_adders/lab4_adders_toplevel.sv" 143 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1550284474838 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Ahex2_inst HexDriver " "Node instance \"Ahex2_inst\" instantiates undefined entity \"HexDriver\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "ece385sp16_lab4_adders/lab4_adders_toplevel.sv" "Ahex2_inst" { Text "D:/ece385/exp4/ece385sp16_lab4_adders/lab4_adders_toplevel.sv" 149 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1550284474838 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Ahex3_inst HexDriver " "Node instance \"Ahex3_inst\" instantiates undefined entity \"HexDriver\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "ece385sp16_lab4_adders/lab4_adders_toplevel.sv" "Ahex3_inst" { Text "D:/ece385/exp4/ece385sp16_lab4_adders/lab4_adders_toplevel.sv" 155 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1550284474838 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Bhex0_inst HexDriver " "Node instance \"Bhex0_inst\" instantiates undefined entity \"HexDriver\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "ece385sp16_lab4_adders/lab4_adders_toplevel.sv" "Bhex0_inst" { Text "D:/ece385/exp4/ece385sp16_lab4_adders/lab4_adders_toplevel.sv" 161 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1550284474838 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Bhex1_inst HexDriver " "Node instance \"Bhex1_inst\" instantiates undefined entity \"HexDriver\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "ece385sp16_lab4_adders/lab4_adders_toplevel.sv" "Bhex1_inst" { Text "D:/ece385/exp4/ece385sp16_lab4_adders/lab4_adders_toplevel.sv" 167 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1550284474838 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Bhex2_inst HexDriver " "Node instance \"Bhex2_inst\" instantiates undefined entity \"HexDriver\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "ece385sp16_lab4_adders/lab4_adders_toplevel.sv" "Bhex2_inst" { Text "D:/ece385/exp4/ece385sp16_lab4_adders/lab4_adders_toplevel.sv" 173 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1550284474838 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Bhex3_inst HexDriver " "Node instance \"Bhex3_inst\" instantiates undefined entity \"HexDriver\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "ece385sp16_lab4_adders/lab4_adders_toplevel.sv" "Bhex3_inst" { Text "D:/ece385/exp4/ece385sp16_lab4_adders/lab4_adders_toplevel.sv" 179 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1550284474838 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 8 s 13 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 8 errors, 13 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4726 " "Peak virtual memory: 4726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1550284474915 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Feb 15 20:34:34 2019 " "Processing ended: Fri Feb 15 20:34:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1550284474915 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1550284474915 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1550284474915 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1550284474915 ""}
