============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           May 03 2025  12:46:24 pm
  Module:                 riscv_stub
  Operating conditions:   typical_1.00 (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-45377 ps) Setup Check with Pin EX_MEM_alu_result_reg[21]/clk->d
          Group: clk
     Startpoint: (R) EX_MEM_rd_reg[2]/clk
          Clock: (R) clk
       Endpoint: (F) EX_MEM_alu_result_reg[21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      19                  
       Uncertainty:-   50000                  
     Required Time:=  -45019                  
      Launch Clock:-       0                  
         Data Path:-     358                  
             Slack:=  -45377                  

#---------------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------
  EX_MEM_rd_reg[2]/clk               -       -       R     (arrival)           1401    -     0     0       0    (-,-) 
  EX_MEM_rd_reg[2]/o                 -       clk->o  R     b15fqn003hn1n16x5      3  5.4     8    34      34    (-,-) 
  g118533/o1                         -       a->o1   F     b15inv020an1n15x5      5  5.4     5     7      41    (-,-) 
  g118483/o1                         -       a->o1   R     b15nandp2an1n05x5      1  2.3     7     8      49    (-,-) 
  g117412/o1                         -       a->o1   F     b15oai112an1n12x5      1  3.6    12    12      61    (-,-) 
  g117311/out0                       -       c->out0 R     b15nano22an1n12x5      1  6.9    12    15      76    (-,-) 
  g117229/out0                       -       c->out0 F     b15nona22an1n32x5      8 13.6    10    13      89    (-,-) 
  g117066/o                          -       a->o    F     b15and003an1n16x5      9 14.7    10    21     110    (-,-) 
  g117026/o1                         -       a->o1   R     b15nandp2an1n05x5      2  2.9    10    11     121    (-,-) 
  g116867/o1                         -       a->o1   F     b15inv000an1n06x5      7  6.3    10    12     133    (-,-) 
  g116865/o                          -       a->o    F     b15bfn000an1n32x5     13 10.1     6    18     152    (-,-) 
  g115408__7098/o1                   -       c->o1   R     b15aoi022an1n02x3      1  0.9    16    17     168    (-,-) 
  g114859__2398/o1                   -       c->o1   F     b15nandp3an1n03x5      1  2.0    15    19     187    (-,-) 
  g114784__1705/out0                 -       d->out0 R     b15nano23an1n06x5      2  2.9    13    19     206    (-,-) 
  g114688__5107/out0                 -       b->out0 F     b15oabi12an1n08x5      1  2.7    14    12     218    (-,-) 
  sub_290_44_Y_add_289_44_g3522/out0 -       b->out0 R     b15xnrc02an1n08x5      2  3.1    18    18     236    (-,-) 
  g119177/out0                       -       b->out0 F     b15nanb02an1n08x5      3  3.4    10    13     249    (-,-) 
  sub_290_44_Y_add_289_44_g3346/o1   -       b->o1   R     b15nand02an1n08x5      2  3.2     9    12     261    (-,-) 
  sub_290_44_Y_add_289_44_g3260/o1   -       c->o1   F     b15oai012an1n04x5      1  1.6    10    12     273    (-,-) 
  sub_290_44_Y_add_289_44_g3230/out0 -       a->out0 F     b15oabi12an1n12x5      1  5.1    10    18     292    (-,-) 
  sub_290_44_Y_add_289_44_g3204/out0 -       a->out0 R     b15oab012an1n16x5     16 15.4    15    16     307    (-,-) 
  sub_290_44_Y_add_289_44_g3174/o1   -       b->o1   F     b15oai012an1n03x5      1  1.6    12    14     322    (-,-) 
  sub_290_44_Y_add_289_44_g3165/out0 -       b->out0 F     b15xnrc02an1n04x5      1  0.8     8    19     341    (-,-) 
  g120238/out0                       -       b->out0 F     b15aob012an1n04x5      1  0.9     6    17     358    (-,-) 
  EX_MEM_alu_result_reg[21]/d        <<<     -       F     b15fqn003hn1n06x5      1    -     -     0     358    (-,-) 
#---------------------------------------------------------------------------------------------------------------------

