<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>GE-115 Emulator: ge Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">GE-115 Emulator
   </div>
   <div id="projectbrief">An Emulator of the General Electrics GE-115 computer</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">ge Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>The entire state of the emulated system, including registers, memory, peripherals and timings.  
 <a href="structge.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="ge_8h_source.html">ge.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a99fb83031ce9923c84392b4e92f956b5"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <a class="el" href="structge.html#a99fb83031ce9923c84392b4e92f956b5a59d30de895bdc47fb89b9d547f757aab">MC_NONE</a>
, <a class="el" href="structge.html#a99fb83031ce9923c84392b4e92f956b5a457c2c3358a3add1d60bd0fc8542f497">MC_READ</a>
, <a class="el" href="structge.html#a99fb83031ce9923c84392b4e92f956b5aa0457ade05c23fa7e65f23f725c75f68">MC_WRITE</a>
 }</td></tr>
<tr class="separator:a99fb83031ce9923c84392b4e92f956b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:abdea65fa3e63b77a57b773b1e878db71"><td class="memItemLeft" align="right" valign="top">enum <a class="el" href="ge_8h.html#af761a67e9d7ce9e23381088b6f2ae893">clock</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#abdea65fa3e63b77a57b773b1e878db71">current_clock</a></td></tr>
<tr class="separator:abdea65fa3e63b77a57b773b1e878db71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fcbdec563a8d3d944b4c591190ad53a"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#a4fcbdec563a8d3d944b4c591190ad53a">halted</a></td></tr>
<tr class="separator:a4fcbdec563a8d3d944b4c591190ad53a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dc6d94c16b124b5996c05964f636a29"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#a5dc6d94c16b124b5996c05964f636a29">powered</a></td></tr>
<tr class="separator:a5dc6d94c16b124b5996c05964f636a29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fcffd0006596e6903b64ad94d76ee68"><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structpulse__event.html">pulse_event</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#a5fcffd0006596e6903b64ad94d76ee68">on_pulse</a> [END_OF_STATUS]</td></tr>
<tr class="separator:a5fcffd0006596e6903b64ad94d76ee68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3280403cac4e527aa89fceda12634ab0"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#a3280403cac4e527aa89fceda12634ab0">rPO</a></td></tr>
<tr class="memdesc:a3280403cac4e527aa89fceda12634ab0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Program addresser.  <a href="structge.html#a3280403cac4e527aa89fceda12634ab0">More...</a><br /></td></tr>
<tr class="separator:a3280403cac4e527aa89fceda12634ab0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a74d1ad5135d64f4fc3b98e2c2a486f"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#a4a74d1ad5135d64f4fc3b98e2c2a486f">rV1</a></td></tr>
<tr class="memdesc:a4a74d1ad5135d64f4fc3b98e2c2a486f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Addresser for the first operand.  <a href="structge.html#a4a74d1ad5135d64f4fc3b98e2c2a486f">More...</a><br /></td></tr>
<tr class="separator:a4a74d1ad5135d64f4fc3b98e2c2a486f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2e9841f25bbdaae6ebc25708d427be1"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#aa2e9841f25bbdaae6ebc25708d427be1">rV2</a></td></tr>
<tr class="memdesc:aa2e9841f25bbdaae6ebc25708d427be1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Addresser for the second operand.  <a href="structge.html#aa2e9841f25bbdaae6ebc25708d427be1">More...</a><br /></td></tr>
<tr class="separator:aa2e9841f25bbdaae6ebc25708d427be1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6f36a99d8084ff6deccf78854ad1a69"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#ae6f36a99d8084ff6deccf78854ad1a69">rV3</a></td></tr>
<tr class="memdesc:ae6f36a99d8084ff6deccf78854ad1a69"><td class="mdescLeft">&#160;</td><td class="mdescRight">Addresser for external instructions using channel 3.  <a href="structge.html#ae6f36a99d8084ff6deccf78854ad1a69">More...</a><br /></td></tr>
<tr class="separator:ae6f36a99d8084ff6deccf78854ad1a69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96ea05e274b3f44197807b562bc8cd9b"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#a96ea05e274b3f44197807b562bc8cd9b">rV4</a></td></tr>
<tr class="memdesc:a96ea05e274b3f44197807b562bc8cd9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Addresser for external instructions using channel 2.  <a href="structge.html#a96ea05e274b3f44197807b562bc8cd9b">More...</a><br /></td></tr>
<tr class="separator:a96ea05e274b3f44197807b562bc8cd9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69b7ad0d4e107fc07edfcf5c4532ff45"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#a69b7ad0d4e107fc07edfcf5c4532ff45">rRI</a></td></tr>
<tr class="memdesc:a69b7ad0d4e107fc07edfcf5c4532ff45"><td class="mdescLeft">&#160;</td><td class="mdescRight">Photoprint register 8-bit register used to store the photodisc codes.  <a href="structge.html#a69b7ad0d4e107fc07edfcf5c4532ff45">More...</a><br /></td></tr>
<tr class="separator:a69b7ad0d4e107fc07edfcf5c4532ff45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97b8bbe1fe57b7808a8b2c69e694989a"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#a97b8bbe1fe57b7808a8b2c69e694989a">rL1</a></td></tr>
<tr class="memdesc:a97b8bbe1fe57b7808a8b2c69e694989a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Length of the operand.  <a href="structge.html#a97b8bbe1fe57b7808a8b2c69e694989a">More...</a><br /></td></tr>
<tr class="separator:a97b8bbe1fe57b7808a8b2c69e694989a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d7a7583a6cbd363f51aa3284fc7aa49"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#a5d7a7583a6cbd363f51aa3284fc7aa49">rL2</a></td></tr>
<tr class="memdesc:a5d7a7583a6cbd363f51aa3284fc7aa49"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auxiliary register.  <a href="structge.html#a5d7a7583a6cbd363f51aa3284fc7aa49">More...</a><br /></td></tr>
<tr class="separator:a5d7a7583a6cbd363f51aa3284fc7aa49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8fdf336a37975398ca405e101a5dd1b"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#ac8fdf336a37975398ca405e101a5dd1b">rL3</a></td></tr>
<tr class="memdesc:ac8fdf336a37975398ca405e101a5dd1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Length of operands involving channel 3.  <a href="structge.html#ac8fdf336a37975398ca405e101a5dd1b">More...</a><br /></td></tr>
<tr class="separator:ac8fdf336a37975398ca405e101a5dd1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af316a696576ed4f7c7670628cf878f55"><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structge__knot__no.html">ge_knot_no</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#af316a696576ed4f7c7670628cf878f55">kNO</a></td></tr>
<tr class="separator:af316a696576ed4f7c7670628cf878f55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a761725ab9cf0933c55dc93b123308dac"><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structge__knot__ni.html">ge_knot_ni</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#a761725ab9cf0933c55dc93b123308dac">kNI</a></td></tr>
<tr class="memdesc:a761725ab9cf0933c55dc93b123308dac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Knot driven by counting network, or by the UA to store the result of the operation.  <a href="structge.html#a761725ab9cf0933c55dc93b123308dac">More...</a><br /></td></tr>
<tr class="separator:a761725ab9cf0933c55dc93b123308dac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a503e80195756798522c33bde23ce3dcf"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#a503e80195756798522c33bde23ce3dcf">rRO</a></td></tr>
<tr class="memdesc:a503e80195756798522c33bde23ce3dcf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multipurpose 8+1 bit register.  <a href="structge.html#a503e80195756798522c33bde23ce3dcf">More...</a><br /></td></tr>
<tr class="separator:a503e80195756798522c33bde23ce3dcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab536d084265d8e38ea0e5df3ac0ee770"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#ab536d084265d8e38ea0e5df3ac0ee770">rVO</a></td></tr>
<tr class="memdesc:ab536d084265d8e38ea0e5df3ac0ee770"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default memory addresser.  <a href="structge.html#ab536d084265d8e38ea0e5df3ac0ee770">More...</a><br /></td></tr>
<tr class="separator:ab536d084265d8e38ea0e5df3ac0ee770"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a4a18b351c9fa2998e889eb45d69efa"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#a6a4a18b351c9fa2998e889eb45d69efa">rBO</a></td></tr>
<tr class="memdesc:a6a4a18b351c9fa2998e889eb45d69efa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default operator.  <a href="structge.html#a6a4a18b351c9fa2998e889eb45d69efa">More...</a><br /></td></tr>
<tr class="separator:a6a4a18b351c9fa2998e889eb45d69efa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af33f9b7ea280915dec0caff02a6be3da"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#af33f9b7ea280915dec0caff02a6be3da">rFO</a></td></tr>
<tr class="memdesc:af33f9b7ea280915dec0caff02a6be3da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Current function code.  <a href="structge.html#af33f9b7ea280915dec0caff02a6be3da">More...</a><br /></td></tr>
<tr class="separator:af33f9b7ea280915dec0caff02a6be3da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c1d82816d05e49c65310064ef080bd7"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#a4c1d82816d05e49c65310064ef080bd7">rSO</a></td></tr>
<tr class="memdesc:a4c1d82816d05e49c65310064ef080bd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main sequencer.  <a href="structge.html#a4c1d82816d05e49c65310064ef080bd7">More...</a><br /></td></tr>
<tr class="separator:a4c1d82816d05e49c65310064ef080bd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab21499f3a38e7cb016a68146c5042ec5"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#ab21499f3a38e7cb016a68146c5042ec5">rSI</a></td></tr>
<tr class="memdesc:ab21499f3a38e7cb016a68146c5042ec5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral unit sequencer.  <a href="structge.html#ab21499f3a38e7cb016a68146c5042ec5">More...</a><br /></td></tr>
<tr class="separator:ab21499f3a38e7cb016a68146c5042ec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9dcfa25755af8e6d6f427a24cb150091"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#a9dcfa25755af8e6d6f427a24cb150091">rSA</a></td></tr>
<tr class="memdesc:a9dcfa25755af8e6d6f427a24cb150091"><td class="mdescLeft">&#160;</td><td class="mdescRight">Future state configuration.  <a href="structge.html#a9dcfa25755af8e6d6f427a24cb150091">More...</a><br /></td></tr>
<tr class="separator:a9dcfa25755af8e6d6f427a24cb150091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cbf9c0441e2ee7484554b3d4313c061"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#a1cbf9c0441e2ee7484554b3d4313c061">rRE</a></td></tr>
<tr class="separator:a1cbf9c0441e2ee7484554b3d4313c061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a135c52e07bf59566a8ac8171e87ccf8a"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#a135c52e07bf59566a8ac8171e87ccf8a">rRA</a></td></tr>
<tr class="separator:a135c52e07bf59566a8ac8171e87ccf8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62000a8f80d31a7344d024f7e0b7aa81"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#a62000a8f80d31a7344d024f7e0b7aa81">ffFI</a></td></tr>
<tr class="memdesc:a62000a8f80d31a7344d024f7e0b7aa81"><td class="mdescLeft">&#160;</td><td class="mdescRight">Special conditions register 1.  <a href="structge.html#a62000a8f80d31a7344d024f7e0b7aa81">More...</a><br /></td></tr>
<tr class="separator:a62000a8f80d31a7344d024f7e0b7aa81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f15a95b261028d56cfba2d30e33aaa0"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#a2f15a95b261028d56cfba2d30e33aaa0">ffFA</a></td></tr>
<tr class="memdesc:a2f15a95b261028d56cfba2d30e33aaa0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Special conditions register 2.  <a href="structge.html#a2f15a95b261028d56cfba2d30e33aaa0">More...</a><br /></td></tr>
<tr class="separator:a2f15a95b261028d56cfba2d30e33aaa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb5d32b1d5fde87ba1c8d61f47f41d25"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#adb5d32b1d5fde87ba1c8d61f47f41d25">RETO</a>:1</td></tr>
<tr class="separator:adb5d32b1d5fde87ba1c8d61f47f41d25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02812ddee239453695df7c23baea8a28"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#a02812ddee239453695df7c23baea8a28">RET2</a>:1</td></tr>
<tr class="separator:a02812ddee239453695df7c23baea8a28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1eee19d022dce2255198ee5752860a77"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#a1eee19d022dce2255198ee5752860a77">AINI</a>:1</td></tr>
<tr class="memdesc:a1eee19d022dce2255198ee5752860a77"><td class="mdescLeft">&#160;</td><td class="mdescRight">Program Loading.  <a href="structge.html#a1eee19d022dce2255198ee5752860a77">More...</a><br /></td></tr>
<tr class="separator:a1eee19d022dce2255198ee5752860a77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ad4a7f9a5732d16318b15a34cf16a8c"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#a0ad4a7f9a5732d16318b15a34cf16a8c">ALOI</a>:1</td></tr>
<tr class="memdesc:a0ad4a7f9a5732d16318b15a34cf16a8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Load connector selection.  <a href="structge.html#a0ad4a7f9a5732d16318b15a34cf16a8c">More...</a><br /></td></tr>
<tr class="separator:a0ad4a7f9a5732d16318b15a34cf16a8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cf67d90fac78b0a1e26b54138a48bbf"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#a2cf67d90fac78b0a1e26b54138a48bbf">ALTO</a>:1</td></tr>
<tr class="memdesc:a2cf67d90fac78b0a1e26b54138a48bbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stops internal cycles.  <a href="structge.html#a2cf67d90fac78b0a1e26b54138a48bbf">More...</a><br /></td></tr>
<tr class="separator:a2cf67d90fac78b0a1e26b54138a48bbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37d672231328dbf6c01477e873192278"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#a37d672231328dbf6c01477e873192278">PODI</a>:1</td></tr>
<tr class="memdesc:a37d672231328dbf6c01477e873192278"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slow delay line.  <a href="structge.html#a37d672231328dbf6c01477e873192278">More...</a><br /></td></tr>
<tr class="separator:a37d672231328dbf6c01477e873192278"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd11bf5d37796b8c3a93b81ce00de25e"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#abd11bf5d37796b8c3a93b81ce00de25e">ACIC</a>:1</td></tr>
<tr class="memdesc:abd11bf5d37796b8c3a93b81ce00de25e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Recycle delay line.  <a href="structge.html#abd11bf5d37796b8c3a93b81ce00de25e">More...</a><br /></td></tr>
<tr class="separator:abd11bf5d37796b8c3a93b81ce00de25e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01d1863451c45704dbd98aea8c1bb1ab"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#a01d1863451c45704dbd98aea8c1bb1ab">ALAM</a>:1</td></tr>
<tr class="memdesc:a01d1863451c45704dbd98aea8c1bb1ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Operator Call.  <a href="structge.html#a01d1863451c45704dbd98aea8c1bb1ab">More...</a><br /></td></tr>
<tr class="separator:a01d1863451c45704dbd98aea8c1bb1ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81253d5250cefe9592818c7081a0ff09"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#a81253d5250cefe9592818c7081a0ff09">AVER</a>:1</td></tr>
<tr class="memdesc:a81253d5250cefe9592818c7081a0ff09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Jump Condition Verified.  <a href="structge.html#a81253d5250cefe9592818c7081a0ff09">More...</a><br /></td></tr>
<tr class="separator:a81253d5250cefe9592818c7081a0ff09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8174d589a5636441f2dc515b6353e0a"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#aa8174d589a5636441f2dc515b6353e0a">ADIR</a>:1</td></tr>
<tr class="memdesc:aa8174d589a5636441f2dc515b6353e0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Step By Step.  <a href="structge.html#aa8174d589a5636441f2dc515b6353e0a">More...</a><br /></td></tr>
<tr class="separator:aa8174d589a5636441f2dc515b6353e0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a047b1e61a932b091e73939bc90214984"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#a047b1e61a932b091e73939bc90214984">RINT</a>:1</td></tr>
<tr class="separator:a047b1e61a932b091e73939bc90214984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affbea2feeac5616d55b118bbad09cae4"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#affbea2feeac5616d55b118bbad09cae4">JS1</a>:1</td></tr>
<tr class="memdesc:affbea2feeac5616d55b118bbad09cae4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Console jump condition 1.  <a href="structge.html#affbea2feeac5616d55b118bbad09cae4">More...</a><br /></td></tr>
<tr class="separator:affbea2feeac5616d55b118bbad09cae4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2155e5e6bdc0c75f2bd9a7cfe74908e2"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#a2155e5e6bdc0c75f2bd9a7cfe74908e2">JS2</a>:1</td></tr>
<tr class="memdesc:a2155e5e6bdc0c75f2bd9a7cfe74908e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Console jump condition 2.  <a href="structge.html#a2155e5e6bdc0c75f2bd9a7cfe74908e2">More...</a><br /></td></tr>
<tr class="separator:a2155e5e6bdc0c75f2bd9a7cfe74908e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba2dc3b42dd8531a17e17de13f30bdcd"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#aba2dc3b42dd8531a17e17de13f30bdcd">JE</a>:1</td></tr>
<tr class="memdesc:aba2dc3b42dd8531a17e17de13f30bdcd"><td class="mdescLeft">&#160;</td><td class="mdescRight">JE/AVER jump instruction exectuted.  <a href="structge.html#aba2dc3b42dd8531a17e17de13f30bdcd">More...</a><br /></td></tr>
<tr class="separator:aba2dc3b42dd8531a17e17de13f30bdcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04ff61905bc74ec0de1e125ce99e3655"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#a04ff61905bc74ec0de1e125ce99e3655">INTE</a>:1</td></tr>
<tr class="memdesc:a04ff61905bc74ec0de1e125ce99e3655"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interruption present.  <a href="structge.html#a04ff61905bc74ec0de1e125ce99e3655">More...</a><br /></td></tr>
<tr class="separator:a04ff61905bc74ec0de1e125ce99e3655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6abdb5937fc2e3542ecd3d1b2f4a6585"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#a6abdb5937fc2e3542ecd3d1b2f4a6585">PB06</a>:1</td></tr>
<tr class="memdesc:a6abdb5937fc2e3542ecd3d1b2f4a6585"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unconditionally stores L106.  <a href="structge.html#a6abdb5937fc2e3542ecd3d1b2f4a6585">More...</a><br /></td></tr>
<tr class="separator:a6abdb5937fc2e3542ecd3d1b2f4a6585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada81636c75f8e885219ee3f2f5df846f"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#ada81636c75f8e885219ee3f2f5df846f">PB07</a>:1</td></tr>
<tr class="memdesc:ada81636c75f8e885219ee3f2f5df846f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unconditionally stores L106.  <a href="structge.html#ada81636c75f8e885219ee3f2f5df846f">More...</a><br /></td></tr>
<tr class="separator:ada81636c75f8e885219ee3f2f5df846f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7f5f61c57720a8122482047e44dbbb5"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#ac7f5f61c57720a8122482047e44dbbb5">PB26</a>:1</td></tr>
<tr class="memdesc:ac7f5f61c57720a8122482047e44dbbb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stores L106 if channel 2 is selected.  <a href="structge.html#ac7f5f61c57720a8122482047e44dbbb5">More...</a><br /></td></tr>
<tr class="separator:ac7f5f61c57720a8122482047e44dbbb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af03c7ff59a2c63ffe33aa6bc0e841938"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#af03c7ff59a2c63ffe33aa6bc0e841938">PB36</a>:1</td></tr>
<tr class="separator:af03c7ff59a2c63ffe33aa6bc0e841938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13def325f8cf96c4ae8ac66ed2a5598c"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#a13def325f8cf96c4ae8ac66ed2a5598c">PB37</a>:1</td></tr>
<tr class="separator:a13def325f8cf96c4ae8ac66ed2a5598c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3454bbe3d802eca6078ce23294cc1c93"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#a3454bbe3d802eca6078ce23294cc1c93">PIC1</a>:1</td></tr>
<tr class="memdesc:a3454bbe3d802eca6078ce23294cc1c93"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selection Channel 1.  <a href="structge.html#a3454bbe3d802eca6078ce23294cc1c93">More...</a><br /></td></tr>
<tr class="separator:a3454bbe3d802eca6078ce23294cc1c93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96fb761e02375918e43466b75058bc63"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#a96fb761e02375918e43466b75058bc63">RASI</a>:1</td></tr>
<tr class="memdesc:a96fb761e02375918e43466b75058bc63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 in transfer.  <a href="structge.html#a96fb761e02375918e43466b75058bc63">More...</a><br /></td></tr>
<tr class="separator:a96fb761e02375918e43466b75058bc63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6039a03fcb1ed2c273513c258f0b46b0"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#a6039a03fcb1ed2c273513c258f0b46b0">PUC2</a>:1</td></tr>
<tr class="memdesc:a6039a03fcb1ed2c273513c258f0b46b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 2 in transfer.  <a href="structge.html#a6039a03fcb1ed2c273513c258f0b46b0">More...</a><br /></td></tr>
<tr class="separator:a6039a03fcb1ed2c273513c258f0b46b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a6a606dbbe0d89e9929da6d12fef0b1"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#a5a6a606dbbe0d89e9929da6d12fef0b1">PUC3</a>:1</td></tr>
<tr class="memdesc:a5a6a606dbbe0d89e9929da6d12fef0b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 3 in transfer.  <a href="structge.html#a5a6a606dbbe0d89e9929da6d12fef0b1">More...</a><br /></td></tr>
<tr class="separator:a5a6a606dbbe0d89e9929da6d12fef0b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47564e10d7bee0565fad2d00c4c16f79"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#a47564e10d7bee0565fad2d00c4c16f79">PEC1</a>:1</td></tr>
<tr class="separator:a47564e10d7bee0565fad2d00c4c16f79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c70c41f0f1a793e45d8e8c4cfc1030c"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#a9c70c41f0f1a793e45d8e8c4cfc1030c">RUF1</a>:1</td></tr>
<tr class="separator:a9c70c41f0f1a793e45d8e8c4cfc1030c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0324630f2c7a9c7b22a4e5de1e1a266"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#ae0324630f2c7a9c7b22a4e5de1e1a266">URPE</a>:1</td></tr>
<tr class="separator:ae0324630f2c7a9c7b22a4e5de1e1a266"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab79c9e6f4358eb7f366dc028840c599d"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#ab79c9e6f4358eb7f366dc028840c599d">URPU</a>:1</td></tr>
<tr class="separator:ab79c9e6f4358eb7f366dc028840c599d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62cefe725e033b1e6bb2f3a7d01c0e2e"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#a62cefe725e033b1e6bb2f3a7d01c0e2e">RC00</a>:1</td></tr>
<tr class="memdesc:a62cefe725e033b1e6bb2f3a7d01c0e2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Asynchronous CPU Cycle Request.  <a href="structge.html#a62cefe725e033b1e6bb2f3a7d01c0e2e">More...</a><br /></td></tr>
<tr class="separator:a62cefe725e033b1e6bb2f3a7d01c0e2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ca2f1c171529d821d3105b62a7282ad"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#a6ca2f1c171529d821d3105b62a7282ad">RC01</a>:1</td></tr>
<tr class="memdesc:a6ca2f1c171529d821d3105b62a7282ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Asynchronous Channel 1 Cycle Request.  <a href="structge.html#a6ca2f1c171529d821d3105b62a7282ad">More...</a><br /></td></tr>
<tr class="separator:a6ca2f1c171529d821d3105b62a7282ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5d88ee7e399386406aad1b56bdf2f95"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#aa5d88ee7e399386406aad1b56bdf2f95">RC02</a>:1</td></tr>
<tr class="memdesc:aa5d88ee7e399386406aad1b56bdf2f95"><td class="mdescLeft">&#160;</td><td class="mdescRight">Asynchronous Channel 2 Cycle Request.  <a href="structge.html#aa5d88ee7e399386406aad1b56bdf2f95">More...</a><br /></td></tr>
<tr class="separator:aa5d88ee7e399386406aad1b56bdf2f95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab80b45eaef2b9dfd03b4365934bdc033"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#ab80b45eaef2b9dfd03b4365934bdc033">RC03</a>:1</td></tr>
<tr class="memdesc:ab80b45eaef2b9dfd03b4365934bdc033"><td class="mdescLeft">&#160;</td><td class="mdescRight">Asynchronous Channel 3 Cycle Request.  <a href="structge.html#ab80b45eaef2b9dfd03b4365934bdc033">More...</a><br /></td></tr>
<tr class="separator:ab80b45eaef2b9dfd03b4365934bdc033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bea5e4521cc2a1c9e2666cd3a833472"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#a3bea5e4521cc2a1c9e2666cd3a833472">RIA0</a>:1</td></tr>
<tr class="memdesc:a3bea5e4521cc2a1c9e2666cd3a833472"><td class="mdescLeft">&#160;</td><td class="mdescRight">Synchronous CPU Cycle Request.  <a href="structge.html#a3bea5e4521cc2a1c9e2666cd3a833472">More...</a><br /></td></tr>
<tr class="separator:a3bea5e4521cc2a1c9e2666cd3a833472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacbb2c74418b233626c8665f63273aac"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#aacbb2c74418b233626c8665f63273aac">RESI</a>:1</td></tr>
<tr class="memdesc:aacbb2c74418b233626c8665f63273aac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Synchronous Channel 1 Cycle Request.  <a href="structge.html#aacbb2c74418b233626c8665f63273aac">More...</a><br /></td></tr>
<tr class="separator:aacbb2c74418b233626c8665f63273aac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43afcebf64d67ec8a1aeea92e0597052"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#a43afcebf64d67ec8a1aeea92e0597052">RIA2</a>:1</td></tr>
<tr class="memdesc:a43afcebf64d67ec8a1aeea92e0597052"><td class="mdescLeft">&#160;</td><td class="mdescRight">Synchronous Channel 2 Cycle Request.  <a href="structge.html#a43afcebf64d67ec8a1aeea92e0597052">More...</a><br /></td></tr>
<tr class="separator:a43afcebf64d67ec8a1aeea92e0597052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a40000def78357d2d5fd64aac613cf1"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#a5a40000def78357d2d5fd64aac613cf1">RIA3</a>:1</td></tr>
<tr class="memdesc:a5a40000def78357d2d5fd64aac613cf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Synchronous Channel 3 Cycle Request.  <a href="structge.html#a5a40000def78357d2d5fd64aac613cf1">More...</a><br /></td></tr>
<tr class="separator:a5a40000def78357d2d5fd64aac613cf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a706fc9afb9e097632521605bd0584a9a"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#a706fc9afb9e097632521605bd0584a9a">RECE</a>:1</td></tr>
<tr class="memdesc:a706fc9afb9e097632521605bd0584a9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selection Check Byte.  <a href="structge.html#a706fc9afb9e097632521605bd0584a9a">More...</a><br /></td></tr>
<tr class="separator:a706fc9afb9e097632521605bd0584a9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1281cb56efdd7c933f33961c2b2c3f8"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#ab1281cb56efdd7c933f33961c2b2c3f8">RIG1</a>:1</td></tr>
<tr class="memdesc:ab1281cb56efdd7c933f33961c2b2c3f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">End from controller 1.  <a href="structge.html#ab1281cb56efdd7c933f33961c2b2c3f8">More...</a><br /></td></tr>
<tr class="separator:ab1281cb56efdd7c933f33961c2b2c3f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbf01dfaed68c9e3fad3ba02ade6e100"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#adbf01dfaed68c9e3fad3ba02ade6e100">RIG3</a>:1</td></tr>
<tr class="separator:adbf01dfaed68c9e3fad3ba02ade6e100"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90a9489c5675d42010c24ea2fbb7db75"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#a90a9489c5675d42010c24ea2fbb7db75">RACI</a>:1</td></tr>
<tr class="memdesc:a90a9489c5675d42010c24ea2fbb7db75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rejected Command.  <a href="structge.html#a90a9489c5675d42010c24ea2fbb7db75">More...</a><br /></td></tr>
<tr class="separator:a90a9489c5675d42010c24ea2fbb7db75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e7dd7a549d81c18d84f9fde55bbb5d9"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#a8e7dd7a549d81c18d84f9fde55bbb5d9">RAVI</a>:1</td></tr>
<tr class="memdesc:a8e7dd7a549d81c18d84f9fde55bbb5d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">VICU Support.  <a href="structge.html#a8e7dd7a549d81c18d84f9fde55bbb5d9">More...</a><br /></td></tr>
<tr class="separator:a8e7dd7a549d81c18d84f9fde55bbb5d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bcb3a5e102d9872f322cc154fae32d6"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#a0bcb3a5e102d9872f322cc154fae32d6">RT121</a>:1</td></tr>
<tr class="separator:a0bcb3a5e102d9872f322cc154fae32d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91bf4e162727796a1b2b5ead6ca68141"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#a91bf4e162727796a1b2b5ead6ca68141">RT131</a>:1</td></tr>
<tr class="separator:a91bf4e162727796a1b2b5ead6ca68141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a362a239c71aaa1891c8c14bdad926f65"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#a362a239c71aaa1891c8c14bdad926f65">future_state</a></td></tr>
<tr class="memdesc:a362a239c71aaa1891c8c14bdad926f65"><td class="mdescLeft">&#160;</td><td class="mdescRight">Future state.  <a href="structge.html#a362a239c71aaa1891c8c14bdad926f65">More...</a><br /></td></tr>
<tr class="separator:a362a239c71aaa1891c8c14bdad926f65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b7c6847a555d94ed7a9cf86e96d0c5f"><td class="memItemLeft" align="right" valign="top">enum <a class="el" href="console_8h.html#aa5e9585650fd80792a4e9474236fecb2">ge_console_rotary</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#a3b7c6847a555d94ed7a9cf86e96d0c5f">register_selector</a></td></tr>
<tr class="memdesc:a3b7c6847a555d94ed7a9cf86e96d0c5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">The current state of the console register rotary switch.  <a href="structge.html#a3b7c6847a555d94ed7a9cf86e96d0c5f">More...</a><br /></td></tr>
<tr class="separator:a3b7c6847a555d94ed7a9cf86e96d0c5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a524f8dcbc0741f586ed627ee000b1306"><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structge__console__switches.html">ge_console_switches</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#a524f8dcbc0741f586ed627ee000b1306">console_switches</a></td></tr>
<tr class="memdesc:a524f8dcbc0741f586ed627ee000b1306"><td class="mdescLeft">&#160;</td><td class="mdescRight">The current state of the console switches.  <a href="structge.html#a524f8dcbc0741f586ed627ee000b1306">More...</a><br /></td></tr>
<tr class="separator:a524f8dcbc0741f586ed627ee000b1306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc1f404a7705d2eec8e8d12fa2ca7e9d"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#abc1f404a7705d2eec8e8d12fa2ca7e9d">step_by_step</a>:1</td></tr>
<tr class="memdesc:abc1f404a7705d2eec8e8d12fa2ca7e9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Step by step execution.  <a href="structge.html#abc1f404a7705d2eec8e8d12fa2ca7e9d">More...</a><br /></td></tr>
<tr class="separator:abc1f404a7705d2eec8e8d12fa2ca7e9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac19c4b1cdef4f01c87c96a5660ef6701"><td class="memItemLeft" align="right" valign="top">enum ge:: { ... } &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#ac19c4b1cdef4f01c87c96a5660ef6701">memory_command</a></td></tr>
<tr class="separator:ac19c4b1cdef4f01c87c96a5660ef6701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78c69e787972fdd3686486854b46d460"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#a78c69e787972fdd3686486854b46d460">mem</a> [<a class="el" href="ge_8h.html#a2dcf8c45f945dd0c4301a94700f2112c">MEM_SIZE</a>]</td></tr>
<tr class="memdesc:a78c69e787972fdd3686486854b46d460"><td class="mdescLeft">&#160;</td><td class="mdescRight">The memory of the emulated system.  <a href="structge.html#a78c69e787972fdd3686486854b46d460">More...</a><br /></td></tr>
<tr class="separator:a78c69e787972fdd3686486854b46d460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51723c7b97ff4771a2ece3539a77bba5"><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structge__counting__network.html">ge_counting_network</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#a51723c7b97ff4771a2ece3539a77bba5">counting_network</a></td></tr>
<tr class="separator:a51723c7b97ff4771a2ece3539a77bba5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a201f5aad9bf905ecab9841d4fcde695f"><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structge__integrated__reader.html">ge_integrated_reader</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#a201f5aad9bf905ecab9841d4fcde695f">integrated_reader</a></td></tr>
<tr class="memdesc:a201f5aad9bf905ecab9841d4fcde695f"><td class="mdescLeft">&#160;</td><td class="mdescRight">The I/O interface for the integrated reader (RI)  <a href="structge.html#a201f5aad9bf905ecab9841d4fcde695f">More...</a><br /></td></tr>
<tr class="separator:a201f5aad9bf905ecab9841d4fcde695f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5530b973a8b935dfa11315d30f45dc46"><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structge__connector.html">ge_connector</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#a5530b973a8b935dfa11315d30f45dc46">ST3</a></td></tr>
<tr class="memdesc:a5530b973a8b935dfa11315d30f45dc46"><td class="mdescLeft">&#160;</td><td class="mdescRight">The I/O interface for the ST3 connector.  <a href="structge.html#a5530b973a8b935dfa11315d30f45dc46">More...</a><br /></td></tr>
<tr class="separator:a5530b973a8b935dfa11315d30f45dc46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a249e0d33d0f43cb3c34c37fb50cdb1eb"><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structge__connector.html">ge_connector</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#a249e0d33d0f43cb3c34c37fb50cdb1eb">ST4</a></td></tr>
<tr class="memdesc:a249e0d33d0f43cb3c34c37fb50cdb1eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">The I/O interface for the ST4 connector.  <a href="structge.html#a249e0d33d0f43cb3c34c37fb50cdb1eb">More...</a><br /></td></tr>
<tr class="separator:a249e0d33d0f43cb3c34c37fb50cdb1eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8e99d5e7e9bd26d3e926159445da103"><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structge__peri.html">ge_peri</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#aa8e99d5e7e9bd26d3e926159445da103">peri</a></td></tr>
<tr class="separator:aa8e99d5e7e9bd26d3e926159445da103"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef575d2bb9ea7a94aea8e18babc9a343"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structge.html#aef575d2bb9ea7a94aea8e18babc9a343">TO50_did_CI32_or_CI33</a>:1</td></tr>
<tr class="memdesc:aef575d2bb9ea7a94aea8e18babc9a343"><td class="mdescLeft">&#160;</td><td class="mdescRight">Workaround for pulse TO50.  <a href="structge.html#aef575d2bb9ea7a94aea8e18babc9a343">More...</a><br /></td></tr>
<tr class="separator:aef575d2bb9ea7a94aea8e18babc9a343"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>The entire state of the emulated system, including registers, memory, peripherals and timings. </p>

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00094">94</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>
</div><h2 class="groupheader">Member Enumeration Documentation</h2>
<a id="a99fb83031ce9923c84392b4e92f956b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99fb83031ce9923c84392b4e92f956b5">&#9670;&nbsp;</a></span>anonymous enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a99fb83031ce9923c84392b4e92f956b5a59d30de895bdc47fb89b9d547f757aab"></a>MC_NONE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a99fb83031ce9923c84392b4e92f956b5a457c2c3358a3add1d60bd0fc8542f497"></a>MC_READ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a99fb83031ce9923c84392b4e92f956b5aa0457ade05c23fa7e65f23f725c75f68"></a>MC_WRITE&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00522">522</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a id="abd11bf5d37796b8c3a93b81ce00de25e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd11bf5d37796b8c3a93b81ce00de25e">&#9670;&nbsp;</a></span>ACIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t ACIC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Recycle delay line. </p>
<p>Initially is set by "CLEAR", after that it is reset cyclicly. The reset pulse is TO10, the normal setting pulse is TO90 if a LOLL instruction has not been performed, in this case it is set by TI05, with a delay of about 130ns. (cpu fo. 96).</p>
<p>NOTE: documentation differs at cpu fo. 99 that states:</p>
<p>The ACIC1 FF is reset by the TO10 pulse and it is set by the TO901 with the condition PODIB == 1.</p>
<p>PODI is the FF which stores the LOLL diagnostic instruction performance causing an increase of the cycle of about 130 ns.</p>
<p>In fact, if PODIB == 0 the recycling occurs with the pulse TI05 instead of TO90. </p>

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00298">298</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="aa8174d589a5636441f2dc515b6353e0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8174d589a5636441f2dc515b6353e0a">&#9670;&nbsp;</a></span>ADIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t ADIR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable Step By Step. </p>
<p>Set with CI77 by the INS instruction, reset with CI78 issued by ENS, or with "CLEAR" (cpu fo. 97). </p>

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00327">327</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="a1eee19d022dce2255198ee5752860a77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1eee19d022dce2255198ee5752860a77">&#9670;&nbsp;</a></span>AINI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t AINI</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Program Loading. </p>
<p>Set by pressing the "LOAD" button of the console, and it is reset by pressing "CLEAR", or with the command CI39 (in the alpha phase of the E0 state). </p>

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00254">254</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="a01d1863451c45704dbd98aea8c1bb1ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01d1863451c45704dbd98aea8c1bb1ab">&#9670;&nbsp;</a></span>ALAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t ALAM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Operator Call. </p>
<p>It commands the switching on of the "Operator call" lamp. It is set with CI87 issued by the LON and LOLL instructions. It is reset with CI88 issued by the LOFF instruction, or by pressing the "CLEAR" button (cpu fo. 96). </p>

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00308">308</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="a0ad4a7f9a5732d16318b15a34cf16a8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ad4a7f9a5732d16318b15a34cf16a8c">&#9670;&nbsp;</a></span>ALOI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t ALOI</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Load connector selection. </p>
<p>Set by toggling the bistable switch "LOAD 1"/"LOAD 2" button of the console. </p>

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00261">261</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="a2cf67d90fac78b0a1e26b54138a48bbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cf67d90fac78b0a1e26b54138a48bbf">&#9670;&nbsp;</a></span>ALTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t ALTO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Stops internal cycles. </p>
<p>If set, stops the performance of the internal processing cycles, without stopping the timing generation (cpu fo. 98). </p>

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00269">269</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="a81253d5250cefe9592818c7081a0ff09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81253d5250cefe9592818c7081a0ff09">&#9670;&nbsp;</a></span>AVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t AVER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Jump Condition Verified. </p>
<p>Reset in the E0 status of the alpha phase, together with AINI, with the CI39 command (cpu fo. 96).</p>
<p>Set in the E6 status of the alpha phase of the jump instructions (CI38) if signal DC16 (verified condition) is present (cpu fo. 96). </p>

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00319">319</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="a524f8dcbc0741f586ed627ee000b1306"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a524f8dcbc0741f586ed627ee000b1306">&#9670;&nbsp;</a></span>console_switches</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structge__console__switches.html">ge_console_switches</a> console_switches</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The current state of the console switches. </p>

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00508">508</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="a51723c7b97ff4771a2ece3539a77bba5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51723c7b97ff4771a2ece3539a77bba5">&#9670;&nbsp;</a></span>counting_network</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structge__counting__network.html">ge_counting_network</a> counting_network</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00528">528</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="abdea65fa3e63b77a57b773b1e878db71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdea65fa3e63b77a57b773b1e878db71">&#9670;&nbsp;</a></span>current_clock</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="ge_8h.html#af761a67e9d7ce9e23381088b6f2ae893">clock</a> current_clock</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00050">50</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="a2f15a95b261028d56cfba2d30e33aaa0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f15a95b261028d56cfba2d30e33aaa0">&#9670;&nbsp;</a></span>ffFA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t ffFA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Special conditions register 2. </p>
<p>7 Flip-Flops containing special conditions which occur during the performance of an instruction. Loaded from <a class="el" href="structge.html#a62000a8f80d31a7344d024f7e0b7aa81" title="Special conditions register 1.">ffFI</a> in T010.</p>
<p>Faults (from pp. 139-141) </p>

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00239">239</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="a62000a8f80d31a7344d024f7e0b7aa81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62000a8f80d31a7344d024f7e0b7aa81">&#9670;&nbsp;</a></span>ffFI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t ffFI</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Special conditions register 1. </p>
<p>7 Flip-Flops containing special conditions which occur during the performance of an instruction. Unloaded in <a class="el" href="structge.html#a2f15a95b261028d56cfba2d30e33aaa0" title="Special conditions register 2.">ffFA</a> in T010 </p>

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00229">229</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="a362a239c71aaa1891c8c14bdad926f65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a362a239c71aaa1891c8c14bdad926f65">&#9670;&nbsp;</a></span>future_state</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t future_state</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Future state. </p>
<p>Ad-hoc logic, at the end of the cycle contains the result of the future state network. </p>

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00508">508</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="a4fcbdec563a8d3d944b4c591190ad53a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fcbdec563a8d3d944b4c591190ad53a">&#9670;&nbsp;</a></span>halted</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t halted</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00097">97</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="a04ff61905bc74ec0de1e125ce99e3655"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04ff61905bc74ec0de1e125ce99e3655">&#9670;&nbsp;</a></span>INTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t INTE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interruption present. </p>

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00334">334</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="a201f5aad9bf905ecab9841d4fcde695f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a201f5aad9bf905ecab9841d4fcde695f">&#9670;&nbsp;</a></span>integrated_reader</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structge__integrated__reader.html">ge_integrated_reader</a> integrated_reader</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The I/O interface for the integrated reader (RI) </p>

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00528">528</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="aba2dc3b42dd8531a17e17de13f30bdcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba2dc3b42dd8531a17e17de13f30bdcd">&#9670;&nbsp;</a></span>JE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t JE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>JE/AVER jump instruction exectuted. </p>

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00333">333</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="affbea2feeac5616d55b118bbad09cae4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affbea2feeac5616d55b118bbad09cae4">&#9670;&nbsp;</a></span>JS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t JS1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Console jump condition 1. </p>

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00331">331</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="a2155e5e6bdc0c75f2bd9a7cfe74908e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2155e5e6bdc0c75f2bd9a7cfe74908e2">&#9670;&nbsp;</a></span>JS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t JS2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Console jump condition 2. </p>

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00332">332</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="a761725ab9cf0933c55dc93b123308dac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a761725ab9cf0933c55dc93b123308dac">&#9670;&nbsp;</a></span>kNI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structge__knot__ni.html">ge_knot_ni</a> kNI</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Knot driven by counting network, or by the UA to store the result of the operation. </p>
<p>UA may store MSB or LSB depending on the operation. </p>

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00132">132</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="af316a696576ed4f7c7670628cf878f55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af316a696576ed4f7c7670628cf878f55">&#9670;&nbsp;</a></span>kNO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structge__knot__no.html">ge_knot_no</a> kNO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00132">132</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="a78c69e787972fdd3686486854b46d460"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78c69e787972fdd3686486854b46d460">&#9670;&nbsp;</a></span>mem</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t mem[<a class="el" href="ge_8h.html#a2dcf8c45f945dd0c4301a94700f2112c">MEM_SIZE</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The memory of the emulated system. </p>

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00528">528</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="ac19c4b1cdef4f01c87c96a5660ef6701"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac19c4b1cdef4f01c87c96a5660ef6701">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum { ... }  memory_command</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5fcffd0006596e6903b64ad94d76ee68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fcffd0006596e6903b64ad94d76ee68">&#9670;&nbsp;</a></span>on_pulse</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structpulse__event.html">pulse_event</a>* on_pulse[END_OF_STATUS]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00103">103</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="a6abdb5937fc2e3542ecd3d1b2f4a6585"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6abdb5937fc2e3542ecd3d1b2f4a6585">&#9670;&nbsp;</a></span>PB06</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t PB06</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Unconditionally stores L106. </p>

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00338">338</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="ada81636c75f8e885219ee3f2f5df846f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada81636c75f8e885219ee3f2f5df846f">&#9670;&nbsp;</a></span>PB07</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t PB07</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Unconditionally stores L106. </p>

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00339">339</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="ac7f5f61c57720a8122482047e44dbbb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7f5f61c57720a8122482047e44dbbb5">&#9670;&nbsp;</a></span>PB26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t PB26</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Stores L106 if channel 2 is selected. </p>

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00340">340</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="af03c7ff59a2c63ffe33aa6bc0e841938"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af03c7ff59a2c63ffe33aa6bc0e841938">&#9670;&nbsp;</a></span>PB36</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t PB36</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00341">341</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="a13def325f8cf96c4ae8ac66ed2a5598c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13def325f8cf96c4ae8ac66ed2a5598c">&#9670;&nbsp;</a></span>PB37</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t PB37</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00342">342</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="a47564e10d7bee0565fad2d00c4c16f79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47564e10d7bee0565fad2d00c4c16f79">&#9670;&nbsp;</a></span>PEC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t PEC1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00383">383</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="aa8e99d5e7e9bd26d3e926159445da103"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8e99d5e7e9bd26d3e926159445da103">&#9670;&nbsp;</a></span>peri</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structge__peri.html">ge_peri</a>* peri</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00547">547</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="a3454bbe3d802eca6078ce23294cc1c93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3454bbe3d802eca6078ce23294cc1c93">&#9670;&nbsp;</a></span>PIC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t PIC1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selection Channel 1. </p>
<p>Used during the general B phase for command forwarding or condition examination. Unconditionally set by command CE02 which enables the channel selection even if the interested channels are 2 or 3. When a character transfer in output has been initiated with channel 1, signal PAP4A resets PUC1 at the start of the transper phase, when the first transfer is done from RO in to RA (CE00) unless signal PAR21 had already absolved this function. (cpu fo. 235).</p>
<p>Note: the above GE docs refers to <code>PUC2</code>, however in intermediate block diagram fo. 10, it's shown the real flipflop is <code>PIC1</code>, and <code>PUC2</code> is derived combinatorially from it. </p>

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00360">360</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="a37d672231328dbf6c01477e873192278"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37d672231328dbf6c01477e873192278">&#9670;&nbsp;</a></span>PODI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t PODI</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Slow delay line. </p>
<p>Increases the delay line cycle by about 130ns. It is set together with ALAM by the LOLL diagnostic instruction (cpu fo. 96). </p>

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00277">277</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="a5dc6d94c16b124b5996c05964f636a29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5dc6d94c16b124b5996c05964f636a29">&#9670;&nbsp;</a></span>powered</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t powered</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00098">98</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="a6039a03fcb1ed2c273513c258f0b46b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6039a03fcb1ed2c273513c258f0b46b0">&#9670;&nbsp;</a></span>PUC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t PUC2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 2 in transfer. </p>
<p>(cpu fo. 236) </p>

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00374">374</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="a5a6a606dbbe0d89e9929da6d12fef0b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a6a606dbbe0d89e9929da6d12fef0b1">&#9670;&nbsp;</a></span>PUC3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t PUC3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 3 in transfer. </p>
<p>(cpu fo. 236) </p>

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00381">381</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="a90a9489c5675d42010c24ea2fbb7db75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90a9489c5675d42010c24ea2fbb7db75">&#9670;&nbsp;</a></span>RACI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RACI</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Rejected Command. </p>

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00494">494</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="a96fb761e02375918e43466b75058bc63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96fb761e02375918e43466b75058bc63">&#9670;&nbsp;</a></span>RASI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RASI</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 1 in transfer. </p>
<p>(cpu fo. 236) </p>

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00367">367</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="a8e7dd7a549d81c18d84f9fde55bbb5d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e7dd7a549d81c18d84f9fde55bbb5d9">&#9670;&nbsp;</a></span>RAVI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RAVI</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VICU Support. </p>

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00497">497</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="a6a4a18b351c9fa2998e889eb45d69efa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a4a18b351c9fa2998e889eb45d69efa">&#9670;&nbsp;</a></span>rBO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t rBO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Default operator. </p>
<p>16-bit register automatically loaded from NO, used to drive the UA (aka ALU) and used to visualize the content of other registers on the operating panel of the console </p>

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00164">164</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="a62cefe725e033b1e6bb2f3a7d01c0e2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62cefe725e033b1e6bb2f3a7d01c0e2e">&#9670;&nbsp;</a></span>RC00</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RC00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Asynchronous CPU Cycle Request. </p>
<p>It is reset with CE18 (enable RIAP) while a cycle is performed for the CPU (RIUC=1). The CPU is thus waiting for the external triggers of the command received. It is set by the clear signal (CAGUF=0) with the signal of command received by the peripheral unit (RBII1=1) with the insertion of the SITE key which frees the waitings (RAITI=1) and finally with the disselection of channel 1 (PU16 = 0) (cpu fo. 114). </p>

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00407">407</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="a6ca2f1c171529d821d3105b62a7282ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ca2f1c171529d821d3105b62a7282ad">&#9670;&nbsp;</a></span>RC01</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RC01</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Asynchronous Channel 1 Cycle Request. </p>
<p>It is set with the OR of the channel 1 request triggers (RAI01) if the executing instruction is not over (RIVEF=1). Also, when the SITE key is inserted during a during a transfer of channel 1 (RAISI2=1). It is reset during a cycle of channel 1 with CE18 (enable RIAP), or at the end of a transfer on channel 1 (cpu fo. 114) </p>

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00420">420</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="aa5d88ee7e399386406aad1b56bdf2f95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5d88ee7e399386406aad1b56bdf2f95">&#9670;&nbsp;</a></span>RC02</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RC02</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Asynchronous Channel 2 Cycle Request. </p>
<p>It is set with the trigger LU08 from the integrated reader, or when the SITE key is inserted (RAITI1=1) during the transfers on channel 2.</p>
<p>Request from printer do not act on RC02, but are derived from it with an OR (RIMZA).</p>
<p>It is reset during a cycle of channel 2 with CE18 (enable RIAP), or at the end of a transfer on channel 2 (cpu fo. 114). </p>

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00435">435</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="ab80b45eaef2b9dfd03b4365934bdc033"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab80b45eaef2b9dfd03b4365934bdc033">&#9670;&nbsp;</a></span>RC03</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RC03</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Asynchronous Channel 3 Cycle Request. </p>
<p>It is set with the OR of the cycle request triggers relative to channel 3 (RA301=1) if the executing instruction is not over (RIVAF=1) and additional performances of the GE-130 are enabled (FUL4F=1).</p>
<p>It is reset during a cycle of channel 3 with CE18 (enable RIAP), also, it is reset when the SITE key is inserted (RAITI=1) during a data transfer on channel 3 (RES36=1), or at the end of transfer on channel 3 (PIC32=0) (cpu fo. 114). </p>

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00450">450</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="a706fc9afb9e097632521605bd0584a9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a706fc9afb9e097632521605bd0584a9a">&#9670;&nbsp;</a></span>RECE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RECE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selection Check Byte. </p>

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00486">486</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="a3b7c6847a555d94ed7a9cf86e96d0c5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b7c6847a555d94ed7a9cf86e96d0c5f">&#9670;&nbsp;</a></span>register_selector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="console_8h.html#aa5e9585650fd80792a4e9474236fecb2">ge_console_rotary</a> register_selector</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The current state of the console register rotary switch. </p>

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00508">508</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="aacbb2c74418b233626c8665f63273aac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacbb2c74418b233626c8665f63273aac">&#9670;&nbsp;</a></span>RESI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESI</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Synchronous Channel 1 Cycle Request. </p>
<p>Transfered from RC01 at pulse TO00 (cpu fo. 114). </p>

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00469">469</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="a02812ddee239453695df7c23baea8a28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02812ddee239453695df7c23baea8a28">&#9670;&nbsp;</a></span>RET2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RET2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00246">246</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="adb5d32b1d5fde87ba1c8d61f47f41d25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb5d32b1d5fde87ba1c8d61f47f41d25">&#9670;&nbsp;</a></span>RETO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RETO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00245">245</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="af33f9b7ea280915dec0caff02a6be3da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af33f9b7ea280915dec0caff02a6be3da">&#9670;&nbsp;</a></span>rFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t rFO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Current function code. </p>
<p>8-bit register storing the function code of the instruction being executed. </p>

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00171">171</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="a3bea5e4521cc2a1c9e2666cd3a833472"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bea5e4521cc2a1c9e2666cd3a833472">&#9670;&nbsp;</a></span>RIA0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RIA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Synchronous CPU Cycle Request. </p>
<p>Is conditioned by the signals ALTOF and RAM02.</p>
<p>When the FF ALTOF is reset, the cycle requests from the CPU are not serverd, therefore the internal calculation is stopped. This counter consists of the FF RAMO and RAMI and counts with the pulse TO10. </p>

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00462">462</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="a43afcebf64d67ec8a1aeea92e0597052"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43afcebf64d67ec8a1aeea92e0597052">&#9670;&nbsp;</a></span>RIA2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RIA2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Synchronous Channel 2 Cycle Request. </p>
<p>Transfered from RC02 at pulse TO00 (cpu fo. 114). </p>

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00476">476</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="a5a40000def78357d2d5fd64aac613cf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a40000def78357d2d5fd64aac613cf1">&#9670;&nbsp;</a></span>RIA3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RIA3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Synchronous Channel 3 Cycle Request. </p>
<p>Transfered from RC03 at pulse TO00 (cpu fo. 114). </p>

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00483">483</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="ab1281cb56efdd7c933f33961c2b2c3f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1281cb56efdd7c933f33961c2b2c3f8">&#9670;&nbsp;</a></span>RIG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RIG1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>End from controller 1. </p>

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00489">489</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="adbf01dfaed68c9e3fad3ba02ade6e100"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbf01dfaed68c9e3fad3ba02ade6e100">&#9670;&nbsp;</a></span>RIG3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RIG3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00491">491</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="a047b1e61a932b091e73939bc90214984"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a047b1e61a932b091e73939bc90214984">&#9670;&nbsp;</a></span>RINT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RINT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00329">329</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="a97b8bbe1fe57b7808a8b2c69e694989a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97b8bbe1fe57b7808a8b2c69e694989a">&#9670;&nbsp;</a></span>rL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t rL1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Length of the operand. </p>
<p>16-bit used to store the length of the operands or for information in transit. </p>

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00130">130</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="a5d7a7583a6cbd363f51aa3284fc7aa49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d7a7583a6cbd363f51aa3284fc7aa49">&#9670;&nbsp;</a></span>rL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t rL2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Auxiliary register. </p>

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00131">131</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="ac8fdf336a37975398ca405e101a5dd1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8fdf336a37975398ca405e101a5dd1b">&#9670;&nbsp;</a></span>rL3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t rL3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Length of operands involving channel 3. </p>

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00132">132</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="a3280403cac4e527aa89fceda12634ab0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3280403cac4e527aa89fceda12634ab0">&#9670;&nbsp;</a></span>rPO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t rPO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Program addresser. </p>
<p>The register used to scan the positions of the memory in which the program instructions are recorded. (p.118). </p>

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00111">111</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="a135c52e07bf59566a8ac8171e87ccf8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a135c52e07bf59566a8ac8171e87ccf8a">&#9670;&nbsp;</a></span>rRA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t rRA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00221">221</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="a1cbf9c0441e2ee7484554b3d4313c061"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cbf9c0441e2ee7484554b3d4313c061">&#9670;&nbsp;</a></span>rRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t rRE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00220">220</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="a69b7ad0d4e107fc07edfcf5c4532ff45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69b7ad0d4e107fc07edfcf5c4532ff45">&#9670;&nbsp;</a></span>rRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t rRI</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Photoprint register 8-bit register used to store the photodisc codes. </p>

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00122">122</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="a503e80195756798522c33bde23ce3dcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a503e80195756798522c33bde23ce3dcf">&#9670;&nbsp;</a></span>rRO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t rRO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Multipurpose 8+1 bit register. </p>
<p>Stores the read signal from memory (e.g. the result of transfer command MEM). </p>

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00147">147</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="a9dcfa25755af8e6d6f427a24cb150091"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9dcfa25755af8e6d6f427a24cb150091">&#9670;&nbsp;</a></span>rSA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t rSA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Future state configuration. </p>
<p>Register that drives the MLS and the logic to generate future status configuration </p>

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00218">218</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="ab21499f3a38e7cb016a68146c5042ec5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab21499f3a38e7cb016a68146c5042ec5">&#9670;&nbsp;</a></span>rSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t rSI</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral unit sequencer. </p>
<p>4-bit sequencer used for data xechange with peripheral units through channel 2.</p>
<p>Drives the NA knot when the cycle has been attributed to channel 2.</p>
<p>Loaded with the first 4 bits of the future status network</p><ul>
<li>after the execution of a channel 2 cycle</li>
<li>when forcing a status in SI using CU20 (DC status of general beta phase) </li>
</ul>

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00210">210</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="a4c1d82816d05e49c65310064ef080bd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c1d82816d05e49c65310064ef080bd7">&#9670;&nbsp;</a></span>rSO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t rSO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Main sequencer. </p>
<p>Drives the NA knot when the cycle has been attributed to the CPU or channel 1.</p>
<p>It is used to establish the sequence for:</p><ul>
<li>alpha phase for all internal and external instructions</li>
<li>beta phase of internal instructions</li>
<li>organisation phase (general beta) of external instructions</li>
<li>program loading</li>
</ul>
<p>Loaded from the future status network when signal SOC01 is activated, provided the RICI key is not active, in the following cases:</p><ul>
<li>the FF ARES has been set thru "CLEAR". This causes the machine to execute the status 00, and setting of SO07 using CU07, this will set the configuration of SO to 80.</li>
<li>the rotary switch is in forcing of SO. When a cycle is attributed to the CPU pressing "START", the AM00-07 keys are forced in SO.</li>
<li>at the end of a cycle attributed to the CPU, when the rotary switch is in normal position, the future status network is stored in SO. (cpu fo. 127) </li>
</ul>

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00196">196</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="a0bcb3a5e102d9872f322cc154fae32d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bcb3a5e102d9872f322cc154fae32d6">&#9670;&nbsp;</a></span>RT121</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RT121</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00499">499</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="a91bf4e162727796a1b2b5ead6ca68141"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91bf4e162727796a1b2b5ead6ca68141">&#9670;&nbsp;</a></span>RT131</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RT131</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00500">500</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="a9c70c41f0f1a793e45d8e8c4cfc1030c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c70c41f0f1a793e45d8e8c4cfc1030c">&#9670;&nbsp;</a></span>RUF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RUF1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00385">385</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="a4a74d1ad5135d64f4fc3b98e2c2a486f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a74d1ad5135d64f4fc3b98e2c2a486f">&#9670;&nbsp;</a></span>rV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t rV1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Addresser for the first operand. </p>

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00113">113</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="aa2e9841f25bbdaae6ebc25708d427be1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2e9841f25bbdaae6ebc25708d427be1">&#9670;&nbsp;</a></span>rV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t rV2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Addresser for the second operand. </p>

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00114">114</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="ae6f36a99d8084ff6deccf78854ad1a69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6f36a99d8084ff6deccf78854ad1a69">&#9670;&nbsp;</a></span>rV3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t rV3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Addresser for external instructions using channel 3. </p>

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00115">115</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="a96ea05e274b3f44197807b562bc8cd9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96ea05e274b3f44197807b562bc8cd9b">&#9670;&nbsp;</a></span>rV4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t rV4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Addresser for external instructions using channel 2. </p>

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00116">116</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="ab536d084265d8e38ea0e5df3ac0ee770"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab536d084265d8e38ea0e5df3ac0ee770">&#9670;&nbsp;</a></span>rVO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t rVO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Default memory addresser. </p>
<p>16-bit register which is loaded in TO20 from NO, used to address memory for read and write operations. </p>

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00155">155</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="a5530b973a8b935dfa11315d30f45dc46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5530b973a8b935dfa11315d30f45dc46">&#9670;&nbsp;</a></span>ST3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structge__connector.html">ge_connector</a> ST3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The I/O interface for the ST3 connector. </p>

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00528">528</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="a249e0d33d0f43cb3c34c37fb50cdb1eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a249e0d33d0f43cb3c34c37fb50cdb1eb">&#9670;&nbsp;</a></span>ST4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structge__connector.html">ge_connector</a> ST4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The I/O interface for the ST4 connector. </p>

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00528">528</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="abc1f404a7705d2eec8e8d12fa2ca7e9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc1f404a7705d2eec8e8d12fa2ca7e9d">&#9670;&nbsp;</a></span>step_by_step</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t step_by_step</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Step by step execution. </p>
<dl class="todo"><dt><b><a class="el" href="todo.html#_todo000001">Todo:</a></b></dt><dd>replace with signal name </dd></dl>

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00520">520</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="aef575d2bb9ea7a94aea8e18babc9a343"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef575d2bb9ea7a94aea8e18babc9a343">&#9670;&nbsp;</a></span>TO50_did_CI32_or_CI33</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t TO50_did_CI32_or_CI33</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Workaround for pulse TO50. </p>
<p>Currently we first run the common machine logic, then the MSL states. However in certain cases (e.g. display state 00) the common TO50 implementation is conditioned on the activation of the MSL TO50... So, until we figure out a better way of factoring the MSL, let's store here the conditions for the common machine TO50, and delay its excecution to a fake TO50-1 clock pulse. </p>

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00560">560</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="ae0324630f2c7a9c7b22a4e5de1e1a266"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0324630f2c7a9c7b22a4e5de1e1a266">&#9670;&nbsp;</a></span>URPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t URPE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00387">387</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
<a id="ab79c9e6f4358eb7f366dc028840c599d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab79c9e6f4358eb7f366dc028840c599d">&#9670;&nbsp;</a></span>URPU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t URPU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ge_8h_source.html#l00388">388</a> of file <a class="el" href="ge_8h_source.html">ge.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
