<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>MIRSLV2MIRMSTRBRIDGE_AHB</name><vendor>USER</vendor><library>UserCore</library><version>1.0.3</version><fileSets><fileSet fileSetId="HDL_FILESET"><file fileid="0"><name>rtl\core\mirslv2mirmstrbridge_ahb.v</name><logicalName>MIRSLV2MIRMSTRBRIDGE_AHB_LIB</logicalName><userFileType>Verilog</userFileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel></Component>