// Seed: 1388157581
macromodule module_0 (
    input  tri   id_0,
    output uwire id_1,
    input  uwire id_2,
    output wand  id_3,
    output wand  id_4,
    input  tri   id_5,
    input  wor   id_6,
    input  wand  id_7
);
  assign id_4 = 1;
  supply1 id_9 = id_0;
  wire id_10;
endmodule
module module_1 (
    input wire id_0,
    output tri0 id_1
    , id_14,
    input tri id_2,
    output wire id_3,
    input tri id_4,
    output tri0 id_5,
    output tri id_6,
    input wor id_7,
    input supply0 id_8,
    output wire id_9,
    output wor id_10,
    input wor id_11,
    input supply0 id_12
);
  assign id_3 = (1'b0);
  module_0(
      id_8, id_10, id_12, id_9, id_5, id_8, id_11, id_8
  );
  wire id_15;
endmodule
