.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000011000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000011000
000000000000100000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000010000000000000
000001010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000001000010
000000000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001100000000000000
000011010000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000101000011100001000000000010000000000000
000000000000000000100110110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000101000010100000011110000010000000000000
000000000000000000100100001101011001000010100000000000
000000000000000000000000000000011110001100110000000001
000000000000000000000000000000011001110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001011000000110000000000000
000000000000000000000000001111100000001000000000000000
000000000000000000000000000111100000000010000000000000
000000000000000000000000000101101001000010100000000000
000000000000000000000110000000011000000010000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 2 1
000000000100001000000000000000000001000000001000000000
000000000000000101000000000000001011000000000000001000
000000000000000000000010110001100001000000001000000000
000000000000001101000111100000101101000000000000000000
000000000000000000000000000101101001001100111000000000
000000000000001101000000000000101101110011000000000000
000000000000000000000110110001001001001100111000000000
000000000000000011000011100000001011110011000000000000
000000000000000000000000000101001001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000110010001101001001100110000000000
000000001110000000000010000000101010110011000000000000
000000000000000000000000000000011000000010000000000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000001100000000010000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000000100000
000000000000000000000000000000001111000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100000000100
000000000000000000000000001001001101000000000000000000

.logic_tile 5 1
000000000000000000000000001111011100001001010100000000
000000000000000000000000001101001100000111010010000000
111000000000001000000110100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000000001000000010001101111000111000000000000
000000000000000000000010000101111000101111000000000000
000001000000000000000110000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000001011101010000011000100000000
000000000000000111000000000001011100010111100000000000
000000000000000011100000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000001000000001000000000000000000000000000000000000000
000000000000000001000010110000000000000000000000000000
000000000000000000000000000101011101101001010000000000
000000000000000000000000000111001001100110100000000000

.logic_tile 6 1
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000000000000
111000000000000000000000000000000001000000100100000000
000000000000000000000000000000001111000000000000000000
110000000000001000000000000011000000000000000100000000
100000000000000101000000000000100000000001000000100000
000000000000001000000000000000000000000000000100000000
000000000000000101000000000101000000000010000000000000
000000000000000000000111000000000000000000000100000001
000000000000000000000100001111000000000010000000000000
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000011100111000111100000000000000100000000
000000000000000000000010110000100000000001000000000000

.logic_tile 7 1
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000111101111000110100000000000
000000000000000000000000001001101111001111110000000000
010000000000000000000110111011001110010111100000000000
000000000000000000000010001111101110001011100000000000
000000000000000101100000000111001010001110000100000000
000000000000000000000000001101110000001001000010000000
000000000000000001100110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000101000110100000001101000010100100000010
000000000000001111000000001111001010010010100000000000
010000000000000000000010110000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000001011100001000000000000000000
000000000000000000000000001011001111000001000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000101000000000000011011001100110000000000
000000000000000000100010110000011100110011000000000000
000000000000000001000110010101111110000010000000000001
000000000000001101100010000000110000000000000000000100
000000000000000000000000000101011010000000000000000000
000000000000000101000000000101101100000001000000000000
000000000000001101100010110000000000000000000000000000
000000000000001111000010100000000000000000000000000000
000000000000000000000000011111000000000001000100000000
000000000000000000000010000101100000000011000000000010
000000000000000101100110101111111101111111100000000000
000000000000000000000000001101011101111011110000000000

.logic_tile 9 1
000000000000000000000110010101100000000000001000000000
000000000000000000000010000000100000000000000000001000
111000000000000000000000010101100000000000001000000000
000000000000000000000010000000100000000000000000000000
010000000000000000000000000000001001001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000001001100010110001101000001100111000000000
000000000000000001000110100000100000110011000000000000
000000000000000000000000000011101000001100110000000000
000000000000000000000000000000100000110011000000000000
000000000000000011100110000001000001000000000100000001
000000000000000000000000000000101100000001000000000000
000000000000000000000000000011101000000100000100000001
000000000000000000000000000000010000000000000000000000
000000000000000000000000001000000001000000000100000001
000000000000000000000000000101001100000010000000000000

.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000010111011011111000100000000000000
000000000000000000000111100111011010000000000000000000
111000000000001101010000001001101011010000100100000000
000000000000000001000010111011111011000000010010000000
010000000000000001100110000011011010000100000000000000
010000000000001101000110100000001100101000000000000000
000000000000001001100000000101111000000001000100000000
000000000000001111100010101101011001000110000010000000
000000000000000101000000001011111000010100000100000000
000000000000000111000010001001001101000100000010000000
000000000000000001100110010011111000000000000000000000
000000000000000000000010000111101010010010100000000000
000000000010000000000000001011011110000100000000000000
000000000000000101000000000111011101000000000000000000
000000000000000101000011110111101010000000000000000000
000000000000000000000111000111101010010010100000000000

.logic_tile 2 2
000000000010000111000010111101101110001100000100000001
000000000000000000100010101001001110101101010010100000
111000000000000101000110000011001000000010000000000000
000000000000001001100010110000011010000001010000000000
110000000000000101000111001101011110000000010000000000
010000000000001101100110101101011100000001010000000000
000000000000000000000110000001011101010110110000000000
000000000000000101000011001101111001100010110000000000
000000000000000000000110000001011011000000100110000000
000000000000001101000011100111011100000010100010000000
000000000000001000000000001101011000000100000000000000
000000000000000001000010110001001001000000000001000000
000000000001001001100000010001101011000000100000000000
000000000000100001000010000101011000000000000000000000
000000000000000000000000010101000000000000000100000000
000000000000000000000010001011101111000010000010000000

.ramt_tile 3 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 2
000010100000001000000000000111111100000000000000000000
000000000000000001000000000000110000001000000000100000
000000000000000000000000001000000001000000000000000000
000001000000000000000000001011001111000010000000000000
000000000000000000000000001111001100000000100000000000
000000000000000000000000000011011000000000000000000000
000000000000000000000000000011000001000000000000000000
000000000000000000000000000000001100000001000000000000
000010100000001000000111101111001101000000000000000000
000001000000000111000100000011011111100000000000000000
000000000000000111100111101011101101010010000000100000
000000000000000001100000000111001100000000000000000000
000000000000000000000000000011111110000100000000000000
000000000000001111000000000000110000000000000000000000
000001000000001000000110011000000001000010000000000000
000010101100000011000011101111001101000000000000000000

.logic_tile 5 2
000000000001011101100110000001011111101001000000000000
000000000000100001000000001101101000111001010000000000
111000000000001000000110111101011100000111010100000000
000000000010000101000010000011011111001001010010000000
110000000000000001100110100101101101001011100000000000
000000000000000000000000000111101100000011110000000000
000000000000001000000000010001011101001001010100000000
000000000000000001000010101001011100001011100010000000
000010000000000001100000000001011111001011100000000000
000001000000000000000000000111011100000011110000000000
000000000000000011100000000000000000000000000000000000
000001000000000001000010110000000000000000000000000000
000000000000000101000000011101111101001011100100000000
000000000000000000100010001001001101000110100000000000
000000000000000000000000011011101111101000010000000000
000000000000000001000010001001101100100000010000000000

.logic_tile 6 2
000000000000000101000000010101101101010111100000000000
000000000000001111000011101001101110001011100000000000
111000000000000000000111111001001010101111010100000010
000000000000000000000110101001001110111111010000000000
010000000000000011100110010001101010001110000100000001
000000000000000101100010001101100000001001000000000000
000000000000000001100010100001011101000110100000000000
000000000000000000000011111101101011001111110000000000
000000000000000001100000001000011001000110000100000101
000000000000000000000000001101011111010110000000000000
000010000000001000000000001001011001010111100000000000
000001000000001001000000001101111111001011100000000000
000000000000001000000010101001011000001110000100000000
000000000000000001000100000101010000001001000000000000
010000000000001101000110011111001001010111100000000000
000000001100000001100010000111111011001011100000000000

.logic_tile 7 2
000000000000001001100110001011001001111110110100000000
000000000000000001000100000101111100111001110000000001
111000000000001000000110001111011101010111100000000000
000000001110001011000000001011011001001011100000000000
010000000000001000000000000101000000000001010100000000
000000000000000111000000000111001101000001110000000000
000000000000000001100000010000000000000000100000000000
000000000110000000000010000000001001000000000000000000
000000000000000000000110110001011011000010100100000010
000000000000001001000010000000111110100001010000100000
000000000000011000000110100001001111010111100000000000
000000000000100101000011111111001101000111010000000000
000000000000000101100000000011111110010111100000000000
000000000000000000000011110111101100001011100000000000
010000000000001101100000000000011000000110000100000000
000000000000000001000000001001001000010110000000100010

.logic_tile 8 2
000000000000000000000000001000000000000000000000000000
000000000000000101000000000111001000000000100000000000
111000000000010000000110001101111011000000000010000001
000000000000100000000010101101011111000000100011000111
110000000000000000000010100001101110000010000000000000
100000000000000101000000001101111100000000000000000000
000000000000000001100110011000000000000000000100000000
000000000000000000100110011011000000000010000000000000
000000000000001000000000001111111011000000000010000000
000000000000000001000000000101111011000001000000000000
000000000000000000000111100000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000000001000000000011000000001000000000000000000
000000000000001011000010101001001111000000100000000000
000000001010000101100110110001111110000000000010000010
000000000000000000000010000101110000000100000000000010

.logic_tile 9 2
000000000000000000000000000011000001000000000000000000
000000000000000000000000000000101011000001000011000100
111010000000000101000000000000000000000000000000000000
000001000000000000000010100000000000000000000000000000
010000000000000000000000001001111011010000000000000000
000000000000000000000000001101011010000000000000000000
000000100000000001100010101001111101000100000000000000
000001000000000000000010101011111000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000100000000000000110010011100001000010000000000000
000001000000000000000010010000101101000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000001011101100001100000100000000
000000000000000000000000001011110000001111000000000010

.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000111110011011010000100000000000000
000000000000000101000111000000000000000000000000000000
111000000000001000000000010001101100100000110000000000
000000000000001011000011110011011110000000110000000000
010000000000001101000010100011111100000100000100000001
010000000000000001100011010000010000000000000000000000
000000000000001000000011100001001010000000100000000000
000000000000001011000010110101011110010000100000000000
000000000000000101100000011000001010001100110000000000
000000000000000000000010001101010000110011000000000000
000000000000000001100110000011001011100000000000000000
000000000000000000000000001001101110010010100000000000
000000000000001001100000000001001101000000000000000000
000000000000000101000000000000101110000000010000000000
000000000000001011100000001001101111000010100000000000
000000000000000001000000001101101110000110100000000000

.logic_tile 2 3
000000000000001000000000000000011001010000000010000000
000000000000010101000011110000011110000000000001000000
111000000000000001100111110001101111000000100010000000
000000000000000101000011100000111111000000000000000000
010000000000000001100110011001101100010000000000000000
010000000000000101000010101011001110100000010000000001
000000000000000000000110011000011000000000000000000001
000000000000001111000010100111000000000100000010000000
000000000000001001100110011101011100000010110000000000
000000000000000001000111101101111010000001000000000000
000000000000001111000010000101001100001000000000000000
000000000000000001000010111011111010000000000000000000
000000000000100001000010000001111010000011110000000000
000000000001010000000000000011011000000011010000000000
000000000000001011100000001011111011010100100100000000
000000000000001001100010000011011010000000000000000000

.ramb_tile 3 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000001110000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000101000110000101111110101001000000000000
000000000000000000000010101001111110001001000000000000
111000000000000001100111000101101111000000000000000000
000000000000000000000110101111111000100000000000000000
110000000000000000000110000001101000000011100000000000
000000000000000000000010110011011001100011110000000000
000000000000000000000111110011001011011110100100000001
000000000000000000000110001101111011001100000010000000
000000000000000000000111110111001101000000000000000000
000000000000001011000010001111111001010000000000000000
000101000000000011100000000000011101000010000000000000
000000100000101001100000000000001100000000000000000000
000000000000001111000010011001101110111111010010000000
000000000000001011000111110111101110101111000000000010
000000000010100111000000000101101110000000100000000000
000000000001010000000011111111111000000000000000000000

.logic_tile 5 3
000000000000001000000110001000011000000000100100000000
000000001110000001000000000101011000010100100000000000
111000000000101000000010110011111000111000000000000000
000000000001010101000010101011011111110000000000000000
110000000000000000000000010101000001000000010110000000
000000000000000000000010000111101010000001110000000010
000000000000000101000110110101111110001001000100000000
000010100000000000100010101001010000001010000000000010
000000000000000000000111110111011010110100000000000000
000000000000000000000110011011011111010100000000000000
000000000000001001100000011011111011110100110100000000
000000000000001001000010001101101100110100010000000010
000000000000000001100110001000001110000010100000000000
000000000000000111000110111101011111000010000000000000
000000000000000000000110000111011001100000010000000000
000000000010000000000000001111101011110000100000000000

.logic_tile 6 3
000000000000001000000110001101101011101000000000000000
000000000000000101000110110101011001100000010000000000
111000000000000101000111100111011100000010100100000000
000000000000001101100010100000011001100001010000000001
010000000000000001100111110001111100000110100000000000
000000000000000000000110010001101011001111110000000000
000000000000000011100000001000001000000010100100000001
000000000000000111100010111101011001010010100000000000
000000000000000101000000011001111100000110100000000000
000000000000000000100010000011111011001111110000000000
000000000000000001100110011000001100000010100100000000
000000000000001101000010000001011001010010100000000000
000000000000000011100000000011011000010111100000000000
000001000000000000100000001101011010000111010000000000
010000000000001000000000001001100000000010110100000000
000000000000000001000000000111001001000001010000000001

.logic_tile 7 3
000000000000000000000110000111000000000001000100000000
000000000000000000000010100101000000000000000000000101
111000000000000000000110000111001010000000000100000000
000000000000000000000100000000000000001000000000000000
010000000000000001100000010101000000000001000100000000
000000000000000000100010000101100000000000000000000000
000000000000000000000010100111101011010111100000000000
000000000110000000000100001011101001000111010000000000
000000000000000001000111100000011110010000000100000001
000000000000000000000100000000001010000000000000000000
000000100000000001100000001000001010000000000100000000
000001000000000000000010000011000000000100000000000000
000000000000001001100000000011011110010100000000000000
000000000000000001000000000000011001100000010000000000
010000000001001000000110010101111100001110000100000000
000000000000100001000010011001110000001001000000000000

.logic_tile 8 3
000000000000000101000000011001111000010111100000000000
000000000000000101000010010011101010000111010000000000
111000000000000011100010110000000000000000000100000000
000000000000000000100011010001001100000000100000000100
010010100000001101000000000000000001000000000000000100
000001000000001001000000000001001010000010000000000110
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001100000000111000001000010110100000000
000000000000000001000000000011001001000001010000000100
000000000000001000000000000001011110111001010100000001
000000000000000001000000000101101000111111110000000000
000010100000001101100010001001011000000110100000000000
000000000000000101000000001111011111001111110000000000
010000000000000001100110010111011001000110000100000101
000000000110000000000010000000011111101001000000000000

.logic_tile 9 3
000000000000000000000000000000001110000100000100000000
000000000000000000000000000000000000000000000000000000
111000000000100000000000000101000000000000000100000000
000000000000000000000000000000100000000001000000000000
110000000000000000000011100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000100001000000000000000000000000000000
001001000100100000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001010100110000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 3
000000000000000000
000000000001001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000000001100000000011111101110000100000000000
001000001000000111100010110101011001010000000000000000
111000000000000000000110000001000000000001000000000000
000000000000000000000011100001000000000000000000000000
110000000000001001100000001001001010101100000000000000
111000000000001001000010100101001001001100000000000000
000000000000000111100110000001011011100000000000000000
001000000000000000000100001101111100000000000000000000
000000100000000000000110001111111000000011000000000000
001000000000001001000000001111111100001011000000000000
000000000000001001100010110011100000000000000100000000
001000000000000001000010100000001110000001000000000000
000000000000001000000110101001001101001001010000000000
001000000010000001000100000101011101000000000000000000
000000000000000001100010110101111110100000110000000000
001000000000000000000010000001001010000000110000000000

.logic_tile 2 4
010000000000100000000010101000001110000000100000000000
001000000001010000000111101001001010010100100000000000
111010000000000000000010110101101110110000010100000000
000001000000001101000010100101001011100000000000000000
010000000000001101100000000000011000000010000000000000
011000000000000001000010010000010000000000000000000000
000000000000001101000000000001101010000100000000000000
001000000000000001100000000000101110101000010000000000
000000000000000001100000001000001110000000100000000000
001000000000000000000000001001001010010100100000000000
000000000000000101000000001001111110110000010100000000
001000000000000000100000000101001011100000000000000000
000000000000001001100110001011101101000010000000000000
001000000000000011000000000111001111000000000000000000
000000000000000001100110000111101110100001010100000000
001000000000000000000000001101111001010000000000000000

.ramt_tile 3 4
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 4
010000000001010001100111011101011010001100000100000000
001000000000000000000110001001011001101101010011000000
111001000000000000000000000001101000000000110100000000
000010100000001101000010100001111101010110110010000000
110000000000001000000000011111001011011111110010100000
001000000000000001000011000001011100001111010000000010
000000000000000000000010111111011010101001010000000000
001000000000000101000010001011011001011001010000000000
000000000000001000000110000111000000000010000010000000
001000000000000001000000000000100000000000000001000000
000000000000001000000011000000000000000000000000000000
001000000000000011000000000000000000000000000000000000
000000000000001001100000001101101000111000110000000000
001000000000001011000011111111011100010000110000000000
000000000000000000000011000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 4
010000000000000000000000010000000000000000000000000000
001010000000000000000010100000000000000000000000000000
111000001110000000000110000111101011101100000100000000
000000000000000101000000001101001111111101010000000000
110000000000000001100000011111100000000010000000000000
001000000000000000000010001111001001000011000000000000
000000000000001000000000000111111100001001000100000000
001000000000000001000000001011010000001010000010000000
000000000010001000000110000101100001000000010100000000
001000000000001001000000000011001110000001110000000000
000000000000001000000010011001000000000000000000000000
001000000000001001000110001011100000000010000000000000
000000001100000000000000001111111110111000000000000000
001000000000000000000000000011011001110000000000000000
000000000000000001100110011111111000001001000100000000
001000000000001111000110011001000000001010000000000000

.logic_tile 6 4
010010100000101111100010100001111101011111110000000000
001000000000000001000011111001111000001111100000000000
111000000000000011100110000001011110001001000000000000
000000000000001111000100000001001110000111000000000000
110000000101000111100000010111101001010111100000000000
101000000000100101100011110101111011001011100000000000
000000000000001101000110100111101110001001000000000000
001000000000000101000000000001101010000111000000000000
000000000000001000000000000101100000000000000100000000
001000000000001001000000000000000000000001000000000000
000000000000000000000011100011000000000000000100000000
001000000000000000000000000000000000000001000000000000
000011000000101101100000001000000000000000000100000000
001000000000010101000000001101000000000010000000000000
000000000000000101100110010001111011010111100000000000
001000000000000000000011001101001000110111110000000000

.logic_tile 7 4
010000000000000101000010001011001010101001000000000000
001000000000000000000100000001011010010000000000000000
111000001110001101000111100101101010000000010000000000
000000000000001111000000001111101000000010110000000000
110000000000000111100000001001111101000001000000000000
101000000000000000100010100101011100010010100000000000
000000000000000111100111101101011001100000000000000000
001000001010000000000011111011001000110100000000000000
000000000000000001000000011011101000001000000000000000
001000000000000000000011100011011111000110100000000000
000010000000000001100110101101011111010000000000000000
001001000000001001100100001101011001010110000000000000
000000000000000000000010000111011111010000000000000000
001000000000000101000010100101001011101001000000000000
000000000000001000000010000011000000000000000100000000
001000000101000101000000000000100000000001000000000000

.logic_tile 8 4
010010000000000101000000011011111111100010110000000000
001001000000001101100010100001111101100000010000000000
111000000000001000000000001111111100010100000000000000
000000000000000101000000000011101110100100000000000000
010000000000000011100111100111111100000100000000000000
001000000000000000100110111011011010101100000000000000
000000000000001000000110000001001010000000000010000000
001000000000000001000000000001011011000010000000000000
000000000001010101000010010011011010010000100100000000
001000000000100001100010010000101100101000010000000000
000010100000001111000010010101101001000001110000000000
001000000000001011000110010011111101000011110000000000
000000000000001001100000000101001111000110000000000000
001000000000001011100000000111101100001010000000000000
010000000000001000000110011001011100000001010000000000
001000000100001011000110000101001110000001100000000000

.logic_tile 9 4
010000000000000101100111010000000000000000000000000000
001000100000000001000110100000000000000000000000000000
111000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000010000000000000000111101111010110000000000000
001000000000000000000000000011001001000010000000000000
000010000000000001100000010000000000000000000000000000
001001000000000000100010010000000000000000000000000000
000000000000000000000111000000000000000000000000000000
001000000000000000000100000000000000000000000000000000
000000000000000011100000000001011100001110000000000000
001000000000000000100000001101011001001100000000000000
000000000000000011100000001001001100111101010110000000
001000000000000000100000001001011001111101100000000000

.ramt_tile 10 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100010000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
010000000000000101000000000000011011010100100000000100
001000000000000000000010100000001110000000000000100011
111000000000001001100000000101100001000000010000000000
000000000000000001000000000001101011000010110000000000
110000000000000000000111110011000001000000100100000000
111000000000100000000010000000101000000000000000000000
000000000000001101000011100011001010101100000000000000
001000000000001011000010100001111011001000000000000000
000000000000000000000110011111011010010110000000000000
001000000000000000000010100111111001001001000000000000
000000000000000000000000011111011101100000000100000000
001000000000000000000010100001011010110000100000000000
000000000000000001100111110101000000000010000000000000
001000000000100000000110100000100000000000000000000000
000000000000000001000000000000011010000010000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 5
010000000000000111100111100011100000000000001000000000
001000000000000000100110100000000000000000000000001000
000010000000000101000110100001000000000000001000000000
000001000000000000000000000000101000000000000000000000
000000000000000101000111100101101000001100111000000000
001000000000000000000100000000101011110011000000000000
000000000000000101100010110101101000001100111000000000
001000000000000000000010100000101000110011000000000000
000000000000000000000000000001101000001100111000000000
001000000000000000000000000000001011110011000000000000
000010000000000011100000000101001000001100111000000000
001011000000000000100000000000001000110011000000000000
000000000000000000000000000001001001001100111000000000
001000000000000000000000000000101010110011000000000000
000000000000000000000000001101001000001100110000000000
001000000000000000000000001001100000110011000000000000

.ramb_tile 3 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 5
010000000000000000000000001000000001000000000000000000
001000000000000000000010010011001011000010000000000001
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000001000000000000000000000000000
011000000000000000000010111111000000000010000000000000
000000000000000000000011100000000001000000100100000000
001000000000001101000000000000001101000000000010000001
000000000000001000000000001000011110000010000010000001
001000000000000001000010000111000000000100000001100001
000000000000000000000111000011001100000010000000000000
001000000000001001000100000000100000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000001000010100000000001000000000010000000
001000000000000011000000001101001010000010000001100101

.logic_tile 5 5
010000000000000101000110000000000000000000000000000000
001000000000000000000100000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
110000000000000001100000000111101000000001010000000000
101000000000000000100000000111111010000110000000000000
000000001110000000000000000011011111010000100000000000
001000000000000000000000000011101111100000000000000000
000000000000000101100000010001000000000000000100000000
001000000000000000000010100000000000000001000000000010
000001000000000101100000010001100000000010000000000000
001000100000000000000010101111000000000000000000000000
000000100100000011000110000000000000000000000000000000
001001000110000000000011100000000000000000000000000000
000000000000000111000000001111011101000001010000000000
001000000000000111000010010111111100010010100000000000

.logic_tile 6 5
010000000000000111100110000001101011010000100100000000
001000000000010000000110110000101110101000010000000000
111010000000001000000011110111011011110000010000000000
000001000000000001000011100001001110010000000000000000
010000000000001101000000010011001011111101010000000000
001000000000000001100011100101011001010000100000000000
000000000000000111100110011111001100010111110000000000
001000000000001101000010011011011101011111100000000000
000000000000000111000010000111111010000110000000000000
001000000000000000000010001111010000000100000000000000
000010100001000000000111011001111100111000000000000000
001001000000100111000111011111011001111100000000000000
000000000000001111000110010101101101001111010000000000
001000000000000101000010101001001011011111100000000000
010000000000000001000000000011111100000110100000000000
001000000000000111000011101111101110000010100000000000

.logic_tile 7 5
010000000000101000000111000101011101010100000000000000
001000000000001011000111110001011011100100000000000000
111000000000001111000110000001011101101000000000000000
000000001110000001100000001001111110100100000000000000
010000000000000001000000000101111101000010100000000000
001000000000000001000000000101111011000010010000000000
000000000000001001100111110011111110111000000000000000
001000000000001011000011000011101010010000000000000000
000000000000000001000000001101111101111101110100000110
001000000000000000000000000001001100110100110000000100
000000000000000001000111001011111011111001110100000100
001000000000000001000110100101001000111101010010000010
000000000000000001000000001111111010010100000000000000
001000000110000000000000000111111010100000010000000000
000000000000000101000000001011101111100100010100000100
001000001100000101000010101001001010010100100000000000

.logic_tile 8 5
010000000000001000000000001011111000111001010100000000
001000000000001101000010000001111100110111110010100000
111000000001001101000111001001101110111001110110100000
000000000000101011100111101001001100111101010001000000
010000000000001000000010000101011001101001110100100000
001000000000000111000010011011011000010101110000000100
000000000000000101000110001001011011000001110000000000
001000000000001101000010110111111100000011110000000000
000010000000001001000110011111011000101000100110000011
001001000000000001000010000011011000010100100000000000
000010100000001001100010011111001011010000000000000000
001001001010000001000010101101011010101001000000000000
000000000000001001100000001011011001000000100000000000
001000000000001101000000001111101010101000010000000000
000000000000000000000010000011111001000001000000000000
001000000110001101000100001101111011010010100000000000

.logic_tile 9 5
010000000110000000000000000101011000010100000100000001
001000000000000000000000000000001011101000010000100000
111000000000000011100000000000000001000010000000000000
000010000000000000100010100000001110000000000000000000
010000000000001000000011100000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001000000000000111100000000010000000000000
001000000000001001000000000000100000000000000000000000
000000000000000101000011111000000000000010000000000000
001000000000000000100010000011000000000000000000000000
000000000000000000000000001000000000000000000100000000
001001000000000000000000001011001011000000100001000000
010000000000000000000000001001101101101001000000000000
001000000000001101000010111011101100010000000000000000

.ramb_tile 10 5
010000000000000000000000000000000000100000
001000000000000000000000000000000000000000
101000000000001000000000000000000000000000
000000000000000111000000000000000000000000
110000000000000000000000000000000000000000
011000000000000000000000000000000000010000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000100000
001000000000000000000010010000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000010000
001000000000000000000000000000000000000000
010000000000000000000000000000000000000000
011000000000000000000000000000000000000000

.logic_tile 11 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000010000000
000000000000000000000000000000000000000000000000000101
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100100000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000001000000000000000000000000000000000000000
000001000000000111000000000000000000000000000000000000
111000000000000000000110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000000000000000000000011000000100000000000000
010000000000000000000000000000010000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000100000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101111111101001010111000000
000000000000000000000000000001101001110111110000000000
000000000000001000000000000001000001000000100000000000
000000000000001011000000000000001011000001010000000000

.ramt_tile 3 6
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000000001100111110011111101000001000010000000
000000000000000000000111010101011100000000000001100000
111000000000000000000010001000001001000110000000000000
000000000000001101000100001111011011000010000000000000
010000000000000101000010100011111100000000000010100001
110000000000001101100110110101100000000010000001000010
000000000000000101000000011101011101000010000010000000
000000000000000000000010000011001101000000000001000000
000000000110000000000000011001001011001111110110000000
000000000000000000000010101111111000011111110001100000
000000000000001001100110000101111110111111100100000000
000000000000000001000010011001011010011111100000000000
000000000000000000000000001011111100000001000000000000
000000000000000000000000000011101010000000000000000000
000000000000000000000010001011101100101111000100000000
000000000000000000000010101001111000001111000000000000

.logic_tile 5 6
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000001101100010101101111000000000000000000001
000000000000000101000000000001101100000001000000000000
110000000000001000000000001011011001010000000000000000
010000000000000101000010101101001000000000000000000100
000000000000000101000110100101101110000110100000000000
000000000000000000000000001101011110000010100000000000
000000000100000101000110011011011000000110000100000000
000000000000000000100010011011111001001001010010100000
000010100000000000000010010111100000000001000000000100
000000000000000000000010001111100000000011000000100000
000000000000000001100111011101011100111001010000000000
000000000000000101000110001111011110111101010000000000
000000000001010001100110000111101110001101000000000000
000000000000100000000100000101000000001111000000000000

.logic_tile 6 6
000000000100000000000000011000000000000000000110000000
000000000000000000000011110001000000000010000000000000
111000000000000000000110001011011110101100010000000000
000000000000000011000100001101111110011100010000000000
000000000000000000000110001011001100000011100000000000
000000000000000101000000001011101011000001000000000000
000000000000000000000111100111111110010000000000000000
000000000000000001000110110111011010100001010000000000
000000000000000011100111000011111010101101010000000000
000000000000000000100110001001001111100100010000000000
000000000000000001100000010111101110100000010000000000
000000000000000000000010001011101111111101010000000000
000000000000000001000111011111011001000100000000000000
000000000000001101000111011101011111010100100000000000
000000000000000011100010100000000000000000000000000000
000000000000000000100100000000000000000000000000000000

.logic_tile 7 6
000000000000000000000011111001111011101000000000000000
000000000000000000000011011111101010100100000000000100
111000000000001001100110000101011001001111000000000000
000000000000001001000010101111111011001101000000000000
010000000000000111100010100111111101100000000000000000
000000000000000000100010000011011101110000100000000000
000000000000001111000010111101011011101101010000000000
000000000000100111000011100001011100011000100000000000
000000000000001000000000001111111110101000010000000000
000000000000001101000000001011101001000000100000000000
000000000000000101100011110001111111101000110000000000
000000000000000000000110100111001110011000110000000000
000000000000001000000000001001011001001000000000000000
000000000000001001000010001011111110001101000000000000
010000000000001101100010001000000000000000000100000000
000000000000000101000010111001001011000000100000000000

.logic_tile 8 6
000000000000000001100010100101100000000000001000000000
000001000000000001100100000000000000000000000000001000
111000000000000101000000000011000000000000001000000000
000000000110000000100010110000001100000000000000000000
110000000000000000000000000001001000001100111000000000
010000001000000000000000000000001100110011000000000000
000000000000001000000110000111001001001100110000000000
000000000000001001000110100000101110110011000000000000
000000000000001101000110111000001000010100000100000001
000000000000001011000011000111011000000100000000100110
000000000000000000000010101001000000000001000100000000
000000000000000000000000000001001111000010100000000000
000000000110000000000010111000001100000000000100000000
000000000000000000000010101001011000000110100000100010
000000000000000101100000001000011011000000000000000000
000000000000001001000000001011011011000010000000000000

.logic_tile 9 6
000000000001000101000000000101000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000101000000000011100001000000001000000000
000000000000000101000000000000001101000000000000000000
000001000000000101000010100001101001001100111000000000
000000100000000000100110110000001100110011000000000000
000000000000000000000010100001101001001100111000000000
000000000000000000000100000000001110110011000000000000
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000000000110000011101000001100111000000000
000000000000100111000000000000001000110011000000000000
000000000000000000000000000111101000001100110000000000
000000000000000000000000001101000000110011000000000000
000000000010000000000000000101100000000010000000000000
000000000000000111000000000000100000000000000000000000

.ramt_tile 10 6
000000000000000000000000001000000000000000
000000010000000000000011101001000000001000
111000000000000111000011111000000000000000
000000010000001001000011101001000000000000
110000000000000000000011100000000000000000
010000000000000000000000001101000000010000
000001000100000000000000001000000000000000
000000100000000000000000000001000000000000
000000000000000000000000010000000000000000
000000000000000000000011101001000000010000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000010000
010000000000000000000000000000000000000000
010000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000111000000010011000000000000001000000000
000000000000000000000010000000100000000000000000001000
101000000000000000000000000101000000000000001000000000
100000000000000000000000000000001110000000000000000000
010000000000000111000011100001001000001100111100000000
110000000000000000000000000000001001110011000000000000
000000000000000000000110000111001000001100111100000000
000000000000000000000000000000101000110011000000000000
000000000000000000000110100111001000001100111000000000
000000000000000000000000000000101010110011000000000000
000000000000001001100000000101001001001100111100000000
000000000000000101000000000000001100110011000000000000
000000000000000000000110010001001001001100111000000000
000000000000001001000010100000001100110011000000000000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000101000110011000000000000

.logic_tile 2 7
000000000000000001100110100001011100000000000000000000
000000000000010000000011110000000000001000000000000000
101000000000000000000000001000000000000010000100000000
100000000000000000000010110101000000000000000000000000
010000000000000000000110010001000000000010000000000000
010000000000000000000010100000000000000000000000000000
000000000000001000000000010000001010001100110100000000
000000000000000101000010100000011111110011000000000001
000000000000000000000000000000011100000010000000000000
000000000000000111000000000000000000000000000000000000
000000000000000001100000001000000000000010000100000000
000000000000000000000000001101000000000000000000000000
000000000000000000000000000001001010000010000000000000
000000000000001001000010001101111100000000000000000000
000000000000000000000000000001100000000000100000000000
000000000000000000000000000000101110000000000010000000

.ramb_tile 3 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000001001100010110001000001000010110000000000
000000000000001011100110011001101111000001010000000000
111000000000001000000110001001001010111001110100000000
000000000000001111000010101101001000111011110000000000
110001000000000101000111100111101111000000000000000000
110010100000000101100110111101111101000001000000000000
000000000000000101000010111000000000000000100000000000
000000000000000101000011001001001011000010100000000000
000000000000000001100000001101101110001100000000000000
000000000000000000000000000001100000000100000000000000
000000000000000000000000011101111010000000000000000000
000000000000000000000011100101101100000010000000000000
000010100000001000000110001101000000000010000000000000
000000000000000001000010101001000000000000000000000000
000000000000000000000010111101111010010011100000000000
000000000000000000000010000101101100000101100000100000

.logic_tile 5 7
000000000000001101100110010111011110000010100100000001
000000000000000001000010000101101100000001110001000101
111000000000000000000011100001000000000000110000000000
000000000100000000000000001011001011000000100000000000
110000000000001001100000000001100001000001010000000000
110000000000001001000010100111101111000001000000000000
000000000000000101100000000000011110000000000000000000
000000000000000000000000001101011101010010100000000000
000000000000000000000010100001100000000000010000000000
000000000000001101000100000001101110000001010000000000
000000000000001000000110001111111100000000000000000001
000000000000001001000100001011001000000001000000000101
000000000000000101000011101101000000000001000010000000
000000000000000000100010010101000000000000000010100000
000000000000001001100110001011001000000011000100000001
000000000000000001100010011111011001000011010000000010

.logic_tile 6 7
000000000001001101000111100101011101000110100000000000
000000000000000111100100000111101000001000000000000000
111000000001011001100000010011111010000000100000000000
000000000000000001000010000101011110101000010000000000
110000000000001001100010110101111111001100000000000000
110000000000000101000110000101001110001101000000000000
000000000000000101100110100001011010010010100000000000
000000000000001101000010111111001001000001010000000000
000000000000001000000110000001011111001100000000000000
000000000000001011000010101101001111001110000000000000
000000000000000101000000001000011101010100100110000000
000000000000000101100010011101011000000000000000100000
000000000000000101000011101011000001000000100100000000
000000000000000001100110111011101001000010100000000000
000000000000000001000110001011001100101001000000000000
000000000000001101000000000111011010010000000000000000

.logic_tile 7 7
000000000000001111000010101101011001111100000000000000
000000000000000011000010111111001001110100000000000000
000000000000001111100010100101011111001001010000000000
000000000000001001000110101001001011000001010000000000
000000000000000101000111000000011011000110100000000000
000000000000000001000110100001001000000000100000000000
000000000000000001100010010011011011000010100000000000
000000000000001101100010011111101011000001100000000000
000000000000010000000000000101111101101001000000000000
000000000000101101000010111101101000100000000000000000
000001000000000101000000000101111011000011100000000000
000000100000000000100000001101011110000001000000000000
000000000000000000000000010101111001000000100000000000
000000000000000000000010000011111010100000110000000000
000000100000001001100110001001011010111000000000000000
000000000000000001000000001101101000100000000000000000

.logic_tile 8 7
000000100000000101000110100001001101101101010100000000
000000000000000000100010101011001011111111110001000000
111000000000001000000000011101011110110000010000000000
000000000000001011000010100111011110110000110000000000
010000000110001101100010000000011101010000000000000000
110000000000000101000100000000011000000000000000000000
000000000001010101000010101001001100000010000000000000
000000000000101111000010101011100000000011000000000000
000000000001010001100000010101001001101001010000000000
000000001000100001000010000111011001101000010000000000
000000000000000000000010101011011010000110000000000000
000000000000000000000000001011000000000100000000000000
000000000000000101100000000011111010000110000000000000
000000000000000101000000000011110000000001000000000000
000000000000001101100110100000011111010000000000000000
000000000000000001100000000000001010000000000000000010

.logic_tile 9 7
000001000000000000000000000111111000000000000000000000
000000000000001101000010110111110000001100000000000000
111000000000000101000010100001011000010000100110100001
000000000000000101100100000000001110101000010000000000
010000000000000000000110000000011000000010000000000000
010000000000001111000000000000000000000000000000000000
000000000000000001100110001001001111101000010100000000
000000000000000000000010101001011011110100010000000000
000000000001010000000000000111111001000000000000000000
000000000000000000000000000111101011100000000000000000
000001000000001001100000001001011010000111000000000000
000010100000001001100000000001011010001110000000000000
000000000000001001100110001111111100001000000000000100
000000000000000001000100000011001011000000000000000100
000000000000001000000000010101111011000100000100000000
000000000000000001000010010000101001101000000000000000

.ramb_tile 10 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 7
000000000000000000
000000000001001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 8
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000111010010101
000000001001111100
001110000000000000
000000110000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001110000000001
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000001000000111110001001000001100111100000000
000000000000000001000110000000101000110011000000010000
101000000000000001100010100111001000001100111100000000
100000000000000000000000000000001001110011000000000000
010000000000001000000110100001001000001100111100000000
110000000110000001000100000000101001110011000000000000
000000000000000101000000000111001000001100111100000000
000000000000000000000000000000101001110011000000000000
000000100000000000000000000001001001001100111100000000
000000000000000000000000000000101100110011000000000000
000000000000001000000000001000001000001100110100000000
000000000000000001000000000001001001110011000000000000
000000000000000001100110000001111110000010000000000000
000000000000000000000000001111001001000000000000000000
000000000000001000000000001101101110000010000000000000
000000000000000001000000001001001010000000000000000000

.logic_tile 2 8
000000000000000000000000010000000000000010000000000000
000000000000000101000011110000001111000000000000000100
111000000000000011100110101101000001000000010010000001
000000000000000000100010100101101000000001010000000100
010000000000000000000011101000011000000010000000000000
010000000000000000000000001101000000000000000000000000
000000000000000000000010110000000001000000000100000000
000000000000000001000110101111001101000010000000000100
000000000000000000000000001001111010000110000000000000
000000000000000000000000001101000000000100000000000001
000010100000000000000110000111001110000000000000000000
000000000000000000000000000000011111101001000000100000
000000000000001001100110011001111010011111110001000100
000000000000000001000010001001111000111111110010100000
000000000000000000000000001000000000001100110000000000
000000000000000000000011111111001110110011000000000000

.ramt_tile 3 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 8
000000000001010101000000000000000001000000000000000000
000000000000000000100000001111001111000010000000000000
111000000000000001100000001111000001000000100000000000
000000000000000000100000000101101110000000000000000000
010000000000000000000111000001100001000000100010000000
110000000000000000000000000000001010000001010000100100
000000000000000101000000000000001110000010000110100000
000000000000000001000000000000010000000000000000000010
000000000000000001100110000001000000000000000000000000
000000000000000000000010001111000000000010000000000010
000001000000000000000000000000001110010000000000000000
000000100000000001000000000000011000000000000000000010
000000000000000000000110001011001100111111000000000000
000000000000000000000000000011101101101001000000000000
000000000000000000000110100011000000000001010000000000
000000000000000001000000000011101000000001000000000000

.logic_tile 5 8
000000000000000001100010100011111010001100000000000000
000000000000000101000111101101000000000100000000000000
111000000000001101100010110111001010000110000100000100
000000000000000001000111100001101011000110100000000010
010000000000001101100110111000001101000000100000000000
010000000000000101000011011001011110010000100000000000
000000000000001000000010111000001111000000100000000000
000000000000001011000010100001001010010000000000000000
000000000000001000000111000001111011000000100100000001
000000000000000001000100000000111000101001010000100010
000000000000001001100000000011011101000111000110000000
000000000000000011000000000101001111000110000000000010
000000000000000001100110000101011100001001000000000000
000000000000000000000000000101100000000001000000000000
000000000000000001100000010001011010001000000000000000
000000000000000000100010001001010000000000000000100000

.logic_tile 6 8
000000000000000000000000010000011011000110100000000000
000000000000000000000010101011001010000100000000000000
111000000000000101000110000011011011000100000000000000
000000000000001101100010110011011101010100100000000000
010000000000000000000010001111111010000110000000000000
110000000000000000000010111001100000001010000000000000
000000000000001101000010001011001101011111110000000000
000000000000000111100000001011101000000111110000000000
000000000000001101100000001011111110001111100000000000
000000000000001001000010001001111100101111110000000000
000000000000000001100110000111111110000100000100000000
000000000000000000100100001101100000001001000000100000
000000000000000101000000000011111110010110100000000000
000000000000000000000000001001001110000000010000000000
000000000000000001100010111001111110000100000100000000
000000000000000001000010111001010000000110000000000010

.logic_tile 7 8
000000000000010000000000011101001110000110100000000000
000000000000100000000010001001101101001111110000000000
111000000000000000000000010000001011010000000100000000
000000000000000000000011000000001011000000000000000000
010010100010000001100111010101100000000000000100000000
000001000000000001000110110000101001000000010000000000
000000001110001101000111000111011001100000000000000000
000000000000001011100010001111111010000000000000000000
000000000000000000000000001101100000000001000100000000
000000000000000000000010100011100000000000000000000000
000000000000001000000000000101011010010111100000000000
000000000000000001000000000111101011001011100000000000
000000000000001000000010000000000000000000000000000000
000000000000000101000010000000000000000000000000000000
010000000000000000000000000101011010010010100000000000
000000000000000000000000000000011010000001000000000000

.logic_tile 8 8
000001000001000000000000001011011011000001000000000000
000000000000000101000000000101111100000000000000000000
111000000000000101100011100001011011111001010000000000
000000000000000000000010111111011111010000010000000000
110000000000001000000000000011011011000000000000000000
110000000000000001000000000000111010100000000000000000
000000000000000001000110010011111000000100000000000000
000010000000000000100010011011010000001100000000000000
000000000001010000000010101001101010000110100000000000
000000000000000000000000001111101000001111110000000000
000000000000000000000000001000011100010110000000000000
000000000000000101000000001111001111000000000000000000
000000000000000000000110011011000001000000000000000000
000000000000000000000010000101101100000000100000000000
000000000000000000000110111101111100010110110100000001
000000000000000000000010000001101111101001010000000000

.logic_tile 9 8
000000000000101000000010101101000000000000000000100000
000000000001000001000100001001000000000001000000000000
111000000100000000000000000101100001001100110000000000
000000000000001101000010101101001010110011000000000000
110000000000000000000000001111101000001000000010000000
010000000000001101000010100001010000000001000000000000
000000000000000111100110010000000000000000000000000000
000000000000000111000010000000000000000000000000000000
000000000000000000000000010101011010001100110000000000
000000000000000000000010000000100000110011000000000000
000000000000001011100000000001011101010000100100000001
000000000000000001100000000000001011000000010000100001
000000000000000001100000000000011101000010100000000000
000000000000000000000000000111001011000010000000000000
000000000000000011100000000111111000000000000001000000
000000000000001101000000001001000000000001000000000010

.ramt_tile 10 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
000101111000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 9
000000000000000000
000000000000000000
000000111000000000
000000001000000000
000000000000001100
000000000000001100
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000011000010
000000000011110000
000000000000000000
000000000000000001
000011010000000001
000001111000000000

.logic_tile 1 9
000000000000000000000110010011100000000000001000000000
000000000000000000000010000000100000000000000000001000
111000000000000000000000010011000000000000001000000000
000000000000001111000010000000000000000000000000000000
000000000010000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000001000000000000000000010000001000001100111100000000
000010100000000000000011110000001001110011000000000000
000000000000001000000000000000001001001100111100000000
000000000000000011000000000000001100110011000000000000
000000000000001000000110000111101000001100111100000000
000000000000000001000000000000000000110011000000000000
000000000000000000000000000000001001001100110100000000
000000000000000000000000000000001001110011000000000000
010000000000000001100000001000000001001100110100000001
010000000000000000000000001101001101110011000000000000

.logic_tile 2 9
000000000000000000000000000000011000000000100100000000
000000000000000000000010100000001001000000000000000000
111000000000000101000000000000001010000010000000000000
000000000000001101100010100000010000000000000000000000
110000000000001000000110000101000000000010000000000000
110000000000000001000010110000000000000000000000000000
000000000000000000000000000001101000000100000100000000
000000000000000000000010110000010000000000000000000000
000000000000000000000000000000011100000010000000000000
000000000000000000000000000000000000000000000000000000
000000000001010001100010000000001000000100000100000000
000000000000000000000000000000011011000000000000000000
000000000000000000000111100011100001000000100000000100
000000000000000000000100000000101001000000000000000000
000000000000000000000000001000001011000000000000000001
000000000000000000000000000011011011010000000010000000

.ramb_tile 3 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000000000010100001000000000001010000000000
000000000000000000000000000101101110000010000000000000
111000000000000000000000000101111110000110000100000000
000000000000000000000000000101111110000110100000000000
110001000000000001000000000000000000000000000000000000
010010100000000101000000000000000000000000000000000000
000000000000000000000010100111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001100011100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000100000000110000000001110001100110000000000
000000000001000000000000001011010000110011000000000000

.logic_tile 5 9
000000000000000101000000000000011000000010000000000000
000000000000000000000000000000000000000000000000000000
111000000000000101000011100111011000010100100100000000
000000000000000101000111110000011100000000000000100000
110000000000001101100000000001000000000010000000000000
010010000000001011000000000000000000000000000000000000
000000000000000000000010001101011000000000010000000000
000000000000001101000000000001001000000000000000000000
000010101110001001100000010000000000000000000000000000
000000000000001001000010010000000000000000000000000000
000000000100000000000000000000011010000010000000000000
000000000000000000000000000000010000000000000000000000
000010100000000101100000000000001010000010000000000000
000001000100000000000000000000000000000000000000000000
000000000000000000000000001011000001000000010000000000
000000000000000000000000001001001010000000000000000000

.logic_tile 6 9
000000000000001000000110000111011010010110000000000000
000000000000000111000111111001101011000110000000000000
111000000000000001100110011111101010000011000000000000
000000000000000111000011000101011111000111000000000000
110001000000000000000011100101101110000011100000000000
110000100000000000000000001101011000000001010000000000
000000000000000000000000010001101100000000000000000000
000000000000000111000010001001111110000000100000000000
000000000000001000000000000111011011010110100000000000
000000000000000001000010001101101100000100000000000000
000000000000001000000000000011011111010100100100000000
000000000000000101000000000000011000000000000000000000
000001000000000000000011110001111011010100100100000000
000010100000000001000110010000111111000000000000000000
000000000000000101100110100101011001010110100000000000
000000000000000001000000001111101110001000000000000000

.logic_tile 7 9
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
111000000000001001100000011000000000000000000000000000
000000000000000001100011101111000000000010000000000000
010000000000000000000110010011011000000111000100000000
110000000000000101000111111011100000000110000000100000
000000000000001001100000000001011101010111100000000000
000000000000000001000000001101001010001011100000000000
000000000000001000000110010001101011010010100100000000
000000000000001101000010000000001000000001010000000000
000000000000000000000000010101111101000010100100000000
000000000000000001000010000000011000001001010000000000
000000000000000000000000010111001010000110100000000000
000001000000000000000010000001111100001111110000000000
000000000000000000000000000000011001010000000010000000
000000000000000000000010100000011111000000000000100100

.logic_tile 8 9
000000000000000000000110000001001011010110100100000000
000000000000000101000010110000101010001000000001000000
111000000000000000000110100011101101010001010000000000
000000000000000101000000001111011010111000000000000000
010000000000001000000010110101011100111001010110000000
110000000000000001000011000001011001110000000000000000
000000000000000101000110001001011010000110100000000000
000000000000000001000100000011011011001111110000000000
000000000000000001100000010111111000000100000001000000
000000000000000000000010000000110000001001000000000000
000000000000001001100110001101111000000011000110000000
000000000000000101000000000011000000000111000000000000
000000000000001111100110100000000000000000000000000000
000000000000001101000010001001001110000000100001000000
000000000000000000000000010011101110000001110000000000
000000000000000000000010000011011110010100100000000000

.logic_tile 9 9
000000000000000001100000000101101110001000000000000000
000000000000000000000000001111010000000000000000000000
111000000000001000000010110111101111110111100000000000
000000000000000011000010001111111010101011010000000000
010010100000000000000110100000000000000000000000000000
110001000000000000000100000000000000000000000000000000
000000000000001000000000000001100000000010000100000000
000000000000000001000000000000001000000000000000000000
000000000000001000000000000000001111010110000100000000
000000000000000001000000000000001001000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000010100000001000000110001011111000000011100000000000
000001000001011001000010110001111100000011000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.ramb_tile 10 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 9
000001010000000010
000000001000000000
000000000000000000
000000000000000001
000000000010010101
000000000011110000
001111010000000000
000011111000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000

.logic_tile 1 10
000000000000000000000010101001001010000000000000000000
000000000000001101000010011101111000010000000000000000
101000000000000101000000000000000000000000000000000000
100000000000000000000010100000000000000000000000000000
010000000000000000000000000000000000000010000100000000
010000000000000000000010100000001101000000000000000010
000000000000000000000010100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001101101100000000000000110
000000000000000000000000000001101010000000000000000000

.logic_tile 2 10
000000000000000000000110010101000000000000001000000000
000000000000000101000011010000000000000000000000001000
111000000000000101000000000001100001000000001000000000
000000000000001001100000000000001000000000000000000000
010000000000001101000000000101101001001100111000000000
010000000000001011000010100000001000110011000000000000
000000000000000000000010110111101000001100111000000000
000000000000000101000011010000101101110011000000000000
000000000000000000000010000011001000001100111000000000
000000000000000000000100000000101010110011000000000000
000000000000000000000000000001101000001100110000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000000000101111001000001000000000000
000000000000000000000000000001101111000000000000000000
110000000000000111000110000000011010000000000100000000
110000000000000000000000001001010000000010000000000000

.ramt_tile 3 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 10
000000000000000000000000000000000000000000001000000000
000000000000000000000010100000001111000000000000001000
000000000000000101000000000001000001000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000000001000000000101001001001100111000100000
000000000000000101000000000000001111110011000000000000
000000000000000000000000000111101001001100111000000000
000000000000000000000010100000101011110011000000000010
000000000000000000000000000011101000001100111000000000
000000000000000000000000000000101010110011000000000000
000000000000000000000011101111101000001100110000000000
000010100000000000000000000001100000110011000000000010
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000111000000000000000000000000000000
000000000000001111000100000000000000000000000000000000
110000000000000000000010100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000001000000010011101011010100100100000000
000000000000000000000011000000111001101001010000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000100000000000000110101101101100000000000000000000
000000000000000000000000000001110000001000000000000000
000000000000000000000000001101100001000001110000000000
000000000000000000000000001101001001000011110000000000

.logic_tile 7 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000110101000000000000010000000000000
000000000000000000000000001011000000000000000001000101
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001101000000000000000000

.logic_tile 8 10
000000000000000000000110000000000000000010000000000001
000000000000000111000100000000001100000000000000000000
111000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
110000000000000000000110000011011010000010000000000000
010000000000000000000100000000100000000000000000000010
000000000000001000000000000001000000000000000100000000
000000000000000001000000000000000000000001000000000000
000000000000000001000110011011001110001000000100000000
000000000000000001000010100001011011100000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110011101101000000000000010000000
000000000000000000000010000001011111000001000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000000000000000000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000

.ramt_tile 10 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000000000000001110000010000100100000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000000011000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000001100000000101100001000010000100000000
000000000000000000000000000000101100000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.ramb_tile 3 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 11
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000010000000000000
000000000000000000000000001101000000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000110000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000000000000000010
000000000000000000
000000111000000000
010000001000000001
000000000010110001
000000000011110001
001101110000000000
000000001000000000
000000000000000000
000100000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000001111000000010
000000001000000000

.io_tile 0 12
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000001000000000000000000100000000
001000000000000000000000001001000000000010000000100000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 3 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000010100101
001000000000000000000000000000000000000000000011100000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 12
010010100000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
001010000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 12
010001000000000000000000000000000000000000000000000000
001010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
000010000100000010
000000110100000000
000000111100000000
000000001100000001
000000000100000001
000000000111010000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 13
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 3 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 10 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000100000000000000
000000000000000000
000010000000000000
000101110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 10 5
0000000000000000000015051515101415151015100510041441151510401000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 1 $abc$32840$auto$rtlil.cc:1969:NotGate$32760_$glb_sr
.sym 2 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582_$glb_ce
.sym 3 $PACKER_GND_NET_$glb_clk
.sym 4 one_hundredkhz_$glb_clk
.sym 6 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335_$glb_ce
.sym 7 CLK$SB_IO_IN_$glb_clk
.sym 8 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$31390_$glb_ce
.sym 39 sd_cmd_resp_ptr[3]
.sym 41 $abc$32840$new_n489_
.sym 42 $abc$32840$auto$wreduce.cc:455:run$24816[0]
.sym 44 $abc$32840$new_n472_
.sym 45 $abc$32840$new_n485_
.sym 46 sd_cmd_resp_ptr[0]
.sym 47 $abc$32840$new_n488_
.sym 48 $abc$32840$auto$ice40_ffinit.cc:141:execute$32700
.sym 49 $abc$32840$new_n473_
.sym 50 $abc$32840$auto$ice40_ffinit.cc:141:execute$32704
.sym 51 $abc$32840$auto$ice40_ffinit.cc:141:execute$32688
.sym 52 $abc$32840$procmux$24645.B_AND_S[6]_new_
.sym 53 $abc$32840$new_n468_
.sym 54 $abc$32840$procmux$24645.B_AND_S[9]_new_
.sym 77 sd_cmd_resp_ptr[5]
.sym 177 $abc$32840$new_n467_
.sym 178 $abc$32840$new_n493_
.sym 179 $abc$32840$auto$ice40_ffinit.cc:141:execute$32708
.sym 180 $abc$32840$procmux$24645.B_AND_S[11]_new_
.sym 181 $abc$32840$sub$microsd.v:416$93_Y[0]
.sym 182 $abc$32840$procmux$24684.B_AND_S[16]_new_
.sym 183 $abc$32840$new_n474_
.sym 184 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$29578_new_inv_
.sym 187 $abc$32840$new_n477_
.sym 209 $abc$32840$auto$ice40_ffinit.cc:141:execute$32692
.sym 219 $abc$32840$new_n484_
.sym 256 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30138[2]_new_inv_
.sym 291 $abc$32840$procmux$24684.B_AND_S[23]_new_
.sym 292 $abc$32840$new_n453_
.sym 293 $abc$32840$new_n458_
.sym 294 $abc$32840$new_n457_
.sym 295 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$29613_new_inv_
.sym 296 $abc$32840$auto$ice40_ffinit.cc:141:execute$32684
.sym 297 $abc$32840$new_n455_
.sym 298 $abc$32840$new_n464_
.sym 308 $PACKER_VCC_NET
.sym 325 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25594[1]_new_inv_
.sym 326 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_
.sym 367 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30138[2]_new_inv_
.sym 369 $abc$32840$procmux$24523.B_AND_S[10]_new_
.sym 405 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30287
.sym 406 $abc$32840$new_n867_
.sym 407 $abc$32840$auto$ice40_ffinit.cc:141:execute$32676
.sym 408 $abc$32840$procmux$24684.B_AND_S[18]_new_
.sym 409 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$29586_new_inv_
.sym 410 sd_cmd_resp_ptr_r2[6]
.sym 411 sd_cmd_resp_ptr_r2[2]
.sym 412 sd_cmd_resp_ptr_r2[7]
.sym 437 SD_CLK$SB_IO_OUT
.sym 575 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30287
.sym 635 init_delay[2]
.sym 636 init_delay[3]
.sym 637 $0\init_delay[13:0][4]
.sym 638 init_delay[5]
.sym 639 $0\init_delay[13:0][6]
.sym 640 init_delay[7]
.sym 641 cb_rd_en
.sym 699 cb_rd_en
.sym 716 $abc$32840$auto$rtlil.cc:1832:Not$24789
.sym 746 init_delay[8]
.sym 747 init_delay[9]
.sym 748 init_delay[10]
.sym 749 init_delay[11]
.sym 750 init_delay[12]
.sym 751 init_delay[13]
.sym 752 $abc$32840$new_n562_
.sym 753 $abc$32840$new_n563_
.sym 830 CLK$SB_IO_IN
.sym 833 $PACKER_VCC_NET
.sym 835 $abc$32840$auto$rtlil.cc:1832:Not$24789
.sym 836 CLK$SB_IO_IN
.sym 849 $abc$32840$auto$rtlil.cc:1832:Not$24789
.sym 850 $PACKER_VCC_NET
.sym 856 CLK$SB_IO_IN
.sym 862 clkdiv[2]
.sym 863 clkdiv[3]
.sym 864 clkdiv[4]
.sym 865 clkdiv[5]
.sym 866 clkdiv[6]
.sym 867 clkdiv[0]
.sym 868 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$32377
.sym 897 $abc$32840$auto$rtlil.cc:1832:Not$24789
.sym 905 CLK$SB_IO_IN
.sym 936 $PACKER_VCC_NET
.sym 944 one_hundredkhz
.sym 952 $PACKER_VCC_NET
.sym 954 $abc$32840$auto$rtlil.cc:1832:Not$24789
.sym 961 $PACKER_VCC_NET
.sym 972 one_hundredkhz
.sym 973 $abc$32840$auto$rtlil.cc:1832:Not$24789
.sym 974 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$24936[0]_new_inv_
.sym 976 init_delay[1]
.sym 981 $0\one_hundredkhz[0:0]
.sym 1009 $PACKER_VCC_NET
.sym 1017 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30154
.sym 1038 one_hundredkhz
.sym 1088 clkdiv[1]
.sym 1158 $abc$32840$auto$rtlil.cc:1832:Not$24789
.sym 1204 one_hundredkhz
.sym 1259 clkdiv[0]
.sym 1881 $abc$32840$auto$wreduce.cc:455:run$24816[2]
.sym 1882 $abc$32840$auto$wreduce.cc:455:run$24816[3]
.sym 1883 $abc$32840$auto$wreduce.cc:455:run$24816[4]
.sym 1884 $abc$32840$auto$wreduce.cc:455:run$24816[5]
.sym 1885 sd_cmd_resp_ptr[2]
.sym 1886 sd_cmd_resp_ptr[1]
.sym 1909 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30287
.sym 1934 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30287
.sym 1945 SD_CLK$SB_IO_OUT
.sym 1953 SD_CLK$SB_IO_OUT
.sym 1957 sd_cmd_resp_ptr_r2[0]
.sym 1970 $abc$32840$auto$ice40_ffinit.cc:141:execute$32700
.sym 1971 $abc$32840$new_n473_
.sym 1972 $PACKER_VCC_NET
.sym 1973 $abc$32840$auto$ice40_ffinit.cc:141:execute$32688
.sym 1978 $abc$32840$auto$ice40_ffinit.cc:141:execute$32700
.sym 1980 $abc$32840$auto$ice40_ffinit.cc:141:execute$32704
.sym 1999 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_
.sym 2000 sd_cmd_resp_ptr[0]
.sym 2003 $abc$32840$auto$ice40_ffinit.cc:141:execute$32700
.sym 2014 $abc$32840$auto$ice40_ffinit.cc:141:execute$32704
.sym 2016 $abc$32840$new_n473_
.sym 2017 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_
.sym 2022 $PACKER_VCC_NET
.sym 2023 sd_cmd_resp_ptr[0]
.sym 2032 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_
.sym 2033 $abc$32840$new_n473_
.sym 2035 $abc$32840$auto$ice40_ffinit.cc:141:execute$32688
.sym 2038 $abc$32840$auto$ice40_ffinit.cc:141:execute$32700
.sym 2039 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_
.sym 2040 $abc$32840$new_n473_
.sym 2047 $abc$32840$auto$ice40_ffinit.cc:141:execute$32688
.sym 2063 sd_cmd_resp_ptr[4]
.sym 2064 $abc$32840$new_n476_
.sym 2065 $abc$32840$procmux$24645.B_AND_S[8]_new_
.sym 2066 $abc$32840$procmux$24645.B_AND_S[14]_new_inv_
.sym 2067 $abc$32840$auto$ice40_ffinit.cc:141:execute$32692
.sym 2068 $abc$32840$new_n484_
.sym 2069 $abc$32840$new_n480_
.sym 2070 $abc$32840$auto$ice40_ffinit.cc:141:execute$32696
.sym 2080 $PACKER_VCC_NET
.sym 2102 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_
.sym 2103 $abc$32840$auto$wreduce.cc:455:run$24816[0]
.sym 2109 sd_cmd_resp_ptr[4]
.sym 2127 $abc$32840$auto$ice40_ffinit.cc:141:execute$32708
.sym 2139 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$25145
.sym 2145 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30138[2]_new_inv_
.sym 2154 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30287
.sym 2155 $abc$32840$procmux$24645.B_AND_S[11]_new_
.sym 2156 $abc$32840$auto$ice40_ffinit.cc:141:execute$32688
.sym 2157 $abc$32840$new_n472_
.sym 2158 $abc$32840$new_n474_
.sym 2160 $abc$32840$new_n467_
.sym 2161 $abc$32840$auto$ice40_ffinit.cc:141:execute$32700
.sym 2162 $abc$32840$new_n489_
.sym 2163 $abc$32840$auto$wreduce.cc:455:run$24816[3]
.sym 2164 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30138[2]_new_inv_
.sym 2165 $abc$32840$auto$wreduce.cc:455:run$24816[5]
.sym 2166 $abc$32840$new_n485_
.sym 2168 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$25145
.sym 2169 $abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_
.sym 2170 $abc$32840$auto$wreduce.cc:455:run$24816[0]
.sym 2173 $abc$32840$procmux$24645.B_AND_S[6]_new_
.sym 2174 $abc$32840$new_n468_
.sym 2175 $abc$32840$procmux$24645.B_AND_S[9]_new_
.sym 2176 $abc$32840$procmux$24523.B_AND_S[10]_new_
.sym 2181 $abc$32840$auto$wreduce.cc:455:run$24811[1]_new_
.sym 2182 SD_CLK$SB_IO_OUT
.sym 2183 $abc$32840$new_n484_
.sym 2185 $abc$32840$auto$wreduce.cc:455:run$24811[1]_new_
.sym 2186 $abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_
.sym 2187 $abc$32840$auto$wreduce.cc:455:run$24816[5]
.sym 2188 SD_CLK$SB_IO_OUT
.sym 2191 $abc$32840$procmux$24645.B_AND_S[9]_new_
.sym 2192 $abc$32840$new_n474_
.sym 2193 $abc$32840$new_n485_
.sym 2194 $abc$32840$auto$wreduce.cc:455:run$24816[3]
.sym 2198 $abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_
.sym 2199 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$25145
.sym 2200 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30138[2]_new_inv_
.sym 2203 $abc$32840$new_n489_
.sym 2204 $abc$32840$auto$wreduce.cc:455:run$24816[5]
.sym 2205 $abc$32840$procmux$24645.B_AND_S[11]_new_
.sym 2206 $abc$32840$new_n474_
.sym 2209 $abc$32840$new_n474_
.sym 2210 $abc$32840$procmux$24645.B_AND_S[6]_new_
.sym 2211 $abc$32840$auto$wreduce.cc:455:run$24816[0]
.sym 2212 $abc$32840$new_n472_
.sym 2215 $abc$32840$procmux$24523.B_AND_S[10]_new_
.sym 2216 $abc$32840$new_n468_
.sym 2217 $abc$32840$new_n467_
.sym 2218 $abc$32840$auto$ice40_ffinit.cc:141:execute$32688
.sym 2221 $abc$32840$auto$wreduce.cc:455:run$24811[1]_new_
.sym 2222 $abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_
.sym 2223 $abc$32840$auto$wreduce.cc:455:run$24816[0]
.sym 2224 SD_CLK$SB_IO_OUT
.sym 2227 $abc$32840$procmux$24523.B_AND_S[10]_new_
.sym 2228 $abc$32840$new_n484_
.sym 2229 $abc$32840$new_n467_
.sym 2230 $abc$32840$auto$ice40_ffinit.cc:141:execute$32700
.sym 2231 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30287
.sym 2232 CLK$SB_IO_IN_$glb_clk
.sym 2234 $abc$32840$procmux$24523.B_AND_S[10]_new_
.sym 2235 $abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_
.sym 2236 $abc$32840$new_n555_
.sym 2237 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25334[0]_new_inv_
.sym 2238 $abc$32840$new_n439_
.sym 2239 $abc$32840$auto$wreduce.cc:455:run$24811[1]_new_
.sym 2240 $abc$32840$new_n744_
.sym 2241 $abc$32840$auto$ice40_ffinit.cc:141:execute$32660
.sym 2248 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30287
.sym 2250 $abc$32840$auto$ice40_ffinit.cc:141:execute$32700
.sym 2251 $abc$32840$auto$ice40_ffinit.cc:141:execute$32696
.sym 2254 $abc$32840$auto$ice40_ffinit.cc:141:execute$32704
.sym 2256 $abc$32840$auto$ice40_ffinit.cc:141:execute$32688
.sym 2258 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30287
.sym 2264 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30287
.sym 2270 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335
.sym 2274 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30287
.sym 2281 sd_mem_state[0]
.sym 2287 $abc$32840$new_n488_
.sym 2289 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30287
.sym 2290 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30138[2]_new_inv_
.sym 2291 SD_CLK$SB_IO_OUT
.sym 2293 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_
.sym 2295 $abc$32840$new_n467_
.sym 2296 $abc$32840$new_n453_
.sym 2297 $PACKER_VCC_NET
.sym 2298 $abc$32840$auto$ice40_ffinit.cc:141:execute$32704
.sym 2299 SD_CLK$SB_IO_OUT
.sym 2301 $abc$32840$new_n455_
.sym 2302 sd_cmd_resp_ptr_r2[0]
.sym 2304 $abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_
.sym 2305 $abc$32840$auto$ice40_ffinit.cc:141:execute$32708
.sym 2308 $abc$32840$procmux$24684.B_AND_S[16]_new_
.sym 2310 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$29578_new_inv_
.sym 2311 $abc$32840$procmux$24523.B_AND_S[10]_new_
.sym 2312 $abc$32840$new_n493_
.sym 2315 $abc$32840$sub$microsd.v:416$93_Y[0]
.sym 2316 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$25145
.sym 2321 $abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_
.sym 2323 SD_CLK$SB_IO_OUT
.sym 2326 $abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_
.sym 2327 SD_CLK$SB_IO_OUT
.sym 2328 $abc$32840$procmux$24523.B_AND_S[10]_new_
.sym 2329 $abc$32840$auto$ice40_ffinit.cc:141:execute$32708
.sym 2333 $abc$32840$procmux$24684.B_AND_S[16]_new_
.sym 2335 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$29578_new_inv_
.sym 2338 $abc$32840$new_n467_
.sym 2339 $abc$32840$new_n488_
.sym 2340 $abc$32840$procmux$24523.B_AND_S[10]_new_
.sym 2341 $abc$32840$auto$ice40_ffinit.cc:141:execute$32704
.sym 2344 sd_cmd_resp_ptr_r2[0]
.sym 2347 $PACKER_VCC_NET
.sym 2350 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30138[2]_new_inv_
.sym 2351 $abc$32840$auto$ice40_ffinit.cc:141:execute$32708
.sym 2352 $abc$32840$sub$microsd.v:416$93_Y[0]
.sym 2353 $abc$32840$new_n453_
.sym 2357 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30138[2]_new_inv_
.sym 2358 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$25145
.sym 2359 $abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_
.sym 2362 $abc$32840$new_n455_
.sym 2363 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_
.sym 2364 $abc$32840$sub$microsd.v:416$93_Y[0]
.sym 2365 $abc$32840$new_n493_
.sym 2366 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30287
.sym 2367 CLK$SB_IO_IN_$glb_clk
.sym 2369 $abc$32840$new_n865_
.sym 2370 sd_cmd_resp_ptr_r2[5]
.sym 2371 sd_cmd_resp_ptr_r2[1]
.sym 2372 $abc$32840$new_n861_
.sym 2373 $abc$32840$new_n863_
.sym 2374 sd_cmd_resp_ptr_r2[4]
.sym 2375 $abc$32840$new_n456_
.sym 2376 sd_cmd_resp_ptr_r2[3]
.sym 2385 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335
.sym 2386 sd_cmd[43]
.sym 2388 $abc$32840$procmux$24523.B_AND_S[10]_new_
.sym 2390 $abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_
.sym 2394 sd_mem_state[0]
.sym 2402 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_
.sym 2422 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$25145
.sym 2423 $abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_
.sym 2424 $abc$32840$auto$ice40_ffinit.cc:141:execute$32676
.sym 2428 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30138[2]_new_inv_
.sym 2429 $abc$32840$new_n464_
.sym 2430 $abc$32840$procmux$24523.B_AND_S[10]_new_
.sym 2431 $abc$32840$new_n453_
.sym 2432 $abc$32840$auto$ice40_ffinit.cc:141:execute$32708
.sym 2435 SD_CLK$SB_IO_OUT
.sym 2437 $abc$32840$auto$ice40_ffinit.cc:141:execute$32660
.sym 2438 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_
.sym 2441 $abc$32840$new_n457_
.sym 2442 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$29613_new_inv_
.sym 2443 $abc$32840$auto$ice40_ffinit.cc:141:execute$32684
.sym 2444 $abc$32840$new_n456_
.sym 2445 $abc$32840$sub$microsd.v:416$93_Y[7]
.sym 2446 $abc$32840$procmux$24684.B_AND_S[23]_new_
.sym 2449 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30287
.sym 2451 $abc$32840$auto$ice40_ffinit.cc:141:execute$32684
.sym 2452 $abc$32840$new_n455_
.sym 2453 $abc$32840$sub$microsd.v:416$93_Y[7]
.sym 2455 $abc$32840$new_n453_
.sym 2456 $abc$32840$auto$ice40_ffinit.cc:141:execute$32684
.sym 2457 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30138[2]_new_inv_
.sym 2458 $abc$32840$sub$microsd.v:416$93_Y[7]
.sym 2461 $abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_
.sym 2462 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$25145
.sym 2467 SD_CLK$SB_IO_OUT
.sym 2468 $abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_
.sym 2469 $abc$32840$auto$ice40_ffinit.cc:141:execute$32676
.sym 2470 $abc$32840$procmux$24523.B_AND_S[10]_new_
.sym 2473 $abc$32840$auto$ice40_ffinit.cc:141:execute$32708
.sym 2474 $abc$32840$auto$ice40_ffinit.cc:141:execute$32676
.sym 2475 $abc$32840$auto$ice40_ffinit.cc:141:execute$32684
.sym 2476 $abc$32840$auto$ice40_ffinit.cc:141:execute$32660
.sym 2479 $abc$32840$sub$microsd.v:416$93_Y[7]
.sym 2480 $abc$32840$new_n455_
.sym 2481 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_
.sym 2482 $abc$32840$new_n464_
.sym 2486 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$29613_new_inv_
.sym 2487 $abc$32840$procmux$24684.B_AND_S[23]_new_
.sym 2491 SD_CLK$SB_IO_OUT
.sym 2492 $abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_
.sym 2493 $abc$32840$new_n456_
.sym 2494 $abc$32840$new_n457_
.sym 2497 $abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_
.sym 2498 SD_CLK$SB_IO_OUT
.sym 2499 $abc$32840$procmux$24523.B_AND_S[10]_new_
.sym 2500 $abc$32840$auto$ice40_ffinit.cc:141:execute$32684
.sym 2501 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30287
.sym 2502 CLK$SB_IO_IN_$glb_clk
.sym 2506 $abc$32840$sub$microsd.v:416$93_Y[2]
.sym 2507 $abc$32840$sub$microsd.v:416$93_Y[3]
.sym 2508 $abc$32840$sub$microsd.v:416$93_Y[4]
.sym 2509 $abc$32840$sub$microsd.v:416$93_Y[5]
.sym 2510 $abc$32840$sub$microsd.v:416$93_Y[6]
.sym 2511 $abc$32840$sub$microsd.v:416$93_Y[7]
.sym 2517 SD_CLK$SB_IO_OUT
.sym 2523 sd_cmd_resp_ptr_r2[0]
.sym 2536 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30287
.sym 2545 $PACKER_VCC_NET
.sym 2547 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$32377
.sym 2558 $abc$32840$new_n453_
.sym 2559 $abc$32840$new_n458_
.sym 2561 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$29586_new_inv_
.sym 2562 sd_cmd_resp_ptr_r2[6]
.sym 2567 $abc$32840$auto$ice40_ffinit.cc:141:execute$32676
.sym 2568 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30138[2]_new_inv_
.sym 2569 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335
.sym 2570 $abc$32840$auto$ice40_ffinit.cc:141:execute$32684
.sym 2571 $abc$32840$new_n455_
.sym 2572 sd_mem_state[0]
.sym 2575 $abc$32840$sub$microsd.v:416$93_Y[2]
.sym 2576 $abc$32840$procmux$24684.B_AND_S[18]_new_
.sym 2579 $abc$32840$sub$microsd.v:416$93_Y[6]
.sym 2582 $abc$32840$new_n867_
.sym 2583 $abc$32840$sub$microsd.v:416$93_Y[2]
.sym 2584 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30287
.sym 2586 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_
.sym 2592 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_
.sym 2593 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335
.sym 2596 $abc$32840$new_n453_
.sym 2597 sd_mem_state[0]
.sym 2598 $abc$32840$new_n455_
.sym 2603 $abc$32840$procmux$24684.B_AND_S[18]_new_
.sym 2604 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$29586_new_inv_
.sym 2608 $abc$32840$new_n453_
.sym 2609 $abc$32840$sub$microsd.v:416$93_Y[2]
.sym 2610 $abc$32840$auto$ice40_ffinit.cc:141:execute$32676
.sym 2611 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30138[2]_new_inv_
.sym 2614 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_
.sym 2615 $abc$32840$sub$microsd.v:416$93_Y[2]
.sym 2616 $abc$32840$new_n458_
.sym 2617 $abc$32840$new_n455_
.sym 2620 sd_cmd_resp_ptr_r2[6]
.sym 2621 $abc$32840$new_n867_
.sym 2622 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335
.sym 2623 $abc$32840$sub$microsd.v:416$93_Y[6]
.sym 2627 $abc$32840$auto$ice40_ffinit.cc:141:execute$32676
.sym 2635 $abc$32840$auto$ice40_ffinit.cc:141:execute$32684
.sym 2636 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30287
.sym 2637 CLK$SB_IO_IN_$glb_clk
.sym 2641 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$32276
.sym 2645 cb_rd_en
.sym 2646 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$32276
.sym 2649 $0\one_hundredkhz[0:0]
.sym 2654 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30138[2]_new_inv_
.sym 2657 $PACKER_VCC_NET
.sym 2658 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$25145
.sym 2659 $PACKER_VCC_NET
.sym 2664 sd_cmd_resp_ptr_r2[0]
.sym 2674 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30193
.sym 2774 $abc$32840$new_n560_
.sym 2775 $abc$32840$auto$ice40_ffinit.cc:141:execute$32752
.sym 2776 init_delay[4]
.sym 2777 init_delay[0]
.sym 2778 init_delay[6]
.sym 2779 $abc$32840$auto$ice40_ffinit.cc:141:execute$32756
.sym 2780 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$24951[0]_new_inv_
.sym 2781 $abc$32840$procmux$24523.B_AND_S[32]_new_
.sym 2787 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335
.sym 2791 $abc$32840$auto$simplemap.cc:168:logic_reduce$26698_new_inv_
.sym 2793 sd_mem_state[0]
.sym 2798 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$32377
.sym 2799 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$25145
.sym 2805 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30138[2]_new_inv_
.sym 2828 $PACKER_VCC_NET
.sym 2829 init_delay[2]
.sym 2836 $PACKER_VCC_NET
.sym 2838 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$32377
.sym 2842 init_delay[7]
.sym 2846 init_delay[0]
.sym 2847 init_delay[6]
.sym 2848 init_delay[5]
.sym 2851 init_delay[1]
.sym 2853 init_delay[4]
.sym 2854 init_delay[3]
.sym 2859 $nextpnr_ICESTORM_LC_6$O
.sym 2861 init_delay[0]
.sym 2865 $auto$alumacc.cc:474:replace_alu$24843.C[2]
.sym 2867 $PACKER_VCC_NET
.sym 2868 init_delay[1]
.sym 2871 $auto$alumacc.cc:474:replace_alu$24843.C[3]
.sym 2873 $PACKER_VCC_NET
.sym 2874 init_delay[2]
.sym 2875 $auto$alumacc.cc:474:replace_alu$24843.C[2]
.sym 2877 $auto$alumacc.cc:474:replace_alu$24843.C[4]
.sym 2879 init_delay[3]
.sym 2880 $PACKER_VCC_NET
.sym 2881 $auto$alumacc.cc:474:replace_alu$24843.C[3]
.sym 2883 $auto$alumacc.cc:474:replace_alu$24843.C[5]
.sym 2885 init_delay[4]
.sym 2886 $PACKER_VCC_NET
.sym 2887 $auto$alumacc.cc:474:replace_alu$24843.C[4]
.sym 2889 $auto$alumacc.cc:474:replace_alu$24843.C[6]
.sym 2891 $PACKER_VCC_NET
.sym 2892 init_delay[5]
.sym 2893 $auto$alumacc.cc:474:replace_alu$24843.C[5]
.sym 2895 $auto$alumacc.cc:474:replace_alu$24843.C[7]
.sym 2897 $PACKER_VCC_NET
.sym 2898 init_delay[6]
.sym 2899 $auto$alumacc.cc:474:replace_alu$24843.C[6]
.sym 2901 $auto$alumacc.cc:474:replace_alu$24843.C[8]
.sym 2903 init_delay[7]
.sym 2904 $PACKER_VCC_NET
.sym 2905 $auto$alumacc.cc:474:replace_alu$24843.C[7]
.sym 2906 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$32377
.sym 2907 one_hundredkhz_$glb_clk
.sym 2909 resp_delay[0]
.sym 2910 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30154
.sym 2911 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$30168[1]_new_inv_
.sym 2912 $abc$32840$auto$ice40_ffinit.cc:141:execute$32680
.sym 2913 $abc$32840$new_n569_
.sym 2914 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30193
.sym 2915 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$32377
.sym 2916 $abc$32840$sub$microsd.v:406$91_Y[0]
.sym 2926 $abc$32840$procmux$24523.B_AND_S[32]_new_
.sym 2937 init_delay[1]
.sym 2942 resp_delay[0]
.sym 2944 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30154
.sym 2946 clkdiv[1]
.sym 2957 $auto$alumacc.cc:474:replace_alu$24843.C[8]
.sym 2962 init_delay[8]
.sym 2964 init_delay[10]
.sym 2965 $PACKER_VCC_NET
.sym 2967 init_delay[13]
.sym 2969 init_delay[7]
.sym 2970 init_delay[8]
.sym 2973 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$32377
.sym 2975 init_delay[5]
.sym 2982 init_delay[12]
.sym 2987 init_delay[9]
.sym 2989 init_delay[11]
.sym 2990 init_delay[12]
.sym 2994 $auto$alumacc.cc:474:replace_alu$24843.C[9]
.sym 2996 $PACKER_VCC_NET
.sym 2997 init_delay[8]
.sym 2998 $auto$alumacc.cc:474:replace_alu$24843.C[8]
.sym 3000 $auto$alumacc.cc:474:replace_alu$24843.C[10]
.sym 3002 init_delay[9]
.sym 3003 $PACKER_VCC_NET
.sym 3004 $auto$alumacc.cc:474:replace_alu$24843.C[9]
.sym 3006 $auto$alumacc.cc:474:replace_alu$24843.C[11]
.sym 3008 $PACKER_VCC_NET
.sym 3009 init_delay[10]
.sym 3010 $auto$alumacc.cc:474:replace_alu$24843.C[10]
.sym 3012 $auto$alumacc.cc:474:replace_alu$24843.C[12]
.sym 3014 init_delay[11]
.sym 3015 $PACKER_VCC_NET
.sym 3016 $auto$alumacc.cc:474:replace_alu$24843.C[11]
.sym 3018 $auto$alumacc.cc:474:replace_alu$24843.C[13]
.sym 3020 $PACKER_VCC_NET
.sym 3021 init_delay[12]
.sym 3022 $auto$alumacc.cc:474:replace_alu$24843.C[12]
.sym 3025 init_delay[13]
.sym 3027 $PACKER_VCC_NET
.sym 3028 $auto$alumacc.cc:474:replace_alu$24843.C[13]
.sym 3031 init_delay[11]
.sym 3032 init_delay[13]
.sym 3033 init_delay[10]
.sym 3034 init_delay[12]
.sym 3037 init_delay[7]
.sym 3038 init_delay[5]
.sym 3039 init_delay[8]
.sym 3040 init_delay[9]
.sym 3041 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$32377
.sym 3042 one_hundredkhz_$glb_clk
.sym 3044 $abc$32840$auto$ice40_ffinit.cc:141:execute$32672
.sym 3045 resp_delay[4]
.sym 3046 resp_delay[5]
.sym 3047 $abc$32840$auto$ice40_ffinit.cc:141:execute$32668
.sym 3048 resp_delay[2]
.sym 3049 $abc$32840$auto$ice40_ffinit.cc:141:execute$32664
.sym 3050 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$32398
.sym 3051 $abc$32840$auto$wreduce.cc:455:run$24814[0]_new_
.sym 3057 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$32377
.sym 3065 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30154
.sym 3070 $abc$32840$auto$ice40_ffinit.cc:141:execute$32680
.sym 3074 clkdiv[0]
.sym 3076 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$32377
.sym 3089 $PACKER_VCC_NET
.sym 3099 clkdiv[2]
.sym 3100 clkdiv[3]
.sym 3101 $0\one_hundredkhz[0:0]
.sym 3103 clkdiv[6]
.sym 3111 $PACKER_VCC_NET
.sym 3113 clkdiv[1]
.sym 3117 clkdiv[4]
.sym 3120 clkdiv[0]
.sym 3126 clkdiv[5]
.sym 3129 $nextpnr_ICESTORM_LC_4$O
.sym 3131 clkdiv[0]
.sym 3135 $auto$alumacc.cc:474:replace_alu$24837.C[2]
.sym 3137 clkdiv[1]
.sym 3141 $auto$alumacc.cc:474:replace_alu$24837.C[3]
.sym 3144 clkdiv[2]
.sym 3145 $auto$alumacc.cc:474:replace_alu$24837.C[2]
.sym 3147 $auto$alumacc.cc:474:replace_alu$24837.C[4]
.sym 3150 clkdiv[3]
.sym 3151 $auto$alumacc.cc:474:replace_alu$24837.C[3]
.sym 3153 $auto$alumacc.cc:474:replace_alu$24837.C[5]
.sym 3156 clkdiv[4]
.sym 3157 $auto$alumacc.cc:474:replace_alu$24837.C[4]
.sym 3159 $auto$alumacc.cc:474:replace_alu$24837.C[6]
.sym 3161 clkdiv[5]
.sym 3163 $auto$alumacc.cc:474:replace_alu$24837.C[5]
.sym 3168 clkdiv[6]
.sym 3169 $auto$alumacc.cc:474:replace_alu$24837.C[6]
.sym 3172 $PACKER_VCC_NET
.sym 3174 clkdiv[0]
.sym 3177 CLK$SB_IO_IN_$glb_clk
.sym 3178 $0\one_hundredkhz[0:0]
.sym 3181 $abc$32840$sub$microsd.v:406$91_Y[2]
.sym 3182 $abc$32840$sub$microsd.v:406$91_Y[3]
.sym 3183 $abc$32840$sub$microsd.v:406$91_Y[4]
.sym 3184 $abc$32840$sub$microsd.v:406$91_Y[5]
.sym 3185 $abc$32840$new_n448_
.sym 3186 resp_delay[3]
.sym 3196 $abc$32840$auto$wreduce.cc:455:run$24814[0]_new_
.sym 3197 $0\one_hundredkhz[0:0]
.sym 3200 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$31327
.sym 3210 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30193
.sym 3211 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$32398
.sym 3223 one_hundredkhz
.sym 3225 $0\one_hundredkhz[0:0]
.sym 3232 clkdiv[1]
.sym 3234 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$32398
.sym 3235 clkdiv[3]
.sym 3237 clkdiv[5]
.sym 3238 clkdiv[6]
.sym 3242 clkdiv[2]
.sym 3244 clkdiv[4]
.sym 3247 clkdiv[0]
.sym 3248 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$24936[0]_new_inv_
.sym 3250 init_delay[1]
.sym 3265 clkdiv[0]
.sym 3266 clkdiv[3]
.sym 3267 clkdiv[1]
.sym 3268 clkdiv[2]
.sym 3279 init_delay[1]
.sym 3307 clkdiv[5]
.sym 3308 clkdiv[6]
.sym 3309 clkdiv[4]
.sym 3310 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$24936[0]_new_inv_
.sym 3311 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$32398
.sym 3312 one_hundredkhz_$glb_clk
.sym 3319 resp_delay[1]
.sym 3334 $abc$32840$auto$rtlil.cc:1832:Not$24789
.sym 3347 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$25145
.sym 3385 clkdiv[0]
.sym 3391 clkdiv[1]
.sym 3396 $0\one_hundredkhz[0:0]
.sym 3403 clkdiv[1]
.sym 3446 clkdiv[0]
.sym 3447 CLK$SB_IO_IN_$glb_clk
.sym 3448 $0\one_hundredkhz[0:0]
.sym 3462 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$25145
.sym 3508 $0\one_hundredkhz[0:0]
.sym 3547 $0\one_hundredkhz[0:0]
.sym 3582 CLK$SB_IO_IN_$glb_clk
.sym 3601 $PACKER_VCC_NET
.sym 4279 sd_cmd_resp_ptr[3]
.sym 4283 $abc$32840$auto$ice40_ffinit.cc:141:execute$32692
.sym 4285 $PACKER_VCC_NET
.sym 4286 $abc$32840$auto$ice40_ffinit.cc:141:execute$32696
.sym 4287 sd_cmd_resp_ptr[4]
.sym 4291 sd_cmd_resp_ptr[5]
.sym 4293 $PACKER_VCC_NET
.sym 4294 sd_cmd_resp_ptr[0]
.sym 4301 sd_cmd_resp_ptr[2]
.sym 4302 sd_cmd_resp_ptr[1]
.sym 4311 $nextpnr_ICESTORM_LC_0$O
.sym 4314 sd_cmd_resp_ptr[0]
.sym 4317 $auto$alumacc.cc:474:replace_alu$24861.C[2]
.sym 4319 $PACKER_VCC_NET
.sym 4320 sd_cmd_resp_ptr[1]
.sym 4323 $auto$alumacc.cc:474:replace_alu$24861.C[3]
.sym 4325 $PACKER_VCC_NET
.sym 4326 sd_cmd_resp_ptr[2]
.sym 4327 $auto$alumacc.cc:474:replace_alu$24861.C[2]
.sym 4329 $auto$alumacc.cc:474:replace_alu$24861.C[4]
.sym 4331 sd_cmd_resp_ptr[3]
.sym 4332 $PACKER_VCC_NET
.sym 4333 $auto$alumacc.cc:474:replace_alu$24861.C[3]
.sym 4335 $auto$alumacc.cc:474:replace_alu$24861.C[5]
.sym 4337 sd_cmd_resp_ptr[4]
.sym 4338 $PACKER_VCC_NET
.sym 4339 $auto$alumacc.cc:474:replace_alu$24861.C[4]
.sym 4343 $PACKER_VCC_NET
.sym 4344 sd_cmd_resp_ptr[5]
.sym 4345 $auto$alumacc.cc:474:replace_alu$24861.C[5]
.sym 4351 $abc$32840$auto$ice40_ffinit.cc:141:execute$32696
.sym 4355 $abc$32840$auto$ice40_ffinit.cc:141:execute$32692
.sym 4378 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30287
.sym 4410 sd_cmd_resp_ptr[4]
.sym 4422 $abc$32840$new_n442_
.sym 4425 SD_CLK$SB_IO_OUT
.sym 4427 sd_cmd[42]
.sym 4430 $abc$32840$new_n441_
.sym 4431 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25334[0]_new_inv_
.sym 4443 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_
.sym 4444 $abc$32840$new_n473_
.sym 4445 $abc$32840$auto$wreduce.cc:455:run$24816[3]
.sym 4446 SD_CLK$SB_IO_OUT
.sym 4447 $abc$32840$auto$wreduce.cc:455:run$24811[1]_new_
.sym 4448 $abc$32840$new_n744_
.sym 4449 $abc$32840$auto$ice40_ffinit.cc:141:execute$32696
.sym 4450 $abc$32840$procmux$24523.B_AND_S[10]_new_
.sym 4451 $abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_
.sym 4452 $abc$32840$auto$wreduce.cc:455:run$24816[2]
.sym 4453 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_
.sym 4454 $abc$32840$auto$wreduce.cc:455:run$24816[4]
.sym 4456 $abc$32840$new_n477_
.sym 4457 $abc$32840$auto$ice40_ffinit.cc:141:execute$32696
.sym 4458 $abc$32840$new_n467_
.sym 4460 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30287
.sym 4461 $abc$32840$procmux$24645.B_AND_S[14]_new_inv_
.sym 4462 $abc$32840$auto$ice40_ffinit.cc:141:execute$32692
.sym 4464 $abc$32840$new_n474_
.sym 4466 sd_cmd_resp_ptr[4]
.sym 4467 $abc$32840$new_n476_
.sym 4468 $abc$32840$procmux$24645.B_AND_S[8]_new_
.sym 4472 $abc$32840$new_n480_
.sym 4475 $abc$32840$new_n744_
.sym 4476 $abc$32840$auto$wreduce.cc:455:run$24816[4]
.sym 4477 $abc$32840$new_n476_
.sym 4478 sd_cmd_resp_ptr[4]
.sym 4482 $abc$32840$new_n467_
.sym 4483 $abc$32840$procmux$24523.B_AND_S[10]_new_
.sym 4484 $abc$32840$new_n473_
.sym 4487 $abc$32840$auto$ice40_ffinit.cc:141:execute$32696
.sym 4488 $abc$32840$procmux$24523.B_AND_S[10]_new_
.sym 4489 $abc$32840$new_n467_
.sym 4490 $abc$32840$new_n480_
.sym 4493 $abc$32840$auto$wreduce.cc:455:run$24816[2]
.sym 4494 $abc$32840$new_n473_
.sym 4495 $abc$32840$auto$ice40_ffinit.cc:141:execute$32696
.sym 4496 $abc$32840$new_n474_
.sym 4499 $abc$32840$new_n476_
.sym 4500 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_
.sym 4501 $abc$32840$auto$ice40_ffinit.cc:141:execute$32692
.sym 4502 $abc$32840$new_n477_
.sym 4505 $abc$32840$auto$wreduce.cc:455:run$24811[1]_new_
.sym 4506 $abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_
.sym 4507 $abc$32840$auto$wreduce.cc:455:run$24816[3]
.sym 4508 SD_CLK$SB_IO_OUT
.sym 4511 $abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_
.sym 4512 $abc$32840$auto$wreduce.cc:455:run$24811[1]_new_
.sym 4513 SD_CLK$SB_IO_OUT
.sym 4514 $abc$32840$auto$wreduce.cc:455:run$24816[2]
.sym 4517 $abc$32840$procmux$24645.B_AND_S[14]_new_inv_
.sym 4518 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_
.sym 4519 $abc$32840$procmux$24645.B_AND_S[8]_new_
.sym 4521 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30287
.sym 4522 CLK$SB_IO_IN_$glb_clk
.sym 4536 sd_cmd_resp_ptr[4]
.sym 4537 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_
.sym 4546 $abc$32840$auto$ice40_ffinit.cc:141:execute$32692
.sym 4565 $abc$32840$new_n467_
.sym 4567 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30287
.sym 4569 $abc$32840$auto$ice40_ffinit.cc:141:execute$32692
.sym 4570 $abc$32840$auto$wreduce.cc:455:run$24811[1]_new_
.sym 4571 sd_cmd[43]
.sym 4572 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335
.sym 4573 sd_cmd_resp_ptr[4]
.sym 4574 $abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_
.sym 4575 $abc$32840$auto$ice40_ffinit.cc:141:execute$32708
.sym 4576 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25334[0]_new_inv_
.sym 4577 $abc$32840$new_n444_
.sym 4579 $abc$32840$new_n474_
.sym 4580 $abc$32840$auto$ice40_ffinit.cc:141:execute$32660
.sym 4581 $abc$32840$procmux$24523.B_AND_S[10]_new_
.sym 4582 $abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_
.sym 4583 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25594[1]_new_inv_
.sym 4584 $abc$32840$auto$ice40_ffinit.cc:141:execute$32704
.sym 4585 $abc$32840$new_n439_
.sym 4586 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_
.sym 4587 $abc$32840$new_n455_
.sym 4588 $abc$32840$new_n442_
.sym 4590 SD_CLK$SB_IO_OUT
.sym 4592 sd_cmd[42]
.sym 4593 $abc$32840$auto$ice40_ffinit.cc:141:execute$32688
.sym 4594 sd_mem_state[0]
.sym 4595 $abc$32840$new_n441_
.sym 4600 sd_mem_state[0]
.sym 4601 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335
.sym 4605 sd_cmd[43]
.sym 4606 $abc$32840$new_n441_
.sym 4607 sd_cmd[42]
.sym 4610 $abc$32840$new_n455_
.sym 4611 $abc$32840$auto$wreduce.cc:455:run$24811[1]_new_
.sym 4612 SD_CLK$SB_IO_OUT
.sym 4613 $abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_
.sym 4616 $abc$32840$auto$ice40_ffinit.cc:141:execute$32688
.sym 4619 $abc$32840$auto$ice40_ffinit.cc:141:execute$32692
.sym 4622 $abc$32840$auto$ice40_ffinit.cc:141:execute$32660
.sym 4623 $abc$32840$auto$ice40_ffinit.cc:141:execute$32708
.sym 4624 $abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_
.sym 4625 $abc$32840$new_n442_
.sym 4628 $abc$32840$auto$ice40_ffinit.cc:141:execute$32704
.sym 4629 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25334[0]_new_inv_
.sym 4630 sd_cmd_resp_ptr[4]
.sym 4631 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25594[1]_new_inv_
.sym 4634 $abc$32840$procmux$24523.B_AND_S[10]_new_
.sym 4635 $abc$32840$auto$wreduce.cc:455:run$24811[1]_new_
.sym 4636 $abc$32840$new_n467_
.sym 4637 $abc$32840$new_n474_
.sym 4640 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_
.sym 4641 $abc$32840$new_n439_
.sym 4642 $abc$32840$new_n444_
.sym 4643 $abc$32840$auto$ice40_ffinit.cc:141:execute$32660
.sym 4644 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30287
.sym 4645 CLK$SB_IO_IN_$glb_clk
.sym 4662 sd_cmd_resp_ptr[4]
.sym 4663 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30287
.sym 4665 $abc$32840$new_n444_
.sym 4667 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25334[0]_new_inv_
.sym 4672 $abc$32840$new_n555_
.sym 4674 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335
.sym 4690 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30287
.sym 4691 $abc$32840$sub$microsd.v:416$93_Y[3]
.sym 4692 $abc$32840$sub$microsd.v:416$93_Y[4]
.sym 4694 $abc$32840$new_n455_
.sym 4695 $abc$32840$auto$ice40_ffinit.cc:141:execute$32660
.sym 4696 $abc$32840$new_n865_
.sym 4697 $abc$32840$new_n453_
.sym 4698 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335
.sym 4700 $abc$32840$new_n863_
.sym 4701 $abc$32840$sub$microsd.v:416$93_Y[5]
.sym 4705 sd_cmd_resp_ptr_r2[5]
.sym 4709 sd_cmd_resp_ptr_r2[6]
.sym 4712 sd_mem_state[0]
.sym 4713 sd_cmd_resp_ptr_r2[5]
.sym 4715 $abc$32840$new_n861_
.sym 4717 sd_cmd_resp_ptr_r2[4]
.sym 4719 sd_cmd_resp_ptr_r2[3]
.sym 4721 $abc$32840$new_n455_
.sym 4723 $abc$32840$new_n453_
.sym 4724 sd_mem_state[0]
.sym 4727 $abc$32840$new_n865_
.sym 4728 $abc$32840$sub$microsd.v:416$93_Y[5]
.sym 4729 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335
.sym 4730 sd_cmd_resp_ptr_r2[5]
.sym 4736 $abc$32840$auto$ice40_ffinit.cc:141:execute$32660
.sym 4740 $abc$32840$new_n455_
.sym 4741 sd_mem_state[0]
.sym 4742 $abc$32840$new_n453_
.sym 4745 $abc$32840$new_n455_
.sym 4747 $abc$32840$new_n453_
.sym 4748 sd_mem_state[0]
.sym 4751 $abc$32840$new_n863_
.sym 4752 $abc$32840$sub$microsd.v:416$93_Y[4]
.sym 4753 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335
.sym 4754 sd_cmd_resp_ptr_r2[4]
.sym 4757 sd_cmd_resp_ptr_r2[4]
.sym 4758 sd_cmd_resp_ptr_r2[6]
.sym 4759 sd_cmd_resp_ptr_r2[3]
.sym 4760 sd_cmd_resp_ptr_r2[5]
.sym 4763 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335
.sym 4764 sd_cmd_resp_ptr_r2[3]
.sym 4765 $abc$32840$sub$microsd.v:416$93_Y[3]
.sym 4766 $abc$32840$new_n861_
.sym 4767 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30287
.sym 4768 CLK$SB_IO_IN_$glb_clk
.sym 4782 sd_cmd_resp_ptr_r2[0]
.sym 4786 $abc$32840$auto$ice40_ffinit.cc:141:execute$32708
.sym 4792 sd_cmd_resp[26]
.sym 4812 $PACKER_VCC_NET
.sym 4813 sd_cmd_resp_ptr_r2[1]
.sym 4814 $PACKER_VCC_NET
.sym 4816 sd_cmd_resp_ptr_r2[4]
.sym 4818 sd_cmd_resp_ptr_r2[7]
.sym 4820 sd_cmd_resp_ptr_r2[5]
.sym 4822 $PACKER_VCC_NET
.sym 4824 sd_cmd_resp_ptr_r2[6]
.sym 4825 sd_cmd_resp_ptr_r2[2]
.sym 4826 sd_cmd_resp_ptr_r2[3]
.sym 4832 sd_cmd_resp_ptr_r2[0]
.sym 4843 $nextpnr_ICESTORM_LC_5$O
.sym 4845 sd_cmd_resp_ptr_r2[0]
.sym 4849 $auto$alumacc.cc:474:replace_alu$24858.C[2]
.sym 4851 sd_cmd_resp_ptr_r2[1]
.sym 4852 $PACKER_VCC_NET
.sym 4855 $auto$alumacc.cc:474:replace_alu$24858.C[3]
.sym 4857 sd_cmd_resp_ptr_r2[2]
.sym 4858 $PACKER_VCC_NET
.sym 4859 $auto$alumacc.cc:474:replace_alu$24858.C[2]
.sym 4861 $auto$alumacc.cc:474:replace_alu$24858.C[4]
.sym 4863 sd_cmd_resp_ptr_r2[3]
.sym 4864 $PACKER_VCC_NET
.sym 4865 $auto$alumacc.cc:474:replace_alu$24858.C[3]
.sym 4867 $auto$alumacc.cc:474:replace_alu$24858.C[5]
.sym 4869 sd_cmd_resp_ptr_r2[4]
.sym 4870 $PACKER_VCC_NET
.sym 4871 $auto$alumacc.cc:474:replace_alu$24858.C[4]
.sym 4873 $auto$alumacc.cc:474:replace_alu$24858.C[6]
.sym 4875 sd_cmd_resp_ptr_r2[5]
.sym 4876 $PACKER_VCC_NET
.sym 4877 $auto$alumacc.cc:474:replace_alu$24858.C[5]
.sym 4879 $auto$alumacc.cc:474:replace_alu$24858.C[7]
.sym 4881 $PACKER_VCC_NET
.sym 4882 sd_cmd_resp_ptr_r2[6]
.sym 4883 $auto$alumacc.cc:474:replace_alu$24858.C[6]
.sym 4886 sd_cmd_resp_ptr_r2[7]
.sym 4887 $PACKER_VCC_NET
.sym 4889 $auto$alumacc.cc:474:replace_alu$24858.C[7]
.sym 4905 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$25145
.sym 4913 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30138[2]_new_inv_
.sym 4922 SD_CLK$SB_IO_OUT
.sym 4923 $PACKER_VCC_NET
.sym 4934 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_
.sym 4940 cb_rd_en
.sym 4941 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$32276
.sym 4948 $abc$32840$auto$simplemap.cc:168:logic_reduce$26698_new_inv_
.sym 4952 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$32276
.sym 4962 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$32377
.sym 4982 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$32276
.sym 5003 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_
.sym 5004 $abc$32840$auto$simplemap.cc:168:logic_reduce$26698_new_inv_
.sym 5005 cb_rd_en
.sym 5006 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$32377
.sym 5010 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_
.sym 5011 $abc$32840$auto$simplemap.cc:168:logic_reduce$26698_new_inv_
.sym 5013 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$32276
.sym 5014 CLK$SB_IO_IN_$glb_clk
.sym 5028 sd_mem_state[0]
.sym 5038 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_
.sym 5047 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30154
.sym 5058 $abc$32840$auto$ice40_ffinit.cc:141:execute$32752
.sym 5059 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$32377
.sym 5060 init_delay[3]
.sym 5063 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$32377
.sym 5067 init_delay[2]
.sym 5068 init_delay[0]
.sym 5069 $0\init_delay[13:0][4]
.sym 5071 $0\init_delay[13:0][6]
.sym 5073 init_delay[1]
.sym 5078 $abc$32840$auto$ice40_ffinit.cc:141:execute$32756
.sym 5081 $abc$32840$auto$simplemap.cc:168:logic_reduce$26698_new_inv_
.sym 5083 $PACKER_VCC_NET
.sym 5091 $abc$32840$auto$ice40_ffinit.cc:141:execute$32752
.sym 5093 $abc$32840$auto$ice40_ffinit.cc:141:execute$32756
.sym 5096 $0\init_delay[13:0][4]
.sym 5103 $abc$32840$auto$ice40_ffinit.cc:141:execute$32752
.sym 5110 $PACKER_VCC_NET
.sym 5111 init_delay[0]
.sym 5117 $abc$32840$auto$ice40_ffinit.cc:141:execute$32756
.sym 5120 $0\init_delay[13:0][6]
.sym 5126 init_delay[0]
.sym 5127 init_delay[3]
.sym 5128 init_delay[1]
.sym 5129 init_delay[2]
.sym 5133 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$32377
.sym 5134 $abc$32840$auto$simplemap.cc:168:logic_reduce$26698_new_inv_
.sym 5136 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$32377
.sym 5137 one_hundredkhz_$glb_clk
.sym 5155 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$32377
.sym 5166 init_delay[0]
.sym 5167 $abc$32840$auto$simplemap.cc:168:logic_reduce$26698_new_inv_
.sym 5180 $abc$32840$new_n560_
.sym 5182 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30154
.sym 5185 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$25145
.sym 5186 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$24951[0]_new_inv_
.sym 5187 $abc$32840$new_n563_
.sym 5191 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30138[2]_new_inv_
.sym 5192 SD_CLK$SB_IO_OUT
.sym 5194 $abc$32840$new_n562_
.sym 5195 $abc$32840$auto$wreduce.cc:455:run$24814[0]_new_
.sym 5203 $abc$32840$sub$microsd.v:406$91_Y[0]
.sym 5204 resp_delay[0]
.sym 5205 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30154
.sym 5206 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$30168[1]_new_inv_
.sym 5207 $abc$32840$auto$ice40_ffinit.cc:141:execute$32680
.sym 5210 $PACKER_VCC_NET
.sym 5215 $abc$32840$auto$ice40_ffinit.cc:141:execute$32680
.sym 5219 SD_CLK$SB_IO_OUT
.sym 5220 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30138[2]_new_inv_
.sym 5221 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$25145
.sym 5225 $abc$32840$auto$wreduce.cc:455:run$24814[0]_new_
.sym 5228 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$25145
.sym 5231 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$30168[1]_new_inv_
.sym 5233 $abc$32840$sub$microsd.v:406$91_Y[0]
.sym 5237 $abc$32840$auto$wreduce.cc:455:run$24814[0]_new_
.sym 5238 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$25145
.sym 5240 SD_CLK$SB_IO_OUT
.sym 5244 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30154
.sym 5245 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$30168[1]_new_inv_
.sym 5246 $abc$32840$auto$ice40_ffinit.cc:141:execute$32680
.sym 5249 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$24951[0]_new_inv_
.sym 5250 $abc$32840$new_n563_
.sym 5251 $abc$32840$new_n560_
.sym 5252 $abc$32840$new_n562_
.sym 5255 $PACKER_VCC_NET
.sym 5257 resp_delay[0]
.sym 5259 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30154
.sym 5260 CLK$SB_IO_IN_$glb_clk
.sym 5291 $abc$32840$new_n569_
.sym 5292 $abc$32840$auto$wreduce.cc:455:run$24814[0]_new_
.sym 5305 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$30168[1]_new_inv_
.sym 5307 $abc$32840$sub$microsd.v:406$91_Y[4]
.sym 5308 $abc$32840$sub$microsd.v:406$91_Y[5]
.sym 5309 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$32377
.sym 5311 $abc$32840$auto$ice40_ffinit.cc:141:execute$32672
.sym 5313 $abc$32840$sub$microsd.v:406$91_Y[2]
.sym 5314 $abc$32840$auto$ice40_ffinit.cc:141:execute$32668
.sym 5317 $abc$32840$new_n448_
.sym 5324 $abc$32840$auto$ice40_ffinit.cc:141:execute$32664
.sym 5326 init_delay[0]
.sym 5330 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30154
.sym 5338 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$30168[1]_new_inv_
.sym 5339 $abc$32840$sub$microsd.v:406$91_Y[5]
.sym 5345 $abc$32840$auto$ice40_ffinit.cc:141:execute$32668
.sym 5349 $abc$32840$auto$ice40_ffinit.cc:141:execute$32672
.sym 5355 $abc$32840$sub$microsd.v:406$91_Y[4]
.sym 5357 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$30168[1]_new_inv_
.sym 5363 $abc$32840$auto$ice40_ffinit.cc:141:execute$32664
.sym 5368 $abc$32840$sub$microsd.v:406$91_Y[2]
.sym 5369 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$30168[1]_new_inv_
.sym 5373 init_delay[0]
.sym 5374 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$32377
.sym 5378 $abc$32840$auto$ice40_ffinit.cc:141:execute$32664
.sym 5380 $abc$32840$new_n448_
.sym 5381 $abc$32840$auto$ice40_ffinit.cc:141:execute$32668
.sym 5382 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30154
.sym 5383 CLK$SB_IO_IN_$glb_clk
.sym 5414 $PACKER_VCC_NET
.sym 5419 $PACKER_VCC_NET
.sym 5426 $abc$32840$auto$ice40_ffinit.cc:141:execute$32672
.sym 5428 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30154
.sym 5429 $abc$32840$sub$microsd.v:406$91_Y[3]
.sym 5430 $PACKER_VCC_NET
.sym 5431 resp_delay[1]
.sym 5434 resp_delay[0]
.sym 5435 resp_delay[4]
.sym 5436 resp_delay[5]
.sym 5438 resp_delay[2]
.sym 5440 $abc$32840$auto$ice40_ffinit.cc:141:execute$32680
.sym 5441 $abc$32840$auto$wreduce.cc:455:run$24814[0]_new_
.sym 5445 $PACKER_VCC_NET
.sym 5455 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$25145
.sym 5457 resp_delay[3]
.sym 5458 $nextpnr_ICESTORM_LC_1$O
.sym 5460 resp_delay[0]
.sym 5464 $auto$alumacc.cc:474:replace_alu$24855.C[2]
.sym 5466 $PACKER_VCC_NET
.sym 5467 resp_delay[1]
.sym 5470 $auto$alumacc.cc:474:replace_alu$24855.C[3]
.sym 5472 resp_delay[2]
.sym 5473 $PACKER_VCC_NET
.sym 5474 $auto$alumacc.cc:474:replace_alu$24855.C[2]
.sym 5476 $auto$alumacc.cc:474:replace_alu$24855.C[4]
.sym 5478 resp_delay[3]
.sym 5479 $PACKER_VCC_NET
.sym 5480 $auto$alumacc.cc:474:replace_alu$24855.C[3]
.sym 5482 $auto$alumacc.cc:474:replace_alu$24855.C[5]
.sym 5484 $PACKER_VCC_NET
.sym 5485 resp_delay[4]
.sym 5486 $auto$alumacc.cc:474:replace_alu$24855.C[4]
.sym 5490 $PACKER_VCC_NET
.sym 5491 resp_delay[5]
.sym 5492 $auto$alumacc.cc:474:replace_alu$24855.C[5]
.sym 5495 $abc$32840$auto$ice40_ffinit.cc:141:execute$32672
.sym 5496 $abc$32840$auto$ice40_ffinit.cc:141:execute$32680
.sym 5497 resp_delay[3]
.sym 5498 resp_delay[1]
.sym 5501 $abc$32840$sub$microsd.v:406$91_Y[3]
.sym 5504 $abc$32840$auto$wreduce.cc:455:run$24814[0]_new_
.sym 5505 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30154
.sym 5506 CLK$SB_IO_IN_$glb_clk
.sym 5507 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$25145
.sym 5553 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$25145
.sym 5560 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30193
.sym 5564 $abc$32840$auto$wreduce.cc:455:run$24814[0]_new_
.sym 5570 resp_delay[1]
.sym 5613 $abc$32840$auto$wreduce.cc:455:run$24814[0]_new_
.sym 5614 resp_delay[1]
.sym 5628 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30193
.sym 5629 CLK$SB_IO_IN_$glb_clk
.sym 5630 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$25145
.sym 6350 sd_cmd_resp_ptr[5]
.sym 6353 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25267[0]_new_inv_
.sym 6422 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25594[1]_new_inv_
.sym 6423 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25498[1]_new_inv_
.sym 6424 $abc$32840$new_n734_
.sym 6425 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25291[0]_new_inv_
.sym 6426 $abc$32840$new_n709_
.sym 6427 $abc$32840$new_n477_
.sym 6428 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25380[1]_new_inv_
.sym 6429 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25238[1]_new_inv_
.sym 6481 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335
.sym 6487 $abc$32840$auto$ice40_ffinit.cc:141:execute$32692
.sym 6498 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25594[1]_new_inv_
.sym 6509 SD_CLK$SB_IO_OUT
.sym 6512 $abc$32840$new_n442_
.sym 6517 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25267[0]_new_inv_
.sym 6560 $abc$32840$new_n733_
.sym 6561 $abc$32840$new_n689_
.sym 6562 $abc$32840$procmux$500_Y_new_inv_
.sym 6563 sd_cmd_resp[35]
.sym 6564 $abc$32840$new_n694_
.sym 6565 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25238[0]_new_inv_
.sym 6566 $abc$32840$new_n444_
.sym 6567 $abc$32840$new_n747_
.sym 6623 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$25145
.sym 6662 sd_cmd_resp[26]
.sym 6663 sd_cmd_resp[38]
.sym 6664 $abc$32840$new_n442_
.sym 6665 $abc$32840$procmux$377_Y_new_
.sym 6666 sd_cmd_resp_ptr_r2[0]
.sym 6668 $abc$32840$procmux$1007_Y_new_
.sym 6706 sd_cmd_resp_ptr[4]
.sym 6717 $abc$32840$auto$ice40_ffinit.cc:141:execute$32692
.sym 6718 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30138[2]_new_inv_
.sym 6721 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335
.sym 6725 sd_mem_state[0]
.sym 6727 $abc$32840$procmux$24399_CMP_new_
.sym 6764 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30519
.sym 6766 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30130
.sym 6767 sd_cmd[0]
.sym 6768 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$25145
.sym 6769 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$28238[3]_new_inv_
.sym 6771 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30138[2]_new_inv_
.sym 6807 sd_cmd[42]
.sym 6809 $abc$32840$new_n441_
.sym 6812 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25334[0]_new_inv_
.sym 6817 $abc$32840$new_n442_
.sym 6822 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_
.sym 6825 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30138[2]_new_inv_
.sym 6826 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30525
.sym 6827 $abc$32840$procmux$24523.B_AND_S[10]_new_
.sym 6866 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_
.sym 6867 $abc$32840$new_n577_
.sym 6868 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335
.sym 6869 $abc$32840$auto$simplemap.cc:168:logic_reduce$26698_new_inv_
.sym 6870 sd_mem_state[0]
.sym 6871 sd_mem_state[1]
.sym 6872 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$28267[0]_new_
.sym 6873 sd_mem_state[3]
.sym 6922 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30124
.sym 6923 $PACKER_VCC_NET
.sym 6927 SD_CLK$SB_IO_OUT
.sym 6968 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$28238[2]_new_inv_
.sym 6969 sd_mem_state[2]
.sym 6970 $abc$32840$new_n556_
.sym 6971 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$31891
.sym 6972 $abc$32840$new_n568_
.sym 6973 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30494[1]_new_inv_
.sym 6974 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$27934[0]_new_inv_
.sym 6975 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30124
.sym 7013 $abc$32840$auto$simplemap.cc:168:logic_reduce$26698_new_inv_
.sym 7017 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_
.sym 7018 $abc$32840$new_n555_
.sym 7021 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335
.sym 7030 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30525
.sym 7070 $abc$32840$new_n497_
.sym 7071 $abc$32840$new_n496_
.sym 7072 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30525
.sym 7073 SD_CLK$SB_IO_OUT
.sym 7074 $abc$32840$new_n410_
.sym 7075 $abc$32840$new_n430_
.sym 7076 $abc$32840$new_n548_
.sym 7077 $abc$32840$procmux$24600.B_AND_S[0]_new_
.sym 7118 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582
.sym 7120 $abc$32840$procmux$24523.B_AND_S[24]_new_
.sym 7122 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 7123 $abc$32840$new_n569_
.sym 7172 $abc$32840$new_n500_
.sym 7173 $abc$32840$auto$ice40_ffinit.cc:141:execute$32712
.sym 7175 sd_cmd_ptr[0]
.sym 7179 $abc$32840$sub$microsd.v:355$84_Y[0]
.sym 7217 SD_CLK$SB_IO_OUT
.sym 7218 $abc$32840$auto$ice40_ffinit.cc:141:execute$32720
.sym 7220 $abc$32840$auto$rtlil.cc:1832:Not$24789
.sym 7225 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30525
.sym 7226 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30525
.sym 7335 $PACKER_VCC_NET
.sym 7440 $PACKER_VCC_NET
.sym 7481 $PACKER_VCC_NET
.sym 7625 $PACKER_VCC_NET
.sym 8118 sd_cmd_resp[30]
.sym 8120 $abc$32840$procmux$545_Y_new_inv_
.sym 8122 sd_cmd_resp[34]
.sym 8125 $abc$32840$procmux$745_Y_new_
.sym 8139 CMD$SB_IO_IN
.sym 8152 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335
.sym 8163 $abc$32840$auto$ice40_ffinit.cc:141:execute$32692
.sym 8183 $abc$32840$auto$ice40_ffinit.cc:141:execute$32688
.sym 8187 $abc$32840$auto$ice40_ffinit.cc:141:execute$32704
.sym 8219 $abc$32840$auto$ice40_ffinit.cc:141:execute$32704
.sym 8235 $abc$32840$auto$ice40_ffinit.cc:141:execute$32692
.sym 8237 $abc$32840$auto$ice40_ffinit.cc:141:execute$32688
.sym 8246 $abc$32840$procmux$800_Y_new_
.sym 8247 sd_cmd_resp[27]
.sym 8248 $abc$32840$procmux$916_Y_new_inv_
.sym 8249 sd_cmd_resp[29]
.sym 8250 $abc$32840$procmux$1172_Y_new_inv_
.sym 8252 sd_cmd_resp[23]
.sym 8253 $abc$32840$new_n718_
.sym 8277 $abc$32840$auto$ice40_ffinit.cc:141:execute$32688
.sym 8281 $abc$32840$auto$ice40_ffinit.cc:141:execute$32704
.sym 8288 $abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_
.sym 8301 $abc$32840$new_n444_
.sym 8305 $abc$32840$new_n442_
.sym 8312 sd_cmd_resp[35]
.sym 8323 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25594[1]_new_inv_
.sym 8339 $abc$32840$auto$ice40_ffinit.cc:141:execute$32692
.sym 8342 $abc$32840$auto$ice40_ffinit.cc:141:execute$32704
.sym 8343 $abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_
.sym 8344 $abc$32840$auto$ice40_ffinit.cc:141:execute$32688
.sym 8346 $abc$32840$auto$ice40_ffinit.cc:141:execute$32700
.sym 8347 sd_cmd_resp_ptr[4]
.sym 8351 $abc$32840$new_n442_
.sym 8353 $abc$32840$auto$ice40_ffinit.cc:141:execute$32696
.sym 8354 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25238[1]_new_inv_
.sym 8357 $abc$32840$auto$ice40_ffinit.cc:141:execute$32696
.sym 8359 $abc$32840$auto$ice40_ffinit.cc:141:execute$32700
.sym 8362 $abc$32840$auto$ice40_ffinit.cc:141:execute$32700
.sym 8364 $abc$32840$auto$ice40_ffinit.cc:141:execute$32696
.sym 8368 $abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_
.sym 8369 sd_cmd_resp_ptr[4]
.sym 8370 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25594[1]_new_inv_
.sym 8371 $abc$32840$auto$ice40_ffinit.cc:141:execute$32704
.sym 8375 $abc$32840$auto$ice40_ffinit.cc:141:execute$32692
.sym 8376 $abc$32840$auto$ice40_ffinit.cc:141:execute$32688
.sym 8380 $abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_
.sym 8381 sd_cmd_resp_ptr[4]
.sym 8382 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25238[1]_new_inv_
.sym 8383 $abc$32840$auto$ice40_ffinit.cc:141:execute$32704
.sym 8386 $abc$32840$new_n442_
.sym 8387 $abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_
.sym 8388 $abc$32840$auto$ice40_ffinit.cc:141:execute$32688
.sym 8389 $abc$32840$auto$ice40_ffinit.cc:141:execute$32692
.sym 8393 $abc$32840$auto$ice40_ffinit.cc:141:execute$32700
.sym 8395 $abc$32840$auto$ice40_ffinit.cc:141:execute$32696
.sym 8398 $abc$32840$auto$ice40_ffinit.cc:141:execute$32696
.sym 8400 $abc$32840$auto$ice40_ffinit.cc:141:execute$32700
.sym 8405 sd_cmd_resp[31]
.sym 8406 $abc$32840$new_n711_
.sym 8407 sd_cmd_resp[28]
.sym 8408 sd_cmd_resp[25]
.sym 8409 $abc$32840$new_n737_
.sym 8410 sd_cmd_resp[37]
.sym 8411 $abc$32840$new_n753_
.sym 8412 $abc$32840$new_n701_
.sym 8419 $abc$32840$procmux$24399_CMP_new_
.sym 8437 $PACKER_VCC_NET
.sym 8440 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31917[1]_new_inv_
.sym 8447 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25498[1]_new_inv_
.sym 8448 $abc$32840$new_n734_
.sym 8449 sd_cmd_resp[35]
.sym 8451 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25238[0]_new_inv_
.sym 8452 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25380[1]_new_inv_
.sym 8453 SD_CLK$SB_IO_OUT
.sym 8456 $abc$32840$new_n442_
.sym 8457 sd_cmd_resp[35]
.sym 8460 $abc$32840$new_n444_
.sym 8461 sd_cmd_resp_ptr[4]
.sym 8462 CMD$SB_IO_IN
.sym 8464 $abc$32840$procmux$500_Y_new_inv_
.sym 8465 sd_cmd_resp_ptr[4]
.sym 8466 $abc$32840$auto$ice40_ffinit.cc:141:execute$32688
.sym 8467 $abc$32840$auto$ice40_ffinit.cc:141:execute$32692
.sym 8470 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$25145
.sym 8471 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335
.sym 8472 $abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_
.sym 8473 $abc$32840$auto$ice40_ffinit.cc:141:execute$32704
.sym 8475 sd_mem_state[0]
.sym 8476 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25334[0]_new_inv_
.sym 8479 $abc$32840$new_n734_
.sym 8480 $abc$32840$new_n444_
.sym 8481 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335
.sym 8482 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25334[0]_new_inv_
.sym 8485 $abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_
.sym 8486 sd_cmd_resp_ptr[4]
.sym 8487 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25238[0]_new_inv_
.sym 8488 $abc$32840$auto$ice40_ffinit.cc:141:execute$32704
.sym 8491 CMD$SB_IO_IN
.sym 8492 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25238[0]_new_inv_
.sym 8493 $abc$32840$new_n734_
.sym 8494 sd_cmd_resp[35]
.sym 8497 $abc$32840$new_n442_
.sym 8498 $abc$32840$procmux$500_Y_new_inv_
.sym 8499 $abc$32840$new_n444_
.sym 8500 sd_cmd_resp[35]
.sym 8503 $abc$32840$auto$ice40_ffinit.cc:141:execute$32704
.sym 8504 $abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_
.sym 8505 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25380[1]_new_inv_
.sym 8506 sd_cmd_resp_ptr[4]
.sym 8511 $abc$32840$auto$ice40_ffinit.cc:141:execute$32692
.sym 8512 $abc$32840$auto$ice40_ffinit.cc:141:execute$32688
.sym 8515 sd_mem_state[0]
.sym 8516 SD_CLK$SB_IO_OUT
.sym 8517 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335
.sym 8518 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$25145
.sym 8521 $abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_
.sym 8522 sd_cmd_resp_ptr[4]
.sym 8523 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25498[1]_new_inv_
.sym 8524 $abc$32840$auto$ice40_ffinit.cc:141:execute$32704
.sym 8525 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335_$glb_ce
.sym 8526 CLK$SB_IO_IN_$glb_clk
.sym 8529 sd_cmd_resp[36]
.sym 8530 $abc$32840$new_n748_
.sym 8531 sd_cmd_resp[24]
.sym 8532 sd_cmd_resp[32]
.sym 8533 $abc$32840$new_n697_
.sym 8534 $abc$32840$new_n696_
.sym 8535 sd_cmd_resp[33]
.sym 8538 $PACKER_VCC_NET
.sym 8548 sd_cmd_resp[35]
.sym 8551 sd_cmd_resp[28]
.sym 8552 $abc$32840$auto$ice40_ffinit.cc:141:execute$32688
.sym 8556 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335
.sym 8559 $abc$32840$auto$ice40_ffinit.cc:141:execute$32704
.sym 8561 $abc$32840$auto$ice40_ffinit.cc:141:execute$32656
.sym 8563 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$31327
.sym 8570 sd_cmd_resp[38]
.sym 8571 $abc$32840$new_n442_
.sym 8572 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25267[0]_new_inv_
.sym 8573 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$25145
.sym 8575 $abc$32840$new_n444_
.sym 8577 sd_cmd_resp[26]
.sym 8579 SD_CLK$SB_IO_OUT
.sym 8581 $abc$32840$new_n694_
.sym 8583 $abc$32840$procmux$1007_Y_new_
.sym 8584 $abc$32840$new_n747_
.sym 8585 sd_cmd_resp[26]
.sym 8588 $abc$32840$procmux$377_Y_new_
.sym 8589 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335
.sym 8592 CMD$SB_IO_IN
.sym 8593 sd_mem_state[0]
.sym 8594 sd_cmd_resp[38]
.sym 8595 $abc$32840$auto$ice40_ffinit.cc:141:execute$32708
.sym 8600 CMD$SB_IO_IN
.sym 8602 $abc$32840$new_n444_
.sym 8603 sd_cmd_resp[26]
.sym 8604 $abc$32840$new_n442_
.sym 8605 $abc$32840$procmux$1007_Y_new_
.sym 8608 sd_cmd_resp[38]
.sym 8609 $abc$32840$new_n444_
.sym 8610 $abc$32840$procmux$377_Y_new_
.sym 8611 $abc$32840$new_n442_
.sym 8614 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$25145
.sym 8615 sd_mem_state[0]
.sym 8616 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335
.sym 8617 SD_CLK$SB_IO_OUT
.sym 8620 CMD$SB_IO_IN
.sym 8621 sd_cmd_resp[38]
.sym 8622 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25267[0]_new_inv_
.sym 8623 $abc$32840$new_n747_
.sym 8627 $abc$32840$auto$ice40_ffinit.cc:141:execute$32708
.sym 8638 CMD$SB_IO_IN
.sym 8639 $abc$32840$new_n694_
.sym 8640 sd_cmd_resp[26]
.sym 8641 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25267[0]_new_inv_
.sym 8648 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335_$glb_ce
.sym 8649 CLK$SB_IO_IN_$glb_clk
.sym 8653 $abc$32840$new_n412_
.sym 8654 $abc$32840$new_n856_
.sym 8655 sd_rca[13]
.sym 8656 $abc$32840$new_n431_
.sym 8658 $abc$32840$new_n853_
.sym 8663 sd_cmd_resp[26]
.sym 8667 sd_cmd_resp[38]
.sym 8675 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$25145
.sym 8683 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30519
.sym 8684 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335
.sym 8686 $abc$32840$procmux$24523.B_AND_S[10]_new_
.sym 8694 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30519
.sym 8702 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335
.sym 8704 sd_mem_state[0]
.sym 8707 $abc$32840$procmux$24399_CMP_new_
.sym 8708 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30519
.sym 8710 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31917[1]_new_inv_
.sym 8712 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582
.sym 8715 $PACKER_VCC_NET
.sym 8720 CMD$SB_IO_IN
.sym 8721 $abc$32840$auto$ice40_ffinit.cc:141:execute$32656
.sym 8723 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30130
.sym 8725 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582
.sym 8727 $abc$32840$procmux$24399_CMP_new_
.sym 8737 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30130
.sym 8745 $PACKER_VCC_NET
.sym 8749 $abc$32840$auto$ice40_ffinit.cc:141:execute$32656
.sym 8752 CMD$SB_IO_IN
.sym 8756 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31917[1]_new_inv_
.sym 8758 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30519
.sym 8767 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335
.sym 8769 sd_mem_state[0]
.sym 8771 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30519
.sym 8772 CLK$SB_IO_IN_$glb_clk
.sym 8775 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$28255[1]_new_
.sym 8776 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25413_new_
.sym 8777 $abc$32840$new_n411_
.sym 8778 $abc$32840$auto$ice40_ffinit.cc:141:execute$32656
.sym 8779 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$31327
.sym 8780 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$28723_new_
.sym 8781 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30130
.sym 8794 sd_cmd[0]
.sym 8798 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582
.sym 8801 sd_cmd[0]
.sym 8803 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$25145
.sym 8804 SD_CLK$SB_IO_OUT
.sym 8806 $abc$32840$new_n410_
.sym 8807 sd_cmd_ptr[4]
.sym 8808 $abc$32840$new_n430_
.sym 8809 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30138[2]_new_inv_
.sym 8816 $abc$32840$new_n577_
.sym 8817 $abc$32840$procmux$24399_CMP_new_
.sym 8818 $abc$32840$new_n555_
.sym 8819 $abc$32840$new_n568_
.sym 8822 SD_CLK$SB_IO_OUT
.sym 8823 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$28238[2]_new_inv_
.sym 8824 sd_mem_state[2]
.sym 8825 $abc$32840$new_n556_
.sym 8826 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$31891
.sym 8828 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$28238[3]_new_inv_
.sym 8829 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$28267[0]_new_
.sym 8833 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25413_new_
.sym 8835 sd_mem_state[0]
.sym 8836 sd_mem_state[1]
.sym 8837 $abc$32840$eq$microsd.v:348$83_Y_new_
.sym 8838 sd_mem_state[3]
.sym 8845 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582
.sym 8846 $abc$32840$procmux$24523.B_AND_S[10]_new_
.sym 8848 sd_mem_state[2]
.sym 8849 sd_mem_state[1]
.sym 8850 sd_mem_state[0]
.sym 8851 sd_mem_state[3]
.sym 8854 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582
.sym 8856 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$28267[0]_new_
.sym 8857 $abc$32840$procmux$24399_CMP_new_
.sym 8860 sd_mem_state[2]
.sym 8861 sd_mem_state[3]
.sym 8863 sd_mem_state[1]
.sym 8866 sd_mem_state[1]
.sym 8867 sd_mem_state[2]
.sym 8868 sd_mem_state[3]
.sym 8869 sd_mem_state[0]
.sym 8872 $abc$32840$procmux$24523.B_AND_S[10]_new_
.sym 8873 $abc$32840$new_n555_
.sym 8874 $abc$32840$new_n568_
.sym 8875 $abc$32840$new_n556_
.sym 8878 $abc$32840$new_n555_
.sym 8879 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$28238[3]_new_inv_
.sym 8880 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$28238[2]_new_inv_
.sym 8881 $abc$32840$procmux$24523.B_AND_S[10]_new_
.sym 8884 sd_mem_state[0]
.sym 8885 sd_mem_state[3]
.sym 8886 sd_mem_state[2]
.sym 8887 sd_mem_state[1]
.sym 8890 SD_CLK$SB_IO_OUT
.sym 8891 $abc$32840$eq$microsd.v:348$83_Y_new_
.sym 8892 $abc$32840$new_n577_
.sym 8893 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25413_new_
.sym 8894 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$31891
.sym 8895 CLK$SB_IO_IN_$glb_clk
.sym 8897 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 8898 $abc$32840$new_n508_
.sym 8899 $abc$32840$procmux$24600.B_AND_S[5]_new_
.sym 8900 $abc$32840$new_n511_
.sym 8901 $abc$32840$procmux$24600.B_AND_S[3]_new_
.sym 8902 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31917[1]_new_inv_
.sym 8903 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582
.sym 8904 $abc$32840$auto$ice40_ffinit.cc:141:execute$32728
.sym 8918 cb_rd_en
.sym 8921 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25413_new_
.sym 8923 $abc$32840$eq$microsd.v:348$83_Y_new_
.sym 8924 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31917[1]_new_inv_
.sym 8927 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$31327
.sym 8928 $PACKER_VCC_NET
.sym 8929 $abc$32840$auto$wreduce.cc:455:run$24814[0]_new_
.sym 8930 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 8932 $PACKER_VCC_NET
.sym 8938 $abc$32840$procmux$24523.B_AND_S[10]_new_
.sym 8939 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$28255[1]_new_
.sym 8940 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25413_new_
.sym 8941 SD_CLK$SB_IO_OUT
.sym 8942 $abc$32840$new_n569_
.sym 8944 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$28267[0]_new_
.sym 8945 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30124
.sym 8946 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_
.sym 8947 $abc$32840$new_n496_
.sym 8948 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30525
.sym 8949 $abc$32840$procmux$24523.B_AND_S[24]_new_
.sym 8950 sd_mem_state[0]
.sym 8951 sd_mem_state[1]
.sym 8952 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30138[2]_new_inv_
.sym 8953 sd_mem_state[3]
.sym 8955 sd_mem_state[2]
.sym 8960 $abc$32840$procmux$24523.B_AND_S[32]_new_
.sym 8962 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$28238[2]_new_inv_
.sym 8964 $abc$32840$procmux$24523.B_AND_S[28]_new_
.sym 8965 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$31891
.sym 8968 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$27934[0]_new_inv_
.sym 8969 $abc$32840$eq$microsd.v:348$83_Y_new_
.sym 8971 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25413_new_
.sym 8972 SD_CLK$SB_IO_OUT
.sym 8973 $abc$32840$eq$microsd.v:348$83_Y_new_
.sym 8977 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30138[2]_new_inv_
.sym 8978 $abc$32840$procmux$24523.B_AND_S[10]_new_
.sym 8979 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$28255[1]_new_
.sym 8980 $abc$32840$new_n496_
.sym 8983 $abc$32840$procmux$24523.B_AND_S[24]_new_
.sym 8984 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$27934[0]_new_inv_
.sym 8985 $abc$32840$procmux$24523.B_AND_S[32]_new_
.sym 8986 $abc$32840$procmux$24523.B_AND_S[28]_new_
.sym 8989 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30124
.sym 8991 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30525
.sym 8995 $abc$32840$new_n569_
.sym 8996 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30138[2]_new_inv_
.sym 8998 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$28238[2]_new_inv_
.sym 9001 sd_mem_state[0]
.sym 9002 sd_mem_state[3]
.sym 9003 sd_mem_state[2]
.sym 9004 sd_mem_state[1]
.sym 9007 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$28267[0]_new_
.sym 9008 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_
.sym 9013 sd_mem_state[0]
.sym 9014 sd_mem_state[3]
.sym 9015 sd_mem_state[2]
.sym 9016 sd_mem_state[1]
.sym 9017 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$31891
.sym 9018 CLK$SB_IO_IN_$glb_clk
.sym 9020 $abc$32840$new_n505_
.sym 9021 $abc$32840$auto$ice40_ffinit.cc:141:execute$32716
.sym 9022 $abc$32840$procmux$24523.B_AND_S[28]_new_
.sym 9023 $abc$32840$procmux$24600.B_AND_S[7]_new_
.sym 9024 sd_cmd_ptr[4]
.sym 9025 $abc$32840$auto$ice40_ffinit.cc:141:execute$32720
.sym 9026 $abc$32840$procmux$24600.B_AND_S[2]_new_
.sym 9027 $abc$32840$eq$microsd.v:348$83_Y_new_
.sym 9033 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582
.sym 9036 sd_cmd[4]
.sym 9037 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30525
.sym 9049 $abc$32840$sub$microsd.v:355$84_Y[2]
.sym 9050 sd_cmd[7]
.sym 9051 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$31327
.sym 9054 cb_valid
.sym 9062 $abc$32840$auto$ice40_ffinit.cc:141:execute$32712
.sym 9066 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31917[1]_new_inv_
.sym 9072 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30124
.sym 9073 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$25145
.sym 9074 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30494[1]_new_inv_
.sym 9078 $abc$32840$new_n496_
.sym 9079 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30138[2]_new_inv_
.sym 9080 SD_CLK$SB_IO_OUT
.sym 9081 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25413_new_
.sym 9088 SD_CLK$SB_IO_OUT
.sym 9089 $abc$32840$auto$wreduce.cc:455:run$24814[0]_new_
.sym 9092 $abc$32840$eq$microsd.v:348$83_Y_new_
.sym 9094 SD_CLK$SB_IO_OUT
.sym 9096 $abc$32840$eq$microsd.v:348$83_Y_new_
.sym 9100 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$25145
.sym 9101 SD_CLK$SB_IO_OUT
.sym 9102 $abc$32840$auto$wreduce.cc:455:run$24814[0]_new_
.sym 9107 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31917[1]_new_inv_
.sym 9108 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30494[1]_new_inv_
.sym 9115 SD_CLK$SB_IO_OUT
.sym 9118 SD_CLK$SB_IO_OUT
.sym 9119 $abc$32840$auto$ice40_ffinit.cc:141:execute$32712
.sym 9126 $abc$32840$auto$ice40_ffinit.cc:141:execute$32712
.sym 9127 SD_CLK$SB_IO_OUT
.sym 9130 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25413_new_
.sym 9131 SD_CLK$SB_IO_OUT
.sym 9132 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30138[2]_new_inv_
.sym 9133 $abc$32840$new_n496_
.sym 9136 $abc$32840$new_n496_
.sym 9137 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30138[2]_new_inv_
.sym 9138 $abc$32840$auto$ice40_ffinit.cc:141:execute$32712
.sym 9140 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30124
.sym 9141 CLK$SB_IO_IN_$glb_clk
.sym 9143 sd_cmd_ptr[2]
.sym 9144 sd_cmd[7]
.sym 9145 sd_cmd_ptr[1]
.sym 9146 $abc$32840$new_n499_
.sym 9148 sd_cmd_ptr[5]
.sym 9149 sd_cmd_ptr[3]
.sym 9150 $abc$32840$new_n549_
.sym 9160 $abc$32840$procmux$24399_CMP_new_
.sym 9167 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$25145
.sym 9187 SD_CLK$SB_IO_OUT
.sym 9192 $abc$32840$new_n497_
.sym 9193 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25413_new_
.sym 9199 $abc$32840$procmux$24600.B_AND_S[0]_new_
.sym 9202 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$31327
.sym 9203 sd_cmd_ptr[0]
.sym 9208 $abc$32840$new_n500_
.sym 9209 $abc$32840$auto$ice40_ffinit.cc:141:execute$32712
.sym 9211 $PACKER_VCC_NET
.sym 9215 $abc$32840$sub$microsd.v:355$84_Y[0]
.sym 9217 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25413_new_
.sym 9218 SD_CLK$SB_IO_OUT
.sym 9219 $abc$32840$auto$ice40_ffinit.cc:141:execute$32712
.sym 9223 $abc$32840$new_n497_
.sym 9224 $abc$32840$procmux$24600.B_AND_S[0]_new_
.sym 9225 $abc$32840$new_n500_
.sym 9226 $abc$32840$sub$microsd.v:355$84_Y[0]
.sym 9236 $abc$32840$auto$ice40_ffinit.cc:141:execute$32712
.sym 9259 sd_cmd_ptr[0]
.sym 9262 $PACKER_VCC_NET
.sym 9263 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$31327
.sym 9264 CLK$SB_IO_IN_$glb_clk
.sym 9268 $abc$32840$sub$microsd.v:355$84_Y[2]
.sym 9269 $abc$32840$sub$microsd.v:355$84_Y[3]
.sym 9270 $abc$32840$sub$microsd.v:355$84_Y[4]
.sym 9271 $abc$32840$sub$microsd.v:355$84_Y[5]
.sym 9283 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30525
.sym 9424 $PACKER_VCC_NET
.sym 9520 CMD$SB_IO_IN
.sym 9655 $PACKER_VCC_NET
.sym 10226 sd_rca[11]
.sym 10227 sd_rca[0]
.sym 10228 sd_rca[14]
.sym 10229 sd_rca[7]
.sym 10230 sd_rca[6]
.sym 10231 sd_rca[5]
.sym 10233 sd_rca[2]
.sym 10243 $abc$32840$auto$ice40_ffinit.cc:141:execute$32716
.sym 10272 sd_cmd_resp[34]
.sym 10275 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25267[0]_new_inv_
.sym 10277 CMD$SB_IO_IN
.sym 10278 $abc$32840$procmux$545_Y_new_inv_
.sym 10283 $abc$32840$procmux$745_Y_new_
.sym 10284 $abc$32840$new_n442_
.sym 10288 $abc$32840$new_n709_
.sym 10289 $abc$32840$new_n444_
.sym 10292 sd_cmd_resp[30]
.sym 10294 $abc$32840$new_n734_
.sym 10301 $abc$32840$procmux$745_Y_new_
.sym 10302 sd_cmd_resp[30]
.sym 10303 $abc$32840$new_n442_
.sym 10304 $abc$32840$new_n444_
.sym 10313 CMD$SB_IO_IN
.sym 10314 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25267[0]_new_inv_
.sym 10315 sd_cmd_resp[34]
.sym 10316 $abc$32840$new_n734_
.sym 10325 sd_cmd_resp[34]
.sym 10326 $abc$32840$new_n444_
.sym 10327 $abc$32840$new_n442_
.sym 10328 $abc$32840$procmux$545_Y_new_inv_
.sym 10343 sd_cmd_resp[30]
.sym 10344 CMD$SB_IO_IN
.sym 10345 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25267[0]_new_inv_
.sym 10346 $abc$32840$new_n709_
.sym 10347 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335_$glb_ce
.sym 10348 CLK$SB_IO_IN_$glb_clk
.sym 10354 $abc$32840$new_n684_
.sym 10355 sd_cmd[38]
.sym 10356 sd_cmd[35]
.sym 10357 $abc$32840$new_n678_
.sym 10358 sd_cmd[26]
.sym 10359 $abc$32840$new_n656_
.sym 10360 sd_cmd[24]
.sym 10361 $abc$32840$new_n660_
.sym 10366 sd_cmd_resp[30]
.sym 10377 $PACKER_VCC_NET
.sym 10379 CMD$SB_IO_IN
.sym 10391 sd_rca[14]
.sym 10396 CMD$SB_IO_IN
.sym 10400 sd_cmd_resp[28]
.sym 10403 sd_cmd_resp[25]
.sym 10405 CMD$SB_IO_IN
.sym 10407 sd_cmd_resp[37]
.sym 10409 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 10413 $abc$32840$auto$ice40_ffinit.cc:141:execute$32728
.sym 10417 sd_cmd_ptr[4]
.sym 10431 $abc$32840$procmux$800_Y_new_
.sym 10432 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25498[1]_new_inv_
.sym 10434 sd_cmd_resp[29]
.sym 10435 $abc$32840$new_n709_
.sym 10437 sd_cmd_resp[23]
.sym 10438 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25238[1]_new_inv_
.sym 10440 sd_cmd_resp[27]
.sym 10442 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25291[0]_new_inv_
.sym 10443 $abc$32840$procmux$1172_Y_new_inv_
.sym 10445 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25380[1]_new_inv_
.sym 10448 sd_cmd_resp[27]
.sym 10451 CMD$SB_IO_IN
.sym 10452 $abc$32840$new_n442_
.sym 10453 $abc$32840$new_n444_
.sym 10456 $abc$32840$new_n689_
.sym 10457 $abc$32840$procmux$916_Y_new_inv_
.sym 10459 CMD$SB_IO_IN
.sym 10461 sd_cmd_resp[23]
.sym 10464 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25291[0]_new_inv_
.sym 10465 sd_cmd_resp[29]
.sym 10466 $abc$32840$new_n709_
.sym 10467 CMD$SB_IO_IN
.sym 10470 $abc$32840$new_n442_
.sym 10471 sd_cmd_resp[27]
.sym 10472 $abc$32840$procmux$916_Y_new_inv_
.sym 10473 $abc$32840$new_n444_
.sym 10476 $abc$32840$new_n689_
.sym 10477 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25380[1]_new_inv_
.sym 10478 CMD$SB_IO_IN
.sym 10479 sd_cmd_resp[27]
.sym 10482 sd_cmd_resp[29]
.sym 10483 $abc$32840$procmux$800_Y_new_
.sym 10484 $abc$32840$new_n442_
.sym 10485 $abc$32840$new_n444_
.sym 10488 $abc$32840$new_n689_
.sym 10489 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25498[1]_new_inv_
.sym 10490 CMD$SB_IO_IN
.sym 10491 sd_cmd_resp[23]
.sym 10500 sd_cmd_resp[23]
.sym 10501 $abc$32840$procmux$1172_Y_new_inv_
.sym 10502 $abc$32840$new_n444_
.sym 10503 $abc$32840$new_n442_
.sym 10506 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25238[1]_new_inv_
.sym 10507 $abc$32840$new_n444_
.sym 10508 $abc$32840$new_n442_
.sym 10509 $abc$32840$new_n689_
.sym 10510 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335_$glb_ce
.sym 10511 CLK$SB_IO_IN_$glb_clk
.sym 10513 $abc$32840$new_n416_
.sym 10514 sd_cmd[37]
.sym 10515 $abc$32840$new_n672_
.sym 10516 sd_cmd[34]
.sym 10517 $abc$32840$new_n674_
.sym 10518 sd_cmd[32]
.sym 10519 $abc$32840$new_n682_
.sym 10520 sd_cmd[33]
.sym 10527 $abc$32840$auto$opt_reduce.cc:132:opt_mux$24799_new_
.sym 10529 sd_cmd_resp[27]
.sym 10533 sd_cmd_resp[29]
.sym 10541 sd_cmd[26]
.sym 10545 sd_rca[13]
.sym 10554 sd_cmd_resp[31]
.sym 10557 sd_cmd_resp[25]
.sym 10558 $abc$32840$new_n694_
.sym 10560 $abc$32840$new_n444_
.sym 10561 $abc$32840$new_n718_
.sym 10564 sd_cmd_resp[28]
.sym 10567 $abc$32840$new_n697_
.sym 10568 $abc$32840$new_n444_
.sym 10569 $abc$32840$new_n747_
.sym 10572 $abc$32840$new_n734_
.sym 10573 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25334[0]_new_inv_
.sym 10574 $abc$32840$new_n709_
.sym 10575 sd_cmd_resp[37]
.sym 10576 $abc$32840$new_n753_
.sym 10578 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335
.sym 10579 $abc$32840$new_n711_
.sym 10580 $abc$32840$new_n442_
.sym 10581 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25291[0]_new_inv_
.sym 10585 $abc$32840$new_n701_
.sym 10587 $abc$32840$new_n697_
.sym 10589 sd_cmd_resp[31]
.sym 10590 $abc$32840$new_n718_
.sym 10593 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25334[0]_new_inv_
.sym 10594 $abc$32840$new_n709_
.sym 10595 $abc$32840$new_n442_
.sym 10596 $abc$32840$new_n444_
.sym 10599 $abc$32840$new_n711_
.sym 10600 sd_cmd_resp[28]
.sym 10601 $abc$32840$new_n697_
.sym 10605 sd_cmd_resp[25]
.sym 10606 $abc$32840$new_n697_
.sym 10608 $abc$32840$new_n701_
.sym 10611 $abc$32840$new_n734_
.sym 10612 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335
.sym 10613 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25291[0]_new_inv_
.sym 10614 $abc$32840$new_n444_
.sym 10617 $abc$32840$new_n444_
.sym 10618 $abc$32840$new_n753_
.sym 10619 sd_cmd_resp[37]
.sym 10620 $abc$32840$new_n697_
.sym 10623 $abc$32840$new_n747_
.sym 10625 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25291[0]_new_inv_
.sym 10626 $abc$32840$new_n442_
.sym 10629 $abc$32840$new_n442_
.sym 10630 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25291[0]_new_inv_
.sym 10631 $abc$32840$new_n444_
.sym 10632 $abc$32840$new_n694_
.sym 10633 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335_$glb_ce
.sym 10634 CLK$SB_IO_IN_$glb_clk
.sym 10636 $abc$32840$new_n420_
.sym 10637 $abc$32840$techmap$shiftx$microsd.v:347$82.$11\buffer[47:0][0]_new_inv_
.sym 10638 $abc$32840$new_n676_
.sym 10639 $abc$32840$techmap$shiftx$microsd.v:347$82.$7\buffer[47:0][0]_new_inv_
.sym 10640 sd_rca[9]
.sym 10641 sd_rca[8]
.sym 10642 sd_rca[10]
.sym 10643 $abc$32840$new_n415_
.sym 10652 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31365[0]_new_
.sym 10656 $abc$32840$procmux$24399_CMP_new_
.sym 10657 sd_cmd[43]
.sym 10667 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31365[0]_new_
.sym 10671 $abc$32840$procmux$24399_CMP_new_
.sym 10679 $abc$32840$new_n442_
.sym 10681 $abc$32840$new_n737_
.sym 10684 sd_cmd_resp[33]
.sym 10686 sd_cmd_resp[36]
.sym 10687 $abc$32840$new_n748_
.sym 10689 sd_cmd_resp[32]
.sym 10693 $abc$32840$new_n733_
.sym 10696 sd_cmd_resp[24]
.sym 10697 $abc$32840$new_n694_
.sym 10699 $abc$32840$new_n696_
.sym 10700 CMD$SB_IO_IN
.sym 10705 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25334[0]_new_inv_
.sym 10706 $abc$32840$new_n697_
.sym 10707 $abc$32840$new_n444_
.sym 10708 $abc$32840$new_n747_
.sym 10716 $abc$32840$new_n748_
.sym 10717 $abc$32840$new_n697_
.sym 10718 $abc$32840$new_n444_
.sym 10719 sd_cmd_resp[36]
.sym 10722 $abc$32840$new_n747_
.sym 10723 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25334[0]_new_inv_
.sym 10724 $abc$32840$new_n442_
.sym 10728 sd_cmd_resp[24]
.sym 10729 $abc$32840$new_n697_
.sym 10731 $abc$32840$new_n696_
.sym 10734 $abc$32840$new_n733_
.sym 10735 sd_cmd_resp[32]
.sym 10736 $abc$32840$new_n697_
.sym 10740 CMD$SB_IO_IN
.sym 10741 $abc$32840$new_n442_
.sym 10746 $abc$32840$new_n694_
.sym 10747 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25334[0]_new_inv_
.sym 10748 $abc$32840$new_n442_
.sym 10749 $abc$32840$new_n444_
.sym 10752 sd_cmd_resp[33]
.sym 10753 $abc$32840$new_n697_
.sym 10755 $abc$32840$new_n737_
.sym 10756 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335_$glb_ce
.sym 10757 CLK$SB_IO_IN_$glb_clk
.sym 10759 sd_cmd[11]
.sym 10760 $abc$32840$new_n392_
.sym 10761 $abc$32840$new_n855_
.sym 10762 $abc$32840$new_n396_
.sym 10763 $abc$32840$new_n394_
.sym 10764 $abc$32840$new_n393_
.sym 10765 $abc$32840$new_n875_
.sym 10766 $abc$32840$new_n407_
.sym 10771 SD_CLK$SB_IO_OUT
.sym 10773 sd_cmd_resp[35]
.sym 10777 $abc$32840$procmux$24399_CMP_new_
.sym 10779 sd_cmd_resp[24]
.sym 10780 sd_cmd[0]
.sym 10786 CMD$SB_IO_IN
.sym 10790 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$28255[1]_new_
.sym 10794 sd_cmd[4]
.sym 10801 sd_cmd_resp[36]
.sym 10803 $abc$32840$techmap$shiftx$microsd.v:347$82.$7\buffer[47:0][0]_new_inv_
.sym 10804 $abc$32840$auto$ice40_ffinit.cc:141:execute$32656
.sym 10809 $abc$32840$techmap$shiftx$microsd.v:347$82.$11\buffer[47:0][0]_new_inv_
.sym 10817 $abc$32840$new_n392_
.sym 10818 $abc$32840$new_n855_
.sym 10821 $abc$32840$new_n393_
.sym 10822 $abc$32840$new_n875_
.sym 10825 $abc$32840$auto$ice40_ffinit.cc:141:execute$32716
.sym 10826 SD_CLK$SB_IO_OUT
.sym 10827 $abc$32840$new_n856_
.sym 10828 $abc$32840$new_n410_
.sym 10829 sd_cmd_ptr[4]
.sym 10830 $abc$32840$auto$ice40_ffinit.cc:141:execute$32720
.sym 10845 $abc$32840$auto$ice40_ffinit.cc:141:execute$32716
.sym 10846 $abc$32840$auto$ice40_ffinit.cc:141:execute$32720
.sym 10847 $abc$32840$techmap$shiftx$microsd.v:347$82.$11\buffer[47:0][0]_new_inv_
.sym 10848 $abc$32840$techmap$shiftx$microsd.v:347$82.$7\buffer[47:0][0]_new_inv_
.sym 10851 $abc$32840$new_n392_
.sym 10852 $abc$32840$new_n855_
.sym 10853 $abc$32840$auto$ice40_ffinit.cc:141:execute$32720
.sym 10854 sd_cmd_ptr[4]
.sym 10858 sd_cmd_resp[36]
.sym 10863 SD_CLK$SB_IO_OUT
.sym 10864 $abc$32840$auto$ice40_ffinit.cc:141:execute$32656
.sym 10875 $abc$32840$new_n410_
.sym 10876 $abc$32840$new_n856_
.sym 10877 $abc$32840$new_n393_
.sym 10878 $abc$32840$new_n875_
.sym 10879 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$31390_$glb_ce
.sym 10880 CLK$SB_IO_IN_$glb_clk
.sym 10882 cb_valid
.sym 10883 $abc$32840$new_n854_
.sym 10884 $abc$32840$new_n872_
.sym 10885 $abc$32840$new_n404_
.sym 10886 $abc$32840$new_n874_
.sym 10887 $abc$32840$new_n873_
.sym 10888 $abc$32840$new_n400_
.sym 10894 sd_cmd[25]
.sym 10896 $PACKER_VCC_NET
.sym 10899 sd_cmd[9]
.sym 10908 $abc$32840$auto$ice40_ffinit.cc:141:execute$32716
.sym 10909 $abc$32840$auto$ice40_ffinit.cc:141:execute$32728
.sym 10911 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 10914 sd_cmd_ptr[4]
.sym 10916 $abc$32840$auto$ice40_ffinit.cc:141:execute$32720
.sym 10917 sd_cmd[3]
.sym 10925 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25413_new_
.sym 10927 sd_mem_state[0]
.sym 10928 sd_mem_state[1]
.sym 10930 $abc$32840$new_n853_
.sym 10931 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_
.sym 10933 $abc$32840$new_n412_
.sym 10936 $abc$32840$new_n431_
.sym 10938 sd_mem_state[3]
.sym 10940 sd_mem_state[2]
.sym 10941 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30130
.sym 10942 $abc$32840$new_n411_
.sym 10945 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$28723_new_
.sym 10946 CMD$SB_IO_IN
.sym 10947 $abc$32840$new_n421_
.sym 10948 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$28255[1]_new_
.sym 10949 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25413_new_
.sym 10950 $abc$32840$new_n430_
.sym 10952 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$31327
.sym 10954 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30138[2]_new_inv_
.sym 10962 sd_mem_state[1]
.sym 10963 sd_mem_state[3]
.sym 10964 sd_mem_state[2]
.sym 10965 sd_mem_state[0]
.sym 10968 sd_mem_state[3]
.sym 10969 sd_mem_state[2]
.sym 10970 sd_mem_state[0]
.sym 10971 sd_mem_state[1]
.sym 10974 $abc$32840$new_n412_
.sym 10975 $abc$32840$new_n431_
.sym 10976 $abc$32840$new_n421_
.sym 10977 $abc$32840$new_n430_
.sym 10980 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$28723_new_
.sym 10981 $abc$32840$new_n411_
.sym 10982 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25413_new_
.sym 10983 $abc$32840$new_n853_
.sym 10986 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25413_new_
.sym 10987 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30138[2]_new_inv_
.sym 10992 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30138[2]_new_inv_
.sym 10993 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_
.sym 10994 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$28255[1]_new_
.sym 10995 CMD$SB_IO_IN
.sym 10998 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_
.sym 10999 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$31327
.sym 11001 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$28255[1]_new_
.sym 11002 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30130
.sym 11003 CLK$SB_IO_IN_$glb_clk
.sym 11005 $abc$32840$new_n421_
.sym 11006 $abc$32840$new_n428_
.sym 11007 $abc$32840$techmap$shiftx$microsd.v:347$82.$11\buffer[47:0][2]_new_inv_
.sym 11008 $abc$32840$new_n637_
.sym 11009 $abc$32840$techmap$shiftx$microsd.v:347$82.$7\buffer[47:0][2]_new_inv_
.sym 11010 sd_cmd[4]
.sym 11011 sd_cmd[1]
.sym 11012 $abc$32840$new_n425_
.sym 11019 sd_cmd[15]
.sym 11024 cb_valid
.sym 11026 sd_cmd[7]
.sym 11027 $abc$32840$auto$ice40_ffinit.cc:141:execute$32656
.sym 11030 sd_cmd[43]
.sym 11031 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31917[1]_new_inv_
.sym 11035 $abc$32840$auto$ice40_ffinit.cc:141:execute$32728
.sym 11036 sd_cmd[43]
.sym 11037 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 11038 sd_cmd[26]
.sym 11046 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 11047 sd_mem_state[2]
.sym 11048 $abc$32840$procmux$24600.B_AND_S[5]_new_
.sym 11049 $abc$32840$new_n511_
.sym 11053 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30138[2]_new_inv_
.sym 11054 cb_valid
.sym 11055 $abc$32840$new_n508_
.sym 11056 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25413_new_
.sym 11059 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30494[1]_new_inv_
.sym 11062 $abc$32840$new_n497_
.sym 11065 SD_CLK$SB_IO_OUT
.sym 11066 sd_mem_state[0]
.sym 11069 sd_mem_state[3]
.sym 11071 $abc$32840$new_n496_
.sym 11072 $abc$32840$sub$microsd.v:355$84_Y[3]
.sym 11073 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$31327
.sym 11074 $abc$32840$procmux$24600.B_AND_S[3]_new_
.sym 11075 sd_mem_state[1]
.sym 11076 $abc$32840$sub$microsd.v:355$84_Y[5]
.sym 11077 $abc$32840$auto$ice40_ffinit.cc:141:execute$32728
.sym 11079 $abc$32840$new_n508_
.sym 11080 $abc$32840$sub$microsd.v:355$84_Y[3]
.sym 11081 $abc$32840$new_n497_
.sym 11082 $abc$32840$procmux$24600.B_AND_S[3]_new_
.sym 11085 SD_CLK$SB_IO_OUT
.sym 11086 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 11087 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25413_new_
.sym 11091 $abc$32840$new_n496_
.sym 11092 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30138[2]_new_inv_
.sym 11093 $abc$32840$auto$ice40_ffinit.cc:141:execute$32728
.sym 11097 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25413_new_
.sym 11099 SD_CLK$SB_IO_OUT
.sym 11100 $abc$32840$auto$ice40_ffinit.cc:141:execute$32728
.sym 11103 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 11104 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30138[2]_new_inv_
.sym 11105 $abc$32840$new_n496_
.sym 11109 sd_mem_state[3]
.sym 11110 sd_mem_state[1]
.sym 11111 sd_mem_state[2]
.sym 11112 sd_mem_state[0]
.sym 11115 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30494[1]_new_inv_
.sym 11116 cb_valid
.sym 11121 $abc$32840$sub$microsd.v:355$84_Y[5]
.sym 11122 $abc$32840$new_n497_
.sym 11123 $abc$32840$new_n511_
.sym 11124 $abc$32840$procmux$24600.B_AND_S[5]_new_
.sym 11125 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$31327
.sym 11126 CLK$SB_IO_IN_$glb_clk
.sym 11128 $abc$32840$techmap$shiftx$microsd.v:311$77.$4\buffer[47:0][2]_new_inv_
.sym 11129 $abc$32840$new_n423_
.sym 11130 $abc$32840$techmap$shiftx$microsd.v:311$77.$4\buffer[47:0][6]_new_inv_
.sym 11131 $abc$32840$new_n424_
.sym 11132 $abc$32840$new_n429_
.sym 11133 sd_cmd[3]
.sym 11134 $abc$32840$new_n643_
.sym 11135 sd_cmd[5]
.sym 11148 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25321_new_
.sym 11152 sd_cmd_ptr[4]
.sym 11158 $abc$32840$sub$microsd.v:355$84_Y[3]
.sym 11159 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31917[1]_new_inv_
.sym 11160 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25321_new_
.sym 11162 $abc$32840$sub$microsd.v:355$84_Y[5]
.sym 11169 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 11170 $abc$32840$auto$ice40_ffinit.cc:141:execute$32716
.sym 11171 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$31327
.sym 11172 $abc$32840$new_n499_
.sym 11173 sd_cmd_ptr[4]
.sym 11174 $abc$32840$new_n430_
.sym 11175 $abc$32840$procmux$24399_CMP_new_
.sym 11176 $abc$32840$new_n549_
.sym 11177 $abc$32840$new_n497_
.sym 11178 $abc$32840$new_n496_
.sym 11179 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30138[2]_new_inv_
.sym 11180 SD_CLK$SB_IO_OUT
.sym 11181 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25413_new_
.sym 11183 $abc$32840$new_n548_
.sym 11184 $abc$32840$auto$ice40_ffinit.cc:141:execute$32728
.sym 11185 $abc$32840$new_n505_
.sym 11188 cb_valid
.sym 11189 $abc$32840$sub$microsd.v:355$84_Y[2]
.sym 11190 $abc$32840$auto$ice40_ffinit.cc:141:execute$32720
.sym 11194 $abc$32840$auto$ice40_ffinit.cc:141:execute$32716
.sym 11196 $abc$32840$procmux$24600.B_AND_S[7]_new_
.sym 11198 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30494[1]_new_inv_
.sym 11199 $abc$32840$procmux$24600.B_AND_S[2]_new_
.sym 11202 SD_CLK$SB_IO_OUT
.sym 11203 $abc$32840$auto$ice40_ffinit.cc:141:execute$32720
.sym 11205 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25413_new_
.sym 11208 $abc$32840$auto$ice40_ffinit.cc:141:execute$32716
.sym 11209 $abc$32840$procmux$24600.B_AND_S[7]_new_
.sym 11210 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30138[2]_new_inv_
.sym 11211 $abc$32840$new_n496_
.sym 11214 $abc$32840$procmux$24399_CMP_new_
.sym 11216 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30494[1]_new_inv_
.sym 11217 cb_valid
.sym 11220 $abc$32840$new_n430_
.sym 11222 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25413_new_
.sym 11223 $abc$32840$auto$ice40_ffinit.cc:141:execute$32716
.sym 11227 $abc$32840$new_n549_
.sym 11228 sd_cmd_ptr[4]
.sym 11229 $abc$32840$new_n548_
.sym 11232 $abc$32840$new_n497_
.sym 11233 $abc$32840$new_n505_
.sym 11234 $abc$32840$procmux$24600.B_AND_S[2]_new_
.sym 11235 $abc$32840$sub$microsd.v:355$84_Y[2]
.sym 11238 $abc$32840$new_n496_
.sym 11239 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30138[2]_new_inv_
.sym 11241 $abc$32840$auto$ice40_ffinit.cc:141:execute$32720
.sym 11244 $abc$32840$new_n499_
.sym 11245 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 11247 $abc$32840$auto$ice40_ffinit.cc:141:execute$32728
.sym 11248 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$31327
.sym 11249 CLK$SB_IO_IN_$glb_clk
.sym 11251 $abc$32840$new_n639_
.sym 11252 $abc$32840$new_n647_
.sym 11253 $abc$32840$new_n641_
.sym 11254 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30488
.sym 11255 $abc$32840$new_n635_
.sym 11256 sd_cmd[2]
.sym 11257 sd_cmd[6]
.sym 11258 $abc$32840$new_n645_
.sym 11264 $abc$32840$auto$ice40_ffinit.cc:141:execute$32744
.sym 11278 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$28255[1]_new_
.sym 11293 $abc$32840$auto$ice40_ffinit.cc:141:execute$32716
.sym 11296 sd_cmd_ptr[4]
.sym 11297 $abc$32840$auto$ice40_ffinit.cc:141:execute$32720
.sym 11298 $abc$32840$procmux$24523.B_AND_S[24]_new_
.sym 11299 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25413_new_
.sym 11300 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 11301 $abc$32840$auto$ice40_ffinit.cc:141:execute$32712
.sym 11304 $abc$32840$sub$microsd.v:355$84_Y[4]
.sym 11307 $abc$32840$auto$ice40_ffinit.cc:141:execute$32728
.sym 11308 $abc$32840$new_n497_
.sym 11309 sd_cmd[7]
.sym 11310 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30525
.sym 11317 $abc$32840$new_n647_
.sym 11328 $abc$32840$auto$ice40_ffinit.cc:141:execute$32720
.sym 11332 $abc$32840$new_n647_
.sym 11333 sd_cmd[7]
.sym 11334 $abc$32840$procmux$24523.B_AND_S[24]_new_
.sym 11338 $abc$32840$auto$ice40_ffinit.cc:141:execute$32716
.sym 11343 $abc$32840$auto$ice40_ffinit.cc:141:execute$32720
.sym 11344 $abc$32840$auto$ice40_ffinit.cc:141:execute$32712
.sym 11345 $abc$32840$auto$ice40_ffinit.cc:141:execute$32716
.sym 11346 sd_cmd_ptr[4]
.sym 11358 $abc$32840$auto$ice40_ffinit.cc:141:execute$32728
.sym 11364 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 11367 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25413_new_
.sym 11368 $abc$32840$new_n497_
.sym 11369 $abc$32840$sub$microsd.v:355$84_Y[4]
.sym 11371 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30525
.sym 11372 CLK$SB_IO_IN_$glb_clk
.sym 11377 cmd_read
.sym 11380 $abc$32840$procmux$24638.B_AND_S[2]_new_
.sym 11381 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30467
.sym 11391 $PACKER_VCC_NET
.sym 11394 $abc$32840$procmux$24523.B_AND_S[24]_new_
.sym 11395 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25413_new_
.sym 11397 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$32139
.sym 11417 sd_cmd_ptr[1]
.sym 11420 sd_cmd_ptr[5]
.sym 11423 sd_cmd_ptr[2]
.sym 11424 sd_cmd_ptr[4]
.sym 11429 sd_cmd_ptr[3]
.sym 11438 $PACKER_VCC_NET
.sym 11442 sd_cmd_ptr[0]
.sym 11446 $PACKER_VCC_NET
.sym 11447 $nextpnr_ICESTORM_LC_7$O
.sym 11450 sd_cmd_ptr[0]
.sym 11453 $auto$alumacc.cc:474:replace_alu$24852.C[2]
.sym 11455 sd_cmd_ptr[1]
.sym 11456 $PACKER_VCC_NET
.sym 11459 $auto$alumacc.cc:474:replace_alu$24852.C[3]
.sym 11461 sd_cmd_ptr[2]
.sym 11462 $PACKER_VCC_NET
.sym 11463 $auto$alumacc.cc:474:replace_alu$24852.C[2]
.sym 11465 $auto$alumacc.cc:474:replace_alu$24852.C[4]
.sym 11467 $PACKER_VCC_NET
.sym 11468 sd_cmd_ptr[3]
.sym 11469 $auto$alumacc.cc:474:replace_alu$24852.C[3]
.sym 11471 $auto$alumacc.cc:474:replace_alu$24852.C[5]
.sym 11473 $PACKER_VCC_NET
.sym 11474 sd_cmd_ptr[4]
.sym 11475 $auto$alumacc.cc:474:replace_alu$24852.C[4]
.sym 11478 sd_cmd_ptr[5]
.sym 11479 $PACKER_VCC_NET
.sym 11481 $auto$alumacc.cc:474:replace_alu$24852.C[5]
.sym 11499 $abc$32840$auto$rtlil.cc:1832:Not$24797
.sym 11511 $abc$32840$auto$rtlil.cc:1832:Not$24789
.sym 12309 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335
.sym 12329 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335
.sym 12336 $abc$32840$new_n666_
.sym 12337 $abc$32840$new_n670_
.sym 12338 sd_cmd[31]
.sym 12341 sd_cmd[29]
.sym 12357 sd_cmd[38]
.sym 12367 CMD$SB_IO_IN
.sym 12385 sd_cmd_resp[30]
.sym 12389 sd_cmd_resp[34]
.sym 12396 sd_cmd_resp[37]
.sym 12404 sd_cmd_resp[29]
.sym 12406 sd_cmd_resp[28]
.sym 12407 sd_cmd_resp[23]
.sym 12408 sd_cmd_resp[25]
.sym 12411 sd_cmd_resp[34]
.sym 12418 sd_cmd_resp[23]
.sym 12423 sd_cmd_resp[37]
.sym 12428 sd_cmd_resp[30]
.sym 12434 sd_cmd_resp[29]
.sym 12441 sd_cmd_resp[28]
.sym 12453 sd_cmd_resp[25]
.sym 12456 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$31390_$glb_ce
.sym 12457 CLK$SB_IO_IN_$glb_clk
.sym 12463 sd_cmd[28]
.sym 12464 $abc$32840$new_n668_
.sym 12465 sd_cmd[16]
.sym 12466 $abc$32840$auto$opt_reduce.cc:132:opt_mux$24799_new_
.sym 12467 sd_cmd[39]
.sym 12468 $abc$32840$new_n664_
.sym 12469 $abc$32840$new_n686_
.sym 12470 sd_cmd[30]
.sym 12501 sd_cmd[39]
.sym 12505 sd_rca[6]
.sym 12507 sd_cmd[30]
.sym 12513 sd_cmd[35]
.sym 12517 sd_cmd[26]
.sym 12529 sd_cmd[34]
.sym 12540 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$29279[2]_new_
.sym 12541 sd_rca[0]
.sym 12542 $abc$32840$procmux$24399_CMP_new_
.sym 12546 sd_cmd_resp[23]
.sym 12547 $abc$32840$auto$opt_reduce.cc:132:opt_mux$24799_new_
.sym 12548 sd_rca[11]
.sym 12549 sd_rca[14]
.sym 12550 sd_cmd[35]
.sym 12551 $abc$32840$new_n678_
.sym 12553 $abc$32840$new_n656_
.sym 12554 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31365[0]_new_
.sym 12555 sd_rca[2]
.sym 12557 sd_cmd[38]
.sym 12560 sd_cmd_resp[34]
.sym 12564 $abc$32840$new_n684_
.sym 12567 sd_cmd_resp[25]
.sym 12568 sd_cmd[26]
.sym 12569 sd_cmd_resp[37]
.sym 12570 sd_cmd[24]
.sym 12571 $abc$32840$new_n660_
.sym 12573 $abc$32840$procmux$24399_CMP_new_
.sym 12574 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31365[0]_new_
.sym 12575 sd_cmd_resp[37]
.sym 12576 sd_cmd[38]
.sym 12579 $abc$32840$auto$opt_reduce.cc:132:opt_mux$24799_new_
.sym 12580 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$29279[2]_new_
.sym 12581 $abc$32840$new_n684_
.sym 12582 sd_rca[14]
.sym 12585 $abc$32840$new_n678_
.sym 12586 $abc$32840$auto$opt_reduce.cc:132:opt_mux$24799_new_
.sym 12588 sd_rca[11]
.sym 12591 sd_cmd[35]
.sym 12592 $abc$32840$procmux$24399_CMP_new_
.sym 12593 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31365[0]_new_
.sym 12594 sd_cmd_resp[34]
.sym 12597 sd_rca[2]
.sym 12599 $abc$32840$new_n660_
.sym 12600 $abc$32840$auto$opt_reduce.cc:132:opt_mux$24799_new_
.sym 12603 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31365[0]_new_
.sym 12604 $abc$32840$procmux$24399_CMP_new_
.sym 12605 sd_cmd[24]
.sym 12606 sd_cmd_resp[23]
.sym 12609 $abc$32840$new_n656_
.sym 12610 sd_rca[0]
.sym 12612 $abc$32840$auto$opt_reduce.cc:132:opt_mux$24799_new_
.sym 12615 sd_cmd[26]
.sym 12616 sd_cmd_resp[25]
.sym 12617 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31365[0]_new_
.sym 12618 $abc$32840$procmux$24399_CMP_new_
.sym 12619 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582_$glb_ce
.sym 12620 CLK$SB_IO_IN_$glb_clk
.sym 12621 $abc$32840$auto$rtlil.cc:1969:NotGate$32760_$glb_sr
.sym 12622 sd_cmd[19]
.sym 12623 sd_cmd[8]
.sym 12624 sd_cmd[20]
.sym 12625 $abc$32840$new_n680_
.sym 12626 sd_cmd[23]
.sym 12627 sd_cmd[21]
.sym 12628 $abc$32840$new_n606_
.sym 12629 sd_cmd[36]
.sym 12634 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$29279[2]_new_
.sym 12636 $abc$32840$procmux$24399_CMP_new_
.sym 12642 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31365[0]_new_
.sym 12653 sd_cmd[31]
.sym 12655 sd_cmd[19]
.sym 12656 sd_cmd[37]
.sym 12657 sd_cmd[5]
.sym 12663 sd_cmd_resp[31]
.sym 12665 $abc$32840$new_n676_
.sym 12666 $abc$32840$auto$opt_reduce.cc:132:opt_mux$24799_new_
.sym 12667 sd_rca[9]
.sym 12668 sd_rca[8]
.sym 12669 sd_cmd[24]
.sym 12670 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31365[0]_new_
.sym 12672 sd_cmd[37]
.sym 12673 sd_cmd[16]
.sym 12674 $abc$32840$procmux$24399_CMP_new_
.sym 12675 sd_cmd_ptr[4]
.sym 12676 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 12677 sd_rca[10]
.sym 12680 sd_cmd_resp[36]
.sym 12681 $abc$32840$new_n672_
.sym 12683 sd_cmd_resp[32]
.sym 12684 sd_cmd[32]
.sym 12685 $abc$32840$new_n682_
.sym 12686 sd_cmd[33]
.sym 12688 sd_rca[13]
.sym 12691 $abc$32840$new_n674_
.sym 12696 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 12697 sd_cmd_ptr[4]
.sym 12698 sd_cmd[24]
.sym 12699 sd_cmd[16]
.sym 12703 sd_rca[13]
.sym 12704 $abc$32840$auto$opt_reduce.cc:132:opt_mux$24799_new_
.sym 12705 $abc$32840$new_n682_
.sym 12708 sd_cmd_resp[31]
.sym 12709 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31365[0]_new_
.sym 12710 $abc$32840$procmux$24399_CMP_new_
.sym 12711 sd_cmd[32]
.sym 12714 sd_rca[10]
.sym 12716 $abc$32840$auto$opt_reduce.cc:132:opt_mux$24799_new_
.sym 12717 $abc$32840$new_n676_
.sym 12720 sd_cmd_resp[32]
.sym 12721 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31365[0]_new_
.sym 12722 $abc$32840$procmux$24399_CMP_new_
.sym 12723 sd_cmd[33]
.sym 12726 sd_rca[8]
.sym 12728 $abc$32840$auto$opt_reduce.cc:132:opt_mux$24799_new_
.sym 12729 $abc$32840$new_n672_
.sym 12732 $abc$32840$procmux$24399_CMP_new_
.sym 12733 sd_cmd_resp[36]
.sym 12734 sd_cmd[37]
.sym 12735 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31365[0]_new_
.sym 12738 $abc$32840$new_n674_
.sym 12739 sd_rca[9]
.sym 12740 $abc$32840$auto$opt_reduce.cc:132:opt_mux$24799_new_
.sym 12742 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582_$glb_ce
.sym 12743 CLK$SB_IO_IN_$glb_clk
.sym 12744 $abc$32840$auto$rtlil.cc:1969:NotGate$32760_$glb_sr
.sym 12745 $abc$32840$new_n418_
.sym 12746 $abc$32840$new_n414_
.sym 12747 $abc$32840$new_n593_
.sym 12748 $abc$32840$new_n397_
.sym 12749 $abc$32840$new_n608_
.sym 12750 $abc$32840$new_n419_
.sym 12751 $abc$32840$new_n395_
.sym 12752 sd_rca[12]
.sym 12768 CMD$SB_IO_IN
.sym 12769 $abc$32840$procmux$24399_CMP_new_
.sym 12774 sd_cmd[39]
.sym 12778 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$29111[1]_new_
.sym 12780 sd_cmd[33]
.sym 12786 $abc$32840$new_n420_
.sym 12787 sd_cmd_ptr[4]
.sym 12788 $abc$32840$auto$ice40_ffinit.cc:141:execute$32728
.sym 12789 sd_cmd[34]
.sym 12790 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 12791 $abc$32840$auto$ice40_ffinit.cc:141:execute$32728
.sym 12793 sd_cmd[36]
.sym 12794 $abc$32840$new_n416_
.sym 12795 $abc$32840$procmux$24399_CMP_new_
.sym 12796 sd_cmd[0]
.sym 12798 sd_cmd_resp[32]
.sym 12799 sd_cmd[32]
.sym 12801 sd_cmd_resp[33]
.sym 12802 sd_cmd_resp[31]
.sym 12809 sd_cmd[4]
.sym 12810 $abc$32840$new_n418_
.sym 12811 $abc$32840$new_n414_
.sym 12815 $abc$32840$new_n419_
.sym 12816 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31365[0]_new_
.sym 12817 $abc$32840$new_n415_
.sym 12819 $abc$32840$auto$ice40_ffinit.cc:141:execute$32728
.sym 12820 sd_cmd[36]
.sym 12821 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 12822 sd_cmd[4]
.sym 12825 sd_cmd_ptr[4]
.sym 12826 $abc$32840$new_n420_
.sym 12827 $abc$32840$new_n418_
.sym 12828 $abc$32840$new_n419_
.sym 12831 $abc$32840$procmux$24399_CMP_new_
.sym 12832 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31365[0]_new_
.sym 12833 sd_cmd_resp[33]
.sym 12834 sd_cmd[34]
.sym 12837 sd_cmd_ptr[4]
.sym 12838 $abc$32840$new_n415_
.sym 12839 $abc$32840$new_n416_
.sym 12840 $abc$32840$new_n414_
.sym 12844 sd_cmd_resp[32]
.sym 12850 sd_cmd_resp[31]
.sym 12855 sd_cmd_resp[33]
.sym 12861 sd_cmd[0]
.sym 12862 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 12863 $abc$32840$auto$ice40_ffinit.cc:141:execute$32728
.sym 12864 sd_cmd[32]
.sym 12865 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$31390_$glb_ce
.sym 12866 CLK$SB_IO_IN_$glb_clk
.sym 12868 $abc$32840$new_n408_
.sym 12869 $abc$32840$new_n595_
.sym 12870 $abc$32840$new_n409_
.sym 12871 $abc$32840$new_n618_
.sym 12872 sd_cmd[46]
.sym 12873 sd_cmd[42]
.sym 12874 $abc$32840$new_n619_
.sym 12875 sd_cmd[47]
.sym 12880 data_ptr[4]
.sym 12883 sd_cmd_resp[26]
.sym 12884 $abc$32840$auto$ice40_ffinit.cc:141:execute$32728
.sym 12886 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 12891 sd_cmd_ptr[4]
.sym 12893 sd_cmd[46]
.sym 12897 sd_cmd[35]
.sym 12899 sd_cmd[30]
.sym 12901 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 12902 sd_cmd[35]
.sym 12910 sd_cmd[17]
.sym 12911 $abc$32840$new_n872_
.sym 12912 $abc$32840$new_n397_
.sym 12913 $abc$32840$new_n394_
.sym 12915 sd_cmd[9]
.sym 12916 $abc$32840$procmux$24399_CMP_new_
.sym 12917 sd_cmd[11]
.sym 12918 $abc$32840$new_n854_
.sym 12919 sd_cmd[41]
.sym 12921 $abc$32840$new_n874_
.sym 12922 sd_cmd[25]
.sym 12923 $abc$32840$new_n395_
.sym 12924 $abc$32840$new_n407_
.sym 12926 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 12927 sd_cmd[5]
.sym 12928 sd_cmd[37]
.sym 12929 sd_cmd_ptr[4]
.sym 12931 $abc$32840$auto$ice40_ffinit.cc:141:execute$32716
.sym 12932 $abc$32840$auto$ice40_ffinit.cc:141:execute$32728
.sym 12933 $abc$32840$new_n408_
.sym 12934 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 12935 $abc$32840$new_n409_
.sym 12936 $abc$32840$new_n396_
.sym 12937 sd_cmd_ptr[4]
.sym 12938 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$29111[1]_new_
.sym 12939 $abc$32840$auto$ice40_ffinit.cc:141:execute$32720
.sym 12943 $abc$32840$procmux$24399_CMP_new_
.sym 12944 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$29111[1]_new_
.sym 12945 sd_cmd[11]
.sym 12948 sd_cmd[17]
.sym 12949 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 12950 sd_cmd_ptr[4]
.sym 12951 sd_cmd[25]
.sym 12954 $abc$32840$new_n854_
.sym 12955 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 12956 sd_cmd[9]
.sym 12957 sd_cmd[41]
.sym 12960 $abc$32840$auto$ice40_ffinit.cc:141:execute$32728
.sym 12961 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 12962 sd_cmd[37]
.sym 12963 sd_cmd[5]
.sym 12966 $abc$32840$new_n396_
.sym 12967 sd_cmd_ptr[4]
.sym 12969 $abc$32840$new_n395_
.sym 12972 $abc$32840$auto$ice40_ffinit.cc:141:execute$32720
.sym 12973 $abc$32840$new_n394_
.sym 12974 $abc$32840$new_n397_
.sym 12975 $abc$32840$auto$ice40_ffinit.cc:141:execute$32716
.sym 12978 $abc$32840$new_n872_
.sym 12979 $abc$32840$new_n874_
.sym 12980 $abc$32840$new_n407_
.sym 12981 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 12984 $abc$32840$new_n409_
.sym 12985 $abc$32840$auto$ice40_ffinit.cc:141:execute$32716
.sym 12986 $abc$32840$new_n408_
.sym 12987 sd_cmd_ptr[4]
.sym 12988 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582_$glb_ce
.sym 12989 CLK$SB_IO_IN_$glb_clk
.sym 12990 $abc$32840$auto$rtlil.cc:1969:NotGate$32760_$glb_sr
.sym 12991 $abc$32840$new_n427_
.sym 12992 $abc$32840$new_n617_
.sym 12993 $abc$32840$new_n613_
.sym 12994 $abc$32840$new_n859_
.sym 12995 $abc$32840$new_n599_
.sym 12996 $abc$32840$new_n858_
.sym 12997 $abc$32840$new_n629_
.sym 12998 sd_cmd[22]
.sym 13003 sd_cmd[43]
.sym 13005 sd_cmd[41]
.sym 13007 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 13014 sd_cmd[17]
.sym 13017 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30525
.sym 13018 $abc$32840$auto$ice40_ffinit.cc:141:execute$32720
.sym 13019 sd_cmd[46]
.sym 13020 sd_cmd[26]
.sym 13021 sd_cmd[42]
.sym 13022 sd_cmd[44]
.sym 13024 $abc$32840$new_n427_
.sym 13025 sd_cmd[47]
.sym 13026 sd_cmd[34]
.sym 13034 sd_cmd[7]
.sym 13036 cb_rd_en
.sym 13039 sd_cmd[47]
.sym 13040 sd_cmd[11]
.sym 13043 $abc$32840$new_n404_
.sym 13044 sd_cmd[39]
.sym 13046 sd_cmd[1]
.sym 13047 sd_cmd[15]
.sym 13049 sd_cmd_ptr[4]
.sym 13050 sd_cmd[33]
.sym 13051 $abc$32840$auto$ice40_ffinit.cc:141:execute$32720
.sym 13053 $abc$32840$new_n873_
.sym 13054 $abc$32840$new_n400_
.sym 13056 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 13057 sd_cmd[35]
.sym 13058 sd_cmd[3]
.sym 13059 $abc$32840$auto$ice40_ffinit.cc:141:execute$32720
.sym 13061 sd_cmd[43]
.sym 13063 $abc$32840$auto$ice40_ffinit.cc:141:execute$32728
.sym 13065 cb_rd_en
.sym 13071 sd_cmd[1]
.sym 13072 sd_cmd[33]
.sym 13073 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 13074 $abc$32840$auto$ice40_ffinit.cc:141:execute$32728
.sym 13077 $abc$32840$new_n400_
.sym 13078 $abc$32840$auto$ice40_ffinit.cc:141:execute$32720
.sym 13079 $abc$32840$new_n404_
.sym 13080 sd_cmd_ptr[4]
.sym 13083 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 13084 sd_cmd[43]
.sym 13085 sd_cmd[11]
.sym 13086 $abc$32840$auto$ice40_ffinit.cc:141:execute$32728
.sym 13089 sd_cmd[7]
.sym 13090 $abc$32840$new_n873_
.sym 13091 $abc$32840$auto$ice40_ffinit.cc:141:execute$32720
.sym 13092 sd_cmd[39]
.sym 13095 $abc$32840$auto$ice40_ffinit.cc:141:execute$32720
.sym 13096 $abc$32840$auto$ice40_ffinit.cc:141:execute$32728
.sym 13097 sd_cmd[3]
.sym 13098 sd_cmd[35]
.sym 13101 sd_cmd[15]
.sym 13102 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 13103 $abc$32840$auto$ice40_ffinit.cc:141:execute$32728
.sym 13104 sd_cmd[47]
.sym 13112 CLK$SB_IO_IN_$glb_clk
.sym 13114 $abc$32840$new_n627_
.sym 13115 $abc$32840$new_n860_
.sym 13116 $abc$32840$techmap$shiftx$microsd.v:311$77.$4\buffer[47:0][14]_new_inv_
.sym 13117 $abc$32840$new_n621_
.sym 13118 $abc$32840$new_n616_
.sym 13119 $abc$32840$new_n857_
.sym 13120 $abc$32840$new_n624_
.sym 13121 $abc$32840$new_n628_
.sym 13127 sd_cmd_ptr[4]
.sym 13131 $abc$32840$auto$ice40_ffinit.cc:141:execute$32748
.sym 13132 sd_cmd[15]
.sym 13138 sd_cmd[41]
.sym 13141 sd_cmd[5]
.sym 13146 crc_buffer[3]
.sym 13149 sd_cmd[42]
.sym 13155 crc_buffer[0]
.sym 13156 $abc$32840$new_n423_
.sym 13158 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25321_new_
.sym 13159 $abc$32840$techmap$shiftx$microsd.v:347$82.$7\buffer[47:0][2]_new_inv_
.sym 13160 sd_cmd[4]
.sym 13161 sd_cmd[1]
.sym 13163 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 13164 $abc$32840$new_n428_
.sym 13165 $abc$32840$techmap$shiftx$microsd.v:347$82.$11\buffer[47:0][2]_new_inv_
.sym 13166 $abc$32840$new_n424_
.sym 13167 $abc$32840$new_n429_
.sym 13168 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31917[1]_new_inv_
.sym 13169 $abc$32840$new_n643_
.sym 13170 $abc$32840$auto$ice40_ffinit.cc:141:execute$32728
.sym 13171 sd_cmd[26]
.sym 13173 sd_cmd[18]
.sym 13174 $abc$32840$new_n637_
.sym 13175 sd_cmd[14]
.sym 13176 $abc$32840$auto$ice40_ffinit.cc:141:execute$32720
.sym 13177 $abc$32840$procmux$24523.B_AND_S[24]_new_
.sym 13179 sd_cmd[46]
.sym 13180 $abc$32840$auto$ice40_ffinit.cc:141:execute$32716
.sym 13181 $abc$32840$procmux$24523.B_AND_S[28]_new_
.sym 13182 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30525
.sym 13183 sd_cmd_ptr[4]
.sym 13184 $abc$32840$new_n427_
.sym 13186 $abc$32840$new_n425_
.sym 13188 $abc$32840$auto$ice40_ffinit.cc:141:execute$32716
.sym 13189 $abc$32840$techmap$shiftx$microsd.v:347$82.$11\buffer[47:0][2]_new_inv_
.sym 13190 $abc$32840$techmap$shiftx$microsd.v:347$82.$7\buffer[47:0][2]_new_inv_
.sym 13191 $abc$32840$auto$ice40_ffinit.cc:141:execute$32720
.sym 13194 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 13195 sd_cmd[14]
.sym 13196 sd_cmd[46]
.sym 13197 $abc$32840$auto$ice40_ffinit.cc:141:execute$32728
.sym 13200 $abc$32840$new_n428_
.sym 13201 $abc$32840$new_n429_
.sym 13202 $abc$32840$new_n427_
.sym 13203 sd_cmd_ptr[4]
.sym 13206 $abc$32840$procmux$24523.B_AND_S[28]_new_
.sym 13207 crc_buffer[0]
.sym 13208 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25321_new_
.sym 13209 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31917[1]_new_inv_
.sym 13212 $abc$32840$new_n424_
.sym 13213 $abc$32840$new_n423_
.sym 13214 $abc$32840$new_n425_
.sym 13215 sd_cmd_ptr[4]
.sym 13218 $abc$32840$new_n643_
.sym 13220 sd_cmd[4]
.sym 13221 $abc$32840$procmux$24523.B_AND_S[24]_new_
.sym 13224 $abc$32840$procmux$24523.B_AND_S[24]_new_
.sym 13225 $abc$32840$new_n637_
.sym 13226 sd_cmd[1]
.sym 13230 sd_cmd_ptr[4]
.sym 13231 sd_cmd[26]
.sym 13232 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 13233 sd_cmd[18]
.sym 13234 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30525
.sym 13235 CLK$SB_IO_IN_$glb_clk
.sym 13237 $abc$32840$new_n773_
.sym 13238 sd_cmd[10]
.sym 13239 sd_cmd[18]
.sym 13240 $abc$32840$new_n761_
.sym 13241 sd_cmd[14]
.sym 13242 $abc$32840$new_n779_
.sym 13244 $abc$32840$techmap$shiftx$microsd.v:311$77.$4\buffer[47:0][10]_new_inv_
.sym 13249 $abc$32840$auto$ice40_ffinit.cc:141:execute$32748
.sym 13259 crc_buffer[0]
.sym 13260 CMD$SB_IO_IN
.sym 13263 $abc$32840$procmux$24523.B_AND_S[24]_new_
.sym 13265 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_
.sym 13269 crc_buffer[5]
.sym 13280 $abc$32840$procmux$24523.B_AND_S[28]_new_
.sym 13282 $abc$32840$new_n635_
.sym 13283 sd_cmd[2]
.sym 13284 sd_cmd[6]
.sym 13285 sd_cmd[5]
.sym 13288 $abc$32840$new_n641_
.sym 13289 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30525
.sym 13290 $abc$32840$auto$ice40_ffinit.cc:141:execute$32744
.sym 13291 sd_cmd[2]
.sym 13293 sd_cmd[42]
.sym 13294 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 13295 sd_cmd[10]
.sym 13296 sd_cmd[34]
.sym 13299 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31917[1]_new_inv_
.sym 13301 $abc$32840$auto$ice40_ffinit.cc:141:execute$32728
.sym 13303 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25321_new_
.sym 13306 crc_buffer[3]
.sym 13307 sd_cmd[3]
.sym 13308 sd_cmd[38]
.sym 13309 $abc$32840$procmux$24523.B_AND_S[24]_new_
.sym 13311 sd_cmd[34]
.sym 13313 sd_cmd[2]
.sym 13314 $abc$32840$auto$ice40_ffinit.cc:141:execute$32744
.sym 13317 sd_cmd[10]
.sym 13318 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 13319 $abc$32840$auto$ice40_ffinit.cc:141:execute$32728
.sym 13320 sd_cmd[42]
.sym 13323 sd_cmd[6]
.sym 13324 sd_cmd[38]
.sym 13326 $abc$32840$auto$ice40_ffinit.cc:141:execute$32744
.sym 13329 $abc$32840$auto$ice40_ffinit.cc:141:execute$32728
.sym 13330 sd_cmd[34]
.sym 13331 sd_cmd[2]
.sym 13332 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 13335 sd_cmd[6]
.sym 13336 $abc$32840$auto$ice40_ffinit.cc:141:execute$32728
.sym 13337 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 13338 sd_cmd[38]
.sym 13341 $abc$32840$new_n641_
.sym 13342 $abc$32840$procmux$24523.B_AND_S[24]_new_
.sym 13344 sd_cmd[3]
.sym 13347 $abc$32840$procmux$24523.B_AND_S[28]_new_
.sym 13348 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31917[1]_new_inv_
.sym 13349 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25321_new_
.sym 13350 crc_buffer[3]
.sym 13353 sd_cmd[5]
.sym 13354 $abc$32840$new_n635_
.sym 13356 $abc$32840$procmux$24523.B_AND_S[24]_new_
.sym 13357 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30525
.sym 13358 CLK$SB_IO_IN_$glb_clk
.sym 13361 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25321_new_
.sym 13362 crc_buffer[5]
.sym 13363 $abc$32840$new_n775_
.sym 13364 crc_buffer[4]
.sym 13365 crc_buffer[6]
.sym 13366 $abc$32840$new_n777_
.sym 13367 $abc$32840$procmux$24523.B_AND_S[24]_new_
.sym 13369 $abc$32840$auto$simplemap.cc:168:logic_reduce$26691_new_inv_
.sym 13391 $abc$32840$procmux$24523.B_AND_S[24]_new_
.sym 13392 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582
.sym 13401 crc_buffer[2]
.sym 13403 crc_buffer[1]
.sym 13404 $abc$32840$new_n761_
.sym 13405 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25321_new_
.sym 13406 sd_cmd[2]
.sym 13407 sd_cmd[43]
.sym 13408 $abc$32840$new_n645_
.sym 13412 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31917[1]_new_inv_
.sym 13413 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25321_new_
.sym 13415 sd_cmd[6]
.sym 13417 $abc$32840$new_n639_
.sym 13419 sd_cmd[42]
.sym 13421 crc_buffer[4]
.sym 13425 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_
.sym 13427 $abc$32840$procmux$24523.B_AND_S[28]_new_
.sym 13428 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30525
.sym 13429 crc_buffer[5]
.sym 13430 crc_buffer[6]
.sym 13432 $abc$32840$procmux$24523.B_AND_S[24]_new_
.sym 13434 crc_buffer[1]
.sym 13435 $abc$32840$procmux$24523.B_AND_S[28]_new_
.sym 13436 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31917[1]_new_inv_
.sym 13437 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25321_new_
.sym 13440 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25321_new_
.sym 13441 crc_buffer[6]
.sym 13442 $abc$32840$procmux$24523.B_AND_S[28]_new_
.sym 13443 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31917[1]_new_inv_
.sym 13446 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31917[1]_new_inv_
.sym 13447 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25321_new_
.sym 13448 crc_buffer[2]
.sym 13449 $abc$32840$procmux$24523.B_AND_S[28]_new_
.sym 13452 $abc$32840$new_n761_
.sym 13453 sd_cmd[43]
.sym 13454 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_
.sym 13455 sd_cmd[42]
.sym 13458 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31917[1]_new_inv_
.sym 13459 $abc$32840$procmux$24523.B_AND_S[28]_new_
.sym 13460 crc_buffer[4]
.sym 13461 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25321_new_
.sym 13465 $abc$32840$new_n639_
.sym 13466 sd_cmd[2]
.sym 13467 $abc$32840$procmux$24523.B_AND_S[24]_new_
.sym 13471 $abc$32840$new_n645_
.sym 13472 $abc$32840$procmux$24523.B_AND_S[24]_new_
.sym 13473 sd_cmd[6]
.sym 13476 $abc$32840$procmux$24523.B_AND_S[28]_new_
.sym 13477 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31917[1]_new_inv_
.sym 13478 crc_buffer[5]
.sym 13479 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25321_new_
.sym 13480 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30525
.sym 13481 CLK$SB_IO_IN_$glb_clk
.sym 13484 $abc$32840$auto$rtlil.cc:1832:Not$24789
.sym 13486 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30467
.sym 13490 dat_read
.sym 13499 crc_buffer[1]
.sym 13500 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31917[1]_new_inv_
.sym 13504 $abc$32840$auto$simplemap.cc:168:logic_reduce$26691_new_inv_
.sym 13505 crc_buffer[2]
.sym 13506 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31917[1]_new_inv_
.sym 13517 $PACKER_VCC_NET
.sym 13518 $abc$32840$auto$rtlil.cc:1832:Not$24789
.sym 13528 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25321_new_
.sym 13531 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$28255[1]_new_
.sym 13535 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30488
.sym 13537 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_
.sym 13538 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31917[1]_new_inv_
.sym 13543 cmd_read
.sym 13546 $abc$32840$procmux$24638.B_AND_S[2]_new_
.sym 13551 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30467
.sym 13576 $abc$32840$procmux$24638.B_AND_S[2]_new_
.sym 13577 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$28255[1]_new_
.sym 13578 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30488
.sym 13593 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25321_new_
.sym 13594 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31917[1]_new_inv_
.sym 13596 cmd_read
.sym 13599 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31917[1]_new_inv_
.sym 13600 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_
.sym 13601 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$28255[1]_new_
.sym 13603 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30467
.sym 13604 CLK$SB_IO_IN_$glb_clk
.sym 13624 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25321_new_
.sym 13658 cmd_read
.sym 13692 cmd_read
.sym 13747 $abc$32840$auto$rtlil.cc:1832:Not$24797
.sym 13880 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582
.sym 14373 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582
.sym 14418 $abc$32840$auto$rtlil.cc:1969:NotGate$32760
.sym 14440 $abc$32840$auto$rtlil.cc:1969:NotGate$32760
.sym 14444 $abc$32840$new_n533_
.sym 14446 $abc$32840$add$microsd.v:199$60_Y[0]
.sym 14447 $abc$32840$auto$opt_reduce.cc:132:opt_mux$24799_new_
.sym 14448 $abc$32840$auto$rtlil.cc:1969:NotGate$32760
.sym 14450 cb_rd_addr[0]
.sym 14451 $abc$32840$new_n535_
.sym 14455 sd_cmd[39]
.sym 14456 sd_cmd[29]
.sym 14460 sd_cmd[46]
.sym 14489 sd_cmd_resp[28]
.sym 14496 $abc$32840$new_n670_
.sym 14497 sd_rca[7]
.sym 14499 sd_rca[5]
.sym 14503 $abc$32840$new_n666_
.sym 14505 sd_cmd[31]
.sym 14510 sd_cmd_resp[30]
.sym 14511 $abc$32840$procmux$24399_CMP_new_
.sym 14513 $abc$32840$auto$opt_reduce.cc:132:opt_mux$24799_new_
.sym 14516 sd_cmd[29]
.sym 14517 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31365[0]_new_
.sym 14525 sd_cmd_resp[28]
.sym 14526 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31365[0]_new_
.sym 14527 sd_cmd[29]
.sym 14528 $abc$32840$procmux$24399_CMP_new_
.sym 14531 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31365[0]_new_
.sym 14532 sd_cmd[31]
.sym 14533 $abc$32840$procmux$24399_CMP_new_
.sym 14534 sd_cmd_resp[30]
.sym 14537 $abc$32840$new_n670_
.sym 14538 $abc$32840$auto$opt_reduce.cc:132:opt_mux$24799_new_
.sym 14540 sd_rca[7]
.sym 14555 $abc$32840$auto$opt_reduce.cc:132:opt_mux$24799_new_
.sym 14557 sd_rca[5]
.sym 14558 $abc$32840$new_n666_
.sym 14565 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582_$glb_ce
.sym 14566 CLK$SB_IO_IN_$glb_clk
.sym 14567 $abc$32840$auto$rtlil.cc:1969:NotGate$32760_$glb_sr
.sym 14572 $abc$32840$procmux$24470_CMP_new_
.sym 14573 $abc$32840$procmux$24399_CMP_new_
.sym 14574 $abc$32840$new_n530_
.sym 14575 sd_rca[4]
.sym 14576 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$29279[2]_new_
.sym 14577 sd_rca[15]
.sym 14578 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$26649[0]_new_inv_
.sym 14579 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31365[0]_new_
.sym 14592 sd_cmd[31]
.sym 14615 sd_cmd[30]
.sym 14616 sd_cmd_resp[28]
.sym 14623 $abc$32840$auto$ice40_ffinit.cc:141:execute$32740
.sym 14627 sd_cmd_resp[26]
.sym 14628 $abc$32840$auto$opt_reduce.cc:132:opt_mux$24799_new_
.sym 14635 sd_cmd[28]
.sym 14636 sd_cmd_resp[38]
.sym 14638 $abc$32840$procmux$24399_CMP_new_
.sym 14649 sd_cmd[28]
.sym 14650 $abc$32840$new_n668_
.sym 14652 $abc$32840$auto$opt_reduce.cc:132:opt_mux$24799_new_
.sym 14653 sd_rca[6]
.sym 14656 sd_cmd[30]
.sym 14657 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$29111[1]_new_
.sym 14662 $abc$32840$new_n664_
.sym 14663 $abc$32840$new_n686_
.sym 14665 sd_cmd_resp[38]
.sym 14667 sd_cmd[16]
.sym 14668 sd_rca[4]
.sym 14669 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$29279[2]_new_
.sym 14671 sd_cmd_resp[29]
.sym 14672 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31365[0]_new_
.sym 14674 $abc$32840$procmux$24399_CMP_new_
.sym 14675 sd_cmd_resp[27]
.sym 14677 sd_cmd[39]
.sym 14678 sd_rca[15]
.sym 14682 $abc$32840$new_n664_
.sym 14683 sd_rca[4]
.sym 14684 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$29279[2]_new_
.sym 14685 $abc$32840$auto$opt_reduce.cc:132:opt_mux$24799_new_
.sym 14688 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31365[0]_new_
.sym 14689 $abc$32840$procmux$24399_CMP_new_
.sym 14690 sd_cmd[30]
.sym 14691 sd_cmd_resp[29]
.sym 14694 $abc$32840$procmux$24399_CMP_new_
.sym 14695 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$29111[1]_new_
.sym 14696 sd_cmd[16]
.sym 14702 $abc$32840$auto$opt_reduce.cc:132:opt_mux$24799_new_
.sym 14707 $abc$32840$auto$opt_reduce.cc:132:opt_mux$24799_new_
.sym 14708 sd_rca[15]
.sym 14709 $abc$32840$new_n686_
.sym 14712 sd_cmd_resp[27]
.sym 14713 sd_cmd[28]
.sym 14714 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31365[0]_new_
.sym 14715 $abc$32840$procmux$24399_CMP_new_
.sym 14718 $abc$32840$procmux$24399_CMP_new_
.sym 14719 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31365[0]_new_
.sym 14720 sd_cmd_resp[38]
.sym 14721 sd_cmd[39]
.sym 14724 $abc$32840$auto$opt_reduce.cc:132:opt_mux$24799_new_
.sym 14726 $abc$32840$new_n668_
.sym 14727 sd_rca[6]
.sym 14728 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582_$glb_ce
.sym 14729 CLK$SB_IO_IN_$glb_clk
.sym 14730 $abc$32840$auto$rtlil.cc:1969:NotGate$32760_$glb_sr
.sym 14731 $abc$32840$new_n662_
.sym 14732 sd_cmd[12]
.sym 14733 $abc$32840$new_n789_
.sym 14735 sd_cmd[27]
.sym 14736 sd_cmd[9]
.sym 14737 $abc$32840$new_n658_
.sym 14738 sd_cmd[25]
.sym 14752 $abc$32840$procmux$24399_CMP_new_
.sym 14753 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$29111[1]_new_
.sym 14755 sd_cmd[23]
.sym 14756 sd_cmd[27]
.sym 14758 sd_cmd[41]
.sym 14760 sd_cmd[40]
.sym 14762 sd_cmd[0]
.sym 14763 sd_cmd[19]
.sym 14765 sd_cmd[42]
.sym 14766 sd_cmd[12]
.sym 14774 sd_cmd[16]
.sym 14775 $abc$32840$new_n680_
.sym 14779 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31365[0]_new_
.sym 14781 $abc$32840$procmux$24399_CMP_new_
.sym 14782 sd_cmd[20]
.sym 14787 sd_rca[12]
.sym 14789 $abc$32840$auto$ice40_ffinit.cc:141:execute$32740
.sym 14791 sd_cmd_resp[35]
.sym 14793 sd_cmd[21]
.sym 14794 $abc$32840$auto$opt_reduce.cc:132:opt_mux$24799_new_
.sym 14796 sd_cmd[19]
.sym 14797 sd_cmd[8]
.sym 14800 sd_cmd[23]
.sym 14802 sd_cmd[24]
.sym 14803 sd_cmd[36]
.sym 14805 $abc$32840$procmux$24399_CMP_new_
.sym 14806 sd_cmd[19]
.sym 14812 sd_cmd[8]
.sym 14814 $abc$32840$procmux$24399_CMP_new_
.sym 14817 $abc$32840$procmux$24399_CMP_new_
.sym 14818 sd_cmd[20]
.sym 14823 sd_cmd_resp[35]
.sym 14824 sd_cmd[36]
.sym 14825 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31365[0]_new_
.sym 14826 $abc$32840$procmux$24399_CMP_new_
.sym 14831 $abc$32840$procmux$24399_CMP_new_
.sym 14832 sd_cmd[23]
.sym 14835 sd_cmd[21]
.sym 14838 $abc$32840$procmux$24399_CMP_new_
.sym 14842 $abc$32840$auto$ice40_ffinit.cc:141:execute$32740
.sym 14843 sd_cmd[16]
.sym 14844 sd_cmd[24]
.sym 14847 $abc$32840$new_n680_
.sym 14848 sd_rca[12]
.sym 14850 $abc$32840$auto$opt_reduce.cc:132:opt_mux$24799_new_
.sym 14851 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582_$glb_ce
.sym 14852 CLK$SB_IO_IN_$glb_clk
.sym 14853 $abc$32840$auto$rtlil.cc:1969:NotGate$32760_$glb_sr
.sym 14854 $abc$32840$techmap$shiftx$microsd.v:311$77.$10\buffer[47:0][0]_new_
.sym 14855 $abc$32840$new_n603_
.sym 14856 $abc$32840$new_n604_
.sym 14857 $abc$32840$new_n441_
.sym 14858 sd_cmd[13]
.sym 14859 $abc$32840$techmap$shiftx$microsd.v:311$77.$10\buffer[47:0][5]_new_
.sym 14860 $abc$32840$new_n607_
.sym 14861 $abc$32840$new_n594_
.sym 14878 $abc$32840$new_n789_
.sym 14879 cb_data_out[6]
.sym 14881 $abc$32840$procmux$24399_CMP_new_
.sym 14882 sd_cmd[45]
.sym 14883 cb_data_out[7]
.sym 14887 $abc$32840$auto$ice40_ffinit.cc:141:execute$32744
.sym 14888 sd_cmd[25]
.sym 14896 sd_cmd[8]
.sym 14898 $abc$32840$auto$ice40_ffinit.cc:141:execute$32744
.sym 14899 sd_cmd_ptr[4]
.sym 14900 sd_cmd[21]
.sym 14902 $abc$32840$auto$ice40_ffinit.cc:141:execute$32728
.sym 14904 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 14905 sd_cmd[20]
.sym 14908 data_ptr[4]
.sym 14909 sd_cmd[44]
.sym 14910 $abc$32840$auto$ice40_ffinit.cc:141:execute$32728
.sym 14912 sd_cmd[28]
.sym 14913 sd_cmd_resp[35]
.sym 14915 $abc$32840$auto$ice40_ffinit.cc:141:execute$32740
.sym 14916 sd_cmd[32]
.sym 14918 sd_cmd[29]
.sym 14919 sd_cmd[45]
.sym 14921 sd_cmd[40]
.sym 14922 sd_cmd[0]
.sym 14923 sd_cmd[13]
.sym 14926 sd_cmd[12]
.sym 14928 sd_cmd_ptr[4]
.sym 14929 sd_cmd[28]
.sym 14930 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 14931 sd_cmd[20]
.sym 14934 sd_cmd[40]
.sym 14935 $abc$32840$auto$ice40_ffinit.cc:141:execute$32728
.sym 14936 sd_cmd[8]
.sym 14937 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 14940 data_ptr[4]
.sym 14941 sd_cmd[21]
.sym 14942 $abc$32840$auto$ice40_ffinit.cc:141:execute$32740
.sym 14943 sd_cmd[29]
.sym 14946 sd_cmd[29]
.sym 14947 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 14948 sd_cmd[21]
.sym 14949 sd_cmd_ptr[4]
.sym 14952 $abc$32840$auto$ice40_ffinit.cc:141:execute$32740
.sym 14953 sd_cmd[32]
.sym 14954 sd_cmd[0]
.sym 14955 $abc$32840$auto$ice40_ffinit.cc:141:execute$32744
.sym 14958 sd_cmd[44]
.sym 14959 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 14960 $abc$32840$auto$ice40_ffinit.cc:141:execute$32728
.sym 14961 sd_cmd[12]
.sym 14964 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 14965 sd_cmd[45]
.sym 14966 $abc$32840$auto$ice40_ffinit.cc:141:execute$32728
.sym 14967 sd_cmd[13]
.sym 14971 sd_cmd_resp[35]
.sym 14974 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$31390_$glb_ce
.sym 14975 CLK$SB_IO_IN_$glb_clk
.sym 14977 sd_cmd[45]
.sym 14978 sd_cmd[41]
.sym 14979 sd_cmd[40]
.sym 14980 $abc$32840$techmap$shiftx$microsd.v:311$77.$10\buffer[47:0][1]_new_
.sym 14981 sd_cmd[43]
.sym 14982 $abc$32840$new_n598_
.sym 14983 $abc$32840$new_n591_
.sym 14984 $abc$32840$new_n597_
.sym 14992 $abc$32840$new_n441_
.sym 14997 sd_cmd[44]
.sym 15001 $abc$32840$auto$ice40_ffinit.cc:141:execute$32740
.sym 15002 data_ptr[4]
.sym 15007 data_ptr[4]
.sym 15010 sd_cmd[4]
.sym 15012 sd_cmd[30]
.sym 15018 sd_cmd[19]
.sym 15020 sd_cmd[5]
.sym 15021 sd_cmd[37]
.sym 15022 sd_cmd[46]
.sym 15023 cb_data_out[2]
.sym 15025 sd_cmd[47]
.sym 15026 sd_cmd[27]
.sym 15027 sd_cmd[23]
.sym 15030 $abc$32840$procmux$24399_CMP_new_
.sym 15031 sd_cmd[42]
.sym 15032 sd_cmd[31]
.sym 15033 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 15035 sd_cmd[19]
.sym 15038 $abc$32840$new_n789_
.sym 15039 cb_data_out[6]
.sym 15040 $abc$32840$auto$ice40_ffinit.cc:141:execute$32740
.sym 15041 $abc$32840$auto$ice40_ffinit.cc:141:execute$32720
.sym 15043 cb_data_out[7]
.sym 15046 $abc$32840$auto$ice40_ffinit.cc:141:execute$32744
.sym 15047 $abc$32840$auto$ice40_ffinit.cc:141:execute$32736
.sym 15048 $abc$32840$auto$ice40_ffinit.cc:141:execute$32740
.sym 15051 sd_cmd[19]
.sym 15052 sd_cmd[27]
.sym 15053 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 15054 $abc$32840$auto$ice40_ffinit.cc:141:execute$32720
.sym 15057 sd_cmd[37]
.sym 15058 sd_cmd[5]
.sym 15059 $abc$32840$auto$ice40_ffinit.cc:141:execute$32744
.sym 15060 $abc$32840$auto$ice40_ffinit.cc:141:execute$32740
.sym 15063 sd_cmd[23]
.sym 15064 sd_cmd[31]
.sym 15065 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 15066 $abc$32840$auto$ice40_ffinit.cc:141:execute$32720
.sym 15069 sd_cmd[19]
.sym 15070 $abc$32840$auto$ice40_ffinit.cc:141:execute$32740
.sym 15071 sd_cmd[27]
.sym 15072 $abc$32840$auto$ice40_ffinit.cc:141:execute$32736
.sym 15075 sd_cmd[46]
.sym 15076 $abc$32840$procmux$24399_CMP_new_
.sym 15077 $abc$32840$new_n789_
.sym 15078 cb_data_out[6]
.sym 15081 $abc$32840$procmux$24399_CMP_new_
.sym 15082 $abc$32840$new_n789_
.sym 15083 cb_data_out[2]
.sym 15084 sd_cmd[42]
.sym 15087 $abc$32840$auto$ice40_ffinit.cc:141:execute$32736
.sym 15088 $abc$32840$auto$ice40_ffinit.cc:141:execute$32740
.sym 15089 sd_cmd[23]
.sym 15090 sd_cmd[31]
.sym 15093 sd_cmd[47]
.sym 15094 $abc$32840$new_n789_
.sym 15095 $abc$32840$procmux$24399_CMP_new_
.sym 15096 cb_data_out[7]
.sym 15097 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582_$glb_ce
.sym 15098 CLK$SB_IO_IN_$glb_clk
.sym 15102 $abc$32840$sub$microsd.v:254$62_Y[5]
.sym 15103 $abc$32840$sub$microsd.v:254$62_Y[6]
.sym 15104 $abc$32840$auto$ice40_ffinit.cc:141:execute$32744
.sym 15105 $abc$32840$auto$ice40_ffinit.cc:141:execute$32736
.sym 15106 $abc$32840$auto$ice40_ffinit.cc:141:execute$32740
.sym 15107 $abc$32840$new_n590_
.sym 15114 sd_cmd[42]
.sym 15116 sd_cmd[5]
.sym 15119 cb_data_out[2]
.sym 15121 sd_cmd[41]
.sym 15124 sd_cmd[40]
.sym 15125 $abc$32840$auto$ice40_ffinit.cc:141:execute$32744
.sym 15127 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$31930
.sym 15131 $abc$32840$procmux$24399_CMP_new_
.sym 15133 $PACKER_VCC_NET
.sym 15135 $abc$32840$procmux$24399_CMP_new_
.sym 15143 sd_cmd[33]
.sym 15144 sd_cmd[30]
.sym 15145 sd_cmd[43]
.sym 15146 $abc$32840$new_n858_
.sym 15147 $abc$32840$new_n619_
.sym 15148 sd_cmd[22]
.sym 15150 sd_cmd[15]
.sym 15151 $abc$32840$procmux$24399_CMP_new_
.sym 15152 $abc$32840$new_n618_
.sym 15153 sd_cmd_ptr[4]
.sym 15154 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 15155 $abc$32840$auto$ice40_ffinit.cc:141:execute$32748
.sym 15156 sd_cmd[47]
.sym 15157 sd_cmd[39]
.sym 15162 $abc$32840$auto$ice40_ffinit.cc:141:execute$32736
.sym 15163 $abc$32840$auto$ice40_ffinit.cc:141:execute$32740
.sym 15164 sd_cmd[7]
.sym 15165 sd_cmd[11]
.sym 15167 data_ptr[4]
.sym 15169 $abc$32840$auto$ice40_ffinit.cc:141:execute$32744
.sym 15170 $abc$32840$auto$ice40_ffinit.cc:141:execute$32736
.sym 15171 sd_cmd[1]
.sym 15172 sd_cmd[30]
.sym 15174 sd_cmd[30]
.sym 15175 sd_cmd[22]
.sym 15176 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 15177 sd_cmd_ptr[4]
.sym 15180 data_ptr[4]
.sym 15181 $abc$32840$new_n618_
.sym 15182 $abc$32840$auto$ice40_ffinit.cc:141:execute$32748
.sym 15183 $abc$32840$new_n619_
.sym 15186 sd_cmd[39]
.sym 15187 $abc$32840$auto$ice40_ffinit.cc:141:execute$32744
.sym 15188 $abc$32840$auto$ice40_ffinit.cc:141:execute$32740
.sym 15189 sd_cmd[7]
.sym 15192 $abc$32840$new_n858_
.sym 15193 sd_cmd[15]
.sym 15194 $abc$32840$auto$ice40_ffinit.cc:141:execute$32736
.sym 15195 sd_cmd[47]
.sym 15198 $abc$32840$auto$ice40_ffinit.cc:141:execute$32740
.sym 15199 sd_cmd[1]
.sym 15200 sd_cmd[33]
.sym 15201 $abc$32840$auto$ice40_ffinit.cc:141:execute$32744
.sym 15204 sd_cmd[11]
.sym 15205 sd_cmd[43]
.sym 15206 $abc$32840$auto$ice40_ffinit.cc:141:execute$32744
.sym 15207 $abc$32840$auto$ice40_ffinit.cc:141:execute$32736
.sym 15210 $abc$32840$auto$ice40_ffinit.cc:141:execute$32740
.sym 15211 sd_cmd[30]
.sym 15212 $abc$32840$auto$ice40_ffinit.cc:141:execute$32736
.sym 15213 sd_cmd[22]
.sym 15216 sd_cmd[22]
.sym 15218 $abc$32840$procmux$24399_CMP_new_
.sym 15220 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582_$glb_ce
.sym 15221 CLK$SB_IO_IN_$glb_clk
.sym 15222 $abc$32840$auto$rtlil.cc:1969:NotGate$32760_$glb_sr
.sym 15223 crc_buffer[0]
.sym 15224 $abc$32840$new_n609_
.sym 15225 $abc$32840$procmux$24433.B_AND_S[3]_new_
.sym 15226 $abc$32840$new_n526_
.sym 15227 $abc$32840$new_n620_
.sym 15228 $abc$32840$new_n522_
.sym 15229 $abc$32840$new_n524_
.sym 15230 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$31390
.sym 15250 sd_cmd[42]
.sym 15253 sd_cmd[40]
.sym 15254 sd_cmd[45]
.sym 15258 sd_cmd[41]
.sym 15264 sd_cmd[46]
.sym 15265 sd_cmd[26]
.sym 15266 sd_cmd[18]
.sym 15267 $abc$32840$new_n859_
.sym 15268 $abc$32840$auto$ice40_ffinit.cc:141:execute$32744
.sym 15269 $abc$32840$auto$ice40_ffinit.cc:141:execute$32748
.sym 15270 $abc$32840$new_n629_
.sym 15271 $abc$32840$techmap$shiftx$microsd.v:311$77.$4\buffer[47:0][10]_new_inv_
.sym 15272 data_ptr[4]
.sym 15273 $abc$32840$new_n617_
.sym 15274 $abc$32840$new_n613_
.sym 15275 sd_cmd[35]
.sym 15276 sd_cmd[14]
.sym 15277 $abc$32840$auto$ice40_ffinit.cc:141:execute$32736
.sym 15278 $abc$32840$auto$ice40_ffinit.cc:141:execute$32740
.sym 15279 data_ptr[4]
.sym 15280 $abc$32840$techmap$shiftx$microsd.v:311$77.$4\buffer[47:0][2]_new_inv_
.sym 15282 $abc$32840$techmap$shiftx$microsd.v:311$77.$4\buffer[47:0][6]_new_inv_
.sym 15285 sd_cmd[3]
.sym 15290 $abc$32840$techmap$shiftx$microsd.v:311$77.$4\buffer[47:0][14]_new_inv_
.sym 15292 $abc$32840$new_n616_
.sym 15293 $abc$32840$new_n857_
.sym 15295 $abc$32840$new_n628_
.sym 15297 $abc$32840$new_n628_
.sym 15298 data_ptr[4]
.sym 15299 $abc$32840$new_n629_
.sym 15300 $abc$32840$auto$ice40_ffinit.cc:141:execute$32748
.sym 15303 $abc$32840$new_n859_
.sym 15304 $abc$32840$new_n617_
.sym 15305 $abc$32840$auto$ice40_ffinit.cc:141:execute$32740
.sym 15306 $abc$32840$new_n857_
.sym 15309 sd_cmd[46]
.sym 15311 $abc$32840$auto$ice40_ffinit.cc:141:execute$32744
.sym 15312 sd_cmd[14]
.sym 15315 $abc$32840$techmap$shiftx$microsd.v:311$77.$4\buffer[47:0][14]_new_inv_
.sym 15316 $abc$32840$techmap$shiftx$microsd.v:311$77.$4\buffer[47:0][6]_new_inv_
.sym 15317 $abc$32840$auto$ice40_ffinit.cc:141:execute$32740
.sym 15318 $abc$32840$auto$ice40_ffinit.cc:141:execute$32736
.sym 15321 sd_cmd[35]
.sym 15322 $abc$32840$auto$ice40_ffinit.cc:141:execute$32740
.sym 15323 $abc$32840$auto$ice40_ffinit.cc:141:execute$32744
.sym 15324 sd_cmd[3]
.sym 15327 $abc$32840$new_n613_
.sym 15328 $abc$32840$auto$ice40_ffinit.cc:141:execute$32736
.sym 15329 $abc$32840$new_n616_
.sym 15330 data_ptr[4]
.sym 15333 $abc$32840$techmap$shiftx$microsd.v:311$77.$4\buffer[47:0][2]_new_inv_
.sym 15334 $abc$32840$auto$ice40_ffinit.cc:141:execute$32740
.sym 15335 $abc$32840$auto$ice40_ffinit.cc:141:execute$32736
.sym 15336 $abc$32840$techmap$shiftx$microsd.v:311$77.$4\buffer[47:0][10]_new_inv_
.sym 15339 $abc$32840$auto$ice40_ffinit.cc:141:execute$32740
.sym 15340 sd_cmd[18]
.sym 15341 sd_cmd[26]
.sym 15342 $abc$32840$auto$ice40_ffinit.cc:141:execute$32736
.sym 15346 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$28384[1]_new_
.sym 15347 $abc$32840$new_n630_
.sym 15348 $abc$32840$new_n631_
.sym 15349 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$32158
.sym 15350 $abc$32840$new_n764_
.sym 15351 $abc$32840$new_n763_
.sym 15352 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25362_new_
.sym 15353 crc_buffer[7]
.sym 15370 sd_cmd[45]
.sym 15389 sd_cmd[18]
.sym 15393 sd_cmd[44]
.sym 15395 $abc$32840$auto$ice40_ffinit.cc:141:execute$32744
.sym 15396 sd_cmd[10]
.sym 15397 $abc$32840$auto$simplemap.cc:168:logic_reduce$26691_new_inv_
.sym 15398 sd_cmd[47]
.sym 15399 sd_cmd[41]
.sym 15400 crc_buffer[6]
.sym 15401 $abc$32840$procmux$24399_CMP_new_
.sym 15402 sd_cmd[42]
.sym 15405 crc_buffer[3]
.sym 15407 sd_cmd[14]
.sym 15411 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$28384[1]_new_
.sym 15413 sd_cmd[40]
.sym 15414 sd_cmd[45]
.sym 15420 sd_cmd[44]
.sym 15421 $abc$32840$auto$simplemap.cc:168:logic_reduce$26691_new_inv_
.sym 15422 crc_buffer[3]
.sym 15423 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$28384[1]_new_
.sym 15428 $abc$32840$procmux$24399_CMP_new_
.sym 15429 sd_cmd[10]
.sym 15433 $abc$32840$procmux$24399_CMP_new_
.sym 15434 sd_cmd[18]
.sym 15438 sd_cmd[40]
.sym 15439 sd_cmd[45]
.sym 15440 sd_cmd[41]
.sym 15441 sd_cmd[44]
.sym 15444 sd_cmd[14]
.sym 15445 $abc$32840$procmux$24399_CMP_new_
.sym 15450 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$28384[1]_new_
.sym 15451 sd_cmd[47]
.sym 15452 $abc$32840$auto$simplemap.cc:168:logic_reduce$26691_new_inv_
.sym 15453 crc_buffer[6]
.sym 15463 sd_cmd[10]
.sym 15464 $abc$32840$auto$ice40_ffinit.cc:141:execute$32744
.sym 15465 sd_cmd[42]
.sym 15466 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582_$glb_ce
.sym 15467 CLK$SB_IO_IN_$glb_clk
.sym 15468 $abc$32840$auto$rtlil.cc:1969:NotGate$32760_$glb_sr
.sym 15469 crc_buffer[2]
.sym 15470 $abc$32840$new_n876_
.sym 15471 crc_buffer[3]
.sym 15472 $abc$32840$new_n766_
.sym 15473 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$32063
.sym 15474 crc_buffer[1]
.sym 15475 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$32139
.sym 15476 $abc$32840$new_n877_
.sym 15487 $PACKER_VCC_NET
.sym 15497 $PACKER_GND_NET
.sym 15510 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$28384[1]_new_
.sym 15514 crc_buffer[4]
.sym 15515 $abc$32840$new_n763_
.sym 15516 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31917[1]_new_inv_
.sym 15518 $abc$32840$new_n773_
.sym 15520 $abc$32840$auto$simplemap.cc:168:logic_reduce$26691_new_inv_
.sym 15521 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$32158
.sym 15522 crc_buffer[4]
.sym 15523 crc_buffer[6]
.sym 15526 sd_cmd[46]
.sym 15528 crc_buffer[5]
.sym 15529 $abc$32840$new_n775_
.sym 15530 sd_cmd[45]
.sym 15532 $abc$32840$new_n777_
.sym 15536 crc_buffer[5]
.sym 15540 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25321_new_
.sym 15549 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25321_new_
.sym 15555 crc_buffer[5]
.sym 15556 $abc$32840$new_n775_
.sym 15558 $abc$32840$new_n763_
.sym 15561 $abc$32840$auto$simplemap.cc:168:logic_reduce$26691_new_inv_
.sym 15562 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$28384[1]_new_
.sym 15563 crc_buffer[4]
.sym 15564 sd_cmd[45]
.sym 15568 $abc$32840$new_n763_
.sym 15569 crc_buffer[4]
.sym 15570 $abc$32840$new_n773_
.sym 15574 crc_buffer[6]
.sym 15575 $abc$32840$new_n763_
.sym 15576 $abc$32840$new_n777_
.sym 15579 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$28384[1]_new_
.sym 15580 crc_buffer[5]
.sym 15581 sd_cmd[46]
.sym 15582 $abc$32840$auto$simplemap.cc:168:logic_reduce$26691_new_inv_
.sym 15587 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25321_new_
.sym 15588 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31917[1]_new_inv_
.sym 15589 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$32158
.sym 15590 CLK$SB_IO_IN_$glb_clk
.sym 15592 cmd
.sym 15594 $abc$32840$auto$simplemap.cc:168:logic_reduce$26688[1]_new_inv_
.sym 15595 crc_state[3]
.sym 15596 crc_state[2]
.sym 15598 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25321_new_
.sym 15615 crc_buffer[3]
.sym 15617 $PACKER_VCC_NET
.sym 15626 $abc$32840$auto$rtlil.cc:1832:Not$24789
.sym 15640 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30467
.sym 15652 $PACKER_VCC_NET
.sym 15656 dat_read
.sym 15660 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30488
.sym 15672 dat_read
.sym 15686 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30467
.sym 15710 $PACKER_VCC_NET
.sym 15712 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30488
.sym 15713 CLK$SB_IO_IN_$glb_clk
.sym 16497 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582
.sym 16515 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582
.sym 16555 $abc$32840$add$microsd.v:199$60_Y[2]
.sym 16556 $abc$32840$add$microsd.v:199$60_Y[3]
.sym 16557 $abc$32840$add$microsd.v:199$60_Y[4]
.sym 16558 cb_rd_addr[2]
.sym 16559 cb_rd_addr[3]
.sym 16560 cb_rd_addr[4]
.sym 16569 sd_cmd[43]
.sym 16570 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31365[0]_new_
.sym 16583 $abc$32840$new_n789_
.sym 16604 $abc$32840$procmux$24399_CMP_new_
.sym 16605 $abc$32840$new_n530_
.sym 16607 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$29279[2]_new_
.sym 16608 $abc$32840$new_n789_
.sym 16609 cb_rd_addr[0]
.sym 16610 $abc$32840$new_n535_
.sym 16611 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$29111[1]_new_
.sym 16615 $PACKER_VCC_NET
.sym 16616 cb_rd_addr[2]
.sym 16617 cb_rd_addr[3]
.sym 16618 cb_rd_addr[1]
.sym 16621 $abc$32840$add$microsd.v:199$60_Y[0]
.sym 16624 cb_rd_addr[2]
.sym 16626 cb_rd_addr[4]
.sym 16628 cb_rd_addr[3]
.sym 16629 cb_rd_addr[2]
.sym 16630 cb_rd_addr[4]
.sym 16642 $PACKER_VCC_NET
.sym 16643 cb_rd_addr[0]
.sym 16647 $abc$32840$new_n535_
.sym 16649 cb_rd_addr[4]
.sym 16652 $abc$32840$procmux$24399_CMP_new_
.sym 16653 $abc$32840$new_n530_
.sym 16654 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$29111[1]_new_
.sym 16655 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$29279[2]_new_
.sym 16664 $abc$32840$new_n789_
.sym 16665 $abc$32840$add$microsd.v:199$60_Y[0]
.sym 16670 cb_rd_addr[0]
.sym 16671 cb_rd_addr[2]
.sym 16672 cb_rd_addr[1]
.sym 16673 cb_rd_addr[3]
.sym 16674 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582_$glb_ce
.sym 16675 CLK$SB_IO_IN_$glb_clk
.sym 16681 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$29111[1]_new_
.sym 16683 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$29107[1]_new_
.sym 16684 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$27181_new_inv_
.sym 16686 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$26716[0]_new_inv_
.sym 16688 cb_rd_addr[1]
.sym 16710 cb_rd_addr[0]
.sym 16711 $abc$32840$procmux$24399_CMP_new_
.sym 16721 $abc$32840$auto$opt_reduce.cc:132:opt_mux$24799_new_
.sym 16724 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31365[0]_new_
.sym 16727 $abc$32840$new_n789_
.sym 16729 $abc$32840$procmux$24399_CMP_new_
.sym 16743 sd_cmd_resp[24]
.sym 16745 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$29111[1]_new_
.sym 16746 $abc$32840$procmux$24399_CMP_new_
.sym 16758 $abc$32840$new_n533_
.sym 16764 cb_rd_addr[0]
.sym 16765 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31365[0]_new_
.sym 16766 $abc$32840$new_n533_
.sym 16769 $abc$32840$auto$opt_reduce.cc:132:opt_mux$24799_new_
.sym 16771 cb_rd_addr[2]
.sym 16772 cb_rd_addr[3]
.sym 16773 cb_rd_addr[4]
.sym 16774 $abc$32840$procmux$24470_CMP_new_
.sym 16781 sd_cmd_resp[27]
.sym 16782 sd_cmd_resp[38]
.sym 16784 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$29107[1]_new_
.sym 16787 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$26716[0]_new_inv_
.sym 16788 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$26649[0]_new_inv_
.sym 16789 cb_rd_addr[1]
.sym 16791 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$26716[0]_new_inv_
.sym 16793 $abc$32840$new_n533_
.sym 16797 cb_rd_addr[3]
.sym 16798 cb_rd_addr[2]
.sym 16799 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$26649[0]_new_inv_
.sym 16800 cb_rd_addr[4]
.sym 16803 $abc$32840$auto$opt_reduce.cc:132:opt_mux$24799_new_
.sym 16804 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31365[0]_new_
.sym 16805 $abc$32840$procmux$24470_CMP_new_
.sym 16806 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$29107[1]_new_
.sym 16809 sd_cmd_resp[27]
.sym 16815 cb_rd_addr[2]
.sym 16816 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$26649[0]_new_inv_
.sym 16817 cb_rd_addr[4]
.sym 16818 cb_rd_addr[3]
.sym 16821 sd_cmd_resp[38]
.sym 16827 cb_rd_addr[0]
.sym 16829 cb_rd_addr[1]
.sym 16833 $abc$32840$new_n533_
.sym 16834 cb_rd_addr[0]
.sym 16836 cb_rd_addr[1]
.sym 16837 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$31390_$glb_ce
.sym 16838 CLK$SB_IO_IN_$glb_clk
.sym 16840 sd_rca[3]
.sym 16841 sd_rca[1]
.sym 16856 $abc$32840$procmux$24399_CMP_new_
.sym 16866 sd_cmd[9]
.sym 16870 sd_cmd[25]
.sym 16872 cb_data_out[1]
.sym 16881 $abc$32840$procmux$24470_CMP_new_
.sym 16882 $abc$32840$procmux$24399_CMP_new_
.sym 16883 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$29107[1]_new_
.sym 16886 sd_cmd_resp[26]
.sym 16887 $abc$32840$auto$opt_reduce.cc:132:opt_mux$24799_new_
.sym 16888 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31365[0]_new_
.sym 16889 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$29111[1]_new_
.sym 16890 $abc$32840$procmux$24399_CMP_new_
.sym 16894 sd_cmd_resp[38]
.sym 16897 $abc$32840$new_n662_
.sym 16898 sd_cmd[12]
.sym 16901 sd_cmd[27]
.sym 16905 sd_rca[3]
.sym 16906 sd_rca[1]
.sym 16908 sd_cmd_resp[24]
.sym 16910 sd_cmd[9]
.sym 16911 $abc$32840$new_n658_
.sym 16912 sd_cmd[25]
.sym 16914 sd_cmd[27]
.sym 16915 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31365[0]_new_
.sym 16916 $abc$32840$procmux$24399_CMP_new_
.sym 16917 sd_cmd_resp[26]
.sym 16920 $abc$32840$procmux$24399_CMP_new_
.sym 16922 sd_cmd[12]
.sym 16926 $abc$32840$procmux$24470_CMP_new_
.sym 16928 sd_cmd_resp[38]
.sym 16938 $abc$32840$new_n662_
.sym 16939 sd_rca[3]
.sym 16940 $abc$32840$auto$opt_reduce.cc:132:opt_mux$24799_new_
.sym 16944 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$29111[1]_new_
.sym 16945 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$29107[1]_new_
.sym 16946 $abc$32840$procmux$24399_CMP_new_
.sym 16947 sd_cmd[9]
.sym 16950 sd_cmd[25]
.sym 16951 $abc$32840$procmux$24399_CMP_new_
.sym 16952 sd_cmd_resp[24]
.sym 16953 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31365[0]_new_
.sym 16957 sd_rca[1]
.sym 16958 $abc$32840$new_n658_
.sym 16959 $abc$32840$auto$opt_reduce.cc:132:opt_mux$24799_new_
.sym 16960 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582_$glb_ce
.sym 16961 CLK$SB_IO_IN_$glb_clk
.sym 16962 $abc$32840$auto$rtlil.cc:1969:NotGate$32760_$glb_sr
.sym 16966 $abc$32840$new_n602_
.sym 16969 $abc$32840$techmap$shiftx$microsd.v:311$77.$10\buffer[47:0][4]_new_
.sym 16970 sd_cmd[44]
.sym 16988 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$29111[1]_new_
.sym 16989 cb_rd_addr[0]
.sym 16990 cb_data_out[5]
.sym 16991 sd_cmd[15]
.sym 16994 $abc$32840$procmux$24399_CMP_new_
.sym 16995 $abc$32840$auto$ice40_ffinit.cc:141:execute$32744
.sym 17004 sd_cmd[45]
.sym 17005 sd_cmd[41]
.sym 17006 $abc$32840$new_n593_
.sym 17008 $abc$32840$new_n608_
.sym 17013 sd_cmd[28]
.sym 17014 sd_cmd[40]
.sym 17015 sd_cmd[44]
.sym 17016 sd_cmd[13]
.sym 17019 $abc$32840$new_n594_
.sym 17020 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$29111[1]_new_
.sym 17021 $abc$32840$new_n595_
.sym 17022 sd_cmd[20]
.sym 17023 $abc$32840$procmux$24399_CMP_new_
.sym 17024 $abc$32840$auto$ice40_ffinit.cc:141:execute$32740
.sym 17025 sd_cmd[4]
.sym 17026 $abc$32840$new_n606_
.sym 17027 data_ptr[4]
.sym 17028 $abc$32840$auto$ice40_ffinit.cc:141:execute$32744
.sym 17029 sd_cmd[8]
.sym 17032 $abc$32840$auto$ice40_ffinit.cc:141:execute$32740
.sym 17034 $abc$32840$new_n607_
.sym 17035 sd_cmd[36]
.sym 17037 $abc$32840$new_n608_
.sym 17038 data_ptr[4]
.sym 17039 $abc$32840$new_n606_
.sym 17040 $abc$32840$new_n607_
.sym 17043 sd_cmd[4]
.sym 17044 sd_cmd[36]
.sym 17045 $abc$32840$auto$ice40_ffinit.cc:141:execute$32744
.sym 17046 $abc$32840$auto$ice40_ffinit.cc:141:execute$32740
.sym 17049 sd_cmd[20]
.sym 17050 $abc$32840$auto$ice40_ffinit.cc:141:execute$32740
.sym 17051 sd_cmd[28]
.sym 17052 data_ptr[4]
.sym 17055 sd_cmd[41]
.sym 17056 sd_cmd[45]
.sym 17057 sd_cmd[40]
.sym 17058 sd_cmd[44]
.sym 17062 $abc$32840$procmux$24399_CMP_new_
.sym 17063 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$29111[1]_new_
.sym 17064 sd_cmd[13]
.sym 17067 $abc$32840$new_n595_
.sym 17068 $abc$32840$new_n594_
.sym 17069 data_ptr[4]
.sym 17070 $abc$32840$new_n593_
.sym 17073 sd_cmd[8]
.sym 17074 sd_cmd[40]
.sym 17075 $abc$32840$auto$ice40_ffinit.cc:141:execute$32740
.sym 17076 $abc$32840$auto$ice40_ffinit.cc:141:execute$32744
.sym 17079 sd_cmd[13]
.sym 17080 sd_cmd[45]
.sym 17081 $abc$32840$auto$ice40_ffinit.cc:141:execute$32744
.sym 17082 $abc$32840$auto$ice40_ffinit.cc:141:execute$32740
.sym 17083 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582_$glb_ce
.sym 17084 CLK$SB_IO_IN_$glb_clk
.sym 17085 $abc$32840$auto$rtlil.cc:1969:NotGate$32760_$glb_sr
.sym 17086 sd_cmd[15]
.sym 17087 data_ptr[5]
.sym 17090 data_ptr[3]
.sym 17091 data_ptr[2]
.sym 17092 sd_cmd[17]
.sym 17093 $abc$32840$new_n600_
.sym 17110 sd_cmd[43]
.sym 17111 $abc$32840$auto$ice40_ffinit.cc:141:execute$32740
.sym 17113 data_ptr[4]
.sym 17119 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25321_new_
.sym 17127 cb_data_out[3]
.sym 17129 data_ptr[4]
.sym 17131 $abc$32840$new_n789_
.sym 17132 $abc$32840$auto$ice40_ffinit.cc:141:execute$32736
.sym 17133 sd_cmd[25]
.sym 17134 $abc$32840$procmux$24399_CMP_new_
.sym 17135 cb_data_out[0]
.sym 17137 data_ptr[4]
.sym 17138 sd_cmd[9]
.sym 17139 $abc$32840$auto$ice40_ffinit.cc:141:execute$32744
.sym 17140 $abc$32840$techmap$shiftx$microsd.v:311$77.$10\buffer[47:0][5]_new_
.sym 17141 $abc$32840$auto$ice40_ffinit.cc:141:execute$32740
.sym 17142 $abc$32840$new_n597_
.sym 17143 sd_cmd[45]
.sym 17144 cb_data_out[1]
.sym 17145 sd_cmd[40]
.sym 17146 $abc$32840$techmap$shiftx$microsd.v:311$77.$10\buffer[47:0][1]_new_
.sym 17147 sd_cmd[43]
.sym 17148 $abc$32840$new_n598_
.sym 17149 sd_cmd[17]
.sym 17150 cb_data_out[5]
.sym 17151 $abc$32840$new_n789_
.sym 17152 sd_cmd[41]
.sym 17155 $abc$32840$new_n599_
.sym 17158 $abc$32840$auto$ice40_ffinit.cc:141:execute$32748
.sym 17160 $abc$32840$new_n789_
.sym 17161 cb_data_out[5]
.sym 17162 sd_cmd[45]
.sym 17163 $abc$32840$procmux$24399_CMP_new_
.sym 17166 $abc$32840$procmux$24399_CMP_new_
.sym 17167 $abc$32840$new_n789_
.sym 17168 cb_data_out[1]
.sym 17169 sd_cmd[41]
.sym 17172 sd_cmd[40]
.sym 17173 cb_data_out[0]
.sym 17174 $abc$32840$new_n789_
.sym 17175 $abc$32840$procmux$24399_CMP_new_
.sym 17178 $abc$32840$new_n599_
.sym 17179 data_ptr[4]
.sym 17180 $abc$32840$new_n598_
.sym 17181 $abc$32840$new_n597_
.sym 17184 sd_cmd[43]
.sym 17185 $abc$32840$new_n789_
.sym 17186 cb_data_out[3]
.sym 17187 $abc$32840$procmux$24399_CMP_new_
.sym 17190 $abc$32840$auto$ice40_ffinit.cc:141:execute$32740
.sym 17191 sd_cmd[41]
.sym 17192 $abc$32840$auto$ice40_ffinit.cc:141:execute$32744
.sym 17193 sd_cmd[9]
.sym 17196 $abc$32840$auto$ice40_ffinit.cc:141:execute$32748
.sym 17197 $abc$32840$techmap$shiftx$microsd.v:311$77.$10\buffer[47:0][1]_new_
.sym 17198 $abc$32840$techmap$shiftx$microsd.v:311$77.$10\buffer[47:0][5]_new_
.sym 17199 $abc$32840$auto$ice40_ffinit.cc:141:execute$32736
.sym 17202 data_ptr[4]
.sym 17203 sd_cmd[17]
.sym 17204 $abc$32840$auto$ice40_ffinit.cc:141:execute$32740
.sym 17205 sd_cmd[25]
.sym 17206 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582_$glb_ce
.sym 17207 CLK$SB_IO_IN_$glb_clk
.sym 17211 $abc$32840$sub$microsd.v:312$78_Y[2]
.sym 17212 $abc$32840$sub$microsd.v:312$78_Y[3]
.sym 17213 $abc$32840$sub$microsd.v:312$78_Y[4]
.sym 17214 $abc$32840$sub$microsd.v:312$78_Y[5]
.sym 17215 $abc$32840$sub$microsd.v:312$78_Y[6]
.sym 17216 data_ptr[1]
.sym 17217 cb_data_out[3]
.sym 17221 sd_cmd[45]
.sym 17231 cb_data_out[0]
.sym 17233 $abc$32840$auto$ice40_ffinit.cc:141:execute$32744
.sym 17234 $abc$32840$new_n514_
.sym 17236 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$31390
.sym 17244 $abc$32840$auto$ice40_ffinit.cc:141:execute$32748
.sym 17250 $abc$32840$new_n514_
.sym 17251 data_ptr[5]
.sym 17253 $abc$32840$new_n526_
.sym 17255 $abc$32840$new_n522_
.sym 17256 $abc$32840$new_n524_
.sym 17262 data_ptr[3]
.sym 17264 $abc$32840$new_n591_
.sym 17265 $abc$32840$new_n600_
.sym 17266 $PACKER_VCC_NET
.sym 17267 data_ptr[4]
.sym 17268 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$31930
.sym 17269 $abc$32840$sub$microsd.v:312$78_Y[3]
.sym 17273 $abc$32840$auto$ice40_ffinit.cc:141:execute$32732
.sym 17276 $abc$32840$sub$microsd.v:312$78_Y[2]
.sym 17277 data_ptr[6]
.sym 17278 $PACKER_VCC_NET
.sym 17279 $abc$32840$sub$microsd.v:312$78_Y[5]
.sym 17282 $nextpnr_ICESTORM_LC_2$O
.sym 17284 data_ptr[3]
.sym 17288 $auto$alumacc.cc:474:replace_alu$24846.C[5]
.sym 17290 $PACKER_VCC_NET
.sym 17291 data_ptr[4]
.sym 17294 $auto$alumacc.cc:474:replace_alu$24846.C[6]
.sym 17296 data_ptr[5]
.sym 17297 $PACKER_VCC_NET
.sym 17298 $auto$alumacc.cc:474:replace_alu$24846.C[5]
.sym 17302 data_ptr[6]
.sym 17303 $PACKER_VCC_NET
.sym 17304 $auto$alumacc.cc:474:replace_alu$24846.C[6]
.sym 17307 $abc$32840$sub$microsd.v:312$78_Y[5]
.sym 17309 $abc$32840$new_n514_
.sym 17310 $abc$32840$new_n526_
.sym 17313 $abc$32840$new_n522_
.sym 17314 $abc$32840$new_n514_
.sym 17315 $abc$32840$sub$microsd.v:312$78_Y[2]
.sym 17319 $abc$32840$new_n524_
.sym 17321 $abc$32840$new_n514_
.sym 17322 $abc$32840$sub$microsd.v:312$78_Y[3]
.sym 17325 $abc$32840$auto$ice40_ffinit.cc:141:execute$32732
.sym 17327 $abc$32840$new_n591_
.sym 17328 $abc$32840$new_n600_
.sym 17329 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$31930
.sym 17330 CLK$SB_IO_IN_$glb_clk
.sym 17332 $abc$32840$procmux$24514.B_AND_S[18]_new_
.sym 17333 data_ptr[4]
.sym 17334 data_ptr[0]
.sym 17335 data_ptr[6]
.sym 17336 $abc$32840$new_n516_
.sym 17337 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$28310_new_inv_
.sym 17338 $abc$32840$auto$wreduce.cc:455:run$24807[2]_new_
.sym 17339 $abc$32840$auto$ice40_ffinit.cc:141:execute$32732
.sym 17344 cb_data_out[6]
.sym 17346 cb_rd_en
.sym 17350 cb_data_out[7]
.sym 17358 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$32139
.sym 17361 $abc$32840$auto$wreduce.cc:455:run$24807[2]_new_
.sym 17364 $PACKER_VCC_NET
.sym 17374 $abc$32840$new_n630_
.sym 17375 $abc$32840$sub$microsd.v:254$62_Y[5]
.sym 17376 $abc$32840$new_n621_
.sym 17377 sd_cmd[40]
.sym 17379 $abc$32840$new_n624_
.sym 17381 $abc$32840$new_n627_
.sym 17382 $abc$32840$new_n860_
.sym 17384 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$32139
.sym 17385 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582
.sym 17386 $abc$32840$auto$ice40_ffinit.cc:141:execute$32736
.sym 17387 $abc$32840$auto$ice40_ffinit.cc:141:execute$32740
.sym 17388 $abc$32840$new_n590_
.sym 17389 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25321_new_
.sym 17390 $abc$32840$new_n609_
.sym 17391 $abc$32840$procmux$24433.B_AND_S[3]_new_
.sym 17396 $abc$32840$auto$simplemap.cc:168:logic_reduce$26691_new_inv_
.sym 17397 $abc$32840$new_n514_
.sym 17398 data_ptr[4]
.sym 17401 $abc$32840$new_n620_
.sym 17402 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31365[0]_new_
.sym 17404 $abc$32840$auto$ice40_ffinit.cc:141:execute$32732
.sym 17406 $abc$32840$procmux$24433.B_AND_S[3]_new_
.sym 17407 $abc$32840$new_n630_
.sym 17408 $abc$32840$new_n590_
.sym 17409 $abc$32840$new_n609_
.sym 17412 $abc$32840$new_n620_
.sym 17413 $abc$32840$new_n860_
.sym 17414 $abc$32840$new_n514_
.sym 17415 $abc$32840$auto$ice40_ffinit.cc:141:execute$32732
.sym 17420 sd_cmd[40]
.sym 17421 $abc$32840$auto$simplemap.cc:168:logic_reduce$26691_new_inv_
.sym 17424 $abc$32840$auto$simplemap.cc:168:logic_reduce$26691_new_inv_
.sym 17425 $abc$32840$sub$microsd.v:254$62_Y[5]
.sym 17427 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25321_new_
.sym 17430 data_ptr[4]
.sym 17431 $abc$32840$new_n627_
.sym 17432 $abc$32840$new_n624_
.sym 17433 $abc$32840$new_n621_
.sym 17436 $abc$32840$auto$simplemap.cc:168:logic_reduce$26691_new_inv_
.sym 17437 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25321_new_
.sym 17439 $abc$32840$auto$ice40_ffinit.cc:141:execute$32736
.sym 17442 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25321_new_
.sym 17443 $abc$32840$auto$simplemap.cc:168:logic_reduce$26691_new_inv_
.sym 17445 $abc$32840$auto$ice40_ffinit.cc:141:execute$32740
.sym 17450 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582
.sym 17451 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31365[0]_new_
.sym 17452 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$32139
.sym 17453 CLK$SB_IO_IN_$glb_clk
.sym 17455 $abc$32840$new_n514_
.sym 17456 $abc$32840$sub$microsd.v:254$62_Y[0]
.sym 17457 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$31930
.sym 17459 $abc$32840$sub$microsd.v:312$78_Y[0]
.sym 17460 $abc$32840$auto$ice40_ffinit.cc:141:execute$32748
.sym 17461 $abc$32840$new_n528_
.sym 17462 $abc$32840$auto$simplemap.cc:168:logic_reduce$26691_new_inv_
.sym 17470 $PACKER_GND_NET
.sym 17473 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582
.sym 17476 data_ptr[4]
.sym 17483 $abc$32840$auto$simplemap.cc:168:logic_reduce$26688[1]_new_inv_
.sym 17485 crc_buffer[7]
.sym 17487 $abc$32840$auto$wreduce.cc:455:run$24807[2]_new_
.sym 17488 $abc$32840$auto$ice40_ffinit.cc:141:execute$32656
.sym 17496 crc_buffer[0]
.sym 17501 $abc$32840$new_n779_
.sym 17502 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$32139
.sym 17503 sd_cmd[41]
.sym 17504 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$28384[1]_new_
.sym 17509 $abc$32840$auto$simplemap.cc:168:logic_reduce$26688[1]_new_inv_
.sym 17510 $abc$32840$auto$wreduce.cc:455:run$24807[2]_new_
.sym 17511 crc_buffer[7]
.sym 17515 crc_state[1]
.sym 17516 crc_state[0]
.sym 17522 $abc$32840$new_n631_
.sym 17523 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$32158
.sym 17526 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25362_new_
.sym 17527 $abc$32840$auto$simplemap.cc:168:logic_reduce$26691_new_inv_
.sym 17529 $abc$32840$auto$simplemap.cc:168:logic_reduce$26688[1]_new_inv_
.sym 17530 crc_state[1]
.sym 17531 crc_state[0]
.sym 17532 $abc$32840$auto$wreduce.cc:455:run$24807[2]_new_
.sym 17535 $abc$32840$new_n631_
.sym 17536 crc_buffer[0]
.sym 17537 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25362_new_
.sym 17538 crc_buffer[7]
.sym 17542 crc_state[1]
.sym 17543 $abc$32840$auto$simplemap.cc:168:logic_reduce$26688[1]_new_inv_
.sym 17544 $abc$32840$auto$wreduce.cc:455:run$24807[2]_new_
.sym 17547 crc_state[1]
.sym 17548 crc_state[0]
.sym 17550 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$32139
.sym 17553 $abc$32840$auto$simplemap.cc:168:logic_reduce$26691_new_inv_
.sym 17554 sd_cmd[41]
.sym 17555 crc_buffer[0]
.sym 17556 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$28384[1]_new_
.sym 17559 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25362_new_
.sym 17561 $abc$32840$new_n631_
.sym 17562 crc_state[0]
.sym 17565 $abc$32840$auto$simplemap.cc:168:logic_reduce$26688[1]_new_inv_
.sym 17566 crc_state[1]
.sym 17567 crc_state[0]
.sym 17571 $abc$32840$new_n779_
.sym 17572 crc_buffer[7]
.sym 17573 $abc$32840$new_n631_
.sym 17574 crc_state[0]
.sym 17575 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$32158
.sym 17576 CLK$SB_IO_IN_$glb_clk
.sym 17578 $abc$32840$auto$simplemap.cc:309:simplemap_lut$26195_new_
.sym 17579 $abc$32840$new_n585_
.sym 17581 crc_state[1]
.sym 17582 crc_state[0]
.sym 17584 $abc$32840$new_n583_
.sym 17590 $PACKER_VCC_NET
.sym 17601 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$31930
.sym 17603 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25321_new_
.sym 17607 cmd
.sym 17619 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$28384[1]_new_
.sym 17621 $abc$32840$auto$simplemap.cc:168:logic_reduce$26688[1]_new_inv_
.sym 17622 $abc$32840$new_n766_
.sym 17623 $abc$32840$new_n764_
.sym 17626 $abc$32840$procmux$24523.B_AND_S[24]_new_
.sym 17627 crc_buffer[2]
.sym 17629 sd_cmd[42]
.sym 17630 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$32158
.sym 17631 $abc$32840$auto$wreduce.cc:455:run$24807[2]_new_
.sym 17632 $abc$32840$new_n763_
.sym 17634 $abc$32840$auto$simplemap.cc:168:logic_reduce$26691_new_inv_
.sym 17636 $abc$32840$new_n876_
.sym 17637 crc_buffer[3]
.sym 17639 crc_state[0]
.sym 17640 crc_buffer[1]
.sym 17642 $abc$32840$new_n877_
.sym 17643 sd_cmd[43]
.sym 17644 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31917[1]_new_inv_
.sym 17645 crc_buffer[7]
.sym 17646 crc_state[1]
.sym 17649 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$32139
.sym 17653 $abc$32840$new_n766_
.sym 17654 $abc$32840$new_n763_
.sym 17655 crc_buffer[2]
.sym 17658 crc_buffer[7]
.sym 17659 crc_state[0]
.sym 17660 $abc$32840$auto$wreduce.cc:455:run$24807[2]_new_
.sym 17661 crc_buffer[3]
.sym 17664 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$28384[1]_new_
.sym 17665 crc_buffer[2]
.sym 17666 $abc$32840$auto$simplemap.cc:168:logic_reduce$26688[1]_new_inv_
.sym 17667 $abc$32840$new_n877_
.sym 17670 crc_buffer[1]
.sym 17671 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$28384[1]_new_
.sym 17672 sd_cmd[42]
.sym 17673 $abc$32840$auto$simplemap.cc:168:logic_reduce$26691_new_inv_
.sym 17677 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$32139
.sym 17679 $abc$32840$procmux$24523.B_AND_S[24]_new_
.sym 17682 crc_buffer[1]
.sym 17683 $abc$32840$new_n763_
.sym 17685 $abc$32840$new_n764_
.sym 17688 $abc$32840$auto$simplemap.cc:168:logic_reduce$26688[1]_new_inv_
.sym 17690 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31917[1]_new_inv_
.sym 17694 $abc$32840$new_n876_
.sym 17695 crc_state[0]
.sym 17696 sd_cmd[43]
.sym 17697 crc_state[1]
.sym 17698 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$32158
.sym 17699 CLK$SB_IO_IN_$glb_clk
.sym 17703 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$32063
.sym 17709 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$32063
.sym 17742 $PACKER_GND_NET
.sym 17745 crc_state[1]
.sym 17746 crc_state[0]
.sym 17753 crc_state[1]
.sym 17754 crc_state[2]
.sym 17758 $abc$32840$auto$ice40_ffinit.cc:141:execute$32656
.sym 17759 $abc$32840$auto$wreduce.cc:455:run$24807[2]_new_
.sym 17760 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$32063
.sym 17761 crc_state[3]
.sym 17768 $abc$32840$auto$simplemap.cc:168:logic_reduce$26688[1]_new_inv_
.sym 17769 crc_state[3]
.sym 17777 $abc$32840$auto$ice40_ffinit.cc:141:execute$32656
.sym 17788 crc_state[3]
.sym 17790 crc_state[2]
.sym 17794 $PACKER_GND_NET
.sym 17799 crc_state[0]
.sym 17800 $abc$32840$auto$wreduce.cc:455:run$24807[2]_new_
.sym 17801 crc_state[1]
.sym 17802 $abc$32840$auto$simplemap.cc:168:logic_reduce$26688[1]_new_inv_
.sym 17811 crc_state[0]
.sym 17812 crc_state[2]
.sym 17813 crc_state[3]
.sym 17814 crc_state[1]
.sym 17821 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$32063
.sym 17822 CLK$SB_IO_IN_$glb_clk
.sym 18085 $abc$32840$auto$rtlil.cc:1832:Not$24789
.sym 18093 $PACKER_VCC_NET
.sym 18695 SD_CLK$SB_IO_OUT
.sym 18705 $abc$32840$add$microsd.v:199$60_Y[2]
.sym 18706 $abc$32840$add$microsd.v:199$60_Y[3]
.sym 18709 cb_rd_addr[3]
.sym 18715 $abc$32840$add$microsd.v:199$60_Y[4]
.sym 18716 cb_rd_addr[2]
.sym 18717 cb_rd_addr[0]
.sym 18718 cb_rd_addr[1]
.sym 18724 $abc$32840$new_n789_
.sym 18726 cb_rd_addr[4]
.sym 18735 $nextpnr_ICESTORM_LC_8$O
.sym 18737 cb_rd_addr[0]
.sym 18741 $auto$alumacc.cc:474:replace_alu$24840.C[2]
.sym 18743 cb_rd_addr[1]
.sym 18747 $auto$alumacc.cc:474:replace_alu$24840.C[3]
.sym 18750 cb_rd_addr[2]
.sym 18751 $auto$alumacc.cc:474:replace_alu$24840.C[2]
.sym 18753 $auto$alumacc.cc:474:replace_alu$24840.C[4]
.sym 18755 cb_rd_addr[3]
.sym 18757 $auto$alumacc.cc:474:replace_alu$24840.C[3]
.sym 18761 cb_rd_addr[4]
.sym 18763 $auto$alumacc.cc:474:replace_alu$24840.C[4]
.sym 18767 $abc$32840$add$microsd.v:199$60_Y[2]
.sym 18768 $abc$32840$new_n789_
.sym 18773 $abc$32840$new_n789_
.sym 18775 $abc$32840$add$microsd.v:199$60_Y[3]
.sym 18778 $abc$32840$add$microsd.v:199$60_Y[4]
.sym 18780 $abc$32840$new_n789_
.sym 18782 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582_$glb_ce
.sym 18783 CLK$SB_IO_IN_$glb_clk
.sym 18832 cb_rd_addr[1]
.sym 18833 cb_rd_addr[2]
.sym 18835 cb_rd_addr[3]
.sym 18838 cb_rd_addr[4]
.sym 18848 sd_cmd_resp[26]
.sym 18871 cb_rd_addr[2]
.sym 18872 cb_rd_addr[3]
.sym 18879 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$26716[0]_new_inv_
.sym 18880 cb_rd_addr[3]
.sym 18881 cb_rd_addr[4]
.sym 18884 $abc$32840$new_n789_
.sym 18885 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$27181_new_inv_
.sym 18888 cb_rd_addr[0]
.sym 18889 cb_rd_addr[1]
.sym 18900 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$27181_new_inv_
.sym 18901 cb_rd_addr[4]
.sym 18911 cb_rd_addr[4]
.sym 18912 cb_rd_addr[2]
.sym 18913 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$26716[0]_new_inv_
.sym 18914 cb_rd_addr[3]
.sym 18917 cb_rd_addr[1]
.sym 18918 cb_rd_addr[3]
.sym 18919 cb_rd_addr[2]
.sym 18920 cb_rd_addr[0]
.sym 18930 cb_rd_addr[0]
.sym 18931 cb_rd_addr[1]
.sym 18941 cb_rd_addr[1]
.sym 18942 cb_rd_addr[0]
.sym 18944 $abc$32840$new_n789_
.sym 18945 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582_$glb_ce
.sym 18946 CLK$SB_IO_IN_$glb_clk
.sym 18960 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$29111[1]_new_
.sym 19000 sd_cmd_resp[24]
.sym 19013 sd_cmd_resp[26]
.sym 19025 sd_cmd_resp[26]
.sym 19029 sd_cmd_resp[24]
.sym 19068 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$31390_$glb_ce
.sym 19069 CLK$SB_IO_IN_$glb_clk
.sym 19096 cb_data_out[4]
.sym 19100 sd_cmd[15]
.sym 19112 cb_data_out[4]
.sym 19113 $abc$32840$new_n603_
.sym 19114 $abc$32840$new_n604_
.sym 19115 $abc$32840$procmux$24399_CMP_new_
.sym 19119 sd_cmd[44]
.sym 19123 $abc$32840$new_n602_
.sym 19129 sd_cmd[12]
.sym 19130 $abc$32840$new_n789_
.sym 19135 data_ptr[4]
.sym 19137 $abc$32840$auto$ice40_ffinit.cc:141:execute$32744
.sym 19141 $abc$32840$auto$ice40_ffinit.cc:141:execute$32740
.sym 19163 sd_cmd[12]
.sym 19164 $abc$32840$auto$ice40_ffinit.cc:141:execute$32740
.sym 19165 sd_cmd[44]
.sym 19166 $abc$32840$auto$ice40_ffinit.cc:141:execute$32744
.sym 19181 $abc$32840$new_n602_
.sym 19182 $abc$32840$new_n603_
.sym 19183 $abc$32840$new_n604_
.sym 19184 data_ptr[4]
.sym 19187 sd_cmd[44]
.sym 19188 cb_data_out[4]
.sym 19189 $abc$32840$procmux$24399_CMP_new_
.sym 19190 $abc$32840$new_n789_
.sym 19191 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582_$glb_ce
.sym 19192 CLK$SB_IO_IN_$glb_clk
.sym 19194 cb_data_out[0]
.sym 19196 cb_data_out[1]
.sym 19198 cb_data_out[2]
.sym 19200 cb_data_out[3]
.sym 19206 SD_CLK$SB_IO_OUT
.sym 19224 cb_rd_addr[4]
.sym 19225 cb_rd_addr[2]
.sym 19227 cb_rd_addr[3]
.sym 19229 cb_rd_addr[1]
.sym 19240 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$29111[1]_new_
.sym 19241 $abc$32840$techmap$shiftx$microsd.v:311$77.$10\buffer[47:0][4]_new_
.sym 19243 sd_cmd[15]
.sym 19246 $abc$32840$procmux$24399_CMP_new_
.sym 19251 $abc$32840$techmap$shiftx$microsd.v:311$77.$10\buffer[47:0][0]_new_
.sym 19256 $abc$32840$auto$ice40_ffinit.cc:141:execute$32736
.sym 19257 sd_cmd[17]
.sym 19258 $abc$32840$auto$ice40_ffinit.cc:141:execute$32748
.sym 19263 $abc$32840$auto$ice40_ffinit.cc:141:execute$32744
.sym 19265 $abc$32840$auto$ice40_ffinit.cc:141:execute$32740
.sym 19269 sd_cmd[15]
.sym 19270 $abc$32840$procmux$24399_CMP_new_
.sym 19271 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$29111[1]_new_
.sym 19276 $abc$32840$auto$ice40_ffinit.cc:141:execute$32744
.sym 19293 $abc$32840$auto$ice40_ffinit.cc:141:execute$32740
.sym 19298 $abc$32840$auto$ice40_ffinit.cc:141:execute$32736
.sym 19304 sd_cmd[17]
.sym 19306 $abc$32840$procmux$24399_CMP_new_
.sym 19310 $abc$32840$auto$ice40_ffinit.cc:141:execute$32748
.sym 19311 $abc$32840$techmap$shiftx$microsd.v:311$77.$10\buffer[47:0][4]_new_
.sym 19312 $abc$32840$auto$ice40_ffinit.cc:141:execute$32736
.sym 19313 $abc$32840$techmap$shiftx$microsd.v:311$77.$10\buffer[47:0][0]_new_
.sym 19314 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582_$glb_ce
.sym 19315 CLK$SB_IO_IN_$glb_clk
.sym 19316 $abc$32840$auto$rtlil.cc:1969:NotGate$32760_$glb_sr
.sym 19317 cb_data_out[4]
.sym 19319 cb_data_out[5]
.sym 19321 cb_data_out[6]
.sym 19323 cb_data_out[7]
.sym 19330 $PACKER_VCC_NET
.sym 19340 cb_data_out[1]
.sym 19348 data_ptr[4]
.sym 19359 data_ptr[5]
.sym 19362 data_ptr[3]
.sym 19363 data_ptr[2]
.sym 19367 data_ptr[4]
.sym 19368 data_ptr[0]
.sym 19369 data_ptr[6]
.sym 19373 $abc$32840$auto$ice40_ffinit.cc:141:execute$32732
.sym 19378 $PACKER_VCC_NET
.sym 19381 data_ptr[1]
.sym 19386 $PACKER_VCC_NET
.sym 19390 $nextpnr_ICESTORM_LC_3$O
.sym 19392 data_ptr[0]
.sym 19396 $auto$alumacc.cc:474:replace_alu$24849.C[2]
.sym 19398 $PACKER_VCC_NET
.sym 19399 data_ptr[1]
.sym 19402 $auto$alumacc.cc:474:replace_alu$24849.C[3]
.sym 19404 data_ptr[2]
.sym 19405 $PACKER_VCC_NET
.sym 19406 $auto$alumacc.cc:474:replace_alu$24849.C[2]
.sym 19408 $auto$alumacc.cc:474:replace_alu$24849.C[4]
.sym 19410 data_ptr[3]
.sym 19411 $PACKER_VCC_NET
.sym 19412 $auto$alumacc.cc:474:replace_alu$24849.C[3]
.sym 19414 $auto$alumacc.cc:474:replace_alu$24849.C[5]
.sym 19416 $PACKER_VCC_NET
.sym 19417 data_ptr[4]
.sym 19418 $auto$alumacc.cc:474:replace_alu$24849.C[4]
.sym 19420 $auto$alumacc.cc:474:replace_alu$24849.C[6]
.sym 19422 $PACKER_VCC_NET
.sym 19423 data_ptr[5]
.sym 19424 $auto$alumacc.cc:474:replace_alu$24849.C[5]
.sym 19427 data_ptr[6]
.sym 19428 $PACKER_VCC_NET
.sym 19430 $auto$alumacc.cc:474:replace_alu$24849.C[6]
.sym 19434 $abc$32840$auto$ice40_ffinit.cc:141:execute$32732
.sym 19457 cb_rd_addr[0]
.sym 19463 cb_data_out[5]
.sym 19467 $abc$32840$auto$simplemap.cc:168:logic_reduce$26691_new_inv_
.sym 19481 $abc$32840$new_n514_
.sym 19483 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$31930
.sym 19485 $abc$32840$sub$microsd.v:312$78_Y[4]
.sym 19486 $abc$32840$auto$ice40_ffinit.cc:141:execute$32748
.sym 19488 $abc$32840$auto$simplemap.cc:168:logic_reduce$26691_new_inv_
.sym 19489 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25321_new_
.sym 19492 data_ptr[6]
.sym 19494 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$28310_new_inv_
.sym 19495 $abc$32840$sub$microsd.v:312$78_Y[6]
.sym 19496 $abc$32840$auto$ice40_ffinit.cc:141:execute$32732
.sym 19501 $abc$32840$auto$ice40_ffinit.cc:141:execute$32744
.sym 19502 $abc$32840$auto$ice40_ffinit.cc:141:execute$32736
.sym 19505 $abc$32840$procmux$24514.B_AND_S[18]_new_
.sym 19506 data_ptr[4]
.sym 19508 $abc$32840$sub$microsd.v:254$62_Y[6]
.sym 19509 $abc$32840$new_n516_
.sym 19511 $abc$32840$auto$ice40_ffinit.cc:141:execute$32740
.sym 19514 data_ptr[4]
.sym 19515 $abc$32840$auto$ice40_ffinit.cc:141:execute$32740
.sym 19517 $abc$32840$auto$simplemap.cc:168:logic_reduce$26691_new_inv_
.sym 19521 $abc$32840$new_n514_
.sym 19522 $abc$32840$procmux$24514.B_AND_S[18]_new_
.sym 19523 $abc$32840$sub$microsd.v:312$78_Y[4]
.sym 19529 $abc$32840$auto$ice40_ffinit.cc:141:execute$32748
.sym 19532 $abc$32840$auto$simplemap.cc:168:logic_reduce$26691_new_inv_
.sym 19533 $abc$32840$new_n514_
.sym 19534 $abc$32840$sub$microsd.v:312$78_Y[6]
.sym 19535 $abc$32840$sub$microsd.v:254$62_Y[6]
.sym 19538 data_ptr[4]
.sym 19539 $abc$32840$auto$ice40_ffinit.cc:141:execute$32740
.sym 19540 $abc$32840$auto$ice40_ffinit.cc:141:execute$32732
.sym 19541 $abc$32840$auto$ice40_ffinit.cc:141:execute$32748
.sym 19544 $abc$32840$auto$ice40_ffinit.cc:141:execute$32748
.sym 19545 $abc$32840$new_n514_
.sym 19546 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25321_new_
.sym 19547 $abc$32840$auto$ice40_ffinit.cc:141:execute$32732
.sym 19550 $abc$32840$auto$ice40_ffinit.cc:141:execute$32744
.sym 19551 $abc$32840$new_n516_
.sym 19552 data_ptr[6]
.sym 19553 $abc$32840$auto$ice40_ffinit.cc:141:execute$32736
.sym 19557 $abc$32840$auto$ice40_ffinit.cc:141:execute$32732
.sym 19558 $abc$32840$auto$simplemap.cc:168:logic_reduce$26691_new_inv_
.sym 19559 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$28310_new_inv_
.sym 19560 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$31930
.sym 19561 CLK$SB_IO_IN_$glb_clk
.sym 19575 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25321_new_
.sym 19589 $abc$32840$auto$ice40_ffinit.cc:141:execute$32748
.sym 19604 $abc$32840$new_n514_
.sym 19607 crc_state[1]
.sym 19608 crc_state[0]
.sym 19610 $abc$32840$auto$wreduce.cc:455:run$24807[2]_new_
.sym 19612 $abc$32840$auto$simplemap.cc:309:simplemap_lut$26195_new_
.sym 19614 data_ptr[0]
.sym 19616 $PACKER_VCC_NET
.sym 19617 $PACKER_VCC_NET
.sym 19618 $abc$32840$new_n528_
.sym 19619 $abc$32840$auto$simplemap.cc:168:logic_reduce$26691_new_inv_
.sym 19622 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$31930
.sym 19624 $abc$32840$sub$microsd.v:312$78_Y[0]
.sym 19625 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25321_new_
.sym 19629 $abc$32840$sub$microsd.v:254$62_Y[0]
.sym 19632 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$32063
.sym 19633 $abc$32840$auto$simplemap.cc:168:logic_reduce$26688[1]_new_inv_
.sym 19637 $abc$32840$auto$wreduce.cc:455:run$24807[2]_new_
.sym 19638 $abc$32840$auto$simplemap.cc:309:simplemap_lut$26195_new_
.sym 19643 data_ptr[0]
.sym 19644 $PACKER_VCC_NET
.sym 19645 $PACKER_VCC_NET
.sym 19649 crc_state[0]
.sym 19650 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$32063
.sym 19652 crc_state[1]
.sym 19662 data_ptr[0]
.sym 19664 $PACKER_VCC_NET
.sym 19668 $abc$32840$new_n514_
.sym 19669 $abc$32840$new_n528_
.sym 19670 $abc$32840$sub$microsd.v:312$78_Y[0]
.sym 19673 $abc$32840$sub$microsd.v:254$62_Y[0]
.sym 19675 $abc$32840$auto$simplemap.cc:168:logic_reduce$26691_new_inv_
.sym 19676 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25321_new_
.sym 19679 crc_state[1]
.sym 19680 $abc$32840$auto$simplemap.cc:168:logic_reduce$26688[1]_new_inv_
.sym 19682 crc_state[0]
.sym 19683 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$31930
.sym 19684 CLK$SB_IO_IN_$glb_clk
.sym 19702 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$31390
.sym 19717 $abc$32840$auto$ice40_ffinit.cc:141:execute$32748
.sym 19728 $abc$32840$new_n585_
.sym 19731 $abc$32840$auto$wreduce.cc:455:run$24807[2]_new_
.sym 19733 $abc$32840$new_n583_
.sym 19734 $abc$32840$auto$simplemap.cc:168:logic_reduce$26691_new_inv_
.sym 19738 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$32063
.sym 19739 crc_state[0]
.sym 19743 $abc$32840$auto$simplemap.cc:309:simplemap_lut$26195_new_
.sym 19750 crc_buffer[7]
.sym 19751 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$28384[1]_new_
.sym 19753 $abc$32840$auto$simplemap.cc:168:logic_reduce$26688[1]_new_inv_
.sym 19754 crc_state[1]
.sym 19758 crc_buffer[7]
.sym 19760 crc_state[1]
.sym 19761 crc_state[0]
.sym 19763 $abc$32840$auto$simplemap.cc:168:logic_reduce$26688[1]_new_inv_
.sym 19766 $abc$32840$auto$simplemap.cc:168:logic_reduce$26688[1]_new_inv_
.sym 19767 crc_buffer[7]
.sym 19768 crc_state[0]
.sym 19769 crc_state[1]
.sym 19779 $abc$32840$auto$wreduce.cc:455:run$24807[2]_new_
.sym 19780 $abc$32840$new_n585_
.sym 19786 $abc$32840$new_n583_
.sym 19787 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$28384[1]_new_
.sym 19796 $abc$32840$auto$wreduce.cc:455:run$24807[2]_new_
.sym 19797 crc_buffer[7]
.sym 19798 $abc$32840$auto$simplemap.cc:309:simplemap_lut$26195_new_
.sym 19799 $abc$32840$auto$simplemap.cc:168:logic_reduce$26691_new_inv_
.sym 19806 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$32063
.sym 19807 CLK$SB_IO_IN_$glb_clk
.sym 19824 $PACKER_VCC_NET
.sym 19878 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$32063
.sym 19896 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$32063
.sym 19952 $abc$32840$auto$rtlil.cc:1832:Not$24789
.sym 20069 cmd
.sym 20745 SD_CLK$SB_IO_OUT
.sym 20760 SD_CLK$SB_IO_OUT
.sym 20802 CMD$SB_IO_IN
.sym 21129 CMD$SB_IO_IN
.sym 21189 $PACKER_GND_NET
.sym 21253 $PACKER_GND_NET
.sym 21262 $PACKER_VCC_NET
.sym 21276 $PACKER_GND_NET
.sym 21317 $PACKER_GND_NET_$glb_clk
.sym 21318 $PACKER_GND_NET
.sym 21327 $PACKER_VCC_NET
.sym 21341 $PACKER_GND_NET
.sym 21349 $PACKER_VCC_NET
.sym 21362 cb_rd_addr[4]
.sym 21364 $PACKER_VCC_NET
.sym 21365 cb_rd_addr[3]
.sym 21366 cb_rd_addr[0]
.sym 21367 cb_rd_addr[1]
.sym 21371 cb_rd_addr[2]
.sym 21378 cb_rd_en
.sym 21408 cb_rd_addr[0]
.sym 21409 cb_rd_addr[1]
.sym 21411 cb_rd_addr[2]
.sym 21412 cb_rd_addr[3]
.sym 21413 cb_rd_addr[4]
.sym 21419 CLK$SB_IO_IN_$glb_clk
.sym 21420 cb_rd_en
.sym 21421 $PACKER_VCC_NET
.sym 21537 CMD$SB_IO_IN
.sym 21953 $abc$32840$auto$rtlil.cc:1832:Not$24797
.sym 23109 $PACKER_GND_NET
.sym 23601 $PACKER_GND_NET
.sym 26174 CMD$SB_IO_IN
.sym 26340 $PACKER_GND_NET
.sym 26492 $PACKER_VCC_NET
.sym 26495 $abc$32840$auto$rtlil.cc:1832:Not$24789
.sym 27305 CMD$SB_IO_IN
.sym 27366 $PACKER_GND_NET
.sym 27398 $abc$32840$auto$rtlil.cc:1832:Not$24789
.sym 27425 CMD$SB_IO_IN
.sym 27429 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$31390
.sym 27446 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$31390
.sym 27459 $PACKER_GND_NET
.sym 27460 $PACKER_VCC_NET
.sym 27462 $abc$32840$auto$rtlil.cc:1832:Not$24789
.sym 27470 $PACKER_GND_NET
.sym 27475 $PACKER_VCC_NET
.sym 27476 $abc$32840$auto$rtlil.cc:1832:Not$24789
.sym 27519 cmd
.sym 27521 $abc$32840$auto$rtlil.cc:1832:Not$24797
.sym 27522 $PACKER_GND_NET
.sym 27531 $PACKER_GND_NET
.sym 27535 $abc$32840$auto$rtlil.cc:1832:Not$24797
.sym 27543 cmd
.sym 27549 $PACKER_VCC_NET
.sym 27551 $abc$32840$auto$rtlil.cc:1832:Not$24789
.sym 27558 $PACKER_VCC_NET
.sym 27561 $abc$32840$auto$rtlil.cc:1832:Not$24789
.sym 27682 $abc$32840$auto$ice40_ffinit.cc:141:execute$32700
.sym 27690 $abc$32840$auto$ice40_ffinit.cc:141:execute$32704
.sym 27691 $abc$32840$new_n473_
.sym 27692 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_
.sym 27695 sd_cmd_resp_ptr[0]
.sym 27697 $PACKER_VCC_NET
.sym 27702 $abc$32840$auto$ice40_ffinit.cc:141:execute$32688
.sym 27703 $abc$32840$new_n473_
.sym 27704 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_
.sym 27706 $abc$32840$auto$ice40_ffinit.cc:141:execute$32700
.sym 27707 $abc$32840$new_n473_
.sym 27708 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_
.sym 27710 $abc$32840$auto$ice40_ffinit.cc:141:execute$32688
.sym 27714 $abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_
.sym 27715 $abc$32840$auto$wreduce.cc:455:run$24811[1]_new_
.sym 27716 $abc$32840$auto$wreduce.cc:455:run$24816[5]
.sym 27717 SD_CLK$SB_IO_OUT
.sym 27718 $abc$32840$auto$wreduce.cc:455:run$24816[3]
.sym 27719 $abc$32840$new_n474_
.sym 27720 $abc$32840$procmux$24645.B_AND_S[9]_new_
.sym 27721 $abc$32840$new_n485_
.sym 27722 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$25145
.sym 27723 $abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_
.sym 27724 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30138[2]_new_inv_
.sym 27726 $abc$32840$auto$wreduce.cc:455:run$24816[5]
.sym 27727 $abc$32840$new_n474_
.sym 27728 $abc$32840$procmux$24645.B_AND_S[11]_new_
.sym 27729 $abc$32840$new_n489_
.sym 27730 $abc$32840$auto$wreduce.cc:455:run$24816[0]
.sym 27731 $abc$32840$new_n474_
.sym 27732 $abc$32840$procmux$24645.B_AND_S[6]_new_
.sym 27733 $abc$32840$new_n472_
.sym 27734 $abc$32840$auto$ice40_ffinit.cc:141:execute$32688
.sym 27735 $abc$32840$new_n467_
.sym 27736 $abc$32840$new_n468_
.sym 27737 $abc$32840$procmux$24523.B_AND_S[10]_new_
.sym 27738 $abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_
.sym 27739 $abc$32840$auto$wreduce.cc:455:run$24811[1]_new_
.sym 27740 $abc$32840$auto$wreduce.cc:455:run$24816[0]
.sym 27741 SD_CLK$SB_IO_OUT
.sym 27742 $abc$32840$auto$ice40_ffinit.cc:141:execute$32700
.sym 27743 $abc$32840$new_n467_
.sym 27744 $abc$32840$new_n484_
.sym 27745 $abc$32840$procmux$24523.B_AND_S[10]_new_
.sym 27746 $abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_
.sym 27747 SD_CLK$SB_IO_OUT
.sym 27750 $abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_
.sym 27751 SD_CLK$SB_IO_OUT
.sym 27752 $abc$32840$auto$ice40_ffinit.cc:141:execute$32708
.sym 27753 $abc$32840$procmux$24523.B_AND_S[10]_new_
.sym 27754 $abc$32840$procmux$24684.B_AND_S[16]_new_
.sym 27755 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$29578_new_inv_
.sym 27758 $abc$32840$auto$ice40_ffinit.cc:141:execute$32704
.sym 27759 $abc$32840$new_n467_
.sym 27760 $abc$32840$new_n488_
.sym 27761 $abc$32840$procmux$24523.B_AND_S[10]_new_
.sym 27763 sd_cmd_resp_ptr_r2[0]
.sym 27765 $PACKER_VCC_NET
.sym 27766 $abc$32840$auto$ice40_ffinit.cc:141:execute$32708
.sym 27767 $abc$32840$sub$microsd.v:416$93_Y[0]
.sym 27768 $abc$32840$new_n453_
.sym 27769 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30138[2]_new_inv_
.sym 27770 $abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_
.sym 27771 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30138[2]_new_inv_
.sym 27772 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$25145
.sym 27774 $abc$32840$sub$microsd.v:416$93_Y[0]
.sym 27775 $abc$32840$new_n455_
.sym 27776 $abc$32840$new_n493_
.sym 27777 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_
.sym 27778 $abc$32840$auto$ice40_ffinit.cc:141:execute$32684
.sym 27779 $abc$32840$sub$microsd.v:416$93_Y[7]
.sym 27780 $abc$32840$new_n453_
.sym 27781 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30138[2]_new_inv_
.sym 27782 $abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_
.sym 27783 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$25145
.sym 27786 $abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_
.sym 27787 SD_CLK$SB_IO_OUT
.sym 27788 $abc$32840$auto$ice40_ffinit.cc:141:execute$32676
.sym 27789 $abc$32840$procmux$24523.B_AND_S[10]_new_
.sym 27790 $abc$32840$auto$ice40_ffinit.cc:141:execute$32660
.sym 27791 $abc$32840$auto$ice40_ffinit.cc:141:execute$32676
.sym 27792 $abc$32840$auto$ice40_ffinit.cc:141:execute$32684
.sym 27793 $abc$32840$auto$ice40_ffinit.cc:141:execute$32708
.sym 27794 $abc$32840$sub$microsd.v:416$93_Y[7]
.sym 27795 $abc$32840$new_n455_
.sym 27796 $abc$32840$new_n464_
.sym 27797 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_
.sym 27798 $abc$32840$procmux$24684.B_AND_S[23]_new_
.sym 27799 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$29613_new_inv_
.sym 27802 $abc$32840$new_n457_
.sym 27803 $abc$32840$new_n456_
.sym 27804 $abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_
.sym 27805 SD_CLK$SB_IO_OUT
.sym 27806 $abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_
.sym 27807 SD_CLK$SB_IO_OUT
.sym 27808 $abc$32840$auto$ice40_ffinit.cc:141:execute$32684
.sym 27809 $abc$32840$procmux$24523.B_AND_S[10]_new_
.sym 27810 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_
.sym 27811 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335
.sym 27814 $abc$32840$new_n453_
.sym 27815 $abc$32840$new_n455_
.sym 27816 sd_mem_state[0]
.sym 27818 $abc$32840$procmux$24684.B_AND_S[18]_new_
.sym 27819 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$29586_new_inv_
.sym 27822 $abc$32840$auto$ice40_ffinit.cc:141:execute$32676
.sym 27823 $abc$32840$sub$microsd.v:416$93_Y[2]
.sym 27824 $abc$32840$new_n453_
.sym 27825 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30138[2]_new_inv_
.sym 27826 $abc$32840$sub$microsd.v:416$93_Y[2]
.sym 27827 $abc$32840$new_n455_
.sym 27828 $abc$32840$new_n458_
.sym 27829 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_
.sym 27830 $abc$32840$sub$microsd.v:416$93_Y[6]
.sym 27831 sd_cmd_resp_ptr_r2[6]
.sym 27832 $abc$32840$new_n867_
.sym 27833 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335
.sym 27834 $abc$32840$auto$ice40_ffinit.cc:141:execute$32676
.sym 27838 $abc$32840$auto$ice40_ffinit.cc:141:execute$32684
.sym 27875 init_delay[0]
.sym 27879 init_delay[1]
.sym 27880 $PACKER_VCC_NET
.sym 27883 init_delay[2]
.sym 27884 $PACKER_VCC_NET
.sym 27885 $auto$alumacc.cc:474:replace_alu$24843.C[2]
.sym 27887 init_delay[3]
.sym 27888 $PACKER_VCC_NET
.sym 27889 $auto$alumacc.cc:474:replace_alu$24843.C[3]
.sym 27891 init_delay[4]
.sym 27892 $PACKER_VCC_NET
.sym 27893 $auto$alumacc.cc:474:replace_alu$24843.C[4]
.sym 27895 init_delay[5]
.sym 27896 $PACKER_VCC_NET
.sym 27897 $auto$alumacc.cc:474:replace_alu$24843.C[5]
.sym 27899 init_delay[6]
.sym 27900 $PACKER_VCC_NET
.sym 27901 $auto$alumacc.cc:474:replace_alu$24843.C[6]
.sym 27903 init_delay[7]
.sym 27904 $PACKER_VCC_NET
.sym 27905 $auto$alumacc.cc:474:replace_alu$24843.C[7]
.sym 27907 init_delay[8]
.sym 27908 $PACKER_VCC_NET
.sym 27909 $auto$alumacc.cc:474:replace_alu$24843.C[8]
.sym 27911 init_delay[9]
.sym 27912 $PACKER_VCC_NET
.sym 27913 $auto$alumacc.cc:474:replace_alu$24843.C[9]
.sym 27915 init_delay[10]
.sym 27916 $PACKER_VCC_NET
.sym 27917 $auto$alumacc.cc:474:replace_alu$24843.C[10]
.sym 27919 init_delay[11]
.sym 27920 $PACKER_VCC_NET
.sym 27921 $auto$alumacc.cc:474:replace_alu$24843.C[11]
.sym 27923 init_delay[12]
.sym 27924 $PACKER_VCC_NET
.sym 27925 $auto$alumacc.cc:474:replace_alu$24843.C[12]
.sym 27927 init_delay[13]
.sym 27928 $PACKER_VCC_NET
.sym 27929 $auto$alumacc.cc:474:replace_alu$24843.C[13]
.sym 27930 init_delay[10]
.sym 27931 init_delay[11]
.sym 27932 init_delay[12]
.sym 27933 init_delay[13]
.sym 27934 init_delay[5]
.sym 27935 init_delay[7]
.sym 27936 init_delay[8]
.sym 27937 init_delay[9]
.sym 27939 clkdiv[0]
.sym 27944 clkdiv[1]
.sym 27948 clkdiv[2]
.sym 27949 $auto$alumacc.cc:474:replace_alu$24837.C[2]
.sym 27952 clkdiv[3]
.sym 27953 $auto$alumacc.cc:474:replace_alu$24837.C[3]
.sym 27956 clkdiv[4]
.sym 27957 $auto$alumacc.cc:474:replace_alu$24837.C[4]
.sym 27960 clkdiv[5]
.sym 27961 $auto$alumacc.cc:474:replace_alu$24837.C[5]
.sym 27964 clkdiv[6]
.sym 27965 $auto$alumacc.cc:474:replace_alu$24837.C[6]
.sym 27967 $PACKER_VCC_NET
.sym 27968 clkdiv[0]
.sym 27970 clkdiv[3]
.sym 27971 clkdiv[0]
.sym 27972 clkdiv[1]
.sym 27973 clkdiv[2]
.sym 27978 init_delay[1]
.sym 27998 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$24936[0]_new_inv_
.sym 27999 clkdiv[4]
.sym 28000 clkdiv[5]
.sym 28001 clkdiv[6]
.sym 28002 clkdiv[1]
.sym 28042 $0\one_hundredkhz[0:0]
.sym 28195 sd_cmd_resp_ptr[0]
.sym 28199 sd_cmd_resp_ptr[1]
.sym 28200 $PACKER_VCC_NET
.sym 28203 sd_cmd_resp_ptr[2]
.sym 28204 $PACKER_VCC_NET
.sym 28205 $auto$alumacc.cc:474:replace_alu$24861.C[2]
.sym 28207 sd_cmd_resp_ptr[3]
.sym 28208 $PACKER_VCC_NET
.sym 28209 $auto$alumacc.cc:474:replace_alu$24861.C[3]
.sym 28211 sd_cmd_resp_ptr[4]
.sym 28212 $PACKER_VCC_NET
.sym 28213 $auto$alumacc.cc:474:replace_alu$24861.C[4]
.sym 28215 sd_cmd_resp_ptr[5]
.sym 28216 $PACKER_VCC_NET
.sym 28217 $auto$alumacc.cc:474:replace_alu$24861.C[5]
.sym 28218 $abc$32840$auto$ice40_ffinit.cc:141:execute$32696
.sym 28222 $abc$32840$auto$ice40_ffinit.cc:141:execute$32692
.sym 28226 $abc$32840$new_n744_
.sym 28227 $abc$32840$auto$wreduce.cc:455:run$24816[4]
.sym 28228 $abc$32840$new_n476_
.sym 28229 sd_cmd_resp_ptr[4]
.sym 28230 $abc$32840$procmux$24523.B_AND_S[10]_new_
.sym 28231 $abc$32840$new_n467_
.sym 28232 $abc$32840$new_n473_
.sym 28234 $abc$32840$auto$ice40_ffinit.cc:141:execute$32696
.sym 28235 $abc$32840$new_n467_
.sym 28236 $abc$32840$new_n480_
.sym 28237 $abc$32840$procmux$24523.B_AND_S[10]_new_
.sym 28238 $abc$32840$auto$ice40_ffinit.cc:141:execute$32696
.sym 28239 $abc$32840$new_n473_
.sym 28240 $abc$32840$new_n474_
.sym 28241 $abc$32840$auto$wreduce.cc:455:run$24816[2]
.sym 28242 $abc$32840$auto$ice40_ffinit.cc:141:execute$32692
.sym 28243 $abc$32840$new_n476_
.sym 28244 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_
.sym 28245 $abc$32840$new_n477_
.sym 28246 $abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_
.sym 28247 $abc$32840$auto$wreduce.cc:455:run$24811[1]_new_
.sym 28248 $abc$32840$auto$wreduce.cc:455:run$24816[3]
.sym 28249 SD_CLK$SB_IO_OUT
.sym 28250 $abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_
.sym 28251 $abc$32840$auto$wreduce.cc:455:run$24811[1]_new_
.sym 28252 $abc$32840$auto$wreduce.cc:455:run$24816[2]
.sym 28253 SD_CLK$SB_IO_OUT
.sym 28254 $abc$32840$procmux$24645.B_AND_S[8]_new_
.sym 28255 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_
.sym 28256 $abc$32840$procmux$24645.B_AND_S[14]_new_inv_
.sym 28258 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335
.sym 28259 sd_mem_state[0]
.sym 28262 sd_cmd[42]
.sym 28263 sd_cmd[43]
.sym 28264 $abc$32840$new_n441_
.sym 28266 $abc$32840$auto$wreduce.cc:455:run$24811[1]_new_
.sym 28267 $abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_
.sym 28268 $abc$32840$new_n455_
.sym 28269 SD_CLK$SB_IO_OUT
.sym 28270 $abc$32840$auto$ice40_ffinit.cc:141:execute$32688
.sym 28271 $abc$32840$auto$ice40_ffinit.cc:141:execute$32692
.sym 28274 $abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_
.sym 28275 $abc$32840$auto$ice40_ffinit.cc:141:execute$32708
.sym 28276 $abc$32840$new_n442_
.sym 28277 $abc$32840$auto$ice40_ffinit.cc:141:execute$32660
.sym 28278 sd_cmd_resp_ptr[4]
.sym 28279 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25334[0]_new_inv_
.sym 28280 $abc$32840$auto$ice40_ffinit.cc:141:execute$32704
.sym 28281 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25594[1]_new_inv_
.sym 28282 $abc$32840$auto$wreduce.cc:455:run$24811[1]_new_
.sym 28283 $abc$32840$procmux$24523.B_AND_S[10]_new_
.sym 28284 $abc$32840$new_n467_
.sym 28285 $abc$32840$new_n474_
.sym 28286 $abc$32840$auto$ice40_ffinit.cc:141:execute$32660
.sym 28287 $abc$32840$new_n444_
.sym 28288 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_
.sym 28289 $abc$32840$new_n439_
.sym 28290 $abc$32840$new_n453_
.sym 28291 $abc$32840$new_n455_
.sym 28292 sd_mem_state[0]
.sym 28294 $abc$32840$sub$microsd.v:416$93_Y[5]
.sym 28295 sd_cmd_resp_ptr_r2[5]
.sym 28296 $abc$32840$new_n865_
.sym 28297 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335
.sym 28298 $abc$32840$auto$ice40_ffinit.cc:141:execute$32660
.sym 28302 $abc$32840$new_n453_
.sym 28303 $abc$32840$new_n455_
.sym 28304 sd_mem_state[0]
.sym 28306 $abc$32840$new_n453_
.sym 28307 $abc$32840$new_n455_
.sym 28308 sd_mem_state[0]
.sym 28310 $abc$32840$sub$microsd.v:416$93_Y[4]
.sym 28311 sd_cmd_resp_ptr_r2[4]
.sym 28312 $abc$32840$new_n863_
.sym 28313 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335
.sym 28314 sd_cmd_resp_ptr_r2[3]
.sym 28315 sd_cmd_resp_ptr_r2[4]
.sym 28316 sd_cmd_resp_ptr_r2[5]
.sym 28317 sd_cmd_resp_ptr_r2[6]
.sym 28318 $abc$32840$sub$microsd.v:416$93_Y[3]
.sym 28319 sd_cmd_resp_ptr_r2[3]
.sym 28320 $abc$32840$new_n861_
.sym 28321 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335
.sym 28323 sd_cmd_resp_ptr_r2[0]
.sym 28327 sd_cmd_resp_ptr_r2[1]
.sym 28328 $PACKER_VCC_NET
.sym 28331 sd_cmd_resp_ptr_r2[2]
.sym 28332 $PACKER_VCC_NET
.sym 28333 $auto$alumacc.cc:474:replace_alu$24858.C[2]
.sym 28335 sd_cmd_resp_ptr_r2[3]
.sym 28336 $PACKER_VCC_NET
.sym 28337 $auto$alumacc.cc:474:replace_alu$24858.C[3]
.sym 28339 sd_cmd_resp_ptr_r2[4]
.sym 28340 $PACKER_VCC_NET
.sym 28341 $auto$alumacc.cc:474:replace_alu$24858.C[4]
.sym 28343 sd_cmd_resp_ptr_r2[5]
.sym 28344 $PACKER_VCC_NET
.sym 28345 $auto$alumacc.cc:474:replace_alu$24858.C[5]
.sym 28347 sd_cmd_resp_ptr_r2[6]
.sym 28348 $PACKER_VCC_NET
.sym 28349 $auto$alumacc.cc:474:replace_alu$24858.C[6]
.sym 28351 sd_cmd_resp_ptr_r2[7]
.sym 28352 $PACKER_VCC_NET
.sym 28353 $auto$alumacc.cc:474:replace_alu$24858.C[7]
.sym 28365 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$32276
.sym 28378 cb_rd_en
.sym 28379 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$32377
.sym 28380 $abc$32840$auto$simplemap.cc:168:logic_reduce$26698_new_inv_
.sym 28381 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_
.sym 28382 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_
.sym 28383 $abc$32840$auto$simplemap.cc:168:logic_reduce$26698_new_inv_
.sym 28386 $abc$32840$auto$ice40_ffinit.cc:141:execute$32752
.sym 28387 $abc$32840$auto$ice40_ffinit.cc:141:execute$32756
.sym 28390 $0\init_delay[13:0][4]
.sym 28394 $abc$32840$auto$ice40_ffinit.cc:141:execute$32752
.sym 28399 init_delay[0]
.sym 28401 $PACKER_VCC_NET
.sym 28402 $abc$32840$auto$ice40_ffinit.cc:141:execute$32756
.sym 28406 $0\init_delay[13:0][6]
.sym 28410 init_delay[0]
.sym 28411 init_delay[1]
.sym 28412 init_delay[2]
.sym 28413 init_delay[3]
.sym 28414 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$32377
.sym 28415 $abc$32840$auto$simplemap.cc:168:logic_reduce$26698_new_inv_
.sym 28418 $abc$32840$auto$ice40_ffinit.cc:141:execute$32680
.sym 28422 SD_CLK$SB_IO_OUT
.sym 28423 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$25145
.sym 28424 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30138[2]_new_inv_
.sym 28426 $abc$32840$auto$wreduce.cc:455:run$24814[0]_new_
.sym 28427 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$25145
.sym 28430 $abc$32840$sub$microsd.v:406$91_Y[0]
.sym 28431 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$30168[1]_new_inv_
.sym 28434 SD_CLK$SB_IO_OUT
.sym 28435 $abc$32840$auto$wreduce.cc:455:run$24814[0]_new_
.sym 28436 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$25145
.sym 28438 $abc$32840$auto$ice40_ffinit.cc:141:execute$32680
.sym 28439 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$30168[1]_new_inv_
.sym 28440 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30154
.sym 28442 $abc$32840$new_n560_
.sym 28443 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$24951[0]_new_inv_
.sym 28444 $abc$32840$new_n562_
.sym 28445 $abc$32840$new_n563_
.sym 28447 resp_delay[0]
.sym 28449 $PACKER_VCC_NET
.sym 28450 $abc$32840$sub$microsd.v:406$91_Y[5]
.sym 28451 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$30168[1]_new_inv_
.sym 28454 $abc$32840$auto$ice40_ffinit.cc:141:execute$32668
.sym 28458 $abc$32840$auto$ice40_ffinit.cc:141:execute$32672
.sym 28462 $abc$32840$sub$microsd.v:406$91_Y[4]
.sym 28463 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$30168[1]_new_inv_
.sym 28466 $abc$32840$auto$ice40_ffinit.cc:141:execute$32664
.sym 28470 $abc$32840$sub$microsd.v:406$91_Y[2]
.sym 28471 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$30168[1]_new_inv_
.sym 28474 init_delay[0]
.sym 28475 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$32377
.sym 28478 $abc$32840$new_n448_
.sym 28479 $abc$32840$auto$ice40_ffinit.cc:141:execute$32664
.sym 28480 $abc$32840$auto$ice40_ffinit.cc:141:execute$32668
.sym 28483 resp_delay[0]
.sym 28487 resp_delay[1]
.sym 28488 $PACKER_VCC_NET
.sym 28491 resp_delay[2]
.sym 28492 $PACKER_VCC_NET
.sym 28493 $auto$alumacc.cc:474:replace_alu$24855.C[2]
.sym 28495 resp_delay[3]
.sym 28496 $PACKER_VCC_NET
.sym 28497 $auto$alumacc.cc:474:replace_alu$24855.C[3]
.sym 28499 resp_delay[4]
.sym 28500 $PACKER_VCC_NET
.sym 28501 $auto$alumacc.cc:474:replace_alu$24855.C[4]
.sym 28503 resp_delay[5]
.sym 28504 $PACKER_VCC_NET
.sym 28505 $auto$alumacc.cc:474:replace_alu$24855.C[5]
.sym 28506 resp_delay[1]
.sym 28507 resp_delay[3]
.sym 28508 $abc$32840$auto$ice40_ffinit.cc:141:execute$32672
.sym 28509 $abc$32840$auto$ice40_ffinit.cc:141:execute$32680
.sym 28510 $abc$32840$auto$wreduce.cc:455:run$24814[0]_new_
.sym 28511 $abc$32840$sub$microsd.v:406$91_Y[3]
.sym 28534 $abc$32840$auto$wreduce.cc:455:run$24814[0]_new_
.sym 28535 resp_delay[1]
.sym 28722 $abc$32840$auto$ice40_ffinit.cc:141:execute$32704
.sym 28734 $abc$32840$auto$ice40_ffinit.cc:141:execute$32692
.sym 28735 $abc$32840$auto$ice40_ffinit.cc:141:execute$32688
.sym 28738 $abc$32840$auto$ice40_ffinit.cc:141:execute$32696
.sym 28739 $abc$32840$auto$ice40_ffinit.cc:141:execute$32700
.sym 28742 $abc$32840$auto$ice40_ffinit.cc:141:execute$32696
.sym 28743 $abc$32840$auto$ice40_ffinit.cc:141:execute$32700
.sym 28746 $abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_
.sym 28747 $abc$32840$auto$ice40_ffinit.cc:141:execute$32704
.sym 28748 sd_cmd_resp_ptr[4]
.sym 28749 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25594[1]_new_inv_
.sym 28750 $abc$32840$auto$ice40_ffinit.cc:141:execute$32688
.sym 28751 $abc$32840$auto$ice40_ffinit.cc:141:execute$32692
.sym 28754 $abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_
.sym 28755 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25238[1]_new_inv_
.sym 28756 $abc$32840$auto$ice40_ffinit.cc:141:execute$32704
.sym 28757 sd_cmd_resp_ptr[4]
.sym 28758 $abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_
.sym 28759 $abc$32840$new_n442_
.sym 28760 $abc$32840$auto$ice40_ffinit.cc:141:execute$32688
.sym 28761 $abc$32840$auto$ice40_ffinit.cc:141:execute$32692
.sym 28762 $abc$32840$auto$ice40_ffinit.cc:141:execute$32700
.sym 28763 $abc$32840$auto$ice40_ffinit.cc:141:execute$32696
.sym 28766 $abc$32840$auto$ice40_ffinit.cc:141:execute$32696
.sym 28767 $abc$32840$auto$ice40_ffinit.cc:141:execute$32700
.sym 28770 $abc$32840$new_n734_
.sym 28771 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25334[0]_new_inv_
.sym 28772 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335
.sym 28773 $abc$32840$new_n444_
.sym 28774 $abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_
.sym 28775 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25238[0]_new_inv_
.sym 28776 $abc$32840$auto$ice40_ffinit.cc:141:execute$32704
.sym 28777 sd_cmd_resp_ptr[4]
.sym 28778 CMD$SB_IO_IN
.sym 28779 sd_cmd_resp[35]
.sym 28780 $abc$32840$new_n734_
.sym 28781 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25238[0]_new_inv_
.sym 28782 $abc$32840$new_n444_
.sym 28783 sd_cmd_resp[35]
.sym 28784 $abc$32840$procmux$500_Y_new_inv_
.sym 28785 $abc$32840$new_n442_
.sym 28786 $abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_
.sym 28787 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25380[1]_new_inv_
.sym 28788 $abc$32840$auto$ice40_ffinit.cc:141:execute$32704
.sym 28789 sd_cmd_resp_ptr[4]
.sym 28790 $abc$32840$auto$ice40_ffinit.cc:141:execute$32688
.sym 28791 $abc$32840$auto$ice40_ffinit.cc:141:execute$32692
.sym 28794 SD_CLK$SB_IO_OUT
.sym 28795 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$25145
.sym 28796 sd_mem_state[0]
.sym 28797 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335
.sym 28798 $abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_
.sym 28799 $abc$32840$auto$ice40_ffinit.cc:141:execute$32704
.sym 28800 sd_cmd_resp_ptr[4]
.sym 28801 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25498[1]_new_inv_
.sym 28802 $abc$32840$new_n444_
.sym 28803 sd_cmd_resp[26]
.sym 28804 $abc$32840$new_n442_
.sym 28805 $abc$32840$procmux$1007_Y_new_
.sym 28806 $abc$32840$new_n444_
.sym 28807 sd_cmd_resp[38]
.sym 28808 $abc$32840$new_n442_
.sym 28809 $abc$32840$procmux$377_Y_new_
.sym 28810 SD_CLK$SB_IO_OUT
.sym 28811 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$25145
.sym 28812 sd_mem_state[0]
.sym 28813 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335
.sym 28814 CMD$SB_IO_IN
.sym 28815 sd_cmd_resp[38]
.sym 28816 $abc$32840$new_n747_
.sym 28817 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25267[0]_new_inv_
.sym 28818 $abc$32840$auto$ice40_ffinit.cc:141:execute$32708
.sym 28826 CMD$SB_IO_IN
.sym 28827 sd_cmd_resp[26]
.sym 28828 $abc$32840$new_n694_
.sym 28829 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25267[0]_new_inv_
.sym 28834 $abc$32840$procmux$24399_CMP_new_
.sym 28835 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582
.sym 28845 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30130
.sym 28846 $PACKER_VCC_NET
.sym 28850 $abc$32840$auto$ice40_ffinit.cc:141:execute$32656
.sym 28851 CMD$SB_IO_IN
.sym 28854 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30519
.sym 28855 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31917[1]_new_inv_
.sym 28862 sd_mem_state[0]
.sym 28863 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335
.sym 28866 sd_mem_state[0]
.sym 28867 sd_mem_state[3]
.sym 28868 sd_mem_state[2]
.sym 28869 sd_mem_state[1]
.sym 28870 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582
.sym 28871 $abc$32840$procmux$24399_CMP_new_
.sym 28872 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$28267[0]_new_
.sym 28874 sd_mem_state[1]
.sym 28875 sd_mem_state[3]
.sym 28876 sd_mem_state[2]
.sym 28878 sd_mem_state[0]
.sym 28879 sd_mem_state[1]
.sym 28880 sd_mem_state[2]
.sym 28881 sd_mem_state[3]
.sym 28882 $abc$32840$procmux$24523.B_AND_S[10]_new_
.sym 28883 $abc$32840$new_n555_
.sym 28884 $abc$32840$new_n568_
.sym 28885 $abc$32840$new_n556_
.sym 28886 $abc$32840$procmux$24523.B_AND_S[10]_new_
.sym 28887 $abc$32840$new_n555_
.sym 28888 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$28238[2]_new_inv_
.sym 28889 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$28238[3]_new_inv_
.sym 28890 sd_mem_state[1]
.sym 28891 sd_mem_state[2]
.sym 28892 sd_mem_state[0]
.sym 28893 sd_mem_state[3]
.sym 28894 SD_CLK$SB_IO_OUT
.sym 28895 $abc$32840$eq$microsd.v:348$83_Y_new_
.sym 28896 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25413_new_
.sym 28897 $abc$32840$new_n577_
.sym 28898 $abc$32840$eq$microsd.v:348$83_Y_new_
.sym 28899 SD_CLK$SB_IO_OUT
.sym 28900 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25413_new_
.sym 28902 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30138[2]_new_inv_
.sym 28903 $abc$32840$new_n496_
.sym 28904 $abc$32840$procmux$24523.B_AND_S[10]_new_
.sym 28905 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$28255[1]_new_
.sym 28906 $abc$32840$procmux$24523.B_AND_S[28]_new_
.sym 28907 $abc$32840$procmux$24523.B_AND_S[32]_new_
.sym 28908 $abc$32840$procmux$24523.B_AND_S[24]_new_
.sym 28909 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$27934[0]_new_inv_
.sym 28910 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30525
.sym 28911 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30124
.sym 28914 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30138[2]_new_inv_
.sym 28915 $abc$32840$new_n569_
.sym 28916 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$28238[2]_new_inv_
.sym 28918 sd_mem_state[1]
.sym 28919 sd_mem_state[2]
.sym 28920 sd_mem_state[3]
.sym 28921 sd_mem_state[0]
.sym 28922 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_
.sym 28923 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$28267[0]_new_
.sym 28926 sd_mem_state[0]
.sym 28927 sd_mem_state[2]
.sym 28928 sd_mem_state[1]
.sym 28929 sd_mem_state[3]
.sym 28930 $abc$32840$eq$microsd.v:348$83_Y_new_
.sym 28931 SD_CLK$SB_IO_OUT
.sym 28934 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$25145
.sym 28935 SD_CLK$SB_IO_OUT
.sym 28936 $abc$32840$auto$wreduce.cc:455:run$24814[0]_new_
.sym 28938 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31917[1]_new_inv_
.sym 28939 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30494[1]_new_inv_
.sym 28942 SD_CLK$SB_IO_OUT
.sym 28946 $abc$32840$auto$ice40_ffinit.cc:141:execute$32712
.sym 28947 SD_CLK$SB_IO_OUT
.sym 28950 $abc$32840$auto$ice40_ffinit.cc:141:execute$32712
.sym 28951 SD_CLK$SB_IO_OUT
.sym 28954 SD_CLK$SB_IO_OUT
.sym 28955 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25413_new_
.sym 28956 $abc$32840$new_n496_
.sym 28957 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30138[2]_new_inv_
.sym 28958 $abc$32840$auto$ice40_ffinit.cc:141:execute$32712
.sym 28959 $abc$32840$new_n496_
.sym 28960 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30138[2]_new_inv_
.sym 28962 SD_CLK$SB_IO_OUT
.sym 28963 $abc$32840$auto$ice40_ffinit.cc:141:execute$32712
.sym 28964 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25413_new_
.sym 28966 $abc$32840$sub$microsd.v:355$84_Y[0]
.sym 28967 $abc$32840$new_n497_
.sym 28968 $abc$32840$new_n500_
.sym 28969 $abc$32840$procmux$24600.B_AND_S[0]_new_
.sym 28974 $abc$32840$auto$ice40_ffinit.cc:141:execute$32712
.sym 28991 sd_cmd_ptr[0]
.sym 28993 $PACKER_VCC_NET
.sym 29218 $abc$32840$new_n444_
.sym 29219 sd_cmd_resp[30]
.sym 29220 $abc$32840$new_n442_
.sym 29221 $abc$32840$procmux$745_Y_new_
.sym 29226 CMD$SB_IO_IN
.sym 29227 sd_cmd_resp[34]
.sym 29228 $abc$32840$new_n734_
.sym 29229 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25267[0]_new_inv_
.sym 29234 $abc$32840$new_n444_
.sym 29235 sd_cmd_resp[34]
.sym 29236 $abc$32840$procmux$545_Y_new_inv_
.sym 29237 $abc$32840$new_n442_
.sym 29246 CMD$SB_IO_IN
.sym 29247 sd_cmd_resp[30]
.sym 29248 $abc$32840$new_n709_
.sym 29249 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25267[0]_new_inv_
.sym 29250 CMD$SB_IO_IN
.sym 29251 sd_cmd_resp[29]
.sym 29252 $abc$32840$new_n709_
.sym 29253 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25291[0]_new_inv_
.sym 29254 $abc$32840$new_n444_
.sym 29255 sd_cmd_resp[27]
.sym 29256 $abc$32840$procmux$916_Y_new_inv_
.sym 29257 $abc$32840$new_n442_
.sym 29258 CMD$SB_IO_IN
.sym 29259 sd_cmd_resp[27]
.sym 29260 $abc$32840$new_n689_
.sym 29261 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25380[1]_new_inv_
.sym 29262 $abc$32840$new_n444_
.sym 29263 sd_cmd_resp[29]
.sym 29264 $abc$32840$new_n442_
.sym 29265 $abc$32840$procmux$800_Y_new_
.sym 29266 CMD$SB_IO_IN
.sym 29267 sd_cmd_resp[23]
.sym 29268 $abc$32840$new_n689_
.sym 29269 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25498[1]_new_inv_
.sym 29274 $abc$32840$new_n444_
.sym 29275 sd_cmd_resp[23]
.sym 29276 $abc$32840$procmux$1172_Y_new_inv_
.sym 29277 $abc$32840$new_n442_
.sym 29278 $abc$32840$new_n689_
.sym 29279 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25238[1]_new_inv_
.sym 29280 $abc$32840$new_n442_
.sym 29281 $abc$32840$new_n444_
.sym 29282 $abc$32840$new_n697_
.sym 29283 sd_cmd_resp[31]
.sym 29284 $abc$32840$new_n718_
.sym 29286 $abc$32840$new_n709_
.sym 29287 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25334[0]_new_inv_
.sym 29288 $abc$32840$new_n442_
.sym 29289 $abc$32840$new_n444_
.sym 29290 $abc$32840$new_n697_
.sym 29291 sd_cmd_resp[28]
.sym 29292 $abc$32840$new_n711_
.sym 29294 $abc$32840$new_n697_
.sym 29295 sd_cmd_resp[25]
.sym 29296 $abc$32840$new_n701_
.sym 29298 $abc$32840$new_n734_
.sym 29299 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25291[0]_new_inv_
.sym 29300 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335
.sym 29301 $abc$32840$new_n444_
.sym 29302 $abc$32840$new_n697_
.sym 29303 $abc$32840$new_n444_
.sym 29304 sd_cmd_resp[37]
.sym 29305 $abc$32840$new_n753_
.sym 29306 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25291[0]_new_inv_
.sym 29307 $abc$32840$new_n747_
.sym 29308 $abc$32840$new_n442_
.sym 29310 $abc$32840$new_n694_
.sym 29311 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25291[0]_new_inv_
.sym 29312 $abc$32840$new_n442_
.sym 29313 $abc$32840$new_n444_
.sym 29318 $abc$32840$new_n697_
.sym 29319 $abc$32840$new_n444_
.sym 29320 sd_cmd_resp[36]
.sym 29321 $abc$32840$new_n748_
.sym 29322 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25334[0]_new_inv_
.sym 29323 $abc$32840$new_n747_
.sym 29324 $abc$32840$new_n442_
.sym 29326 $abc$32840$new_n697_
.sym 29327 sd_cmd_resp[24]
.sym 29328 $abc$32840$new_n696_
.sym 29330 $abc$32840$new_n697_
.sym 29331 sd_cmd_resp[32]
.sym 29332 $abc$32840$new_n733_
.sym 29334 $abc$32840$new_n442_
.sym 29335 CMD$SB_IO_IN
.sym 29338 $abc$32840$new_n694_
.sym 29339 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$25334[0]_new_inv_
.sym 29340 $abc$32840$new_n442_
.sym 29341 $abc$32840$new_n444_
.sym 29342 $abc$32840$new_n697_
.sym 29343 sd_cmd_resp[33]
.sym 29344 $abc$32840$new_n737_
.sym 29354 $abc$32840$techmap$shiftx$microsd.v:347$82.$11\buffer[47:0][0]_new_inv_
.sym 29355 $abc$32840$techmap$shiftx$microsd.v:347$82.$7\buffer[47:0][0]_new_inv_
.sym 29356 $abc$32840$auto$ice40_ffinit.cc:141:execute$32720
.sym 29357 $abc$32840$auto$ice40_ffinit.cc:141:execute$32716
.sym 29358 sd_cmd_ptr[4]
.sym 29359 $abc$32840$new_n855_
.sym 29360 $abc$32840$new_n392_
.sym 29361 $abc$32840$auto$ice40_ffinit.cc:141:execute$32720
.sym 29362 sd_cmd_resp[36]
.sym 29366 $abc$32840$auto$ice40_ffinit.cc:141:execute$32656
.sym 29367 SD_CLK$SB_IO_OUT
.sym 29374 $abc$32840$new_n856_
.sym 29375 $abc$32840$new_n393_
.sym 29376 $abc$32840$new_n875_
.sym 29377 $abc$32840$new_n410_
.sym 29382 sd_mem_state[0]
.sym 29383 sd_mem_state[1]
.sym 29384 sd_mem_state[2]
.sym 29385 sd_mem_state[3]
.sym 29386 sd_mem_state[2]
.sym 29387 sd_mem_state[3]
.sym 29388 sd_mem_state[0]
.sym 29389 sd_mem_state[1]
.sym 29390 $abc$32840$new_n421_
.sym 29391 $abc$32840$new_n412_
.sym 29392 $abc$32840$new_n430_
.sym 29393 $abc$32840$new_n431_
.sym 29394 $abc$32840$new_n853_
.sym 29395 $abc$32840$new_n411_
.sym 29396 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25413_new_
.sym 29397 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$28723_new_
.sym 29398 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30138[2]_new_inv_
.sym 29399 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25413_new_
.sym 29402 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$28255[1]_new_
.sym 29403 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30138[2]_new_inv_
.sym 29404 CMD$SB_IO_IN
.sym 29405 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_
.sym 29406 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$31327
.sym 29407 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_
.sym 29408 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$28255[1]_new_
.sym 29410 $abc$32840$sub$microsd.v:355$84_Y[3]
.sym 29411 $abc$32840$new_n497_
.sym 29412 $abc$32840$new_n508_
.sym 29413 $abc$32840$procmux$24600.B_AND_S[3]_new_
.sym 29414 SD_CLK$SB_IO_OUT
.sym 29415 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 29416 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25413_new_
.sym 29418 $abc$32840$auto$ice40_ffinit.cc:141:execute$32728
.sym 29419 $abc$32840$new_n496_
.sym 29420 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30138[2]_new_inv_
.sym 29422 SD_CLK$SB_IO_OUT
.sym 29423 $abc$32840$auto$ice40_ffinit.cc:141:execute$32728
.sym 29424 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25413_new_
.sym 29426 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 29427 $abc$32840$new_n496_
.sym 29428 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30138[2]_new_inv_
.sym 29430 sd_mem_state[0]
.sym 29431 sd_mem_state[2]
.sym 29432 sd_mem_state[3]
.sym 29433 sd_mem_state[1]
.sym 29434 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30494[1]_new_inv_
.sym 29435 cb_valid
.sym 29438 $abc$32840$sub$microsd.v:355$84_Y[5]
.sym 29439 $abc$32840$new_n497_
.sym 29440 $abc$32840$new_n511_
.sym 29441 $abc$32840$procmux$24600.B_AND_S[5]_new_
.sym 29442 SD_CLK$SB_IO_OUT
.sym 29443 $abc$32840$auto$ice40_ffinit.cc:141:execute$32720
.sym 29444 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25413_new_
.sym 29446 $abc$32840$new_n496_
.sym 29447 $abc$32840$auto$ice40_ffinit.cc:141:execute$32716
.sym 29448 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30138[2]_new_inv_
.sym 29449 $abc$32840$procmux$24600.B_AND_S[7]_new_
.sym 29450 cb_valid
.sym 29451 $abc$32840$procmux$24399_CMP_new_
.sym 29452 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30494[1]_new_inv_
.sym 29454 $abc$32840$new_n430_
.sym 29455 $abc$32840$auto$ice40_ffinit.cc:141:execute$32716
.sym 29456 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25413_new_
.sym 29458 $abc$32840$new_n548_
.sym 29459 sd_cmd_ptr[4]
.sym 29460 $abc$32840$new_n549_
.sym 29462 $abc$32840$sub$microsd.v:355$84_Y[2]
.sym 29463 $abc$32840$new_n497_
.sym 29464 $abc$32840$new_n505_
.sym 29465 $abc$32840$procmux$24600.B_AND_S[2]_new_
.sym 29466 $abc$32840$auto$ice40_ffinit.cc:141:execute$32720
.sym 29467 $abc$32840$new_n496_
.sym 29468 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30138[2]_new_inv_
.sym 29470 $abc$32840$new_n499_
.sym 29471 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 29472 $abc$32840$auto$ice40_ffinit.cc:141:execute$32728
.sym 29474 $abc$32840$auto$ice40_ffinit.cc:141:execute$32720
.sym 29478 $abc$32840$procmux$24523.B_AND_S[24]_new_
.sym 29479 sd_cmd[7]
.sym 29480 $abc$32840$new_n647_
.sym 29482 $abc$32840$auto$ice40_ffinit.cc:141:execute$32716
.sym 29486 sd_cmd_ptr[4]
.sym 29487 $abc$32840$auto$ice40_ffinit.cc:141:execute$32716
.sym 29488 $abc$32840$auto$ice40_ffinit.cc:141:execute$32720
.sym 29489 $abc$32840$auto$ice40_ffinit.cc:141:execute$32712
.sym 29494 $abc$32840$auto$ice40_ffinit.cc:141:execute$32728
.sym 29498 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 29502 $abc$32840$new_n497_
.sym 29503 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25413_new_
.sym 29504 $abc$32840$sub$microsd.v:355$84_Y[4]
.sym 29507 sd_cmd_ptr[0]
.sym 29511 sd_cmd_ptr[1]
.sym 29512 $PACKER_VCC_NET
.sym 29515 sd_cmd_ptr[2]
.sym 29516 $PACKER_VCC_NET
.sym 29517 $auto$alumacc.cc:474:replace_alu$24852.C[2]
.sym 29519 sd_cmd_ptr[3]
.sym 29520 $PACKER_VCC_NET
.sym 29521 $auto$alumacc.cc:474:replace_alu$24852.C[3]
.sym 29523 sd_cmd_ptr[4]
.sym 29524 $PACKER_VCC_NET
.sym 29525 $auto$alumacc.cc:474:replace_alu$24852.C[4]
.sym 29527 sd_cmd_ptr[5]
.sym 29528 $PACKER_VCC_NET
.sym 29529 $auto$alumacc.cc:474:replace_alu$24852.C[5]
.sym 29730 sd_cmd_resp[34]
.sym 29734 sd_cmd_resp[23]
.sym 29738 sd_cmd_resp[37]
.sym 29742 sd_cmd_resp[30]
.sym 29746 sd_cmd_resp[29]
.sym 29750 sd_cmd_resp[28]
.sym 29758 sd_cmd_resp[25]
.sym 29762 sd_cmd_resp[37]
.sym 29763 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31365[0]_new_
.sym 29764 $abc$32840$procmux$24399_CMP_new_
.sym 29765 sd_cmd[38]
.sym 29766 sd_rca[14]
.sym 29767 $abc$32840$auto$opt_reduce.cc:132:opt_mux$24799_new_
.sym 29768 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$29279[2]_new_
.sym 29769 $abc$32840$new_n684_
.sym 29770 $abc$32840$auto$opt_reduce.cc:132:opt_mux$24799_new_
.sym 29771 sd_rca[11]
.sym 29772 $abc$32840$new_n678_
.sym 29774 sd_cmd_resp[34]
.sym 29775 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31365[0]_new_
.sym 29776 $abc$32840$procmux$24399_CMP_new_
.sym 29777 sd_cmd[35]
.sym 29778 $abc$32840$auto$opt_reduce.cc:132:opt_mux$24799_new_
.sym 29779 sd_rca[2]
.sym 29780 $abc$32840$new_n660_
.sym 29782 sd_cmd_resp[23]
.sym 29783 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31365[0]_new_
.sym 29784 $abc$32840$procmux$24399_CMP_new_
.sym 29785 sd_cmd[24]
.sym 29786 $abc$32840$auto$opt_reduce.cc:132:opt_mux$24799_new_
.sym 29787 sd_rca[0]
.sym 29788 $abc$32840$new_n656_
.sym 29790 sd_cmd_resp[25]
.sym 29791 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31365[0]_new_
.sym 29792 $abc$32840$procmux$24399_CMP_new_
.sym 29793 sd_cmd[26]
.sym 29794 sd_cmd[24]
.sym 29795 sd_cmd[16]
.sym 29796 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 29797 sd_cmd_ptr[4]
.sym 29798 $abc$32840$auto$opt_reduce.cc:132:opt_mux$24799_new_
.sym 29799 sd_rca[13]
.sym 29800 $abc$32840$new_n682_
.sym 29802 sd_cmd_resp[31]
.sym 29803 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31365[0]_new_
.sym 29804 $abc$32840$procmux$24399_CMP_new_
.sym 29805 sd_cmd[32]
.sym 29806 $abc$32840$auto$opt_reduce.cc:132:opt_mux$24799_new_
.sym 29807 sd_rca[10]
.sym 29808 $abc$32840$new_n676_
.sym 29810 sd_cmd_resp[32]
.sym 29811 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31365[0]_new_
.sym 29812 $abc$32840$procmux$24399_CMP_new_
.sym 29813 sd_cmd[33]
.sym 29814 $abc$32840$auto$opt_reduce.cc:132:opt_mux$24799_new_
.sym 29815 sd_rca[8]
.sym 29816 $abc$32840$new_n672_
.sym 29818 sd_cmd_resp[36]
.sym 29819 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31365[0]_new_
.sym 29820 $abc$32840$procmux$24399_CMP_new_
.sym 29821 sd_cmd[37]
.sym 29822 $abc$32840$auto$opt_reduce.cc:132:opt_mux$24799_new_
.sym 29823 sd_rca[9]
.sym 29824 $abc$32840$new_n674_
.sym 29826 sd_cmd[36]
.sym 29827 sd_cmd[4]
.sym 29828 $abc$32840$auto$ice40_ffinit.cc:141:execute$32728
.sym 29829 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 29830 $abc$32840$new_n419_
.sym 29831 $abc$32840$new_n420_
.sym 29832 sd_cmd_ptr[4]
.sym 29833 $abc$32840$new_n418_
.sym 29834 sd_cmd_resp[33]
.sym 29835 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31365[0]_new_
.sym 29836 $abc$32840$procmux$24399_CMP_new_
.sym 29837 sd_cmd[34]
.sym 29838 $abc$32840$new_n414_
.sym 29839 $abc$32840$new_n415_
.sym 29840 sd_cmd_ptr[4]
.sym 29841 $abc$32840$new_n416_
.sym 29842 sd_cmd_resp[32]
.sym 29846 sd_cmd_resp[31]
.sym 29850 sd_cmd_resp[33]
.sym 29854 sd_cmd[32]
.sym 29855 sd_cmd[0]
.sym 29856 $abc$32840$auto$ice40_ffinit.cc:141:execute$32728
.sym 29857 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 29858 $abc$32840$procmux$24399_CMP_new_
.sym 29859 sd_cmd[11]
.sym 29860 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$29111[1]_new_
.sym 29862 sd_cmd[25]
.sym 29863 sd_cmd[17]
.sym 29864 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 29865 sd_cmd_ptr[4]
.sym 29866 sd_cmd[41]
.sym 29867 sd_cmd[9]
.sym 29868 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 29869 $abc$32840$new_n854_
.sym 29870 sd_cmd[37]
.sym 29871 sd_cmd[5]
.sym 29872 $abc$32840$auto$ice40_ffinit.cc:141:execute$32728
.sym 29873 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 29874 $abc$32840$new_n396_
.sym 29875 $abc$32840$new_n395_
.sym 29876 sd_cmd_ptr[4]
.sym 29878 $abc$32840$auto$ice40_ffinit.cc:141:execute$32720
.sym 29879 $abc$32840$new_n397_
.sym 29880 $abc$32840$new_n394_
.sym 29881 $abc$32840$auto$ice40_ffinit.cc:141:execute$32716
.sym 29882 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 29883 $abc$32840$new_n874_
.sym 29884 $abc$32840$new_n872_
.sym 29885 $abc$32840$new_n407_
.sym 29886 $abc$32840$new_n409_
.sym 29887 $abc$32840$new_n408_
.sym 29888 sd_cmd_ptr[4]
.sym 29889 $abc$32840$auto$ice40_ffinit.cc:141:execute$32716
.sym 29890 cb_rd_en
.sym 29894 sd_cmd[33]
.sym 29895 sd_cmd[1]
.sym 29896 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 29897 $abc$32840$auto$ice40_ffinit.cc:141:execute$32728
.sym 29898 $abc$32840$new_n400_
.sym 29899 $abc$32840$new_n404_
.sym 29900 sd_cmd_ptr[4]
.sym 29901 $abc$32840$auto$ice40_ffinit.cc:141:execute$32720
.sym 29902 sd_cmd[43]
.sym 29903 sd_cmd[11]
.sym 29904 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 29905 $abc$32840$auto$ice40_ffinit.cc:141:execute$32728
.sym 29906 sd_cmd[39]
.sym 29907 sd_cmd[7]
.sym 29908 $abc$32840$auto$ice40_ffinit.cc:141:execute$32720
.sym 29909 $abc$32840$new_n873_
.sym 29910 sd_cmd[35]
.sym 29911 sd_cmd[3]
.sym 29912 $abc$32840$auto$ice40_ffinit.cc:141:execute$32720
.sym 29913 $abc$32840$auto$ice40_ffinit.cc:141:execute$32728
.sym 29914 sd_cmd[47]
.sym 29915 sd_cmd[15]
.sym 29916 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 29917 $abc$32840$auto$ice40_ffinit.cc:141:execute$32728
.sym 29922 $abc$32840$techmap$shiftx$microsd.v:347$82.$11\buffer[47:0][2]_new_inv_
.sym 29923 $abc$32840$techmap$shiftx$microsd.v:347$82.$7\buffer[47:0][2]_new_inv_
.sym 29924 $abc$32840$auto$ice40_ffinit.cc:141:execute$32716
.sym 29925 $abc$32840$auto$ice40_ffinit.cc:141:execute$32720
.sym 29926 sd_cmd[46]
.sym 29927 sd_cmd[14]
.sym 29928 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 29929 $abc$32840$auto$ice40_ffinit.cc:141:execute$32728
.sym 29930 $abc$32840$new_n428_
.sym 29931 $abc$32840$new_n429_
.sym 29932 sd_cmd_ptr[4]
.sym 29933 $abc$32840$new_n427_
.sym 29934 crc_buffer[0]
.sym 29935 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25321_new_
.sym 29936 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31917[1]_new_inv_
.sym 29937 $abc$32840$procmux$24523.B_AND_S[28]_new_
.sym 29938 $abc$32840$new_n423_
.sym 29939 $abc$32840$new_n424_
.sym 29940 sd_cmd_ptr[4]
.sym 29941 $abc$32840$new_n425_
.sym 29942 $abc$32840$procmux$24523.B_AND_S[24]_new_
.sym 29943 sd_cmd[4]
.sym 29944 $abc$32840$new_n643_
.sym 29946 $abc$32840$procmux$24523.B_AND_S[24]_new_
.sym 29947 sd_cmd[1]
.sym 29948 $abc$32840$new_n637_
.sym 29950 sd_cmd[26]
.sym 29951 sd_cmd[18]
.sym 29952 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 29953 sd_cmd_ptr[4]
.sym 29954 sd_cmd[34]
.sym 29955 sd_cmd[2]
.sym 29956 $abc$32840$auto$ice40_ffinit.cc:141:execute$32744
.sym 29958 sd_cmd[42]
.sym 29959 sd_cmd[10]
.sym 29960 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 29961 $abc$32840$auto$ice40_ffinit.cc:141:execute$32728
.sym 29962 sd_cmd[38]
.sym 29963 sd_cmd[6]
.sym 29964 $abc$32840$auto$ice40_ffinit.cc:141:execute$32744
.sym 29966 sd_cmd[34]
.sym 29967 sd_cmd[2]
.sym 29968 $abc$32840$auto$ice40_ffinit.cc:141:execute$32728
.sym 29969 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 29970 sd_cmd[38]
.sym 29971 sd_cmd[6]
.sym 29972 $abc$32840$auto$ice40_ffinit.cc:141:execute$32728
.sym 29973 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 29974 $abc$32840$procmux$24523.B_AND_S[24]_new_
.sym 29975 sd_cmd[3]
.sym 29976 $abc$32840$new_n641_
.sym 29978 crc_buffer[3]
.sym 29979 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25321_new_
.sym 29980 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31917[1]_new_inv_
.sym 29981 $abc$32840$procmux$24523.B_AND_S[28]_new_
.sym 29982 $abc$32840$procmux$24523.B_AND_S[24]_new_
.sym 29983 sd_cmd[5]
.sym 29984 $abc$32840$new_n635_
.sym 29986 crc_buffer[1]
.sym 29987 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25321_new_
.sym 29988 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31917[1]_new_inv_
.sym 29989 $abc$32840$procmux$24523.B_AND_S[28]_new_
.sym 29990 crc_buffer[6]
.sym 29991 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25321_new_
.sym 29992 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31917[1]_new_inv_
.sym 29993 $abc$32840$procmux$24523.B_AND_S[28]_new_
.sym 29994 crc_buffer[2]
.sym 29995 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25321_new_
.sym 29996 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31917[1]_new_inv_
.sym 29997 $abc$32840$procmux$24523.B_AND_S[28]_new_
.sym 29998 sd_cmd[42]
.sym 29999 sd_cmd[43]
.sym 30000 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_
.sym 30001 $abc$32840$new_n761_
.sym 30002 crc_buffer[4]
.sym 30003 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25321_new_
.sym 30004 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31917[1]_new_inv_
.sym 30005 $abc$32840$procmux$24523.B_AND_S[28]_new_
.sym 30006 $abc$32840$procmux$24523.B_AND_S[24]_new_
.sym 30007 sd_cmd[2]
.sym 30008 $abc$32840$new_n639_
.sym 30010 $abc$32840$procmux$24523.B_AND_S[24]_new_
.sym 30011 sd_cmd[6]
.sym 30012 $abc$32840$new_n645_
.sym 30014 crc_buffer[5]
.sym 30015 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25321_new_
.sym 30016 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31917[1]_new_inv_
.sym 30017 $abc$32840$procmux$24523.B_AND_S[28]_new_
.sym 30030 $abc$32840$procmux$24638.B_AND_S[2]_new_
.sym 30031 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30488
.sym 30032 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$28255[1]_new_
.sym 30042 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25321_new_
.sym 30043 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31917[1]_new_inv_
.sym 30044 cmd_read
.sym 30046 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_
.sym 30047 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$28255[1]_new_
.sym 30048 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31917[1]_new_inv_
.sym 30058 cmd_read
.sym 30246 sd_cmd_resp[28]
.sym 30247 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31365[0]_new_
.sym 30248 $abc$32840$procmux$24399_CMP_new_
.sym 30249 sd_cmd[29]
.sym 30250 sd_cmd_resp[30]
.sym 30251 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31365[0]_new_
.sym 30252 $abc$32840$procmux$24399_CMP_new_
.sym 30253 sd_cmd[31]
.sym 30254 $abc$32840$auto$opt_reduce.cc:132:opt_mux$24799_new_
.sym 30255 sd_rca[7]
.sym 30256 $abc$32840$new_n670_
.sym 30266 $abc$32840$auto$opt_reduce.cc:132:opt_mux$24799_new_
.sym 30267 sd_rca[5]
.sym 30268 $abc$32840$new_n666_
.sym 30274 sd_rca[4]
.sym 30275 $abc$32840$auto$opt_reduce.cc:132:opt_mux$24799_new_
.sym 30276 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$29279[2]_new_
.sym 30277 $abc$32840$new_n664_
.sym 30278 sd_cmd_resp[29]
.sym 30279 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31365[0]_new_
.sym 30280 $abc$32840$procmux$24399_CMP_new_
.sym 30281 sd_cmd[30]
.sym 30282 $abc$32840$procmux$24399_CMP_new_
.sym 30283 sd_cmd[16]
.sym 30284 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$29111[1]_new_
.sym 30289 $abc$32840$auto$opt_reduce.cc:132:opt_mux$24799_new_
.sym 30290 $abc$32840$auto$opt_reduce.cc:132:opt_mux$24799_new_
.sym 30291 sd_rca[15]
.sym 30292 $abc$32840$new_n686_
.sym 30294 sd_cmd_resp[27]
.sym 30295 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31365[0]_new_
.sym 30296 $abc$32840$procmux$24399_CMP_new_
.sym 30297 sd_cmd[28]
.sym 30298 sd_cmd_resp[38]
.sym 30299 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31365[0]_new_
.sym 30300 $abc$32840$procmux$24399_CMP_new_
.sym 30301 sd_cmd[39]
.sym 30302 $abc$32840$auto$opt_reduce.cc:132:opt_mux$24799_new_
.sym 30303 sd_rca[6]
.sym 30304 $abc$32840$new_n668_
.sym 30306 $abc$32840$procmux$24399_CMP_new_
.sym 30307 sd_cmd[19]
.sym 30310 $abc$32840$procmux$24399_CMP_new_
.sym 30311 sd_cmd[8]
.sym 30314 $abc$32840$procmux$24399_CMP_new_
.sym 30315 sd_cmd[20]
.sym 30318 sd_cmd_resp[35]
.sym 30319 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31365[0]_new_
.sym 30320 $abc$32840$procmux$24399_CMP_new_
.sym 30321 sd_cmd[36]
.sym 30322 $abc$32840$procmux$24399_CMP_new_
.sym 30323 sd_cmd[23]
.sym 30326 $abc$32840$procmux$24399_CMP_new_
.sym 30327 sd_cmd[21]
.sym 30330 sd_cmd[24]
.sym 30331 sd_cmd[16]
.sym 30332 $abc$32840$auto$ice40_ffinit.cc:141:execute$32740
.sym 30334 $abc$32840$auto$opt_reduce.cc:132:opt_mux$24799_new_
.sym 30335 sd_rca[12]
.sym 30336 $abc$32840$new_n680_
.sym 30338 sd_cmd[28]
.sym 30339 sd_cmd[20]
.sym 30340 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 30341 sd_cmd_ptr[4]
.sym 30342 sd_cmd[40]
.sym 30343 sd_cmd[8]
.sym 30344 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 30345 $abc$32840$auto$ice40_ffinit.cc:141:execute$32728
.sym 30346 sd_cmd[29]
.sym 30347 sd_cmd[21]
.sym 30348 $abc$32840$auto$ice40_ffinit.cc:141:execute$32740
.sym 30349 data_ptr[4]
.sym 30350 sd_cmd[29]
.sym 30351 sd_cmd[21]
.sym 30352 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 30353 sd_cmd_ptr[4]
.sym 30354 sd_cmd[32]
.sym 30355 sd_cmd[0]
.sym 30356 $abc$32840$auto$ice40_ffinit.cc:141:execute$32744
.sym 30357 $abc$32840$auto$ice40_ffinit.cc:141:execute$32740
.sym 30358 sd_cmd[44]
.sym 30359 sd_cmd[12]
.sym 30360 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 30361 $abc$32840$auto$ice40_ffinit.cc:141:execute$32728
.sym 30362 sd_cmd[45]
.sym 30363 sd_cmd[13]
.sym 30364 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 30365 $abc$32840$auto$ice40_ffinit.cc:141:execute$32728
.sym 30366 sd_cmd_resp[35]
.sym 30370 sd_cmd[27]
.sym 30371 sd_cmd[19]
.sym 30372 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 30373 $abc$32840$auto$ice40_ffinit.cc:141:execute$32720
.sym 30374 sd_cmd[37]
.sym 30375 sd_cmd[5]
.sym 30376 $abc$32840$auto$ice40_ffinit.cc:141:execute$32744
.sym 30377 $abc$32840$auto$ice40_ffinit.cc:141:execute$32740
.sym 30378 sd_cmd[31]
.sym 30379 sd_cmd[23]
.sym 30380 $abc$32840$auto$ice40_ffinit.cc:141:execute$32720
.sym 30381 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 30382 sd_cmd[27]
.sym 30383 sd_cmd[19]
.sym 30384 $abc$32840$auto$ice40_ffinit.cc:141:execute$32740
.sym 30385 $abc$32840$auto$ice40_ffinit.cc:141:execute$32736
.sym 30386 cb_data_out[6]
.sym 30387 sd_cmd[46]
.sym 30388 $abc$32840$new_n789_
.sym 30389 $abc$32840$procmux$24399_CMP_new_
.sym 30390 cb_data_out[2]
.sym 30391 sd_cmd[42]
.sym 30392 $abc$32840$new_n789_
.sym 30393 $abc$32840$procmux$24399_CMP_new_
.sym 30394 sd_cmd[31]
.sym 30395 sd_cmd[23]
.sym 30396 $abc$32840$auto$ice40_ffinit.cc:141:execute$32736
.sym 30397 $abc$32840$auto$ice40_ffinit.cc:141:execute$32740
.sym 30398 $abc$32840$new_n789_
.sym 30399 cb_data_out[7]
.sym 30400 sd_cmd[47]
.sym 30401 $abc$32840$procmux$24399_CMP_new_
.sym 30402 sd_cmd[30]
.sym 30403 sd_cmd[22]
.sym 30404 $abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.sym 30405 sd_cmd_ptr[4]
.sym 30406 $abc$32840$new_n619_
.sym 30407 $abc$32840$new_n618_
.sym 30408 data_ptr[4]
.sym 30409 $abc$32840$auto$ice40_ffinit.cc:141:execute$32748
.sym 30410 sd_cmd[39]
.sym 30411 sd_cmd[7]
.sym 30412 $abc$32840$auto$ice40_ffinit.cc:141:execute$32744
.sym 30413 $abc$32840$auto$ice40_ffinit.cc:141:execute$32740
.sym 30414 sd_cmd[47]
.sym 30415 sd_cmd[15]
.sym 30416 $abc$32840$auto$ice40_ffinit.cc:141:execute$32736
.sym 30417 $abc$32840$new_n858_
.sym 30418 sd_cmd[33]
.sym 30419 sd_cmd[1]
.sym 30420 $abc$32840$auto$ice40_ffinit.cc:141:execute$32744
.sym 30421 $abc$32840$auto$ice40_ffinit.cc:141:execute$32740
.sym 30422 sd_cmd[43]
.sym 30423 sd_cmd[11]
.sym 30424 $abc$32840$auto$ice40_ffinit.cc:141:execute$32736
.sym 30425 $abc$32840$auto$ice40_ffinit.cc:141:execute$32744
.sym 30426 sd_cmd[30]
.sym 30427 sd_cmd[22]
.sym 30428 $abc$32840$auto$ice40_ffinit.cc:141:execute$32736
.sym 30429 $abc$32840$auto$ice40_ffinit.cc:141:execute$32740
.sym 30430 $abc$32840$procmux$24399_CMP_new_
.sym 30431 sd_cmd[22]
.sym 30434 $abc$32840$new_n629_
.sym 30435 $abc$32840$new_n628_
.sym 30436 data_ptr[4]
.sym 30437 $abc$32840$auto$ice40_ffinit.cc:141:execute$32748
.sym 30438 $abc$32840$auto$ice40_ffinit.cc:141:execute$32740
.sym 30439 $abc$32840$new_n859_
.sym 30440 $abc$32840$new_n857_
.sym 30441 $abc$32840$new_n617_
.sym 30442 sd_cmd[46]
.sym 30443 sd_cmd[14]
.sym 30444 $abc$32840$auto$ice40_ffinit.cc:141:execute$32744
.sym 30446 $abc$32840$techmap$shiftx$microsd.v:311$77.$4\buffer[47:0][14]_new_inv_
.sym 30447 $abc$32840$techmap$shiftx$microsd.v:311$77.$4\buffer[47:0][6]_new_inv_
.sym 30448 $abc$32840$auto$ice40_ffinit.cc:141:execute$32736
.sym 30449 $abc$32840$auto$ice40_ffinit.cc:141:execute$32740
.sym 30450 sd_cmd[35]
.sym 30451 sd_cmd[3]
.sym 30452 $abc$32840$auto$ice40_ffinit.cc:141:execute$32744
.sym 30453 $abc$32840$auto$ice40_ffinit.cc:141:execute$32740
.sym 30454 $abc$32840$new_n613_
.sym 30455 $abc$32840$new_n616_
.sym 30456 data_ptr[4]
.sym 30457 $abc$32840$auto$ice40_ffinit.cc:141:execute$32736
.sym 30458 $abc$32840$techmap$shiftx$microsd.v:311$77.$4\buffer[47:0][10]_new_inv_
.sym 30459 $abc$32840$techmap$shiftx$microsd.v:311$77.$4\buffer[47:0][2]_new_inv_
.sym 30460 $abc$32840$auto$ice40_ffinit.cc:141:execute$32740
.sym 30461 $abc$32840$auto$ice40_ffinit.cc:141:execute$32736
.sym 30462 sd_cmd[26]
.sym 30463 sd_cmd[18]
.sym 30464 $abc$32840$auto$ice40_ffinit.cc:141:execute$32740
.sym 30465 $abc$32840$auto$ice40_ffinit.cc:141:execute$32736
.sym 30466 sd_cmd[44]
.sym 30467 $abc$32840$auto$simplemap.cc:168:logic_reduce$26691_new_inv_
.sym 30468 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$28384[1]_new_
.sym 30469 crc_buffer[3]
.sym 30470 $abc$32840$procmux$24399_CMP_new_
.sym 30471 sd_cmd[10]
.sym 30474 $abc$32840$procmux$24399_CMP_new_
.sym 30475 sd_cmd[18]
.sym 30478 sd_cmd[40]
.sym 30479 sd_cmd[44]
.sym 30480 sd_cmd[45]
.sym 30481 sd_cmd[41]
.sym 30482 $abc$32840$procmux$24399_CMP_new_
.sym 30483 sd_cmd[14]
.sym 30486 $abc$32840$auto$simplemap.cc:168:logic_reduce$26691_new_inv_
.sym 30487 sd_cmd[47]
.sym 30488 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$28384[1]_new_
.sym 30489 crc_buffer[6]
.sym 30494 sd_cmd[42]
.sym 30495 sd_cmd[10]
.sym 30496 $abc$32840$auto$ice40_ffinit.cc:141:execute$32744
.sym 30505 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25321_new_
.sym 30506 $abc$32840$new_n763_
.sym 30507 crc_buffer[5]
.sym 30508 $abc$32840$new_n775_
.sym 30510 sd_cmd[45]
.sym 30511 $abc$32840$auto$simplemap.cc:168:logic_reduce$26691_new_inv_
.sym 30512 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$28384[1]_new_
.sym 30513 crc_buffer[4]
.sym 30514 $abc$32840$new_n763_
.sym 30515 crc_buffer[4]
.sym 30516 $abc$32840$new_n773_
.sym 30518 $abc$32840$new_n763_
.sym 30519 crc_buffer[6]
.sym 30520 $abc$32840$new_n777_
.sym 30522 $abc$32840$auto$simplemap.cc:168:logic_reduce$26691_new_inv_
.sym 30523 sd_cmd[46]
.sym 30524 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$28384[1]_new_
.sym 30525 crc_buffer[5]
.sym 30526 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25321_new_
.sym 30527 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31917[1]_new_inv_
.sym 30534 dat_read
.sym 30545 $abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30467
.sym 30558 $PACKER_VCC_NET
.sym 30754 cb_rd_addr[4]
.sym 30755 cb_rd_addr[3]
.sym 30756 cb_rd_addr[2]
.sym 30763 $PACKER_VCC_NET
.sym 30764 cb_rd_addr[0]
.sym 30766 $abc$32840$new_n535_
.sym 30767 cb_rd_addr[4]
.sym 30770 $abc$32840$procmux$24399_CMP_new_
.sym 30771 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$29279[2]_new_
.sym 30772 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$29111[1]_new_
.sym 30773 $abc$32840$new_n530_
.sym 30778 $abc$32840$new_n789_
.sym 30779 $abc$32840$add$microsd.v:199$60_Y[0]
.sym 30782 cb_rd_addr[1]
.sym 30783 cb_rd_addr[2]
.sym 30784 cb_rd_addr[3]
.sym 30785 cb_rd_addr[0]
.sym 30786 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$26716[0]_new_inv_
.sym 30787 $abc$32840$new_n533_
.sym 30790 cb_rd_addr[4]
.sym 30791 cb_rd_addr[2]
.sym 30792 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$26649[0]_new_inv_
.sym 30793 cb_rd_addr[3]
.sym 30794 $abc$32840$procmux$24470_CMP_new_
.sym 30795 $abc$32840$auto$opt_reduce.cc:132:opt_mux$24799_new_
.sym 30796 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$29107[1]_new_
.sym 30797 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31365[0]_new_
.sym 30798 sd_cmd_resp[27]
.sym 30802 cb_rd_addr[4]
.sym 30803 cb_rd_addr[2]
.sym 30804 cb_rd_addr[3]
.sym 30805 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$26649[0]_new_inv_
.sym 30806 sd_cmd_resp[38]
.sym 30810 cb_rd_addr[0]
.sym 30811 cb_rd_addr[1]
.sym 30814 cb_rd_addr[0]
.sym 30815 $abc$32840$new_n533_
.sym 30816 cb_rd_addr[1]
.sym 30818 sd_cmd_resp[26]
.sym 30819 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31365[0]_new_
.sym 30820 $abc$32840$procmux$24399_CMP_new_
.sym 30821 sd_cmd[27]
.sym 30822 $abc$32840$procmux$24399_CMP_new_
.sym 30823 sd_cmd[12]
.sym 30826 sd_cmd_resp[38]
.sym 30827 $abc$32840$procmux$24470_CMP_new_
.sym 30834 $abc$32840$auto$opt_reduce.cc:132:opt_mux$24799_new_
.sym 30835 sd_rca[3]
.sym 30836 $abc$32840$new_n662_
.sym 30838 sd_cmd[9]
.sym 30839 $abc$32840$procmux$24399_CMP_new_
.sym 30840 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$29111[1]_new_
.sym 30841 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$29107[1]_new_
.sym 30842 sd_cmd_resp[24]
.sym 30843 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31365[0]_new_
.sym 30844 $abc$32840$procmux$24399_CMP_new_
.sym 30845 sd_cmd[25]
.sym 30846 $abc$32840$auto$opt_reduce.cc:132:opt_mux$24799_new_
.sym 30847 sd_rca[1]
.sym 30848 $abc$32840$new_n658_
.sym 30850 $abc$32840$new_n607_
.sym 30851 $abc$32840$new_n608_
.sym 30852 $abc$32840$new_n606_
.sym 30853 data_ptr[4]
.sym 30854 sd_cmd[36]
.sym 30855 sd_cmd[4]
.sym 30856 $abc$32840$auto$ice40_ffinit.cc:141:execute$32744
.sym 30857 $abc$32840$auto$ice40_ffinit.cc:141:execute$32740
.sym 30858 sd_cmd[28]
.sym 30859 sd_cmd[20]
.sym 30860 $abc$32840$auto$ice40_ffinit.cc:141:execute$32740
.sym 30861 data_ptr[4]
.sym 30862 sd_cmd[40]
.sym 30863 sd_cmd[44]
.sym 30864 sd_cmd[45]
.sym 30865 sd_cmd[41]
.sym 30866 $abc$32840$procmux$24399_CMP_new_
.sym 30867 sd_cmd[13]
.sym 30868 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$29111[1]_new_
.sym 30870 data_ptr[4]
.sym 30871 $abc$32840$new_n594_
.sym 30872 $abc$32840$new_n595_
.sym 30873 $abc$32840$new_n593_
.sym 30874 sd_cmd[40]
.sym 30875 sd_cmd[8]
.sym 30876 $abc$32840$auto$ice40_ffinit.cc:141:execute$32740
.sym 30877 $abc$32840$auto$ice40_ffinit.cc:141:execute$32744
.sym 30878 sd_cmd[45]
.sym 30879 sd_cmd[13]
.sym 30880 $abc$32840$auto$ice40_ffinit.cc:141:execute$32740
.sym 30881 $abc$32840$auto$ice40_ffinit.cc:141:execute$32744
.sym 30882 cb_data_out[5]
.sym 30883 sd_cmd[45]
.sym 30884 $abc$32840$new_n789_
.sym 30885 $abc$32840$procmux$24399_CMP_new_
.sym 30886 cb_data_out[1]
.sym 30887 sd_cmd[41]
.sym 30888 $abc$32840$new_n789_
.sym 30889 $abc$32840$procmux$24399_CMP_new_
.sym 30890 $abc$32840$new_n789_
.sym 30891 cb_data_out[0]
.sym 30892 sd_cmd[40]
.sym 30893 $abc$32840$procmux$24399_CMP_new_
.sym 30894 data_ptr[4]
.sym 30895 $abc$32840$new_n598_
.sym 30896 $abc$32840$new_n599_
.sym 30897 $abc$32840$new_n597_
.sym 30898 $abc$32840$new_n789_
.sym 30899 cb_data_out[3]
.sym 30900 sd_cmd[43]
.sym 30901 $abc$32840$procmux$24399_CMP_new_
.sym 30902 sd_cmd[41]
.sym 30903 sd_cmd[9]
.sym 30904 $abc$32840$auto$ice40_ffinit.cc:141:execute$32740
.sym 30905 $abc$32840$auto$ice40_ffinit.cc:141:execute$32744
.sym 30906 $abc$32840$techmap$shiftx$microsd.v:311$77.$10\buffer[47:0][1]_new_
.sym 30907 $abc$32840$techmap$shiftx$microsd.v:311$77.$10\buffer[47:0][5]_new_
.sym 30908 $abc$32840$auto$ice40_ffinit.cc:141:execute$32748
.sym 30909 $abc$32840$auto$ice40_ffinit.cc:141:execute$32736
.sym 30910 sd_cmd[25]
.sym 30911 sd_cmd[17]
.sym 30912 $abc$32840$auto$ice40_ffinit.cc:141:execute$32740
.sym 30913 data_ptr[4]
.sym 30915 data_ptr[3]
.sym 30919 data_ptr[4]
.sym 30920 $PACKER_VCC_NET
.sym 30923 data_ptr[5]
.sym 30924 $PACKER_VCC_NET
.sym 30925 $auto$alumacc.cc:474:replace_alu$24846.C[5]
.sym 30927 data_ptr[6]
.sym 30928 $PACKER_VCC_NET
.sym 30929 $auto$alumacc.cc:474:replace_alu$24846.C[6]
.sym 30930 $abc$32840$sub$microsd.v:312$78_Y[5]
.sym 30931 $abc$32840$new_n514_
.sym 30932 $abc$32840$new_n526_
.sym 30934 $abc$32840$sub$microsd.v:312$78_Y[2]
.sym 30935 $abc$32840$new_n514_
.sym 30936 $abc$32840$new_n522_
.sym 30938 $abc$32840$sub$microsd.v:312$78_Y[3]
.sym 30939 $abc$32840$new_n514_
.sym 30940 $abc$32840$new_n524_
.sym 30942 $abc$32840$new_n591_
.sym 30943 $abc$32840$new_n600_
.sym 30944 $abc$32840$auto$ice40_ffinit.cc:141:execute$32732
.sym 30946 $abc$32840$new_n609_
.sym 30947 $abc$32840$new_n590_
.sym 30948 $abc$32840$new_n630_
.sym 30949 $abc$32840$procmux$24433.B_AND_S[3]_new_
.sym 30950 $abc$32840$auto$ice40_ffinit.cc:141:execute$32732
.sym 30951 $abc$32840$new_n860_
.sym 30952 $abc$32840$new_n620_
.sym 30953 $abc$32840$new_n514_
.sym 30954 $abc$32840$auto$simplemap.cc:168:logic_reduce$26691_new_inv_
.sym 30955 sd_cmd[40]
.sym 30958 $abc$32840$sub$microsd.v:254$62_Y[5]
.sym 30959 $abc$32840$auto$simplemap.cc:168:logic_reduce$26691_new_inv_
.sym 30960 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25321_new_
.sym 30962 data_ptr[4]
.sym 30963 $abc$32840$new_n624_
.sym 30964 $abc$32840$new_n621_
.sym 30965 $abc$32840$new_n627_
.sym 30966 $abc$32840$auto$ice40_ffinit.cc:141:execute$32736
.sym 30967 $abc$32840$auto$simplemap.cc:168:logic_reduce$26691_new_inv_
.sym 30968 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25321_new_
.sym 30970 $abc$32840$auto$ice40_ffinit.cc:141:execute$32740
.sym 30971 $abc$32840$auto$simplemap.cc:168:logic_reduce$26691_new_inv_
.sym 30972 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25321_new_
.sym 30974 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31365[0]_new_
.sym 30975 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582
.sym 30978 $abc$32840$auto$wreduce.cc:455:run$24807[2]_new_
.sym 30979 crc_state[0]
.sym 30980 $abc$32840$auto$simplemap.cc:168:logic_reduce$26688[1]_new_inv_
.sym 30981 crc_state[1]
.sym 30982 $abc$32840$new_n631_
.sym 30983 crc_buffer[7]
.sym 30984 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25362_new_
.sym 30985 crc_buffer[0]
.sym 30986 $abc$32840$auto$wreduce.cc:455:run$24807[2]_new_
.sym 30987 $abc$32840$auto$simplemap.cc:168:logic_reduce$26688[1]_new_inv_
.sym 30988 crc_state[1]
.sym 30990 crc_state[1]
.sym 30991 crc_state[0]
.sym 30992 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$32139
.sym 30994 $abc$32840$auto$simplemap.cc:168:logic_reduce$26691_new_inv_
.sym 30995 sd_cmd[41]
.sym 30996 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$28384[1]_new_
.sym 30997 crc_buffer[0]
.sym 30998 crc_state[0]
.sym 30999 $abc$32840$new_n631_
.sym 31000 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25362_new_
.sym 31002 crc_state[1]
.sym 31003 crc_state[0]
.sym 31004 $abc$32840$auto$simplemap.cc:168:logic_reduce$26688[1]_new_inv_
.sym 31006 crc_state[0]
.sym 31007 $abc$32840$new_n631_
.sym 31008 crc_buffer[7]
.sym 31009 $abc$32840$new_n779_
.sym 31010 $abc$32840$new_n763_
.sym 31011 crc_buffer[2]
.sym 31012 $abc$32840$new_n766_
.sym 31014 $abc$32840$auto$wreduce.cc:455:run$24807[2]_new_
.sym 31015 crc_buffer[7]
.sym 31016 crc_state[0]
.sym 31017 crc_buffer[3]
.sym 31018 crc_buffer[2]
.sym 31019 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$28384[1]_new_
.sym 31020 $abc$32840$new_n877_
.sym 31021 $abc$32840$auto$simplemap.cc:168:logic_reduce$26688[1]_new_inv_
.sym 31022 sd_cmd[42]
.sym 31023 $abc$32840$auto$simplemap.cc:168:logic_reduce$26691_new_inv_
.sym 31024 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$28384[1]_new_
.sym 31025 crc_buffer[1]
.sym 31026 $abc$32840$procmux$24523.B_AND_S[24]_new_
.sym 31027 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$32139
.sym 31030 $abc$32840$new_n763_
.sym 31031 crc_buffer[1]
.sym 31032 $abc$32840$new_n764_
.sym 31034 $abc$32840$auto$simplemap.cc:168:logic_reduce$26688[1]_new_inv_
.sym 31035 $abc$32840$auto$simplemap.cc:250:simplemap_eqne$31917[1]_new_inv_
.sym 31038 sd_cmd[43]
.sym 31039 $abc$32840$new_n876_
.sym 31040 crc_state[0]
.sym 31041 crc_state[1]
.sym 31042 $abc$32840$auto$ice40_ffinit.cc:141:execute$32656
.sym 31050 crc_state[2]
.sym 31051 crc_state[3]
.sym 31054 $PACKER_GND_NET
.sym 31058 crc_state[0]
.sym 31059 crc_state[1]
.sym 31060 $abc$32840$auto$wreduce.cc:455:run$24807[2]_new_
.sym 31061 $abc$32840$auto$simplemap.cc:168:logic_reduce$26688[1]_new_inv_
.sym 31066 crc_state[0]
.sym 31067 crc_state[1]
.sym 31068 crc_state[3]
.sym 31069 crc_state[2]
.sym 31267 cb_rd_addr[0]
.sym 31272 cb_rd_addr[1]
.sym 31276 cb_rd_addr[2]
.sym 31277 $auto$alumacc.cc:474:replace_alu$24840.C[2]
.sym 31280 cb_rd_addr[3]
.sym 31281 $auto$alumacc.cc:474:replace_alu$24840.C[3]
.sym 31284 cb_rd_addr[4]
.sym 31285 $auto$alumacc.cc:474:replace_alu$24840.C[4]
.sym 31286 $abc$32840$new_n789_
.sym 31287 $abc$32840$add$microsd.v:199$60_Y[2]
.sym 31290 $abc$32840$new_n789_
.sym 31291 $abc$32840$add$microsd.v:199$60_Y[3]
.sym 31294 $abc$32840$new_n789_
.sym 31295 $abc$32840$add$microsd.v:199$60_Y[4]
.sym 31298 cb_rd_addr[4]
.sym 31299 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$27181_new_inv_
.sym 31306 cb_rd_addr[4]
.sym 31307 cb_rd_addr[2]
.sym 31308 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$26716[0]_new_inv_
.sym 31309 cb_rd_addr[3]
.sym 31310 cb_rd_addr[1]
.sym 31311 cb_rd_addr[2]
.sym 31312 cb_rd_addr[3]
.sym 31313 cb_rd_addr[0]
.sym 31318 cb_rd_addr[0]
.sym 31319 cb_rd_addr[1]
.sym 31326 $abc$32840$new_n789_
.sym 31327 cb_rd_addr[0]
.sym 31328 cb_rd_addr[1]
.sym 31330 sd_cmd_resp[26]
.sym 31334 sd_cmd_resp[24]
.sym 31374 sd_cmd[44]
.sym 31375 sd_cmd[12]
.sym 31376 $abc$32840$auto$ice40_ffinit.cc:141:execute$32740
.sym 31377 $abc$32840$auto$ice40_ffinit.cc:141:execute$32744
.sym 31386 $abc$32840$new_n603_
.sym 31387 $abc$32840$new_n602_
.sym 31388 data_ptr[4]
.sym 31389 $abc$32840$new_n604_
.sym 31390 cb_data_out[4]
.sym 31391 sd_cmd[44]
.sym 31392 $abc$32840$new_n789_
.sym 31393 $abc$32840$procmux$24399_CMP_new_
.sym 31394 $abc$32840$procmux$24399_CMP_new_
.sym 31395 sd_cmd[15]
.sym 31396 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$29111[1]_new_
.sym 31398 $abc$32840$auto$ice40_ffinit.cc:141:execute$32744
.sym 31410 $abc$32840$auto$ice40_ffinit.cc:141:execute$32740
.sym 31414 $abc$32840$auto$ice40_ffinit.cc:141:execute$32736
.sym 31418 $abc$32840$procmux$24399_CMP_new_
.sym 31419 sd_cmd[17]
.sym 31422 $abc$32840$techmap$shiftx$microsd.v:311$77.$10\buffer[47:0][0]_new_
.sym 31423 $abc$32840$techmap$shiftx$microsd.v:311$77.$10\buffer[47:0][4]_new_
.sym 31424 $abc$32840$auto$ice40_ffinit.cc:141:execute$32736
.sym 31425 $abc$32840$auto$ice40_ffinit.cc:141:execute$32748
.sym 31427 data_ptr[0]
.sym 31431 data_ptr[1]
.sym 31432 $PACKER_VCC_NET
.sym 31435 data_ptr[2]
.sym 31436 $PACKER_VCC_NET
.sym 31437 $auto$alumacc.cc:474:replace_alu$24849.C[2]
.sym 31439 data_ptr[3]
.sym 31440 $PACKER_VCC_NET
.sym 31441 $auto$alumacc.cc:474:replace_alu$24849.C[3]
.sym 31443 data_ptr[4]
.sym 31444 $PACKER_VCC_NET
.sym 31445 $auto$alumacc.cc:474:replace_alu$24849.C[4]
.sym 31447 data_ptr[5]
.sym 31448 $PACKER_VCC_NET
.sym 31449 $auto$alumacc.cc:474:replace_alu$24849.C[5]
.sym 31451 data_ptr[6]
.sym 31452 $PACKER_VCC_NET
.sym 31453 $auto$alumacc.cc:474:replace_alu$24849.C[6]
.sym 31454 $abc$32840$auto$ice40_ffinit.cc:141:execute$32732
.sym 31458 $abc$32840$auto$ice40_ffinit.cc:141:execute$32740
.sym 31459 data_ptr[4]
.sym 31460 $abc$32840$auto$simplemap.cc:168:logic_reduce$26691_new_inv_
.sym 31462 $abc$32840$new_n514_
.sym 31463 $abc$32840$sub$microsd.v:312$78_Y[4]
.sym 31464 $abc$32840$procmux$24514.B_AND_S[18]_new_
.sym 31466 $abc$32840$auto$ice40_ffinit.cc:141:execute$32748
.sym 31470 $abc$32840$auto$simplemap.cc:168:logic_reduce$26691_new_inv_
.sym 31471 $abc$32840$sub$microsd.v:254$62_Y[6]
.sym 31472 $abc$32840$new_n514_
.sym 31473 $abc$32840$sub$microsd.v:312$78_Y[6]
.sym 31474 data_ptr[4]
.sym 31475 $abc$32840$auto$ice40_ffinit.cc:141:execute$32740
.sym 31476 $abc$32840$auto$ice40_ffinit.cc:141:execute$32748
.sym 31477 $abc$32840$auto$ice40_ffinit.cc:141:execute$32732
.sym 31478 $abc$32840$new_n514_
.sym 31479 $abc$32840$auto$ice40_ffinit.cc:141:execute$32732
.sym 31480 $abc$32840$auto$ice40_ffinit.cc:141:execute$32748
.sym 31481 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25321_new_
.sym 31482 data_ptr[6]
.sym 31483 $abc$32840$auto$ice40_ffinit.cc:141:execute$32736
.sym 31484 $abc$32840$auto$ice40_ffinit.cc:141:execute$32744
.sym 31485 $abc$32840$new_n516_
.sym 31486 $abc$32840$auto$ice40_ffinit.cc:141:execute$32732
.sym 31487 $abc$32840$auto$simplemap.cc:168:logic_reduce$26691_new_inv_
.sym 31488 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$28310_new_inv_
.sym 31490 $abc$32840$auto$wreduce.cc:455:run$24807[2]_new_
.sym 31491 $abc$32840$auto$simplemap.cc:309:simplemap_lut$26195_new_
.sym 31495 data_ptr[0]
.sym 31496 $PACKER_VCC_NET
.sym 31497 $PACKER_VCC_NET
.sym 31498 crc_state[0]
.sym 31499 crc_state[1]
.sym 31500 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$32063
.sym 31507 data_ptr[0]
.sym 31509 $PACKER_VCC_NET
.sym 31510 $abc$32840$sub$microsd.v:312$78_Y[0]
.sym 31511 $abc$32840$new_n514_
.sym 31512 $abc$32840$new_n528_
.sym 31514 $abc$32840$sub$microsd.v:254$62_Y[0]
.sym 31515 $abc$32840$auto$simplemap.cc:168:logic_reduce$26691_new_inv_
.sym 31516 $abc$32840$auto$simplemap.cc:309:simplemap_lut$25321_new_
.sym 31518 crc_state[0]
.sym 31519 crc_state[1]
.sym 31520 $abc$32840$auto$simplemap.cc:168:logic_reduce$26688[1]_new_inv_
.sym 31522 $abc$32840$auto$simplemap.cc:168:logic_reduce$26688[1]_new_inv_
.sym 31523 crc_state[0]
.sym 31524 crc_state[1]
.sym 31526 crc_buffer[7]
.sym 31527 $abc$32840$auto$simplemap.cc:168:logic_reduce$26688[1]_new_inv_
.sym 31528 crc_state[1]
.sym 31529 crc_state[0]
.sym 31534 $abc$32840$auto$wreduce.cc:455:run$24807[2]_new_
.sym 31535 $abc$32840$new_n585_
.sym 31538 $abc$32840$auto$simplemap.cc:127:simplemap_reduce$28384[1]_new_
.sym 31539 $abc$32840$new_n583_
.sym 31546 $abc$32840$auto$wreduce.cc:455:run$24807[2]_new_
.sym 31547 crc_buffer[7]
.sym 31548 $abc$32840$auto$simplemap.cc:309:simplemap_lut$26195_new_
.sym 31549 $abc$32840$auto$simplemap.cc:168:logic_reduce$26691_new_inv_
.sym 31565 $abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$32063
