NF7 MDIO Core
=============

A generic MDIO interface for communicating with PHYs on the bus.

## Features ##

* Supports a variable number of PHY reset signals.

* Follows the same register format of the Xilinx AXI Ethernetlite core MDIO
  interface (Registers 0x07e4 - 0x07f0 from DS787).


