Date: Fri, 13 May 2005 16:49:16 -0700
From: "H. Peter Anvin" <>
Subject: Re: [RFC] Cachemap for 2.6.12rc4-mm1.  Was Re: [PATCH] enhance x86 MTRR handling
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-Lkml-Link: https://lkml.org/lkml/2005/5/13/311

Dave Jones wrote:
> On Fri, May 13, 2005 at 04:36:10PM -0700, H. Peter Anvin wrote:
> 
>  > The Efficeon (TM8xxx) series does have PAT.
> 
> 1:1 with the Intel implementation I assume based on your earlier comments?
More or less.  They don't implement WT and WP (defaulting to WB with 
full cache coherency and something else).
	-hpa
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at  
http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  
http://www.tux.org/lkml/