Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\kriss\Desktop\NTNU\InnvevdDesignprosjekt\tfe4208\DE2_115_SOPC.qsys --block-symbol-file --output-directory=C:\Users\kriss\Desktop\NTNU\InnvevdDesignprosjekt\tfe4208\DE2_115_SOPC --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading tfe4208/DE2_115_SOPC.qsys
Progress: Reading input file
Progress: Adding clk_50 [clock_source 18.1]
Progress: Parameterizing module clk_50
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding onchip_memory2 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2
Progress: Adding pwm_0 [pwm 1.0]
Warning: pwm_0: Component type pwm is not in the library
Progress: Parameterizing module pwm_0
Progress: Adding pwm_1 [pwm 1.0]
Warning: pwm_1: Component type pwm is not in the library
Progress: Parameterizing module pwm_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: DE2_115_SOPC.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Error: DE2_115_SOPC.pwm_0: Component pwm 1.0 not found or could not be instantiated
Error: DE2_115_SOPC.pwm_1: Component pwm 1.0 not found or could not be instantiated
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\kriss\Desktop\NTNU\InnvevdDesignprosjekt\tfe4208\DE2_115_SOPC.qsys --synthesis=VERILOG --output-directory=C:\Users\kriss\Desktop\NTNU\InnvevdDesignprosjekt\tfe4208\DE2_115_SOPC\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading tfe4208/DE2_115_SOPC.qsys
Progress: Reading input file
Progress: Adding clk_50 [clock_source 18.1]
Progress: Parameterizing module clk_50
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding onchip_memory2 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2
Progress: Adding pwm_0 [pwm 1.0]
Warning: pwm_0: Component type pwm is not in the library
Progress: Parameterizing module pwm_0
Progress: Adding pwm_1 [pwm 1.0]
Warning: pwm_1: Component type pwm is not in the library
Progress: Parameterizing module pwm_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: DE2_115_SOPC.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Error: DE2_115_SOPC.pwm_0: Component pwm 1.0 not found or could not be instantiated
Error: DE2_115_SOPC.pwm_1: Component pwm 1.0 not found or could not be instantiated
Info: DE2_115_SOPC: Generating DE2_115_SOPC "DE2_115_SOPC" for QUARTUS_SYNTH
Error: null
