--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml MB_top.twx MB_top.ncd -o MB_top.twr MB_top.pcf -ucf
Microblaze_System_top.ucf

Design file:              MB_top.ncd
Physical constraint file: MB_top.pcf
Device,package,speed:     xc6slx25t,fgg484,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: PATH "TS_TIG_microblaze_0_Reset_path" TIG;

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X26Y39.AX), 3 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.166ns (data path - clock path skew + uncertainty)
  Source:               uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset (FF)
  Destination:          uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      5.024ns (Levels of Logic = 1)
  Clock Path Skew:      -0.047ns (0.347 - 0.394)
  Source Clock:         uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Destination Clock:    uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset to uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y24.CMUX    Tshcko                0.488   uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/Core
                                                       uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset
    SLICE_X18Y38.A5      net (fanout=87)       3.254   uBlaze_SPI/MB_SPI_i/proc_sys_reset_0_MB_Reset
    SLICE_X18Y38.AMUX    Tilo                  0.261   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.ex_reverse_mem_access
                                                       uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
    SLICE_X26Y39.AX      net (fanout=1)        0.935   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o
    SLICE_X26Y39.CLK     Tdick                 0.086   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
                                                       uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      5.024ns (0.835ns logic, 4.189ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.403ns (data path - clock path skew + uncertainty)
  Source:               uBlaze_SPI/MB_SPI_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i (FF)
  Destination:          uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      3.368ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         uBlaze_SPI/MB_SPI_i/microblaze_0_debug_Dbg_Update rising
  Destination Clock:    uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uBlaze_SPI/MB_SPI_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i to uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y47.AQ      Tcko                  0.447   uBlaze_SPI/MB_SPI_i/microblaze_0_debug_Debug_Rst
                                                       uBlaze_SPI/MB_SPI_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i
    SLICE_X18Y38.A3      net (fanout=1)        1.639   uBlaze_SPI/MB_SPI_i/microblaze_0_debug_Debug_Rst
    SLICE_X18Y38.AMUX    Tilo                  0.261   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.ex_reverse_mem_access
                                                       uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
    SLICE_X26Y39.AX      net (fanout=1)        0.935   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o
    SLICE_X26Y39.CLK     Tdick                 0.086   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
                                                       uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      3.368ns (0.794ns logic, 2.574ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.936ns (data path - clock path skew + uncertainty)
  Source:               uBlaze_SPI/MB_SPI_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (FF)
  Destination:          uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      2.839ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.255 - 0.257)
  Source Clock:         uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Destination Clock:    uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uBlaze_SPI/MB_SPI_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I to uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y39.AQ      Tcko                  0.408   uBlaze_SPI/MB_SPI_i/microblaze_0_dlmb_LMB_Rst
                                                       uBlaze_SPI/MB_SPI_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    SLICE_X18Y38.A2      net (fanout=2)        1.149   uBlaze_SPI/MB_SPI_i/microblaze_0_dlmb_LMB_Rst
    SLICE_X18Y38.AMUX    Tilo                  0.261   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.ex_reverse_mem_access
                                                       uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
    SLICE_X26Y39.AX      net (fanout=1)        0.935   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o
    SLICE_X26Y39.CLK     Tdick                 0.086   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
                                                       uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      2.839ns (0.755ns logic, 2.084ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TIG_microblaze_0_Reset_path" TIG;
--------------------------------------------------------------------------------

Paths for end point uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X26Y39.AX), 3 paths
--------------------------------------------------------------------------------
Delay (hold path):      1.587ns (datapath - clock path skew - uncertainty)
  Source:               uBlaze_SPI/MB_SPI_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (FF)
  Destination:          uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      1.603ns (Levels of Logic = 1)
  Clock Path Skew:      0.016ns (0.089 - 0.073)
  Source Clock:         uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Destination Clock:    uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uBlaze_SPI/MB_SPI_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I to uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y39.AQ      Tcko                  0.200   uBlaze_SPI/MB_SPI_i/microblaze_0_dlmb_LMB_Rst
                                                       uBlaze_SPI/MB_SPI_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    SLICE_X18Y38.A2      net (fanout=2)        0.661   uBlaze_SPI/MB_SPI_i/microblaze_0_dlmb_LMB_Rst
    SLICE_X18Y38.AMUX    Tilo                  0.191   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.ex_reverse_mem_access
                                                       uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
    SLICE_X26Y39.AX      net (fanout=1)        0.510   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o
    SLICE_X26Y39.CLK     Tckdi       (-Th)    -0.041   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
                                                       uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      1.603ns (0.432ns logic, 1.171ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Delay (hold path):      1.984ns (datapath - clock path skew - uncertainty)
  Source:               uBlaze_SPI/MB_SPI_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i (FF)
  Destination:          uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      1.984ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         uBlaze_SPI/MB_SPI_i/microblaze_0_debug_Dbg_Update rising
  Destination Clock:    uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uBlaze_SPI/MB_SPI_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i to uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y47.AQ      Tcko                  0.234   uBlaze_SPI/MB_SPI_i/microblaze_0_debug_Debug_Rst
                                                       uBlaze_SPI/MB_SPI_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i
    SLICE_X18Y38.A3      net (fanout=1)        1.008   uBlaze_SPI/MB_SPI_i/microblaze_0_debug_Debug_Rst
    SLICE_X18Y38.AMUX    Tilo                  0.191   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.ex_reverse_mem_access
                                                       uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
    SLICE_X26Y39.AX      net (fanout=1)        0.510   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o
    SLICE_X26Y39.CLK     Tckdi       (-Th)    -0.041   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
                                                       uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      1.984ns (0.466ns logic, 1.518ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Delay (hold path):      3.007ns (datapath - clock path skew - uncertainty)
  Source:               uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset (FF)
  Destination:          uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      2.985ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.130 - 0.152)
  Source Clock:         uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Destination Clock:    uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset to uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y24.CMUX    Tshcko                0.266   uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/Core
                                                       uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset
    SLICE_X18Y38.A5      net (fanout=87)       1.977   uBlaze_SPI/MB_SPI_i/proc_sys_reset_0_MB_Reset
    SLICE_X18Y38.AMUX    Tilo                  0.191   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.ex_reverse_mem_access
                                                       uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
    SLICE_X26Y39.AX      net (fanout=1)        0.510   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o
    SLICE_X26Y39.CLK     Tckdi       (-Th)    -0.041   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
                                                       uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      2.985ns (0.498ns logic, 2.487ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi4lite_0_reset_resync_path" TIG;

 24 paths analyzed, 24 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (SLICE_X42Y40.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.793ns (data path)
  Source:               USER_CLOCK (PAD)
  Destination:          uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Data Path Delay:      4.793ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: USER_CLOCK to uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB13.I               Tiopi                 1.310   USER_CLOCK
                                                       USER_CLOCK
                                                       USER_CLOCK_IBUFG
                                                       ProtoComp477.IMUX.8
    BUFIO2_X1Y7.I        net (fanout=9)        0.460   USER_CLOCK_IBUFG
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_2
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_2
    PLL_ADV_X0Y0.CLKIN2  net (fanout=1)        0.488   uBlaze_SPI/MB_SPI_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK           0.690   uBlaze_SPI/MB_SPI_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       uBlaze_SPI/MB_SPI_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.422   uBlaze_SPI/MB_SPI_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   uBlaze_SPI/MB_SPI_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST
                                                       uBlaze_SPI/MB_SPI_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST
    SLICE_X42Y40.CLK     net (fanout=743)      1.103   uBlaze_SPI/MB_SPI_i/clk_100_0000MHz
    -------------------------------------------------  ---------------------------
    Total                                      4.793ns (2.320ns logic, 2.473ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------

Paths for end point uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X42Y40.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.793ns (data path)
  Source:               USER_CLOCK (PAD)
  Destination:          uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      4.793ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: USER_CLOCK to uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB13.I               Tiopi                 1.310   USER_CLOCK
                                                       USER_CLOCK
                                                       USER_CLOCK_IBUFG
                                                       ProtoComp477.IMUX.8
    BUFIO2_X1Y7.I        net (fanout=9)        0.460   USER_CLOCK_IBUFG
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_2
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_2
    PLL_ADV_X0Y0.CLKIN2  net (fanout=1)        0.488   uBlaze_SPI/MB_SPI_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK           0.690   uBlaze_SPI/MB_SPI_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       uBlaze_SPI/MB_SPI_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.422   uBlaze_SPI/MB_SPI_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   uBlaze_SPI/MB_SPI_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST
                                                       uBlaze_SPI/MB_SPI_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST
    SLICE_X42Y40.CLK     net (fanout=743)      1.103   uBlaze_SPI/MB_SPI_i/clk_100_0000MHz
    -------------------------------------------------  ---------------------------
    Total                                      4.793ns (2.320ns logic, 2.473ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------

Paths for end point uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X42Y40.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.793ns (data path)
  Source:               USER_CLOCK (PAD)
  Destination:          uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      4.793ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: USER_CLOCK to uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB13.I               Tiopi                 1.310   USER_CLOCK
                                                       USER_CLOCK
                                                       USER_CLOCK_IBUFG
                                                       ProtoComp477.IMUX.8
    BUFIO2_X1Y7.I        net (fanout=9)        0.460   USER_CLOCK_IBUFG
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_2
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_2
    PLL_ADV_X0Y0.CLKIN2  net (fanout=1)        0.488   uBlaze_SPI/MB_SPI_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK           0.690   uBlaze_SPI/MB_SPI_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       uBlaze_SPI/MB_SPI_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.422   uBlaze_SPI/MB_SPI_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   uBlaze_SPI/MB_SPI_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST
                                                       uBlaze_SPI/MB_SPI_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST
    SLICE_X42Y40.CLK     net (fanout=743)      1.103   uBlaze_SPI/MB_SPI_i/clk_100_0000MHz
    -------------------------------------------------  ---------------------------
    Total                                      4.793ns (2.320ns logic, 2.473ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_axi4lite_0_reset_resync_path" TIG;
--------------------------------------------------------------------------------

Paths for end point uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X42Y40.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.618ns (datapath - clock path skew - uncertainty)
  Source:               uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      0.618ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Destination Clock:    uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y40.BQ      Tcko                  0.234   uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X42Y40.CX      net (fanout=1)        0.343   uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<1>
    SLICE_X42Y40.CLK     Tckdi       (-Th)    -0.041   uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      0.618ns (0.275ns logic, 0.343ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------

Paths for end point uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X39Y34.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.687ns (datapath - clock path skew - uncertainty)
  Source:               uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      0.687ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Destination Clock:    uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y34.AQ      Tcko                  0.198   uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X39Y34.BX      net (fanout=1)        0.430   uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<0>
    SLICE_X39Y34.CLK     Tckdi       (-Th)    -0.059   uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      0.687ns (0.257ns logic, 0.430ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Paths for end point uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X39Y34.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.700ns (datapath - clock path skew - uncertainty)
  Source:               uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      0.700ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Destination Clock:    uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y34.BQ      Tcko                  0.198   uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X39Y34.CX      net (fanout=1)        0.443   uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<1>
    SLICE_X39Y34.CLK     Tckdi       (-Th)    -0.059   uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      0.700ns (0.257ns logic, 0.443ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point uBlaze_SPI/MB_SPI_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (SLICE_X28Y39.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.782ns (data path - clock path skew + uncertainty)
  Source:               uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          uBlaze_SPI/MB_SPI_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (FF)
  Data Path Delay:      1.667ns (Levels of Logic = 0)
  Clock Path Skew:      -0.020ns (0.142 - 0.162)
  Source Clock:         uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Destination Clock:    uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to uBlaze_SPI/MB_SPI_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y34.AQ      Tcko                  0.408   uBlaze_SPI/MB_SPI_i/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X28Y39.SR      net (fanout=2)        0.841   uBlaze_SPI/MB_SPI_i/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X28Y39.CLK     Tsrck                 0.418   uBlaze_SPI/MB_SPI_i/microblaze_0_dlmb_LMB_Rst
                                                       uBlaze_SPI/MB_SPI_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      1.667ns (0.826ns logic, 0.841ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_path" TIG;
--------------------------------------------------------------------------------

Paths for end point uBlaze_SPI/MB_SPI_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (SLICE_X28Y39.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.725ns (datapath - clock path skew - uncertainty)
  Source:               uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          uBlaze_SPI/MB_SPI_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (FF)
  Data Path Delay:      0.716ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.031 - 0.040)
  Source Clock:         uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Destination Clock:    uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to uBlaze_SPI/MB_SPI_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y34.AQ      Tcko                  0.200   uBlaze_SPI/MB_SPI_i/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X28Y39.SR      net (fanout=2)        0.486   uBlaze_SPI/MB_SPI_i/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X28Y39.CLK     Tcksr       (-Th)    -0.030   uBlaze_SPI/MB_SPI_i/microblaze_0_dlmb_LMB_Rst
                                                       uBlaze_SPI/MB_SPI_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      0.716ns (0.230ns logic, 0.486ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point uBlaze_SPI/MB_SPI_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (SLICE_X29Y39.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.743ns (data path - clock path skew + uncertainty)
  Source:               uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          uBlaze_SPI/MB_SPI_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (FF)
  Data Path Delay:      1.628ns (Levels of Logic = 0)
  Clock Path Skew:      -0.020ns (0.142 - 0.162)
  Source Clock:         uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Destination Clock:    uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to uBlaze_SPI/MB_SPI_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y34.AQ      Tcko                  0.408   uBlaze_SPI/MB_SPI_i/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X29Y39.SR      net (fanout=2)        0.841   uBlaze_SPI/MB_SPI_i/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X29Y39.CLK     Tsrck                 0.379   uBlaze_SPI/MB_SPI_i/microblaze_0_ilmb_LMB_Rst
                                                       uBlaze_SPI/MB_SPI_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      1.628ns (0.787ns logic, 0.841ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_path" TIG;
--------------------------------------------------------------------------------

Paths for end point uBlaze_SPI/MB_SPI_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (SLICE_X29Y39.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.734ns (datapath - clock path skew - uncertainty)
  Source:               uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          uBlaze_SPI/MB_SPI_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (FF)
  Data Path Delay:      0.725ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.031 - 0.040)
  Source Clock:         uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Destination Clock:    uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to uBlaze_SPI/MB_SPI_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y34.AQ      Tcko                  0.200   uBlaze_SPI/MB_SPI_i/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X29Y39.SR      net (fanout=2)        0.486   uBlaze_SPI/MB_SPI_i/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X29Y39.CLK     Tcksr       (-Th)    -0.039   uBlaze_SPI/MB_SPI_i/microblaze_0_ilmb_LMB_Rst
                                                       uBlaze_SPI/MB_SPI_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      0.725ns (0.239ns logic, 0.486ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock USER_CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
USER_CLOCK     |    5.166|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 29 paths, 0 nets, and 28 connections

Design statistics:
No global statistics to report.

Analysis completed Mon Aug 21 12:49:18 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 276 MB



