# Benchmark "control_merge" written by ABC on Sun Jul 13 14:41:00 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins[16] \
 ins[17] ins[18] ins[19] ins_valid[0] ins_valid[1] ins_valid[2] \
 ins_valid[3] ins_valid[4] outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] ins_ready[3] ins_ready[4] \
 outs[0] outs[1] outs[2] outs[3] outs_valid index[0] index[1] index_valid

.latch        n86 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch        n91 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch        n96 control.tehb.dataReg[0]  0
.latch       n101 control.tehb.dataReg[1]  0
.latch       n106 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n59
01 1
.names control.tehb.control.fullReg new_n59 ins_ready[1]
01 1
.names ins_valid[0] new_n59 new_n61
00 1
.names ins_valid[2] new_n61 new_n62
11 1
.names control.tehb.control.fullReg new_n62 ins_ready[2]
01 1
.names ins_valid[3] new_n61 new_n64
11 1
.names new_n62 new_n64 new_n65
01 1
.names control.tehb.control.fullReg new_n65 ins_ready[3]
01 1
.names new_n62 new_n65 new_n67
00 1
.names new_n61 new_n67 new_n68
11 1
.names ins_valid[4] new_n68 new_n69
11 1
.names control.tehb.control.fullReg new_n69 ins_ready[4]
01 1
.names control.tehb.dataReg[0] control.tehb.control.fullReg new_n71
11 1
.names new_n59 new_n65 new_n72
00 1
.names new_n69 new_n72 new_n73
00 1
.names control.tehb.control.fullReg new_n73 new_n74
01 1
.names new_n71 new_n74 index[0]
00 0
.names ins[0] index[0] new_n76
10 1
.names ins[4] index[0] new_n77
11 1
.names new_n76 new_n77 new_n78
00 1
.names control.tehb.dataReg[1] control.tehb.control.fullReg new_n79
11 1
.names control.tehb.control.fullReg new_n67 new_n80
00 1
.names new_n79 new_n80 index[1]
00 0
.names new_n78 index[1] new_n82
00 1
.names ins[8] index[0] new_n83
10 1
.names ins[12] index[0] new_n84
11 1
.names new_n83 new_n84 new_n85
00 1
.names index[1] new_n85 new_n86_1
10 1
.names new_n82 new_n86_1 outs[0]
00 0
.names ins[1] index[0] new_n88
10 1
.names ins[5] index[0] new_n89
11 1
.names new_n88 new_n89 new_n90
00 1
.names index[1] new_n90 new_n91_1
00 1
.names ins[9] index[0] new_n92
10 1
.names ins[13] index[0] new_n93
11 1
.names new_n92 new_n93 new_n94
00 1
.names index[1] new_n94 new_n95
10 1
.names new_n91_1 new_n95 outs[1]
00 0
.names ins[2] index[0] new_n97
10 1
.names ins[6] index[0] new_n98
11 1
.names new_n97 new_n98 new_n99
00 1
.names index[1] new_n99 new_n100
00 1
.names ins[10] index[0] new_n101_1
10 1
.names ins[14] index[0] new_n102
11 1
.names new_n101_1 new_n102 new_n103
00 1
.names index[1] new_n103 new_n104
10 1
.names new_n100 new_n104 outs[2]
00 0
.names ins[3] index[0] new_n106_1
10 1
.names ins[7] index[0] new_n107
11 1
.names new_n106_1 new_n107 new_n108
00 1
.names index[1] new_n108 new_n109
00 1
.names ins[11] index[0] new_n110
10 1
.names ins[15] index[0] new_n111
11 1
.names new_n110 new_n111 new_n112
00 1
.names index[1] new_n112 new_n113
10 1
.names new_n109 new_n113 outs[3]
00 0
.names new_n68 new_n69 new_n115
10 1
.names control.tehb.control.fullReg new_n115 new_n116
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n116 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n116 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n119
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n120
01 1
.names new_n119 new_n120 new_n121
00 1
.names rst new_n121 new_n122
00 1
.names new_n116 new_n122 n106
01 1
.names new_n119 n106 n86
01 0
.names new_n120 n106 n91
01 0
.names control.tehb.control.fullReg new_n121 new_n126
00 1
.names new_n115 new_n126 new_n127
01 1
.names control.tehb.dataReg[0] new_n127 new_n128
10 1
.names new_n73 new_n127 new_n129
11 1
.names new_n128 new_n129 new_n130
00 1
.names rst new_n130 n96
00 1
.names control.tehb.dataReg[1] new_n127 new_n132
10 1
.names new_n67 new_n127 new_n133
01 1
.names new_n132 new_n133 new_n134
00 1
.names rst new_n134 n101
00 1
.end
