/*
    Copyright Â© 2019 Michal Schulz <michal.schulz@gmx.de>
    https://github.com/michalsc

    This Source Code Form is subject to the terms of the
    Mozilla Public License, v. 2.0. If a copy of the MPL was not distributed
    with this file, You can obtain one at http://mozilla.org/MPL/2.0/.
*/

#include "support.h"
#include "M68k.h"
#include "RegisterAllocator.h"
#include "ArchCompat.h"

uint32_t *EMIT_MUL_DIV(uint32_t *ptr, uint16_t opcode, uint16_t **m68k_ptr);
static uint32_t *EMIT_MUL_DIV_(uint32_t *ptr, uint16_t opcode, uint16_t **m68k_ptr)
{
    return EMIT_MUL_DIV(ptr, opcode, m68k_ptr);
}

uint32_t *EMIT_DIVU_reg(uint32_t *ptr, uint16_t opcode, uint16_t **m68k_ptr) __attribute__((alias("EMIT_MUL_DIV_")));
uint32_t *EMIT_DIVU_mem(uint32_t *ptr, uint16_t opcode, uint16_t **m68k_ptr) __attribute__((alias("EMIT_MUL_DIV_")));
uint32_t *EMIT_DIVU_ext(uint32_t *ptr, uint16_t opcode, uint16_t **m68k_ptr) __attribute__((alias("EMIT_MUL_DIV_")));
uint32_t *EMIT_DIVS_reg(uint32_t *ptr, uint16_t opcode, uint16_t **m68k_ptr) __attribute__((alias("EMIT_MUL_DIV_")));
uint32_t *EMIT_DIVS_mem(uint32_t *ptr, uint16_t opcode, uint16_t **m68k_ptr) __attribute__((alias("EMIT_MUL_DIV_")));
uint32_t *EMIT_DIVS_ext(uint32_t *ptr, uint16_t opcode, uint16_t **m68k_ptr) __attribute__((alias("EMIT_MUL_DIV_")));

uint32_t *EMIT_PACK_mem(uint32_t *ptr, uint16_t opcode, uint16_t **m68k_ptr) __attribute__((alias("EMIT_PACK_reg")));
uint32_t *EMIT_PACK_reg(uint32_t *ptr, uint16_t opcode, uint16_t **m68k_ptr)
{
#ifdef __aarch64__
    uint16_t addend = BE16((*m68k_ptr)[0]);
    uint8_t tmp = -1;

    if (opcode & 8)
    {
        uint8_t an_src = RA_MapM68kRegister(&ptr, 8 + (opcode & 7));
        tmp = RA_AllocARMRegister(&ptr);
        
        *ptr++ = ldrsh_offset_preindex(an_src, tmp, -2);

        RA_SetDirtyM68kRegister(&ptr, 8 + (opcode & 7));
    }
    else
    {
        tmp = RA_CopyFromM68kRegister(&ptr, opcode & 7);
    }

    if (addend & 0xfff) {
        *ptr++ = add_immed(tmp, tmp, addend & 0xfff);
    }
    if (addend & 0xf000) {
        *ptr++ = add_immed_lsl12(tmp, tmp, addend >> 12);
    }

    *ptr++ = bfi(tmp, tmp, 4, 4);

    if (opcode & 8)
    {
        uint8_t dst = RA_MapM68kRegister(&ptr, 8 + ((opcode >> 9) & 7));
        RA_SetDirtyM68kRegister(&ptr, 8 + ((opcode >> 9) & 7));

        *ptr++ = lsr(tmp, tmp, 4);
        if (((opcode >> 9) & 7) == 7) {
            *ptr++ = strb_offset_preindex(dst, tmp, -2);
        }
        else {
            *ptr++ = strb_offset_preindex(dst, tmp, -1);
        }
    }
    else
    {
        uint8_t dst = RA_MapM68kRegister(&ptr, (opcode >> 9) & 7);
        RA_SetDirtyM68kRegister(&ptr, (opcode >> 9) & 7);
        *ptr++ = bfxil(dst, tmp, 4, 8);
    }

    (*m68k_ptr)++;
    ptr = EMIT_AdvancePC(ptr, 4);

    RA_FreeARMRegister(&ptr, tmp);
#else
    ptr = EMIT_InjectDebugString(ptr, "[JIT] PACK at %08x not implemented\n", *m68k_ptr - 1);
    ptr = EMIT_InjectPrintContext(ptr);
    *ptr++ = udf(opcode);
#endif

    return ptr;
}

uint32_t *EMIT_UNPK_mem(uint32_t *ptr, uint16_t opcode, uint16_t **m68k_ptr) __attribute__((alias("EMIT_UNPK_reg")));
uint32_t *EMIT_UNPK_reg(uint32_t *ptr, uint16_t opcode, uint16_t **m68k_ptr)
{
#ifdef __aarch64__
    uint16_t addend = BE16((*m68k_ptr)[0]);
    uint8_t tmp = -1;

    if (opcode & 8)
    {
        uint8_t an_src = RA_MapM68kRegister(&ptr, 8 + (opcode & 7));
        tmp = RA_AllocARMRegister(&ptr);

        if ((opcode & 7) == 7) {
            *ptr++ = ldrb_offset_preindex(an_src, tmp, -2);
        }
        else {
            *ptr++ = ldrb_offset_preindex(an_src, tmp, -1);
        }

        RA_SetDirtyM68kRegister(&ptr, 8 + (opcode & 7));
    }
    else
    {
        uint8_t src_reg = RA_MapM68kRegister(&ptr, opcode & 7);
        tmp = RA_AllocARMRegister(&ptr);
        *ptr++ = and_immed(tmp, src_reg, 8, 0);
    }

    *ptr++ = orr_reg(tmp, tmp, tmp, LSL, 4);
    *ptr++ = and_immed(tmp, tmp, 28, 24);

    if (addend & 0xfff) {
        *ptr++ = add_immed(tmp, tmp, addend & 0xfff);
    }
    if (addend & 0xf000) {
        *ptr++ = add_immed_lsl12(tmp, tmp, addend >> 12);
    }

    if (opcode & 8)
    {
        uint8_t dst = RA_MapM68kRegister(&ptr, 8 + ((opcode >> 9) & 7));
        RA_SetDirtyM68kRegister(&ptr, 8 + ((opcode >> 9) & 7));
        *ptr++ = strh_offset_preindex(dst, tmp, -2);
    }
    else
    {
        uint8_t dst = RA_MapM68kRegister(&ptr, (opcode >> 9) & 7);
        RA_SetDirtyM68kRegister(&ptr, (opcode >> 9) & 7);
        *ptr++ = bfi(dst, tmp, 0, 16);
    }

    (*m68k_ptr)++;
    ptr = EMIT_AdvancePC(ptr, 4);

    RA_FreeARMRegister(&ptr, tmp);
#else
    ptr = EMIT_InjectDebugString(ptr, "[JIT] UNPK at %08x not implemented\n", *m68k_ptr - 1);
    ptr = EMIT_InjectPrintContext(ptr);
    *ptr++ = udf(opcode);
#endif
    return ptr;
}

uint32_t *EMIT_OR_ext(uint32_t *ptr, uint16_t opcode, uint16_t **m68k_ptr) __attribute__((alias("EMIT_OR_reg")));
uint32_t *EMIT_OR_mem(uint32_t *ptr, uint16_t opcode, uint16_t **m68k_ptr) __attribute__((alias("EMIT_OR_reg")));
uint32_t *EMIT_OR_reg(uint32_t *ptr, uint16_t opcode, uint16_t **m68k_ptr)
{
    uint8_t update_mask = M68K_GetSRMask(*m68k_ptr - 1);
    uint8_t size = 1 << ((opcode >> 6) & 3);
    uint8_t direction = (opcode >> 8) & 1; // 0: Ea+Dn->Dn, 1: Ea+Dn->Ea
    uint8_t ext_words = 0;
    uint8_t test_register = 0xff;

    if (direction == 0)
    {
        uint8_t dest = RA_MapM68kRegister(&ptr, (opcode >> 9) & 7);
        uint8_t src = 0xff;

        test_register = dest;

        RA_SetDirtyM68kRegister(&ptr, (opcode >> 9) & 7);
        if (size == 4)
            ptr = EMIT_LoadFromEffectiveAddress(ptr, size, &src, opcode & 0x3f, *m68k_ptr, &ext_words, 1, NULL);
        else
            ptr = EMIT_LoadFromEffectiveAddress(ptr, size, &src, opcode & 0x3f, *m68k_ptr, &ext_words, 0, NULL);

        switch (size)
        {
        case 4:
#ifdef __aarch64__
            *ptr++ = orr_reg(dest, dest, src, LSL, 0);
#else
            *ptr++ = orrs_reg(dest, dest, src, 0);
#endif
            break;
        case 2:
#ifdef __aarch64__
            *ptr++ = orr_reg(src, src, dest, LSL, 0);
#else
            *ptr++ = lsl_immed(src, src, 16);
            *ptr++ = orrs_reg(src, src, dest, 16);
            *ptr++ = lsr_immed(src, src, 16);
#endif
            *ptr++ = bfi(dest, src, 0, 16);
            break;
        case 1:
#ifdef __aarch64__
            *ptr++ = orr_reg(src, src, dest, LSL, 0);
#else
            *ptr++ = lsl_immed(src, src, 24);
            *ptr++ = orrs_reg(src, src, dest, 24);
            *ptr++ = lsr_immed(src, src, 24);
#endif
            *ptr++ = bfi(dest, src, 0, 8);
            break;
        }

        RA_FreeARMRegister(&ptr, src);
    }
    else
    {
        uint8_t dest = 0xff;
        uint8_t src = RA_MapM68kRegister(&ptr, (opcode >> 9) & 7);
        uint8_t tmp = RA_AllocARMRegister(&ptr);
        uint8_t mode = (opcode & 0x0038) >> 3;

        test_register = tmp;

        if (mode == 4 || mode == 3)
            ptr = EMIT_LoadFromEffectiveAddress(ptr, 0, &dest, opcode & 0x3f, *m68k_ptr, &ext_words, 0, NULL);
        else
            ptr = EMIT_LoadFromEffectiveAddress(ptr, 0, &dest, opcode & 0x3f, *m68k_ptr, &ext_words, 1, NULL);

        /* Fetch data into temporary register, perform add, store it back */
        switch (size)
        {
        case 4:
            if (mode == 4)
            {
                *ptr++ = ldr_offset_preindex(dest, tmp, -4);
                RA_SetDirtyM68kRegister(&ptr, 8 + (opcode & 7));
            }
            else
                *ptr++ = ldr_offset(dest, tmp, 0);

            /* Perform calcualtion */
#ifdef __aarch64__
            *ptr++ = orr_reg(tmp, tmp, src, LSL, 0);
#else
            *ptr++ = orrs_reg(tmp, tmp, src, 0);
#endif
            /* Store back */
            if (mode == 3)
            {
                *ptr++ = str_offset_postindex(dest, tmp, 4);
                RA_SetDirtyM68kRegister(&ptr, 8 + (opcode & 7));
            }
            else
                *ptr++ = str_offset(dest, tmp, 0);
            break;
        case 2:
            if (mode == 4)
            {
                *ptr++ = ldrh_offset_preindex(dest, tmp, -2);
                RA_SetDirtyM68kRegister(&ptr, 8 + (opcode & 7));
            }
            else
                *ptr++ = ldrh_offset(dest, tmp, 0);
            /* Perform calcualtion */
#ifdef __aarch64__
            *ptr++ = orr_reg(tmp, tmp, src, LSL, 0);
#else
            *ptr++ = lsl_immed(tmp, tmp, 16);
            *ptr++ = orrs_reg(tmp, tmp, src, 16);
            *ptr++ = lsr_immed(tmp, tmp, 16);
#endif
            /* Store back */
            if (mode == 3)
            {
                *ptr++ = strh_offset_postindex(dest, tmp, 2);
                RA_SetDirtyM68kRegister(&ptr, 8 + (opcode & 7));
            }
            else
                *ptr++ = strh_offset(dest, tmp, 0);
            break;
        case 1:
            if (mode == 4)
            {
                *ptr++ = ldrb_offset_preindex(dest, tmp, (opcode & 7) == 7 ? -2 : -1);
                RA_SetDirtyM68kRegister(&ptr, 8 + (opcode & 7));
            }
            else
                *ptr++ = ldrb_offset(dest, tmp, 0);

            /* Perform calcualtion */
#ifdef __aarch64__
            *ptr++ = orr_reg(tmp, tmp, src, LSL, 0);
#else
            *ptr++ = lsl_immed(tmp, tmp, 24);
            *ptr++ = orrs_reg(tmp, tmp, src, 24);
            *ptr++ = lsr_immed(tmp, tmp, 24);
#endif
            /* Store back */
            if (mode == 3)
            {
                *ptr++ = strb_offset_postindex(dest, tmp, (opcode & 7) == 7 ? 2 : 1);
                RA_SetDirtyM68kRegister(&ptr, 8 + (opcode & 7));
            }
            else
                *ptr++ = strb_offset(dest, tmp, 0);
            break;
        }

        RA_FreeARMRegister(&ptr, dest);
    }

    ptr = EMIT_AdvancePC(ptr, 2 * (ext_words + 1));
    (*m68k_ptr) += ext_words;

    if (update_mask)
    {
#ifdef __aarch64__
        switch(size)
        {
            case 4:
                *ptr++ = cmn_reg(31, test_register, LSL, 0);
                break;
            case 2:
                *ptr++ = cmn_reg(31, test_register, LSL, 16);
                break;
            case 1:
                *ptr++ = cmn_reg(31, test_register, LSL, 24);
                break;
        }
#endif
        uint8_t cc = RA_ModifyCC(&ptr);
        ptr = EMIT_GetNZ00(ptr, cc, &update_mask);

        if (update_mask & SR_Z)
            ptr = EMIT_SetFlagsConditional(ptr, cc, SR_Z, ARM_CC_EQ);
        if (update_mask & SR_N)
            ptr = EMIT_SetFlagsConditional(ptr, cc, SR_N, ARM_CC_MI);
    }

    RA_FreeARMRegister(&ptr, test_register);
    return ptr;
}

uint32_t *EMIT_SBCD_reg(uint32_t *ptr, uint16_t opcode, uint16_t **m68k_ptr)
{
    uint8_t update_mask = M68K_GetSRMask(*m68k_ptr - 1);

    uint8_t src = RA_MapM68kRegister(&ptr, opcode & 7);
    uint8_t dest = RA_MapM68kRegister(&ptr, (opcode >> 9) & 7);

    uint8_t tmp_a = RA_AllocARMRegister(&ptr);
    uint8_t tmp_b = RA_AllocARMRegister(&ptr);
    uint8_t tmp_c = RA_AllocARMRegister(&ptr);
    uint8_t tmp_d = RA_AllocARMRegister(&ptr);
    uint8_t tmp_n = RA_AllocARMRegister(&ptr);
    uint8_t cc = RA_ModifyCC(&ptr);

    /* Extract dest into further temp register (used to check overflow and flags) */
#ifdef __aarch64__
    *ptr++ = and_immed(tmp_n, dest, 8, 0);
#else
    *ptr++ = and_immed(tmp_n, dest, 0xFF);
#endif

#ifdef __aarch64__
    *ptr++ = and_immed(tmp_a, src, 4, 0);   // Fetch low nibbles
#else
    *ptr++ = and_immed(tmp_a, src, 0xF);   // Fetch low nibbles
#endif
#ifdef __aarch64__
    *ptr++ = and_immed(tmp_b, dest, 4, 0);
#else
    *ptr++ = and_immed(tmp_b, dest, 0xF);
#endif

#ifdef __aarch64__
    *ptr++ = and_immed(tmp_c, src, 4, 28);  // Fetch high nibbles
#else
    *ptr++ = and_immed(tmp_c, src, 0xF0);  // Fetch high nibbles
    *ptr++ = lsr_immed(tmp_c, tmp_c, 4);  // Shift to low nibble
#endif
#ifdef __aarch64__
    *ptr++ = and_immed(tmp_d, dest, 4, 28);
#else
    *ptr++ = and_immed(tmp_d, dest, 0xF0);
    *ptr++ = lsr_immed(tmp_d, tmp_d, 4);
#endif

    // Test X flag
#ifdef __aarch64__
    *ptr++ = tst_immed(cc, 1, 31 & (32 - SRB_X));   // Sub X
#else
    *ptr++ = tst_immed(cc, (1 << (31 & (32 - SRB_X))));   // Sub X
#endif

    // Subtract nibbles
#ifdef __aarch64__
    *ptr++ = sub_reg(tmp_a, tmp_b, tmp_a, LSL, 0);
#else
    *ptr++ = sub_reg(tmp_a, tmp_b, tmp_a, 0);
#endif
#ifdef __aarch64__
    *ptr++ = sub_reg(tmp_c, tmp_d, tmp_c, LSL, 0);
#else
    *ptr++ = sub_reg(tmp_c, tmp_d, tmp_c, 0);
#endif
    
    // Extract 8-bit src into tmp_b and perform subtraction on tmp_n test reg
#ifdef __aarch64__
    *ptr++ = and_immed(tmp_b, src, 8, 0);
#else
    *ptr++ = and_immed(tmp_b, src, 0xFF);
#endif
#ifdef __aarch64__
    *ptr++ = sub_reg(tmp_n, tmp_n, tmp_b, LSL, 0);
#else
    *ptr++ = sub_reg(tmp_n, tmp_n, tmp_b, 0);
#endif

    // if X was set (NE), decrease lower nibble result by one
    *ptr++ = b_cc(A64_CC_EQ, 3);
    *ptr++ = sub_immed(tmp_a, tmp_a, 1);
    *ptr++ = sub_immed(tmp_n, tmp_n, 1);
    if (update_mask & SR_XC)
    {
        *ptr++ = mov_reg(tmp_d, tmp_n);
    }

    // Join nibbles together in tmp_b register
#ifdef __aarch64__
    *ptr++ = add_reg(tmp_b, tmp_a, tmp_c, LSL, 0);
#else
    *ptr++ = add_reg(tmp_b, tmp_a, tmp_c, 0);
#endif

    // If lower libble overflowed, do radix correction
#ifdef __aarch64__
    *ptr++ = ands_immed(31, tmp_a, 4, 28);
#else
    *ptr++ = ands_immed(31, tmp_a, 0xF);
#endif
    if (update_mask & SR_XC) {
        *ptr++ = b_cc(A64_CC_EQ, 3);
        *ptr++ = sub_immed(tmp_b, tmp_b, 6);
        *ptr++ = sub_immed(tmp_d, tmp_d, 6);
    }
    else {
        *ptr++ = b_cc(A64_CC_EQ, 2);
        *ptr++ = sub_immed(tmp_b, tmp_b, 6);
    }

    // Check if result overflowed
#ifdef __aarch64__
    *ptr++ = ands_immed(31, tmp_n, 1, 24);
#else
    *ptr++ = ands_immed(31, tmp_n, (1 << 24));
#endif
    *ptr++ = b_cc(A64_CC_EQ, 2);
    *ptr++ = sub_immed(tmp_b, tmp_b, 0x60);

    if (update_mask & SR_XC) {
#ifdef __aarch64__
        *ptr++ = bic_immed(cc, cc, 1, 0);
#else
        *ptr++ = bic_immed(cc, cc, 1);
#endif
#ifdef __aarch64__
        *ptr++ = ands_immed(31, tmp_d, 2, 24);
#else
        *ptr++ = ands_immed(31, tmp_d, (3 << 24));
#endif
        *ptr++ = b_cc(A64_CC_EQ, 2);
#ifdef __aarch64__
        *ptr++ = orr_immed(cc, cc, 1, 0);
#else
        *ptr++ = orr_immed(cc, cc, 1);
#endif

        if (update_mask & SR_X) {
            *ptr++ = bfi(cc, cc, 4, 1);
        }
    }

    // Insert result into target register
    *ptr++ = bfi(dest, tmp_b, 0, 8);

    if (update_mask & SR_Z) {
#ifdef __aarch64__
        *ptr++ = ands_immed(31, tmp_b, 8, 0);
#else
        *ptr++ = ands_immed(31, tmp_b, 0xFF);
#endif
        *ptr++ = b_cc(A64_CC_EQ, 2);
#ifdef __aarch64__
        *ptr++ = bic_immed(cc, cc, 1, 31 & (32 - SRB_Z));
#else
        *ptr++ = bic_immed(cc, cc, (1 << (31 & (32 - SRB_Z))));
#endif
    }

    RA_FreeARMRegister(&ptr, tmp_a);
    RA_FreeARMRegister(&ptr, tmp_b);
    RA_FreeARMRegister(&ptr, tmp_c);
    RA_FreeARMRegister(&ptr, tmp_d);
    RA_FreeARMRegister(&ptr, tmp_n);

    ptr = EMIT_AdvancePC(ptr, 2);

    return ptr;
}


uint32_t *EMIT_SBCD_mem(uint32_t *ptr, uint16_t opcode, uint16_t **m68k_ptr)
{
    uint8_t update_mask = M68K_GetSRMask(*m68k_ptr - 1);
    uint8_t tmp_a = RA_AllocARMRegister(&ptr);
    uint8_t tmp_b = RA_AllocARMRegister(&ptr);
    uint8_t tmp_c = RA_AllocARMRegister(&ptr);
    uint8_t tmp_d = RA_AllocARMRegister(&ptr);
    uint8_t tmp_n = RA_AllocARMRegister(&ptr);
    uint8_t src = RA_AllocARMRegister(&ptr);
    uint8_t cc = RA_ModifyCC(&ptr);

    uint8_t an_src = RA_MapM68kRegister(&ptr, 8 + (opcode & 7));
    uint8_t an_dest = RA_MapM68kRegister(&ptr, 8 + ((opcode >> 9) & 7));

    /* predecremented address, special case if SP */
    if ((opcode & 7) == 7)
        *ptr++ = ldrb_offset_preindex(an_src, src, -2);
    else
        *ptr++ = ldrb_offset_preindex(an_src, src, -1);
    if (((opcode >> 9) & 7) == 7)
        *ptr++ = ldrb_offset_preindex(an_dest, tmp_n, -2);
    else
        *ptr++ = ldrb_offset_preindex(an_dest, tmp_n, -1);

#ifdef __aarch64__
    *ptr++ = and_immed(tmp_a, src, 4, 0);   // Fetch low nibbles
#else
    *ptr++ = and_immed(tmp_a, src, 0xF);   // Fetch low nibbles
#endif
#ifdef __aarch64__
    *ptr++ = and_immed(tmp_b, tmp_n, 4, 0);
#else
    *ptr++ = and_immed(tmp_b, tmp_n, 0xF);
#endif

#ifdef __aarch64__
    *ptr++ = and_immed(tmp_c, src, 4, 28);  // Fetch high nibbles
#else
    *ptr++ = and_immed(tmp_c, src, 0xF0);  // Fetch high nibbles
    *ptr++ = lsr_immed(tmp_c, tmp_c, 4);  // Shift to low nibble
#endif
#ifdef __aarch64__
    *ptr++ = and_immed(tmp_d, tmp_n, 4, 28);
#else
    *ptr++ = and_immed(tmp_d, tmp_n, 0xF0);
    *ptr++ = lsr_immed(tmp_d, tmp_d, 4);
#endif

    // Test X flag
#ifdef __aarch64__
    *ptr++ = tst_immed(cc, 1, 31 & (32 - SRB_X));   // Sub X
#else
    *ptr++ = tst_immed(cc, (1 << (31 & (32 - SRB_X))));   // Sub X
#endif

    // Subtract nibbles
#ifdef __aarch64__
    *ptr++ = sub_reg(tmp_a, tmp_b, tmp_a, LSL, 0);
#else
    *ptr++ = sub_reg(tmp_a, tmp_b, tmp_a, 0);
#endif
#ifdef __aarch64__
    *ptr++ = sub_reg(tmp_c, tmp_d, tmp_c, LSL, 0);
#else
    *ptr++ = sub_reg(tmp_c, tmp_d, tmp_c, 0);
#endif
    
    // Perform subtraction on tmp_n test reg
#ifdef __aarch64__
    *ptr++ = sub_reg(tmp_n, tmp_n, src, LSL, 0);
#else
    *ptr++ = sub_reg(tmp_n, tmp_n, src, 0);
#endif

    // if X was set (NE), decrease lower nibble result by one
    *ptr++ = b_cc(A64_CC_EQ, 3);
    *ptr++ = sub_immed(tmp_a, tmp_a, 1);
    *ptr++ = sub_immed(tmp_n, tmp_n, 1);
    if (update_mask & SR_XC)
    {
        *ptr++ = mov_reg(tmp_d, tmp_n);
    }

    // Join nibbles together in tmp_b register
#ifdef __aarch64__
    *ptr++ = add_reg(tmp_b, tmp_a, tmp_c, LSL, 0);
#else
    *ptr++ = add_reg(tmp_b, tmp_a, tmp_c, 0);
#endif

    // If lower libble overflowed, do radix correction
#ifdef __aarch64__
    *ptr++ = ands_immed(31, tmp_a, 4, 28);
#else
    *ptr++ = ands_immed(31, tmp_a, 0xF);
#endif
    if (update_mask & SR_XC) {
        *ptr++ = b_cc(A64_CC_EQ, 3);
        *ptr++ = sub_immed(tmp_b, tmp_b, 6);
        *ptr++ = sub_immed(tmp_d, tmp_d, 6);
    }
    else {
        *ptr++ = b_cc(A64_CC_EQ, 2);
        *ptr++ = sub_immed(tmp_b, tmp_b, 6);
    }

    // Check if result overflowed
#ifdef __aarch64__
    *ptr++ = ands_immed(31, tmp_n, 1, 24);
#else
    *ptr++ = ands_immed(31, tmp_n, (1 << 24));
#endif
    *ptr++ = b_cc(A64_CC_EQ, 2);
    *ptr++ = sub_immed(tmp_b, tmp_b, 0x60);

    if (update_mask & SR_XC) {
#ifdef __aarch64__
        *ptr++ = bic_immed(cc, cc, 1, 0);
#else
        *ptr++ = bic_immed(cc, cc, 1);
#endif
#ifdef __aarch64__
        *ptr++ = ands_immed(31, tmp_d, 2, 24);
#else
        *ptr++ = ands_immed(31, tmp_d, (3 << 24));
#endif
        *ptr++ = b_cc(A64_CC_EQ, 2);
#ifdef __aarch64__
        *ptr++ = orr_immed(cc, cc, 1, 0);
#else
        *ptr++ = orr_immed(cc, cc, 1);
#endif

        if (update_mask & SR_X) {
            *ptr++ = bfi(cc, cc, 4, 1);
        }
    }

    // Insert result into target register
    *ptr++ = strb_offset(an_dest, tmp_b, 0);

    if (update_mask & SR_Z) {
#ifdef __aarch64__
        *ptr++ = ands_immed(31, tmp_b, 8, 0);
#else
        *ptr++ = ands_immed(31, tmp_b, 0xFF);
#endif
        *ptr++ = b_cc(A64_CC_EQ, 2);
#ifdef __aarch64__
        *ptr++ = bic_immed(cc, cc, 1, 31 & (32 - SRB_Z));
#else
        *ptr++ = bic_immed(cc, cc, (1 << (31 & (32 - SRB_Z))));
#endif
    }

    RA_FreeARMRegister(&ptr, tmp_a);
    RA_FreeARMRegister(&ptr, tmp_b);
    RA_FreeARMRegister(&ptr, tmp_c);
    RA_FreeARMRegister(&ptr, tmp_d);
    RA_FreeARMRegister(&ptr, tmp_n);
    RA_FreeARMRegister(&ptr, src);

    ptr = EMIT_AdvancePC(ptr, 2);

#if 0
    /* Operation */
    *ptr++ = ubfx(tmp_a, src, 0, 4);
    *ptr++ = ubfx(tmp_b, dest, 0, 4);
    *ptr++ = sub_reg(tmp_a, tmp_a, tmp_b, LSL, 0);
    *ptr++ = tst_immed(cc, 1, 31 & (32 - SRB_X));
    *ptr++ = b_cc(A64_CC_EQ, 2);
    *ptr++ = sub_immed(tmp_a, tmp_a, 1);
    *ptr++ = cmp_immed(tmp_a, 0);
    *ptr++ = b_cc(A64_CC_HI, 2);
    *ptr++ = add_immed(tmp_a, tmp_a, 9);
    *ptr++ = bfi(dest, tmp_a, 0, 4);
    *ptr++ = ubfx(tmp_a, src, 4, 4);
    *ptr++ = ubfx(tmp_b, dest, 4, 4);
    *ptr++ = sub_reg(tmp_a, tmp_a, tmp_b, LSL, 0);
    *ptr++ = csinv(tmp_a, tmp_a, 31, A64_CC_HI);
    *ptr++ = cmp_immed(tmp_a, 0);
    *ptr++ = b_cc(A64_CC_HI, 2);
    *ptr++ = add_immed(tmp_a, tmp_a, 9);
    *ptr++ = bfi(dest, tmp_a, 4, 4);
    *ptr++ = mov_reg(tmp_a, dest);

    /* Storing result */
    *ptr++ = strb_offset(an_dest, dest, 0);

    if (update_mask & SR_XC)
    {
        /* if A64_CC_LT then there was a carry */
        *ptr++ = cset(tmp_b, A64_CC_LT);
        *ptr++ = bfi(cc, tmp_b, 0, 1);
        /* update X flag*/
        *ptr++ = bfi(cc, cc, 4, 1);
    }
    if (update_mask & SR_NZ)
    {
        *ptr++ = cmn_reg(31, tmp_a, LSL, 24);

        if (update_mask & SR_Z)
        {
            *ptr++ = b_cc(A64_CC_EQ, 2);
    #ifdef __aarch64__
        *ptr++ = bic_immed(cc, cc, 1, 31 & (32 - SRB_Z));
#else
        *ptr++ = bic_immed(cc, cc, (1 << (31 & (32 - SRB_Z))));
#endif
        }
        if (update_mask & SR_N)
        {
            *ptr++ = bic_immed(cc, cc, 1, 31 & (32 - SRB_N));
            ptr = EMIT_SetFlagsConditional(ptr, cc, SR_N, A64_CC_MI);
        }
    }

    RA_FreeARMRegister(&ptr, tmp_a);
    RA_FreeARMRegister(&ptr, tmp_b);
    RA_FreeARMRegister(&ptr, src);
    RA_FreeARMRegister(&ptr, dest);
#endif

    return ptr;
}

static struct OpcodeDef InsnTable[512] = {
    [0000 ... 0007] = { { EMIT_OR_reg }, NULL, 0, SR_NZVC, 1, 0, 1 },    //D0 Destination
    [0020 ... 0047] = { { EMIT_OR_mem }, NULL, 0, SR_NZVC, 1, 0, 1 },
    [0050 ... 0074] = { { EMIT_OR_ext }, NULL, 0, SR_NZVC, 1, 1, 1 },
    [0100 ... 0107] = { { EMIT_OR_reg }, NULL, 0, SR_NZVC, 1, 0, 2 },
    [0120 ... 0147] = { { EMIT_OR_mem }, NULL, 0, SR_NZVC, 1, 0, 2 },
    [0150 ... 0174] = { { EMIT_OR_ext }, NULL, 0, SR_NZVC, 1, 1, 2 },
    [0200 ... 0207] = { { EMIT_OR_reg }, NULL, 0, SR_NZVC, 1, 0, 4 },
    [0220 ... 0247] = { { EMIT_OR_mem }, NULL, 0, SR_NZVC, 1, 0, 4 },
    [0250 ... 0274] = { { EMIT_OR_ext }, NULL, 0, SR_NZVC, 1, 1, 4 },
 
    [0300 ... 0307] = { { EMIT_DIVU_reg }, NULL, 0, SR_NZVC, 1, 0, 2 },  //D0 Destination, DIVU.W
    [0320 ... 0347] = { { EMIT_DIVU_mem }, NULL, 0, SR_NZVC, 1, 0, 2 },
    [0350 ... 0374] = { { EMIT_DIVU_ext }, NULL, 0, SR_NZVC, 1, 1, 2 },
 
    [0400 ... 0407] = { { EMIT_SBCD_reg }, NULL, SR_XZ, SR_XZC, 1, 0, 1 },
    [0410 ... 0417] = { { EMIT_SBCD_mem }, NULL, SR_XZ, SR_XZC, 1, 0, 1 },  //R0 Destination
    [0420 ... 0447] = { { EMIT_OR_mem }, NULL, 0, SR_NZVC, 1, 0, 1 },
    [0450 ... 0471] = { { EMIT_OR_ext }, NULL, 0, SR_NZVC, 1, 1, 1 },    //D0 Source
 
    [0500 ... 0507] = { { EMIT_PACK_reg }, NULL, 0, 0, 2, 0, 2 },
    [0510 ... 0517] = { { EMIT_PACK_mem }, NULL, 0, 0, 2, 0, 2 },  //_ext,//R0 Destination, 020 and UP only, fetches another Word.(16-bit adjustment)
    [0520 ... 0547] = { { EMIT_OR_mem }, NULL, 0, SR_NZVC, 1, 0, 2 }, 
    [0550 ... 0571] = { { EMIT_OR_ext }, NULL, 0, SR_NZVC, 1, 1, 2 },
 
    [0600 ... 0607] = { { EMIT_UNPK_reg }, NULL, 0, 0, 2, 0, 2 },
    [0610 ... 0617] = { { EMIT_UNPK_mem }, NULL, 0, 0, 2, 0, 2 },  //_ext,//R0 Destination, 020 and UP only, fetches another Word.(16-bit adjustment)
    [0620 ... 0647] = { { EMIT_OR_mem }, NULL, 0, SR_NZVC, 1, 0, 4 }, 
    [0650 ... 0671] = { { EMIT_OR_ext }, NULL, 0, SR_NZVC, 1, 1, 4 },

    [0700 ... 0707] = { { EMIT_DIVS_reg }, NULL, 0, SR_NZVC, 1, 0, 2 },  //D0 Destination, DIVS.W
    [0720 ... 0747] = { { EMIT_DIVS_mem }, NULL, 0, SR_NZVC, 1, 0, 2 },
    [0750 ... 0774] = { { EMIT_DIVS_ext }, NULL, 0, SR_NZVC, 1, 1, 2 },
};

uint32_t *EMIT_line8(uint32_t *ptr, uint16_t **m68k_ptr, uint16_t *insn_consumed)
{
    uint16_t opcode = BE16((*m68k_ptr)[0]);
    (*m68k_ptr)++;
    *insn_consumed = 1;

    if (InsnTable[opcode & 0x1ff].od_Emit) {
        ptr = InsnTable[opcode & 0x1ff].od_Emit(ptr, opcode, m68k_ptr);
    }
    else
    {
        ptr = EMIT_FlushPC(ptr);
        ptr = EMIT_InjectDebugString(ptr, "[JIT] opcode %04x at %08x not implemented\n", opcode, *m68k_ptr - 1);
        ptr = EMIT_Exception(ptr, VECTOR_ILLEGAL_INSTRUCTION, 0);
        *ptr++ = INSN_TO_LE(0xffffffff);
    }

    return ptr;
}


uint32_t GetSR_Line8(uint16_t opcode)
{
    /* If instruction is in the table, return what flags it needs (shifted 16 bits left) and flags it sets */
    if (InsnTable[opcode & 0x1ff].od_Emit) {
        return (InsnTable[opcode & 0x1ff].od_SRNeeds << 16) | InsnTable[opcode & 0x1ff].od_SRSets;
    }
    /* Instruction not found, i.e. it needs all flags and sets none (ILLEGAL INSTRUCTION exception) */
    else {
        kprintf("Undefined Line8\n");
        return SR_CCR << 16;
    }
}

int M68K_GetLine8Length(uint16_t *insn_stream)
{
    uint16_t opcode = BE16(*insn_stream);
    
    int length = 0;
    int need_ea = 0;
    int opsize = 0;

    if (InsnTable[opcode & 0x1ff].od_Emit) {
        length = InsnTable[opcode & 0x1ff].od_BaseLength;
        need_ea = InsnTable[opcode & 0x1ff].od_HasEA;
        opsize = InsnTable[opcode & 0x1ff].od_OpSize;
    }

    if (need_ea) {
        length += SR_GetEALength(&insn_stream[length], opcode & 0x3f, opsize);
    }

    return length;
}
