Add the LWC_TB.vhd into the project as a simulation soure.
Right click on LWC_TB.vhd and select source nodes properties.
Change its type to VHDL_2008 and make sure that the source file does not have any errors.
Properly address the test vectors (TVs) files in the testbench. There are two different sets of TVs.
Run simulation.
