<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Tue Dec 10 12:36:22 2019" VIVADOVERSION="2019.1">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z020" NAME="DDS_AXI_PERIPH" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="O" LEFT="3" NAME="CH_OUT" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_4_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xlconcat_4" PORT="dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DONE" SIGIS="undef" SIGNAME="DDS_COM_wrapper_0_done">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDS_COM_wrapper_0" PORT="done"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="aresetn" SIGIS="undef" SIGNAME="External_Ports_aresetn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aux_3" PORT="s_axi_aresetn"/>
        <CONNECTION INSTANCE="aux_2" PORT="s_axi_aresetn"/>
        <CONNECTION INSTANCE="aux_1" PORT="s_axi_aresetn"/>
        <CONNECTION INSTANCE="aux_0" PORT="s_axi_aresetn"/>
        <CONNECTION INSTANCE="util" PORT="s_axi_aresetn"/>
        <CONNECTION INSTANCE="phase_0" PORT="s_axi_aresetn"/>
        <CONNECTION INSTANCE="phase_1" PORT="s_axi_aresetn"/>
        <CONNECTION INSTANCE="phase_2" PORT="s_axi_aresetn"/>
        <CONNECTION INSTANCE="phase_3" PORT="s_axi_aresetn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="MCLK_464_063" SIGIS="undef" SIGNAME="External_Ports_MCLK_464_063">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDS_COM_wrapper_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="aclk" SIGIS="undef" SIGNAME="External_Ports_aclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_3" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="phase_2" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="phase_1" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="phase_0" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="util" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="aux_3" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="aux_2" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="aux_1" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="aux_0" PORT="s_axi_aclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="DEBUG" RIGHT="0" SIGIS="undef" SIGNAME="DDS_COM_wrapper_0_DEBUG">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDS_COM_wrapper_0" PORT="DEBUG"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="DEBUG2" RIGHT="0" SIGIS="undef" SIGNAME="DDS_COM_wrapper_0_DEBUG2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDS_COM_wrapper_0" PORT="DEBUG2"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="ph_0_araddr" RIGHT="0" SIGIS="undef" SIGNAME="phase_0_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_0" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ph_0_arready" SIGIS="undef" SIGNAME="phase_0_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_0" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ph_0_arvalid" SIGIS="undef" SIGNAME="phase_0_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_0" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="ph_0_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="phase_0_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_0" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ph_0_awready" SIGIS="undef" SIGNAME="phase_0_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_0" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ph_0_awvalid" SIGIS="undef" SIGNAME="phase_0_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_0" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ph_0_bready" SIGIS="undef" SIGNAME="phase_0_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_0" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="ph_0_bresp" RIGHT="0" SIGIS="undef" SIGNAME="phase_0_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_0" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ph_0_bvalid" SIGIS="undef" SIGNAME="phase_0_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_0" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="ph_0_rdata" RIGHT="0" SIGIS="undef" SIGNAME="phase_0_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_0" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ph_0_rready" SIGIS="undef" SIGNAME="phase_0_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_0" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="ph_0_rresp" RIGHT="0" SIGIS="undef" SIGNAME="phase_0_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_0" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ph_0_rvalid" SIGIS="undef" SIGNAME="phase_0_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_0" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="ph_0_wdata" RIGHT="0" SIGIS="undef" SIGNAME="phase_0_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_0" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ph_0_wready" SIGIS="undef" SIGNAME="phase_0_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_0" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="ph_0_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="phase_0_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_0" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ph_0_wvalid" SIGIS="undef" SIGNAME="phase_0_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_0" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="ph_2_araddr" RIGHT="0" SIGIS="undef" SIGNAME="phase_2_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_2" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ph_2_arready" SIGIS="undef" SIGNAME="phase_2_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_2" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ph_2_arvalid" SIGIS="undef" SIGNAME="phase_2_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_2" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="ph_2_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="phase_2_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_2" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ph_2_awready" SIGIS="undef" SIGNAME="phase_2_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_2" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ph_2_awvalid" SIGIS="undef" SIGNAME="phase_2_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_2" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ph_2_bready" SIGIS="undef" SIGNAME="phase_2_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_2" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="ph_2_bresp" RIGHT="0" SIGIS="undef" SIGNAME="phase_2_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_2" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ph_2_bvalid" SIGIS="undef" SIGNAME="phase_2_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_2" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="ph_2_rdata" RIGHT="0" SIGIS="undef" SIGNAME="phase_2_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_2" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ph_2_rready" SIGIS="undef" SIGNAME="phase_2_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_2" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="ph_2_rresp" RIGHT="0" SIGIS="undef" SIGNAME="phase_2_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_2" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ph_2_rvalid" SIGIS="undef" SIGNAME="phase_2_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_2" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="ph_2_wdata" RIGHT="0" SIGIS="undef" SIGNAME="phase_2_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_2" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ph_2_wready" SIGIS="undef" SIGNAME="phase_2_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_2" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="ph_2_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="phase_2_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_2" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ph_2_wvalid" SIGIS="undef" SIGNAME="phase_2_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_2" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="aux_2_araddr" RIGHT="0" SIGIS="undef" SIGNAME="aux_2_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aux_2" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="aux_2_arready" SIGIS="undef" SIGNAME="aux_2_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aux_2" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="aux_2_arvalid" SIGIS="undef" SIGNAME="aux_2_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aux_2" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="aux_2_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="aux_2_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aux_2" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="aux_2_awready" SIGIS="undef" SIGNAME="aux_2_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aux_2" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="aux_2_awvalid" SIGIS="undef" SIGNAME="aux_2_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aux_2" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="aux_2_bready" SIGIS="undef" SIGNAME="aux_2_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aux_2" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="aux_2_bresp" RIGHT="0" SIGIS="undef" SIGNAME="aux_2_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aux_2" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="aux_2_bvalid" SIGIS="undef" SIGNAME="aux_2_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aux_2" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="aux_2_rdata" RIGHT="0" SIGIS="undef" SIGNAME="aux_2_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aux_2" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="aux_2_rready" SIGIS="undef" SIGNAME="aux_2_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aux_2" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="aux_2_rresp" RIGHT="0" SIGIS="undef" SIGNAME="aux_2_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aux_2" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="aux_2_rvalid" SIGIS="undef" SIGNAME="aux_2_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aux_2" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="aux_2_wdata" RIGHT="0" SIGIS="undef" SIGNAME="aux_2_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aux_2" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="aux_2_wready" SIGIS="undef" SIGNAME="aux_2_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aux_2" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="aux_2_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="aux_2_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aux_2" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="aux_2_wvalid" SIGIS="undef" SIGNAME="aux_2_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aux_2" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="aux_1_araddr" RIGHT="0" SIGIS="undef" SIGNAME="aux_1_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aux_1" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="aux_1_arready" SIGIS="undef" SIGNAME="aux_1_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aux_1" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="aux_1_arvalid" SIGIS="undef" SIGNAME="aux_1_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aux_1" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="aux_1_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="aux_1_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aux_1" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="aux_1_awready" SIGIS="undef" SIGNAME="aux_1_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aux_1" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="aux_1_awvalid" SIGIS="undef" SIGNAME="aux_1_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aux_1" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="aux_1_bready" SIGIS="undef" SIGNAME="aux_1_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aux_1" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="aux_1_bresp" RIGHT="0" SIGIS="undef" SIGNAME="aux_1_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aux_1" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="aux_1_bvalid" SIGIS="undef" SIGNAME="aux_1_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aux_1" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="aux_1_rdata" RIGHT="0" SIGIS="undef" SIGNAME="aux_1_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aux_1" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="aux_1_rready" SIGIS="undef" SIGNAME="aux_1_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aux_1" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="aux_1_rresp" RIGHT="0" SIGIS="undef" SIGNAME="aux_1_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aux_1" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="aux_1_rvalid" SIGIS="undef" SIGNAME="aux_1_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aux_1" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="aux_1_wdata" RIGHT="0" SIGIS="undef" SIGNAME="aux_1_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aux_1" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="aux_1_wready" SIGIS="undef" SIGNAME="aux_1_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aux_1" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="aux_1_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="aux_1_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aux_1" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="aux_1_wvalid" SIGIS="undef" SIGNAME="aux_1_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aux_1" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="util_araddr" RIGHT="0" SIGIS="undef" SIGNAME="util_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="util_arready" SIGIS="undef" SIGNAME="util_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="util_arvalid" SIGIS="undef" SIGNAME="util_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="util_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="util_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="util_awready" SIGIS="undef" SIGNAME="util_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="util_awvalid" SIGIS="undef" SIGNAME="util_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="util_bready" SIGIS="undef" SIGNAME="util_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="util_bresp" RIGHT="0" SIGIS="undef" SIGNAME="util_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="util_bvalid" SIGIS="undef" SIGNAME="util_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="util_rdata" RIGHT="0" SIGIS="undef" SIGNAME="util_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="util_rready" SIGIS="undef" SIGNAME="util_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="util_rresp" RIGHT="0" SIGIS="undef" SIGNAME="util_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="util_rvalid" SIGIS="undef" SIGNAME="util_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="util_wdata" RIGHT="0" SIGIS="undef" SIGNAME="util_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="util_wready" SIGIS="undef" SIGNAME="util_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="util_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="util_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="util_wvalid" SIGIS="undef" SIGNAME="util_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="aux_3_araddr" RIGHT="0" SIGIS="undef" SIGNAME="aux_3_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aux_3" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="aux_3_arready" SIGIS="undef" SIGNAME="aux_3_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aux_3" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="aux_3_arvalid" SIGIS="undef" SIGNAME="aux_3_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aux_3" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="aux_3_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="aux_3_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aux_3" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="aux_3_awready" SIGIS="undef" SIGNAME="aux_3_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aux_3" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="aux_3_awvalid" SIGIS="undef" SIGNAME="aux_3_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aux_3" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="aux_3_bready" SIGIS="undef" SIGNAME="aux_3_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aux_3" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="aux_3_bresp" RIGHT="0" SIGIS="undef" SIGNAME="aux_3_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aux_3" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="aux_3_bvalid" SIGIS="undef" SIGNAME="aux_3_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aux_3" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="aux_3_rdata" RIGHT="0" SIGIS="undef" SIGNAME="aux_3_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aux_3" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="aux_3_rready" SIGIS="undef" SIGNAME="aux_3_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aux_3" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="aux_3_rresp" RIGHT="0" SIGIS="undef" SIGNAME="aux_3_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aux_3" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="aux_3_rvalid" SIGIS="undef" SIGNAME="aux_3_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aux_3" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="aux_3_wdata" RIGHT="0" SIGIS="undef" SIGNAME="aux_3_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aux_3" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="aux_3_wready" SIGIS="undef" SIGNAME="aux_3_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aux_3" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="aux_3_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="aux_3_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aux_3" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="aux_3_wvalid" SIGIS="undef" SIGNAME="aux_3_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aux_3" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="ph_1_araddr" RIGHT="0" SIGIS="undef" SIGNAME="phase_1_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_1" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ph_1_arready" SIGIS="undef" SIGNAME="phase_1_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_1" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ph_1_arvalid" SIGIS="undef" SIGNAME="phase_1_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_1" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="ph_1_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="phase_1_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_1" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ph_1_awready" SIGIS="undef" SIGNAME="phase_1_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_1" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ph_1_awvalid" SIGIS="undef" SIGNAME="phase_1_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_1" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ph_1_bready" SIGIS="undef" SIGNAME="phase_1_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_1" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="ph_1_bresp" RIGHT="0" SIGIS="undef" SIGNAME="phase_1_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_1" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ph_1_bvalid" SIGIS="undef" SIGNAME="phase_1_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_1" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="ph_1_rdata" RIGHT="0" SIGIS="undef" SIGNAME="phase_1_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_1" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ph_1_rready" SIGIS="undef" SIGNAME="phase_1_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_1" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="ph_1_rresp" RIGHT="0" SIGIS="undef" SIGNAME="phase_1_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_1" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ph_1_rvalid" SIGIS="undef" SIGNAME="phase_1_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_1" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="ph_1_wdata" RIGHT="0" SIGIS="undef" SIGNAME="phase_1_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_1" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ph_1_wready" SIGIS="undef" SIGNAME="phase_1_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_1" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="ph_1_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="phase_1_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_1" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ph_1_wvalid" SIGIS="undef" SIGNAME="phase_1_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_1" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="aux_0_araddr" RIGHT="0" SIGIS="undef" SIGNAME="aux_0_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aux_0" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="aux_0_arready" SIGIS="undef" SIGNAME="aux_0_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aux_0" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="aux_0_arvalid" SIGIS="undef" SIGNAME="aux_0_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aux_0" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="aux_0_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="aux_0_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aux_0" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="aux_0_awready" SIGIS="undef" SIGNAME="aux_0_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aux_0" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="aux_0_awvalid" SIGIS="undef" SIGNAME="aux_0_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aux_0" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="aux_0_bready" SIGIS="undef" SIGNAME="aux_0_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aux_0" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="aux_0_bresp" RIGHT="0" SIGIS="undef" SIGNAME="aux_0_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aux_0" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="aux_0_bvalid" SIGIS="undef" SIGNAME="aux_0_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aux_0" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="aux_0_rdata" RIGHT="0" SIGIS="undef" SIGNAME="aux_0_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aux_0" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="aux_0_rready" SIGIS="undef" SIGNAME="aux_0_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aux_0" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="aux_0_rresp" RIGHT="0" SIGIS="undef" SIGNAME="aux_0_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aux_0" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="aux_0_rvalid" SIGIS="undef" SIGNAME="aux_0_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aux_0" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="aux_0_wdata" RIGHT="0" SIGIS="undef" SIGNAME="aux_0_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aux_0" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="aux_0_wready" SIGIS="undef" SIGNAME="aux_0_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aux_0" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="aux_0_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="aux_0_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aux_0" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="aux_0_wvalid" SIGIS="undef" SIGNAME="aux_0_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aux_0" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="ph_3_araddr" RIGHT="0" SIGIS="undef" SIGNAME="phase_3_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_3" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ph_3_arready" SIGIS="undef" SIGNAME="phase_3_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_3" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ph_3_arvalid" SIGIS="undef" SIGNAME="phase_3_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_3" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="ph_3_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="phase_3_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_3" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ph_3_awready" SIGIS="undef" SIGNAME="phase_3_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_3" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ph_3_awvalid" SIGIS="undef" SIGNAME="phase_3_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_3" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ph_3_bready" SIGIS="undef" SIGNAME="phase_3_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_3" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="ph_3_bresp" RIGHT="0" SIGIS="undef" SIGNAME="phase_3_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_3" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ph_3_bvalid" SIGIS="undef" SIGNAME="phase_3_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_3" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="ph_3_rdata" RIGHT="0" SIGIS="undef" SIGNAME="phase_3_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_3" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ph_3_rready" SIGIS="undef" SIGNAME="phase_3_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_3" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="ph_3_rresp" RIGHT="0" SIGIS="undef" SIGNAME="phase_3_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_3" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ph_3_rvalid" SIGIS="undef" SIGNAME="phase_3_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_3" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="ph_3_wdata" RIGHT="0" SIGIS="undef" SIGNAME="phase_3_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_3" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ph_3_wready" SIGIS="undef" SIGNAME="phase_3_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_3" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="ph_3_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="phase_3_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_3" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ph_3_wvalid" SIGIS="undef" SIGNAME="phase_3_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_3" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_ph_0" DATAWIDTH="32" NAME="ph_0" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="ph_0_araddr"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="ph_0_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="ph_0_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="ph_0_awaddr"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="ph_0_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="ph_0_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="ph_0_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="ph_0_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="ph_0_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="ph_0_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="ph_0_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="ph_0_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="ph_0_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="ph_0_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="ph_0_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="ph_0_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="ph_0_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_ph_1" DATAWIDTH="32" NAME="ph_1" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="ph_1_araddr"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="ph_1_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="ph_1_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="ph_1_awaddr"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="ph_1_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="ph_1_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="ph_1_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="ph_1_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="ph_1_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="ph_1_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="ph_1_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="ph_1_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="ph_1_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="ph_1_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="ph_1_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="ph_1_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="ph_1_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_ph_2" DATAWIDTH="32" NAME="ph_2" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="ph_2_araddr"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="ph_2_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="ph_2_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="ph_2_awaddr"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="ph_2_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="ph_2_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="ph_2_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="ph_2_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="ph_2_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="ph_2_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="ph_2_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="ph_2_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="ph_2_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="ph_2_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="ph_2_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="ph_2_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="ph_2_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_ph_3" DATAWIDTH="32" NAME="ph_3" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="ph_3_araddr"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="ph_3_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="ph_3_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="ph_3_awaddr"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="ph_3_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="ph_3_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="ph_3_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="ph_3_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="ph_3_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="ph_3_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="ph_3_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="ph_3_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="ph_3_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="ph_3_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="ph_3_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="ph_3_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="ph_3_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_aux_0" DATAWIDTH="32" NAME="aux_0" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="aux_0_araddr"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="aux_0_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="aux_0_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="aux_0_awaddr"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="aux_0_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="aux_0_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="aux_0_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="aux_0_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="aux_0_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="aux_0_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="aux_0_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="aux_0_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="aux_0_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="aux_0_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="aux_0_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="aux_0_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="aux_0_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_aux_1" DATAWIDTH="32" NAME="aux_1" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="aux_1_araddr"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="aux_1_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="aux_1_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="aux_1_awaddr"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="aux_1_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="aux_1_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="aux_1_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="aux_1_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="aux_1_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="aux_1_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="aux_1_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="aux_1_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="aux_1_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="aux_1_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="aux_1_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="aux_1_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="aux_1_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_aux_2" DATAWIDTH="32" NAME="aux_2" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="aux_2_araddr"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="aux_2_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="aux_2_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="aux_2_awaddr"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="aux_2_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="aux_2_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="aux_2_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="aux_2_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="aux_2_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="aux_2_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="aux_2_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="aux_2_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="aux_2_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="aux_2_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="aux_2_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="aux_2_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="aux_2_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_aux_3" DATAWIDTH="32" NAME="aux_3" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="aux_3_araddr"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="aux_3_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="aux_3_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="aux_3_awaddr"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="aux_3_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="aux_3_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="aux_3_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="aux_3_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="aux_3_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="aux_3_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="aux_3_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="aux_3_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="aux_3_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="aux_3_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="aux_3_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="aux_3_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="aux_3_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_util" DATAWIDTH="32" NAME="util" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="util_araddr"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="util_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="util_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="util_awaddr"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="util_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="util_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="util_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="util_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="util_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="util_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="util_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="util_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="util_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="util_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="util_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="util_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="util_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="2" FULLNAME="/DDS_COM_wrapper_0" HWVERSION="1.0" INSTANCE="DDS_COM_wrapper_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="DDS_COM_wrapper" VLNV="cri.nz:user:DDS_COM_wrapper:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="DDS_AXI_PERIPH_DDS_COM_wrapper_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="DC0" RIGHT="0" SIGIS="undef" SIGNAME="aux_0_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aux_0" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="DC1" RIGHT="0" SIGIS="undef" SIGNAME="aux_1_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aux_1" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="DC2" RIGHT="0" SIGIS="undef" SIGNAME="aux_2_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aux_2" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="DC3" RIGHT="0" SIGIS="undef" SIGNAME="aux_3_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aux_3" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="DEBUG" RIGHT="0" SIGIS="undef" SIGNAME="DDS_COM_wrapper_0_DEBUG">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DEBUG"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="DEBUG2" RIGHT="0" SIGIS="undef" SIGNAME="DDS_COM_wrapper_0_DEBUG2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DEBUG2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="DEL0" RIGHT="0" SIGIS="undef" SIGNAME="aux_0_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aux_0" PORT="gpio2_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="DEL1" RIGHT="0" SIGIS="undef" SIGNAME="aux_1_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aux_1" PORT="gpio2_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="DEL2" RIGHT="0" SIGIS="undef" SIGNAME="aux_2_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aux_2" PORT="gpio2_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="DEL3" RIGHT="0" SIGIS="undef" SIGNAME="aux_3_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aux_3" PORT="gpio2_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_MCLK_464_063">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="MCLK_464_063"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="done" SIGIS="undef" SIGNAME="DDS_COM_wrapper_0_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DONE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="47" NAME="phase_inc0" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="47" NAME="phase_inc1" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="47" NAME="phase_inc2" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_2" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="47" NAME="phase_inc3" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_3_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_3" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="util_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util" PORT="gpio2_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sig_out" SIGIS="undef" SIGNAME="DDS_COM_wrapper_0_sig_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_4" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sig_out1" SIGIS="undef" SIGNAME="DDS_COM_wrapper_0_sig_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_4" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sig_out2" SIGIS="undef" SIGNAME="DDS_COM_wrapper_0_sig_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_4" PORT="In2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sig_out3" SIGIS="undef" SIGNAME="DDS_COM_wrapper_0_sig_out3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_4" PORT="In3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="tval0" SIGIS="undef" SIGNAME="xlslice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="tval1" SIGIS="undef" SIGNAME="xlslice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_1" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="tval2" SIGIS="undef" SIGNAME="xlslice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_2" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="tval3" SIGIS="undef" SIGNAME="xlslice_3_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_3" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/aux_0" HWVERSION="2.0" INSTANCE="aux_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="1"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="1"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="DDS_AXI_PERIPH_axi_gpio_0_1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="aux_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="aux_0_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="aux_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="aux_0_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="aux_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="aux_0_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="aux_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="aux_0_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="aux_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="aux_0_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="aux_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="aux_0_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="aux_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="aux_0_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="aux_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="aux_0_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="aux_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="aux_0_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="aux_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="aux_0_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="aux_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="aux_0_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="aux_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="aux_0_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="aux_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="aux_0_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="aux_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="aux_0_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="aux_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="aux_0_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="aux_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="aux_0_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="aux_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="aux_0_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="gpio_io_o" RIGHT="0" SIGIS="undef" SIGNAME="aux_0_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_COM_wrapper_0" PORT="DC0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="gpio2_io_o" RIGHT="0" SIGIS="undef" SIGNAME="aux_0_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_COM_wrapper_0" PORT="DEL0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_aux_0" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio2_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/aux_1" HWVERSION="2.0" INSTANCE="aux_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="1"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="1"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="DDS_AXI_PERIPH_aux_0_1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="aux_1_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="aux_1_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="aux_1_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="aux_1_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="aux_1_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="aux_1_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="aux_1_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="aux_1_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="aux_1_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="aux_1_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="aux_1_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="aux_1_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="aux_1_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="aux_1_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="aux_1_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="aux_1_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="aux_1_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="aux_1_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="aux_1_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="aux_1_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="aux_1_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="aux_1_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="aux_1_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="aux_1_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="aux_1_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="aux_1_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="aux_1_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="aux_1_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="aux_1_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="aux_1_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="aux_1_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="aux_1_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="aux_1_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="aux_1_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="gpio_io_o" RIGHT="0" SIGIS="undef" SIGNAME="aux_1_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_COM_wrapper_0" PORT="DC1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="gpio2_io_o" RIGHT="0" SIGIS="undef" SIGNAME="aux_1_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_COM_wrapper_0" PORT="DEL1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_aux_1" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio2_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/aux_2" HWVERSION="2.0" INSTANCE="aux_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="1"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="1"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="DDS_AXI_PERIPH_aux_1_1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="aux_2_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="aux_2_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="aux_2_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="aux_2_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="aux_2_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="aux_2_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="aux_2_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="aux_2_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="aux_2_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="aux_2_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="aux_2_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="aux_2_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="aux_2_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="aux_2_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="aux_2_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="aux_2_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="aux_2_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="aux_2_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="aux_2_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="aux_2_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="aux_2_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="aux_2_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="aux_2_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="aux_2_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="aux_2_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="aux_2_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="aux_2_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="aux_2_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="aux_2_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="aux_2_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="aux_2_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="aux_2_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="aux_2_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="aux_2_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="gpio_io_o" RIGHT="0" SIGIS="undef" SIGNAME="aux_2_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_COM_wrapper_0" PORT="DC2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="gpio2_io_o" RIGHT="0" SIGIS="undef" SIGNAME="aux_2_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_COM_wrapper_0" PORT="DEL2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_aux_2" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio2_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/aux_3" HWVERSION="2.0" INSTANCE="aux_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="1"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="1"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="DDS_AXI_PERIPH_aux_2_1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="aux_3_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="aux_3_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="aux_3_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="aux_3_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="aux_3_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="aux_3_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="aux_3_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="aux_3_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="aux_3_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="aux_3_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="aux_3_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="aux_3_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="aux_3_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="aux_3_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="aux_3_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="aux_3_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="aux_3_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="aux_3_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="aux_3_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="aux_3_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="aux_3_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="aux_3_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="aux_3_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="aux_3_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="aux_3_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="aux_3_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="aux_3_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="aux_3_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="aux_3_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="aux_3_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="aux_3_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="aux_3_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="aux_3_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="aux_3_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="gpio_io_o" RIGHT="0" SIGIS="undef" SIGNAME="aux_3_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_COM_wrapper_0" PORT="DC3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="gpio2_io_o" RIGHT="0" SIGIS="undef" SIGNAME="aux_3_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_COM_wrapper_0" PORT="DEL3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_aux_3" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio2_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/phase_0" HWVERSION="2.0" INSTANCE="phase_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="1"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="1"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="DDS_AXI_PERIPH_axi_gpio_0_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="phase_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="ph_0_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="phase_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="ph_0_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="phase_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="ph_0_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="phase_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="ph_0_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="phase_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="ph_0_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="phase_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="ph_0_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="phase_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="ph_0_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="phase_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="ph_0_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="phase_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="ph_0_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="phase_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="ph_0_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="phase_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="ph_0_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="phase_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="ph_0_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="phase_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="ph_0_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="phase_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="ph_0_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="phase_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="ph_0_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="phase_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="ph_0_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="phase_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="ph_0_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="gpio_io_o" RIGHT="0" SIGIS="undef" SIGNAME="phase_0_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="gpio2_io_o" RIGHT="0" SIGIS="undef" SIGNAME="phase_0_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_ph_0" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio2_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/phase_1" HWVERSION="2.0" INSTANCE="phase_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="1"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="1"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="DDS_AXI_PERIPH_phase_0_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="phase_1_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="ph_1_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="phase_1_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="ph_1_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="phase_1_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="ph_1_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="phase_1_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="ph_1_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="phase_1_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="ph_1_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="phase_1_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="ph_1_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="phase_1_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="ph_1_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="phase_1_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="ph_1_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="phase_1_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="ph_1_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="phase_1_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="ph_1_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="phase_1_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="ph_1_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="phase_1_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="ph_1_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="phase_1_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="ph_1_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="phase_1_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="ph_1_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="phase_1_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="ph_1_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="phase_1_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="ph_1_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="phase_1_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="ph_1_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="gpio_io_o" RIGHT="0" SIGIS="undef" SIGNAME="phase_1_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_1" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="gpio2_io_o" RIGHT="0" SIGIS="undef" SIGNAME="phase_1_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_1" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_ph_1" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio2_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/phase_2" HWVERSION="2.0" INSTANCE="phase_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="1"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="1"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="DDS_AXI_PERIPH_phase_1_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="phase_2_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="ph_2_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="phase_2_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="ph_2_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="phase_2_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="ph_2_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="phase_2_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="ph_2_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="phase_2_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="ph_2_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="phase_2_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="ph_2_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="phase_2_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="ph_2_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="phase_2_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="ph_2_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="phase_2_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="ph_2_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="phase_2_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="ph_2_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="phase_2_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="ph_2_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="phase_2_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="ph_2_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="phase_2_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="ph_2_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="phase_2_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="ph_2_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="phase_2_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="ph_2_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="phase_2_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="ph_2_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="phase_2_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="ph_2_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="gpio_io_o" RIGHT="0" SIGIS="undef" SIGNAME="phase_2_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_2" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="gpio2_io_o" RIGHT="0" SIGIS="undef" SIGNAME="phase_2_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_2" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_ph_2" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio2_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/phase_3" HWVERSION="2.0" INSTANCE="phase_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="1"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="1"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="DDS_AXI_PERIPH_phase_2_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="phase_3_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="ph_3_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="phase_3_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="ph_3_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="phase_3_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="ph_3_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="phase_3_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="ph_3_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="phase_3_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="ph_3_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="phase_3_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="ph_3_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="phase_3_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="ph_3_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="phase_3_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="ph_3_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="phase_3_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="ph_3_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="phase_3_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="ph_3_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="phase_3_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="ph_3_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="phase_3_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="ph_3_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="phase_3_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="ph_3_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="phase_3_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="ph_3_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="phase_3_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="ph_3_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="phase_3_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="ph_3_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="phase_3_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="ph_3_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="gpio_io_o" RIGHT="0" SIGIS="undef" SIGNAME="phase_3_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_3" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="gpio2_io_o" RIGHT="0" SIGIS="undef" SIGNAME="phase_3_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_3" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_ph_3" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio2_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/util" HWVERSION="2.0" INSTANCE="util" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="1"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="1"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="DDS_AXI_PERIPH_axi_gpio_0_2"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="util_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="util_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="util_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="util_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="util_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="util_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="util_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="util_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="util_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="util_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="util_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="util_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="util_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="util_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="util_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="util_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="util_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="util_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="util_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="util_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="util_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="util_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="util_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="util_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="util_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="util_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="util_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="util_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="util_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="util_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="util_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="util_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="util_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_imp" PORT="util_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="gpio_io_o" RIGHT="0" SIGIS="undef" SIGNAME="util_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_0" PORT="Din"/>
            <CONNECTION INSTANCE="xlslice_1" PORT="Din"/>
            <CONNECTION INSTANCE="xlslice_2" PORT="Din"/>
            <CONNECTION INSTANCE="xlslice_3" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="gpio2_io_o" RIGHT="0" SIGIS="undef" SIGNAME="util_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_COM_wrapper_0" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_util" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio2_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/xlconcat_0" HWVERSION="2.1" INSTANCE="xlconcat_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="32"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="16"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="48"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="DDS_AXI_PERIPH_xlconcat_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="phase_0_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="phase_0" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="phase_0_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="phase_0" PORT="gpio2_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_COM_wrapper_0" PORT="phase_inc0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/xlconcat_1" HWVERSION="2.1" INSTANCE="xlconcat_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="32"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="16"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="48"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="DDS_AXI_PERIPH_xlconcat_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="phase_1_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="phase_1" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="phase_1_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="phase_1" PORT="gpio2_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_COM_wrapper_0" PORT="phase_inc1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/xlconcat_2" HWVERSION="2.1" INSTANCE="xlconcat_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="32"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="16"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="48"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="DDS_AXI_PERIPH_xlconcat_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="phase_2_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="phase_2" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="phase_2_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="phase_2" PORT="gpio2_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_COM_wrapper_0" PORT="phase_inc2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/xlconcat_3" HWVERSION="2.1" INSTANCE="xlconcat_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="32"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="16"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="48"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="DDS_AXI_PERIPH_xlconcat_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="phase_3_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="phase_3" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="phase_3_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="phase_3" PORT="gpio2_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_3_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_COM_wrapper_0" PORT="phase_inc3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/xlconcat_4" HWVERSION="2.1" INSTANCE="xlconcat_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="4"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="DDS_AXI_PERIPH_xlconcat_4_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="DDS_COM_wrapper_0_sig_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_COM_wrapper_0" PORT="sig_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="DDS_COM_wrapper_0_sig_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_COM_wrapper_0" PORT="sig_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="DDS_COM_wrapper_0_sig_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_COM_wrapper_0" PORT="sig_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In3" RIGHT="0" SIGIS="undef" SIGNAME="DDS_COM_wrapper_0_sig_out3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_COM_wrapper_0" PORT="sig_out3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_4_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CH_OUT"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/xlslice_0" HWVERSION="1.0" INSTANCE="xlslice_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="4"/>
        <PARAMETER NAME="DIN_FROM" VALUE="0"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="DDS_AXI_PERIPH_xlslice_0_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="util_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_COM_wrapper_0" PORT="tval0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/xlslice_1" HWVERSION="1.0" INSTANCE="xlslice_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="4"/>
        <PARAMETER NAME="DIN_FROM" VALUE="1"/>
        <PARAMETER NAME="DIN_TO" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="DDS_AXI_PERIPH_xlslice_0_1"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="util_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_COM_wrapper_0" PORT="tval1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/xlslice_2" HWVERSION="1.0" INSTANCE="xlslice_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="4"/>
        <PARAMETER NAME="DIN_FROM" VALUE="2"/>
        <PARAMETER NAME="DIN_TO" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="DDS_AXI_PERIPH_xlslice_1_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="util_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_COM_wrapper_0" PORT="tval2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/xlslice_3" HWVERSION="1.0" INSTANCE="xlslice_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="4"/>
        <PARAMETER NAME="DIN_FROM" VALUE="3"/>
        <PARAMETER NAME="DIN_TO" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="DDS_AXI_PERIPH_xlslice_2_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="util_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_3_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_COM_wrapper_0" PORT="tval3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
