Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: Contador0a9.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Contador0a9.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Contador0a9"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : Contador0a9
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Contador0a9.v" in library work
Module <Contador0a9> compiled
No errors in compilation
Analysis of file <"Contador0a9.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Contador0a9> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Contador0a9>.
Module <Contador0a9> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Contador0a9>.
    Related source file is "Contador0a9.v".
    Found finite state machine <FSM_0> for signal <estado>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 10                                             |
    | Inputs             | 0                                              |
    | Outputs            | 9                                              |
    | Clock              | ClkRedu                   (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found T flip-flop for signal <ClkRedu>.
    Found 25-bit up counter for signal <conteo>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred   1 T-type flip-flop(s).
Unit <Contador0a9> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 25-bit up counter                                     : 1
# Toggle Registers                                     : 1
 T flip-flop                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <estado/FSM> on signal <estado[1:10]> with one-hot encoding.
---------------------
 State | Encoding
---------------------
 0000  | 0000000001
 0001  | 0000000010
 0010  | 0000000100
 0011  | 0000001000
 0100  | 0000010000
 0101  | 0000100000
 0110  | 0001000000
 0111  | 0010000000
 1000  | 0100000000
 1001  | 1000000000
---------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Counters                                             : 1
 25-bit up counter                                     : 1
# Registers                                            : 1
 Flip-Flops                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Contador0a9> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Contador0a9, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 36
 Flip-Flops                                            : 36

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Contador0a9.ngr
Top Level Output File Name         : Contador0a9
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 6

Cell Usage :
# BELS                             : 122
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 25
#      LUT2                        : 27
#      LUT4                        : 9
#      MUXCY                       : 31
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 25
# FlipFlops/Latches                : 36
#      FDC                         : 34
#      FDE                         : 1
#      FDP                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 5
#      IBUF                        : 1
#      OBUF                        : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                       39  out of    960     4%  
 Number of Slice Flip Flops:             36  out of   1920     1%  
 Number of 4 input LUTs:                 63  out of   1920     3%  
 Number of IOs:                           6
 Number of bonded IOBs:                   6  out of     83     7%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 26    |
ClkRedu_0                          | NONE(estado_FSM_FFd10) | 10    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 35    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.311ns (Maximum Frequency: 188.281MHz)
   Minimum input arrival time before clock: 3.784ns
   Maximum output required time after clock: 5.581ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.311ns (frequency: 188.281MHz)
  Total number of paths / destination ports: 976 / 27
-------------------------------------------------------------------------
Delay:               5.311ns (Levels of Logic = 9)
  Source:            conteo_19 (FF)
  Destination:       ClkRedu_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: conteo_19 to ClkRedu_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.514   0.532  conteo_19 (conteo_19)
     LUT1:I0->O            1   0.612   0.000  conteo_cmp_eq0000_wg_cy<0>_rt (conteo_cmp_eq0000_wg_cy<0>_rt)
     MUXCY:S->O            1   0.404   0.000  conteo_cmp_eq0000_wg_cy<0> (conteo_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  conteo_cmp_eq0000_wg_cy<1> (conteo_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  conteo_cmp_eq0000_wg_cy<2> (conteo_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  conteo_cmp_eq0000_wg_cy<3> (conteo_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  conteo_cmp_eq0000_wg_cy<4> (conteo_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  conteo_cmp_eq0000_wg_cy<5> (conteo_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O          26   0.399   1.140  conteo_cmp_eq0000_wg_cy<6> (conteo_cmp_eq0000)
     LUT2:I1->O            1   0.612   0.357  ClkRedu_and00001 (ClkRedu_and0000)
     FDE:CE                    0.483          ClkRedu_0
    ----------------------------------------
    Total                      5.311ns (3.282ns logic, 2.029ns route)
                                       (61.8% logic, 38.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ClkRedu_0'
  Clock period: 1.281ns (frequency: 780.671MHz)
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Delay:               1.281ns (Levels of Logic = 0)
  Source:            estado_FSM_FFd3 (FF)
  Destination:       estado_FSM_FFd2 (FF)
  Source Clock:      ClkRedu_0 rising
  Destination Clock: ClkRedu_0 rising

  Data Path: estado_FSM_FFd3 to estado_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.514   0.499  estado_FSM_FFd3 (estado_FSM_FFd3)
     FDC:D                     0.268          estado_FSM_FFd2
    ----------------------------------------
    Total                      1.281ns (0.782ns logic, 0.499ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.784ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       ClkRedu_0 (FF)
  Destination Clock: clk rising

  Data Path: reset to ClkRedu_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            36   1.106   1.226  reset_IBUF (reset_IBUF)
     LUT2:I0->O            1   0.612   0.357  ClkRedu_and00001 (ClkRedu_and0000)
     FDE:CE                    0.483          ClkRedu_0
    ----------------------------------------
    Total                      3.784ns (2.201ns logic, 1.583ns route)
                                       (58.2% logic, 41.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ClkRedu_0'
  Total number of paths / destination ports: 15 / 4
-------------------------------------------------------------------------
Offset:              5.581ns (Levels of Logic = 3)
  Source:            estado_FSM_FFd3 (FF)
  Destination:       OutCome<0> (PAD)
  Source Clock:      ClkRedu_0 rising

  Data Path: estado_FSM_FFd3 to OutCome<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.514   0.651  estado_FSM_FFd3 (estado_FSM_FFd3)
     LUT4:I0->O            1   0.612   0.000  estado_or00031 (estado_or0003)
     MUXF5:I0->O           1   0.278   0.357  estado_or0003_f5 (OutCome_0_OBUF)
     OBUF:I->O                 3.169          OutCome_0_OBUF (OutCome<0>)
    ----------------------------------------
    Total                      5.581ns (4.573ns logic, 1.008ns route)
                                       (81.9% logic, 18.1% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.99 secs
 
--> 

Total memory usage is 4514068 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

