[INF:CM0023] Creating log file ../../build/tests/Assignments/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<314> s<313> l<1>
n<> u<1> t<Module_keyword> p<16> s<2> l<1>
n<dut> u<2> t<StringConst> p<16> s<15> l<1>
n<clk> u<3> t<StringConst> p<6> s<5> l<1>
n<> u<4> t<Constant_bit_select> p<5> l<1>
n<> u<5> t<Constant_select> p<6> c<4> l<1>
n<> u<6> t<Port_reference> p<7> c<3> l<1>
n<> u<7> t<Port_expression> p<8> c<6> l<1>
n<> u<8> t<Port> p<15> c<7> s<14> l<1>
n<o> u<9> t<StringConst> p<12> s<11> l<1>
n<> u<10> t<Constant_bit_select> p<11> l<1>
n<> u<11> t<Constant_select> p<12> c<10> l<1>
n<> u<12> t<Port_reference> p<13> c<9> l<1>
n<> u<13> t<Port_expression> p<14> c<12> l<1>
n<> u<14> t<Port> p<15> c<13> l<1>
n<> u<15> t<List_of_ports> p<16> c<8> l<1>
n<> u<16> t<Module_nonansi_header> p<311> c<1> s<23> l<1>
n<> u<17> t<Data_type_or_implicit> p<18> l<2>
n<> u<18> t<Net_port_type> p<21> c<17> s<20> l<2>
n<clk> u<19> t<StringConst> p<20> l<2>
n<> u<20> t<List_of_port_identifiers> p<21> c<19> l<2>
n<> u<21> t<Input_declaration> p<22> c<18> l<2>
n<> u<22> t<Port_declaration> p<23> c<21> l<2>
n<> u<23> t<Module_item> p<311> c<22> s<30> l<2>
n<> u<24> t<Data_type_or_implicit> p<25> l<3>
n<> u<25> t<Net_port_type> p<28> c<24> s<27> l<3>
n<o> u<26> t<StringConst> p<27> l<3>
n<> u<27> t<List_of_port_identifiers> p<28> c<26> l<3>
n<> u<28> t<Output_declaration> p<29> c<25> l<3>
n<> u<29> t<Port_declaration> p<30> c<28> l<3>
n<> u<30> t<Module_item> p<311> c<29> s<203> l<3>
n<> u<31> t<Function_data_type> p<32> l<5>
n<> u<32> t<Function_data_type_or_implicit> p<196> c<31> s<35> l<5>
n<uvm_packer> u<33> t<StringConst> p<34> l<5>
n<> u<34> t<Class_type> p<35> c<33> l<5>
n<> u<35> t<Class_scope> p<196> c<34> s<36> l<5>
n<get_packed_bits> u<36> t<StringConst> p<196> s<46> l<5>
n<> u<37> t<TfPortDir_Ref> p<45> s<41> l<5>
n<> u<38> t<IntVec_TypeBit> p<40> s<39> l<5>
n<> u<39> t<Signing_Unsigned> p<40> l<5>
n<> u<40> t<Data_type> p<41> c<38> l<5>
n<> u<41> t<Data_type_or_implicit> p<45> c<40> s<42> l<5>
n<stream> u<42> t<StringConst> p<45> s<44> l<5>
n<> u<43> t<Unsized_dimension> p<44> l<5>
n<> u<44> t<Variable_dimension> p<45> c<43> l<5>
n<> u<45> t<Tf_port_item> p<46> c<37> l<5>
n<> u<46> t<Tf_port_list> p<196> c<45> s<72> l<5>
n<cover_info> u<47> t<StringConst> p<48> l<6>
n<> u<48> t<Hierarchical_identifier> p<51> c<47> s<50> l<6>
n<> u<49> t<Bit_select> p<50> l<6>
n<> u<50> t<Nonrange_select> p<51> c<49> l<6>
n<> u<51> t<Nonrange_variable_lvalue> p<69> c<48> s<68> l<6>
n<cover_info> u<52> t<StringConst> p<55> s<53> l<6>
n<size> u<53> t<StringConst> p<55> s<54> l<6>
n<> u<54> t<List_of_arguments> p<55> l<6>
n<> u<55> t<Complex_func_call> p<56> c<52> l<6>
n<> u<56> t<Primary> p<57> c<55> l<6>
n<> u<57> t<Expression> p<63> c<56> s<62> l<6>
n<1> u<58> t<IntConst> p<59> l<6>
n<> u<59> t<Primary_literal> p<60> c<58> l<6>
n<> u<60> t<Primary> p<61> c<59> l<6>
n<> u<61> t<Expression> p<63> c<60> l<6>
n<> u<62> t<BinOp_Plus> p<63> s<61> l<6>
n<> u<63> t<Expression> p<68> c<57> s<67> l<6>
n<cover_info> u<64> t<StringConst> p<65> l<6>
n<> u<65> t<Primary_literal> p<66> c<64> l<6>
n<> u<66> t<Primary> p<67> c<65> l<6>
n<> u<67> t<Expression> p<68> c<66> l<6>
n<> u<68> t<Dynamic_array_new> p<69> c<63> l<6>
n<> u<69> t<Blocking_assignment> p<70> c<51> l<6>
n<> u<70> t<Statement_item> p<71> c<69> l<6>
n<> u<71> t<Statement> p<72> c<70> l<6>
n<> u<72> t<Function_statement_or_null> p<196> c<71> s<86> l<6>
n<stream> u<73> t<StringConst> p<74> l<7>
n<> u<74> t<Hierarchical_identifier> p<77> c<73> s<76> l<7>
n<> u<75> t<Bit_select> p<76> l<7>
n<> u<76> t<Nonrange_select> p<77> c<75> l<7>
n<> u<77> t<Nonrange_variable_lvalue> p<83> c<74> s<82> l<7>
n<m_pack_iter> u<78> t<StringConst> p<79> l<7>
n<> u<79> t<Primary_literal> p<80> c<78> l<7>
n<> u<80> t<Primary> p<81> c<79> l<7>
n<> u<81> t<Expression> p<82> c<80> l<7>
n<> u<82> t<Dynamic_array_new> p<83> c<81> l<7>
n<> u<83> t<Blocking_assignment> p<84> c<77> l<7>
n<> u<84> t<Statement_item> p<85> c<83> l<7>
n<> u<85> t<Statement> p<86> c<84> l<7>
n<> u<86> t<Function_statement_or_null> p<196> c<85> s<111> l<7>
n<m_bits> u<87> t<StringConst> p<88> l<8>
n<> u<88> t<Hierarchical_identifier> p<101> c<87> s<100> l<8>
n<> u<89> t<Bit_select> p<100> s<99> l<8>
n<31> u<90> t<IntConst> p<91> l<8>
n<> u<91> t<Primary_literal> p<92> c<90> l<8>
n<> u<92> t<Constant_primary> p<93> c<91> l<8>
n<> u<93> t<Constant_expression> p<98> c<92> s<97> l<8>
n<0> u<94> t<IntConst> p<95> l<8>
n<> u<95> t<Primary_literal> p<96> c<94> l<8>
n<> u<96> t<Constant_primary> p<97> c<95> l<8>
n<> u<97> t<Constant_expression> p<98> c<96> l<8>
n<> u<98> t<Constant_range> p<99> c<93> l<8>
n<> u<99> t<Part_select_range> p<100> c<98> l<8>
n<> u<100> t<Select> p<101> c<89> l<8>
n<> u<101> t<Variable_lvalue> p<107> c<88> s<102> l<8>
n<> u<102> t<AssignOp_Assign> p<107> s<106> l<8>
n<m_pack_iter> u<103> t<StringConst> p<104> l<8>
n<> u<104> t<Primary_literal> p<105> c<103> l<8>
n<> u<105> t<Primary> p<106> c<104> l<8>
n<> u<106> t<Expression> p<107> c<105> l<8>
n<> u<107> t<Operator_assignment> p<108> c<101> l<8>
n<> u<108> t<Blocking_assignment> p<109> c<107> l<8>
n<> u<109> t<Statement_item> p<110> c<108> l<8>
n<> u<110> t<Statement> p<111> c<109> l<8>
n<> u<111> t<Function_statement_or_null> p<196> c<110> s<136> l<8>
n<m_bits> u<112> t<StringConst> p<113> l<9>
n<> u<113> t<Hierarchical_identifier> p<126> c<112> s<125> l<9>
n<> u<114> t<Bit_select> p<125> s<124> l<9>
n<63> u<115> t<IntConst> p<116> l<9>
n<> u<116> t<Primary_literal> p<117> c<115> l<9>
n<> u<117> t<Constant_primary> p<118> c<116> l<9>
n<> u<118> t<Constant_expression> p<123> c<117> s<122> l<9>
n<32> u<119> t<IntConst> p<120> l<9>
n<> u<120> t<Primary_literal> p<121> c<119> l<9>
n<> u<121> t<Constant_primary> p<122> c<120> l<9>
n<> u<122> t<Constant_expression> p<123> c<121> l<9>
n<> u<123> t<Constant_range> p<124> c<118> l<9>
n<> u<124> t<Part_select_range> p<125> c<123> l<9>
n<> u<125> t<Select> p<126> c<114> l<9>
n<> u<126> t<Variable_lvalue> p<132> c<113> s<127> l<9>
n<> u<127> t<AssignOp_Assign> p<132> s<131> l<9>
n<m_unpack_iter> u<128> t<StringConst> p<129> l<9>
n<> u<129> t<Primary_literal> p<130> c<128> l<9>
n<> u<130> t<Primary> p<131> c<129> l<9>
n<> u<131> t<Expression> p<132> c<130> l<9>
n<> u<132> t<Operator_assignment> p<133> c<126> l<9>
n<> u<133> t<Blocking_assignment> p<134> c<132> l<9>
n<> u<134> t<Statement_item> p<135> c<133> l<9>
n<> u<135> t<Statement> p<136> c<134> l<9>
n<> u<136> t<Function_statement_or_null> p<196> c<135> s<194> l<9>
n<> u<137> t<IntegerAtomType_Int> p<138> l<10>
n<> u<138> t<Data_type> p<144> c<137> s<139> l<10>
n<i> u<139> t<StringConst> p<144> s<143> l<10>
n<0> u<140> t<IntConst> p<141> l<10>
n<> u<141> t<Primary_literal> p<142> c<140> l<10>
n<> u<142> t<Primary> p<143> c<141> l<10>
n<> u<143> t<Expression> p<144> c<142> l<10>
n<> u<144> t<For_variable_declaration> p<145> c<138> l<10>
n<> u<145> t<For_initialization> p<191> c<144> s<155> l<10>
n<i> u<146> t<StringConst> p<147> l<10>
n<> u<147> t<Primary_literal> p<148> c<146> l<10>
n<> u<148> t<Primary> p<149> c<147> l<10>
n<> u<149> t<Expression> p<155> c<148> s<154> l<10>
n<m_pack_iter> u<150> t<StringConst> p<151> l<10>
n<> u<151> t<Primary_literal> p<152> c<150> l<10>
n<> u<152> t<Primary> p<153> c<151> l<10>
n<> u<153> t<Expression> p<155> c<152> l<10>
n<> u<154> t<BinOp_Less> p<155> s<153> l<10>
n<> u<155> t<Expression> p<191> c<149> s<164> l<10>
n<i> u<156> t<StringConst> p<157> l<10>
n<> u<157> t<Hierarchical_identifier> p<160> c<156> s<159> l<10>
n<> u<158> t<Bit_select> p<159> l<10>
n<> u<159> t<Select> p<160> c<158> l<10>
n<> u<160> t<Variable_lvalue> p<162> c<157> s<161> l<10>
n<> u<161> t<IncDec_PlusPlus> p<162> l<10>
n<> u<162> t<Inc_or_dec_expression> p<163> c<160> l<10>
n<> u<163> t<For_step_assignment> p<164> c<162> l<10>
n<> u<164> t<For_step> p<191> c<163> s<189> l<10>
n<stream> u<165> t<StringConst> p<166> l<11>
n<> u<166> t<Hierarchical_identifier> p<173> c<165> s<172> l<11>
n<i> u<167> t<StringConst> p<168> l<11>
n<> u<168> t<Primary_literal> p<169> c<167> l<11>
n<> u<169> t<Primary> p<170> c<168> l<11>
n<> u<170> t<Expression> p<171> c<169> l<11>
n<> u<171> t<Bit_select> p<172> c<170> l<11>
n<> u<172> t<Select> p<173> c<171> l<11>
n<> u<173> t<Variable_lvalue> p<185> c<166> s<174> l<11>
n<> u<174> t<AssignOp_Assign> p<185> s<184> l<11>
n<m_bits> u<175> t<StringConst> p<182> s<181> l<11>
n<i> u<176> t<StringConst> p<177> l<11>
n<> u<177> t<Primary_literal> p<178> c<176> l<11>
n<> u<178> t<Primary> p<179> c<177> l<11>
n<> u<179> t<Expression> p<180> c<178> l<11>
n<> u<180> t<Bit_select> p<181> c<179> l<11>
n<> u<181> t<Select> p<182> c<180> l<11>
n<> u<182> t<Complex_func_call> p<183> c<175> l<11>
n<> u<183> t<Primary> p<184> c<182> l<11>
n<> u<184> t<Expression> p<185> c<183> l<11>
n<> u<185> t<Operator_assignment> p<186> c<173> l<11>
n<> u<186> t<Blocking_assignment> p<187> c<185> l<11>
n<> u<187> t<Statement_item> p<188> c<186> l<11>
n<> u<188> t<Statement> p<189> c<187> l<11>
n<> u<189> t<Statement_or_null> p<191> c<188> l<11>
n<> u<190> t<For> p<191> s<145> l<10>
n<> u<191> t<Loop_statement> p<192> c<190> l<10>
n<> u<192> t<Statement_item> p<193> c<191> l<10>
n<> u<193> t<Statement> p<194> c<192> l<10>
n<> u<194> t<Function_statement_or_null> p<196> c<193> s<195> l<10>
n<> u<195> t<Endfunction> p<196> l<12>
n<> u<196> t<Function_body_declaration> p<197> c<32> l<5>
n<> u<197> t<Function_declaration> p<198> c<196> l<5>
n<> u<198> t<Package_or_generate_item_declaration> p<199> c<197> l<5>
n<> u<199> t<Module_or_generate_item_declaration> p<200> c<198> l<5>
n<> u<200> t<Module_common_item> p<201> c<199> l<5>
n<> u<201> t<Module_or_generate_item> p<202> c<200> l<5>
n<> u<202> t<Non_port_module_item> p<203> c<201> l<5>
n<> u<203> t<Module_item> p<311> c<202> s<310> l<5>
n<> u<204> t<AlwaysKeywd_Always> p<306> s<305> l<14>
n<> u<205> t<Edge_Posedge> p<210> s<209> l<14>
n<clk> u<206> t<StringConst> p<207> l<14>
n<> u<207> t<Primary_literal> p<208> c<206> l<14>
n<> u<208> t<Primary> p<209> c<207> l<14>
n<> u<209> t<Expression> p<210> c<208> l<14>
n<> u<210> t<Event_expression> p<211> c<205> l<14>
n<> u<211> t<Event_control> p<212> c<210> l<14>
n<> u<212> t<Procedural_timing_control> p<303> c<211> s<302> l<14>
n<m_bits> u<213> t<StringConst> p<214> l<15>
n<> u<214> t<Hierarchical_identifier> p<227> c<213> s<226> l<15>
n<> u<215> t<Bit_select> p<226> s<225> l<15>
n<31> u<216> t<IntConst> p<217> l<15>
n<> u<217> t<Primary_literal> p<218> c<216> l<15>
n<> u<218> t<Constant_primary> p<219> c<217> l<15>
n<> u<219> t<Constant_expression> p<224> c<218> s<223> l<15>
n<0> u<220> t<IntConst> p<221> l<15>
n<> u<221> t<Primary_literal> p<222> c<220> l<15>
n<> u<222> t<Constant_primary> p<223> c<221> l<15>
n<> u<223> t<Constant_expression> p<224> c<222> l<15>
n<> u<224> t<Constant_range> p<225> c<219> l<15>
n<> u<225> t<Part_select_range> p<226> c<224> l<15>
n<> u<226> t<Select> p<227> c<215> l<15>
n<> u<227> t<Variable_lvalue> p<233> c<214> s<228> l<15>
n<> u<228> t<AssignOp_Assign> p<233> s<232> l<15>
n<m_pack_iter> u<229> t<StringConst> p<230> l<15>
n<> u<230> t<Primary_literal> p<231> c<229> l<15>
n<> u<231> t<Primary> p<232> c<230> l<15>
n<> u<232> t<Expression> p<233> c<231> l<15>
n<> u<233> t<Operator_assignment> p<234> c<227> l<15>
n<> u<234> t<Blocking_assignment> p<235> c<233> l<15>
n<> u<235> t<Statement_item> p<236> c<234> l<15>
n<> u<236> t<Statement> p<237> c<235> l<15>
n<> u<237> t<Statement_or_null> p<299> c<236> s<252> l<15>
n<o> u<238> t<StringConst> p<239> l<16>
n<> u<239> t<Hierarchical_identifier> p<242> c<238> s<241> l<16>
n<> u<240> t<Bit_select> p<241> l<16>
n<> u<241> t<Select> p<242> c<240> l<16>
n<> u<242> t<Variable_lvalue> p<248> c<239> s<243> l<16>
n<> u<243> t<AssignOp_Add> p<248> s<247> l<16>
n<1> u<244> t<IntConst> p<245> l<16>
n<> u<245> t<Primary_literal> p<246> c<244> l<16>
n<> u<246> t<Primary> p<247> c<245> l<16>
n<> u<247> t<Expression> p<248> c<246> l<16>
n<> u<248> t<Operator_assignment> p<249> c<242> l<16>
n<> u<249> t<Blocking_assignment> p<250> c<248> l<16>
n<> u<250> t<Statement_item> p<251> c<249> l<16>
n<> u<251> t<Statement> p<252> c<250> l<16>
n<> u<252> t<Statement_or_null> p<299> c<251> s<268> l<16>
n<a> u<253> t<StringConst> p<254> l<17>
n<> u<254> t<Hierarchical_identifier> p<257> c<253> s<256> l<17>
n<> u<255> t<Bit_select> p<256> l<17>
n<> u<256> t<Select> p<257> c<255> l<17>
n<> u<257> t<Variable_lvalue> p<265> c<254> s<260> l<17>
n<#1> u<258> t<IntConst> p<259> l<17>
n<> u<259> t<Delay_control> p<260> c<258> l<17>
n<> u<260> t<Delay_or_event_control> p<265> c<259> s<264> l<17>
n<idle> u<261> t<StringConst> p<262> l<17>
n<> u<262> t<Primary_literal> p<263> c<261> l<17>
n<> u<263> t<Primary> p<264> c<262> l<17>
n<> u<264> t<Expression> p<265> c<263> l<17>
n<> u<265> t<Nonblocking_assignment> p<266> c<257> l<17>
n<> u<266> t<Statement_item> p<267> c<265> l<17>
n<> u<267> t<Statement> p<268> c<266> l<17>
n<> u<268> t<Statement_or_null> p<299> c<267> s<281> l<17>
n<nba> u<269> t<StringConst> p<270> l<18>
n<> u<270> t<Hierarchical_identifier> p<273> c<269> s<272> l<18>
n<> u<271> t<Bit_select> p<272> l<18>
n<> u<272> t<Select> p<273> c<271> l<18>
n<> u<273> t<Variable_lvalue> p<278> c<270> s<277> l<18>
n<next_nba> u<274> t<StringConst> p<275> l<18>
n<> u<275> t<Primary_literal> p<276> c<274> l<18>
n<> u<276> t<Primary> p<277> c<275> l<18>
n<> u<277> t<Expression> p<278> c<276> l<18>
n<> u<278> t<Nonblocking_assignment> p<279> c<273> l<18>
n<> u<279> t<Statement_item> p<280> c<278> l<18>
n<> u<280> t<Statement> p<281> c<279> l<18>
n<> u<281> t<Statement_or_null> p<299> c<280> s<297> l<18>
n<bb> u<282> t<StringConst> p<283> l<19>
n<> u<283> t<Hierarchical_identifier> p<286> c<282> s<285> l<19>
n<> u<284> t<Bit_select> p<285> l<19>
n<> u<285> t<Select> p<286> c<284> l<19>
n<> u<286> t<Variable_lvalue> p<294> c<283> s<289> l<19>
n<#1> u<287> t<IntConst> p<288> l<19>
n<> u<288> t<Delay_control> p<289> c<287> l<19>
n<> u<289> t<Delay_or_event_control> p<294> c<288> s<293> l<19>
n<toto> u<290> t<StringConst> p<291> l<19>
n<> u<291> t<Primary_literal> p<292> c<290> l<19>
n<> u<292> t<Primary> p<293> c<291> l<19>
n<> u<293> t<Expression> p<294> c<292> l<19>
n<> u<294> t<Blocking_assignment> p<295> c<286> l<19>
n<> u<295> t<Statement_item> p<296> c<294> l<19>
n<> u<296> t<Statement> p<297> c<295> l<19>
n<> u<297> t<Statement_or_null> p<299> c<296> s<298> l<19>
n<> u<298> t<End> p<299> l<20>
n<> u<299> t<Seq_block> p<300> c<237> l<14>
n<> u<300> t<Statement_item> p<301> c<299> l<14>
n<> u<301> t<Statement> p<302> c<300> l<14>
n<> u<302> t<Statement_or_null> p<303> c<301> l<14>
n<> u<303> t<Procedural_timing_control_statement> p<304> c<212> l<14>
n<> u<304> t<Statement_item> p<305> c<303> l<14>
n<> u<305> t<Statement> p<306> c<304> l<14>
n<> u<306> t<Always_construct> p<307> c<204> l<14>
n<> u<307> t<Module_common_item> p<308> c<306> l<14>
n<> u<308> t<Module_or_generate_item> p<309> c<307> l<14>
n<> u<309> t<Non_port_module_item> p<310> c<308> l<14>
n<> u<310> t<Module_item> p<311> c<309> l<14>
n<> u<311> t<Module_declaration> p<312> c<16> l<1>
n<> u<312> t<Description> p<313> c<311> l<1>
n<> u<313> t<Source_text> p<314> c<312> l<1>
n<> u<314> t<Top_level_rule> l<1>
[WRN:PA0205] dut.sv:1: No timescale set for "dut".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@dut".

[INF:CP0302] builtin.sv:4: Compile class "work@mailbox".

[INF:CP0302] builtin.sv:33: Compile class "work@process".

[INF:CP0302] builtin.sv:58: Compile class "work@semaphore".

[NTE:CP0309] dut.sv:1: Implicit port type (wire) for "o".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1: Top level module "work@dut".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

UHDM HTML COVERAGE REPORT: ../../build/tests/Assignments/slpp_all//surelog.uhdm.chk.html
====== UHDM =======
design: (work@dut)
|vpiName:work@dut
|uhdmallPackages:
\_package: builtin (builtin), parent:work@dut
  |vpiDefName:builtin
  |vpiFullName:builtin
  |vpiClassDefn:
  \_class_defn: (builtin::array), parent:builtin
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue), parent:builtin
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string), parent:builtin
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system), parent:builtin
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox) ${SURELOG_DIR}/build/bin/sv/builtin.sv:4: , parent:work@dut
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new), line:6, parent:work@mailbox
    |vpiMethod:1
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox) ${SURELOG_DIR}/build/bin/sv/builtin.sv:4: , parent:work@dut
    |vpiIODecl:
    \_io_decl: (bound), parent:work@mailbox::new
      |vpiName:bound
      |vpiDirection:5
      |vpiExpr:
      \_int_var: (work@mailbox::new::bound), line:6, parent:bound
        |vpiFullName:work@mailbox::new::bound
  |vpiMethod:
  \_function: (work@mailbox::num), line:9, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiReturn:
    \_int_var: , line:9
  |vpiMethod:
  \_task: (work@mailbox::put), line:12, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::put
      |vpiName:message
      |vpiDirection:5
  |vpiMethod:
  \_function: (work@mailbox::try_put), line:15, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::try_put
      |vpiName:message
      |vpiDirection:5
  |vpiMethod:
  \_task: (work@mailbox::get), line:18, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::get
      |vpiName:message
      |vpiDirection:6
  |vpiMethod:
  \_function: (work@mailbox::try_get), line:21, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiReturn:
    \_int_var: , line:21
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::try_get
      |vpiName:message
      |vpiDirection:6
  |vpiMethod:
  \_task: (work@mailbox::peek), line:24, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::peek
      |vpiName:message
      |vpiDirection:6
  |vpiMethod:
  \_function: (work@mailbox::try_peek), line:27, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiReturn:
    \_int_var: , line:27
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::try_peek
      |vpiName:message
      |vpiDirection:6
|uhdmallClasses:
\_class_defn: (work@process) ${SURELOG_DIR}/build/bin/sv/builtin.sv:33: , parent:work@dut
  |vpiName:work@process
  |vpiMethod:
  \_function: (work@process::self), line:37, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiReturn:
    \_chandle_var: , line:37
  |vpiMethod:
  \_function: (work@process::status), line:40, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiReturn:
    \_chandle_var: , line:40
  |vpiMethod:
  \_task: (work@process::kill), line:43, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiStmt:
    \_begin: (work@process::kill), parent:work@process::kill
      |vpiFullName:work@process::kill
  |vpiMethod:
  \_task: (work@process::await), line:46, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiStmt:
    \_begin: (work@process::await), parent:work@process::await
      |vpiFullName:work@process::await
  |vpiMethod:
  \_task: (work@process::suspend), line:49, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiStmt:
    \_begin: (work@process::suspend), parent:work@process::suspend
      |vpiFullName:work@process::suspend
  |vpiMethod:
  \_task: (work@process::resume), line:52, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiStmt:
    \_begin: (work@process::resume), parent:work@process::resume
      |vpiFullName:work@process::resume
  |vpiTypedef:
  \_enum_typespec: (state), line:35, parent:work@process
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED), line:35, parent:state
      |vpiName:FINISHED
      |INT:0
    |vpiEnumConst:
    \_enum_const: (KILLED), line:35, parent:state
      |vpiName:KILLED
      |INT:4
    |vpiEnumConst:
    \_enum_const: (RUNNING), line:35, parent:state
      |vpiName:RUNNING
      |INT:1
    |vpiEnumConst:
    \_enum_const: (SUSPENDED), line:35, parent:state
      |vpiName:SUSPENDED
      |INT:3
    |vpiEnumConst:
    \_enum_const: (WAITING), line:35, parent:state
      |vpiName:WAITING
      |INT:2
|uhdmallClasses:
\_class_defn: (work@semaphore) ${SURELOG_DIR}/build/bin/sv/builtin.sv:58: , parent:work@dut
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new), line:60, parent:work@semaphore
    |vpiMethod:1
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore) ${SURELOG_DIR}/build/bin/sv/builtin.sv:58: , parent:work@dut
    |vpiIODecl:
    \_io_decl: (keyCount), parent:work@semaphore::new
      |vpiName:keyCount
      |vpiDirection:5
      |vpiExpr:
      \_int_var: (work@semaphore::new::keyCount), line:60, parent:keyCount
        |vpiFullName:work@semaphore::new::keyCount
  |vpiMethod:
  \_task: (work@semaphore::put), line:63, parent:work@semaphore
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiIODecl:
    \_io_decl: (keyCount), parent:work@semaphore::put
      |vpiName:keyCount
      |vpiDirection:5
      |vpiExpr:
      \_int_var: (work@semaphore::put::keyCount), line:63, parent:keyCount
        |vpiFullName:work@semaphore::put::keyCount
  |vpiMethod:
  \_task: (work@semaphore::get), line:66, parent:work@semaphore
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiIODecl:
    \_io_decl: (keyCount), parent:work@semaphore::get
      |vpiName:keyCount
      |vpiDirection:5
      |vpiExpr:
      \_int_var: (work@semaphore::get::keyCount), line:66, parent:keyCount
        |vpiFullName:work@semaphore::get::keyCount
  |vpiMethod:
  \_function: (work@semaphore::try_get), line:69, parent:work@semaphore
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiReturn:
    \_int_var: , line:69
    |vpiIODecl:
    \_io_decl: (keyCount), parent:work@semaphore::try_get
      |vpiName:keyCount
      |vpiDirection:5
      |vpiExpr:
      \_int_var: (work@semaphore::try_get::keyCount), line:69, parent:keyCount
        |vpiFullName:work@semaphore::try_get::keyCount
|uhdmallModules:
\_module: work@dut (work@dut) dut.sv:1: , parent:work@dut
  |vpiDefName:work@dut
  |vpiFullName:work@dut
  |vpiProcess:
  \_always: , line:14, parent:work@dut
    |vpiAlwaysType:1
    |vpiStmt:
    \_event_control: , line:14
      |vpiCondition:
      \_operation: , line:14
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@dut.clk), line:14
          |vpiName:clk
          |vpiFullName:work@dut.clk
          |vpiActual:
          \_logic_net: (work@dut.clk), line:1, parent:work@dut
            |vpiName:clk
            |vpiFullName:work@dut.clk
      |vpiStmt:
      \_begin: (work@dut), line:14
        |vpiFullName:work@dut
        |vpiStmt:
        \_assignment: , line:15, parent:work@dut
          |vpiOpType:82
          |vpiBlocking:1
          |vpiLhs:
          \_part_select: , line:15, parent:work@dut.m_bits
            |vpiConstantSelect:1
            |vpiParent:
            \_ref_obj: (work@dut.m_bits)
            |vpiLeftRange:
            \_constant: , line:15
              |vpiConstType:7
              |vpiDecompile:31
              |vpiSize:32
              |INT:31
            |vpiRightRange:
            \_constant: , line:15
              |vpiConstType:7
              |vpiDecompile:0
              |vpiSize:32
              |INT:0
          |vpiRhs:
          \_ref_obj: (work@dut.m_pack_iter), line:15, parent:work@dut
            |vpiName:m_pack_iter
            |vpiFullName:work@dut.m_pack_iter
        |vpiStmt:
        \_assignment: , line:16, parent:work@dut
          |vpiOpType:24
          |vpiBlocking:1
          |vpiLhs:
          \_ref_obj: (work@dut.o), line:16, parent:work@dut
            |vpiName:o
            |vpiFullName:work@dut.o
            |vpiActual:
            \_logic_net: (work@dut.o), line:1, parent:work@dut
              |vpiName:o
              |vpiFullName:work@dut.o
          |vpiRhs:
          \_constant: , line:16
            |vpiConstType:7
            |vpiDecompile:1
            |vpiSize:32
            |INT:1
        |vpiStmt:
        \_assignment: , line:17, parent:work@dut
          |vpiOpType:82
          |vpiLhs:
          \_ref_obj: (work@dut.a), line:17, parent:work@dut
            |vpiName:a
            |vpiFullName:work@dut.a
          |vpiDelayControl:
          \_delay_control: 
            |#1
          |vpiRhs:
          \_ref_obj: (work@dut.idle), line:17, parent:work@dut
            |vpiName:idle
            |vpiFullName:work@dut.idle
        |vpiStmt:
        \_assignment: , line:18, parent:work@dut
          |vpiOpType:82
          |vpiLhs:
          \_ref_obj: (work@dut.nba), line:18, parent:work@dut
            |vpiName:nba
            |vpiFullName:work@dut.nba
          |vpiRhs:
          \_ref_obj: (work@dut.next_nba), line:18, parent:work@dut
            |vpiName:next_nba
            |vpiFullName:work@dut.next_nba
        |vpiStmt:
        \_assignment: , line:19, parent:work@dut
          |vpiOpType:82
          |vpiBlocking:1
          |vpiLhs:
          \_ref_obj: (work@dut.bb), line:19
            |vpiName:bb
            |vpiFullName:work@dut.bb
          |vpiDelayControl:
          \_delay_control: 
            |#1
          |vpiRhs:
          \_ref_obj: (work@dut.toto), line:19
            |vpiName:toto
            |vpiFullName:work@dut.toto
  |vpiPort:
  \_port: (clk), line:1, parent:work@dut
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.clk), line:1, parent:work@dut
        |vpiName:clk
        |vpiFullName:work@dut.clk
  |vpiPort:
  \_port: (o), line:1, parent:work@dut
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.o), line:1, parent:work@dut
        |vpiName:o
        |vpiFullName:work@dut.o
  |vpiTaskFunc:
  \_function: (work@dut.uvm_packer::get_packed_bits), line:5, parent:work@dut
    |vpiVisibility:1
    |vpiName:uvm_packer::get_packed_bits
    |vpiFullName:work@dut.uvm_packer::get_packed_bits
    |vpiIODecl:
    \_io_decl: (stream)
      |vpiName:stream
      |vpiDirection:6
      |vpiExpr:
      \_bit_var: (stream), line:5, parent:stream
        |vpiFullName:stream
    |vpiStmt:
    \_begin: (work@dut.uvm_packer::get_packed_bits), parent:work@dut.uvm_packer::get_packed_bits
      |vpiFullName:work@dut.uvm_packer::get_packed_bits
      |vpiStmt:
      \_assignment: , line:6, parent:work@dut.uvm_packer::get_packed_bits
        |vpiOpType:82
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (work@dut.uvm_packer::get_packed_bits.cover_info), line:6
          |vpiName:cover_info
          |vpiFullName:work@dut.uvm_packer::get_packed_bits.cover_info
        |vpiRhs:
        \_method_func_call: (new), line:6
          |vpiName:new
          |vpiArgument:
          \_operation: , line:6
            |vpiOpType:24
            |vpiOperand:
            \_hier_path: (cover_info.size), line:6
              |vpiName:cover_info.size
              |vpiActual:
              \_ref_obj: (cover_info)
                |vpiName:cover_info
              |vpiActual:
              \_ref_obj: (size)
                |vpiName:size
            |vpiOperand:
            \_constant: , line:6
              |vpiConstType:7
              |vpiDecompile:1
              |vpiSize:32
              |INT:1
          |vpiArgument:
          \_ref_obj: (cover_info), line:6
            |vpiName:cover_info
      |vpiStmt:
      \_assignment: , line:7, parent:work@dut.uvm_packer::get_packed_bits
        |vpiOpType:82
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (work@dut.uvm_packer::get_packed_bits.stream), line:7
          |vpiName:stream
          |vpiFullName:work@dut.uvm_packer::get_packed_bits.stream
        |vpiRhs:
        \_method_func_call: (new), line:7
          |vpiName:new
          |vpiArgument:
          \_ref_obj: (m_pack_iter), line:7
            |vpiName:m_pack_iter
      |vpiStmt:
      \_assignment: , line:8, parent:work@dut.uvm_packer::get_packed_bits
        |vpiOpType:82
        |vpiBlocking:1
        |vpiLhs:
        \_part_select: , line:8, parent:work@dut.uvm_packer::get_packed_bits.m_bits
          |vpiConstantSelect:1
          |vpiParent:
          \_ref_obj: (work@dut.uvm_packer::get_packed_bits.m_bits)
          |vpiLeftRange:
          \_constant: , line:8
            |vpiConstType:7
            |vpiDecompile:31
            |vpiSize:32
            |INT:31
          |vpiRightRange:
          \_constant: , line:8
            |vpiConstType:7
            |vpiDecompile:0
            |vpiSize:32
            |INT:0
        |vpiRhs:
        \_ref_obj: (work@dut.uvm_packer::get_packed_bits.m_pack_iter), line:8, parent:work@dut.uvm_packer::get_packed_bits
          |vpiName:m_pack_iter
          |vpiFullName:work@dut.uvm_packer::get_packed_bits.m_pack_iter
      |vpiStmt:
      \_assignment: , line:9, parent:work@dut.uvm_packer::get_packed_bits
        |vpiOpType:82
        |vpiBlocking:1
        |vpiLhs:
        \_part_select: , line:9, parent:work@dut.uvm_packer::get_packed_bits.m_bits
          |vpiConstantSelect:1
          |vpiParent:
          \_ref_obj: (work@dut.uvm_packer::get_packed_bits.m_bits)
          |vpiLeftRange:
          \_constant: , line:9
            |vpiConstType:7
            |vpiDecompile:63
            |vpiSize:32
            |INT:63
          |vpiRightRange:
          \_constant: , line:9
            |vpiConstType:7
            |vpiDecompile:32
            |vpiSize:32
            |INT:32
        |vpiRhs:
        \_ref_obj: (work@dut.uvm_packer::get_packed_bits.m_unpack_iter), line:9, parent:work@dut.uvm_packer::get_packed_bits
          |vpiName:m_unpack_iter
          |vpiFullName:work@dut.uvm_packer::get_packed_bits.m_unpack_iter
      |vpiStmt:
      \_for_stmt: (work@dut.uvm_packer::get_packed_bits), line:10, parent:work@dut.uvm_packer::get_packed_bits
        |vpiFullName:work@dut.uvm_packer::get_packed_bits
        |vpiCondition:
        \_operation: , line:10, parent:work@dut.uvm_packer::get_packed_bits
          |vpiOpType:20
          |vpiOperand:
          \_ref_obj: (work@dut.uvm_packer::get_packed_bits.i), line:10
            |vpiName:i
            |vpiFullName:work@dut.uvm_packer::get_packed_bits.i
          |vpiOperand:
          \_ref_obj: (work@dut.uvm_packer::get_packed_bits.m_pack_iter), line:10
            |vpiName:m_pack_iter
            |vpiFullName:work@dut.uvm_packer::get_packed_bits.m_pack_iter
        |vpiForInitStmt:
        \_assign_stmt: , parent:work@dut.uvm_packer::get_packed_bits
          |vpiRhs:
          \_constant: , line:10
            |vpiConstType:7
            |vpiDecompile:0
            |vpiSize:32
            |INT:0
          |vpiLhs:
          \_int_var: (work@dut.uvm_packer::get_packed_bits.i), line:10
            |vpiName:i
            |vpiFullName:work@dut.uvm_packer::get_packed_bits.i
        |vpiForIncStmt:
        \_operation: , line:10, parent:work@dut.uvm_packer::get_packed_bits
          |vpiOpType:62
          |vpiOperand:
          \_ref_obj: (i), line:10
            |vpiName:i
        |vpiStmt:
        \_assignment: , line:11, parent:work@dut.uvm_packer::get_packed_bits
          |vpiOpType:82
          |vpiBlocking:1
          |vpiLhs:
          \_bit_select: (work@dut.uvm_packer::get_packed_bits.stream), line:11
            |vpiName:stream
            |vpiFullName:work@dut.uvm_packer::get_packed_bits.stream
            |vpiIndex:
            \_ref_obj: (work@dut.uvm_packer::get_packed_bits.stream.i), line:11, parent:work@dut.uvm_packer::get_packed_bits.stream
              |vpiName:i
              |vpiFullName:work@dut.uvm_packer::get_packed_bits.stream.i
          |vpiRhs:
          \_bit_select: (work@dut.uvm_packer::get_packed_bits.m_bits), line:11
            |vpiName:m_bits
            |vpiFullName:work@dut.uvm_packer::get_packed_bits.m_bits
            |vpiIndex:
            \_ref_obj: (work@dut.uvm_packer::get_packed_bits.m_bits.i), line:11, parent:work@dut.uvm_packer::get_packed_bits.m_bits
              |vpiName:i
              |vpiFullName:work@dut.uvm_packer::get_packed_bits.m_bits.i
  |vpiNet:
  \_logic_net: (work@dut.clk), line:1, parent:work@dut
  |vpiNet:
  \_logic_net: (work@dut.o), line:1, parent:work@dut
|uhdmtopModules:
\_module: work@dut (work@dut) dut.sv:1: 
  |vpiDefName:work@dut
  |vpiName:work@dut
  |vpiProcess:
  \_always: , line:14, parent:work@dut
    |vpiAlwaysType:1
    |vpiStmt:
    \_event_control: , line:14
      |vpiCondition:
      \_operation: , line:14
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@dut.clk), line:14
          |vpiName:clk
          |vpiFullName:work@dut.clk
          |vpiActual:
          \_logic_net: (work@dut.clk), line:1, parent:work@dut
            |vpiName:clk
            |vpiFullName:work@dut.clk
      |vpiStmt:
      \_begin: (work@dut), line:14
        |vpiFullName:work@dut
        |vpiStmt:
        \_assignment: , line:15, parent:work@dut
          |vpiOpType:82
          |vpiBlocking:1
          |vpiLhs:
          \_part_select: , line:15, parent:work@dut.m_bits
            |vpiConstantSelect:1
            |vpiParent:
            \_ref_obj: (work@dut.m_bits)
            |vpiLeftRange:
            \_constant: , line:15
              |vpiConstType:7
              |vpiDecompile:31
              |vpiSize:32
              |INT:31
            |vpiRightRange:
            \_constant: , line:15
              |vpiConstType:7
              |vpiDecompile:0
              |vpiSize:32
              |INT:0
          |vpiRhs:
          \_ref_obj: (work@dut.m_pack_iter), line:15
            |vpiName:m_pack_iter
            |vpiFullName:work@dut.m_pack_iter
        |vpiStmt:
        \_assignment: , line:16, parent:work@dut
          |vpiOpType:24
          |vpiBlocking:1
          |vpiLhs:
          \_ref_obj: (work@dut.o), line:16
            |vpiName:o
            |vpiFullName:work@dut.o
            |vpiActual:
            \_logic_net: (work@dut.o), line:1, parent:work@dut
              |vpiName:o
              |vpiFullName:work@dut.o
          |vpiRhs:
          \_constant: , line:16
            |vpiConstType:7
            |vpiDecompile:1
            |vpiSize:32
            |INT:1
        |vpiStmt:
        \_assignment: , line:17, parent:work@dut
          |vpiOpType:82
          |vpiLhs:
          \_ref_obj: (work@dut.a), line:17
            |vpiName:a
            |vpiFullName:work@dut.a
          |vpiDelayControl:
          \_delay_control: 
            |#1
          |vpiRhs:
          \_ref_obj: (work@dut.idle), line:17
            |vpiName:idle
            |vpiFullName:work@dut.idle
        |vpiStmt:
        \_assignment: , line:18, parent:work@dut
          |vpiOpType:82
          |vpiLhs:
          \_ref_obj: (work@dut.nba), line:18
            |vpiName:nba
            |vpiFullName:work@dut.nba
          |vpiRhs:
          \_ref_obj: (work@dut.next_nba), line:18
            |vpiName:next_nba
            |vpiFullName:work@dut.next_nba
        |vpiStmt:
        \_assignment: , line:19, parent:work@dut
          |vpiOpType:82
          |vpiBlocking:1
          |vpiLhs:
          \_ref_obj: (work@dut.bb), line:19
            |vpiName:bb
            |vpiFullName:work@dut.bb
          |vpiDelayControl:
          \_delay_control: 
            |#1
          |vpiRhs:
          \_ref_obj: (work@dut.toto), line:19
            |vpiName:toto
            |vpiFullName:work@dut.toto
  |vpiPort:
  \_port: (clk), line:1, parent:work@dut
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.clk), line:1, parent:work@dut
  |vpiPort:
  \_port: (o), line:1, parent:work@dut
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.o), line:1, parent:work@dut
  |vpiTaskFunc:
  \_function: (work@dut.uvm_packer::get_packed_bits), line:5, parent:work@dut
    |vpiVisibility:1
    |vpiName:uvm_packer::get_packed_bits
    |vpiFullName:work@dut.uvm_packer::get_packed_bits
    |vpiIODecl:
    \_io_decl: (stream), parent:work@dut.uvm_packer::get_packed_bits
      |vpiName:stream
      |vpiDirection:6
      |vpiExpr:
      \_bit_var: (work@dut.uvm_packer::get_packed_bits.stream), line:5, parent:stream
        |vpiFullName:work@dut.uvm_packer::get_packed_bits.stream
    |vpiStmt:
    \_begin: (work@dut.uvm_packer::get_packed_bits), parent:work@dut.uvm_packer::get_packed_bits
      |vpiFullName:work@dut.uvm_packer::get_packed_bits
      |vpiStmt:
      \_assignment: , line:6, parent:work@dut.uvm_packer::get_packed_bits
        |vpiOpType:82
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (work@dut.uvm_packer::get_packed_bits.cover_info), line:6
          |vpiName:cover_info
          |vpiFullName:work@dut.uvm_packer::get_packed_bits.cover_info
        |vpiRhs:
        \_method_func_call: (new), line:6
          |vpiName:new
          |vpiArgument:
          \_operation: , line:6, parent:new
            |vpiOpType:24
            |vpiOperand:
            \_hier_path: (cover_info.size), line:6
              |vpiName:cover_info.size
              |vpiActual:
              \_ref_obj: (cover_info), parent:cover_info.size
                |vpiName:cover_info
              |vpiActual:
              \_ref_obj: (size), parent:cover_info.size
                |vpiName:size
            |vpiOperand:
            \_constant: , line:6
              |vpiConstType:7
              |vpiDecompile:1
              |vpiSize:32
              |INT:1
          |vpiArgument:
          \_ref_obj: (work@dut.uvm_packer::get_packed_bits.cover_info), line:6, parent:new
            |vpiName:cover_info
            |vpiFullName:work@dut.uvm_packer::get_packed_bits.cover_info
      |vpiStmt:
      \_assignment: , line:7, parent:work@dut.uvm_packer::get_packed_bits
        |vpiOpType:82
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (work@dut.uvm_packer::get_packed_bits.stream), line:7
          |vpiName:stream
          |vpiFullName:work@dut.uvm_packer::get_packed_bits.stream
          |vpiActual:
          \_bit_var: (stream), line:5, parent:stream
            |vpiFullName:stream
        |vpiRhs:
        \_method_func_call: (new), line:7
          |vpiName:new
          |vpiArgument:
          \_ref_obj: (work@dut.uvm_packer::get_packed_bits.m_pack_iter), line:7, parent:new
            |vpiName:m_pack_iter
            |vpiFullName:work@dut.uvm_packer::get_packed_bits.m_pack_iter
      |vpiStmt:
      \_assignment: , line:8, parent:work@dut.uvm_packer::get_packed_bits
        |vpiOpType:82
        |vpiBlocking:1
        |vpiLhs:
        \_part_select: , line:8, parent:work@dut.uvm_packer::get_packed_bits.m_bits
          |vpiConstantSelect:1
          |vpiParent:
          \_ref_obj: (work@dut.uvm_packer::get_packed_bits.m_bits)
          |vpiLeftRange:
          \_constant: , line:8
            |vpiConstType:7
            |vpiDecompile:31
            |vpiSize:32
            |INT:31
          |vpiRightRange:
          \_constant: , line:8
            |vpiConstType:7
            |vpiDecompile:0
            |vpiSize:32
            |INT:0
        |vpiRhs:
        \_ref_obj: (work@dut.uvm_packer::get_packed_bits.m_pack_iter), line:8
          |vpiName:m_pack_iter
          |vpiFullName:work@dut.uvm_packer::get_packed_bits.m_pack_iter
      |vpiStmt:
      \_assignment: , line:9, parent:work@dut.uvm_packer::get_packed_bits
        |vpiOpType:82
        |vpiBlocking:1
        |vpiLhs:
        \_part_select: , line:9, parent:work@dut.uvm_packer::get_packed_bits.m_bits
          |vpiConstantSelect:1
          |vpiParent:
          \_ref_obj: (work@dut.uvm_packer::get_packed_bits.m_bits)
          |vpiLeftRange:
          \_constant: , line:9
            |vpiConstType:7
            |vpiDecompile:63
            |vpiSize:32
            |INT:63
          |vpiRightRange:
          \_constant: , line:9
            |vpiConstType:7
            |vpiDecompile:32
            |vpiSize:32
            |INT:32
        |vpiRhs:
        \_ref_obj: (work@dut.uvm_packer::get_packed_bits.m_unpack_iter), line:9
          |vpiName:m_unpack_iter
          |vpiFullName:work@dut.uvm_packer::get_packed_bits.m_unpack_iter
      |vpiStmt:
      \_for_stmt: (work@dut.uvm_packer::get_packed_bits), line:10, parent:work@dut.uvm_packer::get_packed_bits
        |vpiFullName:work@dut.uvm_packer::get_packed_bits
        |vpiCondition:
        \_operation: , line:10, parent:work@dut.uvm_packer::get_packed_bits
          |vpiOpType:20
          |vpiOperand:
          \_ref_obj: (work@dut.uvm_packer::get_packed_bits.i), line:10
            |vpiName:i
            |vpiFullName:work@dut.uvm_packer::get_packed_bits.i
          |vpiOperand:
          \_ref_obj: (work@dut.uvm_packer::get_packed_bits.m_pack_iter), line:10
            |vpiName:m_pack_iter
            |vpiFullName:work@dut.uvm_packer::get_packed_bits.m_pack_iter
        |vpiForInitStmt:
        \_assign_stmt: , parent:work@dut.uvm_packer::get_packed_bits
          |vpiRhs:
          \_constant: , line:10
            |vpiConstType:7
            |vpiDecompile:0
            |vpiSize:32
            |INT:0
          |vpiLhs:
          \_int_var: (work@dut.uvm_packer::get_packed_bits.i), line:10
            |vpiName:i
            |vpiFullName:work@dut.uvm_packer::get_packed_bits.i
        |vpiForIncStmt:
        \_operation: , line:10, parent:work@dut.uvm_packer::get_packed_bits
          |vpiOpType:62
          |vpiOperand:
          \_ref_obj: (work@dut.uvm_packer::get_packed_bits.i), line:10
            |vpiName:i
            |vpiFullName:work@dut.uvm_packer::get_packed_bits.i
        |vpiStmt:
        \_assignment: , line:11, parent:work@dut.uvm_packer::get_packed_bits
          |vpiOpType:82
          |vpiBlocking:1
          |vpiLhs:
          \_bit_select: (work@dut.uvm_packer::get_packed_bits.stream), line:11
            |vpiName:stream
            |vpiFullName:work@dut.uvm_packer::get_packed_bits.stream
            |vpiIndex:
            \_ref_obj: (work@dut.uvm_packer::get_packed_bits.stream.i), line:11, parent:work@dut.uvm_packer::get_packed_bits.stream
              |vpiName:i
              |vpiFullName:work@dut.uvm_packer::get_packed_bits.stream.i
          |vpiRhs:
          \_bit_select: (work@dut.uvm_packer::get_packed_bits.m_bits), line:11
            |vpiName:m_bits
            |vpiFullName:work@dut.uvm_packer::get_packed_bits.m_bits
            |vpiIndex:
            \_ref_obj: (work@dut.uvm_packer::get_packed_bits.m_bits.i), line:11, parent:work@dut.uvm_packer::get_packed_bits.m_bits
              |vpiName:i
              |vpiFullName:work@dut.uvm_packer::get_packed_bits.m_bits.i
  |vpiNet:
  \_logic_net: (work@dut.clk), line:1, parent:work@dut
  |vpiNet:
  \_logic_net: (work@dut.o), line:1, parent:work@dut
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 6

