

================================================================
== Vitis HLS Report for 'Loop_VITIS_LOOP_38_1_proc'
================================================================
* Date:           Wed Feb 24 15:49:46 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        batch
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.190 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_38_1  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 13 [1/1] (1.09ns)   --->   "%k0_1_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %k0_1" [deform.cpp:40]   --->   Operation 13 'read' 'k0_1_read' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 14 [1/1] (1.09ns)   --->   "%ret_V_1_loc_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %ret_V_1_loc"   --->   Operation 14 'read' 'ret_V_1_loc_read' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %ret_V_1_loc_read, i32 4, i32 31" [deform.cpp:38]   --->   Operation 15 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln40_2 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %k0_1_read, i32 3, i32 63" [deform.cpp:40]   --->   Operation 16 'partselect' 'trunc_ln40_2' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.19>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i61 %trunc_ln40_2" [deform.cpp:40]   --->   Operation 17 'sext' 'sext_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i64 %gmem2, i64 %sext_ln40" [deform.cpp:40]   --->   Operation 18 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln_cast = zext i28 %trunc_ln" [deform.cpp:38]   --->   Operation 19 'zext' 'trunc_ln_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [7/7] (2.19ns)   --->   "%gmem2_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem2_addr, i32 %trunc_ln_cast" [deform.cpp:40]   --->   Operation 20 'readreq' 'gmem2_addr_1_rd_req' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 2.19>
ST_3 : Operation 21 [6/7] (2.19ns)   --->   "%gmem2_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem2_addr, i32 %trunc_ln_cast" [deform.cpp:40]   --->   Operation 21 'readreq' 'gmem2_addr_1_rd_req' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.19>
ST_4 : Operation 22 [5/7] (2.19ns)   --->   "%gmem2_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem2_addr, i32 %trunc_ln_cast" [deform.cpp:40]   --->   Operation 22 'readreq' 'gmem2_addr_1_rd_req' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.19>
ST_5 : Operation 23 [4/7] (2.19ns)   --->   "%gmem2_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem2_addr, i32 %trunc_ln_cast" [deform.cpp:40]   --->   Operation 23 'readreq' 'gmem2_addr_1_rd_req' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.19>
ST_6 : Operation 24 [3/7] (2.19ns)   --->   "%gmem2_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem2_addr, i32 %trunc_ln_cast" [deform.cpp:40]   --->   Operation 24 'readreq' 'gmem2_addr_1_rd_req' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.19>
ST_7 : Operation 25 [2/7] (2.19ns)   --->   "%gmem2_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem2_addr, i32 %trunc_ln_cast" [deform.cpp:40]   --->   Operation 25 'readreq' 'gmem2_addr_1_rd_req' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.19>
ST_8 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem2, void @empty_27, i32 0, i32 0, void @empty_18, i32 0, i32 2, void @empty_29, void @empty_5, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %k0_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ret_V_1_loc, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem2, void @empty_27, i32 0, i32 0, void @empty_18, i32 0, i32 2, void @empty_29, void @empty_5, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 30 [1/7] (2.19ns)   --->   "%gmem2_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem2_addr, i32 %trunc_ln_cast" [deform.cpp:40]   --->   Operation 30 'readreq' 'gmem2_addr_1_rd_req' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 31 [1/1] (0.48ns)   --->   "%br_ln38 = br void" [deform.cpp:38]   --->   Operation 31 'br' 'br_ln38' <Predicate = true> <Delay = 0.48>

State 9 <SV = 8> <Delay = 1.15>
ST_9 : Operation 32 [1/1] (0.00ns)   --->   "%i = phi i28 %add_ln38, void, i28 0, void %entry" [deform.cpp:38]   --->   Operation 32 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 33 [1/1] (1.15ns)   --->   "%add_ln38 = add i28 %i, i28 1" [deform.cpp:38]   --->   Operation 33 'add' 'add_ln38' <Predicate = true> <Delay = 1.15> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 34 [1/1] (1.04ns)   --->   "%icmp_ln878 = icmp_eq  i28 %i, i28 %trunc_ln"   --->   Operation 34 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 1.04> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln878, void, void %.exit" [deform.cpp:38]   --->   Operation 35 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 36 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i11 @_ssdm_op_PartSelect.i11.i28.i32.i32, i28 %i, i32 4, i32 14" [deform.cpp:40]   --->   Operation 36 'partselect' 'lshr_ln' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_9 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i28 %i" [deform.cpp:40]   --->   Operation 37 'trunc' 'trunc_ln40' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_9 : Operation 38 [1/1] (0.87ns)   --->   "%switch_ln40 = switch i4 %trunc_ln40, void %branch15.i.i, i4 0, void %branch0.i.i, i4 1, void %branch1.i.i, i4 2, void %branch2.i.i, i4 3, void %branch3.i.i, i4 4, void %branch4.i.i, i4 5, void %branch5.i.i, i4 6, void %branch6.i.i, i4 7, void %branch7.i.i, i4 8, void %branch8.i.i, i4 9, void %branch9.i.i, i4 10, void %branch10.i.i, i4 11, void %branch11.i.i, i4 12, void %branch12.i.i, i4 13, void %branch13.i.i, i4 14, void %branch14.i.i" [deform.cpp:40]   --->   Operation 38 'switch' 'switch_ln40' <Predicate = (!icmp_ln878)> <Delay = 0.87>

State 10 <SV = 9> <Delay = 2.19>
ST_10 : Operation 39 [1/1] (2.19ns)   --->   "%gmem2_addr_read = read i64 @_ssdm_op_Read.m_axi.i64P1A, i64 %gmem2_addr" [deform.cpp:40]   --->   Operation 39 'read' 'gmem2_addr_read' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln40 = br void" [deform.cpp:40]   --->   Operation 40 'br' 'br_ln40' <Predicate = (trunc_ln40 == 14)> <Delay = 0.00>
ST_10 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln40 = br void" [deform.cpp:40]   --->   Operation 41 'br' 'br_ln40' <Predicate = (trunc_ln40 == 13)> <Delay = 0.00>
ST_10 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln40 = br void" [deform.cpp:40]   --->   Operation 42 'br' 'br_ln40' <Predicate = (trunc_ln40 == 12)> <Delay = 0.00>
ST_10 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln40 = br void" [deform.cpp:40]   --->   Operation 43 'br' 'br_ln40' <Predicate = (trunc_ln40 == 11)> <Delay = 0.00>
ST_10 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln40 = br void" [deform.cpp:40]   --->   Operation 44 'br' 'br_ln40' <Predicate = (trunc_ln40 == 10)> <Delay = 0.00>
ST_10 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln40 = br void" [deform.cpp:40]   --->   Operation 45 'br' 'br_ln40' <Predicate = (trunc_ln40 == 9)> <Delay = 0.00>
ST_10 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln40 = br void" [deform.cpp:40]   --->   Operation 46 'br' 'br_ln40' <Predicate = (trunc_ln40 == 8)> <Delay = 0.00>
ST_10 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln40 = br void" [deform.cpp:40]   --->   Operation 47 'br' 'br_ln40' <Predicate = (trunc_ln40 == 7)> <Delay = 0.00>
ST_10 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln40 = br void" [deform.cpp:40]   --->   Operation 48 'br' 'br_ln40' <Predicate = (trunc_ln40 == 6)> <Delay = 0.00>
ST_10 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln40 = br void" [deform.cpp:40]   --->   Operation 49 'br' 'br_ln40' <Predicate = (trunc_ln40 == 5)> <Delay = 0.00>
ST_10 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln40 = br void" [deform.cpp:40]   --->   Operation 50 'br' 'br_ln40' <Predicate = (trunc_ln40 == 4)> <Delay = 0.00>
ST_10 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln40 = br void" [deform.cpp:40]   --->   Operation 51 'br' 'br_ln40' <Predicate = (trunc_ln40 == 3)> <Delay = 0.00>
ST_10 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln40 = br void" [deform.cpp:40]   --->   Operation 52 'br' 'br_ln40' <Predicate = (trunc_ln40 == 2)> <Delay = 0.00>
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln40 = br void" [deform.cpp:40]   --->   Operation 53 'br' 'br_ln40' <Predicate = (trunc_ln40 == 1)> <Delay = 0.00>
ST_10 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln40 = br void" [deform.cpp:40]   --->   Operation 54 'br' 'br_ln40' <Predicate = (trunc_ln40 == 0)> <Delay = 0.00>
ST_10 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln40 = br void" [deform.cpp:40]   --->   Operation 55 'br' 'br_ln40' <Predicate = (trunc_ln40 == 15)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 1.35>
ST_11 : Operation 56 [1/1] (0.00ns)   --->   "%specpipeline_ln40 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_18" [deform.cpp:40]   --->   Operation 56 'specpipeline' 'specpipeline_ln40' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [deform.cpp:40]   --->   Operation 57 'specloopname' 'specloopname_ln40' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i11 %lshr_ln" [deform.cpp:40]   --->   Operation 58 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "%k1_buffer_V_0_addr = getelementptr i64 %k1_buffer_V_0, i64 0, i64 %zext_ln40" [deform.cpp:40]   --->   Operation 59 'getelementptr' 'k1_buffer_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "%k1_buffer_V_1_addr = getelementptr i64 %k1_buffer_V_1, i64 0, i64 %zext_ln40" [deform.cpp:40]   --->   Operation 60 'getelementptr' 'k1_buffer_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 61 [1/1] (0.00ns)   --->   "%k1_buffer_V_2_addr = getelementptr i64 %k1_buffer_V_2, i64 0, i64 %zext_ln40" [deform.cpp:40]   --->   Operation 61 'getelementptr' 'k1_buffer_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 62 [1/1] (0.00ns)   --->   "%k1_buffer_V_3_addr = getelementptr i64 %k1_buffer_V_3, i64 0, i64 %zext_ln40" [deform.cpp:40]   --->   Operation 62 'getelementptr' 'k1_buffer_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 63 [1/1] (0.00ns)   --->   "%k1_buffer_V_4_addr = getelementptr i64 %k1_buffer_V_4, i64 0, i64 %zext_ln40" [deform.cpp:40]   --->   Operation 63 'getelementptr' 'k1_buffer_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 64 [1/1] (0.00ns)   --->   "%k1_buffer_V_5_addr = getelementptr i64 %k1_buffer_V_5, i64 0, i64 %zext_ln40" [deform.cpp:40]   --->   Operation 64 'getelementptr' 'k1_buffer_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 65 [1/1] (0.00ns)   --->   "%k1_buffer_V_6_addr = getelementptr i64 %k1_buffer_V_6, i64 0, i64 %zext_ln40" [deform.cpp:40]   --->   Operation 65 'getelementptr' 'k1_buffer_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 66 [1/1] (0.00ns)   --->   "%k1_buffer_V_7_addr = getelementptr i64 %k1_buffer_V_7, i64 0, i64 %zext_ln40" [deform.cpp:40]   --->   Operation 66 'getelementptr' 'k1_buffer_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 67 [1/1] (0.00ns)   --->   "%k1_buffer_V_8_addr = getelementptr i64 %k1_buffer_V_8, i64 0, i64 %zext_ln40" [deform.cpp:40]   --->   Operation 67 'getelementptr' 'k1_buffer_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 68 [1/1] (0.00ns)   --->   "%k1_buffer_V_9_addr = getelementptr i64 %k1_buffer_V_9, i64 0, i64 %zext_ln40" [deform.cpp:40]   --->   Operation 68 'getelementptr' 'k1_buffer_V_9_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 69 [1/1] (0.00ns)   --->   "%k1_buffer_V_10_addr = getelementptr i64 %k1_buffer_V_10, i64 0, i64 %zext_ln40" [deform.cpp:40]   --->   Operation 69 'getelementptr' 'k1_buffer_V_10_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 70 [1/1] (0.00ns)   --->   "%k1_buffer_V_11_addr = getelementptr i64 %k1_buffer_V_11, i64 0, i64 %zext_ln40" [deform.cpp:40]   --->   Operation 70 'getelementptr' 'k1_buffer_V_11_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 71 [1/1] (0.00ns)   --->   "%k1_buffer_V_12_addr = getelementptr i64 %k1_buffer_V_12, i64 0, i64 %zext_ln40" [deform.cpp:40]   --->   Operation 71 'getelementptr' 'k1_buffer_V_12_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "%k1_buffer_V_13_addr = getelementptr i64 %k1_buffer_V_13, i64 0, i64 %zext_ln40" [deform.cpp:40]   --->   Operation 72 'getelementptr' 'k1_buffer_V_13_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%k1_buffer_V_14_addr = getelementptr i64 %k1_buffer_V_14, i64 0, i64 %zext_ln40" [deform.cpp:40]   --->   Operation 73 'getelementptr' 'k1_buffer_V_14_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%k1_buffer_V_15_addr = getelementptr i64 %k1_buffer_V_15, i64 0, i64 %zext_ln40" [deform.cpp:40]   --->   Operation 74 'getelementptr' 'k1_buffer_V_15_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 75 [1/1] (1.35ns)   --->   "%store_ln40 = store i64 %gmem2_addr_read, i11 %k1_buffer_V_14_addr" [deform.cpp:40]   --->   Operation 75 'store' 'store_ln40' <Predicate = (trunc_ln40 == 14)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_11 : Operation 76 [1/1] (1.35ns)   --->   "%store_ln40 = store i64 %gmem2_addr_read, i11 %k1_buffer_V_13_addr" [deform.cpp:40]   --->   Operation 76 'store' 'store_ln40' <Predicate = (trunc_ln40 == 13)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_11 : Operation 77 [1/1] (1.35ns)   --->   "%store_ln40 = store i64 %gmem2_addr_read, i11 %k1_buffer_V_12_addr" [deform.cpp:40]   --->   Operation 77 'store' 'store_ln40' <Predicate = (trunc_ln40 == 12)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_11 : Operation 78 [1/1] (1.35ns)   --->   "%store_ln40 = store i64 %gmem2_addr_read, i11 %k1_buffer_V_11_addr" [deform.cpp:40]   --->   Operation 78 'store' 'store_ln40' <Predicate = (trunc_ln40 == 11)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_11 : Operation 79 [1/1] (1.35ns)   --->   "%store_ln40 = store i64 %gmem2_addr_read, i11 %k1_buffer_V_10_addr" [deform.cpp:40]   --->   Operation 79 'store' 'store_ln40' <Predicate = (trunc_ln40 == 10)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_11 : Operation 80 [1/1] (1.35ns)   --->   "%store_ln40 = store i64 %gmem2_addr_read, i11 %k1_buffer_V_9_addr" [deform.cpp:40]   --->   Operation 80 'store' 'store_ln40' <Predicate = (trunc_ln40 == 9)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_11 : Operation 81 [1/1] (1.35ns)   --->   "%store_ln40 = store i64 %gmem2_addr_read, i11 %k1_buffer_V_8_addr" [deform.cpp:40]   --->   Operation 81 'store' 'store_ln40' <Predicate = (trunc_ln40 == 8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_11 : Operation 82 [1/1] (1.35ns)   --->   "%store_ln40 = store i64 %gmem2_addr_read, i11 %k1_buffer_V_7_addr" [deform.cpp:40]   --->   Operation 82 'store' 'store_ln40' <Predicate = (trunc_ln40 == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_11 : Operation 83 [1/1] (1.35ns)   --->   "%store_ln40 = store i64 %gmem2_addr_read, i11 %k1_buffer_V_6_addr" [deform.cpp:40]   --->   Operation 83 'store' 'store_ln40' <Predicate = (trunc_ln40 == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_11 : Operation 84 [1/1] (1.35ns)   --->   "%store_ln40 = store i64 %gmem2_addr_read, i11 %k1_buffer_V_5_addr" [deform.cpp:40]   --->   Operation 84 'store' 'store_ln40' <Predicate = (trunc_ln40 == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_11 : Operation 85 [1/1] (1.35ns)   --->   "%store_ln40 = store i64 %gmem2_addr_read, i11 %k1_buffer_V_4_addr" [deform.cpp:40]   --->   Operation 85 'store' 'store_ln40' <Predicate = (trunc_ln40 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_11 : Operation 86 [1/1] (1.35ns)   --->   "%store_ln40 = store i64 %gmem2_addr_read, i11 %k1_buffer_V_3_addr" [deform.cpp:40]   --->   Operation 86 'store' 'store_ln40' <Predicate = (trunc_ln40 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_11 : Operation 87 [1/1] (1.35ns)   --->   "%store_ln40 = store i64 %gmem2_addr_read, i11 %k1_buffer_V_2_addr" [deform.cpp:40]   --->   Operation 87 'store' 'store_ln40' <Predicate = (trunc_ln40 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_11 : Operation 88 [1/1] (1.35ns)   --->   "%store_ln40 = store i64 %gmem2_addr_read, i11 %k1_buffer_V_1_addr" [deform.cpp:40]   --->   Operation 88 'store' 'store_ln40' <Predicate = (trunc_ln40 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_11 : Operation 89 [1/1] (1.35ns)   --->   "%store_ln40 = store i64 %gmem2_addr_read, i11 %k1_buffer_V_0_addr" [deform.cpp:40]   --->   Operation 89 'store' 'store_ln40' <Predicate = (trunc_ln40 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_11 : Operation 90 [1/1] (1.35ns)   --->   "%store_ln40 = store i64 %gmem2_addr_read, i11 %k1_buffer_V_15_addr" [deform.cpp:40]   --->   Operation 90 'store' 'store_ln40' <Predicate = (trunc_ln40 == 15)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln38 = br void" [deform.cpp:38]   --->   Operation 91 'br' 'br_ln38' <Predicate = (!icmp_ln878)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 0.00>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 92 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ret_V_1_loc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ k1_buffer_V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ k1_buffer_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ k1_buffer_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ k1_buffer_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ k1_buffer_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ k1_buffer_V_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ k1_buffer_V_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ k1_buffer_V_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ k1_buffer_V_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ k1_buffer_V_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ k1_buffer_V_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ k1_buffer_V_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ k1_buffer_V_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ k1_buffer_V_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ k1_buffer_V_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ k1_buffer_V_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ k0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k0_1_read           (read         ) [ 0000000000000]
ret_V_1_loc_read    (read         ) [ 0000000000000]
trunc_ln            (partselect   ) [ 0011111111110]
trunc_ln40_2        (partselect   ) [ 0010000000000]
sext_ln40           (sext         ) [ 0000000000000]
gmem2_addr          (getelementptr) [ 0001111111110]
trunc_ln_cast       (zext         ) [ 0001111110000]
specinterface_ln0   (specinterface) [ 0000000000000]
specinterface_ln0   (specinterface) [ 0000000000000]
specinterface_ln0   (specinterface) [ 0000000000000]
specinterface_ln0   (specinterface) [ 0000000000000]
gmem2_addr_1_rd_req (readreq      ) [ 0000000000000]
br_ln38             (br           ) [ 0000000011110]
i                   (phi          ) [ 0000000001000]
add_ln38            (add          ) [ 0000000011110]
icmp_ln878          (icmp         ) [ 0000000001110]
br_ln38             (br           ) [ 0000000000000]
lshr_ln             (partselect   ) [ 0000000001110]
trunc_ln40          (trunc        ) [ 0000000001110]
switch_ln40         (switch       ) [ 0000000000000]
gmem2_addr_read     (read         ) [ 0000000001010]
br_ln40             (br           ) [ 0000000000000]
br_ln40             (br           ) [ 0000000000000]
br_ln40             (br           ) [ 0000000000000]
br_ln40             (br           ) [ 0000000000000]
br_ln40             (br           ) [ 0000000000000]
br_ln40             (br           ) [ 0000000000000]
br_ln40             (br           ) [ 0000000000000]
br_ln40             (br           ) [ 0000000000000]
br_ln40             (br           ) [ 0000000000000]
br_ln40             (br           ) [ 0000000000000]
br_ln40             (br           ) [ 0000000000000]
br_ln40             (br           ) [ 0000000000000]
br_ln40             (br           ) [ 0000000000000]
br_ln40             (br           ) [ 0000000000000]
br_ln40             (br           ) [ 0000000000000]
br_ln40             (br           ) [ 0000000000000]
specpipeline_ln40   (specpipeline ) [ 0000000000000]
specloopname_ln40   (specloopname ) [ 0000000000000]
zext_ln40           (zext         ) [ 0000000000000]
k1_buffer_V_0_addr  (getelementptr) [ 0000000000000]
k1_buffer_V_1_addr  (getelementptr) [ 0000000000000]
k1_buffer_V_2_addr  (getelementptr) [ 0000000000000]
k1_buffer_V_3_addr  (getelementptr) [ 0000000000000]
k1_buffer_V_4_addr  (getelementptr) [ 0000000000000]
k1_buffer_V_5_addr  (getelementptr) [ 0000000000000]
k1_buffer_V_6_addr  (getelementptr) [ 0000000000000]
k1_buffer_V_7_addr  (getelementptr) [ 0000000000000]
k1_buffer_V_8_addr  (getelementptr) [ 0000000000000]
k1_buffer_V_9_addr  (getelementptr) [ 0000000000000]
k1_buffer_V_10_addr (getelementptr) [ 0000000000000]
k1_buffer_V_11_addr (getelementptr) [ 0000000000000]
k1_buffer_V_12_addr (getelementptr) [ 0000000000000]
k1_buffer_V_13_addr (getelementptr) [ 0000000000000]
k1_buffer_V_14_addr (getelementptr) [ 0000000000000]
k1_buffer_V_15_addr (getelementptr) [ 0000000000000]
store_ln40          (store        ) [ 0000000000000]
store_ln40          (store        ) [ 0000000000000]
store_ln40          (store        ) [ 0000000000000]
store_ln40          (store        ) [ 0000000000000]
store_ln40          (store        ) [ 0000000000000]
store_ln40          (store        ) [ 0000000000000]
store_ln40          (store        ) [ 0000000000000]
store_ln40          (store        ) [ 0000000000000]
store_ln40          (store        ) [ 0000000000000]
store_ln40          (store        ) [ 0000000000000]
store_ln40          (store        ) [ 0000000000000]
store_ln40          (store        ) [ 0000000000000]
store_ln40          (store        ) [ 0000000000000]
store_ln40          (store        ) [ 0000000000000]
store_ln40          (store        ) [ 0000000000000]
store_ln40          (store        ) [ 0000000000000]
br_ln38             (br           ) [ 0000000011110]
ret_ln0             (ret          ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ret_V_1_loc">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ret_V_1_loc"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="k1_buffer_V_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k1_buffer_V_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="k1_buffer_V_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k1_buffer_V_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="k1_buffer_V_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k1_buffer_V_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="k1_buffer_V_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k1_buffer_V_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="k1_buffer_V_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k1_buffer_V_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="k1_buffer_V_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k1_buffer_V_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="k1_buffer_V_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k1_buffer_V_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="k1_buffer_V_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k1_buffer_V_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="k1_buffer_V_8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k1_buffer_V_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="k1_buffer_V_9">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k1_buffer_V_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="k1_buffer_V_10">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k1_buffer_V_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="k1_buffer_V_11">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k1_buffer_V_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="k1_buffer_V_12">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k1_buffer_V_12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="k1_buffer_V_13">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k1_buffer_V_13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="k1_buffer_V_14">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k1_buffer_V_14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="k1_buffer_V_15">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k1_buffer_V_15"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="k0_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k0_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="gmem2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i61.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i64P1A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i28.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i64P1A"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1004" name="k0_1_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="0"/>
<pin id="131" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="k0_1_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="ret_V_1_loc_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ret_V_1_loc_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_readreq_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="0"/>
<pin id="143" dir="0" index="2" bw="28" slack="0"/>
<pin id="144" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem2_addr_1_rd_req/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="gmem2_addr_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="0"/>
<pin id="148" dir="0" index="1" bw="64" slack="8"/>
<pin id="149" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem2_addr_read/10 "/>
</bind>
</comp>

<comp id="151" class="1004" name="k1_buffer_V_0_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="64" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="11" slack="0"/>
<pin id="155" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k1_buffer_V_0_addr/11 "/>
</bind>
</comp>

<comp id="158" class="1004" name="k1_buffer_V_1_addr_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="11" slack="0"/>
<pin id="162" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k1_buffer_V_1_addr/11 "/>
</bind>
</comp>

<comp id="165" class="1004" name="k1_buffer_V_2_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="64" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="11" slack="0"/>
<pin id="169" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k1_buffer_V_2_addr/11 "/>
</bind>
</comp>

<comp id="172" class="1004" name="k1_buffer_V_3_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="11" slack="0"/>
<pin id="176" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k1_buffer_V_3_addr/11 "/>
</bind>
</comp>

<comp id="179" class="1004" name="k1_buffer_V_4_addr_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="64" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="11" slack="0"/>
<pin id="183" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k1_buffer_V_4_addr/11 "/>
</bind>
</comp>

<comp id="186" class="1004" name="k1_buffer_V_5_addr_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="64" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="11" slack="0"/>
<pin id="190" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k1_buffer_V_5_addr/11 "/>
</bind>
</comp>

<comp id="193" class="1004" name="k1_buffer_V_6_addr_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="64" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="11" slack="0"/>
<pin id="197" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k1_buffer_V_6_addr/11 "/>
</bind>
</comp>

<comp id="200" class="1004" name="k1_buffer_V_7_addr_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="64" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="11" slack="0"/>
<pin id="204" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k1_buffer_V_7_addr/11 "/>
</bind>
</comp>

<comp id="207" class="1004" name="k1_buffer_V_8_addr_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="64" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="11" slack="0"/>
<pin id="211" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k1_buffer_V_8_addr/11 "/>
</bind>
</comp>

<comp id="214" class="1004" name="k1_buffer_V_9_addr_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="11" slack="0"/>
<pin id="218" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k1_buffer_V_9_addr/11 "/>
</bind>
</comp>

<comp id="221" class="1004" name="k1_buffer_V_10_addr_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="64" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="11" slack="0"/>
<pin id="225" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k1_buffer_V_10_addr/11 "/>
</bind>
</comp>

<comp id="228" class="1004" name="k1_buffer_V_11_addr_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="64" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="11" slack="0"/>
<pin id="232" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k1_buffer_V_11_addr/11 "/>
</bind>
</comp>

<comp id="235" class="1004" name="k1_buffer_V_12_addr_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="64" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="11" slack="0"/>
<pin id="239" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k1_buffer_V_12_addr/11 "/>
</bind>
</comp>

<comp id="242" class="1004" name="k1_buffer_V_13_addr_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="64" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="11" slack="0"/>
<pin id="246" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k1_buffer_V_13_addr/11 "/>
</bind>
</comp>

<comp id="249" class="1004" name="k1_buffer_V_14_addr_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="64" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="11" slack="0"/>
<pin id="253" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k1_buffer_V_14_addr/11 "/>
</bind>
</comp>

<comp id="256" class="1004" name="k1_buffer_V_15_addr_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="64" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="11" slack="0"/>
<pin id="260" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k1_buffer_V_15_addr/11 "/>
</bind>
</comp>

<comp id="263" class="1004" name="store_ln40_access_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="11" slack="0"/>
<pin id="265" dir="0" index="1" bw="64" slack="1"/>
<pin id="266" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/11 "/>
</bind>
</comp>

<comp id="269" class="1004" name="store_ln40_access_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="11" slack="0"/>
<pin id="271" dir="0" index="1" bw="64" slack="1"/>
<pin id="272" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/11 "/>
</bind>
</comp>

<comp id="275" class="1004" name="store_ln40_access_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="11" slack="0"/>
<pin id="277" dir="0" index="1" bw="64" slack="1"/>
<pin id="278" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/11 "/>
</bind>
</comp>

<comp id="281" class="1004" name="store_ln40_access_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="11" slack="0"/>
<pin id="283" dir="0" index="1" bw="64" slack="1"/>
<pin id="284" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/11 "/>
</bind>
</comp>

<comp id="287" class="1004" name="store_ln40_access_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="11" slack="0"/>
<pin id="289" dir="0" index="1" bw="64" slack="1"/>
<pin id="290" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/11 "/>
</bind>
</comp>

<comp id="293" class="1004" name="store_ln40_access_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="11" slack="0"/>
<pin id="295" dir="0" index="1" bw="64" slack="1"/>
<pin id="296" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/11 "/>
</bind>
</comp>

<comp id="299" class="1004" name="store_ln40_access_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="11" slack="0"/>
<pin id="301" dir="0" index="1" bw="64" slack="1"/>
<pin id="302" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/11 "/>
</bind>
</comp>

<comp id="305" class="1004" name="store_ln40_access_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="11" slack="0"/>
<pin id="307" dir="0" index="1" bw="64" slack="1"/>
<pin id="308" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/11 "/>
</bind>
</comp>

<comp id="311" class="1004" name="store_ln40_access_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="11" slack="0"/>
<pin id="313" dir="0" index="1" bw="64" slack="1"/>
<pin id="314" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="315" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/11 "/>
</bind>
</comp>

<comp id="317" class="1004" name="store_ln40_access_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="11" slack="0"/>
<pin id="319" dir="0" index="1" bw="64" slack="1"/>
<pin id="320" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/11 "/>
</bind>
</comp>

<comp id="323" class="1004" name="store_ln40_access_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="11" slack="0"/>
<pin id="325" dir="0" index="1" bw="64" slack="1"/>
<pin id="326" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/11 "/>
</bind>
</comp>

<comp id="329" class="1004" name="store_ln40_access_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="11" slack="0"/>
<pin id="331" dir="0" index="1" bw="64" slack="1"/>
<pin id="332" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/11 "/>
</bind>
</comp>

<comp id="335" class="1004" name="store_ln40_access_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="11" slack="0"/>
<pin id="337" dir="0" index="1" bw="64" slack="1"/>
<pin id="338" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="339" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/11 "/>
</bind>
</comp>

<comp id="341" class="1004" name="store_ln40_access_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="11" slack="0"/>
<pin id="343" dir="0" index="1" bw="64" slack="1"/>
<pin id="344" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="345" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/11 "/>
</bind>
</comp>

<comp id="347" class="1004" name="store_ln40_access_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="11" slack="0"/>
<pin id="349" dir="0" index="1" bw="64" slack="1"/>
<pin id="350" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="351" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/11 "/>
</bind>
</comp>

<comp id="353" class="1004" name="store_ln40_access_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="11" slack="0"/>
<pin id="355" dir="0" index="1" bw="64" slack="1"/>
<pin id="356" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="357" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/11 "/>
</bind>
</comp>

<comp id="359" class="1005" name="i_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="28" slack="1"/>
<pin id="361" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="363" class="1004" name="i_phi_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="28" slack="0"/>
<pin id="365" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="366" dir="0" index="2" bw="1" slack="1"/>
<pin id="367" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="368" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/9 "/>
</bind>
</comp>

<comp id="370" class="1004" name="trunc_ln_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="28" slack="0"/>
<pin id="372" dir="0" index="1" bw="32" slack="0"/>
<pin id="373" dir="0" index="2" bw="4" slack="0"/>
<pin id="374" dir="0" index="3" bw="6" slack="0"/>
<pin id="375" dir="1" index="4" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="trunc_ln40_2_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="61" slack="0"/>
<pin id="382" dir="0" index="1" bw="64" slack="0"/>
<pin id="383" dir="0" index="2" bw="3" slack="0"/>
<pin id="384" dir="0" index="3" bw="7" slack="0"/>
<pin id="385" dir="1" index="4" bw="61" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln40_2/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="sext_ln40_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="61" slack="1"/>
<pin id="392" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="gmem2_addr_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="64" slack="0"/>
<pin id="395" dir="0" index="1" bw="61" slack="0"/>
<pin id="396" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="trunc_ln_cast_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="28" slack="1"/>
<pin id="402" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="trunc_ln_cast/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="add_ln38_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="28" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38/9 "/>
</bind>
</comp>

<comp id="410" class="1004" name="icmp_ln878_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="28" slack="0"/>
<pin id="412" dir="0" index="1" bw="28" slack="8"/>
<pin id="413" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878/9 "/>
</bind>
</comp>

<comp id="415" class="1004" name="lshr_ln_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="11" slack="0"/>
<pin id="417" dir="0" index="1" bw="28" slack="0"/>
<pin id="418" dir="0" index="2" bw="4" slack="0"/>
<pin id="419" dir="0" index="3" bw="5" slack="0"/>
<pin id="420" dir="1" index="4" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/9 "/>
</bind>
</comp>

<comp id="425" class="1004" name="trunc_ln40_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="28" slack="0"/>
<pin id="427" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln40/9 "/>
</bind>
</comp>

<comp id="429" class="1004" name="zext_ln40_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="11" slack="2"/>
<pin id="431" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/11 "/>
</bind>
</comp>

<comp id="448" class="1005" name="trunc_ln_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="28" slack="1"/>
<pin id="450" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="454" class="1005" name="trunc_ln40_2_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="61" slack="1"/>
<pin id="456" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln40_2 "/>
</bind>
</comp>

<comp id="459" class="1005" name="gmem2_addr_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="64" slack="1"/>
<pin id="461" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem2_addr "/>
</bind>
</comp>

<comp id="465" class="1005" name="trunc_ln_cast_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="1"/>
<pin id="467" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln_cast "/>
</bind>
</comp>

<comp id="470" class="1005" name="add_ln38_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="28" slack="0"/>
<pin id="472" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opset="add_ln38 "/>
</bind>
</comp>

<comp id="475" class="1005" name="icmp_ln878_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="2"/>
<pin id="477" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln878 "/>
</bind>
</comp>

<comp id="479" class="1005" name="lshr_ln_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="11" slack="2"/>
<pin id="481" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="484" class="1005" name="trunc_ln40_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="4" slack="1"/>
<pin id="486" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln40 "/>
</bind>
</comp>

<comp id="488" class="1005" name="gmem2_addr_read_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="64" slack="1"/>
<pin id="490" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem2_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="132"><net_src comp="38" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="34" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="40" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="0" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="54" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="116" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="2" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="126" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="4" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="126" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="6" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="126" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="8" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="126" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="10" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="126" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="12" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="126" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="14" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="126" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="16" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="126" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="18" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="126" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="219"><net_src comp="20" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="126" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="22" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="126" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="233"><net_src comp="24" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="126" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="26" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="126" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="247"><net_src comp="28" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="126" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="254"><net_src comp="30" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="126" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="261"><net_src comp="32" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="126" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="268"><net_src comp="249" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="274"><net_src comp="242" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="280"><net_src comp="235" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="286"><net_src comp="228" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="292"><net_src comp="221" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="298"><net_src comp="214" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="304"><net_src comp="207" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="310"><net_src comp="200" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="316"><net_src comp="193" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="322"><net_src comp="186" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="328"><net_src comp="179" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="334"><net_src comp="172" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="340"><net_src comp="165" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="346"><net_src comp="158" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="352"><net_src comp="151" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="358"><net_src comp="256" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="362"><net_src comp="78" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="369"><net_src comp="359" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="376"><net_src comp="42" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="134" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="378"><net_src comp="44" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="379"><net_src comp="46" pin="0"/><net_sink comp="370" pin=3"/></net>

<net id="386"><net_src comp="48" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="128" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="388"><net_src comp="50" pin="0"/><net_sink comp="380" pin=2"/></net>

<net id="389"><net_src comp="52" pin="0"/><net_sink comp="380" pin=3"/></net>

<net id="397"><net_src comp="36" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="390" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="399"><net_src comp="393" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="403"><net_src comp="400" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="408"><net_src comp="363" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="80" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="363" pin="4"/><net_sink comp="410" pin=0"/></net>

<net id="421"><net_src comp="82" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="363" pin="4"/><net_sink comp="415" pin=1"/></net>

<net id="423"><net_src comp="44" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="424"><net_src comp="84" pin="0"/><net_sink comp="415" pin=3"/></net>

<net id="428"><net_src comp="363" pin="4"/><net_sink comp="425" pin=0"/></net>

<net id="432"><net_src comp="429" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="434"><net_src comp="429" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="435"><net_src comp="429" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="436"><net_src comp="429" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="437"><net_src comp="429" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="438"><net_src comp="429" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="439"><net_src comp="429" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="440"><net_src comp="429" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="441"><net_src comp="429" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="442"><net_src comp="429" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="443"><net_src comp="429" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="444"><net_src comp="429" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="445"><net_src comp="429" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="446"><net_src comp="429" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="447"><net_src comp="429" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="451"><net_src comp="370" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="453"><net_src comp="448" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="457"><net_src comp="380" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="462"><net_src comp="393" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="464"><net_src comp="459" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="468"><net_src comp="400" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="473"><net_src comp="404" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="478"><net_src comp="410" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="482"><net_src comp="415" pin="4"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="487"><net_src comp="425" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="491"><net_src comp="146" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="493"><net_src comp="488" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="494"><net_src comp="488" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="495"><net_src comp="488" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="496"><net_src comp="488" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="497"><net_src comp="488" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="498"><net_src comp="488" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="499"><net_src comp="488" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="500"><net_src comp="488" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="501"><net_src comp="488" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="502"><net_src comp="488" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="503"><net_src comp="488" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="504"><net_src comp="488" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="505"><net_src comp="488" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="506"><net_src comp="488" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="507"><net_src comp="488" pin="1"/><net_sink comp="353" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: k1_buffer_V_0 | {11 }
	Port: k1_buffer_V_1 | {11 }
	Port: k1_buffer_V_2 | {11 }
	Port: k1_buffer_V_3 | {11 }
	Port: k1_buffer_V_4 | {11 }
	Port: k1_buffer_V_5 | {11 }
	Port: k1_buffer_V_6 | {11 }
	Port: k1_buffer_V_7 | {11 }
	Port: k1_buffer_V_8 | {11 }
	Port: k1_buffer_V_9 | {11 }
	Port: k1_buffer_V_10 | {11 }
	Port: k1_buffer_V_11 | {11 }
	Port: k1_buffer_V_12 | {11 }
	Port: k1_buffer_V_13 | {11 }
	Port: k1_buffer_V_14 | {11 }
	Port: k1_buffer_V_15 | {11 }
 - Input state : 
	Port: Loop_VITIS_LOOP_38_1_proc : ret_V_1_loc | {1 }
	Port: Loop_VITIS_LOOP_38_1_proc : k0_1 | {1 }
	Port: Loop_VITIS_LOOP_38_1_proc : gmem2 | {2 3 4 5 6 7 8 10 }
  - Chain level:
	State 1
	State 2
		gmem2_addr : 1
		gmem2_addr_1_rd_req : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		add_ln38 : 1
		icmp_ln878 : 1
		br_ln38 : 2
		lshr_ln : 1
		trunc_ln40 : 1
		switch_ln40 : 2
	State 10
	State 11
		k1_buffer_V_0_addr : 1
		k1_buffer_V_1_addr : 1
		k1_buffer_V_2_addr : 1
		k1_buffer_V_3_addr : 1
		k1_buffer_V_4_addr : 1
		k1_buffer_V_5_addr : 1
		k1_buffer_V_6_addr : 1
		k1_buffer_V_7_addr : 1
		k1_buffer_V_8_addr : 1
		k1_buffer_V_9_addr : 1
		k1_buffer_V_10_addr : 1
		k1_buffer_V_11_addr : 1
		k1_buffer_V_12_addr : 1
		k1_buffer_V_13_addr : 1
		k1_buffer_V_14_addr : 1
		k1_buffer_V_15_addr : 1
		store_ln40 : 2
		store_ln40 : 2
		store_ln40 : 2
		store_ln40 : 2
		store_ln40 : 2
		store_ln40 : 2
		store_ln40 : 2
		store_ln40 : 2
		store_ln40 : 2
		store_ln40 : 2
		store_ln40 : 2
		store_ln40 : 2
		store_ln40 : 2
		store_ln40 : 2
		store_ln40 : 2
		store_ln40 : 2
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|    add   |        add_ln38_fu_404       |    0    |    35   |
|----------|------------------------------|---------|---------|
|   icmp   |       icmp_ln878_fu_410      |    0    |    18   |
|----------|------------------------------|---------|---------|
|          |     k0_1_read_read_fu_128    |    0    |    0    |
|   read   | ret_V_1_loc_read_read_fu_134 |    0    |    0    |
|          |  gmem2_addr_read_read_fu_146 |    0    |    0    |
|----------|------------------------------|---------|---------|
|  readreq |      grp_readreq_fu_140      |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |        trunc_ln_fu_370       |    0    |    0    |
|partselect|      trunc_ln40_2_fu_380     |    0    |    0    |
|          |        lshr_ln_fu_415        |    0    |    0    |
|----------|------------------------------|---------|---------|
|   sext   |       sext_ln40_fu_390       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |     trunc_ln_cast_fu_400     |    0    |    0    |
|          |       zext_ln40_fu_429       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |       trunc_ln40_fu_425      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    53   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    add_ln38_reg_470   |   28   |
|gmem2_addr_read_reg_488|   64   |
|   gmem2_addr_reg_459  |   64   |
|       i_reg_359       |   28   |
|   icmp_ln878_reg_475  |    1   |
|    lshr_ln_reg_479    |   11   |
|  trunc_ln40_2_reg_454 |   61   |
|   trunc_ln40_reg_484  |    4   |
| trunc_ln_cast_reg_465 |   32   |
|    trunc_ln_reg_448   |   28   |
+-----------------------+--------+
|         Total         |   321  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_140 |  p1  |   2  |  64  |   128  ||    9    |
| grp_readreq_fu_140 |  p2  |   2  |  28  |   56   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   184  ||  0.978  ||    18   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   53   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   321  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   321  |   71   |
+-----------+--------+--------+--------+
