- 👋 Hi, I’m @ItteRevanth
- 👀 I’m interested in VLSI Design and Verification.
- 🌱 I’m did my graduation from Indian Institute of Technology,Ropar.
- 🌱 My skills include Digital Design by Verilog HDL, Functional Verification using System Verilog and UVM, Data Analytics with ML and Python.
- 💞️ I’m looking to collaborate on VLSI and Data Analytics related projects.
- 📫 Reach me at https://www.linkedin.com/in/revanth-itte-221471235/

<!---
ItteRevanth/ItteRevanth is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
