git clone --depth 1 --no-tags https://github.com/lohithay/UVM-Simulation-JTAG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219661896
git clone --depth 1 --no-tags https://github.com/PedroHSCavalcante/reset-with-uvm-config-db.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216865443
git clone --depth 1 --no-tags https://github.com/divyashah98/CPU-P1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239330096
git clone --depth 1 --no-tags https://github.com/eladpar/Battle-City.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/232262988
git clone --depth 1 --no-tags https://github.com/PacoReinaCampo/MPSoC-MSP430.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239663261
git clone --depth 1 --no-tags https://github.com/BillNace/18341_P5_USB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219000892
git clone --depth 1 --no-tags https://github.com/olivezhaocmc/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214459608
git clone --depth 1 --no-tags https://github.com/dz1domin/BCDcounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/235638680
git clone --depth 1 --no-tags https://github.com/Avani8/otcompression.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/233167864
git clone --depth 1 --no-tags https://github.com/karthik-0398/fpmultiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225872315
git clone --depth 1 --no-tags https://github.com/abdo1819/pipline_mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226398816
git clone --depth 1 --no-tags https://github.com/gabepizz/bitcoinhash.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/232222677
git clone --depth 1 --no-tags https://github.com/leoP0/SystemVerylog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221134389
git clone --depth 1 --no-tags https://github.com/KimbeM/CGP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230604216
git clone --depth 1 --no-tags https://github.com/arundathi-shanthini/ELEC0028-Advanced-Digital-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/236199223
git clone --depth 1 --no-tags https://github.com/AlwaysSayingPleaseAndThankYou/ece_324_hw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/237809278
git clone --depth 1 --no-tags https://github.com/hamayelq/DAC-Waveform-Moving-Block-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/240376362
git clone --depth 1 --no-tags https://github.com/kalhorghazal/Mips-SingleCycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/237419660
git clone --depth 1 --no-tags https://github.com/BillNace/18341_P4_Assertions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215587765
git clone --depth 1 --no-tags https://github.com/Kent-Na/HUB-75_LED_MATRIX_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217923800
git clone --depth 1 --no-tags https://github.com/RobiNexy/SIMPLE_MIPS_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230046651
git clone --depth 1 --no-tags https://github.com/Ywang-Vision-Lab/ZYNQ-HDMI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/233752021
git clone --depth 1 --no-tags https://github.com/mjbas/questasim_experiments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218443851
git clone --depth 1 --no-tags https://github.com/PacoReinaCampo/PU-OR1K.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239579418
git clone --depth 1 --no-tags https://github.com/PacoReinaCampo/PU-MSP430.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/236041218
git clone --depth 1 --no-tags https://github.com/dihernandez/6.111.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214727985
git clone --depth 1 --no-tags https://github.com/ErickOF/PS-2-Keyboard-Controller-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222051453
git clone --depth 1 --no-tags https://github.com/jaycordaro/Basic-MAX10-FPGA-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223822961
git clone --depth 1 --no-tags https://github.com/eniva/fpga-controls.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225776657
git clone --depth 1 --no-tags https://github.com/vsandeepsekhar/UVM_Tutorial_Udemy_Coursework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239928412
git clone --depth 1 --no-tags https://github.com/makestuff/block-ram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/232080760
git clone --depth 1 --no-tags https://github.com/bibby-wang/ELEC4720A1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214786627
git clone --depth 1 --no-tags https://github.com/DeamonYang/FPGA_LVDS_LCD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216787553
git clone --depth 1 --no-tags https://github.com/hiiaka/uvm_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220215333
git clone --depth 1 --no-tags https://github.com/hellgate202/frame_buffer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229899068
git clone --depth 1 --no-tags https://github.com/Verdvana/LCM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231719005
git clone --depth 1 --no-tags https://github.com/shubhv26/UVM-verification-for-FIFO-DUT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225082950
git clone --depth 1 --no-tags https://github.com/mortepau/TFE4171.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/237609380
git clone --depth 1 --no-tags https://github.com/adiran4/Frogger.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227739889
git clone --depth 1 --no-tags https://github.com/rhianc/VHDL-Reactive-LED-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227662579
git clone --depth 1 --no-tags https://github.com/mofeing/pa-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229730250
git clone --depth 1 --no-tags https://github.com/igenovese/ece506_riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222605381
git clone --depth 1 --no-tags https://github.com/michaelGonzalez1812/geva.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214578284
git clone --depth 1 --no-tags https://github.com/abasak24/ece594Neuromorphic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218179435
git clone --depth 1 --no-tags https://github.com/Verdvana/DIV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231718169
git clone --depth 1 --no-tags https://github.com/zion-group/ZionProcessorComponentLib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223846587
git clone --depth 1 --no-tags https://github.com/tungfang/EE271-Introduction-to-Digital-Circuits-and-Systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225099613
git clone --depth 1 --no-tags https://github.com/Joseda8/ProcesadorARMv4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220138955
git clone --depth 1 --no-tags https://github.com/akerlund/RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230576365
git clone --depth 1 --no-tags https://github.com/d1vunit/ERM16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/235322023
git clone --depth 1 --no-tags https://github.com/DavidTou/string-hw-accelerator-nios2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223279133
git clone --depth 1 --no-tags https://github.com/ErickOF/MinComputerARMv4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217350623
git clone --depth 1 --no-tags https://github.com/dgist-datalab/HWaccel_BloomFTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216592800
git clone --depth 1 --no-tags https://github.com/KaiyueTao/tiao-yi-tiao.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229920520
git clone --depth 1 --no-tags https://github.com/recogni/recogni-ariane.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/233710325
git clone --depth 1 --no-tags https://github.com/Jevitate/467.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/235452585
git clone --depth 1 --no-tags https://github.com/pestalella/hw_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229085835
git clone --depth 1 --no-tags https://github.com/thata/R4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222847338
git clone --depth 1 --no-tags https://github.com/ErickOF/Single-Cycle-ARM-Processor-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221490175
git clone --depth 1 --no-tags https://github.com/rahulyesantharao/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227799065
git clone --depth 1 --no-tags https://github.com/chad-cole/spec_sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226569113
git clone --depth 1 --no-tags https://github.com/pablwoAraujo/Loac.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217293751
git clone --depth 1 --no-tags https://github.com/Stefan1027/AMBA_BUS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220963822
git clone --depth 1 --no-tags https://github.com/Psichico/Design-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239386565
git clone --depth 1 --no-tags https://github.com/Popungs/RPN_Calculator_sVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/238790656
git clone --depth 1 --no-tags https://github.com/lucionathan/LOAC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216413903
git clone --depth 1 --no-tags https://github.com/flasonil/lockstep_unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220989607
git clone --depth 1 --no-tags https://github.com/XinlueLiu/USB_Bulk_Transfer-Endpoint-AHB-Lite-SoC-Module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221796845
git clone --depth 1 --no-tags https://github.com/taneroksuz/wolv-z1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/234867107
git clone --depth 1 --no-tags https://github.com/Muellegr/MusicBox-Quartus-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/235694348
git clone --depth 1 --no-tags https://github.com/A626885813/.vimrc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/236918681
git clone --depth 1 --no-tags https://github.com/xinqiaozhang/MIPS_Projcet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214700075
git clone --depth 1 --no-tags https://github.com/jryebread/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214557044
git clone --depth 1 --no-tags https://github.com/nehuloswal/Project-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217634886
git clone --depth 1 --no-tags https://github.com/chahanCPU/FPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218209492
git clone --depth 1 --no-tags https://github.com/LucasCalabria/Infra-de-Hardware---Projeto---.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215946154
git clone --depth 1 --no-tags https://github.com/abhijiths94/WISC19CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214336120
git clone --depth 1 --no-tags https://github.com/hellgate202/sorting_network.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218709238
git clone --depth 1 --no-tags https://github.com/R3adOnlyJoe/cse-141l.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226236274
git clone --depth 1 --no-tags https://github.com/JoaoPi314/golomb_uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227124177
git clone --depth 1 --no-tags https://github.com/sheldonang/ece337project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227271725
git clone --depth 1 --no-tags https://github.com/TomoyaYokono/cpu_cache_sim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231912494
git clone --depth 1 --no-tags https://github.com/BobinShihJosh/Design-of-Digital-Circuits-and-Systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220598942
git clone --depth 1 --no-tags https://github.com/christine222/EE-271-Rasterizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221785353
git clone --depth 1 --no-tags https://github.com/A-aron-Huang/AlarmClock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/234854534
git clone --depth 1 --no-tags https://github.com/farukakgul/Cellular-Automata-Game-CS223.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/235871515
git clone --depth 1 --no-tags https://github.com/AlwaysSayingPleaseAndThankYou/ECE-324-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/234473335
git clone --depth 1 --no-tags https://github.com/NiravJadav/apb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/235758565
git clone --depth 1 --no-tags https://github.com/carolvalenca/LOAC-FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216428348
git clone --depth 1 --no-tags https://github.com/EfimAlekseevich/State-machine-on-FPGA-Altera-Cyclone-4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217122223
git clone --depth 1 --no-tags https://github.com/miistein/lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226268781
git clone --depth 1 --no-tags https://github.com/derekalyne/ECE_385_Before_enemies.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226789117
git clone --depth 1 --no-tags https://github.com/buzhonghua/SM4Encryptor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231072416
git clone --depth 1 --no-tags https://github.com/chriskara98/tictactoe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222780451
git clone --depth 1 --no-tags https://github.com/arkhadem/BISC_MVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222292731
git clone --depth 1 --no-tags https://github.com/H-S-S-11/basic-uart-transciever.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/234734534
git clone --depth 1 --no-tags https://github.com/egeturan/step_motor_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/235328051
git clone --depth 1 --no-tags https://github.com/egeturan/binary_multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/235328593
git clone --depth 1 --no-tags https://github.com/Tennsoku/ECE342.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/240363211
git clone --depth 1 --no-tags https://github.com/enforcedvalid/simkit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239757120
