<stg><name>chunkProcessor_Pipeline_VITIS_LOOP_22_1</name>


<trans_list>

<trans id="33" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:2 %store_ln22 = store i4 0, i4 %i_2

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc:0 %i = load i4 %i_2

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:1 %icmp_ln22 = icmp_eq  i4 %i, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln22"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:2 %add_ln22 = add i4 %i, i4 1

]]></Node>
<StgValue><ssdm name="add_ln22"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln22 = br i1 %icmp_ln22, void %for.inc.split, void %VITIS_LOOP_25_2.exitStub

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="4">
<![CDATA[
for.inc.split:0 %zext_ln22 = zext i4 %i

]]></Node>
<StgValue><ssdm name="zext_ln22"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:5 %input_r_addr = getelementptr i32 %input_r, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="input_r_addr"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="3">
<![CDATA[
for.inc.split:6 %input_r_load = load i3 %input_r_addr

]]></Node>
<StgValue><ssdm name="input_r_load"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:8 %store_ln22 = store i4 %add_ln22, i4 %i_2

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0">
<![CDATA[
VITIS_LOOP_25_2.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:1 %specpipeline_ln22 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln22"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:2 %speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln22"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:3 %specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln22"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:4 %wvars_addr = getelementptr i32 %wvars, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="wvars_addr"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="3">
<![CDATA[
for.inc.split:6 %input_r_load = load i3 %input_r_addr

]]></Node>
<StgValue><ssdm name="input_r_load"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
for.inc.split:7 %store_ln23 = store i32 %input_r_load, i3 %wvars_addr

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:9 %br_ln22 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="34" name="wvars" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="wvars"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="35" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="37" from="StgValue_36" to="i_2" fromId="36" toId="5">
</dataflow>
<dataflow id="39" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="38" toId="6">
</dataflow>
<dataflow id="40" from="input_r" to="specinterface_ln0" fromId="35" toId="6">
</dataflow>
<dataflow id="42" from="empty" to="specinterface_ln0" fromId="41" toId="6">
</dataflow>
<dataflow id="44" from="StgValue_43" to="specinterface_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="45" from="StgValue_43" to="specinterface_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="47" from="empty_0" to="specinterface_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="49" from="StgValue_48" to="specinterface_ln0" fromId="48" toId="6">
</dataflow>
<dataflow id="50" from="StgValue_43" to="specinterface_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="51" from="empty_0" to="specinterface_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="52" from="empty_0" to="specinterface_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="53" from="empty_0" to="specinterface_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="54" from="StgValue_43" to="specinterface_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="55" from="StgValue_43" to="specinterface_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="56" from="StgValue_43" to="specinterface_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="57" from="StgValue_43" to="specinterface_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="58" from="empty_0" to="specinterface_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="59" from="empty_0" to="specinterface_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="60" from="StgValue_48" to="specinterface_ln0" fromId="48" toId="6">
</dataflow>
<dataflow id="61" from="StgValue_43" to="specinterface_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="62" from="StgValue_43" to="specinterface_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="64" from="StgValue_63" to="store_ln22" fromId="63" toId="7">
</dataflow>
<dataflow id="65" from="i_2" to="store_ln22" fromId="5" toId="7">
</dataflow>
<dataflow id="66" from="i_2" to="i" fromId="5" toId="9">
</dataflow>
<dataflow id="67" from="i" to="icmp_ln22" fromId="9" toId="10">
</dataflow>
<dataflow id="69" from="StgValue_68" to="icmp_ln22" fromId="68" toId="10">
</dataflow>
<dataflow id="70" from="i" to="add_ln22" fromId="9" toId="11">
</dataflow>
<dataflow id="72" from="StgValue_71" to="add_ln22" fromId="71" toId="11">
</dataflow>
<dataflow id="73" from="icmp_ln22" to="br_ln22" fromId="10" toId="12">
</dataflow>
<dataflow id="74" from="i" to="zext_ln22" fromId="9" toId="13">
</dataflow>
<dataflow id="75" from="input_r" to="input_r_addr" fromId="35" toId="14">
</dataflow>
<dataflow id="77" from="StgValue_76" to="input_r_addr" fromId="76" toId="14">
</dataflow>
<dataflow id="78" from="zext_ln22" to="input_r_addr" fromId="13" toId="14">
</dataflow>
<dataflow id="79" from="input_r_addr" to="input_r_load" fromId="14" toId="15">
</dataflow>
<dataflow id="80" from="add_ln22" to="store_ln22" fromId="11" toId="16">
</dataflow>
<dataflow id="81" from="i_2" to="store_ln22" fromId="5" toId="16">
</dataflow>
<dataflow id="83" from="_ssdm_op_SpecPipeline" to="specpipeline_ln22" fromId="82" toId="17">
</dataflow>
<dataflow id="84" from="StgValue_48" to="specpipeline_ln22" fromId="48" toId="17">
</dataflow>
<dataflow id="85" from="StgValue_43" to="specpipeline_ln22" fromId="43" toId="17">
</dataflow>
<dataflow id="86" from="StgValue_43" to="specpipeline_ln22" fromId="43" toId="17">
</dataflow>
<dataflow id="87" from="StgValue_43" to="specpipeline_ln22" fromId="43" toId="17">
</dataflow>
<dataflow id="88" from="empty_0" to="specpipeline_ln22" fromId="46" toId="17">
</dataflow>
<dataflow id="90" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln22" fromId="89" toId="18">
</dataflow>
<dataflow id="92" from="StgValue_91" to="speclooptripcount_ln22" fromId="91" toId="18">
</dataflow>
<dataflow id="93" from="StgValue_91" to="speclooptripcount_ln22" fromId="91" toId="18">
</dataflow>
<dataflow id="94" from="StgValue_91" to="speclooptripcount_ln22" fromId="91" toId="18">
</dataflow>
<dataflow id="96" from="_ssdm_op_SpecLoopName" to="specloopname_ln22" fromId="95" toId="19">
</dataflow>
<dataflow id="98" from="empty_4" to="specloopname_ln22" fromId="97" toId="19">
</dataflow>
<dataflow id="99" from="wvars" to="wvars_addr" fromId="34" toId="20">
</dataflow>
<dataflow id="100" from="StgValue_76" to="wvars_addr" fromId="76" toId="20">
</dataflow>
<dataflow id="101" from="zext_ln22" to="wvars_addr" fromId="13" toId="20">
</dataflow>
<dataflow id="102" from="input_r_addr" to="input_r_load" fromId="14" toId="21">
</dataflow>
<dataflow id="103" from="input_r_load" to="store_ln23" fromId="21" toId="22">
</dataflow>
<dataflow id="104" from="wvars_addr" to="store_ln23" fromId="20" toId="22">
</dataflow>
<dataflow id="105" from="icmp_ln22" to="StgValue_2" fromId="10" toId="2">
</dataflow>
</dataflows>


</stg>
