{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2019,11,5]],"date-time":"2019-11-05T11:44:34Z","timestamp":1572954274488},"reference-count":59,"publisher":"Association for Computing Machinery (ACM)","issue":"ICFP","license":[{"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background","start":{"date-parts":[[2017,8,29]],"date-time":"2017-08-29T00:00:00Z","timestamp":1503964800000},"delay-in-days":0,"content-version":"vor"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Proc. ACM Program. Lang."],"published-print":{"date-parts":[[2017,8,29]]},"DOI":"10.1145\/3110268","type":"journal-article","created":{"date-parts":[[2017,8,29]],"date-time":"2017-08-29T18:19:41Z","timestamp":1504030781000},"page":"1-30","source":"Crossref","is-referenced-by-count":9,"title":["Kami: a platform for high-level parametric hardware specification and its modular verification"],"prefix":"10.1145","volume":"1","author":[{"given":"Joonwon","family":"Choi","sequence":"first","affiliation":[{"name":"Massachusetts Institute of Technology, USA"}]},{"given":"Muralidaran","family":"Vijayaraghavan","sequence":"additional","affiliation":[{"name":"Massachusetts Institute of Technology, USA"}]},{"given":"Benjamin","family":"Sherman","sequence":"additional","affiliation":[{"name":"Massachusetts Institute of Technology, USA"}]},{"given":"Adam","family":"Chlipala","sequence":"additional","affiliation":[{"name":"Massachusetts Institute of Technology, USA"}]},{"family":"Arvind","sequence":"additional","affiliation":[{"name":"Massachusetts Institute of Technology, USA"}]}],"member":"320","reference":[{"key":"key-10.1145\/3110268-1","unstructured":"Arvind, Rishiyur S. Nikhil, Daniel L. Rosenband, and Nirav Dave. 2004. High-level synthesis: an essential ingredient for designing complex ASICs. In 2004 International Conference on Computer-Aided Design, ICCAD 2004, San Jose, CA, USA, November 7-11, 2004. IEEE Computer Society \/ ACM, 775&#8211;782.","DOI":"10.1109\/ICCAD.2004.1382681","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3110268-2","unstructured":"Ritwik Bhattacharya, Steven German, and Ganesh Gopalakrishnan. 2005. Symbolic Partial Order Reduction for Rule Based Transition Systems. In Correct Hardware Design and Verification Methods, Dominique Borrione and Wolfgang Paul (Eds.). Lecture Notes in Computer Science, Vol. 3725. Springer Berlin Heidelberg, 332&#8211;335.","DOI":"10.1007\/11560548_25","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3110268-3","unstructured":"Ritwik Bhattacharya, Steven M. German, and Ganesh Gopalakrishnan. 2006. Exploiting symmetry and transactions for partial order reduction of rule based specifications. In Antti Valmari, editor, SPIN, volume 3925 of Lecture Notes in Computer Science. Springer, 252&#8211;270."},{"key":"key-10.1145\/3110268-4","unstructured":"Per Bjesse, Koen Claessen, Mary Sheeran, and Satnam Singh. 1998. Lava: Hardware Design in Haskell. In Proceedings of the Third ACM SIGPLAN International Conference on Functional Programming (ICFP &#8217;98). ACM, New York, NY, USA, 174&#8211;184.","DOI":"10.1145\/289423.289440","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3110268-5","unstructured":"Thomas Braibant and Adam Chlipala. 2013. Formal Verification of Hardware Synthesis. In CAV 2013, 25th International Conference on Computer Aided Verification (Lecture Notes in Computer Science), Vol. 8044. Springer, 213&#8211;228. http: \/\/gallium.inria.fr\/~braibant\/fe- si\/","DOI":"10.1007\/978-3-642-39799-8_14","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3110268-6","unstructured":"Jerry R Burch and David L Dill. 1994. Automatic verification of pipelined microprocessor control. In Computer Aided Verification. Springer, 68&#8211;80."},{"key":"key-10.1145\/3110268-7","unstructured":"Xiaofang Chen, Yu Yang, Ganesh Gopalakrishnan, and Ching-Tsun Chou. 2010. Efficient Methods for Formally Verifying Safety Properties of Hierarchical Cache Coherence Protocols. Form. Methods Syst. Des. 36, 1 (Feb. 2010), 37&#8211;64.","DOI":"10.1007\/s10703-010-0092-y","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3110268-8","unstructured":"Adam Chlipala. 2008. Parametric Higher-order Abstract Syntax for Mechanized Semantics. In Proceedings of the 13th ACM SIGPLAN International Conference on Functional Programming (ICFP &#8217;08). ACM, New York, NY, USA, 143&#8211;156.","DOI":"10.1145\/1411204.1411226","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3110268-9","unstructured":"Ching-Tsun Chou, Phanindra K. Mannava, and Seungjoon Park. 2004. A simple method for parameterized verification of cache coherence protocols. In Formal Methods in Computer Aided Design. Springer, 382&#8211;398.","DOI":"10.1007\/978-3-540-30494-4_27","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3110268-10","unstructured":"Nirav Dave, Arvind, and Michael Pellauer. 2007. Scheduling as Rule Composition. In 5th ACM &#38;amp; IEEE International Conference on Formal Methods and Models for Co-Design (MEMOCODE 2007), May 30 - June 1st, Nice, France. IEEE Computer Society, 51&#8211;60.","DOI":"10.1109\/MEMCOD.2007.371249","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3110268-11","unstructured":"Nirav Dave, Man Cheuk Ng, and Arvind. 2005. Automatic synthesis of cache-coherence protocol processors using Bluespec. In 3rd ACM &#38;amp; IEEE International Conference on Formal Methods and Models for Co-Design (MEMOCODE 2005), 11-14 July 2005, Verona, Italy, Proceedings. IEEE Computer Society, 25&#8211;34."},{"key":"key-10.1145\/3110268-12","unstructured":"Giorgio Delzanno. 2000. Automatic Verification of Parameterized Cache Coherence Protocols. In Computer Aided Verification, E. Allen Emerson and Aravinda Prasad Sistla (Eds.). Lecture Notes in Computer Science, Vol. 1855. Springer Berlin Heidelberg, 53&#8211;68.","DOI":"10.1007\/10722167_8","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3110268-13","unstructured":"D.L. Dill, A.J. Drexler, A.J. Hu, and C.H. Yang. 1992. Protocol verification as a hardware design aid. In Computer Design: VLSI in Computers and Processors, 1992. ICCD &#8217;92. Proceedings, IEEE 1992 International Conference on. 522&#8211;525.","DOI":"10.1109\/ICCD.1992.276232","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3110268-14","unstructured":"E. Allen Emerson and Vineet Kahlon. 2003. Exact and Efficient Verification of Parameterized Cache Coherence Protocols. In Correct Hardware Design and Verification Methods, 12th IFIP WG 10.5 Advanced Research Working Conference, CHARME 2003, L&#8217;Aquila, Italy, October 21-24, 2003, Proceedings. 247&#8211;262.","DOI":"10.1007\/978-3-540-39724-3_22","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3110268-15","unstructured":"Thomas M Esposito, Mieszko Lis, Ravi A Nanavati, Joseph E Stoy, and Jacob B Schwartz. 2010. System and method for scheduling TRS rules. (Jan. 12 2010). US Patent 7,647,567."},{"key":"key-10.1145\/3110268-16","unstructured":"Joao Paulo Pizani Flor and Wouter Swierstra. 2015. &#928;-Ware: An Embedded Hardware Description Language using Dependent Types. TYPES 2015 (2015), 67."},{"key":"key-10.1145\/3110268-17","unstructured":"Dan R. Ghica. 2007. Geometry of Synthesis: A Structured Approach to VLSI Design. In Proceedings of the 34th Annual ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages (POPL &#8217;07). ACM, New York, NY, USA, 363&#8211;375.","DOI":"10.1145\/1190216.1190269","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3110268-18","unstructured":"Dan R. Ghica and Alex Smith. 2010. Geometry of Synthesis II: From Games to Delay-Insensitive Circuits. Electron. Notes Theor. Comput. Sci. 265 (Sept. 2010), 301&#8211;324.","DOI":"10.1016\/j.entcs.2010.08.018","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3110268-19","unstructured":"Dan R. Ghica and Alex Smith. 2011. Geometry of Synthesis III: Resource Management Through Type Inference. In Proceedings of the 38th Annual ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages (POPL &#8217;11). ACM, New York, NY, USA, 345&#8211;356.","DOI":"10.1145\/1926385.1926425","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3110268-20","unstructured":"Dan R. Ghica, Alex Smith, and Satnam Singh. 2011. Geometry of Synthesis IV: Compiling Affine Recursion into Static Hardware. In Proceedings of the 16th ACM SIGPLAN International Conference on Functional Programming (ICFP &#8217;11). ACM, New York, NY, USA, 221&#8211;233.","DOI":"10.1145\/2034773.2034805","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3110268-21","unstructured":"James C. Hoe and Arvind. 2000. Synthesis of Operation-Centric Hardware Descriptions. In Proceedings of the 2000 IEEE\/ACM International Conference on Computer-Aided Design, 2000, San Jose, California, USA, November 5-9, 2000, Ellen Sentovich (Ed.). IEEE Computer Society, 511&#8211;518.","DOI":"10.1109\/ICCAD.2000.896524","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3110268-22","unstructured":"Warren A. Hunt. 1989. Microprocessor design verification. Journal of Automated Reasoning 5, 4 (1989), 429&#8211;460.","DOI":"10.1007\/BF00243132","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3110268-23","unstructured":"Warren A. Hunt and Bishop C. Brock. 1992. A Formal HDL and its Use in the FM9001 Verification. Philosophical Transactions of the Royal Society of London A: Mathematical, Physical and Engineering Sciences 339, 1652 (1992), 35&#8211;47.","DOI":"10.1098\/rsta.1992.0024","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3110268-24","unstructured":"W. A. Hunt and B. C. Brock. 1995. The DUAL-EVAL hardware description language and its use in the formal specification and verification of the FM9001 microprocessor. In Design Automation Conference, 1995. Proceedings of the ASP-DAC &#8217;95\/CHDL &#8217;95\/VLSI &#8217;95., IFIP International Conference on Hardware Description Languages. IFIP International Conference on Very Large Scal. 637&#8211;642.","DOI":"10.1109\/ASPDAC.1995.486381","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3110268-25","unstructured":"Chung-Wah Norris Ip, David L. Dill, and John C. Mitchell. 1996. State Reduction Methods For Automatic Formal Verification. (1996)."},{"key":"key-10.1145\/3110268-26","unstructured":"Ranjit Jhala and Kenneth L. McMillan. 2001. Microarchitecture Verification by Compositional Model Checking. In Computer Aided Verification: 13th International Conference, Paris, France, July 18&#8211;22, 2001 Proceedings, G&#233;rard Berry, Hubert Comon, and Alain Finkel (Eds.). Springer, Berlin, Heidelberg, 396&#8211;410.","DOI":"10.1007\/3-540-44585-4_40","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3110268-27","unstructured":"Rajeev Joshi, Leslie Lamport, John Matthews, Serdar Tasiran, Mark R. Tuttle, and Yuan Yu. 2003. Checking Cache-Coherence Protocols with TLA + . Formal Methods in System Design 22, 2 (2003), 125&#8211;131.","DOI":"10.1023\/A:1022969405325","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3110268-28","unstructured":"Chiraag Juvekar, Hyung-Min Lee, Joyce Kwong, and Anantha P. Chandrakasan. 2016. A Keccak-based wireless authentication tag with per-query key update and power-glitch attack countermeasures. In 2016 IEEE International Solid-State Circuits Conference, ISSCC 2016, San Francisco, CA, USA, January 31 - February 4, 2016. IEEE, 290&#8211;291.","DOI":"10.1109\/ISSCC.2016.7418021","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3110268-29","unstructured":"Roope Kaivola, Rajnish Ghughal, Naren Narasimhan, Amber Telfer, Jesse Whittemore, Sudhindra Pandav, Anna Slobodov&#225;, Christopher Taylor, Vladimir Frolov, Erik Reeber, et al. 2009. Replacing Testing with Formal Verification in Intel &#174; Core TM i7 Processor Execution Engine Validation. In Computer Aided Verification. Springer, 414&#8211;429.","DOI":"10.1007\/978-3-642-02658-4_32","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3110268-30","unstructured":"Michal Karczmarek, Arvind, and Muralidaran Vijayaraghavan. 2014. A new synthesis procedure for atomic rules containing multi-cycle function blocks. In Twelfth ACM\/IEEE International Conference on Formal Methods and Models for Codesign, MEMOCODE 2014, Lausanne, Switzerland, October 19-21, 2014. IEEE, 22&#8211;31.","DOI":"10.1109\/MEMCOD.2014.6961840","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3110268-31","unstructured":"Gerwin Klein, Kevin Elphinstone, Gernot Heiser, June Andronick, David Cock, Philip Derrin, Dhammika Elkaduwe, Kai Engelhardt, Rafal Kolanski, Michael Norrish, Thomas Sewell, Harvey Tuch, and Simon Winwood. 2009. seL4: Formal Verification of an OS Kernel. In Proc. SOSP. ACM, 207&#8211;220.","DOI":"10.1145\/1629575.1629596","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3110268-32","unstructured":"Leslie Lamport. 1979. How to make a multiprocessor computer that correctly executes multiprocess programs. Computers, IEEE Transactions on 100, 9 (1979), 690&#8211;691.","DOI":"10.1109\/TC.1979.1675439","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3110268-33","unstructured":"Leslie Lamport. 2002. Specifying Systems: The TLA+ Language and Tools for Hardware and Software Engineers. Addison-Wesley Longman Publishing Co., Inc., Boston, MA, USA."},{"key":"key-10.1145\/3110268-34","unstructured":"Xavier Leroy. 2006. Formal certification of a compiler back-end or: programming a compiler with a proof assistant. In Proc. POPL. ACM, 42&#8211;54.","DOI":"10.1145\/1111037.1111042","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3110268-35","unstructured":"Mieszko Lis, Keun Sup Shim, Brandon Cho, Ilia Lebedev, and Srinivas Devadas. 2013. Hardware-level thread migration in a 110-core shared-memory multiprocessor. In Hot Chips 25 Symposium (HCS), 2013 IEEE. IEEE, 1&#8211;27."},{"key":"key-10.1145\/3110268-36","unstructured":"Anita Lungu and Daniel J. Sorin. 2007. Verification-Aware Microprocessor Design. In Proceedings of the 16th International Conference on Parallel Architecture and Compilation Techniques (PACT &#8217;07). IEEE Computer Society, Washington, DC, USA, 83&#8211;93.","DOI":"10.1109\/PACT.2007.4336202","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3110268-37","unstructured":"Opeoluwa Matthews, Jesse D. Bingham, and Daniel J. Sorin. 2016. Verifiable hierarchical protocols with network invariants on parametric systems. In 2016 Formal Methods in Computer-Aided Design, FMCAD 2016, Mountain View, CA, USA, October 3-6, 2016, Ruzica Piskac and Muralidhar Talupur (Eds.). IEEE, 101&#8211;108.","DOI":"10.1109\/FMCAD.2016.7886667","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3110268-38","unstructured":"K.L. McMillan. 1999. Verification of Infinite State Systems by Compositional Model Checking. In Correct Hardware Design and Verification Methods, Laurence Pierre and Thomas Kropf (Eds.). Lecture Notes in Computer Science, Vol. 1703. Springer Berlin Heidelberg, 219&#8211;237.","DOI":"10.1007\/3-540-48153-2_17","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3110268-39","unstructured":"K.L. McMillan and James Schwalbe. 1992. Formal verification of the Gigamax cache consistency protocol. In Proceedings of the International Symposium on Shared Memory Multiprocessing. 111&#8211;134."},{"key":"key-10.1145\/3110268-40","unstructured":"Kenneth L McMillan. 1998. Verification of an implementation of Tomasulo&#8217;s algorithm by compositional model checking. In Computer Aided Verification. Springer, 110&#8211;121."},{"key":"key-10.1145\/3110268-41","unstructured":"K. L. McMillan. 2001. Parameterized verification of the FLASH cache coherence protocol by compositional model checking. In CHARME 01: IFIP Working Conference on Correct Hardware Design and Verification Methods, Lecture Notes in Computer Science 2144. Springer, 179&#8211;195.","DOI":"10.1007\/3-540-44798-9_17","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3110268-42","unstructured":"J Strother Moore. 1998. An ACL2 Proof of Write Invalidate Cache Coherence. In Proc. CAV&#8217;98, volume 1427 of LNCS. Springer, 29&#8211;38."},{"key":"key-10.1145\/3110268-43","unstructured":"Rishiyur S Nikhil and Kathy R Czeck. 2010. BSV by Example. CreateSpace, Dec (2010)."},{"key":"key-10.1145\/3110268-44","unstructured":"Seungjoon Park and David L. Dill. 1996. Verification of FLASH Cache Coherence Protocol by Aggregation of Distributed Transactions. In Proceedings of the 8th Annual ACM Symposium on Parallel Algorithms and Architectures. ACM Press, 288&#8211;296.","DOI":"10.1145\/237502.237573","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3110268-45","unstructured":"Priyanka Raina, Mehul Tikekar, and Anantha P. Chandrakasan. 2016. An energy-scalable accelerator for blind image deblurring. In ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference, Lausanne, Switzerland, September 12-15, 2016. IEEE, 113&#8211;116.","DOI":"10.1109\/ESSCIRC.2016.7598255","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3110268-46","unstructured":"Alastair Reid. 2016. Trustworthy Specifications of ARMR v8-A and v8-M System Level Architecture. In Formal Methods in Computer-Aided Design, FMCAD.","DOI":"10.1109\/FMCAD.2016.7886675","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3110268-47","unstructured":"Alastair Reid, Rick Chen, Anastasios Deligiannis, David Gilday, David Hoyes, Will Keen, Ashan Pathirane, Owen Shepherd, Peter Vrabel, and Ali Zaidi. 2016. End-to-End Verification of Processors with ISA-Formal. In Computer Aided Verification - 28th International Conference, CAV 2016, Toronto, ON, Canada, July 17-23, 2016, Proceedings, Part II (Lecture Notes in Computer Science), Swarat Chaudhuri and Azadeh Farzan (Eds.), Vol. 9780. Springer, 42&#8211;58."},{"key":"key-10.1145\/3110268-48","unstructured":"Daniel L. Rosenband and Arvind. 2004. Modular scheduling of guarded atomic actions. In Proceedings of the 41th Design Automation Conference, DAC 2004, San Diego, CA, USA, June 7-11, 2004, Sharad Malik, Limor Fix, and Andrew B. Kahng (Eds.). ACM, 55&#8211;60.","DOI":"10.1145\/996566.996583","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3110268-49","unstructured":"Klaus Schneider. 2001. A Verified Hardware Synthesis of Esterel Programs. Springer US, Boston, MA, 205&#8211;214.","DOI":"10.1007\/978-0-387-35409-5_20","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3110268-50","unstructured":"Daniel J. Sorin, Mark D. Hill, and David A. Wood. 2011. A Primer on Memory Consistency and Cache Coherence. Synthesis Lectures on Computer Architecture 6, 3 (2011), 1&#8211;212.","DOI":"10.2200\/S00346ED1V01Y201104CAC016","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3110268-51","unstructured":"M. Talupur and Mark R. Tuttle. 2008. Going with the Flow: Parameterized Verification Using Message Flows. In Formal Methods in Computer-Aided Design, 2008. FMCAD &#8217;08. 1&#8211;8."},{"key":"key-10.1145\/3110268-52","unstructured":"Muralidaran Vijayaraghavan. 2016. Modular Verification of Hardware Systems. Ph.D. Dissertation. http:\/\/hdl.handle.net\/ 1721.1\/106096"},{"key":"key-10.1145\/3110268-53","unstructured":"Muralidaran Vijayaraghavan, Adam Chlipala, Arvind, and Nirav Dave. 2015. Modular Deductive Verification of Multiprocessor Hardware Designs. In Computer Aided Verification - 27th International Conference, CAV 2015, San Francisco, CA, USA, July 18-24, 2015, Proceedings, Part II (Lecture Notes in Computer Science), Daniel Kroening and Corina S. Pasareanu (Eds.), Vol. 9207. Springer, 109&#8211;127.","DOI":"10.1007\/978-3-319-21668-3_7","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3110268-54","unstructured":"Muralidaran Vijayaraghavan, Nirav Dave, and Arvind. 2013. Modular compilation of guarded atomic actions. In 11th ACM\/IEEE International Conference on Formal Methods and Models for Codesign, MEMCODE 2013, Portland, OR, USA, October 18-20, 2013. IEEE, 177&#8211;188. http:\/\/ieeexplore.ieee.org\/xpl\/freeabs_all.jsp?arnumber=6670957"},{"key":"key-10.1145\/3110268-55","unstructured":"Andrew Waterman, Yunsup Lee, David A. Patterson, and Krste Asanovi&#263;. 2016. The RISC-V Instruction Set Manual, Volume I: User-Level ISA, Version 2.1. Technical Report UCB\/EECS-2016-118. EECS Department, University of California, Berkeley. http:\/\/www2.eecs.berkeley.edu\/Pubs\/TechRpts\/2016\/EECS- 2016- 118.html"},{"key":"key-10.1145\/3110268-56","unstructured":"Phillip J. Windley. 1995. Formal modeling and verification of microprocessors. Computers, IEEE Transactions on 44, 1 (1995), 54&#8211;72."},{"key":"key-10.1145\/3110268-57","unstructured":"Andy Wright, Sizhuo Zhang, Thomas Bourgeat, Muralidaran Vijayaraghavan, Jamey Hicks, and Arvind. 2016. Riscy Processors: A collection of open-sourced RISC-V processors. In 4th RISC-V Workshop. https:\/\/riscv.org\/wp- content\/ uploads\/2016\/07\/Wed830_Riscy_Processors_V1.pdf"},{"key":"key-10.1145\/3110268-58","unstructured":"Meng Zhang, Jesse D. Bingham, John Erickson, and Daniel J. Sorin. 2014. PVCoherence: Designing flat coherence protocols for scalable verification. In 20th IEEE International Symposium on High Performance Computer Architecture, Orlando, FL, USA, February 15-19, 2014. IEEE Computer Society, 392&#8211;403.","DOI":"10.1109\/HPCA.2014.6835949","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3110268-59","unstructured":"Meng Zhang, Alvin R. Lebeck, and Daniel J. Sorin. 2010. Fractal Coherence: Scalably Verifiable Cache Coherence. In Proceedings of the 2010 43rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO &#8217;43). IEEE Computer Society, Washington, DC, USA, 471&#8211;482."}],"container-title":["Proceedings of the ACM on Programming Languages"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/dl.acm.org\/ft_gateway.cfm?id=3110268&ftid=1902043&dwn=1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,2]],"date-time":"2019-10-02T22:17:11Z","timestamp":1570054631000},"score":1.0,"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,8,29]]},"references-count":59,"journal-issue":{"published-print":{"date-parts":[[2017,8,29]]},"issue":"ICFP"},"URL":"http:\/\/dx.doi.org\/10.1145\/3110268","relation":{"cites":[]},"ISSN":["2475-1421"],"issn-type":[{"value":"2475-1421","type":"electronic"}]}}