#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Jun 20 14:17:59 2023
# Process ID: 6952
# Current directory: C:/Users/dawid/SDUP/astar_pathfinder_co-processor_on_fpga/astar/astar.runs/astar_design_astar_stream_0_0_synth_1
# Command line: vivado.exe -log astar_design_astar_stream_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source astar_design_astar_stream_0_0.tcl
# Log file: C:/Users/dawid/SDUP/astar_pathfinder_co-processor_on_fpga/astar/astar.runs/astar_design_astar_stream_0_0_synth_1/astar_design_astar_stream_0_0.vds
# Journal file: C:/Users/dawid/SDUP/astar_pathfinder_co-processor_on_fpga/astar/astar.runs/astar_design_astar_stream_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source astar_design_astar_stream_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1011.305 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/dawid/SDUP/astar_pathfinder_co-processor_on_fpga/astar/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1011.305 ; gain = 0.000
Command: synth_design -top astar_design_astar_stream_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9256
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 1011.305 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'astar_design_astar_stream_0_0' [c:/Users/dawid/SDUP/astar_pathfinder_co-processor_on_fpga/astar/astar.gen/sources_1/bd/astar_design/ip/astar_design_astar_stream_0_0/synth/astar_design_astar_stream_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axis_fifo_v1_0' [c:/Users/dawid/SDUP/astar_pathfinder_co-processor_on_fpga/astar/astar.gen/sources_1/bd/astar_design/ipshared/8daf/hdl/astar_stream_v1_0.v:43]
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter H bound to: 16 - type: integer 
	Parameter IDLE bound to: 4'b0000 
	Parameter WAIT_0 bound to: 4'b0001 
	Parameter WRITE_O bound to: 4'b0010 
	Parameter WRITE_P bound to: 4'b0011 
	Parameter WRITE_C bound to: 4'b0100 
	Parameter READ_S bound to: 4'b0101 
	Parameter READ_E bound to: 4'b0110 
	Parameter READ_C bound to: 4'b0111 
	Parameter READ_M bound to: 4'b1000 
	Parameter WAIT_1 bound to: 4'b1001 
INFO: [Synth 8-6157] synthesizing module 'astar_rtl' [c:/Users/dawid/SDUP/astar_pathfinder_co-processor_on_fpga/astar/astar.gen/sources_1/bd/astar_design/ipshared/8daf/src/astar_rtl.sv:22]
	Parameter W bound to: 16 - type: integer 
	Parameter H bound to: 16 - type: integer 
	Parameter param_x bound to: 256'b1111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111100000000000000000000000000000001111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000001 
	Parameter param_y bound to: 256'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter param_g bound to: 256'b0000000000000000000000000000111000000000000000000000000000001010000000000000000000000000000011100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000011100000000000000000000000000000101000000000000000000000000000001110 
	Parameter S1 bound to: 4'b0001 
	Parameter S2 bound to: 4'b0010 
	Parameter S3 bound to: 4'b0011 
	Parameter S4 bound to: 4'b0100 
	Parameter S5 bound to: 4'b0101 
	Parameter S6 bound to: 4'b0110 
	Parameter S7 bound to: 4'b0111 
	Parameter S8 bound to: 4'b1000 
	Parameter S9 bound to: 4'b1001 
INFO: [Synth 8-6157] synthesizing module 'calc_children' [c:/Users/dawid/SDUP/astar_pathfinder_co-processor_on_fpga/astar/astar.gen/sources_1/bd/astar_design/ipshared/8daf/src/calc_children.sv:23]
	Parameter param_x bound to: -1 - type: integer 
	Parameter param_y bound to: -1 - type: integer 
	Parameter param_g bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calc_children' (1#1) [c:/Users/dawid/SDUP/astar_pathfinder_co-processor_on_fpga/astar/astar.gen/sources_1/bd/astar_design/ipshared/8daf/src/calc_children.sv:23]
INFO: [Synth 8-6157] synthesizing module 'maze_children' [c:/Users/dawid/SDUP/astar_pathfinder_co-processor_on_fpga/astar/astar.gen/sources_1/bd/astar_design/ipshared/8daf/src/maze_children.v:23]
	Parameter W bound to: 16 - type: integer 
	Parameter H bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'maze_children' (2#1) [c:/Users/dawid/SDUP/astar_pathfinder_co-processor_on_fpga/astar/astar.gen/sources_1/bd/astar_design/ipshared/8daf/src/maze_children.v:23]
INFO: [Synth 8-6157] synthesizing module 'validate_child' [c:/Users/dawid/SDUP/astar_pathfinder_co-processor_on_fpga/astar/astar.gen/sources_1/bd/astar_design/ipshared/8daf/src/validate_child.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'validate_child' (3#1) [c:/Users/dawid/SDUP/astar_pathfinder_co-processor_on_fpga/astar/astar.gen/sources_1/bd/astar_design/ipshared/8daf/src/validate_child.sv:23]
INFO: [Synth 8-6157] synthesizing module 'calc_children__parameterized0' [c:/Users/dawid/SDUP/astar_pathfinder_co-processor_on_fpga/astar/astar.gen/sources_1/bd/astar_design/ipshared/8daf/src/calc_children.sv:23]
	Parameter param_x bound to: 0 - type: integer 
	Parameter param_y bound to: -1 - type: integer 
	Parameter param_g bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calc_children__parameterized0' (3#1) [c:/Users/dawid/SDUP/astar_pathfinder_co-processor_on_fpga/astar/astar.gen/sources_1/bd/astar_design/ipshared/8daf/src/calc_children.sv:23]
INFO: [Synth 8-6157] synthesizing module 'calc_children__parameterized1' [c:/Users/dawid/SDUP/astar_pathfinder_co-processor_on_fpga/astar/astar.gen/sources_1/bd/astar_design/ipshared/8daf/src/calc_children.sv:23]
	Parameter param_x bound to: 1 - type: integer 
	Parameter param_y bound to: -1 - type: integer 
	Parameter param_g bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calc_children__parameterized1' (3#1) [c:/Users/dawid/SDUP/astar_pathfinder_co-processor_on_fpga/astar/astar.gen/sources_1/bd/astar_design/ipshared/8daf/src/calc_children.sv:23]
INFO: [Synth 8-6157] synthesizing module 'calc_children__parameterized2' [c:/Users/dawid/SDUP/astar_pathfinder_co-processor_on_fpga/astar/astar.gen/sources_1/bd/astar_design/ipshared/8daf/src/calc_children.sv:23]
	Parameter param_x bound to: -1 - type: integer 
	Parameter param_y bound to: 0 - type: integer 
	Parameter param_g bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calc_children__parameterized2' (3#1) [c:/Users/dawid/SDUP/astar_pathfinder_co-processor_on_fpga/astar/astar.gen/sources_1/bd/astar_design/ipshared/8daf/src/calc_children.sv:23]
INFO: [Synth 8-6157] synthesizing module 'calc_children__parameterized3' [c:/Users/dawid/SDUP/astar_pathfinder_co-processor_on_fpga/astar/astar.gen/sources_1/bd/astar_design/ipshared/8daf/src/calc_children.sv:23]
	Parameter param_x bound to: 1 - type: integer 
	Parameter param_y bound to: 0 - type: integer 
	Parameter param_g bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calc_children__parameterized3' (3#1) [c:/Users/dawid/SDUP/astar_pathfinder_co-processor_on_fpga/astar/astar.gen/sources_1/bd/astar_design/ipshared/8daf/src/calc_children.sv:23]
INFO: [Synth 8-6157] synthesizing module 'calc_children__parameterized4' [c:/Users/dawid/SDUP/astar_pathfinder_co-processor_on_fpga/astar/astar.gen/sources_1/bd/astar_design/ipshared/8daf/src/calc_children.sv:23]
	Parameter param_x bound to: -1 - type: integer 
	Parameter param_y bound to: 1 - type: integer 
	Parameter param_g bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calc_children__parameterized4' (3#1) [c:/Users/dawid/SDUP/astar_pathfinder_co-processor_on_fpga/astar/astar.gen/sources_1/bd/astar_design/ipshared/8daf/src/calc_children.sv:23]
INFO: [Synth 8-6157] synthesizing module 'calc_children__parameterized5' [c:/Users/dawid/SDUP/astar_pathfinder_co-processor_on_fpga/astar/astar.gen/sources_1/bd/astar_design/ipshared/8daf/src/calc_children.sv:23]
	Parameter param_x bound to: 0 - type: integer 
	Parameter param_y bound to: 1 - type: integer 
	Parameter param_g bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calc_children__parameterized5' (3#1) [c:/Users/dawid/SDUP/astar_pathfinder_co-processor_on_fpga/astar/astar.gen/sources_1/bd/astar_design/ipshared/8daf/src/calc_children.sv:23]
INFO: [Synth 8-6157] synthesizing module 'calc_children__parameterized6' [c:/Users/dawid/SDUP/astar_pathfinder_co-processor_on_fpga/astar/astar.gen/sources_1/bd/astar_design/ipshared/8daf/src/calc_children.sv:23]
	Parameter param_x bound to: 1 - type: integer 
	Parameter param_y bound to: 1 - type: integer 
	Parameter param_g bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calc_children__parameterized6' (3#1) [c:/Users/dawid/SDUP/astar_pathfinder_co-processor_on_fpga/astar/astar.gen/sources_1/bd/astar_design/ipshared/8daf/src/calc_children.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'astar_rtl' (4#1) [c:/Users/dawid/SDUP/astar_pathfinder_co-processor_on_fpga/astar/astar.gen/sources_1/bd/astar_design/ipshared/8daf/src/astar_rtl.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'axis_fifo_v1_0' (5#1) [c:/Users/dawid/SDUP/astar_pathfinder_co-processor_on_fpga/astar/astar.gen/sources_1/bd/astar_design/ipshared/8daf/hdl/astar_stream_v1_0.v:43]
INFO: [Synth 8-6155] done synthesizing module 'astar_design_astar_stream_0_0' (6#1) [c:/Users/dawid/SDUP/astar_pathfinder_co-processor_on_fpga/astar/astar.gen/sources_1/bd/astar_design/ip/astar_design_astar_stream_0_0/synth/astar_design_astar_stream_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:56 ; elapsed = 00:01:08 . Memory (MB): peak = 1258.594 ; gain = 247.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:03 ; elapsed = 00:01:18 . Memory (MB): peak = 1258.594 ; gain = 247.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:03 ; elapsed = 00:01:18 . Memory (MB): peak = 1258.594 ; gain = 247.289
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1258.594 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1333.176 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1357.340 ; gain = 24.164
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:44 ; elapsed = 00:02:04 . Memory (MB): peak = 1357.340 ; gain = 346.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:44 ; elapsed = 00:02:04 . Memory (MB): peak = 1357.340 ; gain = 346.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:44 ; elapsed = 00:02:04 . Memory (MB): peak = 1357.340 ; gain = 346.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:09 ; elapsed = 00:02:35 . Memory (MB): peak = 1357.340 ; gain = 346.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 6     
	   2 Input   32 Bit       Adders := 9     
	   3 Input   14 Bit       Adders := 6     
	   2 Input   13 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 22    
	   3 Input   12 Bit       Adders := 16    
	   2 Input    9 Bit       Adders := 2     
	   3 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 1     
+---XORs : 
	   2 Input      9 Bit         XORs := 2     
+---Registers : 
	               34 Bit    Registers := 2     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 1069  
	                9 Bit    Registers := 8     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 30    
+---RAMs : 
	               8K Bit	(256 X 34 bit)          RAMs := 1     
	              256 Bit	(16 X 16 bit)          RAMs := 4     
	               96 Bit	(8 X 12 bit)          RAMs := 1     
+---Muxes : 
	   6 Input   34 Bit        Muxes := 1     
	   2 Input   34 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 12    
	  10 Input   32 Bit        Muxes := 8     
	  11 Input   24 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 3     
	  10 Input   16 Bit        Muxes := 3     
	  11 Input   13 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 42    
	  10 Input   12 Bit        Muxes := 7     
	   8 Input   12 Bit        Muxes := 1     
	  11 Input   12 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 13    
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 6     
	   3 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 4     
	  11 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	  11 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 407   
	  10 Input    1 Bit        Muxes := 269   
	  11 Input    1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:32 ; elapsed = 00:04:03 . Memory (MB): peak = 1375.648 ; gain = 364.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------------------------+----------------+-----------+----------------------+-----------------------------+
|Module Name                   | RTL Object     | Inference | Size (Depth x Width) | Primitives                  | 
+------------------------------+----------------+-----------+----------------------+-----------------------------+
|astar_design_astar_stream_0_0 | close_list_reg | Implied   | 16 x 16              | RAM32M x 30	                | 
|astar_design_astar_stream_0_0 | path_reg       | Implied   | 16 x 16              | RAM32M x 6	                 | 
|astar_design_astar_stream_0_0 | open_list_reg  | Implied   | 16 x 16              | RAM32M x 36	                | 
|astar_design_astar_stream_0_0 | maze_reg       | Implied   | 16 x 16              | RAM32M x 24	                | 
|astar_design_astar_stream_0_0 | children_h_reg | Implied   | 8 x 12               | RAM32M x 2	                 | 
|astar_design_astar_stream_0_0 | mem_reg        | Implied   | 256 x 34             | RAM64X1D x 12	RAM64M x 132	 | 
+------------------------------+----------------+-----------+----------------------+-----------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:44 ; elapsed = 00:04:15 . Memory (MB): peak = 1375.648 ; gain = 364.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:44 ; elapsed = 00:04:15 . Memory (MB): peak = 1375.648 ; gain = 364.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------------------------+----------------+-----------+----------------------+-----------------------------+
|Module Name                   | RTL Object     | Inference | Size (Depth x Width) | Primitives                  | 
+------------------------------+----------------+-----------+----------------------+-----------------------------+
|astar_design_astar_stream_0_0 | close_list_reg | Implied   | 16 x 16              | RAM32M x 30	                | 
|astar_design_astar_stream_0_0 | path_reg       | Implied   | 16 x 16              | RAM32M x 6	                 | 
|astar_design_astar_stream_0_0 | open_list_reg  | Implied   | 16 x 16              | RAM32M x 36	                | 
|astar_design_astar_stream_0_0 | maze_reg       | Implied   | 16 x 16              | RAM32M x 24	                | 
|astar_design_astar_stream_0_0 | children_h_reg | Implied   | 8 x 12               | RAM32M x 2	                 | 
|astar_design_astar_stream_0_0 | mem_reg        | Implied   | 256 x 34             | RAM64X1D x 12	RAM64M x 132	 | 
+------------------------------+----------------+-----------+----------------------+-----------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:52 ; elapsed = 00:04:24 . Memory (MB): peak = 1375.648 ; gain = 364.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:02 ; elapsed = 00:04:34 . Memory (MB): peak = 1375.648 ; gain = 364.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:02 ; elapsed = 00:04:35 . Memory (MB): peak = 1375.648 ; gain = 364.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:04 ; elapsed = 00:04:37 . Memory (MB): peak = 1375.648 ; gain = 364.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:04 ; elapsed = 00:04:37 . Memory (MB): peak = 1375.648 ; gain = 364.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:05 ; elapsed = 00:04:38 . Memory (MB): peak = 1375.648 ; gain = 364.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:05 ; elapsed = 00:04:38 . Memory (MB): peak = 1375.648 ; gain = 364.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   168|
|2     |LUT1   |   116|
|3     |LUT2   |   650|
|4     |LUT3   |   269|
|5     |LUT4   |   425|
|6     |LUT5   |   393|
|7     |LUT6   |  6978|
|8     |MUXF7  |  2771|
|9     |MUXF8  |  1320|
|10    |RAM32M |    53|
|11    |RAM64M |   132|
|12    |FDRE   | 13073|
|13    |FDSE   |    10|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:05 ; elapsed = 00:04:38 . Memory (MB): peak = 1375.648 ; gain = 364.344
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:37 ; elapsed = 00:04:11 . Memory (MB): peak = 1375.648 ; gain = 265.598
Synthesis Optimization Complete : Time (s): cpu = 00:04:05 ; elapsed = 00:04:38 . Memory (MB): peak = 1375.648 ; gain = 364.344
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.725 . Memory (MB): peak = 1375.648 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4444 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1375.648 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 185 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 53 instances
  RAM64M => RAM64M (RAMD64E(x4)): 132 instances

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:43 ; elapsed = 00:05:48 . Memory (MB): peak = 1375.648 ; gain = 364.344
INFO: [Common 17-1381] The checkpoint 'C:/Users/dawid/SDUP/astar_pathfinder_co-processor_on_fpga/astar/astar.runs/astar_design_astar_stream_0_0_synth_1/astar_design_astar_stream_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1375.648 ; gain = 0.000
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP astar_design_astar_stream_0_0, cache-ID = 5f09434dce851c01
INFO: [Coretcl 2-1174] Renamed 23 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/dawid/SDUP/astar_pathfinder_co-processor_on_fpga/astar/astar.runs/astar_design_astar_stream_0_0_synth_1/astar_design_astar_stream_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1375.648 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file astar_design_astar_stream_0_0_utilization_synth.rpt -pb astar_design_astar_stream_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun 20 14:25:05 2023...
