#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri May  3 16:50:50 2024
# Process ID: 28816
# Current directory: C:/Users/Corne/Documents/MEGA/4. Semester/Semesterprojekt/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/impl_1
# Command line: vivado.exe -log buildup_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source buildup_wrapper.tcl -notrace
# Log file: C:/Users/Corne/Documents/MEGA/4. Semester/Semesterprojekt/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/impl_1/buildup_wrapper.vdi
# Journal file: C:/Users/Corne/Documents/MEGA/4. Semester/Semesterprojekt/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/impl_1\vivado.jou
# Running On: Cornelia, OS: Windows, CPU Frequency: 3110 MHz, CPU Physical cores: 12, Host memory: 16890 MB
#-----------------------------------------------------------
source buildup_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 476.441 ; gain = 184.762
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Corne/Documents/MEGA/4. Semester/Semesterprojekt/Semesterprojekt_4/FPGA_projekt/ip/SPI'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Corne/Documents/MEGA/4. Semester/Semesterprojekt/Semesterprojekt_4/FPGA_projekt/ip/block_encoder'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/Corne/Documents/MEGA/4. Semester/Semesterprojekt/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/impl_1/{C:/Users/Corne/Documents/MEGA/4. Semester/Semesterprojekt/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.cache/ip} 
Command: link_design -top buildup_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Corne/Documents/MEGA/4. Semester/Semesterprojekt/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_AND_gate_0_0/buildup_AND_gate_0_0.dcp' for cell 'buildup_i/AND_gate_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Corne/Documents/MEGA/4. Semester/Semesterprojekt/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_AND_gate_0_1/buildup_AND_gate_0_1.dcp' for cell 'buildup_i/AND_gate_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Corne/Documents/MEGA/4. Semester/Semesterprojekt/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_AND_gate_0_2/buildup_AND_gate_0_2.dcp' for cell 'buildup_i/AND_gate_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Corne/Documents/MEGA/4. Semester/Semesterprojekt/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_AND_gate_0_3/buildup_AND_gate_0_3.dcp' for cell 'buildup_i/AND_gate_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Corne/Documents/MEGA/4. Semester/Semesterprojekt/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_NOT_gate_0_0/buildup_NOT_gate_0_0.dcp' for cell 'buildup_i/NOT_gate_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Corne/Documents/MEGA/4. Semester/Semesterprojekt/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_NOT_gate_0_1/buildup_NOT_gate_0_1.dcp' for cell 'buildup_i/NOT_gate_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Corne/Documents/MEGA/4. Semester/Semesterprojekt/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_SPI_0_2/buildup_SPI_0_2.dcp' for cell 'buildup_i/SPI_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Corne/Documents/MEGA/4. Semester/Semesterprojekt/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_block_encoder_0_0/buildup_block_encoder_0_0.dcp' for cell 'buildup_i/block_encoder_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Corne/Documents/MEGA/4. Semester/Semesterprojekt/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_block_encoder_1_0/buildup_block_encoder_1_0.dcp' for cell 'buildup_i/block_encoder_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Corne/Documents/MEGA/4. Semester/Semesterprojekt/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_clock_divider_0_0/buildup_clock_divider_0_0.dcp' for cell 'buildup_i/clock_divider_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Corne/Documents/MEGA/4. Semester/Semesterprojekt/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_counter_1_0/buildup_counter_1_0.dcp' for cell 'buildup_i/counter_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Corne/Documents/MEGA/4. Semester/Semesterprojekt/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_pwm_gen_0_2/buildup_pwm_gen_0_2.dcp' for cell 'buildup_i/pwm_pan_ccw_RnM'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Corne/Documents/MEGA/4. Semester/Semesterprojekt/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_pwm_gen_0_1/buildup_pwm_gen_0_1.dcp' for cell 'buildup_i/pwm_pan_cw_RnM'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Corne/Documents/MEGA/4. Semester/Semesterprojekt/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_pwm_gen_0_3/buildup_pwm_gen_0_3.dcp' for cell 'buildup_i/pwm_tilt_ccw_RnM'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Corne/Documents/MEGA/4. Semester/Semesterprojekt/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_pwm_gen_1_0/buildup_pwm_gen_1_0.dcp' for cell 'buildup_i/pwm_tilt_cw_RnM'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Corne/Documents/MEGA/4. Semester/Semesterprojekt/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_synchronizer_0_0/buildup_synchronizer_0_0.dcp' for cell 'buildup_i/synchronizer_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 928.734 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Corne/Documents/MEGA/4. Semester/Semesterprojekt/Semesterprojekt_4/FPGA_projekt/PYNQ-Z2_v1.0.xdc]
WARNING: [Vivado 12-584] No ports matched 'sysclk'. [C:/Users/Corne/Documents/MEGA/4. Semester/Semesterprojekt/Semesterprojekt_4/FPGA_projekt/PYNQ-Z2_v1.0.xdc:9]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports sysclk]'. [C:/Users/Corne/Documents/MEGA/4. Semester/Semesterprojekt/Semesterprojekt_4/FPGA_projekt/PYNQ-Z2_v1.0.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/Corne/Documents/MEGA/4. Semester/Semesterprojekt/Semesterprojekt_4/FPGA_projekt/PYNQ-Z2_v1.0.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1078.375 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

27 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1078.375 ; gain = 587.836
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.880 . Memory (MB): peak = 1104.320 ; gain = 25.945

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1fcf6022f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1655.891 ; gain = 551.570

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1fcf6022f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2021.758 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1fcf6022f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2021.758 ; gain = 0.000
Phase 1 Initialization | Checksum: 1fcf6022f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2021.758 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1fcf6022f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2021.758 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1fcf6022f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2021.758 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 1fcf6022f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2021.758 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 17a345eea

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2021.758 ; gain = 0.000
Retarget | Checksum: 17a345eea
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 4 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 195aecd64

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2021.758 ; gain = 0.000
Constant propagation | Checksum: 195aecd64
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 4 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1bb5acbc8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2021.758 ; gain = 0.000
Sweep | Checksum: 1bb5acbc8
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 8 cells

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG buildup_i/synchronizer_0/U0/Q_BUFG_inst to drive 48 load(s) on clock net buildup_i/synchronizer_0/U0/Q_BUFG
INFO: [Opt 31-194] Inserted BUFG clk_IBUF_BUFG_inst to drive 31 load(s) on clock net clk_IBUF_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 14b478b7c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 2021.758 ; gain = 0.000
BUFG optimization | Checksum: 14b478b7c
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 14b478b7c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 2021.758 ; gain = 0.000
Shift Register Optimization | Checksum: 14b478b7c
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 14b478b7c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 2021.758 ; gain = 0.000
Post Processing Netlist | Checksum: 14b478b7c
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 176ab0718

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 2021.758 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2021.758 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 176ab0718

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 2021.758 ; gain = 0.000
Phase 9 Finalization | Checksum: 176ab0718

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 2021.758 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |               4  |                                              0  |
|  Constant propagation         |               0  |               4  |                                              0  |
|  Sweep                        |               0  |               8  |                                              0  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 176ab0718

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 2021.758 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2021.758 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 176ab0718

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2021.758 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 176ab0718

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2021.758 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2021.758 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 176ab0718

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2021.758 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 2021.758 ; gain = 943.383
INFO: [runtcl-4] Executing : report_drc -file buildup_wrapper_drc_opted.rpt -pb buildup_wrapper_drc_opted.pb -rpx buildup_wrapper_drc_opted.rpx
Command: report_drc -file buildup_wrapper_drc_opted.rpt -pb buildup_wrapper_drc_opted.pb -rpx buildup_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Corne/Documents/MEGA/4. Semester/Semesterprojekt/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/impl_1/buildup_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2021.758 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2021.758 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2021.758 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2021.758 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2021.758 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2021.758 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2021.758 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Corne/Documents/MEGA/4. Semester/Semesterprojekt/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/impl_1/buildup_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2021.758 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 138c1dde7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2021.758 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2021.758 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Place 30-568] A LUT 'buildup_i/clock_divider_0/U0/clk_div__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	buildup_i/counter_1/U0/cnt_int_reg[5] {FDCE}
	buildup_i/counter_1/U0/cnt_int_reg[0] {FDCE}
	buildup_i/counter_1/U0/cnt_int_reg[3] {FDCE}
	buildup_i/counter_1/U0/cnt_int_reg[1] {FDCE}
	buildup_i/counter_1/U0/cnt_int_reg[4] {FDCE}
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d2b4b6f2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.259 . Memory (MB): peak = 2021.758 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: e30627e9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.286 . Memory (MB): peak = 2021.758 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: e30627e9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.288 . Memory (MB): peak = 2021.758 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: e30627e9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.291 . Memory (MB): peak = 2021.758 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: e30627e9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.293 . Memory (MB): peak = 2021.758 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: e30627e9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.293 . Memory (MB): peak = 2021.758 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: e30627e9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.293 . Memory (MB): peak = 2021.758 ; gain = 0.000

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 10577194c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.794 . Memory (MB): peak = 2021.758 ; gain = 0.000
Phase 2 Global Placement | Checksum: 10577194c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.797 . Memory (MB): peak = 2021.758 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 10577194c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.798 . Memory (MB): peak = 2021.758 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13261c3a5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.801 . Memory (MB): peak = 2021.758 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1315f5410

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.808 . Memory (MB): peak = 2021.758 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1315f5410

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.809 . Memory (MB): peak = 2021.758 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 279a0e9d6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.940 . Memory (MB): peak = 2021.758 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 279a0e9d6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.950 . Memory (MB): peak = 2021.758 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 279a0e9d6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.951 . Memory (MB): peak = 2021.758 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 279a0e9d6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.952 . Memory (MB): peak = 2021.758 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 279a0e9d6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.985 . Memory (MB): peak = 2021.758 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 279a0e9d6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.988 . Memory (MB): peak = 2021.758 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 279a0e9d6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.989 . Memory (MB): peak = 2021.758 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 279a0e9d6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.989 . Memory (MB): peak = 2021.758 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2021.758 ; gain = 0.000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.990 . Memory (MB): peak = 2021.758 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f5889328

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.991 . Memory (MB): peak = 2021.758 ; gain = 0.000
Ending Placer Task | Checksum: fd4bcb52

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.991 . Memory (MB): peak = 2021.758 ; gain = 0.000
65 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file buildup_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2021.758 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file buildup_wrapper_utilization_placed.rpt -pb buildup_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file buildup_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2021.758 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2021.758 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2021.758 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2021.758 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2021.758 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2021.758 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2021.758 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 2021.758 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Corne/Documents/MEGA/4. Semester/Semesterprojekt/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/impl_1/buildup_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2021.758 ; gain = 0.000
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2038.883 ; gain = 0.020
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2038.883 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2038.883 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2038.883 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2038.883 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2038.883 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 2038.883 ; gain = 0.020
INFO: [Common 17-1381] The checkpoint 'C:/Users/Corne/Documents/MEGA/4. Semester/Semesterprojekt/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/impl_1/buildup_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: c481ad33 ConstDB: 0 ShapeSum: 38ca1e1f RouteDB: 0
Post Restoration Checksum: NetGraph: 28e37384 | NumContArr: af7f6863 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 25db4d121

Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2129.750 ; gain = 81.730

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 25db4d121

Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2161.309 ; gain = 113.289

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 25db4d121

Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2161.309 ; gain = 113.289
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 236
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 236
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1e72d637f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2238.980 ; gain = 190.961

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1e72d637f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2238.980 ; gain = 190.961

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 2a22e401a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 2238.980 ; gain = 190.961
Phase 3 Initial Routing | Checksum: 2a22e401a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 2238.980 ; gain = 190.961

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 3060c62b3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 2238.980 ; gain = 190.961
Phase 4 Rip-up And Reroute | Checksum: 3060c62b3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 2238.980 ; gain = 190.961

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 3060c62b3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 2238.980 ; gain = 190.961

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 3060c62b3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 2238.980 ; gain = 190.961
Phase 6 Post Hold Fix | Checksum: 3060c62b3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 2238.980 ; gain = 190.961

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0297712 %
  Global Horizontal Routing Utilization  = 0.027806 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 14.4144%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 14.7059%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 20.5882%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 3060c62b3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 2238.980 ; gain = 190.961

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 3060c62b3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 2238.980 ; gain = 190.961

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2fc164328

Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 2238.980 ; gain = 190.961
INFO: [Route 35-16] Router Completed Successfully

Phase 10 Post-Route Event Processing
Phase 10 Post-Route Event Processing | Checksum: 977d0b2b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 2238.980 ; gain = 190.961
Ending Routing Task | Checksum: 977d0b2b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 2238.980 ; gain = 190.961

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 2238.980 ; gain = 200.098
INFO: [runtcl-4] Executing : report_drc -file buildup_wrapper_drc_routed.rpt -pb buildup_wrapper_drc_routed.pb -rpx buildup_wrapper_drc_routed.rpx
Command: report_drc -file buildup_wrapper_drc_routed.rpt -pb buildup_wrapper_drc_routed.pb -rpx buildup_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Corne/Documents/MEGA/4. Semester/Semesterprojekt/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/impl_1/buildup_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file buildup_wrapper_methodology_drc_routed.rpt -pb buildup_wrapper_methodology_drc_routed.pb -rpx buildup_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file buildup_wrapper_methodology_drc_routed.rpt -pb buildup_wrapper_methodology_drc_routed.pb -rpx buildup_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/Corne/Documents/MEGA/4. Semester/Semesterprojekt/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/impl_1/buildup_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file buildup_wrapper_power_routed.rpt -pb buildup_wrapper_power_summary_routed.pb -rpx buildup_wrapper_power_routed.rpx
Command: report_power -file buildup_wrapper_power_routed.rpt -pb buildup_wrapper_power_summary_routed.pb -rpx buildup_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
93 Infos, 5 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file buildup_wrapper_route_status.rpt -pb buildup_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file buildup_wrapper_timing_summary_routed.rpt -pb buildup_wrapper_timing_summary_routed.pb -rpx buildup_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file buildup_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file buildup_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file buildup_wrapper_bus_skew_routed.rpt -pb buildup_wrapper_bus_skew_routed.pb -rpx buildup_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2238.980 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2238.980 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2238.980 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2238.980 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2238.980 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2238.980 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 2238.980 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Corne/Documents/MEGA/4. Semester/Semesterprojekt/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/impl_1/buildup_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force buildup_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDRC-153] Gated clock check: Net buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[0]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[0]_LDC_i_1/O, cell buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[10]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[10]_LDC_i_1/O, cell buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[11]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[11]_LDC_i_1/O, cell buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[12]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[12]_LDC_i_1/O, cell buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[13]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[13]_LDC_i_1/O, cell buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[14]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[14]_LDC_i_1/O, cell buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[15]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[15]_LDC_i_1/O, cell buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[16]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[16]_LDC_i_1/O, cell buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[17]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[17]_LDC_i_1/O, cell buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[18]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[18]_LDC_i_1/O, cell buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[19]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[19]_LDC_i_1/O, cell buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[1]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[1]_LDC_i_1/O, cell buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[2]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[2]_LDC_i_1/O, cell buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[3]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[3]_LDC_i_1/O, cell buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[4]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[4]_LDC_i_1/O, cell buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[5]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[5]_LDC_i_1/O, cell buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[6]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[6]_LDC_i_1/O, cell buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[7]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[7]_LDC_i_1/O, cell buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[8]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[8]_LDC_i_1/O, cell buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[9]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[9]_LDC_i_1/O, cell buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net buildup_i/clock_divider_0/U0/clk_div is a gated clock net sourced by a combinational pin buildup_i/clock_divider_0/U0/clk_div__0/O, cell buildup_i/clock_divider_0/U0/clk_div__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT buildup_i/clock_divider_0/U0/clk_div__0 is driving clock pin of 8 cells. This could lead to large hold time violations. Involved cells are:
buildup_i/counter_1/U0/cnt_int_reg[0], buildup_i/counter_1/U0/cnt_int_reg[1], buildup_i/counter_1/U0/cnt_int_reg[2], buildup_i/counter_1/U0/cnt_int_reg[3], buildup_i/counter_1/U0/cnt_int_reg[4], buildup_i/counter_1/U0/cnt_int_reg[5], buildup_i/counter_1/U0/cnt_int_reg[6], and buildup_i/counter_1/U0/cnt_int_reg[7]
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 23 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./buildup_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2636.637 ; gain = 397.656
INFO: [Common 17-206] Exiting Vivado at Fri May  3 16:52:14 2024...
