Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2e873f1241e74967bce8a6483572c6a8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot cerrojo_func_impl xil_defaultlib.cerrojo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.StateMachine
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDPE_default
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.passwordReg
Compiling module xil_defaultlib.cerrojo
Compiling module xil_defaultlib.glbl
Built simulation snapshot cerrojo_func_impl
