<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>Logic block - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../favicon-de23e50b.svg">
        <link rel="shortcut icon" href="../favicon-8114d1fc.png">
        <link rel="stylesheet" href="../css/variables-8adf115d.css">
        <link rel="stylesheet" href="../css/general-2459343d.css">
        <link rel="stylesheet" href="../css/chrome-ae938929.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../fonts/fonts-9644e21d.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="mdbook-highlight-css" href="../highlight-493f70e1.css">
        <link rel="stylesheet" id="mdbook-tomorrow-night-css" href="../tomorrow-night-4c0ae647.css">
        <link rel="stylesheet" id="mdbook-ayu-highlight-css" href="../ayu-highlight-3fdfc3ac.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../custom-5e178fcf.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../toc-7918e1c1.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="mdbook-body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="mdbook-sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("mdbook-sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="mdbook-sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../toc.html"></iframe>
            </noscript>
            <div id="mdbook-sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="mdbook-page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="mdbook-menu-bar-hover-placeholder"></div>
                <div id="mdbook-menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="mdbook-sidebar-toggle" class="icon-button" for="mdbook-sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="mdbook-sidebar">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M0 96C0 78.3 14.3 64 32 64H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32C14.3 128 0 113.7 0 96zM0 256c0-17.7 14.3-32 32-32H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32c-17.7 0-32-14.3-32-32zM448 416c0 17.7-14.3 32-32 32H32c-17.7 0-32-14.3-32-32s14.3-32 32-32H416c17.7 0 32 14.3 32 32z"/></svg></span>
                        </label>
                        <button id="mdbook-theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="mdbook-theme-list">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M371.3 367.1c27.3-3.9 51.9-19.4 67.2-42.9L600.2 74.1c12.6-19.5 9.4-45.3-7.6-61.2S549.7-4.4 531.1 9.6L294.4 187.2c-24 18-38.2 46.1-38.4 76.1L371.3 367.1zm-19.6 25.4l-116-104.4C175.9 290.3 128 339.6 128 400c0 3.9 .2 7.8 .6 11.6c1.8 17.5-10.2 36.4-27.8 36.4H96c-17.7 0-32 14.3-32 32s14.3 32 32 32H240c61.9 0 112-50.1 112-112c0-2.5-.1-5-.2-7.5z"/></svg></span>
                        </button>
                        <ul id="mdbook-theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('mdbook-sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('mdbook-sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#mdbook-sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="mdbook-content" class="content">
                    <main>
                        <h1 id="configurable-logic-block"><a class="header" href="#configurable-logic-block">Configurable Logic Block</a></h1>
<p>TODO: document</p>
<h2 id="tile-clbll"><a class="header" href="#tile-clbll">Tile CLBLL</a></h2>
<p>Cells: 1</p>
<h3 id="bels-slice_v5"><a class="header" href="#bels-slice_v5">Bels SLICE_V5</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex6 CLBLL bel SLICE_V5 pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>SLICE[0]</th><th>SLICE[1]</th></tr>

</thead>

<tbody>
<tr><td>A1</td><td>in</td><td>IMUX_IMUX[21]</td><td>IMUX_IMUX[20]</td></tr>

<tr><td>A2</td><td>in</td><td>IMUX_IMUX[19]</td><td>IMUX_IMUX[18]</td></tr>

<tr><td>A3</td><td>in</td><td>IMUX_IMUX[28]</td><td>IMUX_IMUX[5]</td></tr>

<tr><td>A4</td><td>in</td><td>IMUX_IMUX[30]</td><td>IMUX_IMUX[7]</td></tr>

<tr><td>A5</td><td>in</td><td>IMUX_IMUX[25]</td><td>IMUX_IMUX[0]</td></tr>

<tr><td>A6</td><td>in</td><td>IMUX_IMUX[27]</td><td>IMUX_IMUX[2]</td></tr>

<tr><td>B1</td><td>in</td><td>IMUX_IMUX[33]</td><td>IMUX_IMUX[32]</td></tr>

<tr><td>B2</td><td>in</td><td>IMUX_IMUX[39]</td><td>IMUX_IMUX[38]</td></tr>

<tr><td>B3</td><td>in</td><td>IMUX_IMUX[24]</td><td>IMUX_IMUX[1]</td></tr>

<tr><td>B4</td><td>in</td><td>IMUX_IMUX[26]</td><td>IMUX_IMUX[3]</td></tr>

<tr><td>B5</td><td>in</td><td>IMUX_IMUX[29]</td><td>IMUX_IMUX[4]</td></tr>

<tr><td>B6</td><td>in</td><td>IMUX_IMUX[31]</td><td>IMUX_IMUX[6]</td></tr>

<tr><td>C1</td><td>in</td><td>IMUX_IMUX[17]</td><td>IMUX_IMUX[16]</td></tr>

<tr><td>C2</td><td>in</td><td>IMUX_IMUX[23]</td><td>IMUX_IMUX[22]</td></tr>

<tr><td>C3</td><td>in</td><td>IMUX_IMUX[40]</td><td>IMUX_IMUX[9]</td></tr>

<tr><td>C4</td><td>in</td><td>IMUX_IMUX[42]</td><td>IMUX_IMUX[11]</td></tr>

<tr><td>C5</td><td>in</td><td>IMUX_IMUX[45]</td><td>IMUX_IMUX[12]</td></tr>

<tr><td>C6</td><td>in</td><td>IMUX_IMUX[47]</td><td>IMUX_IMUX[14]</td></tr>

<tr><td>D1</td><td>in</td><td>IMUX_IMUX[37]</td><td>IMUX_IMUX[36]</td></tr>

<tr><td>D2</td><td>in</td><td>IMUX_IMUX[35]</td><td>IMUX_IMUX[34]</td></tr>

<tr><td>D3</td><td>in</td><td>IMUX_IMUX[44]</td><td>IMUX_IMUX[13]</td></tr>

<tr><td>D4</td><td>in</td><td>IMUX_IMUX[46]</td><td>IMUX_IMUX[15]</td></tr>

<tr><td>D5</td><td>in</td><td>IMUX_IMUX[41]</td><td>IMUX_IMUX[8]</td></tr>

<tr><td>D6</td><td>in</td><td>IMUX_IMUX[43]</td><td>IMUX_IMUX[10]</td></tr>

<tr><td>AX</td><td>in</td><td>IMUX_BYP_SITE[1]</td><td>IMUX_BYP_SITE[0]</td></tr>

<tr><td>BX</td><td>in</td><td>IMUX_BYP_SITE[4]</td><td>IMUX_BYP_SITE[5]</td></tr>

<tr><td>CX</td><td>in</td><td>IMUX_BYP_SITE[3]</td><td>IMUX_BYP_SITE[2]</td></tr>

<tr><td>DX</td><td>in</td><td>IMUX_BYP_SITE[6]</td><td>IMUX_BYP_SITE[7]</td></tr>

<tr><td>CLK</td><td>in</td><td id="virtex6-CLBLL-SLICE[0]-inpinv-CLK">IMUX_CLK[1] invert by <a href="#virtex6-CLBLL-bit-MAIN[24][59]">MAIN[24][59]</a></td><td id="virtex6-CLBLL-SLICE[1]-inpinv-CLK">IMUX_CLK[0] invert by <a href="#virtex6-CLBLL-bit-MAIN[24][54]">MAIN[24][54]</a></td></tr>

<tr><td>SR</td><td>in</td><td>IMUX_CTRL[1]</td><td>IMUX_CTRL[0]</td></tr>

<tr><td>CE</td><td>in</td><td>IMUX_FAN_SITE[7]</td><td>IMUX_FAN_SITE[6]</td></tr>

<tr><td>A</td><td>out</td><td>OUT[12]</td><td>OUT[8]</td></tr>

<tr><td>B</td><td>out</td><td>OUT[13]</td><td>OUT[9]</td></tr>

<tr><td>C</td><td>out</td><td>OUT[14]</td><td>OUT[10]</td></tr>

<tr><td>D</td><td>out</td><td>OUT[15]</td><td>OUT[11]</td></tr>

<tr><td>AQ</td><td>out</td><td>OUT[4]</td><td>OUT[0]</td></tr>

<tr><td>BQ</td><td>out</td><td>OUT[5]</td><td>OUT[1]</td></tr>

<tr><td>CQ</td><td>out</td><td>OUT[6]</td><td>OUT[2]</td></tr>

<tr><td>DQ</td><td>out</td><td>OUT[7]</td><td>OUT[3]</td></tr>

<tr><td>AMUX</td><td>out</td><td>OUT[20]</td><td>OUT[16]</td></tr>

<tr><td>BMUX</td><td>out</td><td>OUT[21]</td><td>OUT[17]</td></tr>

<tr><td>CMUX</td><td>out</td><td>OUT[22]</td><td>OUT[18]</td></tr>

<tr><td>DMUX</td><td>out</td><td>OUT[23]</td><td>OUT[19]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLBLL bel SLICE_V5 attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>SLICE[0]</th><th>SLICE[1]</th></tr>

</thead>

<tbody>
<tr><td>A6LUT bit 0</td><td id="virtex6-CLBLL-SLICE[0]-A6LUT[0]"><a href="#virtex6-CLBLL-bit-MAIN[33][15]">MAIN[33][15]</a></td><td id="virtex6-CLBLL-SLICE[1]-A6LUT[0]"><a href="#virtex6-CLBLL-bit-MAIN[27][15]">MAIN[27][15]</a></td></tr>

<tr><td>A6LUT bit 1</td><td id="virtex6-CLBLL-SLICE[0]-A6LUT[1]"><a href="#virtex6-CLBLL-bit-MAIN[32][15]">MAIN[32][15]</a></td><td id="virtex6-CLBLL-SLICE[1]-A6LUT[1]"><a href="#virtex6-CLBLL-bit-MAIN[26][15]">MAIN[26][15]</a></td></tr>

<tr><td>A6LUT bit 2</td><td id="virtex6-CLBLL-SLICE[0]-A6LUT[2]"><a href="#virtex6-CLBLL-bit-MAIN[33][14]">MAIN[33][14]</a></td><td id="virtex6-CLBLL-SLICE[1]-A6LUT[2]"><a href="#virtex6-CLBLL-bit-MAIN[27][14]">MAIN[27][14]</a></td></tr>

<tr><td>A6LUT bit 3</td><td id="virtex6-CLBLL-SLICE[0]-A6LUT[3]"><a href="#virtex6-CLBLL-bit-MAIN[32][14]">MAIN[32][14]</a></td><td id="virtex6-CLBLL-SLICE[1]-A6LUT[3]"><a href="#virtex6-CLBLL-bit-MAIN[26][14]">MAIN[26][14]</a></td></tr>

<tr><td>A6LUT bit 4</td><td id="virtex6-CLBLL-SLICE[0]-A6LUT[4]"><a href="#virtex6-CLBLL-bit-MAIN[33][13]">MAIN[33][13]</a></td><td id="virtex6-CLBLL-SLICE[1]-A6LUT[4]"><a href="#virtex6-CLBLL-bit-MAIN[27][13]">MAIN[27][13]</a></td></tr>

<tr><td>A6LUT bit 5</td><td id="virtex6-CLBLL-SLICE[0]-A6LUT[5]"><a href="#virtex6-CLBLL-bit-MAIN[32][13]">MAIN[32][13]</a></td><td id="virtex6-CLBLL-SLICE[1]-A6LUT[5]"><a href="#virtex6-CLBLL-bit-MAIN[26][13]">MAIN[26][13]</a></td></tr>

<tr><td>A6LUT bit 6</td><td id="virtex6-CLBLL-SLICE[0]-A6LUT[6]"><a href="#virtex6-CLBLL-bit-MAIN[33][12]">MAIN[33][12]</a></td><td id="virtex6-CLBLL-SLICE[1]-A6LUT[6]"><a href="#virtex6-CLBLL-bit-MAIN[27][12]">MAIN[27][12]</a></td></tr>

<tr><td>A6LUT bit 7</td><td id="virtex6-CLBLL-SLICE[0]-A6LUT[7]"><a href="#virtex6-CLBLL-bit-MAIN[32][12]">MAIN[32][12]</a></td><td id="virtex6-CLBLL-SLICE[1]-A6LUT[7]"><a href="#virtex6-CLBLL-bit-MAIN[26][12]">MAIN[26][12]</a></td></tr>

<tr><td>A6LUT bit 8</td><td id="virtex6-CLBLL-SLICE[0]-A6LUT[8]"><a href="#virtex6-CLBLL-bit-MAIN[35][15]">MAIN[35][15]</a></td><td id="virtex6-CLBLL-SLICE[1]-A6LUT[8]"><a href="#virtex6-CLBLL-bit-MAIN[29][15]">MAIN[29][15]</a></td></tr>

<tr><td>A6LUT bit 9</td><td id="virtex6-CLBLL-SLICE[0]-A6LUT[9]"><a href="#virtex6-CLBLL-bit-MAIN[34][15]">MAIN[34][15]</a></td><td id="virtex6-CLBLL-SLICE[1]-A6LUT[9]"><a href="#virtex6-CLBLL-bit-MAIN[28][15]">MAIN[28][15]</a></td></tr>

<tr><td>A6LUT bit 10</td><td id="virtex6-CLBLL-SLICE[0]-A6LUT[10]"><a href="#virtex6-CLBLL-bit-MAIN[35][14]">MAIN[35][14]</a></td><td id="virtex6-CLBLL-SLICE[1]-A6LUT[10]"><a href="#virtex6-CLBLL-bit-MAIN[29][14]">MAIN[29][14]</a></td></tr>

<tr><td>A6LUT bit 11</td><td id="virtex6-CLBLL-SLICE[0]-A6LUT[11]"><a href="#virtex6-CLBLL-bit-MAIN[34][14]">MAIN[34][14]</a></td><td id="virtex6-CLBLL-SLICE[1]-A6LUT[11]"><a href="#virtex6-CLBLL-bit-MAIN[28][14]">MAIN[28][14]</a></td></tr>

<tr><td>A6LUT bit 12</td><td id="virtex6-CLBLL-SLICE[0]-A6LUT[12]"><a href="#virtex6-CLBLL-bit-MAIN[35][13]">MAIN[35][13]</a></td><td id="virtex6-CLBLL-SLICE[1]-A6LUT[12]"><a href="#virtex6-CLBLL-bit-MAIN[29][13]">MAIN[29][13]</a></td></tr>

<tr><td>A6LUT bit 13</td><td id="virtex6-CLBLL-SLICE[0]-A6LUT[13]"><a href="#virtex6-CLBLL-bit-MAIN[34][13]">MAIN[34][13]</a></td><td id="virtex6-CLBLL-SLICE[1]-A6LUT[13]"><a href="#virtex6-CLBLL-bit-MAIN[28][13]">MAIN[28][13]</a></td></tr>

<tr><td>A6LUT bit 14</td><td id="virtex6-CLBLL-SLICE[0]-A6LUT[14]"><a href="#virtex6-CLBLL-bit-MAIN[35][12]">MAIN[35][12]</a></td><td id="virtex6-CLBLL-SLICE[1]-A6LUT[14]"><a href="#virtex6-CLBLL-bit-MAIN[29][12]">MAIN[29][12]</a></td></tr>

<tr><td>A6LUT bit 15</td><td id="virtex6-CLBLL-SLICE[0]-A6LUT[15]"><a href="#virtex6-CLBLL-bit-MAIN[34][12]">MAIN[34][12]</a></td><td id="virtex6-CLBLL-SLICE[1]-A6LUT[15]"><a href="#virtex6-CLBLL-bit-MAIN[28][12]">MAIN[28][12]</a></td></tr>

<tr><td>A6LUT bit 16</td><td id="virtex6-CLBLL-SLICE[0]-A6LUT[16]"><a href="#virtex6-CLBLL-bit-MAIN[33][11]">MAIN[33][11]</a></td><td id="virtex6-CLBLL-SLICE[1]-A6LUT[16]"><a href="#virtex6-CLBLL-bit-MAIN[27][11]">MAIN[27][11]</a></td></tr>

<tr><td>A6LUT bit 17</td><td id="virtex6-CLBLL-SLICE[0]-A6LUT[17]"><a href="#virtex6-CLBLL-bit-MAIN[32][11]">MAIN[32][11]</a></td><td id="virtex6-CLBLL-SLICE[1]-A6LUT[17]"><a href="#virtex6-CLBLL-bit-MAIN[26][11]">MAIN[26][11]</a></td></tr>

<tr><td>A6LUT bit 18</td><td id="virtex6-CLBLL-SLICE[0]-A6LUT[18]"><a href="#virtex6-CLBLL-bit-MAIN[33][10]">MAIN[33][10]</a></td><td id="virtex6-CLBLL-SLICE[1]-A6LUT[18]"><a href="#virtex6-CLBLL-bit-MAIN[27][10]">MAIN[27][10]</a></td></tr>

<tr><td>A6LUT bit 19</td><td id="virtex6-CLBLL-SLICE[0]-A6LUT[19]"><a href="#virtex6-CLBLL-bit-MAIN[32][10]">MAIN[32][10]</a></td><td id="virtex6-CLBLL-SLICE[1]-A6LUT[19]"><a href="#virtex6-CLBLL-bit-MAIN[26][10]">MAIN[26][10]</a></td></tr>

<tr><td>A6LUT bit 20</td><td id="virtex6-CLBLL-SLICE[0]-A6LUT[20]"><a href="#virtex6-CLBLL-bit-MAIN[33][9]">MAIN[33][9]</a></td><td id="virtex6-CLBLL-SLICE[1]-A6LUT[20]"><a href="#virtex6-CLBLL-bit-MAIN[27][9]">MAIN[27][9]</a></td></tr>

<tr><td>A6LUT bit 21</td><td id="virtex6-CLBLL-SLICE[0]-A6LUT[21]"><a href="#virtex6-CLBLL-bit-MAIN[32][9]">MAIN[32][9]</a></td><td id="virtex6-CLBLL-SLICE[1]-A6LUT[21]"><a href="#virtex6-CLBLL-bit-MAIN[26][9]">MAIN[26][9]</a></td></tr>

<tr><td>A6LUT bit 22</td><td id="virtex6-CLBLL-SLICE[0]-A6LUT[22]"><a href="#virtex6-CLBLL-bit-MAIN[33][8]">MAIN[33][8]</a></td><td id="virtex6-CLBLL-SLICE[1]-A6LUT[22]"><a href="#virtex6-CLBLL-bit-MAIN[27][8]">MAIN[27][8]</a></td></tr>

<tr><td>A6LUT bit 23</td><td id="virtex6-CLBLL-SLICE[0]-A6LUT[23]"><a href="#virtex6-CLBLL-bit-MAIN[32][8]">MAIN[32][8]</a></td><td id="virtex6-CLBLL-SLICE[1]-A6LUT[23]"><a href="#virtex6-CLBLL-bit-MAIN[26][8]">MAIN[26][8]</a></td></tr>

<tr><td>A6LUT bit 24</td><td id="virtex6-CLBLL-SLICE[0]-A6LUT[24]"><a href="#virtex6-CLBLL-bit-MAIN[35][11]">MAIN[35][11]</a></td><td id="virtex6-CLBLL-SLICE[1]-A6LUT[24]"><a href="#virtex6-CLBLL-bit-MAIN[29][11]">MAIN[29][11]</a></td></tr>

<tr><td>A6LUT bit 25</td><td id="virtex6-CLBLL-SLICE[0]-A6LUT[25]"><a href="#virtex6-CLBLL-bit-MAIN[34][11]">MAIN[34][11]</a></td><td id="virtex6-CLBLL-SLICE[1]-A6LUT[25]"><a href="#virtex6-CLBLL-bit-MAIN[28][11]">MAIN[28][11]</a></td></tr>

<tr><td>A6LUT bit 26</td><td id="virtex6-CLBLL-SLICE[0]-A6LUT[26]"><a href="#virtex6-CLBLL-bit-MAIN[35][10]">MAIN[35][10]</a></td><td id="virtex6-CLBLL-SLICE[1]-A6LUT[26]"><a href="#virtex6-CLBLL-bit-MAIN[29][10]">MAIN[29][10]</a></td></tr>

<tr><td>A6LUT bit 27</td><td id="virtex6-CLBLL-SLICE[0]-A6LUT[27]"><a href="#virtex6-CLBLL-bit-MAIN[34][10]">MAIN[34][10]</a></td><td id="virtex6-CLBLL-SLICE[1]-A6LUT[27]"><a href="#virtex6-CLBLL-bit-MAIN[28][10]">MAIN[28][10]</a></td></tr>

<tr><td>A6LUT bit 28</td><td id="virtex6-CLBLL-SLICE[0]-A6LUT[28]"><a href="#virtex6-CLBLL-bit-MAIN[35][9]">MAIN[35][9]</a></td><td id="virtex6-CLBLL-SLICE[1]-A6LUT[28]"><a href="#virtex6-CLBLL-bit-MAIN[29][9]">MAIN[29][9]</a></td></tr>

<tr><td>A6LUT bit 29</td><td id="virtex6-CLBLL-SLICE[0]-A6LUT[29]"><a href="#virtex6-CLBLL-bit-MAIN[34][9]">MAIN[34][9]</a></td><td id="virtex6-CLBLL-SLICE[1]-A6LUT[29]"><a href="#virtex6-CLBLL-bit-MAIN[28][9]">MAIN[28][9]</a></td></tr>

<tr><td>A6LUT bit 30</td><td id="virtex6-CLBLL-SLICE[0]-A6LUT[30]"><a href="#virtex6-CLBLL-bit-MAIN[35][8]">MAIN[35][8]</a></td><td id="virtex6-CLBLL-SLICE[1]-A6LUT[30]"><a href="#virtex6-CLBLL-bit-MAIN[29][8]">MAIN[29][8]</a></td></tr>

<tr><td>A6LUT bit 31</td><td id="virtex6-CLBLL-SLICE[0]-A6LUT[31]"><a href="#virtex6-CLBLL-bit-MAIN[34][8]">MAIN[34][8]</a></td><td id="virtex6-CLBLL-SLICE[1]-A6LUT[31]"><a href="#virtex6-CLBLL-bit-MAIN[28][8]">MAIN[28][8]</a></td></tr>

<tr><td>A6LUT bit 32</td><td id="virtex6-CLBLL-SLICE[0]-A6LUT[32]"><a href="#virtex6-CLBLL-bit-MAIN[33][7]">MAIN[33][7]</a></td><td id="virtex6-CLBLL-SLICE[1]-A6LUT[32]"><a href="#virtex6-CLBLL-bit-MAIN[27][7]">MAIN[27][7]</a></td></tr>

<tr><td>A6LUT bit 33</td><td id="virtex6-CLBLL-SLICE[0]-A6LUT[33]"><a href="#virtex6-CLBLL-bit-MAIN[32][7]">MAIN[32][7]</a></td><td id="virtex6-CLBLL-SLICE[1]-A6LUT[33]"><a href="#virtex6-CLBLL-bit-MAIN[26][7]">MAIN[26][7]</a></td></tr>

<tr><td>A6LUT bit 34</td><td id="virtex6-CLBLL-SLICE[0]-A6LUT[34]"><a href="#virtex6-CLBLL-bit-MAIN[33][6]">MAIN[33][6]</a></td><td id="virtex6-CLBLL-SLICE[1]-A6LUT[34]"><a href="#virtex6-CLBLL-bit-MAIN[27][6]">MAIN[27][6]</a></td></tr>

<tr><td>A6LUT bit 35</td><td id="virtex6-CLBLL-SLICE[0]-A6LUT[35]"><a href="#virtex6-CLBLL-bit-MAIN[32][6]">MAIN[32][6]</a></td><td id="virtex6-CLBLL-SLICE[1]-A6LUT[35]"><a href="#virtex6-CLBLL-bit-MAIN[26][6]">MAIN[26][6]</a></td></tr>

<tr><td>A6LUT bit 36</td><td id="virtex6-CLBLL-SLICE[0]-A6LUT[36]"><a href="#virtex6-CLBLL-bit-MAIN[33][5]">MAIN[33][5]</a></td><td id="virtex6-CLBLL-SLICE[1]-A6LUT[36]"><a href="#virtex6-CLBLL-bit-MAIN[27][5]">MAIN[27][5]</a></td></tr>

<tr><td>A6LUT bit 37</td><td id="virtex6-CLBLL-SLICE[0]-A6LUT[37]"><a href="#virtex6-CLBLL-bit-MAIN[32][5]">MAIN[32][5]</a></td><td id="virtex6-CLBLL-SLICE[1]-A6LUT[37]"><a href="#virtex6-CLBLL-bit-MAIN[26][5]">MAIN[26][5]</a></td></tr>

<tr><td>A6LUT bit 38</td><td id="virtex6-CLBLL-SLICE[0]-A6LUT[38]"><a href="#virtex6-CLBLL-bit-MAIN[33][4]">MAIN[33][4]</a></td><td id="virtex6-CLBLL-SLICE[1]-A6LUT[38]"><a href="#virtex6-CLBLL-bit-MAIN[27][4]">MAIN[27][4]</a></td></tr>

<tr><td>A6LUT bit 39</td><td id="virtex6-CLBLL-SLICE[0]-A6LUT[39]"><a href="#virtex6-CLBLL-bit-MAIN[32][4]">MAIN[32][4]</a></td><td id="virtex6-CLBLL-SLICE[1]-A6LUT[39]"><a href="#virtex6-CLBLL-bit-MAIN[26][4]">MAIN[26][4]</a></td></tr>

<tr><td>A6LUT bit 40</td><td id="virtex6-CLBLL-SLICE[0]-A6LUT[40]"><a href="#virtex6-CLBLL-bit-MAIN[35][7]">MAIN[35][7]</a></td><td id="virtex6-CLBLL-SLICE[1]-A6LUT[40]"><a href="#virtex6-CLBLL-bit-MAIN[29][7]">MAIN[29][7]</a></td></tr>

<tr><td>A6LUT bit 41</td><td id="virtex6-CLBLL-SLICE[0]-A6LUT[41]"><a href="#virtex6-CLBLL-bit-MAIN[34][7]">MAIN[34][7]</a></td><td id="virtex6-CLBLL-SLICE[1]-A6LUT[41]"><a href="#virtex6-CLBLL-bit-MAIN[28][7]">MAIN[28][7]</a></td></tr>

<tr><td>A6LUT bit 42</td><td id="virtex6-CLBLL-SLICE[0]-A6LUT[42]"><a href="#virtex6-CLBLL-bit-MAIN[35][6]">MAIN[35][6]</a></td><td id="virtex6-CLBLL-SLICE[1]-A6LUT[42]"><a href="#virtex6-CLBLL-bit-MAIN[29][6]">MAIN[29][6]</a></td></tr>

<tr><td>A6LUT bit 43</td><td id="virtex6-CLBLL-SLICE[0]-A6LUT[43]"><a href="#virtex6-CLBLL-bit-MAIN[34][6]">MAIN[34][6]</a></td><td id="virtex6-CLBLL-SLICE[1]-A6LUT[43]"><a href="#virtex6-CLBLL-bit-MAIN[28][6]">MAIN[28][6]</a></td></tr>

<tr><td>A6LUT bit 44</td><td id="virtex6-CLBLL-SLICE[0]-A6LUT[44]"><a href="#virtex6-CLBLL-bit-MAIN[35][5]">MAIN[35][5]</a></td><td id="virtex6-CLBLL-SLICE[1]-A6LUT[44]"><a href="#virtex6-CLBLL-bit-MAIN[29][5]">MAIN[29][5]</a></td></tr>

<tr><td>A6LUT bit 45</td><td id="virtex6-CLBLL-SLICE[0]-A6LUT[45]"><a href="#virtex6-CLBLL-bit-MAIN[34][5]">MAIN[34][5]</a></td><td id="virtex6-CLBLL-SLICE[1]-A6LUT[45]"><a href="#virtex6-CLBLL-bit-MAIN[28][5]">MAIN[28][5]</a></td></tr>

<tr><td>A6LUT bit 46</td><td id="virtex6-CLBLL-SLICE[0]-A6LUT[46]"><a href="#virtex6-CLBLL-bit-MAIN[35][4]">MAIN[35][4]</a></td><td id="virtex6-CLBLL-SLICE[1]-A6LUT[46]"><a href="#virtex6-CLBLL-bit-MAIN[29][4]">MAIN[29][4]</a></td></tr>

<tr><td>A6LUT bit 47</td><td id="virtex6-CLBLL-SLICE[0]-A6LUT[47]"><a href="#virtex6-CLBLL-bit-MAIN[34][4]">MAIN[34][4]</a></td><td id="virtex6-CLBLL-SLICE[1]-A6LUT[47]"><a href="#virtex6-CLBLL-bit-MAIN[28][4]">MAIN[28][4]</a></td></tr>

<tr><td>A6LUT bit 48</td><td id="virtex6-CLBLL-SLICE[0]-A6LUT[48]"><a href="#virtex6-CLBLL-bit-MAIN[33][3]">MAIN[33][3]</a></td><td id="virtex6-CLBLL-SLICE[1]-A6LUT[48]"><a href="#virtex6-CLBLL-bit-MAIN[27][3]">MAIN[27][3]</a></td></tr>

<tr><td>A6LUT bit 49</td><td id="virtex6-CLBLL-SLICE[0]-A6LUT[49]"><a href="#virtex6-CLBLL-bit-MAIN[32][3]">MAIN[32][3]</a></td><td id="virtex6-CLBLL-SLICE[1]-A6LUT[49]"><a href="#virtex6-CLBLL-bit-MAIN[26][3]">MAIN[26][3]</a></td></tr>

<tr><td>A6LUT bit 50</td><td id="virtex6-CLBLL-SLICE[0]-A6LUT[50]"><a href="#virtex6-CLBLL-bit-MAIN[33][2]">MAIN[33][2]</a></td><td id="virtex6-CLBLL-SLICE[1]-A6LUT[50]"><a href="#virtex6-CLBLL-bit-MAIN[27][2]">MAIN[27][2]</a></td></tr>

<tr><td>A6LUT bit 51</td><td id="virtex6-CLBLL-SLICE[0]-A6LUT[51]"><a href="#virtex6-CLBLL-bit-MAIN[32][2]">MAIN[32][2]</a></td><td id="virtex6-CLBLL-SLICE[1]-A6LUT[51]"><a href="#virtex6-CLBLL-bit-MAIN[26][2]">MAIN[26][2]</a></td></tr>

<tr><td>A6LUT bit 52</td><td id="virtex6-CLBLL-SLICE[0]-A6LUT[52]"><a href="#virtex6-CLBLL-bit-MAIN[33][1]">MAIN[33][1]</a></td><td id="virtex6-CLBLL-SLICE[1]-A6LUT[52]"><a href="#virtex6-CLBLL-bit-MAIN[27][1]">MAIN[27][1]</a></td></tr>

<tr><td>A6LUT bit 53</td><td id="virtex6-CLBLL-SLICE[0]-A6LUT[53]"><a href="#virtex6-CLBLL-bit-MAIN[32][1]">MAIN[32][1]</a></td><td id="virtex6-CLBLL-SLICE[1]-A6LUT[53]"><a href="#virtex6-CLBLL-bit-MAIN[26][1]">MAIN[26][1]</a></td></tr>

<tr><td>A6LUT bit 54</td><td id="virtex6-CLBLL-SLICE[0]-A6LUT[54]"><a href="#virtex6-CLBLL-bit-MAIN[33][0]">MAIN[33][0]</a></td><td id="virtex6-CLBLL-SLICE[1]-A6LUT[54]"><a href="#virtex6-CLBLL-bit-MAIN[27][0]">MAIN[27][0]</a></td></tr>

<tr><td>A6LUT bit 55</td><td id="virtex6-CLBLL-SLICE[0]-A6LUT[55]"><a href="#virtex6-CLBLL-bit-MAIN[32][0]">MAIN[32][0]</a></td><td id="virtex6-CLBLL-SLICE[1]-A6LUT[55]"><a href="#virtex6-CLBLL-bit-MAIN[26][0]">MAIN[26][0]</a></td></tr>

<tr><td>A6LUT bit 56</td><td id="virtex6-CLBLL-SLICE[0]-A6LUT[56]"><a href="#virtex6-CLBLL-bit-MAIN[35][3]">MAIN[35][3]</a></td><td id="virtex6-CLBLL-SLICE[1]-A6LUT[56]"><a href="#virtex6-CLBLL-bit-MAIN[29][3]">MAIN[29][3]</a></td></tr>

<tr><td>A6LUT bit 57</td><td id="virtex6-CLBLL-SLICE[0]-A6LUT[57]"><a href="#virtex6-CLBLL-bit-MAIN[34][3]">MAIN[34][3]</a></td><td id="virtex6-CLBLL-SLICE[1]-A6LUT[57]"><a href="#virtex6-CLBLL-bit-MAIN[28][3]">MAIN[28][3]</a></td></tr>

<tr><td>A6LUT bit 58</td><td id="virtex6-CLBLL-SLICE[0]-A6LUT[58]"><a href="#virtex6-CLBLL-bit-MAIN[35][2]">MAIN[35][2]</a></td><td id="virtex6-CLBLL-SLICE[1]-A6LUT[58]"><a href="#virtex6-CLBLL-bit-MAIN[29][2]">MAIN[29][2]</a></td></tr>

<tr><td>A6LUT bit 59</td><td id="virtex6-CLBLL-SLICE[0]-A6LUT[59]"><a href="#virtex6-CLBLL-bit-MAIN[34][2]">MAIN[34][2]</a></td><td id="virtex6-CLBLL-SLICE[1]-A6LUT[59]"><a href="#virtex6-CLBLL-bit-MAIN[28][2]">MAIN[28][2]</a></td></tr>

<tr><td>A6LUT bit 60</td><td id="virtex6-CLBLL-SLICE[0]-A6LUT[60]"><a href="#virtex6-CLBLL-bit-MAIN[35][1]">MAIN[35][1]</a></td><td id="virtex6-CLBLL-SLICE[1]-A6LUT[60]"><a href="#virtex6-CLBLL-bit-MAIN[29][1]">MAIN[29][1]</a></td></tr>

<tr><td>A6LUT bit 61</td><td id="virtex6-CLBLL-SLICE[0]-A6LUT[61]"><a href="#virtex6-CLBLL-bit-MAIN[34][1]">MAIN[34][1]</a></td><td id="virtex6-CLBLL-SLICE[1]-A6LUT[61]"><a href="#virtex6-CLBLL-bit-MAIN[28][1]">MAIN[28][1]</a></td></tr>

<tr><td>A6LUT bit 62</td><td id="virtex6-CLBLL-SLICE[0]-A6LUT[62]"><a href="#virtex6-CLBLL-bit-MAIN[35][0]">MAIN[35][0]</a></td><td id="virtex6-CLBLL-SLICE[1]-A6LUT[62]"><a href="#virtex6-CLBLL-bit-MAIN[29][0]">MAIN[29][0]</a></td></tr>

<tr><td>A6LUT bit 63</td><td id="virtex6-CLBLL-SLICE[0]-A6LUT[63]"><a href="#virtex6-CLBLL-bit-MAIN[34][0]">MAIN[34][0]</a></td><td id="virtex6-CLBLL-SLICE[1]-A6LUT[63]"><a href="#virtex6-CLBLL-bit-MAIN[28][0]">MAIN[28][0]</a></td></tr>

<tr><td>B6LUT bit 0</td><td id="virtex6-CLBLL-SLICE[0]-B6LUT[0]"><a href="#virtex6-CLBLL-bit-MAIN[33][31]">MAIN[33][31]</a></td><td id="virtex6-CLBLL-SLICE[1]-B6LUT[0]"><a href="#virtex6-CLBLL-bit-MAIN[27][31]">MAIN[27][31]</a></td></tr>

<tr><td>B6LUT bit 1</td><td id="virtex6-CLBLL-SLICE[0]-B6LUT[1]"><a href="#virtex6-CLBLL-bit-MAIN[32][31]">MAIN[32][31]</a></td><td id="virtex6-CLBLL-SLICE[1]-B6LUT[1]"><a href="#virtex6-CLBLL-bit-MAIN[26][31]">MAIN[26][31]</a></td></tr>

<tr><td>B6LUT bit 2</td><td id="virtex6-CLBLL-SLICE[0]-B6LUT[2]"><a href="#virtex6-CLBLL-bit-MAIN[33][30]">MAIN[33][30]</a></td><td id="virtex6-CLBLL-SLICE[1]-B6LUT[2]"><a href="#virtex6-CLBLL-bit-MAIN[27][30]">MAIN[27][30]</a></td></tr>

<tr><td>B6LUT bit 3</td><td id="virtex6-CLBLL-SLICE[0]-B6LUT[3]"><a href="#virtex6-CLBLL-bit-MAIN[32][30]">MAIN[32][30]</a></td><td id="virtex6-CLBLL-SLICE[1]-B6LUT[3]"><a href="#virtex6-CLBLL-bit-MAIN[26][30]">MAIN[26][30]</a></td></tr>

<tr><td>B6LUT bit 4</td><td id="virtex6-CLBLL-SLICE[0]-B6LUT[4]"><a href="#virtex6-CLBLL-bit-MAIN[33][29]">MAIN[33][29]</a></td><td id="virtex6-CLBLL-SLICE[1]-B6LUT[4]"><a href="#virtex6-CLBLL-bit-MAIN[27][29]">MAIN[27][29]</a></td></tr>

<tr><td>B6LUT bit 5</td><td id="virtex6-CLBLL-SLICE[0]-B6LUT[5]"><a href="#virtex6-CLBLL-bit-MAIN[32][29]">MAIN[32][29]</a></td><td id="virtex6-CLBLL-SLICE[1]-B6LUT[5]"><a href="#virtex6-CLBLL-bit-MAIN[26][29]">MAIN[26][29]</a></td></tr>

<tr><td>B6LUT bit 6</td><td id="virtex6-CLBLL-SLICE[0]-B6LUT[6]"><a href="#virtex6-CLBLL-bit-MAIN[33][28]">MAIN[33][28]</a></td><td id="virtex6-CLBLL-SLICE[1]-B6LUT[6]"><a href="#virtex6-CLBLL-bit-MAIN[27][28]">MAIN[27][28]</a></td></tr>

<tr><td>B6LUT bit 7</td><td id="virtex6-CLBLL-SLICE[0]-B6LUT[7]"><a href="#virtex6-CLBLL-bit-MAIN[32][28]">MAIN[32][28]</a></td><td id="virtex6-CLBLL-SLICE[1]-B6LUT[7]"><a href="#virtex6-CLBLL-bit-MAIN[26][28]">MAIN[26][28]</a></td></tr>

<tr><td>B6LUT bit 8</td><td id="virtex6-CLBLL-SLICE[0]-B6LUT[8]"><a href="#virtex6-CLBLL-bit-MAIN[35][31]">MAIN[35][31]</a></td><td id="virtex6-CLBLL-SLICE[1]-B6LUT[8]"><a href="#virtex6-CLBLL-bit-MAIN[29][31]">MAIN[29][31]</a></td></tr>

<tr><td>B6LUT bit 9</td><td id="virtex6-CLBLL-SLICE[0]-B6LUT[9]"><a href="#virtex6-CLBLL-bit-MAIN[34][31]">MAIN[34][31]</a></td><td id="virtex6-CLBLL-SLICE[1]-B6LUT[9]"><a href="#virtex6-CLBLL-bit-MAIN[28][31]">MAIN[28][31]</a></td></tr>

<tr><td>B6LUT bit 10</td><td id="virtex6-CLBLL-SLICE[0]-B6LUT[10]"><a href="#virtex6-CLBLL-bit-MAIN[35][30]">MAIN[35][30]</a></td><td id="virtex6-CLBLL-SLICE[1]-B6LUT[10]"><a href="#virtex6-CLBLL-bit-MAIN[29][30]">MAIN[29][30]</a></td></tr>

<tr><td>B6LUT bit 11</td><td id="virtex6-CLBLL-SLICE[0]-B6LUT[11]"><a href="#virtex6-CLBLL-bit-MAIN[34][30]">MAIN[34][30]</a></td><td id="virtex6-CLBLL-SLICE[1]-B6LUT[11]"><a href="#virtex6-CLBLL-bit-MAIN[28][30]">MAIN[28][30]</a></td></tr>

<tr><td>B6LUT bit 12</td><td id="virtex6-CLBLL-SLICE[0]-B6LUT[12]"><a href="#virtex6-CLBLL-bit-MAIN[35][29]">MAIN[35][29]</a></td><td id="virtex6-CLBLL-SLICE[1]-B6LUT[12]"><a href="#virtex6-CLBLL-bit-MAIN[29][29]">MAIN[29][29]</a></td></tr>

<tr><td>B6LUT bit 13</td><td id="virtex6-CLBLL-SLICE[0]-B6LUT[13]"><a href="#virtex6-CLBLL-bit-MAIN[34][29]">MAIN[34][29]</a></td><td id="virtex6-CLBLL-SLICE[1]-B6LUT[13]"><a href="#virtex6-CLBLL-bit-MAIN[28][29]">MAIN[28][29]</a></td></tr>

<tr><td>B6LUT bit 14</td><td id="virtex6-CLBLL-SLICE[0]-B6LUT[14]"><a href="#virtex6-CLBLL-bit-MAIN[35][28]">MAIN[35][28]</a></td><td id="virtex6-CLBLL-SLICE[1]-B6LUT[14]"><a href="#virtex6-CLBLL-bit-MAIN[29][28]">MAIN[29][28]</a></td></tr>

<tr><td>B6LUT bit 15</td><td id="virtex6-CLBLL-SLICE[0]-B6LUT[15]"><a href="#virtex6-CLBLL-bit-MAIN[34][28]">MAIN[34][28]</a></td><td id="virtex6-CLBLL-SLICE[1]-B6LUT[15]"><a href="#virtex6-CLBLL-bit-MAIN[28][28]">MAIN[28][28]</a></td></tr>

<tr><td>B6LUT bit 16</td><td id="virtex6-CLBLL-SLICE[0]-B6LUT[16]"><a href="#virtex6-CLBLL-bit-MAIN[33][27]">MAIN[33][27]</a></td><td id="virtex6-CLBLL-SLICE[1]-B6LUT[16]"><a href="#virtex6-CLBLL-bit-MAIN[27][27]">MAIN[27][27]</a></td></tr>

<tr><td>B6LUT bit 17</td><td id="virtex6-CLBLL-SLICE[0]-B6LUT[17]"><a href="#virtex6-CLBLL-bit-MAIN[32][27]">MAIN[32][27]</a></td><td id="virtex6-CLBLL-SLICE[1]-B6LUT[17]"><a href="#virtex6-CLBLL-bit-MAIN[26][27]">MAIN[26][27]</a></td></tr>

<tr><td>B6LUT bit 18</td><td id="virtex6-CLBLL-SLICE[0]-B6LUT[18]"><a href="#virtex6-CLBLL-bit-MAIN[33][26]">MAIN[33][26]</a></td><td id="virtex6-CLBLL-SLICE[1]-B6LUT[18]"><a href="#virtex6-CLBLL-bit-MAIN[27][26]">MAIN[27][26]</a></td></tr>

<tr><td>B6LUT bit 19</td><td id="virtex6-CLBLL-SLICE[0]-B6LUT[19]"><a href="#virtex6-CLBLL-bit-MAIN[32][26]">MAIN[32][26]</a></td><td id="virtex6-CLBLL-SLICE[1]-B6LUT[19]"><a href="#virtex6-CLBLL-bit-MAIN[26][26]">MAIN[26][26]</a></td></tr>

<tr><td>B6LUT bit 20</td><td id="virtex6-CLBLL-SLICE[0]-B6LUT[20]"><a href="#virtex6-CLBLL-bit-MAIN[33][25]">MAIN[33][25]</a></td><td id="virtex6-CLBLL-SLICE[1]-B6LUT[20]"><a href="#virtex6-CLBLL-bit-MAIN[27][25]">MAIN[27][25]</a></td></tr>

<tr><td>B6LUT bit 21</td><td id="virtex6-CLBLL-SLICE[0]-B6LUT[21]"><a href="#virtex6-CLBLL-bit-MAIN[32][25]">MAIN[32][25]</a></td><td id="virtex6-CLBLL-SLICE[1]-B6LUT[21]"><a href="#virtex6-CLBLL-bit-MAIN[26][25]">MAIN[26][25]</a></td></tr>

<tr><td>B6LUT bit 22</td><td id="virtex6-CLBLL-SLICE[0]-B6LUT[22]"><a href="#virtex6-CLBLL-bit-MAIN[33][24]">MAIN[33][24]</a></td><td id="virtex6-CLBLL-SLICE[1]-B6LUT[22]"><a href="#virtex6-CLBLL-bit-MAIN[27][24]">MAIN[27][24]</a></td></tr>

<tr><td>B6LUT bit 23</td><td id="virtex6-CLBLL-SLICE[0]-B6LUT[23]"><a href="#virtex6-CLBLL-bit-MAIN[32][24]">MAIN[32][24]</a></td><td id="virtex6-CLBLL-SLICE[1]-B6LUT[23]"><a href="#virtex6-CLBLL-bit-MAIN[26][24]">MAIN[26][24]</a></td></tr>

<tr><td>B6LUT bit 24</td><td id="virtex6-CLBLL-SLICE[0]-B6LUT[24]"><a href="#virtex6-CLBLL-bit-MAIN[35][27]">MAIN[35][27]</a></td><td id="virtex6-CLBLL-SLICE[1]-B6LUT[24]"><a href="#virtex6-CLBLL-bit-MAIN[29][27]">MAIN[29][27]</a></td></tr>

<tr><td>B6LUT bit 25</td><td id="virtex6-CLBLL-SLICE[0]-B6LUT[25]"><a href="#virtex6-CLBLL-bit-MAIN[34][27]">MAIN[34][27]</a></td><td id="virtex6-CLBLL-SLICE[1]-B6LUT[25]"><a href="#virtex6-CLBLL-bit-MAIN[28][27]">MAIN[28][27]</a></td></tr>

<tr><td>B6LUT bit 26</td><td id="virtex6-CLBLL-SLICE[0]-B6LUT[26]"><a href="#virtex6-CLBLL-bit-MAIN[35][26]">MAIN[35][26]</a></td><td id="virtex6-CLBLL-SLICE[1]-B6LUT[26]"><a href="#virtex6-CLBLL-bit-MAIN[29][26]">MAIN[29][26]</a></td></tr>

<tr><td>B6LUT bit 27</td><td id="virtex6-CLBLL-SLICE[0]-B6LUT[27]"><a href="#virtex6-CLBLL-bit-MAIN[34][26]">MAIN[34][26]</a></td><td id="virtex6-CLBLL-SLICE[1]-B6LUT[27]"><a href="#virtex6-CLBLL-bit-MAIN[28][26]">MAIN[28][26]</a></td></tr>

<tr><td>B6LUT bit 28</td><td id="virtex6-CLBLL-SLICE[0]-B6LUT[28]"><a href="#virtex6-CLBLL-bit-MAIN[35][25]">MAIN[35][25]</a></td><td id="virtex6-CLBLL-SLICE[1]-B6LUT[28]"><a href="#virtex6-CLBLL-bit-MAIN[29][25]">MAIN[29][25]</a></td></tr>

<tr><td>B6LUT bit 29</td><td id="virtex6-CLBLL-SLICE[0]-B6LUT[29]"><a href="#virtex6-CLBLL-bit-MAIN[34][25]">MAIN[34][25]</a></td><td id="virtex6-CLBLL-SLICE[1]-B6LUT[29]"><a href="#virtex6-CLBLL-bit-MAIN[28][25]">MAIN[28][25]</a></td></tr>

<tr><td>B6LUT bit 30</td><td id="virtex6-CLBLL-SLICE[0]-B6LUT[30]"><a href="#virtex6-CLBLL-bit-MAIN[35][24]">MAIN[35][24]</a></td><td id="virtex6-CLBLL-SLICE[1]-B6LUT[30]"><a href="#virtex6-CLBLL-bit-MAIN[29][24]">MAIN[29][24]</a></td></tr>

<tr><td>B6LUT bit 31</td><td id="virtex6-CLBLL-SLICE[0]-B6LUT[31]"><a href="#virtex6-CLBLL-bit-MAIN[34][24]">MAIN[34][24]</a></td><td id="virtex6-CLBLL-SLICE[1]-B6LUT[31]"><a href="#virtex6-CLBLL-bit-MAIN[28][24]">MAIN[28][24]</a></td></tr>

<tr><td>B6LUT bit 32</td><td id="virtex6-CLBLL-SLICE[0]-B6LUT[32]"><a href="#virtex6-CLBLL-bit-MAIN[33][23]">MAIN[33][23]</a></td><td id="virtex6-CLBLL-SLICE[1]-B6LUT[32]"><a href="#virtex6-CLBLL-bit-MAIN[27][23]">MAIN[27][23]</a></td></tr>

<tr><td>B6LUT bit 33</td><td id="virtex6-CLBLL-SLICE[0]-B6LUT[33]"><a href="#virtex6-CLBLL-bit-MAIN[32][23]">MAIN[32][23]</a></td><td id="virtex6-CLBLL-SLICE[1]-B6LUT[33]"><a href="#virtex6-CLBLL-bit-MAIN[26][23]">MAIN[26][23]</a></td></tr>

<tr><td>B6LUT bit 34</td><td id="virtex6-CLBLL-SLICE[0]-B6LUT[34]"><a href="#virtex6-CLBLL-bit-MAIN[33][22]">MAIN[33][22]</a></td><td id="virtex6-CLBLL-SLICE[1]-B6LUT[34]"><a href="#virtex6-CLBLL-bit-MAIN[27][22]">MAIN[27][22]</a></td></tr>

<tr><td>B6LUT bit 35</td><td id="virtex6-CLBLL-SLICE[0]-B6LUT[35]"><a href="#virtex6-CLBLL-bit-MAIN[32][22]">MAIN[32][22]</a></td><td id="virtex6-CLBLL-SLICE[1]-B6LUT[35]"><a href="#virtex6-CLBLL-bit-MAIN[26][22]">MAIN[26][22]</a></td></tr>

<tr><td>B6LUT bit 36</td><td id="virtex6-CLBLL-SLICE[0]-B6LUT[36]"><a href="#virtex6-CLBLL-bit-MAIN[33][21]">MAIN[33][21]</a></td><td id="virtex6-CLBLL-SLICE[1]-B6LUT[36]"><a href="#virtex6-CLBLL-bit-MAIN[27][21]">MAIN[27][21]</a></td></tr>

<tr><td>B6LUT bit 37</td><td id="virtex6-CLBLL-SLICE[0]-B6LUT[37]"><a href="#virtex6-CLBLL-bit-MAIN[32][21]">MAIN[32][21]</a></td><td id="virtex6-CLBLL-SLICE[1]-B6LUT[37]"><a href="#virtex6-CLBLL-bit-MAIN[26][21]">MAIN[26][21]</a></td></tr>

<tr><td>B6LUT bit 38</td><td id="virtex6-CLBLL-SLICE[0]-B6LUT[38]"><a href="#virtex6-CLBLL-bit-MAIN[33][20]">MAIN[33][20]</a></td><td id="virtex6-CLBLL-SLICE[1]-B6LUT[38]"><a href="#virtex6-CLBLL-bit-MAIN[27][20]">MAIN[27][20]</a></td></tr>

<tr><td>B6LUT bit 39</td><td id="virtex6-CLBLL-SLICE[0]-B6LUT[39]"><a href="#virtex6-CLBLL-bit-MAIN[32][20]">MAIN[32][20]</a></td><td id="virtex6-CLBLL-SLICE[1]-B6LUT[39]"><a href="#virtex6-CLBLL-bit-MAIN[26][20]">MAIN[26][20]</a></td></tr>

<tr><td>B6LUT bit 40</td><td id="virtex6-CLBLL-SLICE[0]-B6LUT[40]"><a href="#virtex6-CLBLL-bit-MAIN[35][23]">MAIN[35][23]</a></td><td id="virtex6-CLBLL-SLICE[1]-B6LUT[40]"><a href="#virtex6-CLBLL-bit-MAIN[29][23]">MAIN[29][23]</a></td></tr>

<tr><td>B6LUT bit 41</td><td id="virtex6-CLBLL-SLICE[0]-B6LUT[41]"><a href="#virtex6-CLBLL-bit-MAIN[34][23]">MAIN[34][23]</a></td><td id="virtex6-CLBLL-SLICE[1]-B6LUT[41]"><a href="#virtex6-CLBLL-bit-MAIN[28][23]">MAIN[28][23]</a></td></tr>

<tr><td>B6LUT bit 42</td><td id="virtex6-CLBLL-SLICE[0]-B6LUT[42]"><a href="#virtex6-CLBLL-bit-MAIN[35][22]">MAIN[35][22]</a></td><td id="virtex6-CLBLL-SLICE[1]-B6LUT[42]"><a href="#virtex6-CLBLL-bit-MAIN[29][22]">MAIN[29][22]</a></td></tr>

<tr><td>B6LUT bit 43</td><td id="virtex6-CLBLL-SLICE[0]-B6LUT[43]"><a href="#virtex6-CLBLL-bit-MAIN[34][22]">MAIN[34][22]</a></td><td id="virtex6-CLBLL-SLICE[1]-B6LUT[43]"><a href="#virtex6-CLBLL-bit-MAIN[28][22]">MAIN[28][22]</a></td></tr>

<tr><td>B6LUT bit 44</td><td id="virtex6-CLBLL-SLICE[0]-B6LUT[44]"><a href="#virtex6-CLBLL-bit-MAIN[35][21]">MAIN[35][21]</a></td><td id="virtex6-CLBLL-SLICE[1]-B6LUT[44]"><a href="#virtex6-CLBLL-bit-MAIN[29][21]">MAIN[29][21]</a></td></tr>

<tr><td>B6LUT bit 45</td><td id="virtex6-CLBLL-SLICE[0]-B6LUT[45]"><a href="#virtex6-CLBLL-bit-MAIN[34][21]">MAIN[34][21]</a></td><td id="virtex6-CLBLL-SLICE[1]-B6LUT[45]"><a href="#virtex6-CLBLL-bit-MAIN[28][21]">MAIN[28][21]</a></td></tr>

<tr><td>B6LUT bit 46</td><td id="virtex6-CLBLL-SLICE[0]-B6LUT[46]"><a href="#virtex6-CLBLL-bit-MAIN[35][20]">MAIN[35][20]</a></td><td id="virtex6-CLBLL-SLICE[1]-B6LUT[46]"><a href="#virtex6-CLBLL-bit-MAIN[29][20]">MAIN[29][20]</a></td></tr>

<tr><td>B6LUT bit 47</td><td id="virtex6-CLBLL-SLICE[0]-B6LUT[47]"><a href="#virtex6-CLBLL-bit-MAIN[34][20]">MAIN[34][20]</a></td><td id="virtex6-CLBLL-SLICE[1]-B6LUT[47]"><a href="#virtex6-CLBLL-bit-MAIN[28][20]">MAIN[28][20]</a></td></tr>

<tr><td>B6LUT bit 48</td><td id="virtex6-CLBLL-SLICE[0]-B6LUT[48]"><a href="#virtex6-CLBLL-bit-MAIN[33][19]">MAIN[33][19]</a></td><td id="virtex6-CLBLL-SLICE[1]-B6LUT[48]"><a href="#virtex6-CLBLL-bit-MAIN[27][19]">MAIN[27][19]</a></td></tr>

<tr><td>B6LUT bit 49</td><td id="virtex6-CLBLL-SLICE[0]-B6LUT[49]"><a href="#virtex6-CLBLL-bit-MAIN[32][19]">MAIN[32][19]</a></td><td id="virtex6-CLBLL-SLICE[1]-B6LUT[49]"><a href="#virtex6-CLBLL-bit-MAIN[26][19]">MAIN[26][19]</a></td></tr>

<tr><td>B6LUT bit 50</td><td id="virtex6-CLBLL-SLICE[0]-B6LUT[50]"><a href="#virtex6-CLBLL-bit-MAIN[33][18]">MAIN[33][18]</a></td><td id="virtex6-CLBLL-SLICE[1]-B6LUT[50]"><a href="#virtex6-CLBLL-bit-MAIN[27][18]">MAIN[27][18]</a></td></tr>

<tr><td>B6LUT bit 51</td><td id="virtex6-CLBLL-SLICE[0]-B6LUT[51]"><a href="#virtex6-CLBLL-bit-MAIN[32][18]">MAIN[32][18]</a></td><td id="virtex6-CLBLL-SLICE[1]-B6LUT[51]"><a href="#virtex6-CLBLL-bit-MAIN[26][18]">MAIN[26][18]</a></td></tr>

<tr><td>B6LUT bit 52</td><td id="virtex6-CLBLL-SLICE[0]-B6LUT[52]"><a href="#virtex6-CLBLL-bit-MAIN[33][17]">MAIN[33][17]</a></td><td id="virtex6-CLBLL-SLICE[1]-B6LUT[52]"><a href="#virtex6-CLBLL-bit-MAIN[27][17]">MAIN[27][17]</a></td></tr>

<tr><td>B6LUT bit 53</td><td id="virtex6-CLBLL-SLICE[0]-B6LUT[53]"><a href="#virtex6-CLBLL-bit-MAIN[32][17]">MAIN[32][17]</a></td><td id="virtex6-CLBLL-SLICE[1]-B6LUT[53]"><a href="#virtex6-CLBLL-bit-MAIN[26][17]">MAIN[26][17]</a></td></tr>

<tr><td>B6LUT bit 54</td><td id="virtex6-CLBLL-SLICE[0]-B6LUT[54]"><a href="#virtex6-CLBLL-bit-MAIN[33][16]">MAIN[33][16]</a></td><td id="virtex6-CLBLL-SLICE[1]-B6LUT[54]"><a href="#virtex6-CLBLL-bit-MAIN[27][16]">MAIN[27][16]</a></td></tr>

<tr><td>B6LUT bit 55</td><td id="virtex6-CLBLL-SLICE[0]-B6LUT[55]"><a href="#virtex6-CLBLL-bit-MAIN[32][16]">MAIN[32][16]</a></td><td id="virtex6-CLBLL-SLICE[1]-B6LUT[55]"><a href="#virtex6-CLBLL-bit-MAIN[26][16]">MAIN[26][16]</a></td></tr>

<tr><td>B6LUT bit 56</td><td id="virtex6-CLBLL-SLICE[0]-B6LUT[56]"><a href="#virtex6-CLBLL-bit-MAIN[35][19]">MAIN[35][19]</a></td><td id="virtex6-CLBLL-SLICE[1]-B6LUT[56]"><a href="#virtex6-CLBLL-bit-MAIN[29][19]">MAIN[29][19]</a></td></tr>

<tr><td>B6LUT bit 57</td><td id="virtex6-CLBLL-SLICE[0]-B6LUT[57]"><a href="#virtex6-CLBLL-bit-MAIN[34][19]">MAIN[34][19]</a></td><td id="virtex6-CLBLL-SLICE[1]-B6LUT[57]"><a href="#virtex6-CLBLL-bit-MAIN[28][19]">MAIN[28][19]</a></td></tr>

<tr><td>B6LUT bit 58</td><td id="virtex6-CLBLL-SLICE[0]-B6LUT[58]"><a href="#virtex6-CLBLL-bit-MAIN[35][18]">MAIN[35][18]</a></td><td id="virtex6-CLBLL-SLICE[1]-B6LUT[58]"><a href="#virtex6-CLBLL-bit-MAIN[29][18]">MAIN[29][18]</a></td></tr>

<tr><td>B6LUT bit 59</td><td id="virtex6-CLBLL-SLICE[0]-B6LUT[59]"><a href="#virtex6-CLBLL-bit-MAIN[34][18]">MAIN[34][18]</a></td><td id="virtex6-CLBLL-SLICE[1]-B6LUT[59]"><a href="#virtex6-CLBLL-bit-MAIN[28][18]">MAIN[28][18]</a></td></tr>

<tr><td>B6LUT bit 60</td><td id="virtex6-CLBLL-SLICE[0]-B6LUT[60]"><a href="#virtex6-CLBLL-bit-MAIN[35][17]">MAIN[35][17]</a></td><td id="virtex6-CLBLL-SLICE[1]-B6LUT[60]"><a href="#virtex6-CLBLL-bit-MAIN[29][17]">MAIN[29][17]</a></td></tr>

<tr><td>B6LUT bit 61</td><td id="virtex6-CLBLL-SLICE[0]-B6LUT[61]"><a href="#virtex6-CLBLL-bit-MAIN[34][17]">MAIN[34][17]</a></td><td id="virtex6-CLBLL-SLICE[1]-B6LUT[61]"><a href="#virtex6-CLBLL-bit-MAIN[28][17]">MAIN[28][17]</a></td></tr>

<tr><td>B6LUT bit 62</td><td id="virtex6-CLBLL-SLICE[0]-B6LUT[62]"><a href="#virtex6-CLBLL-bit-MAIN[35][16]">MAIN[35][16]</a></td><td id="virtex6-CLBLL-SLICE[1]-B6LUT[62]"><a href="#virtex6-CLBLL-bit-MAIN[29][16]">MAIN[29][16]</a></td></tr>

<tr><td>B6LUT bit 63</td><td id="virtex6-CLBLL-SLICE[0]-B6LUT[63]"><a href="#virtex6-CLBLL-bit-MAIN[34][16]">MAIN[34][16]</a></td><td id="virtex6-CLBLL-SLICE[1]-B6LUT[63]"><a href="#virtex6-CLBLL-bit-MAIN[28][16]">MAIN[28][16]</a></td></tr>

<tr><td>C6LUT bit 0</td><td id="virtex6-CLBLL-SLICE[0]-C6LUT[0]"><a href="#virtex6-CLBLL-bit-MAIN[33][47]">MAIN[33][47]</a></td><td id="virtex6-CLBLL-SLICE[1]-C6LUT[0]"><a href="#virtex6-CLBLL-bit-MAIN[27][47]">MAIN[27][47]</a></td></tr>

<tr><td>C6LUT bit 1</td><td id="virtex6-CLBLL-SLICE[0]-C6LUT[1]"><a href="#virtex6-CLBLL-bit-MAIN[32][47]">MAIN[32][47]</a></td><td id="virtex6-CLBLL-SLICE[1]-C6LUT[1]"><a href="#virtex6-CLBLL-bit-MAIN[26][47]">MAIN[26][47]</a></td></tr>

<tr><td>C6LUT bit 2</td><td id="virtex6-CLBLL-SLICE[0]-C6LUT[2]"><a href="#virtex6-CLBLL-bit-MAIN[33][46]">MAIN[33][46]</a></td><td id="virtex6-CLBLL-SLICE[1]-C6LUT[2]"><a href="#virtex6-CLBLL-bit-MAIN[27][46]">MAIN[27][46]</a></td></tr>

<tr><td>C6LUT bit 3</td><td id="virtex6-CLBLL-SLICE[0]-C6LUT[3]"><a href="#virtex6-CLBLL-bit-MAIN[32][46]">MAIN[32][46]</a></td><td id="virtex6-CLBLL-SLICE[1]-C6LUT[3]"><a href="#virtex6-CLBLL-bit-MAIN[26][46]">MAIN[26][46]</a></td></tr>

<tr><td>C6LUT bit 4</td><td id="virtex6-CLBLL-SLICE[0]-C6LUT[4]"><a href="#virtex6-CLBLL-bit-MAIN[33][45]">MAIN[33][45]</a></td><td id="virtex6-CLBLL-SLICE[1]-C6LUT[4]"><a href="#virtex6-CLBLL-bit-MAIN[27][45]">MAIN[27][45]</a></td></tr>

<tr><td>C6LUT bit 5</td><td id="virtex6-CLBLL-SLICE[0]-C6LUT[5]"><a href="#virtex6-CLBLL-bit-MAIN[32][45]">MAIN[32][45]</a></td><td id="virtex6-CLBLL-SLICE[1]-C6LUT[5]"><a href="#virtex6-CLBLL-bit-MAIN[26][45]">MAIN[26][45]</a></td></tr>

<tr><td>C6LUT bit 6</td><td id="virtex6-CLBLL-SLICE[0]-C6LUT[6]"><a href="#virtex6-CLBLL-bit-MAIN[33][44]">MAIN[33][44]</a></td><td id="virtex6-CLBLL-SLICE[1]-C6LUT[6]"><a href="#virtex6-CLBLL-bit-MAIN[27][44]">MAIN[27][44]</a></td></tr>

<tr><td>C6LUT bit 7</td><td id="virtex6-CLBLL-SLICE[0]-C6LUT[7]"><a href="#virtex6-CLBLL-bit-MAIN[32][44]">MAIN[32][44]</a></td><td id="virtex6-CLBLL-SLICE[1]-C6LUT[7]"><a href="#virtex6-CLBLL-bit-MAIN[26][44]">MAIN[26][44]</a></td></tr>

<tr><td>C6LUT bit 8</td><td id="virtex6-CLBLL-SLICE[0]-C6LUT[8]"><a href="#virtex6-CLBLL-bit-MAIN[35][47]">MAIN[35][47]</a></td><td id="virtex6-CLBLL-SLICE[1]-C6LUT[8]"><a href="#virtex6-CLBLL-bit-MAIN[29][47]">MAIN[29][47]</a></td></tr>

<tr><td>C6LUT bit 9</td><td id="virtex6-CLBLL-SLICE[0]-C6LUT[9]"><a href="#virtex6-CLBLL-bit-MAIN[34][47]">MAIN[34][47]</a></td><td id="virtex6-CLBLL-SLICE[1]-C6LUT[9]"><a href="#virtex6-CLBLL-bit-MAIN[28][47]">MAIN[28][47]</a></td></tr>

<tr><td>C6LUT bit 10</td><td id="virtex6-CLBLL-SLICE[0]-C6LUT[10]"><a href="#virtex6-CLBLL-bit-MAIN[35][46]">MAIN[35][46]</a></td><td id="virtex6-CLBLL-SLICE[1]-C6LUT[10]"><a href="#virtex6-CLBLL-bit-MAIN[29][46]">MAIN[29][46]</a></td></tr>

<tr><td>C6LUT bit 11</td><td id="virtex6-CLBLL-SLICE[0]-C6LUT[11]"><a href="#virtex6-CLBLL-bit-MAIN[34][46]">MAIN[34][46]</a></td><td id="virtex6-CLBLL-SLICE[1]-C6LUT[11]"><a href="#virtex6-CLBLL-bit-MAIN[28][46]">MAIN[28][46]</a></td></tr>

<tr><td>C6LUT bit 12</td><td id="virtex6-CLBLL-SLICE[0]-C6LUT[12]"><a href="#virtex6-CLBLL-bit-MAIN[35][45]">MAIN[35][45]</a></td><td id="virtex6-CLBLL-SLICE[1]-C6LUT[12]"><a href="#virtex6-CLBLL-bit-MAIN[29][45]">MAIN[29][45]</a></td></tr>

<tr><td>C6LUT bit 13</td><td id="virtex6-CLBLL-SLICE[0]-C6LUT[13]"><a href="#virtex6-CLBLL-bit-MAIN[34][45]">MAIN[34][45]</a></td><td id="virtex6-CLBLL-SLICE[1]-C6LUT[13]"><a href="#virtex6-CLBLL-bit-MAIN[28][45]">MAIN[28][45]</a></td></tr>

<tr><td>C6LUT bit 14</td><td id="virtex6-CLBLL-SLICE[0]-C6LUT[14]"><a href="#virtex6-CLBLL-bit-MAIN[35][44]">MAIN[35][44]</a></td><td id="virtex6-CLBLL-SLICE[1]-C6LUT[14]"><a href="#virtex6-CLBLL-bit-MAIN[29][44]">MAIN[29][44]</a></td></tr>

<tr><td>C6LUT bit 15</td><td id="virtex6-CLBLL-SLICE[0]-C6LUT[15]"><a href="#virtex6-CLBLL-bit-MAIN[34][44]">MAIN[34][44]</a></td><td id="virtex6-CLBLL-SLICE[1]-C6LUT[15]"><a href="#virtex6-CLBLL-bit-MAIN[28][44]">MAIN[28][44]</a></td></tr>

<tr><td>C6LUT bit 16</td><td id="virtex6-CLBLL-SLICE[0]-C6LUT[16]"><a href="#virtex6-CLBLL-bit-MAIN[33][43]">MAIN[33][43]</a></td><td id="virtex6-CLBLL-SLICE[1]-C6LUT[16]"><a href="#virtex6-CLBLL-bit-MAIN[27][43]">MAIN[27][43]</a></td></tr>

<tr><td>C6LUT bit 17</td><td id="virtex6-CLBLL-SLICE[0]-C6LUT[17]"><a href="#virtex6-CLBLL-bit-MAIN[32][43]">MAIN[32][43]</a></td><td id="virtex6-CLBLL-SLICE[1]-C6LUT[17]"><a href="#virtex6-CLBLL-bit-MAIN[26][43]">MAIN[26][43]</a></td></tr>

<tr><td>C6LUT bit 18</td><td id="virtex6-CLBLL-SLICE[0]-C6LUT[18]"><a href="#virtex6-CLBLL-bit-MAIN[33][42]">MAIN[33][42]</a></td><td id="virtex6-CLBLL-SLICE[1]-C6LUT[18]"><a href="#virtex6-CLBLL-bit-MAIN[27][42]">MAIN[27][42]</a></td></tr>

<tr><td>C6LUT bit 19</td><td id="virtex6-CLBLL-SLICE[0]-C6LUT[19]"><a href="#virtex6-CLBLL-bit-MAIN[32][42]">MAIN[32][42]</a></td><td id="virtex6-CLBLL-SLICE[1]-C6LUT[19]"><a href="#virtex6-CLBLL-bit-MAIN[26][42]">MAIN[26][42]</a></td></tr>

<tr><td>C6LUT bit 20</td><td id="virtex6-CLBLL-SLICE[0]-C6LUT[20]"><a href="#virtex6-CLBLL-bit-MAIN[33][41]">MAIN[33][41]</a></td><td id="virtex6-CLBLL-SLICE[1]-C6LUT[20]"><a href="#virtex6-CLBLL-bit-MAIN[27][41]">MAIN[27][41]</a></td></tr>

<tr><td>C6LUT bit 21</td><td id="virtex6-CLBLL-SLICE[0]-C6LUT[21]"><a href="#virtex6-CLBLL-bit-MAIN[32][41]">MAIN[32][41]</a></td><td id="virtex6-CLBLL-SLICE[1]-C6LUT[21]"><a href="#virtex6-CLBLL-bit-MAIN[26][41]">MAIN[26][41]</a></td></tr>

<tr><td>C6LUT bit 22</td><td id="virtex6-CLBLL-SLICE[0]-C6LUT[22]"><a href="#virtex6-CLBLL-bit-MAIN[33][40]">MAIN[33][40]</a></td><td id="virtex6-CLBLL-SLICE[1]-C6LUT[22]"><a href="#virtex6-CLBLL-bit-MAIN[27][40]">MAIN[27][40]</a></td></tr>

<tr><td>C6LUT bit 23</td><td id="virtex6-CLBLL-SLICE[0]-C6LUT[23]"><a href="#virtex6-CLBLL-bit-MAIN[32][40]">MAIN[32][40]</a></td><td id="virtex6-CLBLL-SLICE[1]-C6LUT[23]"><a href="#virtex6-CLBLL-bit-MAIN[26][40]">MAIN[26][40]</a></td></tr>

<tr><td>C6LUT bit 24</td><td id="virtex6-CLBLL-SLICE[0]-C6LUT[24]"><a href="#virtex6-CLBLL-bit-MAIN[35][43]">MAIN[35][43]</a></td><td id="virtex6-CLBLL-SLICE[1]-C6LUT[24]"><a href="#virtex6-CLBLL-bit-MAIN[29][43]">MAIN[29][43]</a></td></tr>

<tr><td>C6LUT bit 25</td><td id="virtex6-CLBLL-SLICE[0]-C6LUT[25]"><a href="#virtex6-CLBLL-bit-MAIN[34][43]">MAIN[34][43]</a></td><td id="virtex6-CLBLL-SLICE[1]-C6LUT[25]"><a href="#virtex6-CLBLL-bit-MAIN[28][43]">MAIN[28][43]</a></td></tr>

<tr><td>C6LUT bit 26</td><td id="virtex6-CLBLL-SLICE[0]-C6LUT[26]"><a href="#virtex6-CLBLL-bit-MAIN[35][42]">MAIN[35][42]</a></td><td id="virtex6-CLBLL-SLICE[1]-C6LUT[26]"><a href="#virtex6-CLBLL-bit-MAIN[29][42]">MAIN[29][42]</a></td></tr>

<tr><td>C6LUT bit 27</td><td id="virtex6-CLBLL-SLICE[0]-C6LUT[27]"><a href="#virtex6-CLBLL-bit-MAIN[34][42]">MAIN[34][42]</a></td><td id="virtex6-CLBLL-SLICE[1]-C6LUT[27]"><a href="#virtex6-CLBLL-bit-MAIN[28][42]">MAIN[28][42]</a></td></tr>

<tr><td>C6LUT bit 28</td><td id="virtex6-CLBLL-SLICE[0]-C6LUT[28]"><a href="#virtex6-CLBLL-bit-MAIN[35][41]">MAIN[35][41]</a></td><td id="virtex6-CLBLL-SLICE[1]-C6LUT[28]"><a href="#virtex6-CLBLL-bit-MAIN[29][41]">MAIN[29][41]</a></td></tr>

<tr><td>C6LUT bit 29</td><td id="virtex6-CLBLL-SLICE[0]-C6LUT[29]"><a href="#virtex6-CLBLL-bit-MAIN[34][41]">MAIN[34][41]</a></td><td id="virtex6-CLBLL-SLICE[1]-C6LUT[29]"><a href="#virtex6-CLBLL-bit-MAIN[28][41]">MAIN[28][41]</a></td></tr>

<tr><td>C6LUT bit 30</td><td id="virtex6-CLBLL-SLICE[0]-C6LUT[30]"><a href="#virtex6-CLBLL-bit-MAIN[35][40]">MAIN[35][40]</a></td><td id="virtex6-CLBLL-SLICE[1]-C6LUT[30]"><a href="#virtex6-CLBLL-bit-MAIN[29][40]">MAIN[29][40]</a></td></tr>

<tr><td>C6LUT bit 31</td><td id="virtex6-CLBLL-SLICE[0]-C6LUT[31]"><a href="#virtex6-CLBLL-bit-MAIN[34][40]">MAIN[34][40]</a></td><td id="virtex6-CLBLL-SLICE[1]-C6LUT[31]"><a href="#virtex6-CLBLL-bit-MAIN[28][40]">MAIN[28][40]</a></td></tr>

<tr><td>C6LUT bit 32</td><td id="virtex6-CLBLL-SLICE[0]-C6LUT[32]"><a href="#virtex6-CLBLL-bit-MAIN[33][39]">MAIN[33][39]</a></td><td id="virtex6-CLBLL-SLICE[1]-C6LUT[32]"><a href="#virtex6-CLBLL-bit-MAIN[27][39]">MAIN[27][39]</a></td></tr>

<tr><td>C6LUT bit 33</td><td id="virtex6-CLBLL-SLICE[0]-C6LUT[33]"><a href="#virtex6-CLBLL-bit-MAIN[32][39]">MAIN[32][39]</a></td><td id="virtex6-CLBLL-SLICE[1]-C6LUT[33]"><a href="#virtex6-CLBLL-bit-MAIN[26][39]">MAIN[26][39]</a></td></tr>

<tr><td>C6LUT bit 34</td><td id="virtex6-CLBLL-SLICE[0]-C6LUT[34]"><a href="#virtex6-CLBLL-bit-MAIN[33][38]">MAIN[33][38]</a></td><td id="virtex6-CLBLL-SLICE[1]-C6LUT[34]"><a href="#virtex6-CLBLL-bit-MAIN[27][38]">MAIN[27][38]</a></td></tr>

<tr><td>C6LUT bit 35</td><td id="virtex6-CLBLL-SLICE[0]-C6LUT[35]"><a href="#virtex6-CLBLL-bit-MAIN[32][38]">MAIN[32][38]</a></td><td id="virtex6-CLBLL-SLICE[1]-C6LUT[35]"><a href="#virtex6-CLBLL-bit-MAIN[26][38]">MAIN[26][38]</a></td></tr>

<tr><td>C6LUT bit 36</td><td id="virtex6-CLBLL-SLICE[0]-C6LUT[36]"><a href="#virtex6-CLBLL-bit-MAIN[33][37]">MAIN[33][37]</a></td><td id="virtex6-CLBLL-SLICE[1]-C6LUT[36]"><a href="#virtex6-CLBLL-bit-MAIN[27][37]">MAIN[27][37]</a></td></tr>

<tr><td>C6LUT bit 37</td><td id="virtex6-CLBLL-SLICE[0]-C6LUT[37]"><a href="#virtex6-CLBLL-bit-MAIN[32][37]">MAIN[32][37]</a></td><td id="virtex6-CLBLL-SLICE[1]-C6LUT[37]"><a href="#virtex6-CLBLL-bit-MAIN[26][37]">MAIN[26][37]</a></td></tr>

<tr><td>C6LUT bit 38</td><td id="virtex6-CLBLL-SLICE[0]-C6LUT[38]"><a href="#virtex6-CLBLL-bit-MAIN[33][36]">MAIN[33][36]</a></td><td id="virtex6-CLBLL-SLICE[1]-C6LUT[38]"><a href="#virtex6-CLBLL-bit-MAIN[27][36]">MAIN[27][36]</a></td></tr>

<tr><td>C6LUT bit 39</td><td id="virtex6-CLBLL-SLICE[0]-C6LUT[39]"><a href="#virtex6-CLBLL-bit-MAIN[32][36]">MAIN[32][36]</a></td><td id="virtex6-CLBLL-SLICE[1]-C6LUT[39]"><a href="#virtex6-CLBLL-bit-MAIN[26][36]">MAIN[26][36]</a></td></tr>

<tr><td>C6LUT bit 40</td><td id="virtex6-CLBLL-SLICE[0]-C6LUT[40]"><a href="#virtex6-CLBLL-bit-MAIN[35][39]">MAIN[35][39]</a></td><td id="virtex6-CLBLL-SLICE[1]-C6LUT[40]"><a href="#virtex6-CLBLL-bit-MAIN[29][39]">MAIN[29][39]</a></td></tr>

<tr><td>C6LUT bit 41</td><td id="virtex6-CLBLL-SLICE[0]-C6LUT[41]"><a href="#virtex6-CLBLL-bit-MAIN[34][39]">MAIN[34][39]</a></td><td id="virtex6-CLBLL-SLICE[1]-C6LUT[41]"><a href="#virtex6-CLBLL-bit-MAIN[28][39]">MAIN[28][39]</a></td></tr>

<tr><td>C6LUT bit 42</td><td id="virtex6-CLBLL-SLICE[0]-C6LUT[42]"><a href="#virtex6-CLBLL-bit-MAIN[35][38]">MAIN[35][38]</a></td><td id="virtex6-CLBLL-SLICE[1]-C6LUT[42]"><a href="#virtex6-CLBLL-bit-MAIN[29][38]">MAIN[29][38]</a></td></tr>

<tr><td>C6LUT bit 43</td><td id="virtex6-CLBLL-SLICE[0]-C6LUT[43]"><a href="#virtex6-CLBLL-bit-MAIN[34][38]">MAIN[34][38]</a></td><td id="virtex6-CLBLL-SLICE[1]-C6LUT[43]"><a href="#virtex6-CLBLL-bit-MAIN[28][38]">MAIN[28][38]</a></td></tr>

<tr><td>C6LUT bit 44</td><td id="virtex6-CLBLL-SLICE[0]-C6LUT[44]"><a href="#virtex6-CLBLL-bit-MAIN[35][37]">MAIN[35][37]</a></td><td id="virtex6-CLBLL-SLICE[1]-C6LUT[44]"><a href="#virtex6-CLBLL-bit-MAIN[29][37]">MAIN[29][37]</a></td></tr>

<tr><td>C6LUT bit 45</td><td id="virtex6-CLBLL-SLICE[0]-C6LUT[45]"><a href="#virtex6-CLBLL-bit-MAIN[34][37]">MAIN[34][37]</a></td><td id="virtex6-CLBLL-SLICE[1]-C6LUT[45]"><a href="#virtex6-CLBLL-bit-MAIN[28][37]">MAIN[28][37]</a></td></tr>

<tr><td>C6LUT bit 46</td><td id="virtex6-CLBLL-SLICE[0]-C6LUT[46]"><a href="#virtex6-CLBLL-bit-MAIN[35][36]">MAIN[35][36]</a></td><td id="virtex6-CLBLL-SLICE[1]-C6LUT[46]"><a href="#virtex6-CLBLL-bit-MAIN[29][36]">MAIN[29][36]</a></td></tr>

<tr><td>C6LUT bit 47</td><td id="virtex6-CLBLL-SLICE[0]-C6LUT[47]"><a href="#virtex6-CLBLL-bit-MAIN[34][36]">MAIN[34][36]</a></td><td id="virtex6-CLBLL-SLICE[1]-C6LUT[47]"><a href="#virtex6-CLBLL-bit-MAIN[28][36]">MAIN[28][36]</a></td></tr>

<tr><td>C6LUT bit 48</td><td id="virtex6-CLBLL-SLICE[0]-C6LUT[48]"><a href="#virtex6-CLBLL-bit-MAIN[33][35]">MAIN[33][35]</a></td><td id="virtex6-CLBLL-SLICE[1]-C6LUT[48]"><a href="#virtex6-CLBLL-bit-MAIN[27][35]">MAIN[27][35]</a></td></tr>

<tr><td>C6LUT bit 49</td><td id="virtex6-CLBLL-SLICE[0]-C6LUT[49]"><a href="#virtex6-CLBLL-bit-MAIN[32][35]">MAIN[32][35]</a></td><td id="virtex6-CLBLL-SLICE[1]-C6LUT[49]"><a href="#virtex6-CLBLL-bit-MAIN[26][35]">MAIN[26][35]</a></td></tr>

<tr><td>C6LUT bit 50</td><td id="virtex6-CLBLL-SLICE[0]-C6LUT[50]"><a href="#virtex6-CLBLL-bit-MAIN[33][34]">MAIN[33][34]</a></td><td id="virtex6-CLBLL-SLICE[1]-C6LUT[50]"><a href="#virtex6-CLBLL-bit-MAIN[27][34]">MAIN[27][34]</a></td></tr>

<tr><td>C6LUT bit 51</td><td id="virtex6-CLBLL-SLICE[0]-C6LUT[51]"><a href="#virtex6-CLBLL-bit-MAIN[32][34]">MAIN[32][34]</a></td><td id="virtex6-CLBLL-SLICE[1]-C6LUT[51]"><a href="#virtex6-CLBLL-bit-MAIN[26][34]">MAIN[26][34]</a></td></tr>

<tr><td>C6LUT bit 52</td><td id="virtex6-CLBLL-SLICE[0]-C6LUT[52]"><a href="#virtex6-CLBLL-bit-MAIN[33][33]">MAIN[33][33]</a></td><td id="virtex6-CLBLL-SLICE[1]-C6LUT[52]"><a href="#virtex6-CLBLL-bit-MAIN[27][33]">MAIN[27][33]</a></td></tr>

<tr><td>C6LUT bit 53</td><td id="virtex6-CLBLL-SLICE[0]-C6LUT[53]"><a href="#virtex6-CLBLL-bit-MAIN[32][33]">MAIN[32][33]</a></td><td id="virtex6-CLBLL-SLICE[1]-C6LUT[53]"><a href="#virtex6-CLBLL-bit-MAIN[26][33]">MAIN[26][33]</a></td></tr>

<tr><td>C6LUT bit 54</td><td id="virtex6-CLBLL-SLICE[0]-C6LUT[54]"><a href="#virtex6-CLBLL-bit-MAIN[33][32]">MAIN[33][32]</a></td><td id="virtex6-CLBLL-SLICE[1]-C6LUT[54]"><a href="#virtex6-CLBLL-bit-MAIN[27][32]">MAIN[27][32]</a></td></tr>

<tr><td>C6LUT bit 55</td><td id="virtex6-CLBLL-SLICE[0]-C6LUT[55]"><a href="#virtex6-CLBLL-bit-MAIN[32][32]">MAIN[32][32]</a></td><td id="virtex6-CLBLL-SLICE[1]-C6LUT[55]"><a href="#virtex6-CLBLL-bit-MAIN[26][32]">MAIN[26][32]</a></td></tr>

<tr><td>C6LUT bit 56</td><td id="virtex6-CLBLL-SLICE[0]-C6LUT[56]"><a href="#virtex6-CLBLL-bit-MAIN[35][35]">MAIN[35][35]</a></td><td id="virtex6-CLBLL-SLICE[1]-C6LUT[56]"><a href="#virtex6-CLBLL-bit-MAIN[29][35]">MAIN[29][35]</a></td></tr>

<tr><td>C6LUT bit 57</td><td id="virtex6-CLBLL-SLICE[0]-C6LUT[57]"><a href="#virtex6-CLBLL-bit-MAIN[34][35]">MAIN[34][35]</a></td><td id="virtex6-CLBLL-SLICE[1]-C6LUT[57]"><a href="#virtex6-CLBLL-bit-MAIN[28][35]">MAIN[28][35]</a></td></tr>

<tr><td>C6LUT bit 58</td><td id="virtex6-CLBLL-SLICE[0]-C6LUT[58]"><a href="#virtex6-CLBLL-bit-MAIN[35][34]">MAIN[35][34]</a></td><td id="virtex6-CLBLL-SLICE[1]-C6LUT[58]"><a href="#virtex6-CLBLL-bit-MAIN[29][34]">MAIN[29][34]</a></td></tr>

<tr><td>C6LUT bit 59</td><td id="virtex6-CLBLL-SLICE[0]-C6LUT[59]"><a href="#virtex6-CLBLL-bit-MAIN[34][34]">MAIN[34][34]</a></td><td id="virtex6-CLBLL-SLICE[1]-C6LUT[59]"><a href="#virtex6-CLBLL-bit-MAIN[28][34]">MAIN[28][34]</a></td></tr>

<tr><td>C6LUT bit 60</td><td id="virtex6-CLBLL-SLICE[0]-C6LUT[60]"><a href="#virtex6-CLBLL-bit-MAIN[35][33]">MAIN[35][33]</a></td><td id="virtex6-CLBLL-SLICE[1]-C6LUT[60]"><a href="#virtex6-CLBLL-bit-MAIN[29][33]">MAIN[29][33]</a></td></tr>

<tr><td>C6LUT bit 61</td><td id="virtex6-CLBLL-SLICE[0]-C6LUT[61]"><a href="#virtex6-CLBLL-bit-MAIN[34][33]">MAIN[34][33]</a></td><td id="virtex6-CLBLL-SLICE[1]-C6LUT[61]"><a href="#virtex6-CLBLL-bit-MAIN[28][33]">MAIN[28][33]</a></td></tr>

<tr><td>C6LUT bit 62</td><td id="virtex6-CLBLL-SLICE[0]-C6LUT[62]"><a href="#virtex6-CLBLL-bit-MAIN[35][32]">MAIN[35][32]</a></td><td id="virtex6-CLBLL-SLICE[1]-C6LUT[62]"><a href="#virtex6-CLBLL-bit-MAIN[29][32]">MAIN[29][32]</a></td></tr>

<tr><td>C6LUT bit 63</td><td id="virtex6-CLBLL-SLICE[0]-C6LUT[63]"><a href="#virtex6-CLBLL-bit-MAIN[34][32]">MAIN[34][32]</a></td><td id="virtex6-CLBLL-SLICE[1]-C6LUT[63]"><a href="#virtex6-CLBLL-bit-MAIN[28][32]">MAIN[28][32]</a></td></tr>

<tr><td>D6LUT bit 0</td><td id="virtex6-CLBLL-SLICE[0]-D6LUT[0]"><a href="#virtex6-CLBLL-bit-MAIN[33][63]">MAIN[33][63]</a></td><td id="virtex6-CLBLL-SLICE[1]-D6LUT[0]"><a href="#virtex6-CLBLL-bit-MAIN[27][63]">MAIN[27][63]</a></td></tr>

<tr><td>D6LUT bit 1</td><td id="virtex6-CLBLL-SLICE[0]-D6LUT[1]"><a href="#virtex6-CLBLL-bit-MAIN[32][63]">MAIN[32][63]</a></td><td id="virtex6-CLBLL-SLICE[1]-D6LUT[1]"><a href="#virtex6-CLBLL-bit-MAIN[26][63]">MAIN[26][63]</a></td></tr>

<tr><td>D6LUT bit 2</td><td id="virtex6-CLBLL-SLICE[0]-D6LUT[2]"><a href="#virtex6-CLBLL-bit-MAIN[33][62]">MAIN[33][62]</a></td><td id="virtex6-CLBLL-SLICE[1]-D6LUT[2]"><a href="#virtex6-CLBLL-bit-MAIN[27][62]">MAIN[27][62]</a></td></tr>

<tr><td>D6LUT bit 3</td><td id="virtex6-CLBLL-SLICE[0]-D6LUT[3]"><a href="#virtex6-CLBLL-bit-MAIN[32][62]">MAIN[32][62]</a></td><td id="virtex6-CLBLL-SLICE[1]-D6LUT[3]"><a href="#virtex6-CLBLL-bit-MAIN[26][62]">MAIN[26][62]</a></td></tr>

<tr><td>D6LUT bit 4</td><td id="virtex6-CLBLL-SLICE[0]-D6LUT[4]"><a href="#virtex6-CLBLL-bit-MAIN[33][61]">MAIN[33][61]</a></td><td id="virtex6-CLBLL-SLICE[1]-D6LUT[4]"><a href="#virtex6-CLBLL-bit-MAIN[27][61]">MAIN[27][61]</a></td></tr>

<tr><td>D6LUT bit 5</td><td id="virtex6-CLBLL-SLICE[0]-D6LUT[5]"><a href="#virtex6-CLBLL-bit-MAIN[32][61]">MAIN[32][61]</a></td><td id="virtex6-CLBLL-SLICE[1]-D6LUT[5]"><a href="#virtex6-CLBLL-bit-MAIN[26][61]">MAIN[26][61]</a></td></tr>

<tr><td>D6LUT bit 6</td><td id="virtex6-CLBLL-SLICE[0]-D6LUT[6]"><a href="#virtex6-CLBLL-bit-MAIN[33][60]">MAIN[33][60]</a></td><td id="virtex6-CLBLL-SLICE[1]-D6LUT[6]"><a href="#virtex6-CLBLL-bit-MAIN[27][60]">MAIN[27][60]</a></td></tr>

<tr><td>D6LUT bit 7</td><td id="virtex6-CLBLL-SLICE[0]-D6LUT[7]"><a href="#virtex6-CLBLL-bit-MAIN[32][60]">MAIN[32][60]</a></td><td id="virtex6-CLBLL-SLICE[1]-D6LUT[7]"><a href="#virtex6-CLBLL-bit-MAIN[26][60]">MAIN[26][60]</a></td></tr>

<tr><td>D6LUT bit 8</td><td id="virtex6-CLBLL-SLICE[0]-D6LUT[8]"><a href="#virtex6-CLBLL-bit-MAIN[35][63]">MAIN[35][63]</a></td><td id="virtex6-CLBLL-SLICE[1]-D6LUT[8]"><a href="#virtex6-CLBLL-bit-MAIN[29][63]">MAIN[29][63]</a></td></tr>

<tr><td>D6LUT bit 9</td><td id="virtex6-CLBLL-SLICE[0]-D6LUT[9]"><a href="#virtex6-CLBLL-bit-MAIN[34][63]">MAIN[34][63]</a></td><td id="virtex6-CLBLL-SLICE[1]-D6LUT[9]"><a href="#virtex6-CLBLL-bit-MAIN[28][63]">MAIN[28][63]</a></td></tr>

<tr><td>D6LUT bit 10</td><td id="virtex6-CLBLL-SLICE[0]-D6LUT[10]"><a href="#virtex6-CLBLL-bit-MAIN[35][62]">MAIN[35][62]</a></td><td id="virtex6-CLBLL-SLICE[1]-D6LUT[10]"><a href="#virtex6-CLBLL-bit-MAIN[29][62]">MAIN[29][62]</a></td></tr>

<tr><td>D6LUT bit 11</td><td id="virtex6-CLBLL-SLICE[0]-D6LUT[11]"><a href="#virtex6-CLBLL-bit-MAIN[34][62]">MAIN[34][62]</a></td><td id="virtex6-CLBLL-SLICE[1]-D6LUT[11]"><a href="#virtex6-CLBLL-bit-MAIN[28][62]">MAIN[28][62]</a></td></tr>

<tr><td>D6LUT bit 12</td><td id="virtex6-CLBLL-SLICE[0]-D6LUT[12]"><a href="#virtex6-CLBLL-bit-MAIN[35][61]">MAIN[35][61]</a></td><td id="virtex6-CLBLL-SLICE[1]-D6LUT[12]"><a href="#virtex6-CLBLL-bit-MAIN[29][61]">MAIN[29][61]</a></td></tr>

<tr><td>D6LUT bit 13</td><td id="virtex6-CLBLL-SLICE[0]-D6LUT[13]"><a href="#virtex6-CLBLL-bit-MAIN[34][61]">MAIN[34][61]</a></td><td id="virtex6-CLBLL-SLICE[1]-D6LUT[13]"><a href="#virtex6-CLBLL-bit-MAIN[28][61]">MAIN[28][61]</a></td></tr>

<tr><td>D6LUT bit 14</td><td id="virtex6-CLBLL-SLICE[0]-D6LUT[14]"><a href="#virtex6-CLBLL-bit-MAIN[35][60]">MAIN[35][60]</a></td><td id="virtex6-CLBLL-SLICE[1]-D6LUT[14]"><a href="#virtex6-CLBLL-bit-MAIN[29][60]">MAIN[29][60]</a></td></tr>

<tr><td>D6LUT bit 15</td><td id="virtex6-CLBLL-SLICE[0]-D6LUT[15]"><a href="#virtex6-CLBLL-bit-MAIN[34][60]">MAIN[34][60]</a></td><td id="virtex6-CLBLL-SLICE[1]-D6LUT[15]"><a href="#virtex6-CLBLL-bit-MAIN[28][60]">MAIN[28][60]</a></td></tr>

<tr><td>D6LUT bit 16</td><td id="virtex6-CLBLL-SLICE[0]-D6LUT[16]"><a href="#virtex6-CLBLL-bit-MAIN[33][59]">MAIN[33][59]</a></td><td id="virtex6-CLBLL-SLICE[1]-D6LUT[16]"><a href="#virtex6-CLBLL-bit-MAIN[27][59]">MAIN[27][59]</a></td></tr>

<tr><td>D6LUT bit 17</td><td id="virtex6-CLBLL-SLICE[0]-D6LUT[17]"><a href="#virtex6-CLBLL-bit-MAIN[32][59]">MAIN[32][59]</a></td><td id="virtex6-CLBLL-SLICE[1]-D6LUT[17]"><a href="#virtex6-CLBLL-bit-MAIN[26][59]">MAIN[26][59]</a></td></tr>

<tr><td>D6LUT bit 18</td><td id="virtex6-CLBLL-SLICE[0]-D6LUT[18]"><a href="#virtex6-CLBLL-bit-MAIN[33][58]">MAIN[33][58]</a></td><td id="virtex6-CLBLL-SLICE[1]-D6LUT[18]"><a href="#virtex6-CLBLL-bit-MAIN[27][58]">MAIN[27][58]</a></td></tr>

<tr><td>D6LUT bit 19</td><td id="virtex6-CLBLL-SLICE[0]-D6LUT[19]"><a href="#virtex6-CLBLL-bit-MAIN[32][58]">MAIN[32][58]</a></td><td id="virtex6-CLBLL-SLICE[1]-D6LUT[19]"><a href="#virtex6-CLBLL-bit-MAIN[26][58]">MAIN[26][58]</a></td></tr>

<tr><td>D6LUT bit 20</td><td id="virtex6-CLBLL-SLICE[0]-D6LUT[20]"><a href="#virtex6-CLBLL-bit-MAIN[33][57]">MAIN[33][57]</a></td><td id="virtex6-CLBLL-SLICE[1]-D6LUT[20]"><a href="#virtex6-CLBLL-bit-MAIN[27][57]">MAIN[27][57]</a></td></tr>

<tr><td>D6LUT bit 21</td><td id="virtex6-CLBLL-SLICE[0]-D6LUT[21]"><a href="#virtex6-CLBLL-bit-MAIN[32][57]">MAIN[32][57]</a></td><td id="virtex6-CLBLL-SLICE[1]-D6LUT[21]"><a href="#virtex6-CLBLL-bit-MAIN[26][57]">MAIN[26][57]</a></td></tr>

<tr><td>D6LUT bit 22</td><td id="virtex6-CLBLL-SLICE[0]-D6LUT[22]"><a href="#virtex6-CLBLL-bit-MAIN[33][56]">MAIN[33][56]</a></td><td id="virtex6-CLBLL-SLICE[1]-D6LUT[22]"><a href="#virtex6-CLBLL-bit-MAIN[27][56]">MAIN[27][56]</a></td></tr>

<tr><td>D6LUT bit 23</td><td id="virtex6-CLBLL-SLICE[0]-D6LUT[23]"><a href="#virtex6-CLBLL-bit-MAIN[32][56]">MAIN[32][56]</a></td><td id="virtex6-CLBLL-SLICE[1]-D6LUT[23]"><a href="#virtex6-CLBLL-bit-MAIN[26][56]">MAIN[26][56]</a></td></tr>

<tr><td>D6LUT bit 24</td><td id="virtex6-CLBLL-SLICE[0]-D6LUT[24]"><a href="#virtex6-CLBLL-bit-MAIN[35][59]">MAIN[35][59]</a></td><td id="virtex6-CLBLL-SLICE[1]-D6LUT[24]"><a href="#virtex6-CLBLL-bit-MAIN[29][59]">MAIN[29][59]</a></td></tr>

<tr><td>D6LUT bit 25</td><td id="virtex6-CLBLL-SLICE[0]-D6LUT[25]"><a href="#virtex6-CLBLL-bit-MAIN[34][59]">MAIN[34][59]</a></td><td id="virtex6-CLBLL-SLICE[1]-D6LUT[25]"><a href="#virtex6-CLBLL-bit-MAIN[28][59]">MAIN[28][59]</a></td></tr>

<tr><td>D6LUT bit 26</td><td id="virtex6-CLBLL-SLICE[0]-D6LUT[26]"><a href="#virtex6-CLBLL-bit-MAIN[35][58]">MAIN[35][58]</a></td><td id="virtex6-CLBLL-SLICE[1]-D6LUT[26]"><a href="#virtex6-CLBLL-bit-MAIN[29][58]">MAIN[29][58]</a></td></tr>

<tr><td>D6LUT bit 27</td><td id="virtex6-CLBLL-SLICE[0]-D6LUT[27]"><a href="#virtex6-CLBLL-bit-MAIN[34][58]">MAIN[34][58]</a></td><td id="virtex6-CLBLL-SLICE[1]-D6LUT[27]"><a href="#virtex6-CLBLL-bit-MAIN[28][58]">MAIN[28][58]</a></td></tr>

<tr><td>D6LUT bit 28</td><td id="virtex6-CLBLL-SLICE[0]-D6LUT[28]"><a href="#virtex6-CLBLL-bit-MAIN[35][57]">MAIN[35][57]</a></td><td id="virtex6-CLBLL-SLICE[1]-D6LUT[28]"><a href="#virtex6-CLBLL-bit-MAIN[29][57]">MAIN[29][57]</a></td></tr>

<tr><td>D6LUT bit 29</td><td id="virtex6-CLBLL-SLICE[0]-D6LUT[29]"><a href="#virtex6-CLBLL-bit-MAIN[34][57]">MAIN[34][57]</a></td><td id="virtex6-CLBLL-SLICE[1]-D6LUT[29]"><a href="#virtex6-CLBLL-bit-MAIN[28][57]">MAIN[28][57]</a></td></tr>

<tr><td>D6LUT bit 30</td><td id="virtex6-CLBLL-SLICE[0]-D6LUT[30]"><a href="#virtex6-CLBLL-bit-MAIN[35][56]">MAIN[35][56]</a></td><td id="virtex6-CLBLL-SLICE[1]-D6LUT[30]"><a href="#virtex6-CLBLL-bit-MAIN[29][56]">MAIN[29][56]</a></td></tr>

<tr><td>D6LUT bit 31</td><td id="virtex6-CLBLL-SLICE[0]-D6LUT[31]"><a href="#virtex6-CLBLL-bit-MAIN[34][56]">MAIN[34][56]</a></td><td id="virtex6-CLBLL-SLICE[1]-D6LUT[31]"><a href="#virtex6-CLBLL-bit-MAIN[28][56]">MAIN[28][56]</a></td></tr>

<tr><td>D6LUT bit 32</td><td id="virtex6-CLBLL-SLICE[0]-D6LUT[32]"><a href="#virtex6-CLBLL-bit-MAIN[33][55]">MAIN[33][55]</a></td><td id="virtex6-CLBLL-SLICE[1]-D6LUT[32]"><a href="#virtex6-CLBLL-bit-MAIN[27][55]">MAIN[27][55]</a></td></tr>

<tr><td>D6LUT bit 33</td><td id="virtex6-CLBLL-SLICE[0]-D6LUT[33]"><a href="#virtex6-CLBLL-bit-MAIN[32][55]">MAIN[32][55]</a></td><td id="virtex6-CLBLL-SLICE[1]-D6LUT[33]"><a href="#virtex6-CLBLL-bit-MAIN[26][55]">MAIN[26][55]</a></td></tr>

<tr><td>D6LUT bit 34</td><td id="virtex6-CLBLL-SLICE[0]-D6LUT[34]"><a href="#virtex6-CLBLL-bit-MAIN[33][54]">MAIN[33][54]</a></td><td id="virtex6-CLBLL-SLICE[1]-D6LUT[34]"><a href="#virtex6-CLBLL-bit-MAIN[27][54]">MAIN[27][54]</a></td></tr>

<tr><td>D6LUT bit 35</td><td id="virtex6-CLBLL-SLICE[0]-D6LUT[35]"><a href="#virtex6-CLBLL-bit-MAIN[32][54]">MAIN[32][54]</a></td><td id="virtex6-CLBLL-SLICE[1]-D6LUT[35]"><a href="#virtex6-CLBLL-bit-MAIN[26][54]">MAIN[26][54]</a></td></tr>

<tr><td>D6LUT bit 36</td><td id="virtex6-CLBLL-SLICE[0]-D6LUT[36]"><a href="#virtex6-CLBLL-bit-MAIN[33][53]">MAIN[33][53]</a></td><td id="virtex6-CLBLL-SLICE[1]-D6LUT[36]"><a href="#virtex6-CLBLL-bit-MAIN[27][53]">MAIN[27][53]</a></td></tr>

<tr><td>D6LUT bit 37</td><td id="virtex6-CLBLL-SLICE[0]-D6LUT[37]"><a href="#virtex6-CLBLL-bit-MAIN[32][53]">MAIN[32][53]</a></td><td id="virtex6-CLBLL-SLICE[1]-D6LUT[37]"><a href="#virtex6-CLBLL-bit-MAIN[26][53]">MAIN[26][53]</a></td></tr>

<tr><td>D6LUT bit 38</td><td id="virtex6-CLBLL-SLICE[0]-D6LUT[38]"><a href="#virtex6-CLBLL-bit-MAIN[33][52]">MAIN[33][52]</a></td><td id="virtex6-CLBLL-SLICE[1]-D6LUT[38]"><a href="#virtex6-CLBLL-bit-MAIN[27][52]">MAIN[27][52]</a></td></tr>

<tr><td>D6LUT bit 39</td><td id="virtex6-CLBLL-SLICE[0]-D6LUT[39]"><a href="#virtex6-CLBLL-bit-MAIN[32][52]">MAIN[32][52]</a></td><td id="virtex6-CLBLL-SLICE[1]-D6LUT[39]"><a href="#virtex6-CLBLL-bit-MAIN[26][52]">MAIN[26][52]</a></td></tr>

<tr><td>D6LUT bit 40</td><td id="virtex6-CLBLL-SLICE[0]-D6LUT[40]"><a href="#virtex6-CLBLL-bit-MAIN[35][55]">MAIN[35][55]</a></td><td id="virtex6-CLBLL-SLICE[1]-D6LUT[40]"><a href="#virtex6-CLBLL-bit-MAIN[29][55]">MAIN[29][55]</a></td></tr>

<tr><td>D6LUT bit 41</td><td id="virtex6-CLBLL-SLICE[0]-D6LUT[41]"><a href="#virtex6-CLBLL-bit-MAIN[34][55]">MAIN[34][55]</a></td><td id="virtex6-CLBLL-SLICE[1]-D6LUT[41]"><a href="#virtex6-CLBLL-bit-MAIN[28][55]">MAIN[28][55]</a></td></tr>

<tr><td>D6LUT bit 42</td><td id="virtex6-CLBLL-SLICE[0]-D6LUT[42]"><a href="#virtex6-CLBLL-bit-MAIN[35][54]">MAIN[35][54]</a></td><td id="virtex6-CLBLL-SLICE[1]-D6LUT[42]"><a href="#virtex6-CLBLL-bit-MAIN[29][54]">MAIN[29][54]</a></td></tr>

<tr><td>D6LUT bit 43</td><td id="virtex6-CLBLL-SLICE[0]-D6LUT[43]"><a href="#virtex6-CLBLL-bit-MAIN[34][54]">MAIN[34][54]</a></td><td id="virtex6-CLBLL-SLICE[1]-D6LUT[43]"><a href="#virtex6-CLBLL-bit-MAIN[28][54]">MAIN[28][54]</a></td></tr>

<tr><td>D6LUT bit 44</td><td id="virtex6-CLBLL-SLICE[0]-D6LUT[44]"><a href="#virtex6-CLBLL-bit-MAIN[35][53]">MAIN[35][53]</a></td><td id="virtex6-CLBLL-SLICE[1]-D6LUT[44]"><a href="#virtex6-CLBLL-bit-MAIN[29][53]">MAIN[29][53]</a></td></tr>

<tr><td>D6LUT bit 45</td><td id="virtex6-CLBLL-SLICE[0]-D6LUT[45]"><a href="#virtex6-CLBLL-bit-MAIN[34][53]">MAIN[34][53]</a></td><td id="virtex6-CLBLL-SLICE[1]-D6LUT[45]"><a href="#virtex6-CLBLL-bit-MAIN[28][53]">MAIN[28][53]</a></td></tr>

<tr><td>D6LUT bit 46</td><td id="virtex6-CLBLL-SLICE[0]-D6LUT[46]"><a href="#virtex6-CLBLL-bit-MAIN[35][52]">MAIN[35][52]</a></td><td id="virtex6-CLBLL-SLICE[1]-D6LUT[46]"><a href="#virtex6-CLBLL-bit-MAIN[29][52]">MAIN[29][52]</a></td></tr>

<tr><td>D6LUT bit 47</td><td id="virtex6-CLBLL-SLICE[0]-D6LUT[47]"><a href="#virtex6-CLBLL-bit-MAIN[34][52]">MAIN[34][52]</a></td><td id="virtex6-CLBLL-SLICE[1]-D6LUT[47]"><a href="#virtex6-CLBLL-bit-MAIN[28][52]">MAIN[28][52]</a></td></tr>

<tr><td>D6LUT bit 48</td><td id="virtex6-CLBLL-SLICE[0]-D6LUT[48]"><a href="#virtex6-CLBLL-bit-MAIN[33][51]">MAIN[33][51]</a></td><td id="virtex6-CLBLL-SLICE[1]-D6LUT[48]"><a href="#virtex6-CLBLL-bit-MAIN[27][51]">MAIN[27][51]</a></td></tr>

<tr><td>D6LUT bit 49</td><td id="virtex6-CLBLL-SLICE[0]-D6LUT[49]"><a href="#virtex6-CLBLL-bit-MAIN[32][51]">MAIN[32][51]</a></td><td id="virtex6-CLBLL-SLICE[1]-D6LUT[49]"><a href="#virtex6-CLBLL-bit-MAIN[26][51]">MAIN[26][51]</a></td></tr>

<tr><td>D6LUT bit 50</td><td id="virtex6-CLBLL-SLICE[0]-D6LUT[50]"><a href="#virtex6-CLBLL-bit-MAIN[33][50]">MAIN[33][50]</a></td><td id="virtex6-CLBLL-SLICE[1]-D6LUT[50]"><a href="#virtex6-CLBLL-bit-MAIN[27][50]">MAIN[27][50]</a></td></tr>

<tr><td>D6LUT bit 51</td><td id="virtex6-CLBLL-SLICE[0]-D6LUT[51]"><a href="#virtex6-CLBLL-bit-MAIN[32][50]">MAIN[32][50]</a></td><td id="virtex6-CLBLL-SLICE[1]-D6LUT[51]"><a href="#virtex6-CLBLL-bit-MAIN[26][50]">MAIN[26][50]</a></td></tr>

<tr><td>D6LUT bit 52</td><td id="virtex6-CLBLL-SLICE[0]-D6LUT[52]"><a href="#virtex6-CLBLL-bit-MAIN[33][49]">MAIN[33][49]</a></td><td id="virtex6-CLBLL-SLICE[1]-D6LUT[52]"><a href="#virtex6-CLBLL-bit-MAIN[27][49]">MAIN[27][49]</a></td></tr>

<tr><td>D6LUT bit 53</td><td id="virtex6-CLBLL-SLICE[0]-D6LUT[53]"><a href="#virtex6-CLBLL-bit-MAIN[32][49]">MAIN[32][49]</a></td><td id="virtex6-CLBLL-SLICE[1]-D6LUT[53]"><a href="#virtex6-CLBLL-bit-MAIN[26][49]">MAIN[26][49]</a></td></tr>

<tr><td>D6LUT bit 54</td><td id="virtex6-CLBLL-SLICE[0]-D6LUT[54]"><a href="#virtex6-CLBLL-bit-MAIN[33][48]">MAIN[33][48]</a></td><td id="virtex6-CLBLL-SLICE[1]-D6LUT[54]"><a href="#virtex6-CLBLL-bit-MAIN[27][48]">MAIN[27][48]</a></td></tr>

<tr><td>D6LUT bit 55</td><td id="virtex6-CLBLL-SLICE[0]-D6LUT[55]"><a href="#virtex6-CLBLL-bit-MAIN[32][48]">MAIN[32][48]</a></td><td id="virtex6-CLBLL-SLICE[1]-D6LUT[55]"><a href="#virtex6-CLBLL-bit-MAIN[26][48]">MAIN[26][48]</a></td></tr>

<tr><td>D6LUT bit 56</td><td id="virtex6-CLBLL-SLICE[0]-D6LUT[56]"><a href="#virtex6-CLBLL-bit-MAIN[35][51]">MAIN[35][51]</a></td><td id="virtex6-CLBLL-SLICE[1]-D6LUT[56]"><a href="#virtex6-CLBLL-bit-MAIN[29][51]">MAIN[29][51]</a></td></tr>

<tr><td>D6LUT bit 57</td><td id="virtex6-CLBLL-SLICE[0]-D6LUT[57]"><a href="#virtex6-CLBLL-bit-MAIN[34][51]">MAIN[34][51]</a></td><td id="virtex6-CLBLL-SLICE[1]-D6LUT[57]"><a href="#virtex6-CLBLL-bit-MAIN[28][51]">MAIN[28][51]</a></td></tr>

<tr><td>D6LUT bit 58</td><td id="virtex6-CLBLL-SLICE[0]-D6LUT[58]"><a href="#virtex6-CLBLL-bit-MAIN[35][50]">MAIN[35][50]</a></td><td id="virtex6-CLBLL-SLICE[1]-D6LUT[58]"><a href="#virtex6-CLBLL-bit-MAIN[29][50]">MAIN[29][50]</a></td></tr>

<tr><td>D6LUT bit 59</td><td id="virtex6-CLBLL-SLICE[0]-D6LUT[59]"><a href="#virtex6-CLBLL-bit-MAIN[34][50]">MAIN[34][50]</a></td><td id="virtex6-CLBLL-SLICE[1]-D6LUT[59]"><a href="#virtex6-CLBLL-bit-MAIN[28][50]">MAIN[28][50]</a></td></tr>

<tr><td>D6LUT bit 60</td><td id="virtex6-CLBLL-SLICE[0]-D6LUT[60]"><a href="#virtex6-CLBLL-bit-MAIN[35][49]">MAIN[35][49]</a></td><td id="virtex6-CLBLL-SLICE[1]-D6LUT[60]"><a href="#virtex6-CLBLL-bit-MAIN[29][49]">MAIN[29][49]</a></td></tr>

<tr><td>D6LUT bit 61</td><td id="virtex6-CLBLL-SLICE[0]-D6LUT[61]"><a href="#virtex6-CLBLL-bit-MAIN[34][49]">MAIN[34][49]</a></td><td id="virtex6-CLBLL-SLICE[1]-D6LUT[61]"><a href="#virtex6-CLBLL-bit-MAIN[28][49]">MAIN[28][49]</a></td></tr>

<tr><td>D6LUT bit 62</td><td id="virtex6-CLBLL-SLICE[0]-D6LUT[62]"><a href="#virtex6-CLBLL-bit-MAIN[35][48]">MAIN[35][48]</a></td><td id="virtex6-CLBLL-SLICE[1]-D6LUT[62]"><a href="#virtex6-CLBLL-bit-MAIN[29][48]">MAIN[29][48]</a></td></tr>

<tr><td>D6LUT bit 63</td><td id="virtex6-CLBLL-SLICE[0]-D6LUT[63]"><a href="#virtex6-CLBLL-bit-MAIN[34][48]">MAIN[34][48]</a></td><td id="virtex6-CLBLL-SLICE[1]-D6LUT[63]"><a href="#virtex6-CLBLL-bit-MAIN[28][48]">MAIN[28][48]</a></td></tr>

<tr><td>PRECYINIT</td><td><a href="#virtex6-CLBLL-SLICE[0]-PRECYINIT">[enum: SLICE_PRECYINIT]</a></td><td><a href="#virtex6-CLBLL-SLICE[1]-PRECYINIT">[enum: SLICE_PRECYINIT]</a></td></tr>

<tr><td>CYINIT</td><td><a href="#virtex6-CLBLL-SLICE[0]-CYINIT">[enum: SLICE_CYINIT]</a></td><td><a href="#virtex6-CLBLL-SLICE[1]-CYINIT">[enum: SLICE_CYINIT]</a></td></tr>

<tr><td>MUX_ACY0</td><td><a href="#virtex6-CLBLL-SLICE[0]-MUX_ACY0">[enum: SLICE_MUX_ACY0]</a></td><td><a href="#virtex6-CLBLL-SLICE[1]-MUX_ACY0">[enum: SLICE_MUX_ACY0]</a></td></tr>

<tr><td>MUX_BCY0</td><td><a href="#virtex6-CLBLL-SLICE[0]-MUX_BCY0">[enum: SLICE_MUX_BCY0]</a></td><td><a href="#virtex6-CLBLL-SLICE[1]-MUX_BCY0">[enum: SLICE_MUX_BCY0]</a></td></tr>

<tr><td>MUX_CCY0</td><td><a href="#virtex6-CLBLL-SLICE[0]-MUX_CCY0">[enum: SLICE_MUX_CCY0]</a></td><td><a href="#virtex6-CLBLL-SLICE[1]-MUX_CCY0">[enum: SLICE_MUX_CCY0]</a></td></tr>

<tr><td>MUX_DCY0</td><td><a href="#virtex6-CLBLL-SLICE[0]-MUX_DCY0">[enum: SLICE_MUX_DCY0]</a></td><td><a href="#virtex6-CLBLL-SLICE[1]-MUX_DCY0">[enum: SLICE_MUX_DCY0]</a></td></tr>

<tr><td>MUX_FFA</td><td><a href="#virtex6-CLBLL-SLICE[0]-MUX_FFA">[enum: SLICE_MUX_FFA]</a></td><td><a href="#virtex6-CLBLL-SLICE[1]-MUX_FFA">[enum: SLICE_MUX_FFA]</a></td></tr>

<tr><td>MUX_FFB</td><td><a href="#virtex6-CLBLL-SLICE[0]-MUX_FFB">[enum: SLICE_MUX_FFB]</a></td><td><a href="#virtex6-CLBLL-SLICE[1]-MUX_FFB">[enum: SLICE_MUX_FFB]</a></td></tr>

<tr><td>MUX_FFC</td><td><a href="#virtex6-CLBLL-SLICE[0]-MUX_FFC">[enum: SLICE_MUX_FFC]</a></td><td><a href="#virtex6-CLBLL-SLICE[1]-MUX_FFC">[enum: SLICE_MUX_FFC]</a></td></tr>

<tr><td>MUX_FFD</td><td><a href="#virtex6-CLBLL-SLICE[0]-MUX_FFD">[enum: SLICE_MUX_FFD]</a></td><td><a href="#virtex6-CLBLL-SLICE[1]-MUX_FFD">[enum: SLICE_MUX_FFD]</a></td></tr>

<tr><td>MUX_FFA5</td><td><a href="#virtex6-CLBLL-SLICE[0]-MUX_FFA5">[enum: SLICE_MUX_FFA5]</a></td><td><a href="#virtex6-CLBLL-SLICE[1]-MUX_FFA5">[enum: SLICE_MUX_FFA5]</a></td></tr>

<tr><td>MUX_FFB5</td><td><a href="#virtex6-CLBLL-SLICE[0]-MUX_FFB5">[enum: SLICE_MUX_FFB5]</a></td><td><a href="#virtex6-CLBLL-SLICE[1]-MUX_FFB5">[enum: SLICE_MUX_FFB5]</a></td></tr>

<tr><td>MUX_FFC5</td><td><a href="#virtex6-CLBLL-SLICE[0]-MUX_FFC5">[enum: SLICE_MUX_FFC5]</a></td><td><a href="#virtex6-CLBLL-SLICE[1]-MUX_FFC5">[enum: SLICE_MUX_FFC5]</a></td></tr>

<tr><td>MUX_FFD5</td><td><a href="#virtex6-CLBLL-SLICE[0]-MUX_FFD5">[enum: SLICE_MUX_FFD5]</a></td><td><a href="#virtex6-CLBLL-SLICE[1]-MUX_FFD5">[enum: SLICE_MUX_FFD5]</a></td></tr>

<tr><td>FF_SR_ENABLE</td><td id="virtex6-CLBLL-SLICE[0]-FF_SR_ENABLE"><a href="#virtex6-CLBLL-bit-MAIN[25][55]">MAIN[25][55]</a></td><td id="virtex6-CLBLL-SLICE[1]-FF_SR_ENABLE"><a href="#virtex6-CLBLL-bit-MAIN[24][56]">MAIN[24][56]</a></td></tr>

<tr><td>FF_SR_SYNC</td><td id="virtex6-CLBLL-SLICE[0]-FF_SR_SYNC"><a href="#virtex6-CLBLL-bit-MAIN[24][8]">MAIN[24][8]</a></td><td id="virtex6-CLBLL-SLICE[1]-FF_SR_SYNC"><a href="#virtex6-CLBLL-bit-MAIN[25][7]">MAIN[25][7]</a></td></tr>

<tr><td>FF_CE_ENABLE</td><td id="virtex6-CLBLL-SLICE[0]-FF_CE_ENABLE"><a href="#virtex6-CLBLL-bit-MAIN[24][58]">MAIN[24][58]</a></td><td id="virtex6-CLBLL-SLICE[1]-FF_CE_ENABLE"><a href="#virtex6-CLBLL-bit-MAIN[25][54]">MAIN[25][54]</a></td></tr>

<tr><td>FFA_LATCH</td><td id="virtex6-CLBLL-SLICE[0]-FFA_LATCH"><a href="#virtex6-CLBLL-bit-MAIN[31][0]">MAIN[31][0]</a></td><td id="virtex6-CLBLL-SLICE[1]-FFA_LATCH"><a href="#virtex6-CLBLL-bit-MAIN[30][1]">MAIN[30][1]</a></td></tr>

<tr><td>FFB_LATCH</td><td id="virtex6-CLBLL-SLICE[0]-FFB_LATCH"><a href="#virtex6-CLBLL-bit-MAIN[30][28]">MAIN[30][28]</a></td><td id="virtex6-CLBLL-SLICE[1]-FFB_LATCH"><a href="#virtex6-CLBLL-bit-MAIN[31][27]">MAIN[31][27]</a></td></tr>

<tr><td>FFC_LATCH</td><td id="virtex6-CLBLL-SLICE[0]-FFC_LATCH"><a href="#virtex6-CLBLL-bit-MAIN[31][36]">MAIN[31][36]</a></td><td id="virtex6-CLBLL-SLICE[1]-FFC_LATCH"><a href="#virtex6-CLBLL-bit-MAIN[30][37]">MAIN[30][37]</a></td></tr>

<tr><td>FFD_LATCH</td><td id="virtex6-CLBLL-SLICE[0]-FFD_LATCH"><a href="#virtex6-CLBLL-bit-MAIN[30][63]">MAIN[30][63]</a></td><td id="virtex6-CLBLL-SLICE[1]-FFD_LATCH"><a href="#virtex6-CLBLL-bit-MAIN[31][62]">MAIN[31][62]</a></td></tr>

<tr><td>FFA_INIT bit 0</td><td id="virtex6-CLBLL-SLICE[0]-FFA_INIT[0]"><a href="#virtex6-CLBLL-bit-MAIN[30][0]">!MAIN[30][0]</a></td><td id="virtex6-CLBLL-SLICE[1]-FFA_INIT[0]"><a href="#virtex6-CLBLL-bit-MAIN[30][2]">!MAIN[30][2]</a></td></tr>

<tr><td>FFB_INIT bit 0</td><td id="virtex6-CLBLL-SLICE[0]-FFB_INIT[0]"><a href="#virtex6-CLBLL-bit-MAIN[31][28]">!MAIN[31][28]</a></td><td id="virtex6-CLBLL-SLICE[1]-FFB_INIT[0]"><a href="#virtex6-CLBLL-bit-MAIN[31][26]">!MAIN[31][26]</a></td></tr>

<tr><td>FFC_INIT bit 0</td><td id="virtex6-CLBLL-SLICE[0]-FFC_INIT[0]"><a href="#virtex6-CLBLL-bit-MAIN[30][36]">!MAIN[30][36]</a></td><td id="virtex6-CLBLL-SLICE[1]-FFC_INIT[0]"><a href="#virtex6-CLBLL-bit-MAIN[30][38]">!MAIN[30][38]</a></td></tr>

<tr><td>FFD_INIT bit 0</td><td id="virtex6-CLBLL-SLICE[0]-FFD_INIT[0]"><a href="#virtex6-CLBLL-bit-MAIN[31][63]">!MAIN[31][63]</a></td><td id="virtex6-CLBLL-SLICE[1]-FFD_INIT[0]"><a href="#virtex6-CLBLL-bit-MAIN[31][61]">!MAIN[31][61]</a></td></tr>

<tr><td>FFA_SRVAL bit 0</td><td id="virtex6-CLBLL-SLICE[0]-FFA_SRVAL[0]"><a href="#virtex6-CLBLL-bit-MAIN[24][2]">!MAIN[24][2]</a></td><td id="virtex6-CLBLL-SLICE[1]-FFA_SRVAL[0]"><a href="#virtex6-CLBLL-bit-MAIN[25][0]">!MAIN[25][0]</a></td></tr>

<tr><td>FFB_SRVAL bit 0</td><td id="virtex6-CLBLL-SLICE[0]-FFB_SRVAL[0]"><a href="#virtex6-CLBLL-bit-MAIN[25][9]">!MAIN[25][9]</a></td><td id="virtex6-CLBLL-SLICE[1]-FFB_SRVAL[0]"><a href="#virtex6-CLBLL-bit-MAIN[25][5]">!MAIN[25][5]</a></td></tr>

<tr><td>FFC_SRVAL bit 0</td><td id="virtex6-CLBLL-SLICE[0]-FFC_SRVAL[0]"><a href="#virtex6-CLBLL-bit-MAIN[25][56]">!MAIN[25][56]</a></td><td id="virtex6-CLBLL-SLICE[1]-FFC_SRVAL[0]"><a href="#virtex6-CLBLL-bit-MAIN[25][58]">!MAIN[25][58]</a></td></tr>

<tr><td>FFD_SRVAL bit 0</td><td id="virtex6-CLBLL-SLICE[0]-FFD_SRVAL[0]"><a href="#virtex6-CLBLL-bit-MAIN[25][62]">!MAIN[25][62]</a></td><td id="virtex6-CLBLL-SLICE[1]-FFD_SRVAL[0]"><a href="#virtex6-CLBLL-bit-MAIN[24][63]">!MAIN[24][63]</a></td></tr>

<tr><td>FFA5_INIT bit 0</td><td id="virtex6-CLBLL-SLICE[0]-FFA5_INIT[0]"><a href="#virtex6-CLBLL-bit-MAIN[30][8]">!MAIN[30][8]</a></td><td id="virtex6-CLBLL-SLICE[1]-FFA5_INIT[0]"><a href="#virtex6-CLBLL-bit-MAIN[31][8]">!MAIN[31][8]</a></td></tr>

<tr><td>FFB5_INIT bit 0</td><td id="virtex6-CLBLL-SLICE[0]-FFB5_INIT[0]"><a href="#virtex6-CLBLL-bit-MAIN[31][20]">!MAIN[31][20]</a></td><td id="virtex6-CLBLL-SLICE[1]-FFB5_INIT[0]"><a href="#virtex6-CLBLL-bit-MAIN[30][20]">!MAIN[30][20]</a></td></tr>

<tr><td>FFC5_INIT bit 0</td><td id="virtex6-CLBLL-SLICE[0]-FFC5_INIT[0]"><a href="#virtex6-CLBLL-bit-MAIN[30][44]">!MAIN[30][44]</a></td><td id="virtex6-CLBLL-SLICE[1]-FFC5_INIT[0]"><a href="#virtex6-CLBLL-bit-MAIN[31][44]">!MAIN[31][44]</a></td></tr>

<tr><td>FFD5_INIT bit 0</td><td id="virtex6-CLBLL-SLICE[0]-FFD5_INIT[0]"><a href="#virtex6-CLBLL-bit-MAIN[31][55]">!MAIN[31][55]</a></td><td id="virtex6-CLBLL-SLICE[1]-FFD5_INIT[0]"><a href="#virtex6-CLBLL-bit-MAIN[30][55]">!MAIN[30][55]</a></td></tr>

<tr><td>FFA5_SRVAL bit 0</td><td id="virtex6-CLBLL-SLICE[0]-FFA5_SRVAL[0]"><a href="#virtex6-CLBLL-bit-MAIN[25][2]">!MAIN[25][2]</a></td><td id="virtex6-CLBLL-SLICE[1]-FFA5_SRVAL[0]"><a href="#virtex6-CLBLL-bit-MAIN[25][4]">!MAIN[25][4]</a></td></tr>

<tr><td>FFB5_SRVAL bit 0</td><td id="virtex6-CLBLL-SLICE[0]-FFB5_SRVAL[0]"><a href="#virtex6-CLBLL-bit-MAIN[25][6]">!MAIN[25][6]</a></td><td id="virtex6-CLBLL-SLICE[1]-FFB5_SRVAL[0]"><a href="#virtex6-CLBLL-bit-MAIN[24][6]">!MAIN[24][6]</a></td></tr>

<tr><td>FFC5_SRVAL bit 0</td><td id="virtex6-CLBLL-SLICE[0]-FFC5_SRVAL[0]"><a href="#virtex6-CLBLL-bit-MAIN[24][55]">!MAIN[24][55]</a></td><td id="virtex6-CLBLL-SLICE[1]-FFC5_SRVAL[0]"><a href="#virtex6-CLBLL-bit-MAIN[25][57]">!MAIN[25][57]</a></td></tr>

<tr><td>FFD5_SRVAL bit 0</td><td id="virtex6-CLBLL-SLICE[0]-FFD5_SRVAL[0]"><a href="#virtex6-CLBLL-bit-MAIN[25][61]">!MAIN[25][61]</a></td><td id="virtex6-CLBLL-SLICE[1]-FFD5_SRVAL[0]"><a href="#virtex6-CLBLL-bit-MAIN[24][61]">!MAIN[24][61]</a></td></tr>

<tr><td>MUX_AOUT</td><td><a href="#virtex6-CLBLL-SLICE[0]-MUX_AOUT">[enum: SLICE_MUX_AOUT]</a></td><td><a href="#virtex6-CLBLL-SLICE[1]-MUX_AOUT">[enum: SLICE_MUX_AOUT]</a></td></tr>

<tr><td>MUX_BOUT</td><td><a href="#virtex6-CLBLL-SLICE[0]-MUX_BOUT">[enum: SLICE_MUX_BOUT]</a></td><td><a href="#virtex6-CLBLL-SLICE[1]-MUX_BOUT">[enum: SLICE_MUX_BOUT]</a></td></tr>

<tr><td>MUX_COUT</td><td><a href="#virtex6-CLBLL-SLICE[0]-MUX_COUT">[enum: SLICE_MUX_COUT]</a></td><td><a href="#virtex6-CLBLL-SLICE[1]-MUX_COUT">[enum: SLICE_MUX_COUT]</a></td></tr>

<tr><td>MUX_DOUT</td><td><a href="#virtex6-CLBLL-SLICE[0]-MUX_DOUT">[enum: SLICE_MUX_DOUT]</a></td><td><a href="#virtex6-CLBLL-SLICE[1]-MUX_DOUT">[enum: SLICE_MUX_DOUT]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLBLL enum SLICE_PRECYINIT</caption>
<thead>
<tr id="virtex6-CLBLL-SLICE[0]-PRECYINIT"><th>SLICE[0].PRECYINIT</th><td id="virtex6-CLBLL-SLICE[0]-PRECYINIT[1]"><a href="#virtex6-CLBLL-bit-MAIN[30][15]">MAIN[30][15]</a></td><td id="virtex6-CLBLL-SLICE[0]-PRECYINIT[0]"><a href="#virtex6-CLBLL-bit-MAIN[24][7]">MAIN[24][7]</a></td></tr>

<tr id="virtex6-CLBLL-SLICE[1]-PRECYINIT"><th>SLICE[1].PRECYINIT</th><td id="virtex6-CLBLL-SLICE[1]-PRECYINIT[1]"><a href="#virtex6-CLBLL-bit-MAIN[31][15]">MAIN[31][15]</a></td><td id="virtex6-CLBLL-SLICE[1]-PRECYINIT[0]"><a href="#virtex6-CLBLL-bit-MAIN[25][8]">MAIN[25][8]</a></td></tr>

</thead>

<tbody>
<tr><td>CONST_0</td><td>0</td><td>0</td></tr>

<tr><td>CONST_1</td><td>0</td><td>1</td></tr>

<tr><td>AX</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLBLL enum SLICE_CYINIT</caption>
<thead>
<tr id="virtex6-CLBLL-SLICE[0]-CYINIT"><th>SLICE[0].CYINIT</th><td id="virtex6-CLBLL-SLICE[0]-CYINIT[0]"><a href="#virtex6-CLBLL-bit-MAIN[30][14]">MAIN[30][14]</a></td></tr>

<tr id="virtex6-CLBLL-SLICE[1]-CYINIT"><th>SLICE[1].CYINIT</th><td id="virtex6-CLBLL-SLICE[1]-CYINIT[0]"><a href="#virtex6-CLBLL-bit-MAIN[31][14]">MAIN[31][14]</a></td></tr>

</thead>

<tbody>
<tr><td>PRECYINIT</td><td>0</td></tr>

<tr><td>CIN</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLBLL enum SLICE_MUX_ACY0</caption>
<thead>
<tr id="virtex6-CLBLL-SLICE[0]-MUX_ACY0"><th>SLICE[0].MUX_ACY0</th><td id="virtex6-CLBLL-SLICE[0]-MUX_ACY0[0]"><a href="#virtex6-CLBLL-bit-MAIN[30][13]">MAIN[30][13]</a></td></tr>

<tr id="virtex6-CLBLL-SLICE[1]-MUX_ACY0"><th>SLICE[1].MUX_ACY0</th><td id="virtex6-CLBLL-SLICE[1]-MUX_ACY0[0]"><a href="#virtex6-CLBLL-bit-MAIN[31][13]">MAIN[31][13]</a></td></tr>

</thead>

<tbody>
<tr><td>AX</td><td>0</td></tr>

<tr><td>O5</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLBLL enum SLICE_MUX_BCY0</caption>
<thead>
<tr id="virtex6-CLBLL-SLICE[0]-MUX_BCY0"><th>SLICE[0].MUX_BCY0</th><td id="virtex6-CLBLL-SLICE[0]-MUX_BCY0[0]"><a href="#virtex6-CLBLL-bit-MAIN[25][3]">MAIN[25][3]</a></td></tr>

<tr id="virtex6-CLBLL-SLICE[1]-MUX_BCY0"><th>SLICE[1].MUX_BCY0</th><td id="virtex6-CLBLL-SLICE[1]-MUX_BCY0[0]"><a href="#virtex6-CLBLL-bit-MAIN[24][3]">MAIN[24][3]</a></td></tr>

</thead>

<tbody>
<tr><td>BX</td><td>0</td></tr>

<tr><td>O5</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLBLL enum SLICE_MUX_CCY0</caption>
<thead>
<tr id="virtex6-CLBLL-SLICE[0]-MUX_CCY0"><th>SLICE[0].MUX_CCY0</th><td id="virtex6-CLBLL-SLICE[0]-MUX_CCY0[0]"><a href="#virtex6-CLBLL-bit-MAIN[31][49]">MAIN[31][49]</a></td></tr>

<tr id="virtex6-CLBLL-SLICE[1]-MUX_CCY0"><th>SLICE[1].MUX_CCY0</th><td id="virtex6-CLBLL-SLICE[1]-MUX_CCY0[0]"><a href="#virtex6-CLBLL-bit-MAIN[30][49]">MAIN[30][49]</a></td></tr>

</thead>

<tbody>
<tr><td>CX</td><td>0</td></tr>

<tr><td>O5</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLBLL enum SLICE_MUX_DCY0</caption>
<thead>
<tr id="virtex6-CLBLL-SLICE[0]-MUX_DCY0"><th>SLICE[0].MUX_DCY0</th><td id="virtex6-CLBLL-SLICE[0]-MUX_DCY0[0]"><a href="#virtex6-CLBLL-bit-MAIN[31][50]">MAIN[31][50]</a></td></tr>

<tr id="virtex6-CLBLL-SLICE[1]-MUX_DCY0"><th>SLICE[1].MUX_DCY0</th><td id="virtex6-CLBLL-SLICE[1]-MUX_DCY0[0]"><a href="#virtex6-CLBLL-bit-MAIN[30][50]">MAIN[30][50]</a></td></tr>

</thead>

<tbody>
<tr><td>DX</td><td>0</td></tr>

<tr><td>O5</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLBLL enum SLICE_MUX_FFA</caption>
<thead>
<tr id="virtex6-CLBLL-SLICE[0]-MUX_FFA"><th>SLICE[0].MUX_FFA</th><td id="virtex6-CLBLL-SLICE[0]-MUX_FFA[3]"><a href="#virtex6-CLBLL-bit-MAIN[31][1]">MAIN[31][1]</a></td><td id="virtex6-CLBLL-SLICE[0]-MUX_FFA[2]"><a href="#virtex6-CLBLL-bit-MAIN[30][5]">MAIN[30][5]</a></td><td id="virtex6-CLBLL-SLICE[0]-MUX_FFA[1]"><a href="#virtex6-CLBLL-bit-MAIN[30][3]">MAIN[30][3]</a></td><td id="virtex6-CLBLL-SLICE[0]-MUX_FFA[0]"><a href="#virtex6-CLBLL-bit-MAIN[30][4]">MAIN[30][4]</a></td></tr>

<tr id="virtex6-CLBLL-SLICE[1]-MUX_FFA"><th>SLICE[1].MUX_FFA</th><td id="virtex6-CLBLL-SLICE[1]-MUX_FFA[3]"><a href="#virtex6-CLBLL-bit-MAIN[31][2]">MAIN[31][2]</a></td><td id="virtex6-CLBLL-SLICE[1]-MUX_FFA[2]"><a href="#virtex6-CLBLL-bit-MAIN[31][5]">MAIN[31][5]</a></td><td id="virtex6-CLBLL-SLICE[1]-MUX_FFA[1]"><a href="#virtex6-CLBLL-bit-MAIN[31][3]">MAIN[31][3]</a></td><td id="virtex6-CLBLL-SLICE[1]-MUX_FFA[0]"><a href="#virtex6-CLBLL-bit-MAIN[31][4]">MAIN[31][4]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>AX</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>O6</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>O5</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>XOR</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>

<tr><td>CY</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>

<tr><td>F7</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLBLL enum SLICE_MUX_FFB</caption>
<thead>
<tr id="virtex6-CLBLL-SLICE[0]-MUX_FFB"><th>SLICE[0].MUX_FFB</th><td id="virtex6-CLBLL-SLICE[0]-MUX_FFB[3]"><a href="#virtex6-CLBLL-bit-MAIN[30][27]">MAIN[30][27]</a></td><td id="virtex6-CLBLL-SLICE[0]-MUX_FFB[2]"><a href="#virtex6-CLBLL-bit-MAIN[31][23]">MAIN[31][23]</a></td><td id="virtex6-CLBLL-SLICE[0]-MUX_FFB[1]"><a href="#virtex6-CLBLL-bit-MAIN[31][25]">MAIN[31][25]</a></td><td id="virtex6-CLBLL-SLICE[0]-MUX_FFB[0]"><a href="#virtex6-CLBLL-bit-MAIN[31][24]">MAIN[31][24]</a></td></tr>

<tr id="virtex6-CLBLL-SLICE[1]-MUX_FFB"><th>SLICE[1].MUX_FFB</th><td id="virtex6-CLBLL-SLICE[1]-MUX_FFB[3]"><a href="#virtex6-CLBLL-bit-MAIN[30][26]">MAIN[30][26]</a></td><td id="virtex6-CLBLL-SLICE[1]-MUX_FFB[2]"><a href="#virtex6-CLBLL-bit-MAIN[30][23]">MAIN[30][23]</a></td><td id="virtex6-CLBLL-SLICE[1]-MUX_FFB[1]"><a href="#virtex6-CLBLL-bit-MAIN[30][25]">MAIN[30][25]</a></td><td id="virtex6-CLBLL-SLICE[1]-MUX_FFB[0]"><a href="#virtex6-CLBLL-bit-MAIN[30][24]">MAIN[30][24]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>BX</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>O6</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>O5</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>XOR</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>

<tr><td>CY</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>

<tr><td>F8</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLBLL enum SLICE_MUX_FFC</caption>
<thead>
<tr id="virtex6-CLBLL-SLICE[0]-MUX_FFC"><th>SLICE[0].MUX_FFC</th><td id="virtex6-CLBLL-SLICE[0]-MUX_FFC[3]"><a href="#virtex6-CLBLL-bit-MAIN[31][37]">MAIN[31][37]</a></td><td id="virtex6-CLBLL-SLICE[0]-MUX_FFC[2]"><a href="#virtex6-CLBLL-bit-MAIN[30][41]">MAIN[30][41]</a></td><td id="virtex6-CLBLL-SLICE[0]-MUX_FFC[1]"><a href="#virtex6-CLBLL-bit-MAIN[30][39]">MAIN[30][39]</a></td><td id="virtex6-CLBLL-SLICE[0]-MUX_FFC[0]"><a href="#virtex6-CLBLL-bit-MAIN[30][40]">MAIN[30][40]</a></td></tr>

<tr id="virtex6-CLBLL-SLICE[1]-MUX_FFC"><th>SLICE[1].MUX_FFC</th><td id="virtex6-CLBLL-SLICE[1]-MUX_FFC[3]"><a href="#virtex6-CLBLL-bit-MAIN[31][38]">MAIN[31][38]</a></td><td id="virtex6-CLBLL-SLICE[1]-MUX_FFC[2]"><a href="#virtex6-CLBLL-bit-MAIN[31][41]">MAIN[31][41]</a></td><td id="virtex6-CLBLL-SLICE[1]-MUX_FFC[1]"><a href="#virtex6-CLBLL-bit-MAIN[31][39]">MAIN[31][39]</a></td><td id="virtex6-CLBLL-SLICE[1]-MUX_FFC[0]"><a href="#virtex6-CLBLL-bit-MAIN[31][40]">MAIN[31][40]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>CX</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>O6</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>O5</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>XOR</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>

<tr><td>CY</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>

<tr><td>F7</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLBLL enum SLICE_MUX_FFD</caption>
<thead>
<tr id="virtex6-CLBLL-SLICE[0]-MUX_FFD"><th>SLICE[0].MUX_FFD</th><td id="virtex6-CLBLL-SLICE[0]-MUX_FFD[3]"><a href="#virtex6-CLBLL-bit-MAIN[30][62]">MAIN[30][62]</a></td><td id="virtex6-CLBLL-SLICE[0]-MUX_FFD[2]"><a href="#virtex6-CLBLL-bit-MAIN[31][59]">MAIN[31][59]</a></td><td id="virtex6-CLBLL-SLICE[0]-MUX_FFD[1]"><a href="#virtex6-CLBLL-bit-MAIN[31][58]">MAIN[31][58]</a></td><td id="virtex6-CLBLL-SLICE[0]-MUX_FFD[0]"><a href="#virtex6-CLBLL-bit-MAIN[31][60]">MAIN[31][60]</a></td></tr>

<tr id="virtex6-CLBLL-SLICE[1]-MUX_FFD"><th>SLICE[1].MUX_FFD</th><td id="virtex6-CLBLL-SLICE[1]-MUX_FFD[3]"><a href="#virtex6-CLBLL-bit-MAIN[30][61]">MAIN[30][61]</a></td><td id="virtex6-CLBLL-SLICE[1]-MUX_FFD[2]"><a href="#virtex6-CLBLL-bit-MAIN[30][59]">MAIN[30][59]</a></td><td id="virtex6-CLBLL-SLICE[1]-MUX_FFD[1]"><a href="#virtex6-CLBLL-bit-MAIN[30][58]">MAIN[30][58]</a></td><td id="virtex6-CLBLL-SLICE[1]-MUX_FFD[0]"><a href="#virtex6-CLBLL-bit-MAIN[30][60]">MAIN[30][60]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>DX</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>

<tr><td>O6</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>O5</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>XOR</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>CY</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLBLL enum SLICE_MUX_FFA5</caption>
<thead>
<tr id="virtex6-CLBLL-SLICE[0]-MUX_FFA5"><th>SLICE[0].MUX_FFA5</th><td id="virtex6-CLBLL-SLICE[0]-MUX_FFA5[1]"><a href="#virtex6-CLBLL-bit-MAIN[30][10]">MAIN[30][10]</a></td><td id="virtex6-CLBLL-SLICE[0]-MUX_FFA5[0]"><a href="#virtex6-CLBLL-bit-MAIN[30][12]">MAIN[30][12]</a></td></tr>

<tr id="virtex6-CLBLL-SLICE[1]-MUX_FFA5"><th>SLICE[1].MUX_FFA5</th><td id="virtex6-CLBLL-SLICE[1]-MUX_FFA5[1]"><a href="#virtex6-CLBLL-bit-MAIN[31][10]">MAIN[31][10]</a></td><td id="virtex6-CLBLL-SLICE[1]-MUX_FFA5[0]"><a href="#virtex6-CLBLL-bit-MAIN[31][12]">MAIN[31][12]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>0</td><td>0</td></tr>

<tr><td>AX</td><td>0</td><td>1</td></tr>

<tr><td>O5</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLBLL enum SLICE_MUX_FFB5</caption>
<thead>
<tr id="virtex6-CLBLL-SLICE[0]-MUX_FFB5"><th>SLICE[0].MUX_FFB5</th><td id="virtex6-CLBLL-SLICE[0]-MUX_FFB5[1]"><a href="#virtex6-CLBLL-bit-MAIN[31][18]">MAIN[31][18]</a></td><td id="virtex6-CLBLL-SLICE[0]-MUX_FFB5[0]"><a href="#virtex6-CLBLL-bit-MAIN[31][16]">MAIN[31][16]</a></td></tr>

<tr id="virtex6-CLBLL-SLICE[1]-MUX_FFB5"><th>SLICE[1].MUX_FFB5</th><td id="virtex6-CLBLL-SLICE[1]-MUX_FFB5[1]"><a href="#virtex6-CLBLL-bit-MAIN[30][18]">MAIN[30][18]</a></td><td id="virtex6-CLBLL-SLICE[1]-MUX_FFB5[0]"><a href="#virtex6-CLBLL-bit-MAIN[30][16]">MAIN[30][16]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>0</td><td>0</td></tr>

<tr><td>BX</td><td>0</td><td>1</td></tr>

<tr><td>O5</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLBLL enum SLICE_MUX_FFC5</caption>
<thead>
<tr id="virtex6-CLBLL-SLICE[0]-MUX_FFC5"><th>SLICE[0].MUX_FFC5</th><td id="virtex6-CLBLL-SLICE[0]-MUX_FFC5[1]"><a href="#virtex6-CLBLL-bit-MAIN[30][46]">MAIN[30][46]</a></td><td id="virtex6-CLBLL-SLICE[0]-MUX_FFC5[0]"><a href="#virtex6-CLBLL-bit-MAIN[30][48]">MAIN[30][48]</a></td></tr>

<tr id="virtex6-CLBLL-SLICE[1]-MUX_FFC5"><th>SLICE[1].MUX_FFC5</th><td id="virtex6-CLBLL-SLICE[1]-MUX_FFC5[1]"><a href="#virtex6-CLBLL-bit-MAIN[31][46]">MAIN[31][46]</a></td><td id="virtex6-CLBLL-SLICE[1]-MUX_FFC5[0]"><a href="#virtex6-CLBLL-bit-MAIN[31][48]">MAIN[31][48]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>0</td><td>0</td></tr>

<tr><td>CX</td><td>0</td><td>1</td></tr>

<tr><td>O5</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLBLL enum SLICE_MUX_FFD5</caption>
<thead>
<tr id="virtex6-CLBLL-SLICE[0]-MUX_FFD5"><th>SLICE[0].MUX_FFD5</th><td id="virtex6-CLBLL-SLICE[0]-MUX_FFD5[1]"><a href="#virtex6-CLBLL-bit-MAIN[31][53]">MAIN[31][53]</a></td><td id="virtex6-CLBLL-SLICE[0]-MUX_FFD5[0]"><a href="#virtex6-CLBLL-bit-MAIN[31][51]">MAIN[31][51]</a></td></tr>

<tr id="virtex6-CLBLL-SLICE[1]-MUX_FFD5"><th>SLICE[1].MUX_FFD5</th><td id="virtex6-CLBLL-SLICE[1]-MUX_FFD5[1]"><a href="#virtex6-CLBLL-bit-MAIN[30][53]">MAIN[30][53]</a></td><td id="virtex6-CLBLL-SLICE[1]-MUX_FFD5[0]"><a href="#virtex6-CLBLL-bit-MAIN[30][51]">MAIN[30][51]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>0</td><td>0</td></tr>

<tr><td>DX</td><td>0</td><td>1</td></tr>

<tr><td>O5</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLBLL enum SLICE_MUX_AOUT</caption>
<thead>
<tr id="virtex6-CLBLL-SLICE[0]-MUX_AOUT"><th>SLICE[0].MUX_AOUT</th><td id="virtex6-CLBLL-SLICE[0]-MUX_AOUT[3]"><a href="#virtex6-CLBLL-bit-MAIN[30][6]">MAIN[30][6]</a></td><td id="virtex6-CLBLL-SLICE[0]-MUX_AOUT[2]"><a href="#virtex6-CLBLL-bit-MAIN[30][7]">MAIN[30][7]</a></td><td id="virtex6-CLBLL-SLICE[0]-MUX_AOUT[1]"><a href="#virtex6-CLBLL-bit-MAIN[30][11]">MAIN[30][11]</a></td><td id="virtex6-CLBLL-SLICE[0]-MUX_AOUT[0]"><a href="#virtex6-CLBLL-bit-MAIN[30][9]">MAIN[30][9]</a></td></tr>

<tr id="virtex6-CLBLL-SLICE[1]-MUX_AOUT"><th>SLICE[1].MUX_AOUT</th><td id="virtex6-CLBLL-SLICE[1]-MUX_AOUT[3]"><a href="#virtex6-CLBLL-bit-MAIN[31][6]">MAIN[31][6]</a></td><td id="virtex6-CLBLL-SLICE[1]-MUX_AOUT[2]"><a href="#virtex6-CLBLL-bit-MAIN[31][7]">MAIN[31][7]</a></td><td id="virtex6-CLBLL-SLICE[1]-MUX_AOUT[1]"><a href="#virtex6-CLBLL-bit-MAIN[31][11]">MAIN[31][11]</a></td><td id="virtex6-CLBLL-SLICE[1]-MUX_AOUT[0]"><a href="#virtex6-CLBLL-bit-MAIN[31][9]">MAIN[31][9]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>A5Q</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>O6</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>O5</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>XOR</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>

<tr><td>CY</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>

<tr><td>F7</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLBLL enum SLICE_MUX_BOUT</caption>
<thead>
<tr id="virtex6-CLBLL-SLICE[0]-MUX_BOUT"><th>SLICE[0].MUX_BOUT</th><td id="virtex6-CLBLL-SLICE[0]-MUX_BOUT[3]"><a href="#virtex6-CLBLL-bit-MAIN[31][22]">MAIN[31][22]</a></td><td id="virtex6-CLBLL-SLICE[0]-MUX_BOUT[2]"><a href="#virtex6-CLBLL-bit-MAIN[31][21]">MAIN[31][21]</a></td><td id="virtex6-CLBLL-SLICE[0]-MUX_BOUT[1]"><a href="#virtex6-CLBLL-bit-MAIN[31][17]">MAIN[31][17]</a></td><td id="virtex6-CLBLL-SLICE[0]-MUX_BOUT[0]"><a href="#virtex6-CLBLL-bit-MAIN[31][19]">MAIN[31][19]</a></td></tr>

<tr id="virtex6-CLBLL-SLICE[1]-MUX_BOUT"><th>SLICE[1].MUX_BOUT</th><td id="virtex6-CLBLL-SLICE[1]-MUX_BOUT[3]"><a href="#virtex6-CLBLL-bit-MAIN[30][22]">MAIN[30][22]</a></td><td id="virtex6-CLBLL-SLICE[1]-MUX_BOUT[2]"><a href="#virtex6-CLBLL-bit-MAIN[30][21]">MAIN[30][21]</a></td><td id="virtex6-CLBLL-SLICE[1]-MUX_BOUT[1]"><a href="#virtex6-CLBLL-bit-MAIN[30][17]">MAIN[30][17]</a></td><td id="virtex6-CLBLL-SLICE[1]-MUX_BOUT[0]"><a href="#virtex6-CLBLL-bit-MAIN[30][19]">MAIN[30][19]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>B5Q</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>O6</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>O5</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>XOR</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>

<tr><td>CY</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>

<tr><td>F8</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLBLL enum SLICE_MUX_COUT</caption>
<thead>
<tr id="virtex6-CLBLL-SLICE[0]-MUX_COUT"><th>SLICE[0].MUX_COUT</th><td id="virtex6-CLBLL-SLICE[0]-MUX_COUT[3]"><a href="#virtex6-CLBLL-bit-MAIN[30][42]">MAIN[30][42]</a></td><td id="virtex6-CLBLL-SLICE[0]-MUX_COUT[2]"><a href="#virtex6-CLBLL-bit-MAIN[30][43]">MAIN[30][43]</a></td><td id="virtex6-CLBLL-SLICE[0]-MUX_COUT[1]"><a href="#virtex6-CLBLL-bit-MAIN[30][47]">MAIN[30][47]</a></td><td id="virtex6-CLBLL-SLICE[0]-MUX_COUT[0]"><a href="#virtex6-CLBLL-bit-MAIN[30][45]">MAIN[30][45]</a></td></tr>

<tr id="virtex6-CLBLL-SLICE[1]-MUX_COUT"><th>SLICE[1].MUX_COUT</th><td id="virtex6-CLBLL-SLICE[1]-MUX_COUT[3]"><a href="#virtex6-CLBLL-bit-MAIN[31][42]">MAIN[31][42]</a></td><td id="virtex6-CLBLL-SLICE[1]-MUX_COUT[2]"><a href="#virtex6-CLBLL-bit-MAIN[31][43]">MAIN[31][43]</a></td><td id="virtex6-CLBLL-SLICE[1]-MUX_COUT[1]"><a href="#virtex6-CLBLL-bit-MAIN[31][47]">MAIN[31][47]</a></td><td id="virtex6-CLBLL-SLICE[1]-MUX_COUT[0]"><a href="#virtex6-CLBLL-bit-MAIN[31][45]">MAIN[31][45]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>C5Q</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>O6</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>O5</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>XOR</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>

<tr><td>CY</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>

<tr><td>F7</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLBLL enum SLICE_MUX_DOUT</caption>
<thead>
<tr id="virtex6-CLBLL-SLICE[0]-MUX_DOUT"><th>SLICE[0].MUX_DOUT</th><td id="virtex6-CLBLL-SLICE[0]-MUX_DOUT[3]"><a href="#virtex6-CLBLL-bit-MAIN[31][57]">MAIN[31][57]</a></td><td id="virtex6-CLBLL-SLICE[0]-MUX_DOUT[2]"><a href="#virtex6-CLBLL-bit-MAIN[31][54]">MAIN[31][54]</a></td><td id="virtex6-CLBLL-SLICE[0]-MUX_DOUT[1]"><a href="#virtex6-CLBLL-bit-MAIN[31][56]">MAIN[31][56]</a></td><td id="virtex6-CLBLL-SLICE[0]-MUX_DOUT[0]"><a href="#virtex6-CLBLL-bit-MAIN[31][52]">MAIN[31][52]</a></td></tr>

<tr id="virtex6-CLBLL-SLICE[1]-MUX_DOUT"><th>SLICE[1].MUX_DOUT</th><td id="virtex6-CLBLL-SLICE[1]-MUX_DOUT[3]"><a href="#virtex6-CLBLL-bit-MAIN[30][57]">MAIN[30][57]</a></td><td id="virtex6-CLBLL-SLICE[1]-MUX_DOUT[2]"><a href="#virtex6-CLBLL-bit-MAIN[30][54]">MAIN[30][54]</a></td><td id="virtex6-CLBLL-SLICE[1]-MUX_DOUT[1]"><a href="#virtex6-CLBLL-bit-MAIN[30][56]">MAIN[30][56]</a></td><td id="virtex6-CLBLL-SLICE[1]-MUX_DOUT[0]"><a href="#virtex6-CLBLL-bit-MAIN[30][52]">MAIN[30][52]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>D5Q</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>

<tr><td>O6</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>O5</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>XOR</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>CY</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex6 CLBLL bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>IMUX_CLK[0]</td><td>SLICE[1].CLK</td></tr>

<tr><td>IMUX_CLK[1]</td><td>SLICE[0].CLK</td></tr>

<tr><td>IMUX_CTRL[0]</td><td>SLICE[1].SR</td></tr>

<tr><td>IMUX_CTRL[1]</td><td>SLICE[0].SR</td></tr>

<tr><td>IMUX_BYP_SITE[0]</td><td>SLICE[1].AX</td></tr>

<tr><td>IMUX_BYP_SITE[1]</td><td>SLICE[0].AX</td></tr>

<tr><td>IMUX_BYP_SITE[2]</td><td>SLICE[1].CX</td></tr>

<tr><td>IMUX_BYP_SITE[3]</td><td>SLICE[0].CX</td></tr>

<tr><td>IMUX_BYP_SITE[4]</td><td>SLICE[0].BX</td></tr>

<tr><td>IMUX_BYP_SITE[5]</td><td>SLICE[1].BX</td></tr>

<tr><td>IMUX_BYP_SITE[6]</td><td>SLICE[0].DX</td></tr>

<tr><td>IMUX_BYP_SITE[7]</td><td>SLICE[1].DX</td></tr>

<tr><td>IMUX_FAN_SITE[6]</td><td>SLICE[1].CE</td></tr>

<tr><td>IMUX_FAN_SITE[7]</td><td>SLICE[0].CE</td></tr>

<tr><td>IMUX_IMUX[0]</td><td>SLICE[1].A5</td></tr>

<tr><td>IMUX_IMUX[1]</td><td>SLICE[1].B3</td></tr>

<tr><td>IMUX_IMUX[2]</td><td>SLICE[1].A6</td></tr>

<tr><td>IMUX_IMUX[3]</td><td>SLICE[1].B4</td></tr>

<tr><td>IMUX_IMUX[4]</td><td>SLICE[1].B5</td></tr>

<tr><td>IMUX_IMUX[5]</td><td>SLICE[1].A3</td></tr>

<tr><td>IMUX_IMUX[6]</td><td>SLICE[1].B6</td></tr>

<tr><td>IMUX_IMUX[7]</td><td>SLICE[1].A4</td></tr>

<tr><td>IMUX_IMUX[8]</td><td>SLICE[1].D5</td></tr>

<tr><td>IMUX_IMUX[9]</td><td>SLICE[1].C3</td></tr>

<tr><td>IMUX_IMUX[10]</td><td>SLICE[1].D6</td></tr>

<tr><td>IMUX_IMUX[11]</td><td>SLICE[1].C4</td></tr>

<tr><td>IMUX_IMUX[12]</td><td>SLICE[1].C5</td></tr>

<tr><td>IMUX_IMUX[13]</td><td>SLICE[1].D3</td></tr>

<tr><td>IMUX_IMUX[14]</td><td>SLICE[1].C6</td></tr>

<tr><td>IMUX_IMUX[15]</td><td>SLICE[1].D4</td></tr>

<tr><td>IMUX_IMUX[16]</td><td>SLICE[1].C1</td></tr>

<tr><td>IMUX_IMUX[17]</td><td>SLICE[0].C1</td></tr>

<tr><td>IMUX_IMUX[18]</td><td>SLICE[1].A2</td></tr>

<tr><td>IMUX_IMUX[19]</td><td>SLICE[0].A2</td></tr>

<tr><td>IMUX_IMUX[20]</td><td>SLICE[1].A1</td></tr>

<tr><td>IMUX_IMUX[21]</td><td>SLICE[0].A1</td></tr>

<tr><td>IMUX_IMUX[22]</td><td>SLICE[1].C2</td></tr>

<tr><td>IMUX_IMUX[23]</td><td>SLICE[0].C2</td></tr>

<tr><td>IMUX_IMUX[24]</td><td>SLICE[0].B3</td></tr>

<tr><td>IMUX_IMUX[25]</td><td>SLICE[0].A5</td></tr>

<tr><td>IMUX_IMUX[26]</td><td>SLICE[0].B4</td></tr>

<tr><td>IMUX_IMUX[27]</td><td>SLICE[0].A6</td></tr>

<tr><td>IMUX_IMUX[28]</td><td>SLICE[0].A3</td></tr>

<tr><td>IMUX_IMUX[29]</td><td>SLICE[0].B5</td></tr>

<tr><td>IMUX_IMUX[30]</td><td>SLICE[0].A4</td></tr>

<tr><td>IMUX_IMUX[31]</td><td>SLICE[0].B6</td></tr>

<tr><td>IMUX_IMUX[32]</td><td>SLICE[1].B1</td></tr>

<tr><td>IMUX_IMUX[33]</td><td>SLICE[0].B1</td></tr>

<tr><td>IMUX_IMUX[34]</td><td>SLICE[1].D2</td></tr>

<tr><td>IMUX_IMUX[35]</td><td>SLICE[0].D2</td></tr>

<tr><td>IMUX_IMUX[36]</td><td>SLICE[1].D1</td></tr>

<tr><td>IMUX_IMUX[37]</td><td>SLICE[0].D1</td></tr>

<tr><td>IMUX_IMUX[38]</td><td>SLICE[1].B2</td></tr>

<tr><td>IMUX_IMUX[39]</td><td>SLICE[0].B2</td></tr>

<tr><td>IMUX_IMUX[40]</td><td>SLICE[0].C3</td></tr>

<tr><td>IMUX_IMUX[41]</td><td>SLICE[0].D5</td></tr>

<tr><td>IMUX_IMUX[42]</td><td>SLICE[0].C4</td></tr>

<tr><td>IMUX_IMUX[43]</td><td>SLICE[0].D6</td></tr>

<tr><td>IMUX_IMUX[44]</td><td>SLICE[0].D3</td></tr>

<tr><td>IMUX_IMUX[45]</td><td>SLICE[0].C5</td></tr>

<tr><td>IMUX_IMUX[46]</td><td>SLICE[0].D4</td></tr>

<tr><td>IMUX_IMUX[47]</td><td>SLICE[0].C6</td></tr>

<tr><td>OUT[0]</td><td>SLICE[1].AQ</td></tr>

<tr><td>OUT[1]</td><td>SLICE[1].BQ</td></tr>

<tr><td>OUT[2]</td><td>SLICE[1].CQ</td></tr>

<tr><td>OUT[3]</td><td>SLICE[1].DQ</td></tr>

<tr><td>OUT[4]</td><td>SLICE[0].AQ</td></tr>

<tr><td>OUT[5]</td><td>SLICE[0].BQ</td></tr>

<tr><td>OUT[6]</td><td>SLICE[0].CQ</td></tr>

<tr><td>OUT[7]</td><td>SLICE[0].DQ</td></tr>

<tr><td>OUT[8]</td><td>SLICE[1].A</td></tr>

<tr><td>OUT[9]</td><td>SLICE[1].B</td></tr>

<tr><td>OUT[10]</td><td>SLICE[1].C</td></tr>

<tr><td>OUT[11]</td><td>SLICE[1].D</td></tr>

<tr><td>OUT[12]</td><td>SLICE[0].A</td></tr>

<tr><td>OUT[13]</td><td>SLICE[0].B</td></tr>

<tr><td>OUT[14]</td><td>SLICE[0].C</td></tr>

<tr><td>OUT[15]</td><td>SLICE[0].D</td></tr>

<tr><td>OUT[16]</td><td>SLICE[1].AMUX</td></tr>

<tr><td>OUT[17]</td><td>SLICE[1].BMUX</td></tr>

<tr><td>OUT[18]</td><td>SLICE[1].CMUX</td></tr>

<tr><td>OUT[19]</td><td>SLICE[1].DMUX</td></tr>

<tr><td>OUT[20]</td><td>SLICE[0].AMUX</td></tr>

<tr><td>OUT[21]</td><td>SLICE[0].BMUX</td></tr>

<tr><td>OUT[22]</td><td>SLICE[0].CMUX</td></tr>

<tr><td>OUT[23]</td><td>SLICE[0].DMUX</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream"><a class="header" href="#bitstream">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex6 CLBLL rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="36">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
<th>F32</th>
<th>F33</th>
<th>F34</th>
<th>F35</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[24][63]" title="MAIN[24][63]">
<a href="#virtex6-CLBLL-SLICE[1]-FFD_SRVAL[0]">SLICE[1]: ! FFD_SRVAL bit 0</a>
</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[26][63]" title="MAIN[26][63]">
<a href="#virtex6-CLBLL-SLICE[1]-D6LUT[1]">SLICE[1]:  D6LUT bit 1</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[27][63]" title="MAIN[27][63]">
<a href="#virtex6-CLBLL-SLICE[1]-D6LUT[0]">SLICE[1]:  D6LUT bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[28][63]" title="MAIN[28][63]">
<a href="#virtex6-CLBLL-SLICE[1]-D6LUT[9]">SLICE[1]:  D6LUT bit 9</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[29][63]" title="MAIN[29][63]">
<a href="#virtex6-CLBLL-SLICE[1]-D6LUT[8]">SLICE[1]:  D6LUT bit 8</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[30][63]" title="MAIN[30][63]">
<a href="#virtex6-CLBLL-SLICE[0]-FFD_LATCH">SLICE[0]:  FFD_LATCH</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[31][63]" title="MAIN[31][63]">
<a href="#virtex6-CLBLL-SLICE[0]-FFD_INIT[0]">SLICE[0]: ! FFD_INIT bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[32][63]" title="MAIN[32][63]">
<a href="#virtex6-CLBLL-SLICE[0]-D6LUT[1]">SLICE[0]:  D6LUT bit 1</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[33][63]" title="MAIN[33][63]">
<a href="#virtex6-CLBLL-SLICE[0]-D6LUT[0]">SLICE[0]:  D6LUT bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[34][63]" title="MAIN[34][63]">
<a href="#virtex6-CLBLL-SLICE[0]-D6LUT[9]">SLICE[0]:  D6LUT bit 9</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[35][63]" title="MAIN[35][63]">
<a href="#virtex6-CLBLL-SLICE[0]-D6LUT[8]">SLICE[0]:  D6LUT bit 8</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[25][62]" title="MAIN[25][62]">
<a href="#virtex6-CLBLL-SLICE[0]-FFD_SRVAL[0]">SLICE[0]: ! FFD_SRVAL bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[26][62]" title="MAIN[26][62]">
<a href="#virtex6-CLBLL-SLICE[1]-D6LUT[3]">SLICE[1]:  D6LUT bit 3</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[27][62]" title="MAIN[27][62]">
<a href="#virtex6-CLBLL-SLICE[1]-D6LUT[2]">SLICE[1]:  D6LUT bit 2</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[28][62]" title="MAIN[28][62]">
<a href="#virtex6-CLBLL-SLICE[1]-D6LUT[11]">SLICE[1]:  D6LUT bit 11</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[29][62]" title="MAIN[29][62]">
<a href="#virtex6-CLBLL-SLICE[1]-D6LUT[10]">SLICE[1]:  D6LUT bit 10</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[30][62]" title="MAIN[30][62]">
<a href="#virtex6-CLBLL-SLICE[0]-MUX_FFD[3]">SLICE[0]:  MUX_FFD bit 3</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[31][62]" title="MAIN[31][62]">
<a href="#virtex6-CLBLL-SLICE[1]-FFD_LATCH">SLICE[1]:  FFD_LATCH</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[32][62]" title="MAIN[32][62]">
<a href="#virtex6-CLBLL-SLICE[0]-D6LUT[3]">SLICE[0]:  D6LUT bit 3</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[33][62]" title="MAIN[33][62]">
<a href="#virtex6-CLBLL-SLICE[0]-D6LUT[2]">SLICE[0]:  D6LUT bit 2</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[34][62]" title="MAIN[34][62]">
<a href="#virtex6-CLBLL-SLICE[0]-D6LUT[11]">SLICE[0]:  D6LUT bit 11</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[35][62]" title="MAIN[35][62]">
<a href="#virtex6-CLBLL-SLICE[0]-D6LUT[10]">SLICE[0]:  D6LUT bit 10</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[24][61]" title="MAIN[24][61]">
<a href="#virtex6-CLBLL-SLICE[1]-FFD5_SRVAL[0]">SLICE[1]: ! FFD5_SRVAL bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[25][61]" title="MAIN[25][61]">
<a href="#virtex6-CLBLL-SLICE[0]-FFD5_SRVAL[0]">SLICE[0]: ! FFD5_SRVAL bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[26][61]" title="MAIN[26][61]">
<a href="#virtex6-CLBLL-SLICE[1]-D6LUT[5]">SLICE[1]:  D6LUT bit 5</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[27][61]" title="MAIN[27][61]">
<a href="#virtex6-CLBLL-SLICE[1]-D6LUT[4]">SLICE[1]:  D6LUT bit 4</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[28][61]" title="MAIN[28][61]">
<a href="#virtex6-CLBLL-SLICE[1]-D6LUT[13]">SLICE[1]:  D6LUT bit 13</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[29][61]" title="MAIN[29][61]">
<a href="#virtex6-CLBLL-SLICE[1]-D6LUT[12]">SLICE[1]:  D6LUT bit 12</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[30][61]" title="MAIN[30][61]">
<a href="#virtex6-CLBLL-SLICE[1]-MUX_FFD[3]">SLICE[1]:  MUX_FFD bit 3</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[31][61]" title="MAIN[31][61]">
<a href="#virtex6-CLBLL-SLICE[1]-FFD_INIT[0]">SLICE[1]: ! FFD_INIT bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[32][61]" title="MAIN[32][61]">
<a href="#virtex6-CLBLL-SLICE[0]-D6LUT[5]">SLICE[0]:  D6LUT bit 5</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[33][61]" title="MAIN[33][61]">
<a href="#virtex6-CLBLL-SLICE[0]-D6LUT[4]">SLICE[0]:  D6LUT bit 4</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[34][61]" title="MAIN[34][61]">
<a href="#virtex6-CLBLL-SLICE[0]-D6LUT[13]">SLICE[0]:  D6LUT bit 13</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[35][61]" title="MAIN[35][61]">
<a href="#virtex6-CLBLL-SLICE[0]-D6LUT[12]">SLICE[0]:  D6LUT bit 12</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[26][60]" title="MAIN[26][60]">
<a href="#virtex6-CLBLL-SLICE[1]-D6LUT[7]">SLICE[1]:  D6LUT bit 7</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[27][60]" title="MAIN[27][60]">
<a href="#virtex6-CLBLL-SLICE[1]-D6LUT[6]">SLICE[1]:  D6LUT bit 6</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[28][60]" title="MAIN[28][60]">
<a href="#virtex6-CLBLL-SLICE[1]-D6LUT[15]">SLICE[1]:  D6LUT bit 15</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[29][60]" title="MAIN[29][60]">
<a href="#virtex6-CLBLL-SLICE[1]-D6LUT[14]">SLICE[1]:  D6LUT bit 14</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[30][60]" title="MAIN[30][60]">
<a href="#virtex6-CLBLL-SLICE[1]-MUX_FFD[0]">SLICE[1]:  MUX_FFD bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[31][60]" title="MAIN[31][60]">
<a href="#virtex6-CLBLL-SLICE[0]-MUX_FFD[0]">SLICE[0]:  MUX_FFD bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[32][60]" title="MAIN[32][60]">
<a href="#virtex6-CLBLL-SLICE[0]-D6LUT[7]">SLICE[0]:  D6LUT bit 7</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[33][60]" title="MAIN[33][60]">
<a href="#virtex6-CLBLL-SLICE[0]-D6LUT[6]">SLICE[0]:  D6LUT bit 6</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[34][60]" title="MAIN[34][60]">
<a href="#virtex6-CLBLL-SLICE[0]-D6LUT[15]">SLICE[0]:  D6LUT bit 15</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[35][60]" title="MAIN[35][60]">
<a href="#virtex6-CLBLL-SLICE[0]-D6LUT[14]">SLICE[0]:  D6LUT bit 14</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[24][59]" title="MAIN[24][59]">
<a href="#virtex6-CLBLL-SLICE[0]-inpinv-CLK">SLICE[0]: invert CLK</a>
</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[26][59]" title="MAIN[26][59]">
<a href="#virtex6-CLBLL-SLICE[1]-D6LUT[17]">SLICE[1]:  D6LUT bit 17</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[27][59]" title="MAIN[27][59]">
<a href="#virtex6-CLBLL-SLICE[1]-D6LUT[16]">SLICE[1]:  D6LUT bit 16</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[28][59]" title="MAIN[28][59]">
<a href="#virtex6-CLBLL-SLICE[1]-D6LUT[25]">SLICE[1]:  D6LUT bit 25</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[29][59]" title="MAIN[29][59]">
<a href="#virtex6-CLBLL-SLICE[1]-D6LUT[24]">SLICE[1]:  D6LUT bit 24</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[30][59]" title="MAIN[30][59]">
<a href="#virtex6-CLBLL-SLICE[1]-MUX_FFD[2]">SLICE[1]:  MUX_FFD bit 2</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[31][59]" title="MAIN[31][59]">
<a href="#virtex6-CLBLL-SLICE[0]-MUX_FFD[2]">SLICE[0]:  MUX_FFD bit 2</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[32][59]" title="MAIN[32][59]">
<a href="#virtex6-CLBLL-SLICE[0]-D6LUT[17]">SLICE[0]:  D6LUT bit 17</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[33][59]" title="MAIN[33][59]">
<a href="#virtex6-CLBLL-SLICE[0]-D6LUT[16]">SLICE[0]:  D6LUT bit 16</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[34][59]" title="MAIN[34][59]">
<a href="#virtex6-CLBLL-SLICE[0]-D6LUT[25]">SLICE[0]:  D6LUT bit 25</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[35][59]" title="MAIN[35][59]">
<a href="#virtex6-CLBLL-SLICE[0]-D6LUT[24]">SLICE[0]:  D6LUT bit 24</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[24][58]" title="MAIN[24][58]">
<a href="#virtex6-CLBLL-SLICE[0]-FF_CE_ENABLE">SLICE[0]:  FF_CE_ENABLE</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[25][58]" title="MAIN[25][58]">
<a href="#virtex6-CLBLL-SLICE[1]-FFC_SRVAL[0]">SLICE[1]: ! FFC_SRVAL bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[26][58]" title="MAIN[26][58]">
<a href="#virtex6-CLBLL-SLICE[1]-D6LUT[19]">SLICE[1]:  D6LUT bit 19</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[27][58]" title="MAIN[27][58]">
<a href="#virtex6-CLBLL-SLICE[1]-D6LUT[18]">SLICE[1]:  D6LUT bit 18</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[28][58]" title="MAIN[28][58]">
<a href="#virtex6-CLBLL-SLICE[1]-D6LUT[27]">SLICE[1]:  D6LUT bit 27</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[29][58]" title="MAIN[29][58]">
<a href="#virtex6-CLBLL-SLICE[1]-D6LUT[26]">SLICE[1]:  D6LUT bit 26</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[30][58]" title="MAIN[30][58]">
<a href="#virtex6-CLBLL-SLICE[1]-MUX_FFD[1]">SLICE[1]:  MUX_FFD bit 1</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[31][58]" title="MAIN[31][58]">
<a href="#virtex6-CLBLL-SLICE[0]-MUX_FFD[1]">SLICE[0]:  MUX_FFD bit 1</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[32][58]" title="MAIN[32][58]">
<a href="#virtex6-CLBLL-SLICE[0]-D6LUT[19]">SLICE[0]:  D6LUT bit 19</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[33][58]" title="MAIN[33][58]">
<a href="#virtex6-CLBLL-SLICE[0]-D6LUT[18]">SLICE[0]:  D6LUT bit 18</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[34][58]" title="MAIN[34][58]">
<a href="#virtex6-CLBLL-SLICE[0]-D6LUT[27]">SLICE[0]:  D6LUT bit 27</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[35][58]" title="MAIN[35][58]">
<a href="#virtex6-CLBLL-SLICE[0]-D6LUT[26]">SLICE[0]:  D6LUT bit 26</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[25][57]" title="MAIN[25][57]">
<a href="#virtex6-CLBLL-SLICE[1]-FFC5_SRVAL[0]">SLICE[1]: ! FFC5_SRVAL bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[26][57]" title="MAIN[26][57]">
<a href="#virtex6-CLBLL-SLICE[1]-D6LUT[21]">SLICE[1]:  D6LUT bit 21</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[27][57]" title="MAIN[27][57]">
<a href="#virtex6-CLBLL-SLICE[1]-D6LUT[20]">SLICE[1]:  D6LUT bit 20</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[28][57]" title="MAIN[28][57]">
<a href="#virtex6-CLBLL-SLICE[1]-D6LUT[29]">SLICE[1]:  D6LUT bit 29</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[29][57]" title="MAIN[29][57]">
<a href="#virtex6-CLBLL-SLICE[1]-D6LUT[28]">SLICE[1]:  D6LUT bit 28</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[30][57]" title="MAIN[30][57]">
<a href="#virtex6-CLBLL-SLICE[1]-MUX_DOUT[3]">SLICE[1]:  MUX_DOUT bit 3</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[31][57]" title="MAIN[31][57]">
<a href="#virtex6-CLBLL-SLICE[0]-MUX_DOUT[3]">SLICE[0]:  MUX_DOUT bit 3</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[32][57]" title="MAIN[32][57]">
<a href="#virtex6-CLBLL-SLICE[0]-D6LUT[21]">SLICE[0]:  D6LUT bit 21</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[33][57]" title="MAIN[33][57]">
<a href="#virtex6-CLBLL-SLICE[0]-D6LUT[20]">SLICE[0]:  D6LUT bit 20</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[34][57]" title="MAIN[34][57]">
<a href="#virtex6-CLBLL-SLICE[0]-D6LUT[29]">SLICE[0]:  D6LUT bit 29</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[35][57]" title="MAIN[35][57]">
<a href="#virtex6-CLBLL-SLICE[0]-D6LUT[28]">SLICE[0]:  D6LUT bit 28</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[24][56]" title="MAIN[24][56]">
<a href="#virtex6-CLBLL-SLICE[1]-FF_SR_ENABLE">SLICE[1]:  FF_SR_ENABLE</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[25][56]" title="MAIN[25][56]">
<a href="#virtex6-CLBLL-SLICE[0]-FFC_SRVAL[0]">SLICE[0]: ! FFC_SRVAL bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[26][56]" title="MAIN[26][56]">
<a href="#virtex6-CLBLL-SLICE[1]-D6LUT[23]">SLICE[1]:  D6LUT bit 23</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[27][56]" title="MAIN[27][56]">
<a href="#virtex6-CLBLL-SLICE[1]-D6LUT[22]">SLICE[1]:  D6LUT bit 22</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[28][56]" title="MAIN[28][56]">
<a href="#virtex6-CLBLL-SLICE[1]-D6LUT[31]">SLICE[1]:  D6LUT bit 31</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[29][56]" title="MAIN[29][56]">
<a href="#virtex6-CLBLL-SLICE[1]-D6LUT[30]">SLICE[1]:  D6LUT bit 30</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[30][56]" title="MAIN[30][56]">
<a href="#virtex6-CLBLL-SLICE[1]-MUX_DOUT[1]">SLICE[1]:  MUX_DOUT bit 1</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[31][56]" title="MAIN[31][56]">
<a href="#virtex6-CLBLL-SLICE[0]-MUX_DOUT[1]">SLICE[0]:  MUX_DOUT bit 1</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[32][56]" title="MAIN[32][56]">
<a href="#virtex6-CLBLL-SLICE[0]-D6LUT[23]">SLICE[0]:  D6LUT bit 23</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[33][56]" title="MAIN[33][56]">
<a href="#virtex6-CLBLL-SLICE[0]-D6LUT[22]">SLICE[0]:  D6LUT bit 22</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[34][56]" title="MAIN[34][56]">
<a href="#virtex6-CLBLL-SLICE[0]-D6LUT[31]">SLICE[0]:  D6LUT bit 31</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[35][56]" title="MAIN[35][56]">
<a href="#virtex6-CLBLL-SLICE[0]-D6LUT[30]">SLICE[0]:  D6LUT bit 30</a>
</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[24][55]" title="MAIN[24][55]">
<a href="#virtex6-CLBLL-SLICE[0]-FFC5_SRVAL[0]">SLICE[0]: ! FFC5_SRVAL bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[25][55]" title="MAIN[25][55]">
<a href="#virtex6-CLBLL-SLICE[0]-FF_SR_ENABLE">SLICE[0]:  FF_SR_ENABLE</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[26][55]" title="MAIN[26][55]">
<a href="#virtex6-CLBLL-SLICE[1]-D6LUT[33]">SLICE[1]:  D6LUT bit 33</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[27][55]" title="MAIN[27][55]">
<a href="#virtex6-CLBLL-SLICE[1]-D6LUT[32]">SLICE[1]:  D6LUT bit 32</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[28][55]" title="MAIN[28][55]">
<a href="#virtex6-CLBLL-SLICE[1]-D6LUT[41]">SLICE[1]:  D6LUT bit 41</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[29][55]" title="MAIN[29][55]">
<a href="#virtex6-CLBLL-SLICE[1]-D6LUT[40]">SLICE[1]:  D6LUT bit 40</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[30][55]" title="MAIN[30][55]">
<a href="#virtex6-CLBLL-SLICE[1]-FFD5_INIT[0]">SLICE[1]: ! FFD5_INIT bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[31][55]" title="MAIN[31][55]">
<a href="#virtex6-CLBLL-SLICE[0]-FFD5_INIT[0]">SLICE[0]: ! FFD5_INIT bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[32][55]" title="MAIN[32][55]">
<a href="#virtex6-CLBLL-SLICE[0]-D6LUT[33]">SLICE[0]:  D6LUT bit 33</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[33][55]" title="MAIN[33][55]">
<a href="#virtex6-CLBLL-SLICE[0]-D6LUT[32]">SLICE[0]:  D6LUT bit 32</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[34][55]" title="MAIN[34][55]">
<a href="#virtex6-CLBLL-SLICE[0]-D6LUT[41]">SLICE[0]:  D6LUT bit 41</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[35][55]" title="MAIN[35][55]">
<a href="#virtex6-CLBLL-SLICE[0]-D6LUT[40]">SLICE[0]:  D6LUT bit 40</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[24][54]" title="MAIN[24][54]">
<a href="#virtex6-CLBLL-SLICE[1]-inpinv-CLK">SLICE[1]: invert CLK</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[25][54]" title="MAIN[25][54]">
<a href="#virtex6-CLBLL-SLICE[1]-FF_CE_ENABLE">SLICE[1]:  FF_CE_ENABLE</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[26][54]" title="MAIN[26][54]">
<a href="#virtex6-CLBLL-SLICE[1]-D6LUT[35]">SLICE[1]:  D6LUT bit 35</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[27][54]" title="MAIN[27][54]">
<a href="#virtex6-CLBLL-SLICE[1]-D6LUT[34]">SLICE[1]:  D6LUT bit 34</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[28][54]" title="MAIN[28][54]">
<a href="#virtex6-CLBLL-SLICE[1]-D6LUT[43]">SLICE[1]:  D6LUT bit 43</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[29][54]" title="MAIN[29][54]">
<a href="#virtex6-CLBLL-SLICE[1]-D6LUT[42]">SLICE[1]:  D6LUT bit 42</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[30][54]" title="MAIN[30][54]">
<a href="#virtex6-CLBLL-SLICE[1]-MUX_DOUT[2]">SLICE[1]:  MUX_DOUT bit 2</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[31][54]" title="MAIN[31][54]">
<a href="#virtex6-CLBLL-SLICE[0]-MUX_DOUT[2]">SLICE[0]:  MUX_DOUT bit 2</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[32][54]" title="MAIN[32][54]">
<a href="#virtex6-CLBLL-SLICE[0]-D6LUT[35]">SLICE[0]:  D6LUT bit 35</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[33][54]" title="MAIN[33][54]">
<a href="#virtex6-CLBLL-SLICE[0]-D6LUT[34]">SLICE[0]:  D6LUT bit 34</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[34][54]" title="MAIN[34][54]">
<a href="#virtex6-CLBLL-SLICE[0]-D6LUT[43]">SLICE[0]:  D6LUT bit 43</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[35][54]" title="MAIN[35][54]">
<a href="#virtex6-CLBLL-SLICE[0]-D6LUT[42]">SLICE[0]:  D6LUT bit 42</a>
</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[26][53]" title="MAIN[26][53]">
<a href="#virtex6-CLBLL-SLICE[1]-D6LUT[37]">SLICE[1]:  D6LUT bit 37</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[27][53]" title="MAIN[27][53]">
<a href="#virtex6-CLBLL-SLICE[1]-D6LUT[36]">SLICE[1]:  D6LUT bit 36</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[28][53]" title="MAIN[28][53]">
<a href="#virtex6-CLBLL-SLICE[1]-D6LUT[45]">SLICE[1]:  D6LUT bit 45</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[29][53]" title="MAIN[29][53]">
<a href="#virtex6-CLBLL-SLICE[1]-D6LUT[44]">SLICE[1]:  D6LUT bit 44</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[30][53]" title="MAIN[30][53]">
<a href="#virtex6-CLBLL-SLICE[1]-MUX_FFD5[1]">SLICE[1]:  MUX_FFD5 bit 1</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[31][53]" title="MAIN[31][53]">
<a href="#virtex6-CLBLL-SLICE[0]-MUX_FFD5[1]">SLICE[0]:  MUX_FFD5 bit 1</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[32][53]" title="MAIN[32][53]">
<a href="#virtex6-CLBLL-SLICE[0]-D6LUT[37]">SLICE[0]:  D6LUT bit 37</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[33][53]" title="MAIN[33][53]">
<a href="#virtex6-CLBLL-SLICE[0]-D6LUT[36]">SLICE[0]:  D6LUT bit 36</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[34][53]" title="MAIN[34][53]">
<a href="#virtex6-CLBLL-SLICE[0]-D6LUT[45]">SLICE[0]:  D6LUT bit 45</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[35][53]" title="MAIN[35][53]">
<a href="#virtex6-CLBLL-SLICE[0]-D6LUT[44]">SLICE[0]:  D6LUT bit 44</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[26][52]" title="MAIN[26][52]">
<a href="#virtex6-CLBLL-SLICE[1]-D6LUT[39]">SLICE[1]:  D6LUT bit 39</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[27][52]" title="MAIN[27][52]">
<a href="#virtex6-CLBLL-SLICE[1]-D6LUT[38]">SLICE[1]:  D6LUT bit 38</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[28][52]" title="MAIN[28][52]">
<a href="#virtex6-CLBLL-SLICE[1]-D6LUT[47]">SLICE[1]:  D6LUT bit 47</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[29][52]" title="MAIN[29][52]">
<a href="#virtex6-CLBLL-SLICE[1]-D6LUT[46]">SLICE[1]:  D6LUT bit 46</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[30][52]" title="MAIN[30][52]">
<a href="#virtex6-CLBLL-SLICE[1]-MUX_DOUT[0]">SLICE[1]:  MUX_DOUT bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[31][52]" title="MAIN[31][52]">
<a href="#virtex6-CLBLL-SLICE[0]-MUX_DOUT[0]">SLICE[0]:  MUX_DOUT bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[32][52]" title="MAIN[32][52]">
<a href="#virtex6-CLBLL-SLICE[0]-D6LUT[39]">SLICE[0]:  D6LUT bit 39</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[33][52]" title="MAIN[33][52]">
<a href="#virtex6-CLBLL-SLICE[0]-D6LUT[38]">SLICE[0]:  D6LUT bit 38</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[34][52]" title="MAIN[34][52]">
<a href="#virtex6-CLBLL-SLICE[0]-D6LUT[47]">SLICE[0]:  D6LUT bit 47</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[35][52]" title="MAIN[35][52]">
<a href="#virtex6-CLBLL-SLICE[0]-D6LUT[46]">SLICE[0]:  D6LUT bit 46</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[26][51]" title="MAIN[26][51]">
<a href="#virtex6-CLBLL-SLICE[1]-D6LUT[49]">SLICE[1]:  D6LUT bit 49</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[27][51]" title="MAIN[27][51]">
<a href="#virtex6-CLBLL-SLICE[1]-D6LUT[48]">SLICE[1]:  D6LUT bit 48</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[28][51]" title="MAIN[28][51]">
<a href="#virtex6-CLBLL-SLICE[1]-D6LUT[57]">SLICE[1]:  D6LUT bit 57</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[29][51]" title="MAIN[29][51]">
<a href="#virtex6-CLBLL-SLICE[1]-D6LUT[56]">SLICE[1]:  D6LUT bit 56</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[30][51]" title="MAIN[30][51]">
<a href="#virtex6-CLBLL-SLICE[1]-MUX_FFD5[0]">SLICE[1]:  MUX_FFD5 bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[31][51]" title="MAIN[31][51]">
<a href="#virtex6-CLBLL-SLICE[0]-MUX_FFD5[0]">SLICE[0]:  MUX_FFD5 bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[32][51]" title="MAIN[32][51]">
<a href="#virtex6-CLBLL-SLICE[0]-D6LUT[49]">SLICE[0]:  D6LUT bit 49</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[33][51]" title="MAIN[33][51]">
<a href="#virtex6-CLBLL-SLICE[0]-D6LUT[48]">SLICE[0]:  D6LUT bit 48</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[34][51]" title="MAIN[34][51]">
<a href="#virtex6-CLBLL-SLICE[0]-D6LUT[57]">SLICE[0]:  D6LUT bit 57</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[35][51]" title="MAIN[35][51]">
<a href="#virtex6-CLBLL-SLICE[0]-D6LUT[56]">SLICE[0]:  D6LUT bit 56</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[26][50]" title="MAIN[26][50]">
<a href="#virtex6-CLBLL-SLICE[1]-D6LUT[51]">SLICE[1]:  D6LUT bit 51</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[27][50]" title="MAIN[27][50]">
<a href="#virtex6-CLBLL-SLICE[1]-D6LUT[50]">SLICE[1]:  D6LUT bit 50</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[28][50]" title="MAIN[28][50]">
<a href="#virtex6-CLBLL-SLICE[1]-D6LUT[59]">SLICE[1]:  D6LUT bit 59</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[29][50]" title="MAIN[29][50]">
<a href="#virtex6-CLBLL-SLICE[1]-D6LUT[58]">SLICE[1]:  D6LUT bit 58</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[30][50]" title="MAIN[30][50]">
<a href="#virtex6-CLBLL-SLICE[1]-MUX_DCY0[0]">SLICE[1]:  MUX_DCY0 bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[31][50]" title="MAIN[31][50]">
<a href="#virtex6-CLBLL-SLICE[0]-MUX_DCY0[0]">SLICE[0]:  MUX_DCY0 bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[32][50]" title="MAIN[32][50]">
<a href="#virtex6-CLBLL-SLICE[0]-D6LUT[51]">SLICE[0]:  D6LUT bit 51</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[33][50]" title="MAIN[33][50]">
<a href="#virtex6-CLBLL-SLICE[0]-D6LUT[50]">SLICE[0]:  D6LUT bit 50</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[34][50]" title="MAIN[34][50]">
<a href="#virtex6-CLBLL-SLICE[0]-D6LUT[59]">SLICE[0]:  D6LUT bit 59</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[35][50]" title="MAIN[35][50]">
<a href="#virtex6-CLBLL-SLICE[0]-D6LUT[58]">SLICE[0]:  D6LUT bit 58</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[26][49]" title="MAIN[26][49]">
<a href="#virtex6-CLBLL-SLICE[1]-D6LUT[53]">SLICE[1]:  D6LUT bit 53</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[27][49]" title="MAIN[27][49]">
<a href="#virtex6-CLBLL-SLICE[1]-D6LUT[52]">SLICE[1]:  D6LUT bit 52</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[28][49]" title="MAIN[28][49]">
<a href="#virtex6-CLBLL-SLICE[1]-D6LUT[61]">SLICE[1]:  D6LUT bit 61</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[29][49]" title="MAIN[29][49]">
<a href="#virtex6-CLBLL-SLICE[1]-D6LUT[60]">SLICE[1]:  D6LUT bit 60</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[30][49]" title="MAIN[30][49]">
<a href="#virtex6-CLBLL-SLICE[1]-MUX_CCY0[0]">SLICE[1]:  MUX_CCY0 bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[31][49]" title="MAIN[31][49]">
<a href="#virtex6-CLBLL-SLICE[0]-MUX_CCY0[0]">SLICE[0]:  MUX_CCY0 bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[32][49]" title="MAIN[32][49]">
<a href="#virtex6-CLBLL-SLICE[0]-D6LUT[53]">SLICE[0]:  D6LUT bit 53</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[33][49]" title="MAIN[33][49]">
<a href="#virtex6-CLBLL-SLICE[0]-D6LUT[52]">SLICE[0]:  D6LUT bit 52</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[34][49]" title="MAIN[34][49]">
<a href="#virtex6-CLBLL-SLICE[0]-D6LUT[61]">SLICE[0]:  D6LUT bit 61</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[35][49]" title="MAIN[35][49]">
<a href="#virtex6-CLBLL-SLICE[0]-D6LUT[60]">SLICE[0]:  D6LUT bit 60</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[26][48]" title="MAIN[26][48]">
<a href="#virtex6-CLBLL-SLICE[1]-D6LUT[55]">SLICE[1]:  D6LUT bit 55</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[27][48]" title="MAIN[27][48]">
<a href="#virtex6-CLBLL-SLICE[1]-D6LUT[54]">SLICE[1]:  D6LUT bit 54</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[28][48]" title="MAIN[28][48]">
<a href="#virtex6-CLBLL-SLICE[1]-D6LUT[63]">SLICE[1]:  D6LUT bit 63</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[29][48]" title="MAIN[29][48]">
<a href="#virtex6-CLBLL-SLICE[1]-D6LUT[62]">SLICE[1]:  D6LUT bit 62</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[30][48]" title="MAIN[30][48]">
<a href="#virtex6-CLBLL-SLICE[0]-MUX_FFC5[0]">SLICE[0]:  MUX_FFC5 bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[31][48]" title="MAIN[31][48]">
<a href="#virtex6-CLBLL-SLICE[1]-MUX_FFC5[0]">SLICE[1]:  MUX_FFC5 bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[32][48]" title="MAIN[32][48]">
<a href="#virtex6-CLBLL-SLICE[0]-D6LUT[55]">SLICE[0]:  D6LUT bit 55</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[33][48]" title="MAIN[33][48]">
<a href="#virtex6-CLBLL-SLICE[0]-D6LUT[54]">SLICE[0]:  D6LUT bit 54</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[34][48]" title="MAIN[34][48]">
<a href="#virtex6-CLBLL-SLICE[0]-D6LUT[63]">SLICE[0]:  D6LUT bit 63</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[35][48]" title="MAIN[35][48]">
<a href="#virtex6-CLBLL-SLICE[0]-D6LUT[62]">SLICE[0]:  D6LUT bit 62</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[26][47]" title="MAIN[26][47]">
<a href="#virtex6-CLBLL-SLICE[1]-C6LUT[1]">SLICE[1]:  C6LUT bit 1</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[27][47]" title="MAIN[27][47]">
<a href="#virtex6-CLBLL-SLICE[1]-C6LUT[0]">SLICE[1]:  C6LUT bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[28][47]" title="MAIN[28][47]">
<a href="#virtex6-CLBLL-SLICE[1]-C6LUT[9]">SLICE[1]:  C6LUT bit 9</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[29][47]" title="MAIN[29][47]">
<a href="#virtex6-CLBLL-SLICE[1]-C6LUT[8]">SLICE[1]:  C6LUT bit 8</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[30][47]" title="MAIN[30][47]">
<a href="#virtex6-CLBLL-SLICE[0]-MUX_COUT[1]">SLICE[0]:  MUX_COUT bit 1</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[31][47]" title="MAIN[31][47]">
<a href="#virtex6-CLBLL-SLICE[1]-MUX_COUT[1]">SLICE[1]:  MUX_COUT bit 1</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[32][47]" title="MAIN[32][47]">
<a href="#virtex6-CLBLL-SLICE[0]-C6LUT[1]">SLICE[0]:  C6LUT bit 1</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[33][47]" title="MAIN[33][47]">
<a href="#virtex6-CLBLL-SLICE[0]-C6LUT[0]">SLICE[0]:  C6LUT bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[34][47]" title="MAIN[34][47]">
<a href="#virtex6-CLBLL-SLICE[0]-C6LUT[9]">SLICE[0]:  C6LUT bit 9</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[35][47]" title="MAIN[35][47]">
<a href="#virtex6-CLBLL-SLICE[0]-C6LUT[8]">SLICE[0]:  C6LUT bit 8</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[26][46]" title="MAIN[26][46]">
<a href="#virtex6-CLBLL-SLICE[1]-C6LUT[3]">SLICE[1]:  C6LUT bit 3</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[27][46]" title="MAIN[27][46]">
<a href="#virtex6-CLBLL-SLICE[1]-C6LUT[2]">SLICE[1]:  C6LUT bit 2</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[28][46]" title="MAIN[28][46]">
<a href="#virtex6-CLBLL-SLICE[1]-C6LUT[11]">SLICE[1]:  C6LUT bit 11</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[29][46]" title="MAIN[29][46]">
<a href="#virtex6-CLBLL-SLICE[1]-C6LUT[10]">SLICE[1]:  C6LUT bit 10</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[30][46]" title="MAIN[30][46]">
<a href="#virtex6-CLBLL-SLICE[0]-MUX_FFC5[1]">SLICE[0]:  MUX_FFC5 bit 1</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[31][46]" title="MAIN[31][46]">
<a href="#virtex6-CLBLL-SLICE[1]-MUX_FFC5[1]">SLICE[1]:  MUX_FFC5 bit 1</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[32][46]" title="MAIN[32][46]">
<a href="#virtex6-CLBLL-SLICE[0]-C6LUT[3]">SLICE[0]:  C6LUT bit 3</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[33][46]" title="MAIN[33][46]">
<a href="#virtex6-CLBLL-SLICE[0]-C6LUT[2]">SLICE[0]:  C6LUT bit 2</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[34][46]" title="MAIN[34][46]">
<a href="#virtex6-CLBLL-SLICE[0]-C6LUT[11]">SLICE[0]:  C6LUT bit 11</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[35][46]" title="MAIN[35][46]">
<a href="#virtex6-CLBLL-SLICE[0]-C6LUT[10]">SLICE[0]:  C6LUT bit 10</a>
</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[26][45]" title="MAIN[26][45]">
<a href="#virtex6-CLBLL-SLICE[1]-C6LUT[5]">SLICE[1]:  C6LUT bit 5</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[27][45]" title="MAIN[27][45]">
<a href="#virtex6-CLBLL-SLICE[1]-C6LUT[4]">SLICE[1]:  C6LUT bit 4</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[28][45]" title="MAIN[28][45]">
<a href="#virtex6-CLBLL-SLICE[1]-C6LUT[13]">SLICE[1]:  C6LUT bit 13</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[29][45]" title="MAIN[29][45]">
<a href="#virtex6-CLBLL-SLICE[1]-C6LUT[12]">SLICE[1]:  C6LUT bit 12</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[30][45]" title="MAIN[30][45]">
<a href="#virtex6-CLBLL-SLICE[0]-MUX_COUT[0]">SLICE[0]:  MUX_COUT bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[31][45]" title="MAIN[31][45]">
<a href="#virtex6-CLBLL-SLICE[1]-MUX_COUT[0]">SLICE[1]:  MUX_COUT bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[32][45]" title="MAIN[32][45]">
<a href="#virtex6-CLBLL-SLICE[0]-C6LUT[5]">SLICE[0]:  C6LUT bit 5</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[33][45]" title="MAIN[33][45]">
<a href="#virtex6-CLBLL-SLICE[0]-C6LUT[4]">SLICE[0]:  C6LUT bit 4</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[34][45]" title="MAIN[34][45]">
<a href="#virtex6-CLBLL-SLICE[0]-C6LUT[13]">SLICE[0]:  C6LUT bit 13</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[35][45]" title="MAIN[35][45]">
<a href="#virtex6-CLBLL-SLICE[0]-C6LUT[12]">SLICE[0]:  C6LUT bit 12</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[26][44]" title="MAIN[26][44]">
<a href="#virtex6-CLBLL-SLICE[1]-C6LUT[7]">SLICE[1]:  C6LUT bit 7</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[27][44]" title="MAIN[27][44]">
<a href="#virtex6-CLBLL-SLICE[1]-C6LUT[6]">SLICE[1]:  C6LUT bit 6</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[28][44]" title="MAIN[28][44]">
<a href="#virtex6-CLBLL-SLICE[1]-C6LUT[15]">SLICE[1]:  C6LUT bit 15</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[29][44]" title="MAIN[29][44]">
<a href="#virtex6-CLBLL-SLICE[1]-C6LUT[14]">SLICE[1]:  C6LUT bit 14</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[30][44]" title="MAIN[30][44]">
<a href="#virtex6-CLBLL-SLICE[0]-FFC5_INIT[0]">SLICE[0]: ! FFC5_INIT bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[31][44]" title="MAIN[31][44]">
<a href="#virtex6-CLBLL-SLICE[1]-FFC5_INIT[0]">SLICE[1]: ! FFC5_INIT bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[32][44]" title="MAIN[32][44]">
<a href="#virtex6-CLBLL-SLICE[0]-C6LUT[7]">SLICE[0]:  C6LUT bit 7</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[33][44]" title="MAIN[33][44]">
<a href="#virtex6-CLBLL-SLICE[0]-C6LUT[6]">SLICE[0]:  C6LUT bit 6</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[34][44]" title="MAIN[34][44]">
<a href="#virtex6-CLBLL-SLICE[0]-C6LUT[15]">SLICE[0]:  C6LUT bit 15</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[35][44]" title="MAIN[35][44]">
<a href="#virtex6-CLBLL-SLICE[0]-C6LUT[14]">SLICE[0]:  C6LUT bit 14</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[26][43]" title="MAIN[26][43]">
<a href="#virtex6-CLBLL-SLICE[1]-C6LUT[17]">SLICE[1]:  C6LUT bit 17</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[27][43]" title="MAIN[27][43]">
<a href="#virtex6-CLBLL-SLICE[1]-C6LUT[16]">SLICE[1]:  C6LUT bit 16</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[28][43]" title="MAIN[28][43]">
<a href="#virtex6-CLBLL-SLICE[1]-C6LUT[25]">SLICE[1]:  C6LUT bit 25</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[29][43]" title="MAIN[29][43]">
<a href="#virtex6-CLBLL-SLICE[1]-C6LUT[24]">SLICE[1]:  C6LUT bit 24</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[30][43]" title="MAIN[30][43]">
<a href="#virtex6-CLBLL-SLICE[0]-MUX_COUT[2]">SLICE[0]:  MUX_COUT bit 2</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[31][43]" title="MAIN[31][43]">
<a href="#virtex6-CLBLL-SLICE[1]-MUX_COUT[2]">SLICE[1]:  MUX_COUT bit 2</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[32][43]" title="MAIN[32][43]">
<a href="#virtex6-CLBLL-SLICE[0]-C6LUT[17]">SLICE[0]:  C6LUT bit 17</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[33][43]" title="MAIN[33][43]">
<a href="#virtex6-CLBLL-SLICE[0]-C6LUT[16]">SLICE[0]:  C6LUT bit 16</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[34][43]" title="MAIN[34][43]">
<a href="#virtex6-CLBLL-SLICE[0]-C6LUT[25]">SLICE[0]:  C6LUT bit 25</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[35][43]" title="MAIN[35][43]">
<a href="#virtex6-CLBLL-SLICE[0]-C6LUT[24]">SLICE[0]:  C6LUT bit 24</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[26][42]" title="MAIN[26][42]">
<a href="#virtex6-CLBLL-SLICE[1]-C6LUT[19]">SLICE[1]:  C6LUT bit 19</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[27][42]" title="MAIN[27][42]">
<a href="#virtex6-CLBLL-SLICE[1]-C6LUT[18]">SLICE[1]:  C6LUT bit 18</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[28][42]" title="MAIN[28][42]">
<a href="#virtex6-CLBLL-SLICE[1]-C6LUT[27]">SLICE[1]:  C6LUT bit 27</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[29][42]" title="MAIN[29][42]">
<a href="#virtex6-CLBLL-SLICE[1]-C6LUT[26]">SLICE[1]:  C6LUT bit 26</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[30][42]" title="MAIN[30][42]">
<a href="#virtex6-CLBLL-SLICE[0]-MUX_COUT[3]">SLICE[0]:  MUX_COUT bit 3</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[31][42]" title="MAIN[31][42]">
<a href="#virtex6-CLBLL-SLICE[1]-MUX_COUT[3]">SLICE[1]:  MUX_COUT bit 3</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[32][42]" title="MAIN[32][42]">
<a href="#virtex6-CLBLL-SLICE[0]-C6LUT[19]">SLICE[0]:  C6LUT bit 19</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[33][42]" title="MAIN[33][42]">
<a href="#virtex6-CLBLL-SLICE[0]-C6LUT[18]">SLICE[0]:  C6LUT bit 18</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[34][42]" title="MAIN[34][42]">
<a href="#virtex6-CLBLL-SLICE[0]-C6LUT[27]">SLICE[0]:  C6LUT bit 27</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[35][42]" title="MAIN[35][42]">
<a href="#virtex6-CLBLL-SLICE[0]-C6LUT[26]">SLICE[0]:  C6LUT bit 26</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[26][41]" title="MAIN[26][41]">
<a href="#virtex6-CLBLL-SLICE[1]-C6LUT[21]">SLICE[1]:  C6LUT bit 21</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[27][41]" title="MAIN[27][41]">
<a href="#virtex6-CLBLL-SLICE[1]-C6LUT[20]">SLICE[1]:  C6LUT bit 20</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[28][41]" title="MAIN[28][41]">
<a href="#virtex6-CLBLL-SLICE[1]-C6LUT[29]">SLICE[1]:  C6LUT bit 29</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[29][41]" title="MAIN[29][41]">
<a href="#virtex6-CLBLL-SLICE[1]-C6LUT[28]">SLICE[1]:  C6LUT bit 28</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[30][41]" title="MAIN[30][41]">
<a href="#virtex6-CLBLL-SLICE[0]-MUX_FFC[2]">SLICE[0]:  MUX_FFC bit 2</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[31][41]" title="MAIN[31][41]">
<a href="#virtex6-CLBLL-SLICE[1]-MUX_FFC[2]">SLICE[1]:  MUX_FFC bit 2</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[32][41]" title="MAIN[32][41]">
<a href="#virtex6-CLBLL-SLICE[0]-C6LUT[21]">SLICE[0]:  C6LUT bit 21</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[33][41]" title="MAIN[33][41]">
<a href="#virtex6-CLBLL-SLICE[0]-C6LUT[20]">SLICE[0]:  C6LUT bit 20</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[34][41]" title="MAIN[34][41]">
<a href="#virtex6-CLBLL-SLICE[0]-C6LUT[29]">SLICE[0]:  C6LUT bit 29</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[35][41]" title="MAIN[35][41]">
<a href="#virtex6-CLBLL-SLICE[0]-C6LUT[28]">SLICE[0]:  C6LUT bit 28</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[26][40]" title="MAIN[26][40]">
<a href="#virtex6-CLBLL-SLICE[1]-C6LUT[23]">SLICE[1]:  C6LUT bit 23</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[27][40]" title="MAIN[27][40]">
<a href="#virtex6-CLBLL-SLICE[1]-C6LUT[22]">SLICE[1]:  C6LUT bit 22</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[28][40]" title="MAIN[28][40]">
<a href="#virtex6-CLBLL-SLICE[1]-C6LUT[31]">SLICE[1]:  C6LUT bit 31</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[29][40]" title="MAIN[29][40]">
<a href="#virtex6-CLBLL-SLICE[1]-C6LUT[30]">SLICE[1]:  C6LUT bit 30</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[30][40]" title="MAIN[30][40]">
<a href="#virtex6-CLBLL-SLICE[0]-MUX_FFC[0]">SLICE[0]:  MUX_FFC bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[31][40]" title="MAIN[31][40]">
<a href="#virtex6-CLBLL-SLICE[1]-MUX_FFC[0]">SLICE[1]:  MUX_FFC bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[32][40]" title="MAIN[32][40]">
<a href="#virtex6-CLBLL-SLICE[0]-C6LUT[23]">SLICE[0]:  C6LUT bit 23</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[33][40]" title="MAIN[33][40]">
<a href="#virtex6-CLBLL-SLICE[0]-C6LUT[22]">SLICE[0]:  C6LUT bit 22</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[34][40]" title="MAIN[34][40]">
<a href="#virtex6-CLBLL-SLICE[0]-C6LUT[31]">SLICE[0]:  C6LUT bit 31</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[35][40]" title="MAIN[35][40]">
<a href="#virtex6-CLBLL-SLICE[0]-C6LUT[30]">SLICE[0]:  C6LUT bit 30</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[26][39]" title="MAIN[26][39]">
<a href="#virtex6-CLBLL-SLICE[1]-C6LUT[33]">SLICE[1]:  C6LUT bit 33</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[27][39]" title="MAIN[27][39]">
<a href="#virtex6-CLBLL-SLICE[1]-C6LUT[32]">SLICE[1]:  C6LUT bit 32</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[28][39]" title="MAIN[28][39]">
<a href="#virtex6-CLBLL-SLICE[1]-C6LUT[41]">SLICE[1]:  C6LUT bit 41</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[29][39]" title="MAIN[29][39]">
<a href="#virtex6-CLBLL-SLICE[1]-C6LUT[40]">SLICE[1]:  C6LUT bit 40</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[30][39]" title="MAIN[30][39]">
<a href="#virtex6-CLBLL-SLICE[0]-MUX_FFC[1]">SLICE[0]:  MUX_FFC bit 1</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[31][39]" title="MAIN[31][39]">
<a href="#virtex6-CLBLL-SLICE[1]-MUX_FFC[1]">SLICE[1]:  MUX_FFC bit 1</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[32][39]" title="MAIN[32][39]">
<a href="#virtex6-CLBLL-SLICE[0]-C6LUT[33]">SLICE[0]:  C6LUT bit 33</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[33][39]" title="MAIN[33][39]">
<a href="#virtex6-CLBLL-SLICE[0]-C6LUT[32]">SLICE[0]:  C6LUT bit 32</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[34][39]" title="MAIN[34][39]">
<a href="#virtex6-CLBLL-SLICE[0]-C6LUT[41]">SLICE[0]:  C6LUT bit 41</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[35][39]" title="MAIN[35][39]">
<a href="#virtex6-CLBLL-SLICE[0]-C6LUT[40]">SLICE[0]:  C6LUT bit 40</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[26][38]" title="MAIN[26][38]">
<a href="#virtex6-CLBLL-SLICE[1]-C6LUT[35]">SLICE[1]:  C6LUT bit 35</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[27][38]" title="MAIN[27][38]">
<a href="#virtex6-CLBLL-SLICE[1]-C6LUT[34]">SLICE[1]:  C6LUT bit 34</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[28][38]" title="MAIN[28][38]">
<a href="#virtex6-CLBLL-SLICE[1]-C6LUT[43]">SLICE[1]:  C6LUT bit 43</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[29][38]" title="MAIN[29][38]">
<a href="#virtex6-CLBLL-SLICE[1]-C6LUT[42]">SLICE[1]:  C6LUT bit 42</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[30][38]" title="MAIN[30][38]">
<a href="#virtex6-CLBLL-SLICE[1]-FFC_INIT[0]">SLICE[1]: ! FFC_INIT bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[31][38]" title="MAIN[31][38]">
<a href="#virtex6-CLBLL-SLICE[1]-MUX_FFC[3]">SLICE[1]:  MUX_FFC bit 3</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[32][38]" title="MAIN[32][38]">
<a href="#virtex6-CLBLL-SLICE[0]-C6LUT[35]">SLICE[0]:  C6LUT bit 35</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[33][38]" title="MAIN[33][38]">
<a href="#virtex6-CLBLL-SLICE[0]-C6LUT[34]">SLICE[0]:  C6LUT bit 34</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[34][38]" title="MAIN[34][38]">
<a href="#virtex6-CLBLL-SLICE[0]-C6LUT[43]">SLICE[0]:  C6LUT bit 43</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[35][38]" title="MAIN[35][38]">
<a href="#virtex6-CLBLL-SLICE[0]-C6LUT[42]">SLICE[0]:  C6LUT bit 42</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[26][37]" title="MAIN[26][37]">
<a href="#virtex6-CLBLL-SLICE[1]-C6LUT[37]">SLICE[1]:  C6LUT bit 37</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[27][37]" title="MAIN[27][37]">
<a href="#virtex6-CLBLL-SLICE[1]-C6LUT[36]">SLICE[1]:  C6LUT bit 36</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[28][37]" title="MAIN[28][37]">
<a href="#virtex6-CLBLL-SLICE[1]-C6LUT[45]">SLICE[1]:  C6LUT bit 45</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[29][37]" title="MAIN[29][37]">
<a href="#virtex6-CLBLL-SLICE[1]-C6LUT[44]">SLICE[1]:  C6LUT bit 44</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[30][37]" title="MAIN[30][37]">
<a href="#virtex6-CLBLL-SLICE[1]-FFC_LATCH">SLICE[1]:  FFC_LATCH</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[31][37]" title="MAIN[31][37]">
<a href="#virtex6-CLBLL-SLICE[0]-MUX_FFC[3]">SLICE[0]:  MUX_FFC bit 3</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[32][37]" title="MAIN[32][37]">
<a href="#virtex6-CLBLL-SLICE[0]-C6LUT[37]">SLICE[0]:  C6LUT bit 37</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[33][37]" title="MAIN[33][37]">
<a href="#virtex6-CLBLL-SLICE[0]-C6LUT[36]">SLICE[0]:  C6LUT bit 36</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[34][37]" title="MAIN[34][37]">
<a href="#virtex6-CLBLL-SLICE[0]-C6LUT[45]">SLICE[0]:  C6LUT bit 45</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[35][37]" title="MAIN[35][37]">
<a href="#virtex6-CLBLL-SLICE[0]-C6LUT[44]">SLICE[0]:  C6LUT bit 44</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[26][36]" title="MAIN[26][36]">
<a href="#virtex6-CLBLL-SLICE[1]-C6LUT[39]">SLICE[1]:  C6LUT bit 39</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[27][36]" title="MAIN[27][36]">
<a href="#virtex6-CLBLL-SLICE[1]-C6LUT[38]">SLICE[1]:  C6LUT bit 38</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[28][36]" title="MAIN[28][36]">
<a href="#virtex6-CLBLL-SLICE[1]-C6LUT[47]">SLICE[1]:  C6LUT bit 47</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[29][36]" title="MAIN[29][36]">
<a href="#virtex6-CLBLL-SLICE[1]-C6LUT[46]">SLICE[1]:  C6LUT bit 46</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[30][36]" title="MAIN[30][36]">
<a href="#virtex6-CLBLL-SLICE[0]-FFC_INIT[0]">SLICE[0]: ! FFC_INIT bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[31][36]" title="MAIN[31][36]">
<a href="#virtex6-CLBLL-SLICE[0]-FFC_LATCH">SLICE[0]:  FFC_LATCH</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[32][36]" title="MAIN[32][36]">
<a href="#virtex6-CLBLL-SLICE[0]-C6LUT[39]">SLICE[0]:  C6LUT bit 39</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[33][36]" title="MAIN[33][36]">
<a href="#virtex6-CLBLL-SLICE[0]-C6LUT[38]">SLICE[0]:  C6LUT bit 38</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[34][36]" title="MAIN[34][36]">
<a href="#virtex6-CLBLL-SLICE[0]-C6LUT[47]">SLICE[0]:  C6LUT bit 47</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[35][36]" title="MAIN[35][36]">
<a href="#virtex6-CLBLL-SLICE[0]-C6LUT[46]">SLICE[0]:  C6LUT bit 46</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[26][35]" title="MAIN[26][35]">
<a href="#virtex6-CLBLL-SLICE[1]-C6LUT[49]">SLICE[1]:  C6LUT bit 49</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[27][35]" title="MAIN[27][35]">
<a href="#virtex6-CLBLL-SLICE[1]-C6LUT[48]">SLICE[1]:  C6LUT bit 48</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[28][35]" title="MAIN[28][35]">
<a href="#virtex6-CLBLL-SLICE[1]-C6LUT[57]">SLICE[1]:  C6LUT bit 57</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[29][35]" title="MAIN[29][35]">
<a href="#virtex6-CLBLL-SLICE[1]-C6LUT[56]">SLICE[1]:  C6LUT bit 56</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[32][35]" title="MAIN[32][35]">
<a href="#virtex6-CLBLL-SLICE[0]-C6LUT[49]">SLICE[0]:  C6LUT bit 49</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[33][35]" title="MAIN[33][35]">
<a href="#virtex6-CLBLL-SLICE[0]-C6LUT[48]">SLICE[0]:  C6LUT bit 48</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[34][35]" title="MAIN[34][35]">
<a href="#virtex6-CLBLL-SLICE[0]-C6LUT[57]">SLICE[0]:  C6LUT bit 57</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[35][35]" title="MAIN[35][35]">
<a href="#virtex6-CLBLL-SLICE[0]-C6LUT[56]">SLICE[0]:  C6LUT bit 56</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[26][34]" title="MAIN[26][34]">
<a href="#virtex6-CLBLL-SLICE[1]-C6LUT[51]">SLICE[1]:  C6LUT bit 51</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[27][34]" title="MAIN[27][34]">
<a href="#virtex6-CLBLL-SLICE[1]-C6LUT[50]">SLICE[1]:  C6LUT bit 50</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[28][34]" title="MAIN[28][34]">
<a href="#virtex6-CLBLL-SLICE[1]-C6LUT[59]">SLICE[1]:  C6LUT bit 59</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[29][34]" title="MAIN[29][34]">
<a href="#virtex6-CLBLL-SLICE[1]-C6LUT[58]">SLICE[1]:  C6LUT bit 58</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[32][34]" title="MAIN[32][34]">
<a href="#virtex6-CLBLL-SLICE[0]-C6LUT[51]">SLICE[0]:  C6LUT bit 51</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[33][34]" title="MAIN[33][34]">
<a href="#virtex6-CLBLL-SLICE[0]-C6LUT[50]">SLICE[0]:  C6LUT bit 50</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[34][34]" title="MAIN[34][34]">
<a href="#virtex6-CLBLL-SLICE[0]-C6LUT[59]">SLICE[0]:  C6LUT bit 59</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[35][34]" title="MAIN[35][34]">
<a href="#virtex6-CLBLL-SLICE[0]-C6LUT[58]">SLICE[0]:  C6LUT bit 58</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[26][33]" title="MAIN[26][33]">
<a href="#virtex6-CLBLL-SLICE[1]-C6LUT[53]">SLICE[1]:  C6LUT bit 53</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[27][33]" title="MAIN[27][33]">
<a href="#virtex6-CLBLL-SLICE[1]-C6LUT[52]">SLICE[1]:  C6LUT bit 52</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[28][33]" title="MAIN[28][33]">
<a href="#virtex6-CLBLL-SLICE[1]-C6LUT[61]">SLICE[1]:  C6LUT bit 61</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[29][33]" title="MAIN[29][33]">
<a href="#virtex6-CLBLL-SLICE[1]-C6LUT[60]">SLICE[1]:  C6LUT bit 60</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[32][33]" title="MAIN[32][33]">
<a href="#virtex6-CLBLL-SLICE[0]-C6LUT[53]">SLICE[0]:  C6LUT bit 53</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[33][33]" title="MAIN[33][33]">
<a href="#virtex6-CLBLL-SLICE[0]-C6LUT[52]">SLICE[0]:  C6LUT bit 52</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[34][33]" title="MAIN[34][33]">
<a href="#virtex6-CLBLL-SLICE[0]-C6LUT[61]">SLICE[0]:  C6LUT bit 61</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[35][33]" title="MAIN[35][33]">
<a href="#virtex6-CLBLL-SLICE[0]-C6LUT[60]">SLICE[0]:  C6LUT bit 60</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[26][32]" title="MAIN[26][32]">
<a href="#virtex6-CLBLL-SLICE[1]-C6LUT[55]">SLICE[1]:  C6LUT bit 55</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[27][32]" title="MAIN[27][32]">
<a href="#virtex6-CLBLL-SLICE[1]-C6LUT[54]">SLICE[1]:  C6LUT bit 54</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[28][32]" title="MAIN[28][32]">
<a href="#virtex6-CLBLL-SLICE[1]-C6LUT[63]">SLICE[1]:  C6LUT bit 63</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[29][32]" title="MAIN[29][32]">
<a href="#virtex6-CLBLL-SLICE[1]-C6LUT[62]">SLICE[1]:  C6LUT bit 62</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[32][32]" title="MAIN[32][32]">
<a href="#virtex6-CLBLL-SLICE[0]-C6LUT[55]">SLICE[0]:  C6LUT bit 55</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[33][32]" title="MAIN[33][32]">
<a href="#virtex6-CLBLL-SLICE[0]-C6LUT[54]">SLICE[0]:  C6LUT bit 54</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[34][32]" title="MAIN[34][32]">
<a href="#virtex6-CLBLL-SLICE[0]-C6LUT[63]">SLICE[0]:  C6LUT bit 63</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[35][32]" title="MAIN[35][32]">
<a href="#virtex6-CLBLL-SLICE[0]-C6LUT[62]">SLICE[0]:  C6LUT bit 62</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[26][31]" title="MAIN[26][31]">
<a href="#virtex6-CLBLL-SLICE[1]-B6LUT[1]">SLICE[1]:  B6LUT bit 1</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[27][31]" title="MAIN[27][31]">
<a href="#virtex6-CLBLL-SLICE[1]-B6LUT[0]">SLICE[1]:  B6LUT bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[28][31]" title="MAIN[28][31]">
<a href="#virtex6-CLBLL-SLICE[1]-B6LUT[9]">SLICE[1]:  B6LUT bit 9</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[29][31]" title="MAIN[29][31]">
<a href="#virtex6-CLBLL-SLICE[1]-B6LUT[8]">SLICE[1]:  B6LUT bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[32][31]" title="MAIN[32][31]">
<a href="#virtex6-CLBLL-SLICE[0]-B6LUT[1]">SLICE[0]:  B6LUT bit 1</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[33][31]" title="MAIN[33][31]">
<a href="#virtex6-CLBLL-SLICE[0]-B6LUT[0]">SLICE[0]:  B6LUT bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[34][31]" title="MAIN[34][31]">
<a href="#virtex6-CLBLL-SLICE[0]-B6LUT[9]">SLICE[0]:  B6LUT bit 9</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[35][31]" title="MAIN[35][31]">
<a href="#virtex6-CLBLL-SLICE[0]-B6LUT[8]">SLICE[0]:  B6LUT bit 8</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[26][30]" title="MAIN[26][30]">
<a href="#virtex6-CLBLL-SLICE[1]-B6LUT[3]">SLICE[1]:  B6LUT bit 3</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[27][30]" title="MAIN[27][30]">
<a href="#virtex6-CLBLL-SLICE[1]-B6LUT[2]">SLICE[1]:  B6LUT bit 2</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[28][30]" title="MAIN[28][30]">
<a href="#virtex6-CLBLL-SLICE[1]-B6LUT[11]">SLICE[1]:  B6LUT bit 11</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[29][30]" title="MAIN[29][30]">
<a href="#virtex6-CLBLL-SLICE[1]-B6LUT[10]">SLICE[1]:  B6LUT bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[32][30]" title="MAIN[32][30]">
<a href="#virtex6-CLBLL-SLICE[0]-B6LUT[3]">SLICE[0]:  B6LUT bit 3</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[33][30]" title="MAIN[33][30]">
<a href="#virtex6-CLBLL-SLICE[0]-B6LUT[2]">SLICE[0]:  B6LUT bit 2</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[34][30]" title="MAIN[34][30]">
<a href="#virtex6-CLBLL-SLICE[0]-B6LUT[11]">SLICE[0]:  B6LUT bit 11</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[35][30]" title="MAIN[35][30]">
<a href="#virtex6-CLBLL-SLICE[0]-B6LUT[10]">SLICE[0]:  B6LUT bit 10</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[26][29]" title="MAIN[26][29]">
<a href="#virtex6-CLBLL-SLICE[1]-B6LUT[5]">SLICE[1]:  B6LUT bit 5</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[27][29]" title="MAIN[27][29]">
<a href="#virtex6-CLBLL-SLICE[1]-B6LUT[4]">SLICE[1]:  B6LUT bit 4</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[28][29]" title="MAIN[28][29]">
<a href="#virtex6-CLBLL-SLICE[1]-B6LUT[13]">SLICE[1]:  B6LUT bit 13</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[29][29]" title="MAIN[29][29]">
<a href="#virtex6-CLBLL-SLICE[1]-B6LUT[12]">SLICE[1]:  B6LUT bit 12</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[32][29]" title="MAIN[32][29]">
<a href="#virtex6-CLBLL-SLICE[0]-B6LUT[5]">SLICE[0]:  B6LUT bit 5</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[33][29]" title="MAIN[33][29]">
<a href="#virtex6-CLBLL-SLICE[0]-B6LUT[4]">SLICE[0]:  B6LUT bit 4</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[34][29]" title="MAIN[34][29]">
<a href="#virtex6-CLBLL-SLICE[0]-B6LUT[13]">SLICE[0]:  B6LUT bit 13</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[35][29]" title="MAIN[35][29]">
<a href="#virtex6-CLBLL-SLICE[0]-B6LUT[12]">SLICE[0]:  B6LUT bit 12</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[26][28]" title="MAIN[26][28]">
<a href="#virtex6-CLBLL-SLICE[1]-B6LUT[7]">SLICE[1]:  B6LUT bit 7</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[27][28]" title="MAIN[27][28]">
<a href="#virtex6-CLBLL-SLICE[1]-B6LUT[6]">SLICE[1]:  B6LUT bit 6</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[28][28]" title="MAIN[28][28]">
<a href="#virtex6-CLBLL-SLICE[1]-B6LUT[15]">SLICE[1]:  B6LUT bit 15</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[29][28]" title="MAIN[29][28]">
<a href="#virtex6-CLBLL-SLICE[1]-B6LUT[14]">SLICE[1]:  B6LUT bit 14</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[30][28]" title="MAIN[30][28]">
<a href="#virtex6-CLBLL-SLICE[0]-FFB_LATCH">SLICE[0]:  FFB_LATCH</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[31][28]" title="MAIN[31][28]">
<a href="#virtex6-CLBLL-SLICE[0]-FFB_INIT[0]">SLICE[0]: ! FFB_INIT bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[32][28]" title="MAIN[32][28]">
<a href="#virtex6-CLBLL-SLICE[0]-B6LUT[7]">SLICE[0]:  B6LUT bit 7</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[33][28]" title="MAIN[33][28]">
<a href="#virtex6-CLBLL-SLICE[0]-B6LUT[6]">SLICE[0]:  B6LUT bit 6</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[34][28]" title="MAIN[34][28]">
<a href="#virtex6-CLBLL-SLICE[0]-B6LUT[15]">SLICE[0]:  B6LUT bit 15</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[35][28]" title="MAIN[35][28]">
<a href="#virtex6-CLBLL-SLICE[0]-B6LUT[14]">SLICE[0]:  B6LUT bit 14</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[26][27]" title="MAIN[26][27]">
<a href="#virtex6-CLBLL-SLICE[1]-B6LUT[17]">SLICE[1]:  B6LUT bit 17</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[27][27]" title="MAIN[27][27]">
<a href="#virtex6-CLBLL-SLICE[1]-B6LUT[16]">SLICE[1]:  B6LUT bit 16</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[28][27]" title="MAIN[28][27]">
<a href="#virtex6-CLBLL-SLICE[1]-B6LUT[25]">SLICE[1]:  B6LUT bit 25</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[29][27]" title="MAIN[29][27]">
<a href="#virtex6-CLBLL-SLICE[1]-B6LUT[24]">SLICE[1]:  B6LUT bit 24</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[30][27]" title="MAIN[30][27]">
<a href="#virtex6-CLBLL-SLICE[0]-MUX_FFB[3]">SLICE[0]:  MUX_FFB bit 3</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[31][27]" title="MAIN[31][27]">
<a href="#virtex6-CLBLL-SLICE[1]-FFB_LATCH">SLICE[1]:  FFB_LATCH</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[32][27]" title="MAIN[32][27]">
<a href="#virtex6-CLBLL-SLICE[0]-B6LUT[17]">SLICE[0]:  B6LUT bit 17</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[33][27]" title="MAIN[33][27]">
<a href="#virtex6-CLBLL-SLICE[0]-B6LUT[16]">SLICE[0]:  B6LUT bit 16</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[34][27]" title="MAIN[34][27]">
<a href="#virtex6-CLBLL-SLICE[0]-B6LUT[25]">SLICE[0]:  B6LUT bit 25</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[35][27]" title="MAIN[35][27]">
<a href="#virtex6-CLBLL-SLICE[0]-B6LUT[24]">SLICE[0]:  B6LUT bit 24</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[26][26]" title="MAIN[26][26]">
<a href="#virtex6-CLBLL-SLICE[1]-B6LUT[19]">SLICE[1]:  B6LUT bit 19</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[27][26]" title="MAIN[27][26]">
<a href="#virtex6-CLBLL-SLICE[1]-B6LUT[18]">SLICE[1]:  B6LUT bit 18</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[28][26]" title="MAIN[28][26]">
<a href="#virtex6-CLBLL-SLICE[1]-B6LUT[27]">SLICE[1]:  B6LUT bit 27</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[29][26]" title="MAIN[29][26]">
<a href="#virtex6-CLBLL-SLICE[1]-B6LUT[26]">SLICE[1]:  B6LUT bit 26</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[30][26]" title="MAIN[30][26]">
<a href="#virtex6-CLBLL-SLICE[1]-MUX_FFB[3]">SLICE[1]:  MUX_FFB bit 3</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[31][26]" title="MAIN[31][26]">
<a href="#virtex6-CLBLL-SLICE[1]-FFB_INIT[0]">SLICE[1]: ! FFB_INIT bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[32][26]" title="MAIN[32][26]">
<a href="#virtex6-CLBLL-SLICE[0]-B6LUT[19]">SLICE[0]:  B6LUT bit 19</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[33][26]" title="MAIN[33][26]">
<a href="#virtex6-CLBLL-SLICE[0]-B6LUT[18]">SLICE[0]:  B6LUT bit 18</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[34][26]" title="MAIN[34][26]">
<a href="#virtex6-CLBLL-SLICE[0]-B6LUT[27]">SLICE[0]:  B6LUT bit 27</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[35][26]" title="MAIN[35][26]">
<a href="#virtex6-CLBLL-SLICE[0]-B6LUT[26]">SLICE[0]:  B6LUT bit 26</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[26][25]" title="MAIN[26][25]">
<a href="#virtex6-CLBLL-SLICE[1]-B6LUT[21]">SLICE[1]:  B6LUT bit 21</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[27][25]" title="MAIN[27][25]">
<a href="#virtex6-CLBLL-SLICE[1]-B6LUT[20]">SLICE[1]:  B6LUT bit 20</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[28][25]" title="MAIN[28][25]">
<a href="#virtex6-CLBLL-SLICE[1]-B6LUT[29]">SLICE[1]:  B6LUT bit 29</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[29][25]" title="MAIN[29][25]">
<a href="#virtex6-CLBLL-SLICE[1]-B6LUT[28]">SLICE[1]:  B6LUT bit 28</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[30][25]" title="MAIN[30][25]">
<a href="#virtex6-CLBLL-SLICE[1]-MUX_FFB[1]">SLICE[1]:  MUX_FFB bit 1</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[31][25]" title="MAIN[31][25]">
<a href="#virtex6-CLBLL-SLICE[0]-MUX_FFB[1]">SLICE[0]:  MUX_FFB bit 1</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[32][25]" title="MAIN[32][25]">
<a href="#virtex6-CLBLL-SLICE[0]-B6LUT[21]">SLICE[0]:  B6LUT bit 21</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[33][25]" title="MAIN[33][25]">
<a href="#virtex6-CLBLL-SLICE[0]-B6LUT[20]">SLICE[0]:  B6LUT bit 20</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[34][25]" title="MAIN[34][25]">
<a href="#virtex6-CLBLL-SLICE[0]-B6LUT[29]">SLICE[0]:  B6LUT bit 29</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[35][25]" title="MAIN[35][25]">
<a href="#virtex6-CLBLL-SLICE[0]-B6LUT[28]">SLICE[0]:  B6LUT bit 28</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[26][24]" title="MAIN[26][24]">
<a href="#virtex6-CLBLL-SLICE[1]-B6LUT[23]">SLICE[1]:  B6LUT bit 23</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[27][24]" title="MAIN[27][24]">
<a href="#virtex6-CLBLL-SLICE[1]-B6LUT[22]">SLICE[1]:  B6LUT bit 22</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[28][24]" title="MAIN[28][24]">
<a href="#virtex6-CLBLL-SLICE[1]-B6LUT[31]">SLICE[1]:  B6LUT bit 31</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[29][24]" title="MAIN[29][24]">
<a href="#virtex6-CLBLL-SLICE[1]-B6LUT[30]">SLICE[1]:  B6LUT bit 30</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[30][24]" title="MAIN[30][24]">
<a href="#virtex6-CLBLL-SLICE[1]-MUX_FFB[0]">SLICE[1]:  MUX_FFB bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[31][24]" title="MAIN[31][24]">
<a href="#virtex6-CLBLL-SLICE[0]-MUX_FFB[0]">SLICE[0]:  MUX_FFB bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[32][24]" title="MAIN[32][24]">
<a href="#virtex6-CLBLL-SLICE[0]-B6LUT[23]">SLICE[0]:  B6LUT bit 23</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[33][24]" title="MAIN[33][24]">
<a href="#virtex6-CLBLL-SLICE[0]-B6LUT[22]">SLICE[0]:  B6LUT bit 22</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[34][24]" title="MAIN[34][24]">
<a href="#virtex6-CLBLL-SLICE[0]-B6LUT[31]">SLICE[0]:  B6LUT bit 31</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[35][24]" title="MAIN[35][24]">
<a href="#virtex6-CLBLL-SLICE[0]-B6LUT[30]">SLICE[0]:  B6LUT bit 30</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[26][23]" title="MAIN[26][23]">
<a href="#virtex6-CLBLL-SLICE[1]-B6LUT[33]">SLICE[1]:  B6LUT bit 33</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[27][23]" title="MAIN[27][23]">
<a href="#virtex6-CLBLL-SLICE[1]-B6LUT[32]">SLICE[1]:  B6LUT bit 32</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[28][23]" title="MAIN[28][23]">
<a href="#virtex6-CLBLL-SLICE[1]-B6LUT[41]">SLICE[1]:  B6LUT bit 41</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[29][23]" title="MAIN[29][23]">
<a href="#virtex6-CLBLL-SLICE[1]-B6LUT[40]">SLICE[1]:  B6LUT bit 40</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[30][23]" title="MAIN[30][23]">
<a href="#virtex6-CLBLL-SLICE[1]-MUX_FFB[2]">SLICE[1]:  MUX_FFB bit 2</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[31][23]" title="MAIN[31][23]">
<a href="#virtex6-CLBLL-SLICE[0]-MUX_FFB[2]">SLICE[0]:  MUX_FFB bit 2</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[32][23]" title="MAIN[32][23]">
<a href="#virtex6-CLBLL-SLICE[0]-B6LUT[33]">SLICE[0]:  B6LUT bit 33</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[33][23]" title="MAIN[33][23]">
<a href="#virtex6-CLBLL-SLICE[0]-B6LUT[32]">SLICE[0]:  B6LUT bit 32</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[34][23]" title="MAIN[34][23]">
<a href="#virtex6-CLBLL-SLICE[0]-B6LUT[41]">SLICE[0]:  B6LUT bit 41</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[35][23]" title="MAIN[35][23]">
<a href="#virtex6-CLBLL-SLICE[0]-B6LUT[40]">SLICE[0]:  B6LUT bit 40</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[26][22]" title="MAIN[26][22]">
<a href="#virtex6-CLBLL-SLICE[1]-B6LUT[35]">SLICE[1]:  B6LUT bit 35</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[27][22]" title="MAIN[27][22]">
<a href="#virtex6-CLBLL-SLICE[1]-B6LUT[34]">SLICE[1]:  B6LUT bit 34</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[28][22]" title="MAIN[28][22]">
<a href="#virtex6-CLBLL-SLICE[1]-B6LUT[43]">SLICE[1]:  B6LUT bit 43</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[29][22]" title="MAIN[29][22]">
<a href="#virtex6-CLBLL-SLICE[1]-B6LUT[42]">SLICE[1]:  B6LUT bit 42</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[30][22]" title="MAIN[30][22]">
<a href="#virtex6-CLBLL-SLICE[1]-MUX_BOUT[3]">SLICE[1]:  MUX_BOUT bit 3</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[31][22]" title="MAIN[31][22]">
<a href="#virtex6-CLBLL-SLICE[0]-MUX_BOUT[3]">SLICE[0]:  MUX_BOUT bit 3</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[32][22]" title="MAIN[32][22]">
<a href="#virtex6-CLBLL-SLICE[0]-B6LUT[35]">SLICE[0]:  B6LUT bit 35</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[33][22]" title="MAIN[33][22]">
<a href="#virtex6-CLBLL-SLICE[0]-B6LUT[34]">SLICE[0]:  B6LUT bit 34</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[34][22]" title="MAIN[34][22]">
<a href="#virtex6-CLBLL-SLICE[0]-B6LUT[43]">SLICE[0]:  B6LUT bit 43</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[35][22]" title="MAIN[35][22]">
<a href="#virtex6-CLBLL-SLICE[0]-B6LUT[42]">SLICE[0]:  B6LUT bit 42</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[26][21]" title="MAIN[26][21]">
<a href="#virtex6-CLBLL-SLICE[1]-B6LUT[37]">SLICE[1]:  B6LUT bit 37</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[27][21]" title="MAIN[27][21]">
<a href="#virtex6-CLBLL-SLICE[1]-B6LUT[36]">SLICE[1]:  B6LUT bit 36</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[28][21]" title="MAIN[28][21]">
<a href="#virtex6-CLBLL-SLICE[1]-B6LUT[45]">SLICE[1]:  B6LUT bit 45</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[29][21]" title="MAIN[29][21]">
<a href="#virtex6-CLBLL-SLICE[1]-B6LUT[44]">SLICE[1]:  B6LUT bit 44</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[30][21]" title="MAIN[30][21]">
<a href="#virtex6-CLBLL-SLICE[1]-MUX_BOUT[2]">SLICE[1]:  MUX_BOUT bit 2</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[31][21]" title="MAIN[31][21]">
<a href="#virtex6-CLBLL-SLICE[0]-MUX_BOUT[2]">SLICE[0]:  MUX_BOUT bit 2</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[32][21]" title="MAIN[32][21]">
<a href="#virtex6-CLBLL-SLICE[0]-B6LUT[37]">SLICE[0]:  B6LUT bit 37</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[33][21]" title="MAIN[33][21]">
<a href="#virtex6-CLBLL-SLICE[0]-B6LUT[36]">SLICE[0]:  B6LUT bit 36</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[34][21]" title="MAIN[34][21]">
<a href="#virtex6-CLBLL-SLICE[0]-B6LUT[45]">SLICE[0]:  B6LUT bit 45</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[35][21]" title="MAIN[35][21]">
<a href="#virtex6-CLBLL-SLICE[0]-B6LUT[44]">SLICE[0]:  B6LUT bit 44</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[26][20]" title="MAIN[26][20]">
<a href="#virtex6-CLBLL-SLICE[1]-B6LUT[39]">SLICE[1]:  B6LUT bit 39</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[27][20]" title="MAIN[27][20]">
<a href="#virtex6-CLBLL-SLICE[1]-B6LUT[38]">SLICE[1]:  B6LUT bit 38</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[28][20]" title="MAIN[28][20]">
<a href="#virtex6-CLBLL-SLICE[1]-B6LUT[47]">SLICE[1]:  B6LUT bit 47</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[29][20]" title="MAIN[29][20]">
<a href="#virtex6-CLBLL-SLICE[1]-B6LUT[46]">SLICE[1]:  B6LUT bit 46</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[30][20]" title="MAIN[30][20]">
<a href="#virtex6-CLBLL-SLICE[1]-FFB5_INIT[0]">SLICE[1]: ! FFB5_INIT bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[31][20]" title="MAIN[31][20]">
<a href="#virtex6-CLBLL-SLICE[0]-FFB5_INIT[0]">SLICE[0]: ! FFB5_INIT bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[32][20]" title="MAIN[32][20]">
<a href="#virtex6-CLBLL-SLICE[0]-B6LUT[39]">SLICE[0]:  B6LUT bit 39</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[33][20]" title="MAIN[33][20]">
<a href="#virtex6-CLBLL-SLICE[0]-B6LUT[38]">SLICE[0]:  B6LUT bit 38</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[34][20]" title="MAIN[34][20]">
<a href="#virtex6-CLBLL-SLICE[0]-B6LUT[47]">SLICE[0]:  B6LUT bit 47</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[35][20]" title="MAIN[35][20]">
<a href="#virtex6-CLBLL-SLICE[0]-B6LUT[46]">SLICE[0]:  B6LUT bit 46</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[26][19]" title="MAIN[26][19]">
<a href="#virtex6-CLBLL-SLICE[1]-B6LUT[49]">SLICE[1]:  B6LUT bit 49</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[27][19]" title="MAIN[27][19]">
<a href="#virtex6-CLBLL-SLICE[1]-B6LUT[48]">SLICE[1]:  B6LUT bit 48</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[28][19]" title="MAIN[28][19]">
<a href="#virtex6-CLBLL-SLICE[1]-B6LUT[57]">SLICE[1]:  B6LUT bit 57</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[29][19]" title="MAIN[29][19]">
<a href="#virtex6-CLBLL-SLICE[1]-B6LUT[56]">SLICE[1]:  B6LUT bit 56</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[30][19]" title="MAIN[30][19]">
<a href="#virtex6-CLBLL-SLICE[1]-MUX_BOUT[0]">SLICE[1]:  MUX_BOUT bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[31][19]" title="MAIN[31][19]">
<a href="#virtex6-CLBLL-SLICE[0]-MUX_BOUT[0]">SLICE[0]:  MUX_BOUT bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[32][19]" title="MAIN[32][19]">
<a href="#virtex6-CLBLL-SLICE[0]-B6LUT[49]">SLICE[0]:  B6LUT bit 49</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[33][19]" title="MAIN[33][19]">
<a href="#virtex6-CLBLL-SLICE[0]-B6LUT[48]">SLICE[0]:  B6LUT bit 48</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[34][19]" title="MAIN[34][19]">
<a href="#virtex6-CLBLL-SLICE[0]-B6LUT[57]">SLICE[0]:  B6LUT bit 57</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[35][19]" title="MAIN[35][19]">
<a href="#virtex6-CLBLL-SLICE[0]-B6LUT[56]">SLICE[0]:  B6LUT bit 56</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[26][18]" title="MAIN[26][18]">
<a href="#virtex6-CLBLL-SLICE[1]-B6LUT[51]">SLICE[1]:  B6LUT bit 51</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[27][18]" title="MAIN[27][18]">
<a href="#virtex6-CLBLL-SLICE[1]-B6LUT[50]">SLICE[1]:  B6LUT bit 50</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[28][18]" title="MAIN[28][18]">
<a href="#virtex6-CLBLL-SLICE[1]-B6LUT[59]">SLICE[1]:  B6LUT bit 59</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[29][18]" title="MAIN[29][18]">
<a href="#virtex6-CLBLL-SLICE[1]-B6LUT[58]">SLICE[1]:  B6LUT bit 58</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[30][18]" title="MAIN[30][18]">
<a href="#virtex6-CLBLL-SLICE[1]-MUX_FFB5[1]">SLICE[1]:  MUX_FFB5 bit 1</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[31][18]" title="MAIN[31][18]">
<a href="#virtex6-CLBLL-SLICE[0]-MUX_FFB5[1]">SLICE[0]:  MUX_FFB5 bit 1</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[32][18]" title="MAIN[32][18]">
<a href="#virtex6-CLBLL-SLICE[0]-B6LUT[51]">SLICE[0]:  B6LUT bit 51</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[33][18]" title="MAIN[33][18]">
<a href="#virtex6-CLBLL-SLICE[0]-B6LUT[50]">SLICE[0]:  B6LUT bit 50</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[34][18]" title="MAIN[34][18]">
<a href="#virtex6-CLBLL-SLICE[0]-B6LUT[59]">SLICE[0]:  B6LUT bit 59</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[35][18]" title="MAIN[35][18]">
<a href="#virtex6-CLBLL-SLICE[0]-B6LUT[58]">SLICE[0]:  B6LUT bit 58</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[26][17]" title="MAIN[26][17]">
<a href="#virtex6-CLBLL-SLICE[1]-B6LUT[53]">SLICE[1]:  B6LUT bit 53</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[27][17]" title="MAIN[27][17]">
<a href="#virtex6-CLBLL-SLICE[1]-B6LUT[52]">SLICE[1]:  B6LUT bit 52</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[28][17]" title="MAIN[28][17]">
<a href="#virtex6-CLBLL-SLICE[1]-B6LUT[61]">SLICE[1]:  B6LUT bit 61</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[29][17]" title="MAIN[29][17]">
<a href="#virtex6-CLBLL-SLICE[1]-B6LUT[60]">SLICE[1]:  B6LUT bit 60</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[30][17]" title="MAIN[30][17]">
<a href="#virtex6-CLBLL-SLICE[1]-MUX_BOUT[1]">SLICE[1]:  MUX_BOUT bit 1</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[31][17]" title="MAIN[31][17]">
<a href="#virtex6-CLBLL-SLICE[0]-MUX_BOUT[1]">SLICE[0]:  MUX_BOUT bit 1</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[32][17]" title="MAIN[32][17]">
<a href="#virtex6-CLBLL-SLICE[0]-B6LUT[53]">SLICE[0]:  B6LUT bit 53</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[33][17]" title="MAIN[33][17]">
<a href="#virtex6-CLBLL-SLICE[0]-B6LUT[52]">SLICE[0]:  B6LUT bit 52</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[34][17]" title="MAIN[34][17]">
<a href="#virtex6-CLBLL-SLICE[0]-B6LUT[61]">SLICE[0]:  B6LUT bit 61</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[35][17]" title="MAIN[35][17]">
<a href="#virtex6-CLBLL-SLICE[0]-B6LUT[60]">SLICE[0]:  B6LUT bit 60</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[26][16]" title="MAIN[26][16]">
<a href="#virtex6-CLBLL-SLICE[1]-B6LUT[55]">SLICE[1]:  B6LUT bit 55</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[27][16]" title="MAIN[27][16]">
<a href="#virtex6-CLBLL-SLICE[1]-B6LUT[54]">SLICE[1]:  B6LUT bit 54</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[28][16]" title="MAIN[28][16]">
<a href="#virtex6-CLBLL-SLICE[1]-B6LUT[63]">SLICE[1]:  B6LUT bit 63</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[29][16]" title="MAIN[29][16]">
<a href="#virtex6-CLBLL-SLICE[1]-B6LUT[62]">SLICE[1]:  B6LUT bit 62</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[30][16]" title="MAIN[30][16]">
<a href="#virtex6-CLBLL-SLICE[1]-MUX_FFB5[0]">SLICE[1]:  MUX_FFB5 bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[31][16]" title="MAIN[31][16]">
<a href="#virtex6-CLBLL-SLICE[0]-MUX_FFB5[0]">SLICE[0]:  MUX_FFB5 bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[32][16]" title="MAIN[32][16]">
<a href="#virtex6-CLBLL-SLICE[0]-B6LUT[55]">SLICE[0]:  B6LUT bit 55</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[33][16]" title="MAIN[33][16]">
<a href="#virtex6-CLBLL-SLICE[0]-B6LUT[54]">SLICE[0]:  B6LUT bit 54</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[34][16]" title="MAIN[34][16]">
<a href="#virtex6-CLBLL-SLICE[0]-B6LUT[63]">SLICE[0]:  B6LUT bit 63</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[35][16]" title="MAIN[35][16]">
<a href="#virtex6-CLBLL-SLICE[0]-B6LUT[62]">SLICE[0]:  B6LUT bit 62</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[26][15]" title="MAIN[26][15]">
<a href="#virtex6-CLBLL-SLICE[1]-A6LUT[1]">SLICE[1]:  A6LUT bit 1</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[27][15]" title="MAIN[27][15]">
<a href="#virtex6-CLBLL-SLICE[1]-A6LUT[0]">SLICE[1]:  A6LUT bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[28][15]" title="MAIN[28][15]">
<a href="#virtex6-CLBLL-SLICE[1]-A6LUT[9]">SLICE[1]:  A6LUT bit 9</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[29][15]" title="MAIN[29][15]">
<a href="#virtex6-CLBLL-SLICE[1]-A6LUT[8]">SLICE[1]:  A6LUT bit 8</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[30][15]" title="MAIN[30][15]">
<a href="#virtex6-CLBLL-SLICE[0]-PRECYINIT[1]">SLICE[0]:  PRECYINIT bit 1</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[31][15]" title="MAIN[31][15]">
<a href="#virtex6-CLBLL-SLICE[1]-PRECYINIT[1]">SLICE[1]:  PRECYINIT bit 1</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[32][15]" title="MAIN[32][15]">
<a href="#virtex6-CLBLL-SLICE[0]-A6LUT[1]">SLICE[0]:  A6LUT bit 1</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[33][15]" title="MAIN[33][15]">
<a href="#virtex6-CLBLL-SLICE[0]-A6LUT[0]">SLICE[0]:  A6LUT bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[34][15]" title="MAIN[34][15]">
<a href="#virtex6-CLBLL-SLICE[0]-A6LUT[9]">SLICE[0]:  A6LUT bit 9</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[35][15]" title="MAIN[35][15]">
<a href="#virtex6-CLBLL-SLICE[0]-A6LUT[8]">SLICE[0]:  A6LUT bit 8</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[26][14]" title="MAIN[26][14]">
<a href="#virtex6-CLBLL-SLICE[1]-A6LUT[3]">SLICE[1]:  A6LUT bit 3</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[27][14]" title="MAIN[27][14]">
<a href="#virtex6-CLBLL-SLICE[1]-A6LUT[2]">SLICE[1]:  A6LUT bit 2</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[28][14]" title="MAIN[28][14]">
<a href="#virtex6-CLBLL-SLICE[1]-A6LUT[11]">SLICE[1]:  A6LUT bit 11</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[29][14]" title="MAIN[29][14]">
<a href="#virtex6-CLBLL-SLICE[1]-A6LUT[10]">SLICE[1]:  A6LUT bit 10</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[30][14]" title="MAIN[30][14]">
<a href="#virtex6-CLBLL-SLICE[0]-CYINIT[0]">SLICE[0]:  CYINIT bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[31][14]" title="MAIN[31][14]">
<a href="#virtex6-CLBLL-SLICE[1]-CYINIT[0]">SLICE[1]:  CYINIT bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[32][14]" title="MAIN[32][14]">
<a href="#virtex6-CLBLL-SLICE[0]-A6LUT[3]">SLICE[0]:  A6LUT bit 3</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[33][14]" title="MAIN[33][14]">
<a href="#virtex6-CLBLL-SLICE[0]-A6LUT[2]">SLICE[0]:  A6LUT bit 2</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[34][14]" title="MAIN[34][14]">
<a href="#virtex6-CLBLL-SLICE[0]-A6LUT[11]">SLICE[0]:  A6LUT bit 11</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[35][14]" title="MAIN[35][14]">
<a href="#virtex6-CLBLL-SLICE[0]-A6LUT[10]">SLICE[0]:  A6LUT bit 10</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[26][13]" title="MAIN[26][13]">
<a href="#virtex6-CLBLL-SLICE[1]-A6LUT[5]">SLICE[1]:  A6LUT bit 5</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[27][13]" title="MAIN[27][13]">
<a href="#virtex6-CLBLL-SLICE[1]-A6LUT[4]">SLICE[1]:  A6LUT bit 4</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[28][13]" title="MAIN[28][13]">
<a href="#virtex6-CLBLL-SLICE[1]-A6LUT[13]">SLICE[1]:  A6LUT bit 13</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[29][13]" title="MAIN[29][13]">
<a href="#virtex6-CLBLL-SLICE[1]-A6LUT[12]">SLICE[1]:  A6LUT bit 12</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[30][13]" title="MAIN[30][13]">
<a href="#virtex6-CLBLL-SLICE[0]-MUX_ACY0[0]">SLICE[0]:  MUX_ACY0 bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[31][13]" title="MAIN[31][13]">
<a href="#virtex6-CLBLL-SLICE[1]-MUX_ACY0[0]">SLICE[1]:  MUX_ACY0 bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[32][13]" title="MAIN[32][13]">
<a href="#virtex6-CLBLL-SLICE[0]-A6LUT[5]">SLICE[0]:  A6LUT bit 5</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[33][13]" title="MAIN[33][13]">
<a href="#virtex6-CLBLL-SLICE[0]-A6LUT[4]">SLICE[0]:  A6LUT bit 4</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[34][13]" title="MAIN[34][13]">
<a href="#virtex6-CLBLL-SLICE[0]-A6LUT[13]">SLICE[0]:  A6LUT bit 13</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[35][13]" title="MAIN[35][13]">
<a href="#virtex6-CLBLL-SLICE[0]-A6LUT[12]">SLICE[0]:  A6LUT bit 12</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[26][12]" title="MAIN[26][12]">
<a href="#virtex6-CLBLL-SLICE[1]-A6LUT[7]">SLICE[1]:  A6LUT bit 7</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[27][12]" title="MAIN[27][12]">
<a href="#virtex6-CLBLL-SLICE[1]-A6LUT[6]">SLICE[1]:  A6LUT bit 6</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[28][12]" title="MAIN[28][12]">
<a href="#virtex6-CLBLL-SLICE[1]-A6LUT[15]">SLICE[1]:  A6LUT bit 15</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[29][12]" title="MAIN[29][12]">
<a href="#virtex6-CLBLL-SLICE[1]-A6LUT[14]">SLICE[1]:  A6LUT bit 14</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[30][12]" title="MAIN[30][12]">
<a href="#virtex6-CLBLL-SLICE[0]-MUX_FFA5[0]">SLICE[0]:  MUX_FFA5 bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[31][12]" title="MAIN[31][12]">
<a href="#virtex6-CLBLL-SLICE[1]-MUX_FFA5[0]">SLICE[1]:  MUX_FFA5 bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[32][12]" title="MAIN[32][12]">
<a href="#virtex6-CLBLL-SLICE[0]-A6LUT[7]">SLICE[0]:  A6LUT bit 7</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[33][12]" title="MAIN[33][12]">
<a href="#virtex6-CLBLL-SLICE[0]-A6LUT[6]">SLICE[0]:  A6LUT bit 6</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[34][12]" title="MAIN[34][12]">
<a href="#virtex6-CLBLL-SLICE[0]-A6LUT[15]">SLICE[0]:  A6LUT bit 15</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[35][12]" title="MAIN[35][12]">
<a href="#virtex6-CLBLL-SLICE[0]-A6LUT[14]">SLICE[0]:  A6LUT bit 14</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[26][11]" title="MAIN[26][11]">
<a href="#virtex6-CLBLL-SLICE[1]-A6LUT[17]">SLICE[1]:  A6LUT bit 17</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[27][11]" title="MAIN[27][11]">
<a href="#virtex6-CLBLL-SLICE[1]-A6LUT[16]">SLICE[1]:  A6LUT bit 16</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[28][11]" title="MAIN[28][11]">
<a href="#virtex6-CLBLL-SLICE[1]-A6LUT[25]">SLICE[1]:  A6LUT bit 25</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[29][11]" title="MAIN[29][11]">
<a href="#virtex6-CLBLL-SLICE[1]-A6LUT[24]">SLICE[1]:  A6LUT bit 24</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[30][11]" title="MAIN[30][11]">
<a href="#virtex6-CLBLL-SLICE[0]-MUX_AOUT[1]">SLICE[0]:  MUX_AOUT bit 1</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[31][11]" title="MAIN[31][11]">
<a href="#virtex6-CLBLL-SLICE[1]-MUX_AOUT[1]">SLICE[1]:  MUX_AOUT bit 1</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[32][11]" title="MAIN[32][11]">
<a href="#virtex6-CLBLL-SLICE[0]-A6LUT[17]">SLICE[0]:  A6LUT bit 17</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[33][11]" title="MAIN[33][11]">
<a href="#virtex6-CLBLL-SLICE[0]-A6LUT[16]">SLICE[0]:  A6LUT bit 16</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[34][11]" title="MAIN[34][11]">
<a href="#virtex6-CLBLL-SLICE[0]-A6LUT[25]">SLICE[0]:  A6LUT bit 25</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[35][11]" title="MAIN[35][11]">
<a href="#virtex6-CLBLL-SLICE[0]-A6LUT[24]">SLICE[0]:  A6LUT bit 24</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[26][10]" title="MAIN[26][10]">
<a href="#virtex6-CLBLL-SLICE[1]-A6LUT[19]">SLICE[1]:  A6LUT bit 19</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[27][10]" title="MAIN[27][10]">
<a href="#virtex6-CLBLL-SLICE[1]-A6LUT[18]">SLICE[1]:  A6LUT bit 18</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[28][10]" title="MAIN[28][10]">
<a href="#virtex6-CLBLL-SLICE[1]-A6LUT[27]">SLICE[1]:  A6LUT bit 27</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[29][10]" title="MAIN[29][10]">
<a href="#virtex6-CLBLL-SLICE[1]-A6LUT[26]">SLICE[1]:  A6LUT bit 26</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[30][10]" title="MAIN[30][10]">
<a href="#virtex6-CLBLL-SLICE[0]-MUX_FFA5[1]">SLICE[0]:  MUX_FFA5 bit 1</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[31][10]" title="MAIN[31][10]">
<a href="#virtex6-CLBLL-SLICE[1]-MUX_FFA5[1]">SLICE[1]:  MUX_FFA5 bit 1</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[32][10]" title="MAIN[32][10]">
<a href="#virtex6-CLBLL-SLICE[0]-A6LUT[19]">SLICE[0]:  A6LUT bit 19</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[33][10]" title="MAIN[33][10]">
<a href="#virtex6-CLBLL-SLICE[0]-A6LUT[18]">SLICE[0]:  A6LUT bit 18</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[34][10]" title="MAIN[34][10]">
<a href="#virtex6-CLBLL-SLICE[0]-A6LUT[27]">SLICE[0]:  A6LUT bit 27</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[35][10]" title="MAIN[35][10]">
<a href="#virtex6-CLBLL-SLICE[0]-A6LUT[26]">SLICE[0]:  A6LUT bit 26</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[25][9]" title="MAIN[25][9]">
<a href="#virtex6-CLBLL-SLICE[0]-FFB_SRVAL[0]">SLICE[0]: ! FFB_SRVAL bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[26][9]" title="MAIN[26][9]">
<a href="#virtex6-CLBLL-SLICE[1]-A6LUT[21]">SLICE[1]:  A6LUT bit 21</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[27][9]" title="MAIN[27][9]">
<a href="#virtex6-CLBLL-SLICE[1]-A6LUT[20]">SLICE[1]:  A6LUT bit 20</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[28][9]" title="MAIN[28][9]">
<a href="#virtex6-CLBLL-SLICE[1]-A6LUT[29]">SLICE[1]:  A6LUT bit 29</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[29][9]" title="MAIN[29][9]">
<a href="#virtex6-CLBLL-SLICE[1]-A6LUT[28]">SLICE[1]:  A6LUT bit 28</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[30][9]" title="MAIN[30][9]">
<a href="#virtex6-CLBLL-SLICE[0]-MUX_AOUT[0]">SLICE[0]:  MUX_AOUT bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[31][9]" title="MAIN[31][9]">
<a href="#virtex6-CLBLL-SLICE[1]-MUX_AOUT[0]">SLICE[1]:  MUX_AOUT bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[32][9]" title="MAIN[32][9]">
<a href="#virtex6-CLBLL-SLICE[0]-A6LUT[21]">SLICE[0]:  A6LUT bit 21</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[33][9]" title="MAIN[33][9]">
<a href="#virtex6-CLBLL-SLICE[0]-A6LUT[20]">SLICE[0]:  A6LUT bit 20</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[34][9]" title="MAIN[34][9]">
<a href="#virtex6-CLBLL-SLICE[0]-A6LUT[29]">SLICE[0]:  A6LUT bit 29</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[35][9]" title="MAIN[35][9]">
<a href="#virtex6-CLBLL-SLICE[0]-A6LUT[28]">SLICE[0]:  A6LUT bit 28</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[24][8]" title="MAIN[24][8]">
<a href="#virtex6-CLBLL-SLICE[0]-FF_SR_SYNC">SLICE[0]:  FF_SR_SYNC</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[25][8]" title="MAIN[25][8]">
<a href="#virtex6-CLBLL-SLICE[1]-PRECYINIT[0]">SLICE[1]:  PRECYINIT bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[26][8]" title="MAIN[26][8]">
<a href="#virtex6-CLBLL-SLICE[1]-A6LUT[23]">SLICE[1]:  A6LUT bit 23</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[27][8]" title="MAIN[27][8]">
<a href="#virtex6-CLBLL-SLICE[1]-A6LUT[22]">SLICE[1]:  A6LUT bit 22</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[28][8]" title="MAIN[28][8]">
<a href="#virtex6-CLBLL-SLICE[1]-A6LUT[31]">SLICE[1]:  A6LUT bit 31</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[29][8]" title="MAIN[29][8]">
<a href="#virtex6-CLBLL-SLICE[1]-A6LUT[30]">SLICE[1]:  A6LUT bit 30</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[30][8]" title="MAIN[30][8]">
<a href="#virtex6-CLBLL-SLICE[0]-FFA5_INIT[0]">SLICE[0]: ! FFA5_INIT bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[31][8]" title="MAIN[31][8]">
<a href="#virtex6-CLBLL-SLICE[1]-FFA5_INIT[0]">SLICE[1]: ! FFA5_INIT bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[32][8]" title="MAIN[32][8]">
<a href="#virtex6-CLBLL-SLICE[0]-A6LUT[23]">SLICE[0]:  A6LUT bit 23</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[33][8]" title="MAIN[33][8]">
<a href="#virtex6-CLBLL-SLICE[0]-A6LUT[22]">SLICE[0]:  A6LUT bit 22</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[34][8]" title="MAIN[34][8]">
<a href="#virtex6-CLBLL-SLICE[0]-A6LUT[31]">SLICE[0]:  A6LUT bit 31</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[35][8]" title="MAIN[35][8]">
<a href="#virtex6-CLBLL-SLICE[0]-A6LUT[30]">SLICE[0]:  A6LUT bit 30</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[24][7]" title="MAIN[24][7]">
<a href="#virtex6-CLBLL-SLICE[0]-PRECYINIT[0]">SLICE[0]:  PRECYINIT bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[25][7]" title="MAIN[25][7]">
<a href="#virtex6-CLBLL-SLICE[1]-FF_SR_SYNC">SLICE[1]:  FF_SR_SYNC</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[26][7]" title="MAIN[26][7]">
<a href="#virtex6-CLBLL-SLICE[1]-A6LUT[33]">SLICE[1]:  A6LUT bit 33</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[27][7]" title="MAIN[27][7]">
<a href="#virtex6-CLBLL-SLICE[1]-A6LUT[32]">SLICE[1]:  A6LUT bit 32</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[28][7]" title="MAIN[28][7]">
<a href="#virtex6-CLBLL-SLICE[1]-A6LUT[41]">SLICE[1]:  A6LUT bit 41</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[29][7]" title="MAIN[29][7]">
<a href="#virtex6-CLBLL-SLICE[1]-A6LUT[40]">SLICE[1]:  A6LUT bit 40</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[30][7]" title="MAIN[30][7]">
<a href="#virtex6-CLBLL-SLICE[0]-MUX_AOUT[2]">SLICE[0]:  MUX_AOUT bit 2</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[31][7]" title="MAIN[31][7]">
<a href="#virtex6-CLBLL-SLICE[1]-MUX_AOUT[2]">SLICE[1]:  MUX_AOUT bit 2</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[32][7]" title="MAIN[32][7]">
<a href="#virtex6-CLBLL-SLICE[0]-A6LUT[33]">SLICE[0]:  A6LUT bit 33</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[33][7]" title="MAIN[33][7]">
<a href="#virtex6-CLBLL-SLICE[0]-A6LUT[32]">SLICE[0]:  A6LUT bit 32</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[34][7]" title="MAIN[34][7]">
<a href="#virtex6-CLBLL-SLICE[0]-A6LUT[41]">SLICE[0]:  A6LUT bit 41</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[35][7]" title="MAIN[35][7]">
<a href="#virtex6-CLBLL-SLICE[0]-A6LUT[40]">SLICE[0]:  A6LUT bit 40</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[24][6]" title="MAIN[24][6]">
<a href="#virtex6-CLBLL-SLICE[1]-FFB5_SRVAL[0]">SLICE[1]: ! FFB5_SRVAL bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[25][6]" title="MAIN[25][6]">
<a href="#virtex6-CLBLL-SLICE[0]-FFB5_SRVAL[0]">SLICE[0]: ! FFB5_SRVAL bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[26][6]" title="MAIN[26][6]">
<a href="#virtex6-CLBLL-SLICE[1]-A6LUT[35]">SLICE[1]:  A6LUT bit 35</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[27][6]" title="MAIN[27][6]">
<a href="#virtex6-CLBLL-SLICE[1]-A6LUT[34]">SLICE[1]:  A6LUT bit 34</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[28][6]" title="MAIN[28][6]">
<a href="#virtex6-CLBLL-SLICE[1]-A6LUT[43]">SLICE[1]:  A6LUT bit 43</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[29][6]" title="MAIN[29][6]">
<a href="#virtex6-CLBLL-SLICE[1]-A6LUT[42]">SLICE[1]:  A6LUT bit 42</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[30][6]" title="MAIN[30][6]">
<a href="#virtex6-CLBLL-SLICE[0]-MUX_AOUT[3]">SLICE[0]:  MUX_AOUT bit 3</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[31][6]" title="MAIN[31][6]">
<a href="#virtex6-CLBLL-SLICE[1]-MUX_AOUT[3]">SLICE[1]:  MUX_AOUT bit 3</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[32][6]" title="MAIN[32][6]">
<a href="#virtex6-CLBLL-SLICE[0]-A6LUT[35]">SLICE[0]:  A6LUT bit 35</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[33][6]" title="MAIN[33][6]">
<a href="#virtex6-CLBLL-SLICE[0]-A6LUT[34]">SLICE[0]:  A6LUT bit 34</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[34][6]" title="MAIN[34][6]">
<a href="#virtex6-CLBLL-SLICE[0]-A6LUT[43]">SLICE[0]:  A6LUT bit 43</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[35][6]" title="MAIN[35][6]">
<a href="#virtex6-CLBLL-SLICE[0]-A6LUT[42]">SLICE[0]:  A6LUT bit 42</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[25][5]" title="MAIN[25][5]">
<a href="#virtex6-CLBLL-SLICE[1]-FFB_SRVAL[0]">SLICE[1]: ! FFB_SRVAL bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[26][5]" title="MAIN[26][5]">
<a href="#virtex6-CLBLL-SLICE[1]-A6LUT[37]">SLICE[1]:  A6LUT bit 37</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[27][5]" title="MAIN[27][5]">
<a href="#virtex6-CLBLL-SLICE[1]-A6LUT[36]">SLICE[1]:  A6LUT bit 36</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[28][5]" title="MAIN[28][5]">
<a href="#virtex6-CLBLL-SLICE[1]-A6LUT[45]">SLICE[1]:  A6LUT bit 45</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[29][5]" title="MAIN[29][5]">
<a href="#virtex6-CLBLL-SLICE[1]-A6LUT[44]">SLICE[1]:  A6LUT bit 44</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[30][5]" title="MAIN[30][5]">
<a href="#virtex6-CLBLL-SLICE[0]-MUX_FFA[2]">SLICE[0]:  MUX_FFA bit 2</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[31][5]" title="MAIN[31][5]">
<a href="#virtex6-CLBLL-SLICE[1]-MUX_FFA[2]">SLICE[1]:  MUX_FFA bit 2</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[32][5]" title="MAIN[32][5]">
<a href="#virtex6-CLBLL-SLICE[0]-A6LUT[37]">SLICE[0]:  A6LUT bit 37</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[33][5]" title="MAIN[33][5]">
<a href="#virtex6-CLBLL-SLICE[0]-A6LUT[36]">SLICE[0]:  A6LUT bit 36</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[34][5]" title="MAIN[34][5]">
<a href="#virtex6-CLBLL-SLICE[0]-A6LUT[45]">SLICE[0]:  A6LUT bit 45</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[35][5]" title="MAIN[35][5]">
<a href="#virtex6-CLBLL-SLICE[0]-A6LUT[44]">SLICE[0]:  A6LUT bit 44</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[25][4]" title="MAIN[25][4]">
<a href="#virtex6-CLBLL-SLICE[1]-FFA5_SRVAL[0]">SLICE[1]: ! FFA5_SRVAL bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[26][4]" title="MAIN[26][4]">
<a href="#virtex6-CLBLL-SLICE[1]-A6LUT[39]">SLICE[1]:  A6LUT bit 39</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[27][4]" title="MAIN[27][4]">
<a href="#virtex6-CLBLL-SLICE[1]-A6LUT[38]">SLICE[1]:  A6LUT bit 38</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[28][4]" title="MAIN[28][4]">
<a href="#virtex6-CLBLL-SLICE[1]-A6LUT[47]">SLICE[1]:  A6LUT bit 47</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[29][4]" title="MAIN[29][4]">
<a href="#virtex6-CLBLL-SLICE[1]-A6LUT[46]">SLICE[1]:  A6LUT bit 46</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[30][4]" title="MAIN[30][4]">
<a href="#virtex6-CLBLL-SLICE[0]-MUX_FFA[0]">SLICE[0]:  MUX_FFA bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[31][4]" title="MAIN[31][4]">
<a href="#virtex6-CLBLL-SLICE[1]-MUX_FFA[0]">SLICE[1]:  MUX_FFA bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[32][4]" title="MAIN[32][4]">
<a href="#virtex6-CLBLL-SLICE[0]-A6LUT[39]">SLICE[0]:  A6LUT bit 39</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[33][4]" title="MAIN[33][4]">
<a href="#virtex6-CLBLL-SLICE[0]-A6LUT[38]">SLICE[0]:  A6LUT bit 38</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[34][4]" title="MAIN[34][4]">
<a href="#virtex6-CLBLL-SLICE[0]-A6LUT[47]">SLICE[0]:  A6LUT bit 47</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[35][4]" title="MAIN[35][4]">
<a href="#virtex6-CLBLL-SLICE[0]-A6LUT[46]">SLICE[0]:  A6LUT bit 46</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[24][3]" title="MAIN[24][3]">
<a href="#virtex6-CLBLL-SLICE[1]-MUX_BCY0[0]">SLICE[1]:  MUX_BCY0 bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[25][3]" title="MAIN[25][3]">
<a href="#virtex6-CLBLL-SLICE[0]-MUX_BCY0[0]">SLICE[0]:  MUX_BCY0 bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[26][3]" title="MAIN[26][3]">
<a href="#virtex6-CLBLL-SLICE[1]-A6LUT[49]">SLICE[1]:  A6LUT bit 49</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[27][3]" title="MAIN[27][3]">
<a href="#virtex6-CLBLL-SLICE[1]-A6LUT[48]">SLICE[1]:  A6LUT bit 48</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[28][3]" title="MAIN[28][3]">
<a href="#virtex6-CLBLL-SLICE[1]-A6LUT[57]">SLICE[1]:  A6LUT bit 57</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[29][3]" title="MAIN[29][3]">
<a href="#virtex6-CLBLL-SLICE[1]-A6LUT[56]">SLICE[1]:  A6LUT bit 56</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[30][3]" title="MAIN[30][3]">
<a href="#virtex6-CLBLL-SLICE[0]-MUX_FFA[1]">SLICE[0]:  MUX_FFA bit 1</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[31][3]" title="MAIN[31][3]">
<a href="#virtex6-CLBLL-SLICE[1]-MUX_FFA[1]">SLICE[1]:  MUX_FFA bit 1</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[32][3]" title="MAIN[32][3]">
<a href="#virtex6-CLBLL-SLICE[0]-A6LUT[49]">SLICE[0]:  A6LUT bit 49</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[33][3]" title="MAIN[33][3]">
<a href="#virtex6-CLBLL-SLICE[0]-A6LUT[48]">SLICE[0]:  A6LUT bit 48</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[34][3]" title="MAIN[34][3]">
<a href="#virtex6-CLBLL-SLICE[0]-A6LUT[57]">SLICE[0]:  A6LUT bit 57</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[35][3]" title="MAIN[35][3]">
<a href="#virtex6-CLBLL-SLICE[0]-A6LUT[56]">SLICE[0]:  A6LUT bit 56</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[24][2]" title="MAIN[24][2]">
<a href="#virtex6-CLBLL-SLICE[0]-FFA_SRVAL[0]">SLICE[0]: ! FFA_SRVAL bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[25][2]" title="MAIN[25][2]">
<a href="#virtex6-CLBLL-SLICE[0]-FFA5_SRVAL[0]">SLICE[0]: ! FFA5_SRVAL bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[26][2]" title="MAIN[26][2]">
<a href="#virtex6-CLBLL-SLICE[1]-A6LUT[51]">SLICE[1]:  A6LUT bit 51</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[27][2]" title="MAIN[27][2]">
<a href="#virtex6-CLBLL-SLICE[1]-A6LUT[50]">SLICE[1]:  A6LUT bit 50</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[28][2]" title="MAIN[28][2]">
<a href="#virtex6-CLBLL-SLICE[1]-A6LUT[59]">SLICE[1]:  A6LUT bit 59</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[29][2]" title="MAIN[29][2]">
<a href="#virtex6-CLBLL-SLICE[1]-A6LUT[58]">SLICE[1]:  A6LUT bit 58</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[30][2]" title="MAIN[30][2]">
<a href="#virtex6-CLBLL-SLICE[1]-FFA_INIT[0]">SLICE[1]: ! FFA_INIT bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[31][2]" title="MAIN[31][2]">
<a href="#virtex6-CLBLL-SLICE[1]-MUX_FFA[3]">SLICE[1]:  MUX_FFA bit 3</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[32][2]" title="MAIN[32][2]">
<a href="#virtex6-CLBLL-SLICE[0]-A6LUT[51]">SLICE[0]:  A6LUT bit 51</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[33][2]" title="MAIN[33][2]">
<a href="#virtex6-CLBLL-SLICE[0]-A6LUT[50]">SLICE[0]:  A6LUT bit 50</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[34][2]" title="MAIN[34][2]">
<a href="#virtex6-CLBLL-SLICE[0]-A6LUT[59]">SLICE[0]:  A6LUT bit 59</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[35][2]" title="MAIN[35][2]">
<a href="#virtex6-CLBLL-SLICE[0]-A6LUT[58]">SLICE[0]:  A6LUT bit 58</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[26][1]" title="MAIN[26][1]">
<a href="#virtex6-CLBLL-SLICE[1]-A6LUT[53]">SLICE[1]:  A6LUT bit 53</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[27][1]" title="MAIN[27][1]">
<a href="#virtex6-CLBLL-SLICE[1]-A6LUT[52]">SLICE[1]:  A6LUT bit 52</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[28][1]" title="MAIN[28][1]">
<a href="#virtex6-CLBLL-SLICE[1]-A6LUT[61]">SLICE[1]:  A6LUT bit 61</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[29][1]" title="MAIN[29][1]">
<a href="#virtex6-CLBLL-SLICE[1]-A6LUT[60]">SLICE[1]:  A6LUT bit 60</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[30][1]" title="MAIN[30][1]">
<a href="#virtex6-CLBLL-SLICE[1]-FFA_LATCH">SLICE[1]:  FFA_LATCH</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[31][1]" title="MAIN[31][1]">
<a href="#virtex6-CLBLL-SLICE[0]-MUX_FFA[3]">SLICE[0]:  MUX_FFA bit 3</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[32][1]" title="MAIN[32][1]">
<a href="#virtex6-CLBLL-SLICE[0]-A6LUT[53]">SLICE[0]:  A6LUT bit 53</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[33][1]" title="MAIN[33][1]">
<a href="#virtex6-CLBLL-SLICE[0]-A6LUT[52]">SLICE[0]:  A6LUT bit 52</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[34][1]" title="MAIN[34][1]">
<a href="#virtex6-CLBLL-SLICE[0]-A6LUT[61]">SLICE[0]:  A6LUT bit 61</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[35][1]" title="MAIN[35][1]">
<a href="#virtex6-CLBLL-SLICE[0]-A6LUT[60]">SLICE[0]:  A6LUT bit 60</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLL-bit-MAIN[25][0]" title="MAIN[25][0]">
<a href="#virtex6-CLBLL-SLICE[1]-FFA_SRVAL[0]">SLICE[1]: ! FFA_SRVAL bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[26][0]" title="MAIN[26][0]">
<a href="#virtex6-CLBLL-SLICE[1]-A6LUT[55]">SLICE[1]:  A6LUT bit 55</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[27][0]" title="MAIN[27][0]">
<a href="#virtex6-CLBLL-SLICE[1]-A6LUT[54]">SLICE[1]:  A6LUT bit 54</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[28][0]" title="MAIN[28][0]">
<a href="#virtex6-CLBLL-SLICE[1]-A6LUT[63]">SLICE[1]:  A6LUT bit 63</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[29][0]" title="MAIN[29][0]">
<a href="#virtex6-CLBLL-SLICE[1]-A6LUT[62]">SLICE[1]:  A6LUT bit 62</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[30][0]" title="MAIN[30][0]">
<a href="#virtex6-CLBLL-SLICE[0]-FFA_INIT[0]">SLICE[0]: ! FFA_INIT bit 0</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[31][0]" title="MAIN[31][0]">
<a href="#virtex6-CLBLL-SLICE[0]-FFA_LATCH">SLICE[0]:  FFA_LATCH</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[32][0]" title="MAIN[32][0]">
<a href="#virtex6-CLBLL-SLICE[0]-A6LUT[55]">SLICE[0]:  A6LUT bit 55</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[33][0]" title="MAIN[33][0]">
<a href="#virtex6-CLBLL-SLICE[0]-A6LUT[54]">SLICE[0]:  A6LUT bit 54</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[34][0]" title="MAIN[34][0]">
<a href="#virtex6-CLBLL-SLICE[0]-A6LUT[63]">SLICE[0]:  A6LUT bit 63</a>
</td>
<td id="virtex6-CLBLL-bit-MAIN[35][0]" title="MAIN[35][0]">
<a href="#virtex6-CLBLL-SLICE[0]-A6LUT[62]">SLICE[0]:  A6LUT bit 62</a>
</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-clblm"><a class="header" href="#tile-clblm">Tile CLBLM</a></h2>
<p>Cells: 1</p>
<h3 id="bels-slice_v5-1"><a class="header" href="#bels-slice_v5-1">Bels SLICE_V5</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex6 CLBLM bel SLICE_V5 pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>SLICE[0]</th><th>SLICE[1]</th></tr>

</thead>

<tbody>
<tr><td>A1</td><td>in</td><td>IMUX_IMUX[21]</td><td>IMUX_IMUX[20]</td></tr>

<tr><td>A2</td><td>in</td><td>IMUX_IMUX[19]</td><td>IMUX_IMUX[18]</td></tr>

<tr><td>A3</td><td>in</td><td>IMUX_IMUX[28]</td><td>IMUX_IMUX[5]</td></tr>

<tr><td>A4</td><td>in</td><td>IMUX_IMUX[30]</td><td>IMUX_IMUX[7]</td></tr>

<tr><td>A5</td><td>in</td><td>IMUX_IMUX[25]</td><td>IMUX_IMUX[0]</td></tr>

<tr><td>A6</td><td>in</td><td>IMUX_IMUX[27]</td><td>IMUX_IMUX[2]</td></tr>

<tr><td>B1</td><td>in</td><td>IMUX_IMUX[33]</td><td>IMUX_IMUX[32]</td></tr>

<tr><td>B2</td><td>in</td><td>IMUX_IMUX[39]</td><td>IMUX_IMUX[38]</td></tr>

<tr><td>B3</td><td>in</td><td>IMUX_IMUX[24]</td><td>IMUX_IMUX[1]</td></tr>

<tr><td>B4</td><td>in</td><td>IMUX_IMUX[26]</td><td>IMUX_IMUX[3]</td></tr>

<tr><td>B5</td><td>in</td><td>IMUX_IMUX[29]</td><td>IMUX_IMUX[4]</td></tr>

<tr><td>B6</td><td>in</td><td>IMUX_IMUX[31]</td><td>IMUX_IMUX[6]</td></tr>

<tr><td>C1</td><td>in</td><td>IMUX_IMUX[17]</td><td>IMUX_IMUX[16]</td></tr>

<tr><td>C2</td><td>in</td><td>IMUX_IMUX[23]</td><td>IMUX_IMUX[22]</td></tr>

<tr><td>C3</td><td>in</td><td>IMUX_IMUX[40]</td><td>IMUX_IMUX[9]</td></tr>

<tr><td>C4</td><td>in</td><td>IMUX_IMUX[42]</td><td>IMUX_IMUX[11]</td></tr>

<tr><td>C5</td><td>in</td><td>IMUX_IMUX[45]</td><td>IMUX_IMUX[12]</td></tr>

<tr><td>C6</td><td>in</td><td>IMUX_IMUX[47]</td><td>IMUX_IMUX[14]</td></tr>

<tr><td>D1</td><td>in</td><td>IMUX_IMUX[37]</td><td>IMUX_IMUX[36]</td></tr>

<tr><td>D2</td><td>in</td><td>IMUX_IMUX[35]</td><td>IMUX_IMUX[34]</td></tr>

<tr><td>D3</td><td>in</td><td>IMUX_IMUX[44]</td><td>IMUX_IMUX[13]</td></tr>

<tr><td>D4</td><td>in</td><td>IMUX_IMUX[46]</td><td>IMUX_IMUX[15]</td></tr>

<tr><td>D5</td><td>in</td><td>IMUX_IMUX[41]</td><td>IMUX_IMUX[8]</td></tr>

<tr><td>D6</td><td>in</td><td>IMUX_IMUX[43]</td><td>IMUX_IMUX[10]</td></tr>

<tr><td>AX</td><td>in</td><td>IMUX_BYP_SITE[1]</td><td>IMUX_BYP_SITE[0]</td></tr>

<tr><td>BX</td><td>in</td><td>IMUX_BYP_SITE[4]</td><td>IMUX_BYP_SITE[5]</td></tr>

<tr><td>CX</td><td>in</td><td>IMUX_BYP_SITE[3]</td><td>IMUX_BYP_SITE[2]</td></tr>

<tr><td>DX</td><td>in</td><td>IMUX_BYP_SITE[6]</td><td>IMUX_BYP_SITE[7]</td></tr>

<tr><td>AI</td><td>in</td><td>IMUX_FAN_SITE[0]</td><td>-</td></tr>

<tr><td>BI</td><td>in</td><td>IMUX_FAN_SITE[2]</td><td>-</td></tr>

<tr><td>CI</td><td>in</td><td>IMUX_FAN_SITE[5]</td><td>-</td></tr>

<tr><td>DI</td><td>in</td><td>IMUX_FAN_SITE[3]</td><td>-</td></tr>

<tr><td>CLK</td><td>in</td><td id="virtex6-CLBLM-SLICE[0]-inpinv-CLK">IMUX_CLK[1] invert by <a href="#virtex6-CLBLM-bit-MAIN[24][57]">MAIN[24][57]</a></td><td id="virtex6-CLBLM-SLICE[1]-inpinv-CLK">IMUX_CLK[0] invert by <a href="#virtex6-CLBLM-bit-MAIN[24][54]">MAIN[24][54]</a></td></tr>

<tr><td>SR</td><td>in</td><td>IMUX_CTRL[1]</td><td>IMUX_CTRL[0]</td></tr>

<tr><td>CE</td><td>in</td><td>IMUX_FAN_SITE[7]</td><td>IMUX_FAN_SITE[6]</td></tr>

<tr><td>WE</td><td>in</td><td>IMUX_FAN_SITE[4]</td><td>-</td></tr>

<tr><td>A</td><td>out</td><td>OUT[12]</td><td>OUT[8]</td></tr>

<tr><td>B</td><td>out</td><td>OUT[13]</td><td>OUT[9]</td></tr>

<tr><td>C</td><td>out</td><td>OUT[14]</td><td>OUT[10]</td></tr>

<tr><td>D</td><td>out</td><td>OUT[15]</td><td>OUT[11]</td></tr>

<tr><td>AQ</td><td>out</td><td>OUT[4]</td><td>OUT[0]</td></tr>

<tr><td>BQ</td><td>out</td><td>OUT[5]</td><td>OUT[1]</td></tr>

<tr><td>CQ</td><td>out</td><td>OUT[6]</td><td>OUT[2]</td></tr>

<tr><td>DQ</td><td>out</td><td>OUT[7]</td><td>OUT[3]</td></tr>

<tr><td>AMUX</td><td>out</td><td>OUT[20]</td><td>OUT[16]</td></tr>

<tr><td>BMUX</td><td>out</td><td>OUT[21]</td><td>OUT[17]</td></tr>

<tr><td>CMUX</td><td>out</td><td>OUT[22]</td><td>OUT[18]</td></tr>

<tr><td>DMUX</td><td>out</td><td>OUT[23]</td><td>OUT[19]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLBLM bel SLICE_V5 attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>SLICE[0]</th><th>SLICE[1]</th></tr>

</thead>

<tbody>
<tr><td>A6LUT bit 0</td><td id="virtex6-CLBLM-SLICE[0]-A6LUT[0]"><a href="#virtex6-CLBLM-bit-MAIN[35][15]">MAIN[35][15]</a></td><td id="virtex6-CLBLM-SLICE[1]-A6LUT[0]"><a href="#virtex6-CLBLM-bit-MAIN[27][15]">MAIN[27][15]</a></td></tr>

<tr><td>A6LUT bit 1</td><td id="virtex6-CLBLM-SLICE[0]-A6LUT[1]"><a href="#virtex6-CLBLM-bit-MAIN[34][15]">MAIN[34][15]</a></td><td id="virtex6-CLBLM-SLICE[1]-A6LUT[1]"><a href="#virtex6-CLBLM-bit-MAIN[26][15]">MAIN[26][15]</a></td></tr>

<tr><td>A6LUT bit 2</td><td id="virtex6-CLBLM-SLICE[0]-A6LUT[2]"><a href="#virtex6-CLBLM-bit-MAIN[35][14]">MAIN[35][14]</a></td><td id="virtex6-CLBLM-SLICE[1]-A6LUT[2]"><a href="#virtex6-CLBLM-bit-MAIN[27][14]">MAIN[27][14]</a></td></tr>

<tr><td>A6LUT bit 3</td><td id="virtex6-CLBLM-SLICE[0]-A6LUT[3]"><a href="#virtex6-CLBLM-bit-MAIN[34][14]">MAIN[34][14]</a></td><td id="virtex6-CLBLM-SLICE[1]-A6LUT[3]"><a href="#virtex6-CLBLM-bit-MAIN[26][14]">MAIN[26][14]</a></td></tr>

<tr><td>A6LUT bit 4</td><td id="virtex6-CLBLM-SLICE[0]-A6LUT[4]"><a href="#virtex6-CLBLM-bit-MAIN[35][13]">MAIN[35][13]</a></td><td id="virtex6-CLBLM-SLICE[1]-A6LUT[4]"><a href="#virtex6-CLBLM-bit-MAIN[27][13]">MAIN[27][13]</a></td></tr>

<tr><td>A6LUT bit 5</td><td id="virtex6-CLBLM-SLICE[0]-A6LUT[5]"><a href="#virtex6-CLBLM-bit-MAIN[34][13]">MAIN[34][13]</a></td><td id="virtex6-CLBLM-SLICE[1]-A6LUT[5]"><a href="#virtex6-CLBLM-bit-MAIN[26][13]">MAIN[26][13]</a></td></tr>

<tr><td>A6LUT bit 6</td><td id="virtex6-CLBLM-SLICE[0]-A6LUT[6]"><a href="#virtex6-CLBLM-bit-MAIN[35][12]">MAIN[35][12]</a></td><td id="virtex6-CLBLM-SLICE[1]-A6LUT[6]"><a href="#virtex6-CLBLM-bit-MAIN[27][12]">MAIN[27][12]</a></td></tr>

<tr><td>A6LUT bit 7</td><td id="virtex6-CLBLM-SLICE[0]-A6LUT[7]"><a href="#virtex6-CLBLM-bit-MAIN[34][12]">MAIN[34][12]</a></td><td id="virtex6-CLBLM-SLICE[1]-A6LUT[7]"><a href="#virtex6-CLBLM-bit-MAIN[26][12]">MAIN[26][12]</a></td></tr>

<tr><td>A6LUT bit 8</td><td id="virtex6-CLBLM-SLICE[0]-A6LUT[8]"><a href="#virtex6-CLBLM-bit-MAIN[32][15]">MAIN[32][15]</a></td><td id="virtex6-CLBLM-SLICE[1]-A6LUT[8]"><a href="#virtex6-CLBLM-bit-MAIN[29][15]">MAIN[29][15]</a></td></tr>

<tr><td>A6LUT bit 9</td><td id="virtex6-CLBLM-SLICE[0]-A6LUT[9]"><a href="#virtex6-CLBLM-bit-MAIN[33][15]">MAIN[33][15]</a></td><td id="virtex6-CLBLM-SLICE[1]-A6LUT[9]"><a href="#virtex6-CLBLM-bit-MAIN[28][15]">MAIN[28][15]</a></td></tr>

<tr><td>A6LUT bit 10</td><td id="virtex6-CLBLM-SLICE[0]-A6LUT[10]"><a href="#virtex6-CLBLM-bit-MAIN[32][14]">MAIN[32][14]</a></td><td id="virtex6-CLBLM-SLICE[1]-A6LUT[10]"><a href="#virtex6-CLBLM-bit-MAIN[29][14]">MAIN[29][14]</a></td></tr>

<tr><td>A6LUT bit 11</td><td id="virtex6-CLBLM-SLICE[0]-A6LUT[11]"><a href="#virtex6-CLBLM-bit-MAIN[33][14]">MAIN[33][14]</a></td><td id="virtex6-CLBLM-SLICE[1]-A6LUT[11]"><a href="#virtex6-CLBLM-bit-MAIN[28][14]">MAIN[28][14]</a></td></tr>

<tr><td>A6LUT bit 12</td><td id="virtex6-CLBLM-SLICE[0]-A6LUT[12]"><a href="#virtex6-CLBLM-bit-MAIN[32][13]">MAIN[32][13]</a></td><td id="virtex6-CLBLM-SLICE[1]-A6LUT[12]"><a href="#virtex6-CLBLM-bit-MAIN[29][13]">MAIN[29][13]</a></td></tr>

<tr><td>A6LUT bit 13</td><td id="virtex6-CLBLM-SLICE[0]-A6LUT[13]"><a href="#virtex6-CLBLM-bit-MAIN[33][13]">MAIN[33][13]</a></td><td id="virtex6-CLBLM-SLICE[1]-A6LUT[13]"><a href="#virtex6-CLBLM-bit-MAIN[28][13]">MAIN[28][13]</a></td></tr>

<tr><td>A6LUT bit 14</td><td id="virtex6-CLBLM-SLICE[0]-A6LUT[14]"><a href="#virtex6-CLBLM-bit-MAIN[32][12]">MAIN[32][12]</a></td><td id="virtex6-CLBLM-SLICE[1]-A6LUT[14]"><a href="#virtex6-CLBLM-bit-MAIN[29][12]">MAIN[29][12]</a></td></tr>

<tr><td>A6LUT bit 15</td><td id="virtex6-CLBLM-SLICE[0]-A6LUT[15]"><a href="#virtex6-CLBLM-bit-MAIN[33][12]">MAIN[33][12]</a></td><td id="virtex6-CLBLM-SLICE[1]-A6LUT[15]"><a href="#virtex6-CLBLM-bit-MAIN[28][12]">MAIN[28][12]</a></td></tr>

<tr><td>A6LUT bit 16</td><td id="virtex6-CLBLM-SLICE[0]-A6LUT[16]"><a href="#virtex6-CLBLM-bit-MAIN[35][11]">MAIN[35][11]</a></td><td id="virtex6-CLBLM-SLICE[1]-A6LUT[16]"><a href="#virtex6-CLBLM-bit-MAIN[27][11]">MAIN[27][11]</a></td></tr>

<tr><td>A6LUT bit 17</td><td id="virtex6-CLBLM-SLICE[0]-A6LUT[17]"><a href="#virtex6-CLBLM-bit-MAIN[34][11]">MAIN[34][11]</a></td><td id="virtex6-CLBLM-SLICE[1]-A6LUT[17]"><a href="#virtex6-CLBLM-bit-MAIN[26][11]">MAIN[26][11]</a></td></tr>

<tr><td>A6LUT bit 18</td><td id="virtex6-CLBLM-SLICE[0]-A6LUT[18]"><a href="#virtex6-CLBLM-bit-MAIN[35][10]">MAIN[35][10]</a></td><td id="virtex6-CLBLM-SLICE[1]-A6LUT[18]"><a href="#virtex6-CLBLM-bit-MAIN[27][10]">MAIN[27][10]</a></td></tr>

<tr><td>A6LUT bit 19</td><td id="virtex6-CLBLM-SLICE[0]-A6LUT[19]"><a href="#virtex6-CLBLM-bit-MAIN[34][10]">MAIN[34][10]</a></td><td id="virtex6-CLBLM-SLICE[1]-A6LUT[19]"><a href="#virtex6-CLBLM-bit-MAIN[26][10]">MAIN[26][10]</a></td></tr>

<tr><td>A6LUT bit 20</td><td id="virtex6-CLBLM-SLICE[0]-A6LUT[20]"><a href="#virtex6-CLBLM-bit-MAIN[35][9]">MAIN[35][9]</a></td><td id="virtex6-CLBLM-SLICE[1]-A6LUT[20]"><a href="#virtex6-CLBLM-bit-MAIN[27][9]">MAIN[27][9]</a></td></tr>

<tr><td>A6LUT bit 21</td><td id="virtex6-CLBLM-SLICE[0]-A6LUT[21]"><a href="#virtex6-CLBLM-bit-MAIN[34][9]">MAIN[34][9]</a></td><td id="virtex6-CLBLM-SLICE[1]-A6LUT[21]"><a href="#virtex6-CLBLM-bit-MAIN[26][9]">MAIN[26][9]</a></td></tr>

<tr><td>A6LUT bit 22</td><td id="virtex6-CLBLM-SLICE[0]-A6LUT[22]"><a href="#virtex6-CLBLM-bit-MAIN[35][8]">MAIN[35][8]</a></td><td id="virtex6-CLBLM-SLICE[1]-A6LUT[22]"><a href="#virtex6-CLBLM-bit-MAIN[27][8]">MAIN[27][8]</a></td></tr>

<tr><td>A6LUT bit 23</td><td id="virtex6-CLBLM-SLICE[0]-A6LUT[23]"><a href="#virtex6-CLBLM-bit-MAIN[34][8]">MAIN[34][8]</a></td><td id="virtex6-CLBLM-SLICE[1]-A6LUT[23]"><a href="#virtex6-CLBLM-bit-MAIN[26][8]">MAIN[26][8]</a></td></tr>

<tr><td>A6LUT bit 24</td><td id="virtex6-CLBLM-SLICE[0]-A6LUT[24]"><a href="#virtex6-CLBLM-bit-MAIN[32][11]">MAIN[32][11]</a></td><td id="virtex6-CLBLM-SLICE[1]-A6LUT[24]"><a href="#virtex6-CLBLM-bit-MAIN[29][11]">MAIN[29][11]</a></td></tr>

<tr><td>A6LUT bit 25</td><td id="virtex6-CLBLM-SLICE[0]-A6LUT[25]"><a href="#virtex6-CLBLM-bit-MAIN[33][11]">MAIN[33][11]</a></td><td id="virtex6-CLBLM-SLICE[1]-A6LUT[25]"><a href="#virtex6-CLBLM-bit-MAIN[28][11]">MAIN[28][11]</a></td></tr>

<tr><td>A6LUT bit 26</td><td id="virtex6-CLBLM-SLICE[0]-A6LUT[26]"><a href="#virtex6-CLBLM-bit-MAIN[32][10]">MAIN[32][10]</a></td><td id="virtex6-CLBLM-SLICE[1]-A6LUT[26]"><a href="#virtex6-CLBLM-bit-MAIN[29][10]">MAIN[29][10]</a></td></tr>

<tr><td>A6LUT bit 27</td><td id="virtex6-CLBLM-SLICE[0]-A6LUT[27]"><a href="#virtex6-CLBLM-bit-MAIN[33][10]">MAIN[33][10]</a></td><td id="virtex6-CLBLM-SLICE[1]-A6LUT[27]"><a href="#virtex6-CLBLM-bit-MAIN[28][10]">MAIN[28][10]</a></td></tr>

<tr><td>A6LUT bit 28</td><td id="virtex6-CLBLM-SLICE[0]-A6LUT[28]"><a href="#virtex6-CLBLM-bit-MAIN[32][9]">MAIN[32][9]</a></td><td id="virtex6-CLBLM-SLICE[1]-A6LUT[28]"><a href="#virtex6-CLBLM-bit-MAIN[29][9]">MAIN[29][9]</a></td></tr>

<tr><td>A6LUT bit 29</td><td id="virtex6-CLBLM-SLICE[0]-A6LUT[29]"><a href="#virtex6-CLBLM-bit-MAIN[33][9]">MAIN[33][9]</a></td><td id="virtex6-CLBLM-SLICE[1]-A6LUT[29]"><a href="#virtex6-CLBLM-bit-MAIN[28][9]">MAIN[28][9]</a></td></tr>

<tr><td>A6LUT bit 30</td><td id="virtex6-CLBLM-SLICE[0]-A6LUT[30]"><a href="#virtex6-CLBLM-bit-MAIN[32][8]">MAIN[32][8]</a></td><td id="virtex6-CLBLM-SLICE[1]-A6LUT[30]"><a href="#virtex6-CLBLM-bit-MAIN[29][8]">MAIN[29][8]</a></td></tr>

<tr><td>A6LUT bit 31</td><td id="virtex6-CLBLM-SLICE[0]-A6LUT[31]"><a href="#virtex6-CLBLM-bit-MAIN[33][8]">MAIN[33][8]</a></td><td id="virtex6-CLBLM-SLICE[1]-A6LUT[31]"><a href="#virtex6-CLBLM-bit-MAIN[28][8]">MAIN[28][8]</a></td></tr>

<tr><td>A6LUT bit 32</td><td id="virtex6-CLBLM-SLICE[0]-A6LUT[32]"><a href="#virtex6-CLBLM-bit-MAIN[35][7]">MAIN[35][7]</a></td><td id="virtex6-CLBLM-SLICE[1]-A6LUT[32]"><a href="#virtex6-CLBLM-bit-MAIN[27][7]">MAIN[27][7]</a></td></tr>

<tr><td>A6LUT bit 33</td><td id="virtex6-CLBLM-SLICE[0]-A6LUT[33]"><a href="#virtex6-CLBLM-bit-MAIN[34][7]">MAIN[34][7]</a></td><td id="virtex6-CLBLM-SLICE[1]-A6LUT[33]"><a href="#virtex6-CLBLM-bit-MAIN[26][7]">MAIN[26][7]</a></td></tr>

<tr><td>A6LUT bit 34</td><td id="virtex6-CLBLM-SLICE[0]-A6LUT[34]"><a href="#virtex6-CLBLM-bit-MAIN[35][6]">MAIN[35][6]</a></td><td id="virtex6-CLBLM-SLICE[1]-A6LUT[34]"><a href="#virtex6-CLBLM-bit-MAIN[27][6]">MAIN[27][6]</a></td></tr>

<tr><td>A6LUT bit 35</td><td id="virtex6-CLBLM-SLICE[0]-A6LUT[35]"><a href="#virtex6-CLBLM-bit-MAIN[34][6]">MAIN[34][6]</a></td><td id="virtex6-CLBLM-SLICE[1]-A6LUT[35]"><a href="#virtex6-CLBLM-bit-MAIN[26][6]">MAIN[26][6]</a></td></tr>

<tr><td>A6LUT bit 36</td><td id="virtex6-CLBLM-SLICE[0]-A6LUT[36]"><a href="#virtex6-CLBLM-bit-MAIN[35][5]">MAIN[35][5]</a></td><td id="virtex6-CLBLM-SLICE[1]-A6LUT[36]"><a href="#virtex6-CLBLM-bit-MAIN[27][5]">MAIN[27][5]</a></td></tr>

<tr><td>A6LUT bit 37</td><td id="virtex6-CLBLM-SLICE[0]-A6LUT[37]"><a href="#virtex6-CLBLM-bit-MAIN[34][5]">MAIN[34][5]</a></td><td id="virtex6-CLBLM-SLICE[1]-A6LUT[37]"><a href="#virtex6-CLBLM-bit-MAIN[26][5]">MAIN[26][5]</a></td></tr>

<tr><td>A6LUT bit 38</td><td id="virtex6-CLBLM-SLICE[0]-A6LUT[38]"><a href="#virtex6-CLBLM-bit-MAIN[35][4]">MAIN[35][4]</a></td><td id="virtex6-CLBLM-SLICE[1]-A6LUT[38]"><a href="#virtex6-CLBLM-bit-MAIN[27][4]">MAIN[27][4]</a></td></tr>

<tr><td>A6LUT bit 39</td><td id="virtex6-CLBLM-SLICE[0]-A6LUT[39]"><a href="#virtex6-CLBLM-bit-MAIN[34][4]">MAIN[34][4]</a></td><td id="virtex6-CLBLM-SLICE[1]-A6LUT[39]"><a href="#virtex6-CLBLM-bit-MAIN[26][4]">MAIN[26][4]</a></td></tr>

<tr><td>A6LUT bit 40</td><td id="virtex6-CLBLM-SLICE[0]-A6LUT[40]"><a href="#virtex6-CLBLM-bit-MAIN[32][7]">MAIN[32][7]</a></td><td id="virtex6-CLBLM-SLICE[1]-A6LUT[40]"><a href="#virtex6-CLBLM-bit-MAIN[29][7]">MAIN[29][7]</a></td></tr>

<tr><td>A6LUT bit 41</td><td id="virtex6-CLBLM-SLICE[0]-A6LUT[41]"><a href="#virtex6-CLBLM-bit-MAIN[33][7]">MAIN[33][7]</a></td><td id="virtex6-CLBLM-SLICE[1]-A6LUT[41]"><a href="#virtex6-CLBLM-bit-MAIN[28][7]">MAIN[28][7]</a></td></tr>

<tr><td>A6LUT bit 42</td><td id="virtex6-CLBLM-SLICE[0]-A6LUT[42]"><a href="#virtex6-CLBLM-bit-MAIN[32][6]">MAIN[32][6]</a></td><td id="virtex6-CLBLM-SLICE[1]-A6LUT[42]"><a href="#virtex6-CLBLM-bit-MAIN[29][6]">MAIN[29][6]</a></td></tr>

<tr><td>A6LUT bit 43</td><td id="virtex6-CLBLM-SLICE[0]-A6LUT[43]"><a href="#virtex6-CLBLM-bit-MAIN[33][6]">MAIN[33][6]</a></td><td id="virtex6-CLBLM-SLICE[1]-A6LUT[43]"><a href="#virtex6-CLBLM-bit-MAIN[28][6]">MAIN[28][6]</a></td></tr>

<tr><td>A6LUT bit 44</td><td id="virtex6-CLBLM-SLICE[0]-A6LUT[44]"><a href="#virtex6-CLBLM-bit-MAIN[32][5]">MAIN[32][5]</a></td><td id="virtex6-CLBLM-SLICE[1]-A6LUT[44]"><a href="#virtex6-CLBLM-bit-MAIN[29][5]">MAIN[29][5]</a></td></tr>

<tr><td>A6LUT bit 45</td><td id="virtex6-CLBLM-SLICE[0]-A6LUT[45]"><a href="#virtex6-CLBLM-bit-MAIN[33][5]">MAIN[33][5]</a></td><td id="virtex6-CLBLM-SLICE[1]-A6LUT[45]"><a href="#virtex6-CLBLM-bit-MAIN[28][5]">MAIN[28][5]</a></td></tr>

<tr><td>A6LUT bit 46</td><td id="virtex6-CLBLM-SLICE[0]-A6LUT[46]"><a href="#virtex6-CLBLM-bit-MAIN[32][4]">MAIN[32][4]</a></td><td id="virtex6-CLBLM-SLICE[1]-A6LUT[46]"><a href="#virtex6-CLBLM-bit-MAIN[29][4]">MAIN[29][4]</a></td></tr>

<tr><td>A6LUT bit 47</td><td id="virtex6-CLBLM-SLICE[0]-A6LUT[47]"><a href="#virtex6-CLBLM-bit-MAIN[33][4]">MAIN[33][4]</a></td><td id="virtex6-CLBLM-SLICE[1]-A6LUT[47]"><a href="#virtex6-CLBLM-bit-MAIN[28][4]">MAIN[28][4]</a></td></tr>

<tr><td>A6LUT bit 48</td><td id="virtex6-CLBLM-SLICE[0]-A6LUT[48]"><a href="#virtex6-CLBLM-bit-MAIN[35][3]">MAIN[35][3]</a></td><td id="virtex6-CLBLM-SLICE[1]-A6LUT[48]"><a href="#virtex6-CLBLM-bit-MAIN[27][3]">MAIN[27][3]</a></td></tr>

<tr><td>A6LUT bit 49</td><td id="virtex6-CLBLM-SLICE[0]-A6LUT[49]"><a href="#virtex6-CLBLM-bit-MAIN[34][3]">MAIN[34][3]</a></td><td id="virtex6-CLBLM-SLICE[1]-A6LUT[49]"><a href="#virtex6-CLBLM-bit-MAIN[26][3]">MAIN[26][3]</a></td></tr>

<tr><td>A6LUT bit 50</td><td id="virtex6-CLBLM-SLICE[0]-A6LUT[50]"><a href="#virtex6-CLBLM-bit-MAIN[35][2]">MAIN[35][2]</a></td><td id="virtex6-CLBLM-SLICE[1]-A6LUT[50]"><a href="#virtex6-CLBLM-bit-MAIN[27][2]">MAIN[27][2]</a></td></tr>

<tr><td>A6LUT bit 51</td><td id="virtex6-CLBLM-SLICE[0]-A6LUT[51]"><a href="#virtex6-CLBLM-bit-MAIN[34][2]">MAIN[34][2]</a></td><td id="virtex6-CLBLM-SLICE[1]-A6LUT[51]"><a href="#virtex6-CLBLM-bit-MAIN[26][2]">MAIN[26][2]</a></td></tr>

<tr><td>A6LUT bit 52</td><td id="virtex6-CLBLM-SLICE[0]-A6LUT[52]"><a href="#virtex6-CLBLM-bit-MAIN[35][1]">MAIN[35][1]</a></td><td id="virtex6-CLBLM-SLICE[1]-A6LUT[52]"><a href="#virtex6-CLBLM-bit-MAIN[27][1]">MAIN[27][1]</a></td></tr>

<tr><td>A6LUT bit 53</td><td id="virtex6-CLBLM-SLICE[0]-A6LUT[53]"><a href="#virtex6-CLBLM-bit-MAIN[34][1]">MAIN[34][1]</a></td><td id="virtex6-CLBLM-SLICE[1]-A6LUT[53]"><a href="#virtex6-CLBLM-bit-MAIN[26][1]">MAIN[26][1]</a></td></tr>

<tr><td>A6LUT bit 54</td><td id="virtex6-CLBLM-SLICE[0]-A6LUT[54]"><a href="#virtex6-CLBLM-bit-MAIN[35][0]">MAIN[35][0]</a></td><td id="virtex6-CLBLM-SLICE[1]-A6LUT[54]"><a href="#virtex6-CLBLM-bit-MAIN[27][0]">MAIN[27][0]</a></td></tr>

<tr><td>A6LUT bit 55</td><td id="virtex6-CLBLM-SLICE[0]-A6LUT[55]"><a href="#virtex6-CLBLM-bit-MAIN[34][0]">MAIN[34][0]</a></td><td id="virtex6-CLBLM-SLICE[1]-A6LUT[55]"><a href="#virtex6-CLBLM-bit-MAIN[26][0]">MAIN[26][0]</a></td></tr>

<tr><td>A6LUT bit 56</td><td id="virtex6-CLBLM-SLICE[0]-A6LUT[56]"><a href="#virtex6-CLBLM-bit-MAIN[32][3]">MAIN[32][3]</a></td><td id="virtex6-CLBLM-SLICE[1]-A6LUT[56]"><a href="#virtex6-CLBLM-bit-MAIN[29][3]">MAIN[29][3]</a></td></tr>

<tr><td>A6LUT bit 57</td><td id="virtex6-CLBLM-SLICE[0]-A6LUT[57]"><a href="#virtex6-CLBLM-bit-MAIN[33][3]">MAIN[33][3]</a></td><td id="virtex6-CLBLM-SLICE[1]-A6LUT[57]"><a href="#virtex6-CLBLM-bit-MAIN[28][3]">MAIN[28][3]</a></td></tr>

<tr><td>A6LUT bit 58</td><td id="virtex6-CLBLM-SLICE[0]-A6LUT[58]"><a href="#virtex6-CLBLM-bit-MAIN[32][2]">MAIN[32][2]</a></td><td id="virtex6-CLBLM-SLICE[1]-A6LUT[58]"><a href="#virtex6-CLBLM-bit-MAIN[29][2]">MAIN[29][2]</a></td></tr>

<tr><td>A6LUT bit 59</td><td id="virtex6-CLBLM-SLICE[0]-A6LUT[59]"><a href="#virtex6-CLBLM-bit-MAIN[33][2]">MAIN[33][2]</a></td><td id="virtex6-CLBLM-SLICE[1]-A6LUT[59]"><a href="#virtex6-CLBLM-bit-MAIN[28][2]">MAIN[28][2]</a></td></tr>

<tr><td>A6LUT bit 60</td><td id="virtex6-CLBLM-SLICE[0]-A6LUT[60]"><a href="#virtex6-CLBLM-bit-MAIN[32][1]">MAIN[32][1]</a></td><td id="virtex6-CLBLM-SLICE[1]-A6LUT[60]"><a href="#virtex6-CLBLM-bit-MAIN[29][1]">MAIN[29][1]</a></td></tr>

<tr><td>A6LUT bit 61</td><td id="virtex6-CLBLM-SLICE[0]-A6LUT[61]"><a href="#virtex6-CLBLM-bit-MAIN[33][1]">MAIN[33][1]</a></td><td id="virtex6-CLBLM-SLICE[1]-A6LUT[61]"><a href="#virtex6-CLBLM-bit-MAIN[28][1]">MAIN[28][1]</a></td></tr>

<tr><td>A6LUT bit 62</td><td id="virtex6-CLBLM-SLICE[0]-A6LUT[62]"><a href="#virtex6-CLBLM-bit-MAIN[32][0]">MAIN[32][0]</a></td><td id="virtex6-CLBLM-SLICE[1]-A6LUT[62]"><a href="#virtex6-CLBLM-bit-MAIN[29][0]">MAIN[29][0]</a></td></tr>

<tr><td>A6LUT bit 63</td><td id="virtex6-CLBLM-SLICE[0]-A6LUT[63]"><a href="#virtex6-CLBLM-bit-MAIN[33][0]">MAIN[33][0]</a></td><td id="virtex6-CLBLM-SLICE[1]-A6LUT[63]"><a href="#virtex6-CLBLM-bit-MAIN[28][0]">MAIN[28][0]</a></td></tr>

<tr><td>B6LUT bit 0</td><td id="virtex6-CLBLM-SLICE[0]-B6LUT[0]"><a href="#virtex6-CLBLM-bit-MAIN[35][31]">MAIN[35][31]</a></td><td id="virtex6-CLBLM-SLICE[1]-B6LUT[0]"><a href="#virtex6-CLBLM-bit-MAIN[27][31]">MAIN[27][31]</a></td></tr>

<tr><td>B6LUT bit 1</td><td id="virtex6-CLBLM-SLICE[0]-B6LUT[1]"><a href="#virtex6-CLBLM-bit-MAIN[34][31]">MAIN[34][31]</a></td><td id="virtex6-CLBLM-SLICE[1]-B6LUT[1]"><a href="#virtex6-CLBLM-bit-MAIN[26][31]">MAIN[26][31]</a></td></tr>

<tr><td>B6LUT bit 2</td><td id="virtex6-CLBLM-SLICE[0]-B6LUT[2]"><a href="#virtex6-CLBLM-bit-MAIN[35][30]">MAIN[35][30]</a></td><td id="virtex6-CLBLM-SLICE[1]-B6LUT[2]"><a href="#virtex6-CLBLM-bit-MAIN[27][30]">MAIN[27][30]</a></td></tr>

<tr><td>B6LUT bit 3</td><td id="virtex6-CLBLM-SLICE[0]-B6LUT[3]"><a href="#virtex6-CLBLM-bit-MAIN[34][30]">MAIN[34][30]</a></td><td id="virtex6-CLBLM-SLICE[1]-B6LUT[3]"><a href="#virtex6-CLBLM-bit-MAIN[26][30]">MAIN[26][30]</a></td></tr>

<tr><td>B6LUT bit 4</td><td id="virtex6-CLBLM-SLICE[0]-B6LUT[4]"><a href="#virtex6-CLBLM-bit-MAIN[35][29]">MAIN[35][29]</a></td><td id="virtex6-CLBLM-SLICE[1]-B6LUT[4]"><a href="#virtex6-CLBLM-bit-MAIN[27][29]">MAIN[27][29]</a></td></tr>

<tr><td>B6LUT bit 5</td><td id="virtex6-CLBLM-SLICE[0]-B6LUT[5]"><a href="#virtex6-CLBLM-bit-MAIN[34][29]">MAIN[34][29]</a></td><td id="virtex6-CLBLM-SLICE[1]-B6LUT[5]"><a href="#virtex6-CLBLM-bit-MAIN[26][29]">MAIN[26][29]</a></td></tr>

<tr><td>B6LUT bit 6</td><td id="virtex6-CLBLM-SLICE[0]-B6LUT[6]"><a href="#virtex6-CLBLM-bit-MAIN[35][28]">MAIN[35][28]</a></td><td id="virtex6-CLBLM-SLICE[1]-B6LUT[6]"><a href="#virtex6-CLBLM-bit-MAIN[27][28]">MAIN[27][28]</a></td></tr>

<tr><td>B6LUT bit 7</td><td id="virtex6-CLBLM-SLICE[0]-B6LUT[7]"><a href="#virtex6-CLBLM-bit-MAIN[34][28]">MAIN[34][28]</a></td><td id="virtex6-CLBLM-SLICE[1]-B6LUT[7]"><a href="#virtex6-CLBLM-bit-MAIN[26][28]">MAIN[26][28]</a></td></tr>

<tr><td>B6LUT bit 8</td><td id="virtex6-CLBLM-SLICE[0]-B6LUT[8]"><a href="#virtex6-CLBLM-bit-MAIN[32][31]">MAIN[32][31]</a></td><td id="virtex6-CLBLM-SLICE[1]-B6LUT[8]"><a href="#virtex6-CLBLM-bit-MAIN[29][31]">MAIN[29][31]</a></td></tr>

<tr><td>B6LUT bit 9</td><td id="virtex6-CLBLM-SLICE[0]-B6LUT[9]"><a href="#virtex6-CLBLM-bit-MAIN[33][31]">MAIN[33][31]</a></td><td id="virtex6-CLBLM-SLICE[1]-B6LUT[9]"><a href="#virtex6-CLBLM-bit-MAIN[28][31]">MAIN[28][31]</a></td></tr>

<tr><td>B6LUT bit 10</td><td id="virtex6-CLBLM-SLICE[0]-B6LUT[10]"><a href="#virtex6-CLBLM-bit-MAIN[32][30]">MAIN[32][30]</a></td><td id="virtex6-CLBLM-SLICE[1]-B6LUT[10]"><a href="#virtex6-CLBLM-bit-MAIN[29][30]">MAIN[29][30]</a></td></tr>

<tr><td>B6LUT bit 11</td><td id="virtex6-CLBLM-SLICE[0]-B6LUT[11]"><a href="#virtex6-CLBLM-bit-MAIN[33][30]">MAIN[33][30]</a></td><td id="virtex6-CLBLM-SLICE[1]-B6LUT[11]"><a href="#virtex6-CLBLM-bit-MAIN[28][30]">MAIN[28][30]</a></td></tr>

<tr><td>B6LUT bit 12</td><td id="virtex6-CLBLM-SLICE[0]-B6LUT[12]"><a href="#virtex6-CLBLM-bit-MAIN[32][29]">MAIN[32][29]</a></td><td id="virtex6-CLBLM-SLICE[1]-B6LUT[12]"><a href="#virtex6-CLBLM-bit-MAIN[29][29]">MAIN[29][29]</a></td></tr>

<tr><td>B6LUT bit 13</td><td id="virtex6-CLBLM-SLICE[0]-B6LUT[13]"><a href="#virtex6-CLBLM-bit-MAIN[33][29]">MAIN[33][29]</a></td><td id="virtex6-CLBLM-SLICE[1]-B6LUT[13]"><a href="#virtex6-CLBLM-bit-MAIN[28][29]">MAIN[28][29]</a></td></tr>

<tr><td>B6LUT bit 14</td><td id="virtex6-CLBLM-SLICE[0]-B6LUT[14]"><a href="#virtex6-CLBLM-bit-MAIN[32][28]">MAIN[32][28]</a></td><td id="virtex6-CLBLM-SLICE[1]-B6LUT[14]"><a href="#virtex6-CLBLM-bit-MAIN[29][28]">MAIN[29][28]</a></td></tr>

<tr><td>B6LUT bit 15</td><td id="virtex6-CLBLM-SLICE[0]-B6LUT[15]"><a href="#virtex6-CLBLM-bit-MAIN[33][28]">MAIN[33][28]</a></td><td id="virtex6-CLBLM-SLICE[1]-B6LUT[15]"><a href="#virtex6-CLBLM-bit-MAIN[28][28]">MAIN[28][28]</a></td></tr>

<tr><td>B6LUT bit 16</td><td id="virtex6-CLBLM-SLICE[0]-B6LUT[16]"><a href="#virtex6-CLBLM-bit-MAIN[35][27]">MAIN[35][27]</a></td><td id="virtex6-CLBLM-SLICE[1]-B6LUT[16]"><a href="#virtex6-CLBLM-bit-MAIN[27][27]">MAIN[27][27]</a></td></tr>

<tr><td>B6LUT bit 17</td><td id="virtex6-CLBLM-SLICE[0]-B6LUT[17]"><a href="#virtex6-CLBLM-bit-MAIN[34][27]">MAIN[34][27]</a></td><td id="virtex6-CLBLM-SLICE[1]-B6LUT[17]"><a href="#virtex6-CLBLM-bit-MAIN[26][27]">MAIN[26][27]</a></td></tr>

<tr><td>B6LUT bit 18</td><td id="virtex6-CLBLM-SLICE[0]-B6LUT[18]"><a href="#virtex6-CLBLM-bit-MAIN[35][26]">MAIN[35][26]</a></td><td id="virtex6-CLBLM-SLICE[1]-B6LUT[18]"><a href="#virtex6-CLBLM-bit-MAIN[27][26]">MAIN[27][26]</a></td></tr>

<tr><td>B6LUT bit 19</td><td id="virtex6-CLBLM-SLICE[0]-B6LUT[19]"><a href="#virtex6-CLBLM-bit-MAIN[34][26]">MAIN[34][26]</a></td><td id="virtex6-CLBLM-SLICE[1]-B6LUT[19]"><a href="#virtex6-CLBLM-bit-MAIN[26][26]">MAIN[26][26]</a></td></tr>

<tr><td>B6LUT bit 20</td><td id="virtex6-CLBLM-SLICE[0]-B6LUT[20]"><a href="#virtex6-CLBLM-bit-MAIN[35][25]">MAIN[35][25]</a></td><td id="virtex6-CLBLM-SLICE[1]-B6LUT[20]"><a href="#virtex6-CLBLM-bit-MAIN[27][25]">MAIN[27][25]</a></td></tr>

<tr><td>B6LUT bit 21</td><td id="virtex6-CLBLM-SLICE[0]-B6LUT[21]"><a href="#virtex6-CLBLM-bit-MAIN[34][25]">MAIN[34][25]</a></td><td id="virtex6-CLBLM-SLICE[1]-B6LUT[21]"><a href="#virtex6-CLBLM-bit-MAIN[26][25]">MAIN[26][25]</a></td></tr>

<tr><td>B6LUT bit 22</td><td id="virtex6-CLBLM-SLICE[0]-B6LUT[22]"><a href="#virtex6-CLBLM-bit-MAIN[35][24]">MAIN[35][24]</a></td><td id="virtex6-CLBLM-SLICE[1]-B6LUT[22]"><a href="#virtex6-CLBLM-bit-MAIN[27][24]">MAIN[27][24]</a></td></tr>

<tr><td>B6LUT bit 23</td><td id="virtex6-CLBLM-SLICE[0]-B6LUT[23]"><a href="#virtex6-CLBLM-bit-MAIN[34][24]">MAIN[34][24]</a></td><td id="virtex6-CLBLM-SLICE[1]-B6LUT[23]"><a href="#virtex6-CLBLM-bit-MAIN[26][24]">MAIN[26][24]</a></td></tr>

<tr><td>B6LUT bit 24</td><td id="virtex6-CLBLM-SLICE[0]-B6LUT[24]"><a href="#virtex6-CLBLM-bit-MAIN[32][27]">MAIN[32][27]</a></td><td id="virtex6-CLBLM-SLICE[1]-B6LUT[24]"><a href="#virtex6-CLBLM-bit-MAIN[29][27]">MAIN[29][27]</a></td></tr>

<tr><td>B6LUT bit 25</td><td id="virtex6-CLBLM-SLICE[0]-B6LUT[25]"><a href="#virtex6-CLBLM-bit-MAIN[33][27]">MAIN[33][27]</a></td><td id="virtex6-CLBLM-SLICE[1]-B6LUT[25]"><a href="#virtex6-CLBLM-bit-MAIN[28][27]">MAIN[28][27]</a></td></tr>

<tr><td>B6LUT bit 26</td><td id="virtex6-CLBLM-SLICE[0]-B6LUT[26]"><a href="#virtex6-CLBLM-bit-MAIN[32][26]">MAIN[32][26]</a></td><td id="virtex6-CLBLM-SLICE[1]-B6LUT[26]"><a href="#virtex6-CLBLM-bit-MAIN[29][26]">MAIN[29][26]</a></td></tr>

<tr><td>B6LUT bit 27</td><td id="virtex6-CLBLM-SLICE[0]-B6LUT[27]"><a href="#virtex6-CLBLM-bit-MAIN[33][26]">MAIN[33][26]</a></td><td id="virtex6-CLBLM-SLICE[1]-B6LUT[27]"><a href="#virtex6-CLBLM-bit-MAIN[28][26]">MAIN[28][26]</a></td></tr>

<tr><td>B6LUT bit 28</td><td id="virtex6-CLBLM-SLICE[0]-B6LUT[28]"><a href="#virtex6-CLBLM-bit-MAIN[32][25]">MAIN[32][25]</a></td><td id="virtex6-CLBLM-SLICE[1]-B6LUT[28]"><a href="#virtex6-CLBLM-bit-MAIN[29][25]">MAIN[29][25]</a></td></tr>

<tr><td>B6LUT bit 29</td><td id="virtex6-CLBLM-SLICE[0]-B6LUT[29]"><a href="#virtex6-CLBLM-bit-MAIN[33][25]">MAIN[33][25]</a></td><td id="virtex6-CLBLM-SLICE[1]-B6LUT[29]"><a href="#virtex6-CLBLM-bit-MAIN[28][25]">MAIN[28][25]</a></td></tr>

<tr><td>B6LUT bit 30</td><td id="virtex6-CLBLM-SLICE[0]-B6LUT[30]"><a href="#virtex6-CLBLM-bit-MAIN[32][24]">MAIN[32][24]</a></td><td id="virtex6-CLBLM-SLICE[1]-B6LUT[30]"><a href="#virtex6-CLBLM-bit-MAIN[29][24]">MAIN[29][24]</a></td></tr>

<tr><td>B6LUT bit 31</td><td id="virtex6-CLBLM-SLICE[0]-B6LUT[31]"><a href="#virtex6-CLBLM-bit-MAIN[33][24]">MAIN[33][24]</a></td><td id="virtex6-CLBLM-SLICE[1]-B6LUT[31]"><a href="#virtex6-CLBLM-bit-MAIN[28][24]">MAIN[28][24]</a></td></tr>

<tr><td>B6LUT bit 32</td><td id="virtex6-CLBLM-SLICE[0]-B6LUT[32]"><a href="#virtex6-CLBLM-bit-MAIN[35][23]">MAIN[35][23]</a></td><td id="virtex6-CLBLM-SLICE[1]-B6LUT[32]"><a href="#virtex6-CLBLM-bit-MAIN[27][23]">MAIN[27][23]</a></td></tr>

<tr><td>B6LUT bit 33</td><td id="virtex6-CLBLM-SLICE[0]-B6LUT[33]"><a href="#virtex6-CLBLM-bit-MAIN[34][23]">MAIN[34][23]</a></td><td id="virtex6-CLBLM-SLICE[1]-B6LUT[33]"><a href="#virtex6-CLBLM-bit-MAIN[26][23]">MAIN[26][23]</a></td></tr>

<tr><td>B6LUT bit 34</td><td id="virtex6-CLBLM-SLICE[0]-B6LUT[34]"><a href="#virtex6-CLBLM-bit-MAIN[35][22]">MAIN[35][22]</a></td><td id="virtex6-CLBLM-SLICE[1]-B6LUT[34]"><a href="#virtex6-CLBLM-bit-MAIN[27][22]">MAIN[27][22]</a></td></tr>

<tr><td>B6LUT bit 35</td><td id="virtex6-CLBLM-SLICE[0]-B6LUT[35]"><a href="#virtex6-CLBLM-bit-MAIN[34][22]">MAIN[34][22]</a></td><td id="virtex6-CLBLM-SLICE[1]-B6LUT[35]"><a href="#virtex6-CLBLM-bit-MAIN[26][22]">MAIN[26][22]</a></td></tr>

<tr><td>B6LUT bit 36</td><td id="virtex6-CLBLM-SLICE[0]-B6LUT[36]"><a href="#virtex6-CLBLM-bit-MAIN[35][21]">MAIN[35][21]</a></td><td id="virtex6-CLBLM-SLICE[1]-B6LUT[36]"><a href="#virtex6-CLBLM-bit-MAIN[27][21]">MAIN[27][21]</a></td></tr>

<tr><td>B6LUT bit 37</td><td id="virtex6-CLBLM-SLICE[0]-B6LUT[37]"><a href="#virtex6-CLBLM-bit-MAIN[34][21]">MAIN[34][21]</a></td><td id="virtex6-CLBLM-SLICE[1]-B6LUT[37]"><a href="#virtex6-CLBLM-bit-MAIN[26][21]">MAIN[26][21]</a></td></tr>

<tr><td>B6LUT bit 38</td><td id="virtex6-CLBLM-SLICE[0]-B6LUT[38]"><a href="#virtex6-CLBLM-bit-MAIN[35][20]">MAIN[35][20]</a></td><td id="virtex6-CLBLM-SLICE[1]-B6LUT[38]"><a href="#virtex6-CLBLM-bit-MAIN[27][20]">MAIN[27][20]</a></td></tr>

<tr><td>B6LUT bit 39</td><td id="virtex6-CLBLM-SLICE[0]-B6LUT[39]"><a href="#virtex6-CLBLM-bit-MAIN[34][20]">MAIN[34][20]</a></td><td id="virtex6-CLBLM-SLICE[1]-B6LUT[39]"><a href="#virtex6-CLBLM-bit-MAIN[26][20]">MAIN[26][20]</a></td></tr>

<tr><td>B6LUT bit 40</td><td id="virtex6-CLBLM-SLICE[0]-B6LUT[40]"><a href="#virtex6-CLBLM-bit-MAIN[32][23]">MAIN[32][23]</a></td><td id="virtex6-CLBLM-SLICE[1]-B6LUT[40]"><a href="#virtex6-CLBLM-bit-MAIN[29][23]">MAIN[29][23]</a></td></tr>

<tr><td>B6LUT bit 41</td><td id="virtex6-CLBLM-SLICE[0]-B6LUT[41]"><a href="#virtex6-CLBLM-bit-MAIN[33][23]">MAIN[33][23]</a></td><td id="virtex6-CLBLM-SLICE[1]-B6LUT[41]"><a href="#virtex6-CLBLM-bit-MAIN[28][23]">MAIN[28][23]</a></td></tr>

<tr><td>B6LUT bit 42</td><td id="virtex6-CLBLM-SLICE[0]-B6LUT[42]"><a href="#virtex6-CLBLM-bit-MAIN[32][22]">MAIN[32][22]</a></td><td id="virtex6-CLBLM-SLICE[1]-B6LUT[42]"><a href="#virtex6-CLBLM-bit-MAIN[29][22]">MAIN[29][22]</a></td></tr>

<tr><td>B6LUT bit 43</td><td id="virtex6-CLBLM-SLICE[0]-B6LUT[43]"><a href="#virtex6-CLBLM-bit-MAIN[33][22]">MAIN[33][22]</a></td><td id="virtex6-CLBLM-SLICE[1]-B6LUT[43]"><a href="#virtex6-CLBLM-bit-MAIN[28][22]">MAIN[28][22]</a></td></tr>

<tr><td>B6LUT bit 44</td><td id="virtex6-CLBLM-SLICE[0]-B6LUT[44]"><a href="#virtex6-CLBLM-bit-MAIN[32][21]">MAIN[32][21]</a></td><td id="virtex6-CLBLM-SLICE[1]-B6LUT[44]"><a href="#virtex6-CLBLM-bit-MAIN[29][21]">MAIN[29][21]</a></td></tr>

<tr><td>B6LUT bit 45</td><td id="virtex6-CLBLM-SLICE[0]-B6LUT[45]"><a href="#virtex6-CLBLM-bit-MAIN[33][21]">MAIN[33][21]</a></td><td id="virtex6-CLBLM-SLICE[1]-B6LUT[45]"><a href="#virtex6-CLBLM-bit-MAIN[28][21]">MAIN[28][21]</a></td></tr>

<tr><td>B6LUT bit 46</td><td id="virtex6-CLBLM-SLICE[0]-B6LUT[46]"><a href="#virtex6-CLBLM-bit-MAIN[32][20]">MAIN[32][20]</a></td><td id="virtex6-CLBLM-SLICE[1]-B6LUT[46]"><a href="#virtex6-CLBLM-bit-MAIN[29][20]">MAIN[29][20]</a></td></tr>

<tr><td>B6LUT bit 47</td><td id="virtex6-CLBLM-SLICE[0]-B6LUT[47]"><a href="#virtex6-CLBLM-bit-MAIN[33][20]">MAIN[33][20]</a></td><td id="virtex6-CLBLM-SLICE[1]-B6LUT[47]"><a href="#virtex6-CLBLM-bit-MAIN[28][20]">MAIN[28][20]</a></td></tr>

<tr><td>B6LUT bit 48</td><td id="virtex6-CLBLM-SLICE[0]-B6LUT[48]"><a href="#virtex6-CLBLM-bit-MAIN[35][19]">MAIN[35][19]</a></td><td id="virtex6-CLBLM-SLICE[1]-B6LUT[48]"><a href="#virtex6-CLBLM-bit-MAIN[27][19]">MAIN[27][19]</a></td></tr>

<tr><td>B6LUT bit 49</td><td id="virtex6-CLBLM-SLICE[0]-B6LUT[49]"><a href="#virtex6-CLBLM-bit-MAIN[34][19]">MAIN[34][19]</a></td><td id="virtex6-CLBLM-SLICE[1]-B6LUT[49]"><a href="#virtex6-CLBLM-bit-MAIN[26][19]">MAIN[26][19]</a></td></tr>

<tr><td>B6LUT bit 50</td><td id="virtex6-CLBLM-SLICE[0]-B6LUT[50]"><a href="#virtex6-CLBLM-bit-MAIN[35][18]">MAIN[35][18]</a></td><td id="virtex6-CLBLM-SLICE[1]-B6LUT[50]"><a href="#virtex6-CLBLM-bit-MAIN[27][18]">MAIN[27][18]</a></td></tr>

<tr><td>B6LUT bit 51</td><td id="virtex6-CLBLM-SLICE[0]-B6LUT[51]"><a href="#virtex6-CLBLM-bit-MAIN[34][18]">MAIN[34][18]</a></td><td id="virtex6-CLBLM-SLICE[1]-B6LUT[51]"><a href="#virtex6-CLBLM-bit-MAIN[26][18]">MAIN[26][18]</a></td></tr>

<tr><td>B6LUT bit 52</td><td id="virtex6-CLBLM-SLICE[0]-B6LUT[52]"><a href="#virtex6-CLBLM-bit-MAIN[35][17]">MAIN[35][17]</a></td><td id="virtex6-CLBLM-SLICE[1]-B6LUT[52]"><a href="#virtex6-CLBLM-bit-MAIN[27][17]">MAIN[27][17]</a></td></tr>

<tr><td>B6LUT bit 53</td><td id="virtex6-CLBLM-SLICE[0]-B6LUT[53]"><a href="#virtex6-CLBLM-bit-MAIN[34][17]">MAIN[34][17]</a></td><td id="virtex6-CLBLM-SLICE[1]-B6LUT[53]"><a href="#virtex6-CLBLM-bit-MAIN[26][17]">MAIN[26][17]</a></td></tr>

<tr><td>B6LUT bit 54</td><td id="virtex6-CLBLM-SLICE[0]-B6LUT[54]"><a href="#virtex6-CLBLM-bit-MAIN[35][16]">MAIN[35][16]</a></td><td id="virtex6-CLBLM-SLICE[1]-B6LUT[54]"><a href="#virtex6-CLBLM-bit-MAIN[27][16]">MAIN[27][16]</a></td></tr>

<tr><td>B6LUT bit 55</td><td id="virtex6-CLBLM-SLICE[0]-B6LUT[55]"><a href="#virtex6-CLBLM-bit-MAIN[34][16]">MAIN[34][16]</a></td><td id="virtex6-CLBLM-SLICE[1]-B6LUT[55]"><a href="#virtex6-CLBLM-bit-MAIN[26][16]">MAIN[26][16]</a></td></tr>

<tr><td>B6LUT bit 56</td><td id="virtex6-CLBLM-SLICE[0]-B6LUT[56]"><a href="#virtex6-CLBLM-bit-MAIN[32][19]">MAIN[32][19]</a></td><td id="virtex6-CLBLM-SLICE[1]-B6LUT[56]"><a href="#virtex6-CLBLM-bit-MAIN[29][19]">MAIN[29][19]</a></td></tr>

<tr><td>B6LUT bit 57</td><td id="virtex6-CLBLM-SLICE[0]-B6LUT[57]"><a href="#virtex6-CLBLM-bit-MAIN[33][19]">MAIN[33][19]</a></td><td id="virtex6-CLBLM-SLICE[1]-B6LUT[57]"><a href="#virtex6-CLBLM-bit-MAIN[28][19]">MAIN[28][19]</a></td></tr>

<tr><td>B6LUT bit 58</td><td id="virtex6-CLBLM-SLICE[0]-B6LUT[58]"><a href="#virtex6-CLBLM-bit-MAIN[32][18]">MAIN[32][18]</a></td><td id="virtex6-CLBLM-SLICE[1]-B6LUT[58]"><a href="#virtex6-CLBLM-bit-MAIN[29][18]">MAIN[29][18]</a></td></tr>

<tr><td>B6LUT bit 59</td><td id="virtex6-CLBLM-SLICE[0]-B6LUT[59]"><a href="#virtex6-CLBLM-bit-MAIN[33][18]">MAIN[33][18]</a></td><td id="virtex6-CLBLM-SLICE[1]-B6LUT[59]"><a href="#virtex6-CLBLM-bit-MAIN[28][18]">MAIN[28][18]</a></td></tr>

<tr><td>B6LUT bit 60</td><td id="virtex6-CLBLM-SLICE[0]-B6LUT[60]"><a href="#virtex6-CLBLM-bit-MAIN[32][17]">MAIN[32][17]</a></td><td id="virtex6-CLBLM-SLICE[1]-B6LUT[60]"><a href="#virtex6-CLBLM-bit-MAIN[29][17]">MAIN[29][17]</a></td></tr>

<tr><td>B6LUT bit 61</td><td id="virtex6-CLBLM-SLICE[0]-B6LUT[61]"><a href="#virtex6-CLBLM-bit-MAIN[33][17]">MAIN[33][17]</a></td><td id="virtex6-CLBLM-SLICE[1]-B6LUT[61]"><a href="#virtex6-CLBLM-bit-MAIN[28][17]">MAIN[28][17]</a></td></tr>

<tr><td>B6LUT bit 62</td><td id="virtex6-CLBLM-SLICE[0]-B6LUT[62]"><a href="#virtex6-CLBLM-bit-MAIN[32][16]">MAIN[32][16]</a></td><td id="virtex6-CLBLM-SLICE[1]-B6LUT[62]"><a href="#virtex6-CLBLM-bit-MAIN[29][16]">MAIN[29][16]</a></td></tr>

<tr><td>B6LUT bit 63</td><td id="virtex6-CLBLM-SLICE[0]-B6LUT[63]"><a href="#virtex6-CLBLM-bit-MAIN[33][16]">MAIN[33][16]</a></td><td id="virtex6-CLBLM-SLICE[1]-B6LUT[63]"><a href="#virtex6-CLBLM-bit-MAIN[28][16]">MAIN[28][16]</a></td></tr>

<tr><td>C6LUT bit 0</td><td id="virtex6-CLBLM-SLICE[0]-C6LUT[0]"><a href="#virtex6-CLBLM-bit-MAIN[35][47]">MAIN[35][47]</a></td><td id="virtex6-CLBLM-SLICE[1]-C6LUT[0]"><a href="#virtex6-CLBLM-bit-MAIN[27][47]">MAIN[27][47]</a></td></tr>

<tr><td>C6LUT bit 1</td><td id="virtex6-CLBLM-SLICE[0]-C6LUT[1]"><a href="#virtex6-CLBLM-bit-MAIN[34][47]">MAIN[34][47]</a></td><td id="virtex6-CLBLM-SLICE[1]-C6LUT[1]"><a href="#virtex6-CLBLM-bit-MAIN[26][47]">MAIN[26][47]</a></td></tr>

<tr><td>C6LUT bit 2</td><td id="virtex6-CLBLM-SLICE[0]-C6LUT[2]"><a href="#virtex6-CLBLM-bit-MAIN[35][46]">MAIN[35][46]</a></td><td id="virtex6-CLBLM-SLICE[1]-C6LUT[2]"><a href="#virtex6-CLBLM-bit-MAIN[27][46]">MAIN[27][46]</a></td></tr>

<tr><td>C6LUT bit 3</td><td id="virtex6-CLBLM-SLICE[0]-C6LUT[3]"><a href="#virtex6-CLBLM-bit-MAIN[34][46]">MAIN[34][46]</a></td><td id="virtex6-CLBLM-SLICE[1]-C6LUT[3]"><a href="#virtex6-CLBLM-bit-MAIN[26][46]">MAIN[26][46]</a></td></tr>

<tr><td>C6LUT bit 4</td><td id="virtex6-CLBLM-SLICE[0]-C6LUT[4]"><a href="#virtex6-CLBLM-bit-MAIN[35][45]">MAIN[35][45]</a></td><td id="virtex6-CLBLM-SLICE[1]-C6LUT[4]"><a href="#virtex6-CLBLM-bit-MAIN[27][45]">MAIN[27][45]</a></td></tr>

<tr><td>C6LUT bit 5</td><td id="virtex6-CLBLM-SLICE[0]-C6LUT[5]"><a href="#virtex6-CLBLM-bit-MAIN[34][45]">MAIN[34][45]</a></td><td id="virtex6-CLBLM-SLICE[1]-C6LUT[5]"><a href="#virtex6-CLBLM-bit-MAIN[26][45]">MAIN[26][45]</a></td></tr>

<tr><td>C6LUT bit 6</td><td id="virtex6-CLBLM-SLICE[0]-C6LUT[6]"><a href="#virtex6-CLBLM-bit-MAIN[35][44]">MAIN[35][44]</a></td><td id="virtex6-CLBLM-SLICE[1]-C6LUT[6]"><a href="#virtex6-CLBLM-bit-MAIN[27][44]">MAIN[27][44]</a></td></tr>

<tr><td>C6LUT bit 7</td><td id="virtex6-CLBLM-SLICE[0]-C6LUT[7]"><a href="#virtex6-CLBLM-bit-MAIN[34][44]">MAIN[34][44]</a></td><td id="virtex6-CLBLM-SLICE[1]-C6LUT[7]"><a href="#virtex6-CLBLM-bit-MAIN[26][44]">MAIN[26][44]</a></td></tr>

<tr><td>C6LUT bit 8</td><td id="virtex6-CLBLM-SLICE[0]-C6LUT[8]"><a href="#virtex6-CLBLM-bit-MAIN[32][47]">MAIN[32][47]</a></td><td id="virtex6-CLBLM-SLICE[1]-C6LUT[8]"><a href="#virtex6-CLBLM-bit-MAIN[29][47]">MAIN[29][47]</a></td></tr>

<tr><td>C6LUT bit 9</td><td id="virtex6-CLBLM-SLICE[0]-C6LUT[9]"><a href="#virtex6-CLBLM-bit-MAIN[33][47]">MAIN[33][47]</a></td><td id="virtex6-CLBLM-SLICE[1]-C6LUT[9]"><a href="#virtex6-CLBLM-bit-MAIN[28][47]">MAIN[28][47]</a></td></tr>

<tr><td>C6LUT bit 10</td><td id="virtex6-CLBLM-SLICE[0]-C6LUT[10]"><a href="#virtex6-CLBLM-bit-MAIN[32][46]">MAIN[32][46]</a></td><td id="virtex6-CLBLM-SLICE[1]-C6LUT[10]"><a href="#virtex6-CLBLM-bit-MAIN[29][46]">MAIN[29][46]</a></td></tr>

<tr><td>C6LUT bit 11</td><td id="virtex6-CLBLM-SLICE[0]-C6LUT[11]"><a href="#virtex6-CLBLM-bit-MAIN[33][46]">MAIN[33][46]</a></td><td id="virtex6-CLBLM-SLICE[1]-C6LUT[11]"><a href="#virtex6-CLBLM-bit-MAIN[28][46]">MAIN[28][46]</a></td></tr>

<tr><td>C6LUT bit 12</td><td id="virtex6-CLBLM-SLICE[0]-C6LUT[12]"><a href="#virtex6-CLBLM-bit-MAIN[32][45]">MAIN[32][45]</a></td><td id="virtex6-CLBLM-SLICE[1]-C6LUT[12]"><a href="#virtex6-CLBLM-bit-MAIN[29][45]">MAIN[29][45]</a></td></tr>

<tr><td>C6LUT bit 13</td><td id="virtex6-CLBLM-SLICE[0]-C6LUT[13]"><a href="#virtex6-CLBLM-bit-MAIN[33][45]">MAIN[33][45]</a></td><td id="virtex6-CLBLM-SLICE[1]-C6LUT[13]"><a href="#virtex6-CLBLM-bit-MAIN[28][45]">MAIN[28][45]</a></td></tr>

<tr><td>C6LUT bit 14</td><td id="virtex6-CLBLM-SLICE[0]-C6LUT[14]"><a href="#virtex6-CLBLM-bit-MAIN[32][44]">MAIN[32][44]</a></td><td id="virtex6-CLBLM-SLICE[1]-C6LUT[14]"><a href="#virtex6-CLBLM-bit-MAIN[29][44]">MAIN[29][44]</a></td></tr>

<tr><td>C6LUT bit 15</td><td id="virtex6-CLBLM-SLICE[0]-C6LUT[15]"><a href="#virtex6-CLBLM-bit-MAIN[33][44]">MAIN[33][44]</a></td><td id="virtex6-CLBLM-SLICE[1]-C6LUT[15]"><a href="#virtex6-CLBLM-bit-MAIN[28][44]">MAIN[28][44]</a></td></tr>

<tr><td>C6LUT bit 16</td><td id="virtex6-CLBLM-SLICE[0]-C6LUT[16]"><a href="#virtex6-CLBLM-bit-MAIN[35][43]">MAIN[35][43]</a></td><td id="virtex6-CLBLM-SLICE[1]-C6LUT[16]"><a href="#virtex6-CLBLM-bit-MAIN[27][43]">MAIN[27][43]</a></td></tr>

<tr><td>C6LUT bit 17</td><td id="virtex6-CLBLM-SLICE[0]-C6LUT[17]"><a href="#virtex6-CLBLM-bit-MAIN[34][43]">MAIN[34][43]</a></td><td id="virtex6-CLBLM-SLICE[1]-C6LUT[17]"><a href="#virtex6-CLBLM-bit-MAIN[26][43]">MAIN[26][43]</a></td></tr>

<tr><td>C6LUT bit 18</td><td id="virtex6-CLBLM-SLICE[0]-C6LUT[18]"><a href="#virtex6-CLBLM-bit-MAIN[35][42]">MAIN[35][42]</a></td><td id="virtex6-CLBLM-SLICE[1]-C6LUT[18]"><a href="#virtex6-CLBLM-bit-MAIN[27][42]">MAIN[27][42]</a></td></tr>

<tr><td>C6LUT bit 19</td><td id="virtex6-CLBLM-SLICE[0]-C6LUT[19]"><a href="#virtex6-CLBLM-bit-MAIN[34][42]">MAIN[34][42]</a></td><td id="virtex6-CLBLM-SLICE[1]-C6LUT[19]"><a href="#virtex6-CLBLM-bit-MAIN[26][42]">MAIN[26][42]</a></td></tr>

<tr><td>C6LUT bit 20</td><td id="virtex6-CLBLM-SLICE[0]-C6LUT[20]"><a href="#virtex6-CLBLM-bit-MAIN[35][41]">MAIN[35][41]</a></td><td id="virtex6-CLBLM-SLICE[1]-C6LUT[20]"><a href="#virtex6-CLBLM-bit-MAIN[27][41]">MAIN[27][41]</a></td></tr>

<tr><td>C6LUT bit 21</td><td id="virtex6-CLBLM-SLICE[0]-C6LUT[21]"><a href="#virtex6-CLBLM-bit-MAIN[34][41]">MAIN[34][41]</a></td><td id="virtex6-CLBLM-SLICE[1]-C6LUT[21]"><a href="#virtex6-CLBLM-bit-MAIN[26][41]">MAIN[26][41]</a></td></tr>

<tr><td>C6LUT bit 22</td><td id="virtex6-CLBLM-SLICE[0]-C6LUT[22]"><a href="#virtex6-CLBLM-bit-MAIN[35][40]">MAIN[35][40]</a></td><td id="virtex6-CLBLM-SLICE[1]-C6LUT[22]"><a href="#virtex6-CLBLM-bit-MAIN[27][40]">MAIN[27][40]</a></td></tr>

<tr><td>C6LUT bit 23</td><td id="virtex6-CLBLM-SLICE[0]-C6LUT[23]"><a href="#virtex6-CLBLM-bit-MAIN[34][40]">MAIN[34][40]</a></td><td id="virtex6-CLBLM-SLICE[1]-C6LUT[23]"><a href="#virtex6-CLBLM-bit-MAIN[26][40]">MAIN[26][40]</a></td></tr>

<tr><td>C6LUT bit 24</td><td id="virtex6-CLBLM-SLICE[0]-C6LUT[24]"><a href="#virtex6-CLBLM-bit-MAIN[32][43]">MAIN[32][43]</a></td><td id="virtex6-CLBLM-SLICE[1]-C6LUT[24]"><a href="#virtex6-CLBLM-bit-MAIN[29][43]">MAIN[29][43]</a></td></tr>

<tr><td>C6LUT bit 25</td><td id="virtex6-CLBLM-SLICE[0]-C6LUT[25]"><a href="#virtex6-CLBLM-bit-MAIN[33][43]">MAIN[33][43]</a></td><td id="virtex6-CLBLM-SLICE[1]-C6LUT[25]"><a href="#virtex6-CLBLM-bit-MAIN[28][43]">MAIN[28][43]</a></td></tr>

<tr><td>C6LUT bit 26</td><td id="virtex6-CLBLM-SLICE[0]-C6LUT[26]"><a href="#virtex6-CLBLM-bit-MAIN[32][42]">MAIN[32][42]</a></td><td id="virtex6-CLBLM-SLICE[1]-C6LUT[26]"><a href="#virtex6-CLBLM-bit-MAIN[29][42]">MAIN[29][42]</a></td></tr>

<tr><td>C6LUT bit 27</td><td id="virtex6-CLBLM-SLICE[0]-C6LUT[27]"><a href="#virtex6-CLBLM-bit-MAIN[33][42]">MAIN[33][42]</a></td><td id="virtex6-CLBLM-SLICE[1]-C6LUT[27]"><a href="#virtex6-CLBLM-bit-MAIN[28][42]">MAIN[28][42]</a></td></tr>

<tr><td>C6LUT bit 28</td><td id="virtex6-CLBLM-SLICE[0]-C6LUT[28]"><a href="#virtex6-CLBLM-bit-MAIN[32][41]">MAIN[32][41]</a></td><td id="virtex6-CLBLM-SLICE[1]-C6LUT[28]"><a href="#virtex6-CLBLM-bit-MAIN[29][41]">MAIN[29][41]</a></td></tr>

<tr><td>C6LUT bit 29</td><td id="virtex6-CLBLM-SLICE[0]-C6LUT[29]"><a href="#virtex6-CLBLM-bit-MAIN[33][41]">MAIN[33][41]</a></td><td id="virtex6-CLBLM-SLICE[1]-C6LUT[29]"><a href="#virtex6-CLBLM-bit-MAIN[28][41]">MAIN[28][41]</a></td></tr>

<tr><td>C6LUT bit 30</td><td id="virtex6-CLBLM-SLICE[0]-C6LUT[30]"><a href="#virtex6-CLBLM-bit-MAIN[32][40]">MAIN[32][40]</a></td><td id="virtex6-CLBLM-SLICE[1]-C6LUT[30]"><a href="#virtex6-CLBLM-bit-MAIN[29][40]">MAIN[29][40]</a></td></tr>

<tr><td>C6LUT bit 31</td><td id="virtex6-CLBLM-SLICE[0]-C6LUT[31]"><a href="#virtex6-CLBLM-bit-MAIN[33][40]">MAIN[33][40]</a></td><td id="virtex6-CLBLM-SLICE[1]-C6LUT[31]"><a href="#virtex6-CLBLM-bit-MAIN[28][40]">MAIN[28][40]</a></td></tr>

<tr><td>C6LUT bit 32</td><td id="virtex6-CLBLM-SLICE[0]-C6LUT[32]"><a href="#virtex6-CLBLM-bit-MAIN[35][39]">MAIN[35][39]</a></td><td id="virtex6-CLBLM-SLICE[1]-C6LUT[32]"><a href="#virtex6-CLBLM-bit-MAIN[27][39]">MAIN[27][39]</a></td></tr>

<tr><td>C6LUT bit 33</td><td id="virtex6-CLBLM-SLICE[0]-C6LUT[33]"><a href="#virtex6-CLBLM-bit-MAIN[34][39]">MAIN[34][39]</a></td><td id="virtex6-CLBLM-SLICE[1]-C6LUT[33]"><a href="#virtex6-CLBLM-bit-MAIN[26][39]">MAIN[26][39]</a></td></tr>

<tr><td>C6LUT bit 34</td><td id="virtex6-CLBLM-SLICE[0]-C6LUT[34]"><a href="#virtex6-CLBLM-bit-MAIN[35][38]">MAIN[35][38]</a></td><td id="virtex6-CLBLM-SLICE[1]-C6LUT[34]"><a href="#virtex6-CLBLM-bit-MAIN[27][38]">MAIN[27][38]</a></td></tr>

<tr><td>C6LUT bit 35</td><td id="virtex6-CLBLM-SLICE[0]-C6LUT[35]"><a href="#virtex6-CLBLM-bit-MAIN[34][38]">MAIN[34][38]</a></td><td id="virtex6-CLBLM-SLICE[1]-C6LUT[35]"><a href="#virtex6-CLBLM-bit-MAIN[26][38]">MAIN[26][38]</a></td></tr>

<tr><td>C6LUT bit 36</td><td id="virtex6-CLBLM-SLICE[0]-C6LUT[36]"><a href="#virtex6-CLBLM-bit-MAIN[35][37]">MAIN[35][37]</a></td><td id="virtex6-CLBLM-SLICE[1]-C6LUT[36]"><a href="#virtex6-CLBLM-bit-MAIN[27][37]">MAIN[27][37]</a></td></tr>

<tr><td>C6LUT bit 37</td><td id="virtex6-CLBLM-SLICE[0]-C6LUT[37]"><a href="#virtex6-CLBLM-bit-MAIN[34][37]">MAIN[34][37]</a></td><td id="virtex6-CLBLM-SLICE[1]-C6LUT[37]"><a href="#virtex6-CLBLM-bit-MAIN[26][37]">MAIN[26][37]</a></td></tr>

<tr><td>C6LUT bit 38</td><td id="virtex6-CLBLM-SLICE[0]-C6LUT[38]"><a href="#virtex6-CLBLM-bit-MAIN[35][36]">MAIN[35][36]</a></td><td id="virtex6-CLBLM-SLICE[1]-C6LUT[38]"><a href="#virtex6-CLBLM-bit-MAIN[27][36]">MAIN[27][36]</a></td></tr>

<tr><td>C6LUT bit 39</td><td id="virtex6-CLBLM-SLICE[0]-C6LUT[39]"><a href="#virtex6-CLBLM-bit-MAIN[34][36]">MAIN[34][36]</a></td><td id="virtex6-CLBLM-SLICE[1]-C6LUT[39]"><a href="#virtex6-CLBLM-bit-MAIN[26][36]">MAIN[26][36]</a></td></tr>

<tr><td>C6LUT bit 40</td><td id="virtex6-CLBLM-SLICE[0]-C6LUT[40]"><a href="#virtex6-CLBLM-bit-MAIN[32][39]">MAIN[32][39]</a></td><td id="virtex6-CLBLM-SLICE[1]-C6LUT[40]"><a href="#virtex6-CLBLM-bit-MAIN[29][39]">MAIN[29][39]</a></td></tr>

<tr><td>C6LUT bit 41</td><td id="virtex6-CLBLM-SLICE[0]-C6LUT[41]"><a href="#virtex6-CLBLM-bit-MAIN[33][39]">MAIN[33][39]</a></td><td id="virtex6-CLBLM-SLICE[1]-C6LUT[41]"><a href="#virtex6-CLBLM-bit-MAIN[28][39]">MAIN[28][39]</a></td></tr>

<tr><td>C6LUT bit 42</td><td id="virtex6-CLBLM-SLICE[0]-C6LUT[42]"><a href="#virtex6-CLBLM-bit-MAIN[32][38]">MAIN[32][38]</a></td><td id="virtex6-CLBLM-SLICE[1]-C6LUT[42]"><a href="#virtex6-CLBLM-bit-MAIN[29][38]">MAIN[29][38]</a></td></tr>

<tr><td>C6LUT bit 43</td><td id="virtex6-CLBLM-SLICE[0]-C6LUT[43]"><a href="#virtex6-CLBLM-bit-MAIN[33][38]">MAIN[33][38]</a></td><td id="virtex6-CLBLM-SLICE[1]-C6LUT[43]"><a href="#virtex6-CLBLM-bit-MAIN[28][38]">MAIN[28][38]</a></td></tr>

<tr><td>C6LUT bit 44</td><td id="virtex6-CLBLM-SLICE[0]-C6LUT[44]"><a href="#virtex6-CLBLM-bit-MAIN[32][37]">MAIN[32][37]</a></td><td id="virtex6-CLBLM-SLICE[1]-C6LUT[44]"><a href="#virtex6-CLBLM-bit-MAIN[29][37]">MAIN[29][37]</a></td></tr>

<tr><td>C6LUT bit 45</td><td id="virtex6-CLBLM-SLICE[0]-C6LUT[45]"><a href="#virtex6-CLBLM-bit-MAIN[33][37]">MAIN[33][37]</a></td><td id="virtex6-CLBLM-SLICE[1]-C6LUT[45]"><a href="#virtex6-CLBLM-bit-MAIN[28][37]">MAIN[28][37]</a></td></tr>

<tr><td>C6LUT bit 46</td><td id="virtex6-CLBLM-SLICE[0]-C6LUT[46]"><a href="#virtex6-CLBLM-bit-MAIN[32][36]">MAIN[32][36]</a></td><td id="virtex6-CLBLM-SLICE[1]-C6LUT[46]"><a href="#virtex6-CLBLM-bit-MAIN[29][36]">MAIN[29][36]</a></td></tr>

<tr><td>C6LUT bit 47</td><td id="virtex6-CLBLM-SLICE[0]-C6LUT[47]"><a href="#virtex6-CLBLM-bit-MAIN[33][36]">MAIN[33][36]</a></td><td id="virtex6-CLBLM-SLICE[1]-C6LUT[47]"><a href="#virtex6-CLBLM-bit-MAIN[28][36]">MAIN[28][36]</a></td></tr>

<tr><td>C6LUT bit 48</td><td id="virtex6-CLBLM-SLICE[0]-C6LUT[48]"><a href="#virtex6-CLBLM-bit-MAIN[35][35]">MAIN[35][35]</a></td><td id="virtex6-CLBLM-SLICE[1]-C6LUT[48]"><a href="#virtex6-CLBLM-bit-MAIN[27][35]">MAIN[27][35]</a></td></tr>

<tr><td>C6LUT bit 49</td><td id="virtex6-CLBLM-SLICE[0]-C6LUT[49]"><a href="#virtex6-CLBLM-bit-MAIN[34][35]">MAIN[34][35]</a></td><td id="virtex6-CLBLM-SLICE[1]-C6LUT[49]"><a href="#virtex6-CLBLM-bit-MAIN[26][35]">MAIN[26][35]</a></td></tr>

<tr><td>C6LUT bit 50</td><td id="virtex6-CLBLM-SLICE[0]-C6LUT[50]"><a href="#virtex6-CLBLM-bit-MAIN[35][34]">MAIN[35][34]</a></td><td id="virtex6-CLBLM-SLICE[1]-C6LUT[50]"><a href="#virtex6-CLBLM-bit-MAIN[27][34]">MAIN[27][34]</a></td></tr>

<tr><td>C6LUT bit 51</td><td id="virtex6-CLBLM-SLICE[0]-C6LUT[51]"><a href="#virtex6-CLBLM-bit-MAIN[34][34]">MAIN[34][34]</a></td><td id="virtex6-CLBLM-SLICE[1]-C6LUT[51]"><a href="#virtex6-CLBLM-bit-MAIN[26][34]">MAIN[26][34]</a></td></tr>

<tr><td>C6LUT bit 52</td><td id="virtex6-CLBLM-SLICE[0]-C6LUT[52]"><a href="#virtex6-CLBLM-bit-MAIN[35][33]">MAIN[35][33]</a></td><td id="virtex6-CLBLM-SLICE[1]-C6LUT[52]"><a href="#virtex6-CLBLM-bit-MAIN[27][33]">MAIN[27][33]</a></td></tr>

<tr><td>C6LUT bit 53</td><td id="virtex6-CLBLM-SLICE[0]-C6LUT[53]"><a href="#virtex6-CLBLM-bit-MAIN[34][33]">MAIN[34][33]</a></td><td id="virtex6-CLBLM-SLICE[1]-C6LUT[53]"><a href="#virtex6-CLBLM-bit-MAIN[26][33]">MAIN[26][33]</a></td></tr>

<tr><td>C6LUT bit 54</td><td id="virtex6-CLBLM-SLICE[0]-C6LUT[54]"><a href="#virtex6-CLBLM-bit-MAIN[35][32]">MAIN[35][32]</a></td><td id="virtex6-CLBLM-SLICE[1]-C6LUT[54]"><a href="#virtex6-CLBLM-bit-MAIN[27][32]">MAIN[27][32]</a></td></tr>

<tr><td>C6LUT bit 55</td><td id="virtex6-CLBLM-SLICE[0]-C6LUT[55]"><a href="#virtex6-CLBLM-bit-MAIN[34][32]">MAIN[34][32]</a></td><td id="virtex6-CLBLM-SLICE[1]-C6LUT[55]"><a href="#virtex6-CLBLM-bit-MAIN[26][32]">MAIN[26][32]</a></td></tr>

<tr><td>C6LUT bit 56</td><td id="virtex6-CLBLM-SLICE[0]-C6LUT[56]"><a href="#virtex6-CLBLM-bit-MAIN[32][35]">MAIN[32][35]</a></td><td id="virtex6-CLBLM-SLICE[1]-C6LUT[56]"><a href="#virtex6-CLBLM-bit-MAIN[29][35]">MAIN[29][35]</a></td></tr>

<tr><td>C6LUT bit 57</td><td id="virtex6-CLBLM-SLICE[0]-C6LUT[57]"><a href="#virtex6-CLBLM-bit-MAIN[33][35]">MAIN[33][35]</a></td><td id="virtex6-CLBLM-SLICE[1]-C6LUT[57]"><a href="#virtex6-CLBLM-bit-MAIN[28][35]">MAIN[28][35]</a></td></tr>

<tr><td>C6LUT bit 58</td><td id="virtex6-CLBLM-SLICE[0]-C6LUT[58]"><a href="#virtex6-CLBLM-bit-MAIN[32][34]">MAIN[32][34]</a></td><td id="virtex6-CLBLM-SLICE[1]-C6LUT[58]"><a href="#virtex6-CLBLM-bit-MAIN[29][34]">MAIN[29][34]</a></td></tr>

<tr><td>C6LUT bit 59</td><td id="virtex6-CLBLM-SLICE[0]-C6LUT[59]"><a href="#virtex6-CLBLM-bit-MAIN[33][34]">MAIN[33][34]</a></td><td id="virtex6-CLBLM-SLICE[1]-C6LUT[59]"><a href="#virtex6-CLBLM-bit-MAIN[28][34]">MAIN[28][34]</a></td></tr>

<tr><td>C6LUT bit 60</td><td id="virtex6-CLBLM-SLICE[0]-C6LUT[60]"><a href="#virtex6-CLBLM-bit-MAIN[32][33]">MAIN[32][33]</a></td><td id="virtex6-CLBLM-SLICE[1]-C6LUT[60]"><a href="#virtex6-CLBLM-bit-MAIN[29][33]">MAIN[29][33]</a></td></tr>

<tr><td>C6LUT bit 61</td><td id="virtex6-CLBLM-SLICE[0]-C6LUT[61]"><a href="#virtex6-CLBLM-bit-MAIN[33][33]">MAIN[33][33]</a></td><td id="virtex6-CLBLM-SLICE[1]-C6LUT[61]"><a href="#virtex6-CLBLM-bit-MAIN[28][33]">MAIN[28][33]</a></td></tr>

<tr><td>C6LUT bit 62</td><td id="virtex6-CLBLM-SLICE[0]-C6LUT[62]"><a href="#virtex6-CLBLM-bit-MAIN[32][32]">MAIN[32][32]</a></td><td id="virtex6-CLBLM-SLICE[1]-C6LUT[62]"><a href="#virtex6-CLBLM-bit-MAIN[29][32]">MAIN[29][32]</a></td></tr>

<tr><td>C6LUT bit 63</td><td id="virtex6-CLBLM-SLICE[0]-C6LUT[63]"><a href="#virtex6-CLBLM-bit-MAIN[33][32]">MAIN[33][32]</a></td><td id="virtex6-CLBLM-SLICE[1]-C6LUT[63]"><a href="#virtex6-CLBLM-bit-MAIN[28][32]">MAIN[28][32]</a></td></tr>

<tr><td>D6LUT bit 0</td><td id="virtex6-CLBLM-SLICE[0]-D6LUT[0]"><a href="#virtex6-CLBLM-bit-MAIN[35][63]">MAIN[35][63]</a></td><td id="virtex6-CLBLM-SLICE[1]-D6LUT[0]"><a href="#virtex6-CLBLM-bit-MAIN[27][63]">MAIN[27][63]</a></td></tr>

<tr><td>D6LUT bit 1</td><td id="virtex6-CLBLM-SLICE[0]-D6LUT[1]"><a href="#virtex6-CLBLM-bit-MAIN[34][63]">MAIN[34][63]</a></td><td id="virtex6-CLBLM-SLICE[1]-D6LUT[1]"><a href="#virtex6-CLBLM-bit-MAIN[26][63]">MAIN[26][63]</a></td></tr>

<tr><td>D6LUT bit 2</td><td id="virtex6-CLBLM-SLICE[0]-D6LUT[2]"><a href="#virtex6-CLBLM-bit-MAIN[35][62]">MAIN[35][62]</a></td><td id="virtex6-CLBLM-SLICE[1]-D6LUT[2]"><a href="#virtex6-CLBLM-bit-MAIN[27][62]">MAIN[27][62]</a></td></tr>

<tr><td>D6LUT bit 3</td><td id="virtex6-CLBLM-SLICE[0]-D6LUT[3]"><a href="#virtex6-CLBLM-bit-MAIN[34][62]">MAIN[34][62]</a></td><td id="virtex6-CLBLM-SLICE[1]-D6LUT[3]"><a href="#virtex6-CLBLM-bit-MAIN[26][62]">MAIN[26][62]</a></td></tr>

<tr><td>D6LUT bit 4</td><td id="virtex6-CLBLM-SLICE[0]-D6LUT[4]"><a href="#virtex6-CLBLM-bit-MAIN[35][61]">MAIN[35][61]</a></td><td id="virtex6-CLBLM-SLICE[1]-D6LUT[4]"><a href="#virtex6-CLBLM-bit-MAIN[27][61]">MAIN[27][61]</a></td></tr>

<tr><td>D6LUT bit 5</td><td id="virtex6-CLBLM-SLICE[0]-D6LUT[5]"><a href="#virtex6-CLBLM-bit-MAIN[34][61]">MAIN[34][61]</a></td><td id="virtex6-CLBLM-SLICE[1]-D6LUT[5]"><a href="#virtex6-CLBLM-bit-MAIN[26][61]">MAIN[26][61]</a></td></tr>

<tr><td>D6LUT bit 6</td><td id="virtex6-CLBLM-SLICE[0]-D6LUT[6]"><a href="#virtex6-CLBLM-bit-MAIN[35][60]">MAIN[35][60]</a></td><td id="virtex6-CLBLM-SLICE[1]-D6LUT[6]"><a href="#virtex6-CLBLM-bit-MAIN[27][60]">MAIN[27][60]</a></td></tr>

<tr><td>D6LUT bit 7</td><td id="virtex6-CLBLM-SLICE[0]-D6LUT[7]"><a href="#virtex6-CLBLM-bit-MAIN[34][60]">MAIN[34][60]</a></td><td id="virtex6-CLBLM-SLICE[1]-D6LUT[7]"><a href="#virtex6-CLBLM-bit-MAIN[26][60]">MAIN[26][60]</a></td></tr>

<tr><td>D6LUT bit 8</td><td id="virtex6-CLBLM-SLICE[0]-D6LUT[8]"><a href="#virtex6-CLBLM-bit-MAIN[32][63]">MAIN[32][63]</a></td><td id="virtex6-CLBLM-SLICE[1]-D6LUT[8]"><a href="#virtex6-CLBLM-bit-MAIN[29][63]">MAIN[29][63]</a></td></tr>

<tr><td>D6LUT bit 9</td><td id="virtex6-CLBLM-SLICE[0]-D6LUT[9]"><a href="#virtex6-CLBLM-bit-MAIN[33][63]">MAIN[33][63]</a></td><td id="virtex6-CLBLM-SLICE[1]-D6LUT[9]"><a href="#virtex6-CLBLM-bit-MAIN[28][63]">MAIN[28][63]</a></td></tr>

<tr><td>D6LUT bit 10</td><td id="virtex6-CLBLM-SLICE[0]-D6LUT[10]"><a href="#virtex6-CLBLM-bit-MAIN[32][62]">MAIN[32][62]</a></td><td id="virtex6-CLBLM-SLICE[1]-D6LUT[10]"><a href="#virtex6-CLBLM-bit-MAIN[29][62]">MAIN[29][62]</a></td></tr>

<tr><td>D6LUT bit 11</td><td id="virtex6-CLBLM-SLICE[0]-D6LUT[11]"><a href="#virtex6-CLBLM-bit-MAIN[33][62]">MAIN[33][62]</a></td><td id="virtex6-CLBLM-SLICE[1]-D6LUT[11]"><a href="#virtex6-CLBLM-bit-MAIN[28][62]">MAIN[28][62]</a></td></tr>

<tr><td>D6LUT bit 12</td><td id="virtex6-CLBLM-SLICE[0]-D6LUT[12]"><a href="#virtex6-CLBLM-bit-MAIN[32][61]">MAIN[32][61]</a></td><td id="virtex6-CLBLM-SLICE[1]-D6LUT[12]"><a href="#virtex6-CLBLM-bit-MAIN[29][61]">MAIN[29][61]</a></td></tr>

<tr><td>D6LUT bit 13</td><td id="virtex6-CLBLM-SLICE[0]-D6LUT[13]"><a href="#virtex6-CLBLM-bit-MAIN[33][61]">MAIN[33][61]</a></td><td id="virtex6-CLBLM-SLICE[1]-D6LUT[13]"><a href="#virtex6-CLBLM-bit-MAIN[28][61]">MAIN[28][61]</a></td></tr>

<tr><td>D6LUT bit 14</td><td id="virtex6-CLBLM-SLICE[0]-D6LUT[14]"><a href="#virtex6-CLBLM-bit-MAIN[32][60]">MAIN[32][60]</a></td><td id="virtex6-CLBLM-SLICE[1]-D6LUT[14]"><a href="#virtex6-CLBLM-bit-MAIN[29][60]">MAIN[29][60]</a></td></tr>

<tr><td>D6LUT bit 15</td><td id="virtex6-CLBLM-SLICE[0]-D6LUT[15]"><a href="#virtex6-CLBLM-bit-MAIN[33][60]">MAIN[33][60]</a></td><td id="virtex6-CLBLM-SLICE[1]-D6LUT[15]"><a href="#virtex6-CLBLM-bit-MAIN[28][60]">MAIN[28][60]</a></td></tr>

<tr><td>D6LUT bit 16</td><td id="virtex6-CLBLM-SLICE[0]-D6LUT[16]"><a href="#virtex6-CLBLM-bit-MAIN[35][59]">MAIN[35][59]</a></td><td id="virtex6-CLBLM-SLICE[1]-D6LUT[16]"><a href="#virtex6-CLBLM-bit-MAIN[27][59]">MAIN[27][59]</a></td></tr>

<tr><td>D6LUT bit 17</td><td id="virtex6-CLBLM-SLICE[0]-D6LUT[17]"><a href="#virtex6-CLBLM-bit-MAIN[34][59]">MAIN[34][59]</a></td><td id="virtex6-CLBLM-SLICE[1]-D6LUT[17]"><a href="#virtex6-CLBLM-bit-MAIN[26][59]">MAIN[26][59]</a></td></tr>

<tr><td>D6LUT bit 18</td><td id="virtex6-CLBLM-SLICE[0]-D6LUT[18]"><a href="#virtex6-CLBLM-bit-MAIN[35][58]">MAIN[35][58]</a></td><td id="virtex6-CLBLM-SLICE[1]-D6LUT[18]"><a href="#virtex6-CLBLM-bit-MAIN[27][58]">MAIN[27][58]</a></td></tr>

<tr><td>D6LUT bit 19</td><td id="virtex6-CLBLM-SLICE[0]-D6LUT[19]"><a href="#virtex6-CLBLM-bit-MAIN[34][58]">MAIN[34][58]</a></td><td id="virtex6-CLBLM-SLICE[1]-D6LUT[19]"><a href="#virtex6-CLBLM-bit-MAIN[26][58]">MAIN[26][58]</a></td></tr>

<tr><td>D6LUT bit 20</td><td id="virtex6-CLBLM-SLICE[0]-D6LUT[20]"><a href="#virtex6-CLBLM-bit-MAIN[35][57]">MAIN[35][57]</a></td><td id="virtex6-CLBLM-SLICE[1]-D6LUT[20]"><a href="#virtex6-CLBLM-bit-MAIN[27][57]">MAIN[27][57]</a></td></tr>

<tr><td>D6LUT bit 21</td><td id="virtex6-CLBLM-SLICE[0]-D6LUT[21]"><a href="#virtex6-CLBLM-bit-MAIN[34][57]">MAIN[34][57]</a></td><td id="virtex6-CLBLM-SLICE[1]-D6LUT[21]"><a href="#virtex6-CLBLM-bit-MAIN[26][57]">MAIN[26][57]</a></td></tr>

<tr><td>D6LUT bit 22</td><td id="virtex6-CLBLM-SLICE[0]-D6LUT[22]"><a href="#virtex6-CLBLM-bit-MAIN[35][56]">MAIN[35][56]</a></td><td id="virtex6-CLBLM-SLICE[1]-D6LUT[22]"><a href="#virtex6-CLBLM-bit-MAIN[27][56]">MAIN[27][56]</a></td></tr>

<tr><td>D6LUT bit 23</td><td id="virtex6-CLBLM-SLICE[0]-D6LUT[23]"><a href="#virtex6-CLBLM-bit-MAIN[34][56]">MAIN[34][56]</a></td><td id="virtex6-CLBLM-SLICE[1]-D6LUT[23]"><a href="#virtex6-CLBLM-bit-MAIN[26][56]">MAIN[26][56]</a></td></tr>

<tr><td>D6LUT bit 24</td><td id="virtex6-CLBLM-SLICE[0]-D6LUT[24]"><a href="#virtex6-CLBLM-bit-MAIN[32][59]">MAIN[32][59]</a></td><td id="virtex6-CLBLM-SLICE[1]-D6LUT[24]"><a href="#virtex6-CLBLM-bit-MAIN[29][59]">MAIN[29][59]</a></td></tr>

<tr><td>D6LUT bit 25</td><td id="virtex6-CLBLM-SLICE[0]-D6LUT[25]"><a href="#virtex6-CLBLM-bit-MAIN[33][59]">MAIN[33][59]</a></td><td id="virtex6-CLBLM-SLICE[1]-D6LUT[25]"><a href="#virtex6-CLBLM-bit-MAIN[28][59]">MAIN[28][59]</a></td></tr>

<tr><td>D6LUT bit 26</td><td id="virtex6-CLBLM-SLICE[0]-D6LUT[26]"><a href="#virtex6-CLBLM-bit-MAIN[32][58]">MAIN[32][58]</a></td><td id="virtex6-CLBLM-SLICE[1]-D6LUT[26]"><a href="#virtex6-CLBLM-bit-MAIN[29][58]">MAIN[29][58]</a></td></tr>

<tr><td>D6LUT bit 27</td><td id="virtex6-CLBLM-SLICE[0]-D6LUT[27]"><a href="#virtex6-CLBLM-bit-MAIN[33][58]">MAIN[33][58]</a></td><td id="virtex6-CLBLM-SLICE[1]-D6LUT[27]"><a href="#virtex6-CLBLM-bit-MAIN[28][58]">MAIN[28][58]</a></td></tr>

<tr><td>D6LUT bit 28</td><td id="virtex6-CLBLM-SLICE[0]-D6LUT[28]"><a href="#virtex6-CLBLM-bit-MAIN[32][57]">MAIN[32][57]</a></td><td id="virtex6-CLBLM-SLICE[1]-D6LUT[28]"><a href="#virtex6-CLBLM-bit-MAIN[29][57]">MAIN[29][57]</a></td></tr>

<tr><td>D6LUT bit 29</td><td id="virtex6-CLBLM-SLICE[0]-D6LUT[29]"><a href="#virtex6-CLBLM-bit-MAIN[33][57]">MAIN[33][57]</a></td><td id="virtex6-CLBLM-SLICE[1]-D6LUT[29]"><a href="#virtex6-CLBLM-bit-MAIN[28][57]">MAIN[28][57]</a></td></tr>

<tr><td>D6LUT bit 30</td><td id="virtex6-CLBLM-SLICE[0]-D6LUT[30]"><a href="#virtex6-CLBLM-bit-MAIN[32][56]">MAIN[32][56]</a></td><td id="virtex6-CLBLM-SLICE[1]-D6LUT[30]"><a href="#virtex6-CLBLM-bit-MAIN[29][56]">MAIN[29][56]</a></td></tr>

<tr><td>D6LUT bit 31</td><td id="virtex6-CLBLM-SLICE[0]-D6LUT[31]"><a href="#virtex6-CLBLM-bit-MAIN[33][56]">MAIN[33][56]</a></td><td id="virtex6-CLBLM-SLICE[1]-D6LUT[31]"><a href="#virtex6-CLBLM-bit-MAIN[28][56]">MAIN[28][56]</a></td></tr>

<tr><td>D6LUT bit 32</td><td id="virtex6-CLBLM-SLICE[0]-D6LUT[32]"><a href="#virtex6-CLBLM-bit-MAIN[35][55]">MAIN[35][55]</a></td><td id="virtex6-CLBLM-SLICE[1]-D6LUT[32]"><a href="#virtex6-CLBLM-bit-MAIN[27][55]">MAIN[27][55]</a></td></tr>

<tr><td>D6LUT bit 33</td><td id="virtex6-CLBLM-SLICE[0]-D6LUT[33]"><a href="#virtex6-CLBLM-bit-MAIN[34][55]">MAIN[34][55]</a></td><td id="virtex6-CLBLM-SLICE[1]-D6LUT[33]"><a href="#virtex6-CLBLM-bit-MAIN[26][55]">MAIN[26][55]</a></td></tr>

<tr><td>D6LUT bit 34</td><td id="virtex6-CLBLM-SLICE[0]-D6LUT[34]"><a href="#virtex6-CLBLM-bit-MAIN[35][54]">MAIN[35][54]</a></td><td id="virtex6-CLBLM-SLICE[1]-D6LUT[34]"><a href="#virtex6-CLBLM-bit-MAIN[27][54]">MAIN[27][54]</a></td></tr>

<tr><td>D6LUT bit 35</td><td id="virtex6-CLBLM-SLICE[0]-D6LUT[35]"><a href="#virtex6-CLBLM-bit-MAIN[34][54]">MAIN[34][54]</a></td><td id="virtex6-CLBLM-SLICE[1]-D6LUT[35]"><a href="#virtex6-CLBLM-bit-MAIN[26][54]">MAIN[26][54]</a></td></tr>

<tr><td>D6LUT bit 36</td><td id="virtex6-CLBLM-SLICE[0]-D6LUT[36]"><a href="#virtex6-CLBLM-bit-MAIN[35][53]">MAIN[35][53]</a></td><td id="virtex6-CLBLM-SLICE[1]-D6LUT[36]"><a href="#virtex6-CLBLM-bit-MAIN[27][53]">MAIN[27][53]</a></td></tr>

<tr><td>D6LUT bit 37</td><td id="virtex6-CLBLM-SLICE[0]-D6LUT[37]"><a href="#virtex6-CLBLM-bit-MAIN[34][53]">MAIN[34][53]</a></td><td id="virtex6-CLBLM-SLICE[1]-D6LUT[37]"><a href="#virtex6-CLBLM-bit-MAIN[26][53]">MAIN[26][53]</a></td></tr>

<tr><td>D6LUT bit 38</td><td id="virtex6-CLBLM-SLICE[0]-D6LUT[38]"><a href="#virtex6-CLBLM-bit-MAIN[35][52]">MAIN[35][52]</a></td><td id="virtex6-CLBLM-SLICE[1]-D6LUT[38]"><a href="#virtex6-CLBLM-bit-MAIN[27][52]">MAIN[27][52]</a></td></tr>

<tr><td>D6LUT bit 39</td><td id="virtex6-CLBLM-SLICE[0]-D6LUT[39]"><a href="#virtex6-CLBLM-bit-MAIN[34][52]">MAIN[34][52]</a></td><td id="virtex6-CLBLM-SLICE[1]-D6LUT[39]"><a href="#virtex6-CLBLM-bit-MAIN[26][52]">MAIN[26][52]</a></td></tr>

<tr><td>D6LUT bit 40</td><td id="virtex6-CLBLM-SLICE[0]-D6LUT[40]"><a href="#virtex6-CLBLM-bit-MAIN[32][55]">MAIN[32][55]</a></td><td id="virtex6-CLBLM-SLICE[1]-D6LUT[40]"><a href="#virtex6-CLBLM-bit-MAIN[29][55]">MAIN[29][55]</a></td></tr>

<tr><td>D6LUT bit 41</td><td id="virtex6-CLBLM-SLICE[0]-D6LUT[41]"><a href="#virtex6-CLBLM-bit-MAIN[33][55]">MAIN[33][55]</a></td><td id="virtex6-CLBLM-SLICE[1]-D6LUT[41]"><a href="#virtex6-CLBLM-bit-MAIN[28][55]">MAIN[28][55]</a></td></tr>

<tr><td>D6LUT bit 42</td><td id="virtex6-CLBLM-SLICE[0]-D6LUT[42]"><a href="#virtex6-CLBLM-bit-MAIN[32][54]">MAIN[32][54]</a></td><td id="virtex6-CLBLM-SLICE[1]-D6LUT[42]"><a href="#virtex6-CLBLM-bit-MAIN[29][54]">MAIN[29][54]</a></td></tr>

<tr><td>D6LUT bit 43</td><td id="virtex6-CLBLM-SLICE[0]-D6LUT[43]"><a href="#virtex6-CLBLM-bit-MAIN[33][54]">MAIN[33][54]</a></td><td id="virtex6-CLBLM-SLICE[1]-D6LUT[43]"><a href="#virtex6-CLBLM-bit-MAIN[28][54]">MAIN[28][54]</a></td></tr>

<tr><td>D6LUT bit 44</td><td id="virtex6-CLBLM-SLICE[0]-D6LUT[44]"><a href="#virtex6-CLBLM-bit-MAIN[32][53]">MAIN[32][53]</a></td><td id="virtex6-CLBLM-SLICE[1]-D6LUT[44]"><a href="#virtex6-CLBLM-bit-MAIN[29][53]">MAIN[29][53]</a></td></tr>

<tr><td>D6LUT bit 45</td><td id="virtex6-CLBLM-SLICE[0]-D6LUT[45]"><a href="#virtex6-CLBLM-bit-MAIN[33][53]">MAIN[33][53]</a></td><td id="virtex6-CLBLM-SLICE[1]-D6LUT[45]"><a href="#virtex6-CLBLM-bit-MAIN[28][53]">MAIN[28][53]</a></td></tr>

<tr><td>D6LUT bit 46</td><td id="virtex6-CLBLM-SLICE[0]-D6LUT[46]"><a href="#virtex6-CLBLM-bit-MAIN[32][52]">MAIN[32][52]</a></td><td id="virtex6-CLBLM-SLICE[1]-D6LUT[46]"><a href="#virtex6-CLBLM-bit-MAIN[29][52]">MAIN[29][52]</a></td></tr>

<tr><td>D6LUT bit 47</td><td id="virtex6-CLBLM-SLICE[0]-D6LUT[47]"><a href="#virtex6-CLBLM-bit-MAIN[33][52]">MAIN[33][52]</a></td><td id="virtex6-CLBLM-SLICE[1]-D6LUT[47]"><a href="#virtex6-CLBLM-bit-MAIN[28][52]">MAIN[28][52]</a></td></tr>

<tr><td>D6LUT bit 48</td><td id="virtex6-CLBLM-SLICE[0]-D6LUT[48]"><a href="#virtex6-CLBLM-bit-MAIN[35][51]">MAIN[35][51]</a></td><td id="virtex6-CLBLM-SLICE[1]-D6LUT[48]"><a href="#virtex6-CLBLM-bit-MAIN[27][51]">MAIN[27][51]</a></td></tr>

<tr><td>D6LUT bit 49</td><td id="virtex6-CLBLM-SLICE[0]-D6LUT[49]"><a href="#virtex6-CLBLM-bit-MAIN[34][51]">MAIN[34][51]</a></td><td id="virtex6-CLBLM-SLICE[1]-D6LUT[49]"><a href="#virtex6-CLBLM-bit-MAIN[26][51]">MAIN[26][51]</a></td></tr>

<tr><td>D6LUT bit 50</td><td id="virtex6-CLBLM-SLICE[0]-D6LUT[50]"><a href="#virtex6-CLBLM-bit-MAIN[35][50]">MAIN[35][50]</a></td><td id="virtex6-CLBLM-SLICE[1]-D6LUT[50]"><a href="#virtex6-CLBLM-bit-MAIN[27][50]">MAIN[27][50]</a></td></tr>

<tr><td>D6LUT bit 51</td><td id="virtex6-CLBLM-SLICE[0]-D6LUT[51]"><a href="#virtex6-CLBLM-bit-MAIN[34][50]">MAIN[34][50]</a></td><td id="virtex6-CLBLM-SLICE[1]-D6LUT[51]"><a href="#virtex6-CLBLM-bit-MAIN[26][50]">MAIN[26][50]</a></td></tr>

<tr><td>D6LUT bit 52</td><td id="virtex6-CLBLM-SLICE[0]-D6LUT[52]"><a href="#virtex6-CLBLM-bit-MAIN[35][49]">MAIN[35][49]</a></td><td id="virtex6-CLBLM-SLICE[1]-D6LUT[52]"><a href="#virtex6-CLBLM-bit-MAIN[27][49]">MAIN[27][49]</a></td></tr>

<tr><td>D6LUT bit 53</td><td id="virtex6-CLBLM-SLICE[0]-D6LUT[53]"><a href="#virtex6-CLBLM-bit-MAIN[34][49]">MAIN[34][49]</a></td><td id="virtex6-CLBLM-SLICE[1]-D6LUT[53]"><a href="#virtex6-CLBLM-bit-MAIN[26][49]">MAIN[26][49]</a></td></tr>

<tr><td>D6LUT bit 54</td><td id="virtex6-CLBLM-SLICE[0]-D6LUT[54]"><a href="#virtex6-CLBLM-bit-MAIN[35][48]">MAIN[35][48]</a></td><td id="virtex6-CLBLM-SLICE[1]-D6LUT[54]"><a href="#virtex6-CLBLM-bit-MAIN[27][48]">MAIN[27][48]</a></td></tr>

<tr><td>D6LUT bit 55</td><td id="virtex6-CLBLM-SLICE[0]-D6LUT[55]"><a href="#virtex6-CLBLM-bit-MAIN[34][48]">MAIN[34][48]</a></td><td id="virtex6-CLBLM-SLICE[1]-D6LUT[55]"><a href="#virtex6-CLBLM-bit-MAIN[26][48]">MAIN[26][48]</a></td></tr>

<tr><td>D6LUT bit 56</td><td id="virtex6-CLBLM-SLICE[0]-D6LUT[56]"><a href="#virtex6-CLBLM-bit-MAIN[32][51]">MAIN[32][51]</a></td><td id="virtex6-CLBLM-SLICE[1]-D6LUT[56]"><a href="#virtex6-CLBLM-bit-MAIN[29][51]">MAIN[29][51]</a></td></tr>

<tr><td>D6LUT bit 57</td><td id="virtex6-CLBLM-SLICE[0]-D6LUT[57]"><a href="#virtex6-CLBLM-bit-MAIN[33][51]">MAIN[33][51]</a></td><td id="virtex6-CLBLM-SLICE[1]-D6LUT[57]"><a href="#virtex6-CLBLM-bit-MAIN[28][51]">MAIN[28][51]</a></td></tr>

<tr><td>D6LUT bit 58</td><td id="virtex6-CLBLM-SLICE[0]-D6LUT[58]"><a href="#virtex6-CLBLM-bit-MAIN[32][50]">MAIN[32][50]</a></td><td id="virtex6-CLBLM-SLICE[1]-D6LUT[58]"><a href="#virtex6-CLBLM-bit-MAIN[29][50]">MAIN[29][50]</a></td></tr>

<tr><td>D6LUT bit 59</td><td id="virtex6-CLBLM-SLICE[0]-D6LUT[59]"><a href="#virtex6-CLBLM-bit-MAIN[33][50]">MAIN[33][50]</a></td><td id="virtex6-CLBLM-SLICE[1]-D6LUT[59]"><a href="#virtex6-CLBLM-bit-MAIN[28][50]">MAIN[28][50]</a></td></tr>

<tr><td>D6LUT bit 60</td><td id="virtex6-CLBLM-SLICE[0]-D6LUT[60]"><a href="#virtex6-CLBLM-bit-MAIN[32][49]">MAIN[32][49]</a></td><td id="virtex6-CLBLM-SLICE[1]-D6LUT[60]"><a href="#virtex6-CLBLM-bit-MAIN[29][49]">MAIN[29][49]</a></td></tr>

<tr><td>D6LUT bit 61</td><td id="virtex6-CLBLM-SLICE[0]-D6LUT[61]"><a href="#virtex6-CLBLM-bit-MAIN[33][49]">MAIN[33][49]</a></td><td id="virtex6-CLBLM-SLICE[1]-D6LUT[61]"><a href="#virtex6-CLBLM-bit-MAIN[28][49]">MAIN[28][49]</a></td></tr>

<tr><td>D6LUT bit 62</td><td id="virtex6-CLBLM-SLICE[0]-D6LUT[62]"><a href="#virtex6-CLBLM-bit-MAIN[32][48]">MAIN[32][48]</a></td><td id="virtex6-CLBLM-SLICE[1]-D6LUT[62]"><a href="#virtex6-CLBLM-bit-MAIN[29][48]">MAIN[29][48]</a></td></tr>

<tr><td>D6LUT bit 63</td><td id="virtex6-CLBLM-SLICE[0]-D6LUT[63]"><a href="#virtex6-CLBLM-bit-MAIN[33][48]">MAIN[33][48]</a></td><td id="virtex6-CLBLM-SLICE[1]-D6LUT[63]"><a href="#virtex6-CLBLM-bit-MAIN[28][48]">MAIN[28][48]</a></td></tr>

<tr><td>MUX_ADI1</td><td><a href="#virtex6-CLBLM-SLICE[0]-MUX_ADI1">[enum: SLICE_MUX_ADI1]</a></td><td>-</td></tr>

<tr><td>MUX_BDI1</td><td><a href="#virtex6-CLBLM-SLICE[0]-MUX_BDI1">[enum: SLICE_MUX_BDI1]</a></td><td>-</td></tr>

<tr><td>MUX_CDI1</td><td><a href="#virtex6-CLBLM-SLICE[0]-MUX_CDI1">[enum: SLICE_MUX_CDI1]</a></td><td>-</td></tr>

<tr><td>MUX_WE</td><td><a href="#virtex6-CLBLM-SLICE[0]-MUX_WE">[enum: SLICE_MUX_WE]</a></td><td>-</td></tr>

<tr><td>ARAMMODE</td><td><a href="#virtex6-CLBLM-SLICE[0]-ARAMMODE">[enum: SLICE_RAMMODE]</a></td><td>-</td></tr>

<tr><td>BRAMMODE</td><td><a href="#virtex6-CLBLM-SLICE[0]-BRAMMODE">[enum: SLICE_RAMMODE]</a></td><td>-</td></tr>

<tr><td>CRAMMODE</td><td><a href="#virtex6-CLBLM-SLICE[0]-CRAMMODE">[enum: SLICE_RAMMODE]</a></td><td>-</td></tr>

<tr><td>DRAMMODE</td><td><a href="#virtex6-CLBLM-SLICE[0]-DRAMMODE">[enum: SLICE_RAMMODE]</a></td><td>-</td></tr>

<tr><td>WA7USED</td><td id="virtex6-CLBLM-SLICE[0]-WA7USED"><a href="#virtex6-CLBLM-bit-MAIN[25][60]">MAIN[25][60]</a></td><td>-</td></tr>

<tr><td>WA8USED</td><td id="virtex6-CLBLM-SLICE[0]-WA8USED"><a href="#virtex6-CLBLM-bit-MAIN[24][62]">MAIN[24][62]</a></td><td>-</td></tr>

<tr><td>PRECYINIT</td><td><a href="#virtex6-CLBLM-SLICE[0]-PRECYINIT">[enum: SLICE_PRECYINIT]</a></td><td><a href="#virtex6-CLBLM-SLICE[1]-PRECYINIT">[enum: SLICE_PRECYINIT]</a></td></tr>

<tr><td>CYINIT</td><td><a href="#virtex6-CLBLM-SLICE[0]-CYINIT">[enum: SLICE_CYINIT]</a></td><td><a href="#virtex6-CLBLM-SLICE[1]-CYINIT">[enum: SLICE_CYINIT]</a></td></tr>

<tr><td>MUX_ACY0</td><td><a href="#virtex6-CLBLM-SLICE[0]-MUX_ACY0">[enum: SLICE_MUX_ACY0]</a></td><td><a href="#virtex6-CLBLM-SLICE[1]-MUX_ACY0">[enum: SLICE_MUX_ACY0]</a></td></tr>

<tr><td>MUX_BCY0</td><td><a href="#virtex6-CLBLM-SLICE[0]-MUX_BCY0">[enum: SLICE_MUX_BCY0]</a></td><td><a href="#virtex6-CLBLM-SLICE[1]-MUX_BCY0">[enum: SLICE_MUX_BCY0]</a></td></tr>

<tr><td>MUX_CCY0</td><td><a href="#virtex6-CLBLM-SLICE[0]-MUX_CCY0">[enum: SLICE_MUX_CCY0]</a></td><td><a href="#virtex6-CLBLM-SLICE[1]-MUX_CCY0">[enum: SLICE_MUX_CCY0]</a></td></tr>

<tr><td>MUX_DCY0</td><td><a href="#virtex6-CLBLM-SLICE[0]-MUX_DCY0">[enum: SLICE_MUX_DCY0]</a></td><td><a href="#virtex6-CLBLM-SLICE[1]-MUX_DCY0">[enum: SLICE_MUX_DCY0]</a></td></tr>

<tr><td>MUX_FFA</td><td><a href="#virtex6-CLBLM-SLICE[0]-MUX_FFA">[enum: SLICE_MUX_FFA]</a></td><td><a href="#virtex6-CLBLM-SLICE[1]-MUX_FFA">[enum: SLICE_MUX_FFA]</a></td></tr>

<tr><td>MUX_FFB</td><td><a href="#virtex6-CLBLM-SLICE[0]-MUX_FFB">[enum: SLICE_MUX_FFB]</a></td><td><a href="#virtex6-CLBLM-SLICE[1]-MUX_FFB">[enum: SLICE_MUX_FFB]</a></td></tr>

<tr><td>MUX_FFC</td><td><a href="#virtex6-CLBLM-SLICE[0]-MUX_FFC">[enum: SLICE_MUX_FFC]</a></td><td><a href="#virtex6-CLBLM-SLICE[1]-MUX_FFC">[enum: SLICE_MUX_FFC]</a></td></tr>

<tr><td>MUX_FFD</td><td><a href="#virtex6-CLBLM-SLICE[0]-MUX_FFD">[enum: SLICE_MUX_FFD]</a></td><td><a href="#virtex6-CLBLM-SLICE[1]-MUX_FFD">[enum: SLICE_MUX_FFD]</a></td></tr>

<tr><td>MUX_FFA5</td><td><a href="#virtex6-CLBLM-SLICE[0]-MUX_FFA5">[enum: SLICE_MUX_FFA5]</a></td><td><a href="#virtex6-CLBLM-SLICE[1]-MUX_FFA5">[enum: SLICE_MUX_FFA5]</a></td></tr>

<tr><td>MUX_FFB5</td><td><a href="#virtex6-CLBLM-SLICE[0]-MUX_FFB5">[enum: SLICE_MUX_FFB5]</a></td><td><a href="#virtex6-CLBLM-SLICE[1]-MUX_FFB5">[enum: SLICE_MUX_FFB5]</a></td></tr>

<tr><td>MUX_FFC5</td><td><a href="#virtex6-CLBLM-SLICE[0]-MUX_FFC5">[enum: SLICE_MUX_FFC5]</a></td><td><a href="#virtex6-CLBLM-SLICE[1]-MUX_FFC5">[enum: SLICE_MUX_FFC5]</a></td></tr>

<tr><td>MUX_FFD5</td><td><a href="#virtex6-CLBLM-SLICE[0]-MUX_FFD5">[enum: SLICE_MUX_FFD5]</a></td><td><a href="#virtex6-CLBLM-SLICE[1]-MUX_FFD5">[enum: SLICE_MUX_FFD5]</a></td></tr>

<tr><td>FF_SR_ENABLE</td><td id="virtex6-CLBLM-SLICE[0]-FF_SR_ENABLE"><a href="#virtex6-CLBLM-bit-MAIN[25][55]">MAIN[25][55]</a></td><td id="virtex6-CLBLM-SLICE[1]-FF_SR_ENABLE"><a href="#virtex6-CLBLM-bit-MAIN[24][56]">MAIN[24][56]</a></td></tr>

<tr><td>FF_SR_SYNC</td><td id="virtex6-CLBLM-SLICE[0]-FF_SR_SYNC"><a href="#virtex6-CLBLM-bit-MAIN[24][8]">MAIN[24][8]</a></td><td id="virtex6-CLBLM-SLICE[1]-FF_SR_SYNC"><a href="#virtex6-CLBLM-bit-MAIN[25][7]">MAIN[25][7]</a></td></tr>

<tr><td>FF_CE_ENABLE</td><td id="virtex6-CLBLM-SLICE[0]-FF_CE_ENABLE"><a href="#virtex6-CLBLM-bit-MAIN[24][58]">MAIN[24][58]</a></td><td id="virtex6-CLBLM-SLICE[1]-FF_CE_ENABLE"><a href="#virtex6-CLBLM-bit-MAIN[25][54]">MAIN[25][54]</a></td></tr>

<tr><td>FFA_LATCH</td><td id="virtex6-CLBLM-SLICE[0]-FFA_LATCH"><a href="#virtex6-CLBLM-bit-MAIN[31][0]">MAIN[31][0]</a></td><td id="virtex6-CLBLM-SLICE[1]-FFA_LATCH"><a href="#virtex6-CLBLM-bit-MAIN[30][1]">MAIN[30][1]</a></td></tr>

<tr><td>FFB_LATCH</td><td id="virtex6-CLBLM-SLICE[0]-FFB_LATCH"><a href="#virtex6-CLBLM-bit-MAIN[30][28]">MAIN[30][28]</a></td><td id="virtex6-CLBLM-SLICE[1]-FFB_LATCH"><a href="#virtex6-CLBLM-bit-MAIN[31][27]">MAIN[31][27]</a></td></tr>

<tr><td>FFC_LATCH</td><td id="virtex6-CLBLM-SLICE[0]-FFC_LATCH"><a href="#virtex6-CLBLM-bit-MAIN[31][36]">MAIN[31][36]</a></td><td id="virtex6-CLBLM-SLICE[1]-FFC_LATCH"><a href="#virtex6-CLBLM-bit-MAIN[30][37]">MAIN[30][37]</a></td></tr>

<tr><td>FFD_LATCH</td><td id="virtex6-CLBLM-SLICE[0]-FFD_LATCH"><a href="#virtex6-CLBLM-bit-MAIN[30][63]">MAIN[30][63]</a></td><td id="virtex6-CLBLM-SLICE[1]-FFD_LATCH"><a href="#virtex6-CLBLM-bit-MAIN[31][62]">MAIN[31][62]</a></td></tr>

<tr><td>FFA_INIT bit 0</td><td id="virtex6-CLBLM-SLICE[0]-FFA_INIT[0]"><a href="#virtex6-CLBLM-bit-MAIN[30][0]">!MAIN[30][0]</a></td><td id="virtex6-CLBLM-SLICE[1]-FFA_INIT[0]"><a href="#virtex6-CLBLM-bit-MAIN[30][2]">!MAIN[30][2]</a></td></tr>

<tr><td>FFB_INIT bit 0</td><td id="virtex6-CLBLM-SLICE[0]-FFB_INIT[0]"><a href="#virtex6-CLBLM-bit-MAIN[31][28]">!MAIN[31][28]</a></td><td id="virtex6-CLBLM-SLICE[1]-FFB_INIT[0]"><a href="#virtex6-CLBLM-bit-MAIN[31][26]">!MAIN[31][26]</a></td></tr>

<tr><td>FFC_INIT bit 0</td><td id="virtex6-CLBLM-SLICE[0]-FFC_INIT[0]"><a href="#virtex6-CLBLM-bit-MAIN[30][36]">!MAIN[30][36]</a></td><td id="virtex6-CLBLM-SLICE[1]-FFC_INIT[0]"><a href="#virtex6-CLBLM-bit-MAIN[30][38]">!MAIN[30][38]</a></td></tr>

<tr><td>FFD_INIT bit 0</td><td id="virtex6-CLBLM-SLICE[0]-FFD_INIT[0]"><a href="#virtex6-CLBLM-bit-MAIN[31][63]">!MAIN[31][63]</a></td><td id="virtex6-CLBLM-SLICE[1]-FFD_INIT[0]"><a href="#virtex6-CLBLM-bit-MAIN[31][61]">!MAIN[31][61]</a></td></tr>

<tr><td>FFA_SRVAL bit 0</td><td id="virtex6-CLBLM-SLICE[0]-FFA_SRVAL[0]"><a href="#virtex6-CLBLM-bit-MAIN[24][2]">!MAIN[24][2]</a></td><td id="virtex6-CLBLM-SLICE[1]-FFA_SRVAL[0]"><a href="#virtex6-CLBLM-bit-MAIN[25][0]">!MAIN[25][0]</a></td></tr>

<tr><td>FFB_SRVAL bit 0</td><td id="virtex6-CLBLM-SLICE[0]-FFB_SRVAL[0]"><a href="#virtex6-CLBLM-bit-MAIN[25][9]">!MAIN[25][9]</a></td><td id="virtex6-CLBLM-SLICE[1]-FFB_SRVAL[0]"><a href="#virtex6-CLBLM-bit-MAIN[25][5]">!MAIN[25][5]</a></td></tr>

<tr><td>FFC_SRVAL bit 0</td><td id="virtex6-CLBLM-SLICE[0]-FFC_SRVAL[0]"><a href="#virtex6-CLBLM-bit-MAIN[25][56]">!MAIN[25][56]</a></td><td id="virtex6-CLBLM-SLICE[1]-FFC_SRVAL[0]"><a href="#virtex6-CLBLM-bit-MAIN[25][58]">!MAIN[25][58]</a></td></tr>

<tr><td>FFD_SRVAL bit 0</td><td id="virtex6-CLBLM-SLICE[0]-FFD_SRVAL[0]"><a href="#virtex6-CLBLM-bit-MAIN[25][62]">!MAIN[25][62]</a></td><td id="virtex6-CLBLM-SLICE[1]-FFD_SRVAL[0]"><a href="#virtex6-CLBLM-bit-MAIN[24][63]">!MAIN[24][63]</a></td></tr>

<tr><td>FFA5_INIT bit 0</td><td id="virtex6-CLBLM-SLICE[0]-FFA5_INIT[0]"><a href="#virtex6-CLBLM-bit-MAIN[30][8]">!MAIN[30][8]</a></td><td id="virtex6-CLBLM-SLICE[1]-FFA5_INIT[0]"><a href="#virtex6-CLBLM-bit-MAIN[31][8]">!MAIN[31][8]</a></td></tr>

<tr><td>FFB5_INIT bit 0</td><td id="virtex6-CLBLM-SLICE[0]-FFB5_INIT[0]"><a href="#virtex6-CLBLM-bit-MAIN[31][20]">!MAIN[31][20]</a></td><td id="virtex6-CLBLM-SLICE[1]-FFB5_INIT[0]"><a href="#virtex6-CLBLM-bit-MAIN[30][20]">!MAIN[30][20]</a></td></tr>

<tr><td>FFC5_INIT bit 0</td><td id="virtex6-CLBLM-SLICE[0]-FFC5_INIT[0]"><a href="#virtex6-CLBLM-bit-MAIN[30][44]">!MAIN[30][44]</a></td><td id="virtex6-CLBLM-SLICE[1]-FFC5_INIT[0]"><a href="#virtex6-CLBLM-bit-MAIN[31][44]">!MAIN[31][44]</a></td></tr>

<tr><td>FFD5_INIT bit 0</td><td id="virtex6-CLBLM-SLICE[0]-FFD5_INIT[0]"><a href="#virtex6-CLBLM-bit-MAIN[31][55]">!MAIN[31][55]</a></td><td id="virtex6-CLBLM-SLICE[1]-FFD5_INIT[0]"><a href="#virtex6-CLBLM-bit-MAIN[30][55]">!MAIN[30][55]</a></td></tr>

<tr><td>FFA5_SRVAL bit 0</td><td id="virtex6-CLBLM-SLICE[0]-FFA5_SRVAL[0]"><a href="#virtex6-CLBLM-bit-MAIN[25][2]">!MAIN[25][2]</a></td><td id="virtex6-CLBLM-SLICE[1]-FFA5_SRVAL[0]"><a href="#virtex6-CLBLM-bit-MAIN[25][4]">!MAIN[25][4]</a></td></tr>

<tr><td>FFB5_SRVAL bit 0</td><td id="virtex6-CLBLM-SLICE[0]-FFB5_SRVAL[0]"><a href="#virtex6-CLBLM-bit-MAIN[25][6]">!MAIN[25][6]</a></td><td id="virtex6-CLBLM-SLICE[1]-FFB5_SRVAL[0]"><a href="#virtex6-CLBLM-bit-MAIN[24][6]">!MAIN[24][6]</a></td></tr>

<tr><td>FFC5_SRVAL bit 0</td><td id="virtex6-CLBLM-SLICE[0]-FFC5_SRVAL[0]"><a href="#virtex6-CLBLM-bit-MAIN[24][55]">!MAIN[24][55]</a></td><td id="virtex6-CLBLM-SLICE[1]-FFC5_SRVAL[0]"><a href="#virtex6-CLBLM-bit-MAIN[25][57]">!MAIN[25][57]</a></td></tr>

<tr><td>FFD5_SRVAL bit 0</td><td id="virtex6-CLBLM-SLICE[0]-FFD5_SRVAL[0]"><a href="#virtex6-CLBLM-bit-MAIN[25][61]">!MAIN[25][61]</a></td><td id="virtex6-CLBLM-SLICE[1]-FFD5_SRVAL[0]"><a href="#virtex6-CLBLM-bit-MAIN[24][61]">!MAIN[24][61]</a></td></tr>

<tr><td>MUX_AOUT</td><td><a href="#virtex6-CLBLM-SLICE[0]-MUX_AOUT">[enum: SLICE_MUX_AOUT]</a></td><td><a href="#virtex6-CLBLM-SLICE[1]-MUX_AOUT">[enum: SLICE_MUX_AOUT]</a></td></tr>

<tr><td>MUX_BOUT</td><td><a href="#virtex6-CLBLM-SLICE[0]-MUX_BOUT">[enum: SLICE_MUX_BOUT]</a></td><td><a href="#virtex6-CLBLM-SLICE[1]-MUX_BOUT">[enum: SLICE_MUX_BOUT]</a></td></tr>

<tr><td>MUX_COUT</td><td><a href="#virtex6-CLBLM-SLICE[0]-MUX_COUT">[enum: SLICE_MUX_COUT]</a></td><td><a href="#virtex6-CLBLM-SLICE[1]-MUX_COUT">[enum: SLICE_MUX_COUT]</a></td></tr>

<tr><td>MUX_DOUT</td><td><a href="#virtex6-CLBLM-SLICE[0]-MUX_DOUT">[enum: SLICE_MUX_DOUT]</a></td><td><a href="#virtex6-CLBLM-SLICE[1]-MUX_DOUT">[enum: SLICE_MUX_DOUT]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLBLM enum SLICE_MUX_ADI1</caption>
<thead>
<tr id="virtex6-CLBLM-SLICE[0]-MUX_ADI1"><th>SLICE[0].MUX_ADI1</th><td id="virtex6-CLBLM-SLICE[0]-MUX_ADI1[0]"><a href="#virtex6-CLBLM-bit-MAIN[24][1]">MAIN[24][1]</a></td></tr>

</thead>

<tbody>
<tr><td>ALT</td><td>0</td></tr>

<tr><td>AI</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLBLM enum SLICE_MUX_BDI1</caption>
<thead>
<tr id="virtex6-CLBLM-SLICE[0]-MUX_BDI1"><th>SLICE[0].MUX_BDI1</th><td id="virtex6-CLBLM-SLICE[0]-MUX_BDI1[0]"><a href="#virtex6-CLBLM-bit-MAIN[24][5]">MAIN[24][5]</a></td></tr>

</thead>

<tbody>
<tr><td>ALT</td><td>0</td></tr>

<tr><td>BI</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLBLM enum SLICE_MUX_CDI1</caption>
<thead>
<tr id="virtex6-CLBLM-SLICE[0]-MUX_CDI1"><th>SLICE[0].MUX_CDI1</th><td id="virtex6-CLBLM-SLICE[0]-MUX_CDI1[0]"><a href="#virtex6-CLBLM-bit-MAIN[24][60]">MAIN[24][60]</a></td></tr>

</thead>

<tbody>
<tr><td>ALT</td><td>0</td></tr>

<tr><td>CI</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLBLM enum SLICE_MUX_WE</caption>
<thead>
<tr id="virtex6-CLBLM-SLICE[0]-MUX_WE"><th>SLICE[0].MUX_WE</th><td id="virtex6-CLBLM-SLICE[0]-MUX_WE[0]"><a href="#virtex6-CLBLM-bit-MAIN[24][9]">MAIN[24][9]</a></td></tr>

</thead>

<tbody>
<tr><td>WE</td><td>0</td></tr>

<tr><td>CE</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLBLM enum SLICE_RAMMODE</caption>
<thead>
<tr id="virtex6-CLBLM-SLICE[0]-ARAMMODE"><th>SLICE[0].ARAMMODE</th><td id="virtex6-CLBLM-SLICE[0]-ARAMMODE[2]"><a href="#virtex6-CLBLM-bit-MAIN[31][30]">MAIN[31][30]</a></td><td id="virtex6-CLBLM-SLICE[0]-ARAMMODE[1]"><a href="#virtex6-CLBLM-bit-MAIN[25][1]">MAIN[25][1]</a></td><td id="virtex6-CLBLM-SLICE[0]-ARAMMODE[0]"><a href="#virtex6-CLBLM-bit-MAIN[30][30]">MAIN[30][30]</a></td></tr>

<tr id="virtex6-CLBLM-SLICE[0]-BRAMMODE"><th>SLICE[0].BRAMMODE</th><td id="virtex6-CLBLM-SLICE[0]-BRAMMODE[2]"><a href="#virtex6-CLBLM-bit-MAIN[31][29]">MAIN[31][29]</a></td><td id="virtex6-CLBLM-SLICE[0]-BRAMMODE[1]"><a href="#virtex6-CLBLM-bit-MAIN[24][4]">MAIN[24][4]</a></td><td id="virtex6-CLBLM-SLICE[0]-BRAMMODE[0]"><a href="#virtex6-CLBLM-bit-MAIN[30][29]">MAIN[30][29]</a></td></tr>

<tr id="virtex6-CLBLM-SLICE[0]-CRAMMODE"><th>SLICE[0].CRAMMODE</th><td id="virtex6-CLBLM-SLICE[0]-CRAMMODE[2]"><a href="#virtex6-CLBLM-bit-MAIN[30][35]">MAIN[30][35]</a></td><td id="virtex6-CLBLM-SLICE[0]-CRAMMODE[1]"><a href="#virtex6-CLBLM-bit-MAIN[25][59]">MAIN[25][59]</a></td><td id="virtex6-CLBLM-SLICE[0]-CRAMMODE[0]"><a href="#virtex6-CLBLM-bit-MAIN[31][35]">MAIN[31][35]</a></td></tr>

<tr id="virtex6-CLBLM-SLICE[0]-DRAMMODE"><th>SLICE[0].DRAMMODE</th><td id="virtex6-CLBLM-SLICE[0]-DRAMMODE[2]"><a href="#virtex6-CLBLM-bit-MAIN[30][34]">MAIN[30][34]</a></td><td id="virtex6-CLBLM-SLICE[0]-DRAMMODE[1]"><a href="#virtex6-CLBLM-bit-MAIN[24][59]">MAIN[24][59]</a></td><td id="virtex6-CLBLM-SLICE[0]-DRAMMODE[0]"><a href="#virtex6-CLBLM-bit-MAIN[31][34]">MAIN[31][34]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>RAM64</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>RAM32</td><td>0</td><td>1</td><td>1</td></tr>

<tr><td>SRL32</td><td>1</td><td>0</td><td>0</td></tr>

<tr><td>SRL16</td><td>1</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLBLM enum SLICE_PRECYINIT</caption>
<thead>
<tr id="virtex6-CLBLM-SLICE[0]-PRECYINIT"><th>SLICE[0].PRECYINIT</th><td id="virtex6-CLBLM-SLICE[0]-PRECYINIT[1]"><a href="#virtex6-CLBLM-bit-MAIN[30][15]">MAIN[30][15]</a></td><td id="virtex6-CLBLM-SLICE[0]-PRECYINIT[0]"><a href="#virtex6-CLBLM-bit-MAIN[24][7]">MAIN[24][7]</a></td></tr>

<tr id="virtex6-CLBLM-SLICE[1]-PRECYINIT"><th>SLICE[1].PRECYINIT</th><td id="virtex6-CLBLM-SLICE[1]-PRECYINIT[1]"><a href="#virtex6-CLBLM-bit-MAIN[31][15]">MAIN[31][15]</a></td><td id="virtex6-CLBLM-SLICE[1]-PRECYINIT[0]"><a href="#virtex6-CLBLM-bit-MAIN[25][8]">MAIN[25][8]</a></td></tr>

</thead>

<tbody>
<tr><td>CONST_0</td><td>0</td><td>0</td></tr>

<tr><td>CONST_1</td><td>0</td><td>1</td></tr>

<tr><td>AX</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLBLM enum SLICE_CYINIT</caption>
<thead>
<tr id="virtex6-CLBLM-SLICE[0]-CYINIT"><th>SLICE[0].CYINIT</th><td id="virtex6-CLBLM-SLICE[0]-CYINIT[0]"><a href="#virtex6-CLBLM-bit-MAIN[30][14]">MAIN[30][14]</a></td></tr>

<tr id="virtex6-CLBLM-SLICE[1]-CYINIT"><th>SLICE[1].CYINIT</th><td id="virtex6-CLBLM-SLICE[1]-CYINIT[0]"><a href="#virtex6-CLBLM-bit-MAIN[31][14]">MAIN[31][14]</a></td></tr>

</thead>

<tbody>
<tr><td>PRECYINIT</td><td>0</td></tr>

<tr><td>CIN</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLBLM enum SLICE_MUX_ACY0</caption>
<thead>
<tr id="virtex6-CLBLM-SLICE[0]-MUX_ACY0"><th>SLICE[0].MUX_ACY0</th><td id="virtex6-CLBLM-SLICE[0]-MUX_ACY0[0]"><a href="#virtex6-CLBLM-bit-MAIN[30][13]">MAIN[30][13]</a></td></tr>

<tr id="virtex6-CLBLM-SLICE[1]-MUX_ACY0"><th>SLICE[1].MUX_ACY0</th><td id="virtex6-CLBLM-SLICE[1]-MUX_ACY0[0]"><a href="#virtex6-CLBLM-bit-MAIN[31][13]">MAIN[31][13]</a></td></tr>

</thead>

<tbody>
<tr><td>AX</td><td>0</td></tr>

<tr><td>O5</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLBLM enum SLICE_MUX_BCY0</caption>
<thead>
<tr id="virtex6-CLBLM-SLICE[0]-MUX_BCY0"><th>SLICE[0].MUX_BCY0</th><td id="virtex6-CLBLM-SLICE[0]-MUX_BCY0[0]"><a href="#virtex6-CLBLM-bit-MAIN[25][3]">MAIN[25][3]</a></td></tr>

<tr id="virtex6-CLBLM-SLICE[1]-MUX_BCY0"><th>SLICE[1].MUX_BCY0</th><td id="virtex6-CLBLM-SLICE[1]-MUX_BCY0[0]"><a href="#virtex6-CLBLM-bit-MAIN[24][3]">MAIN[24][3]</a></td></tr>

</thead>

<tbody>
<tr><td>BX</td><td>0</td></tr>

<tr><td>O5</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLBLM enum SLICE_MUX_CCY0</caption>
<thead>
<tr id="virtex6-CLBLM-SLICE[0]-MUX_CCY0"><th>SLICE[0].MUX_CCY0</th><td id="virtex6-CLBLM-SLICE[0]-MUX_CCY0[0]"><a href="#virtex6-CLBLM-bit-MAIN[31][49]">MAIN[31][49]</a></td></tr>

<tr id="virtex6-CLBLM-SLICE[1]-MUX_CCY0"><th>SLICE[1].MUX_CCY0</th><td id="virtex6-CLBLM-SLICE[1]-MUX_CCY0[0]"><a href="#virtex6-CLBLM-bit-MAIN[30][49]">MAIN[30][49]</a></td></tr>

</thead>

<tbody>
<tr><td>CX</td><td>0</td></tr>

<tr><td>O5</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLBLM enum SLICE_MUX_DCY0</caption>
<thead>
<tr id="virtex6-CLBLM-SLICE[0]-MUX_DCY0"><th>SLICE[0].MUX_DCY0</th><td id="virtex6-CLBLM-SLICE[0]-MUX_DCY0[0]"><a href="#virtex6-CLBLM-bit-MAIN[31][50]">MAIN[31][50]</a></td></tr>

<tr id="virtex6-CLBLM-SLICE[1]-MUX_DCY0"><th>SLICE[1].MUX_DCY0</th><td id="virtex6-CLBLM-SLICE[1]-MUX_DCY0[0]"><a href="#virtex6-CLBLM-bit-MAIN[30][50]">MAIN[30][50]</a></td></tr>

</thead>

<tbody>
<tr><td>DX</td><td>0</td></tr>

<tr><td>O5</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLBLM enum SLICE_MUX_FFA</caption>
<thead>
<tr id="virtex6-CLBLM-SLICE[0]-MUX_FFA"><th>SLICE[0].MUX_FFA</th><td id="virtex6-CLBLM-SLICE[0]-MUX_FFA[3]"><a href="#virtex6-CLBLM-bit-MAIN[31][1]">MAIN[31][1]</a></td><td id="virtex6-CLBLM-SLICE[0]-MUX_FFA[2]"><a href="#virtex6-CLBLM-bit-MAIN[30][5]">MAIN[30][5]</a></td><td id="virtex6-CLBLM-SLICE[0]-MUX_FFA[1]"><a href="#virtex6-CLBLM-bit-MAIN[30][3]">MAIN[30][3]</a></td><td id="virtex6-CLBLM-SLICE[0]-MUX_FFA[0]"><a href="#virtex6-CLBLM-bit-MAIN[30][4]">MAIN[30][4]</a></td></tr>

<tr id="virtex6-CLBLM-SLICE[1]-MUX_FFA"><th>SLICE[1].MUX_FFA</th><td id="virtex6-CLBLM-SLICE[1]-MUX_FFA[3]"><a href="#virtex6-CLBLM-bit-MAIN[31][2]">MAIN[31][2]</a></td><td id="virtex6-CLBLM-SLICE[1]-MUX_FFA[2]"><a href="#virtex6-CLBLM-bit-MAIN[31][5]">MAIN[31][5]</a></td><td id="virtex6-CLBLM-SLICE[1]-MUX_FFA[1]"><a href="#virtex6-CLBLM-bit-MAIN[31][3]">MAIN[31][3]</a></td><td id="virtex6-CLBLM-SLICE[1]-MUX_FFA[0]"><a href="#virtex6-CLBLM-bit-MAIN[31][4]">MAIN[31][4]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>AX</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>O6</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>O5</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>XOR</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>

<tr><td>CY</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>

<tr><td>F7</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLBLM enum SLICE_MUX_FFB</caption>
<thead>
<tr id="virtex6-CLBLM-SLICE[0]-MUX_FFB"><th>SLICE[0].MUX_FFB</th><td id="virtex6-CLBLM-SLICE[0]-MUX_FFB[3]"><a href="#virtex6-CLBLM-bit-MAIN[30][27]">MAIN[30][27]</a></td><td id="virtex6-CLBLM-SLICE[0]-MUX_FFB[2]"><a href="#virtex6-CLBLM-bit-MAIN[31][23]">MAIN[31][23]</a></td><td id="virtex6-CLBLM-SLICE[0]-MUX_FFB[1]"><a href="#virtex6-CLBLM-bit-MAIN[31][25]">MAIN[31][25]</a></td><td id="virtex6-CLBLM-SLICE[0]-MUX_FFB[0]"><a href="#virtex6-CLBLM-bit-MAIN[31][24]">MAIN[31][24]</a></td></tr>

<tr id="virtex6-CLBLM-SLICE[1]-MUX_FFB"><th>SLICE[1].MUX_FFB</th><td id="virtex6-CLBLM-SLICE[1]-MUX_FFB[3]"><a href="#virtex6-CLBLM-bit-MAIN[30][26]">MAIN[30][26]</a></td><td id="virtex6-CLBLM-SLICE[1]-MUX_FFB[2]"><a href="#virtex6-CLBLM-bit-MAIN[30][23]">MAIN[30][23]</a></td><td id="virtex6-CLBLM-SLICE[1]-MUX_FFB[1]"><a href="#virtex6-CLBLM-bit-MAIN[30][25]">MAIN[30][25]</a></td><td id="virtex6-CLBLM-SLICE[1]-MUX_FFB[0]"><a href="#virtex6-CLBLM-bit-MAIN[30][24]">MAIN[30][24]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>BX</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>O6</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>O5</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>XOR</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>

<tr><td>CY</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>

<tr><td>F8</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLBLM enum SLICE_MUX_FFC</caption>
<thead>
<tr id="virtex6-CLBLM-SLICE[0]-MUX_FFC"><th>SLICE[0].MUX_FFC</th><td id="virtex6-CLBLM-SLICE[0]-MUX_FFC[3]"><a href="#virtex6-CLBLM-bit-MAIN[31][37]">MAIN[31][37]</a></td><td id="virtex6-CLBLM-SLICE[0]-MUX_FFC[2]"><a href="#virtex6-CLBLM-bit-MAIN[30][41]">MAIN[30][41]</a></td><td id="virtex6-CLBLM-SLICE[0]-MUX_FFC[1]"><a href="#virtex6-CLBLM-bit-MAIN[30][39]">MAIN[30][39]</a></td><td id="virtex6-CLBLM-SLICE[0]-MUX_FFC[0]"><a href="#virtex6-CLBLM-bit-MAIN[30][40]">MAIN[30][40]</a></td></tr>

<tr id="virtex6-CLBLM-SLICE[1]-MUX_FFC"><th>SLICE[1].MUX_FFC</th><td id="virtex6-CLBLM-SLICE[1]-MUX_FFC[3]"><a href="#virtex6-CLBLM-bit-MAIN[31][38]">MAIN[31][38]</a></td><td id="virtex6-CLBLM-SLICE[1]-MUX_FFC[2]"><a href="#virtex6-CLBLM-bit-MAIN[31][41]">MAIN[31][41]</a></td><td id="virtex6-CLBLM-SLICE[1]-MUX_FFC[1]"><a href="#virtex6-CLBLM-bit-MAIN[31][39]">MAIN[31][39]</a></td><td id="virtex6-CLBLM-SLICE[1]-MUX_FFC[0]"><a href="#virtex6-CLBLM-bit-MAIN[31][40]">MAIN[31][40]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>CX</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>O6</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>O5</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>XOR</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>

<tr><td>CY</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>

<tr><td>F7</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLBLM enum SLICE_MUX_FFD</caption>
<thead>
<tr id="virtex6-CLBLM-SLICE[0]-MUX_FFD"><th>SLICE[0].MUX_FFD</th><td id="virtex6-CLBLM-SLICE[0]-MUX_FFD[3]"><a href="#virtex6-CLBLM-bit-MAIN[30][62]">MAIN[30][62]</a></td><td id="virtex6-CLBLM-SLICE[0]-MUX_FFD[2]"><a href="#virtex6-CLBLM-bit-MAIN[31][58]">MAIN[31][58]</a></td><td id="virtex6-CLBLM-SLICE[0]-MUX_FFD[1]"><a href="#virtex6-CLBLM-bit-MAIN[31][60]">MAIN[31][60]</a></td><td id="virtex6-CLBLM-SLICE[0]-MUX_FFD[0]"><a href="#virtex6-CLBLM-bit-MAIN[31][59]">MAIN[31][59]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>DX</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>O6</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>O5</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>XOR</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>

<tr><td>CY</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>

<tr><td>MC31</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLBLM enum SLICE_MUX_FFD</caption>
<thead>
<tr id="virtex6-CLBLM-SLICE[1]-MUX_FFD"><th>SLICE[1].MUX_FFD</th><td id="virtex6-CLBLM-SLICE[1]-MUX_FFD[3]"><a href="#virtex6-CLBLM-bit-MAIN[30][61]">MAIN[30][61]</a></td><td id="virtex6-CLBLM-SLICE[1]-MUX_FFD[2]"><a href="#virtex6-CLBLM-bit-MAIN[30][59]">MAIN[30][59]</a></td><td id="virtex6-CLBLM-SLICE[1]-MUX_FFD[1]"><a href="#virtex6-CLBLM-bit-MAIN[30][58]">MAIN[30][58]</a></td><td id="virtex6-CLBLM-SLICE[1]-MUX_FFD[0]"><a href="#virtex6-CLBLM-bit-MAIN[30][60]">MAIN[30][60]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>DX</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>

<tr><td>O6</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>O5</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>XOR</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>CY</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLBLM enum SLICE_MUX_FFA5</caption>
<thead>
<tr id="virtex6-CLBLM-SLICE[0]-MUX_FFA5"><th>SLICE[0].MUX_FFA5</th><td id="virtex6-CLBLM-SLICE[0]-MUX_FFA5[1]"><a href="#virtex6-CLBLM-bit-MAIN[30][10]">MAIN[30][10]</a></td><td id="virtex6-CLBLM-SLICE[0]-MUX_FFA5[0]"><a href="#virtex6-CLBLM-bit-MAIN[30][12]">MAIN[30][12]</a></td></tr>

<tr id="virtex6-CLBLM-SLICE[1]-MUX_FFA5"><th>SLICE[1].MUX_FFA5</th><td id="virtex6-CLBLM-SLICE[1]-MUX_FFA5[1]"><a href="#virtex6-CLBLM-bit-MAIN[31][10]">MAIN[31][10]</a></td><td id="virtex6-CLBLM-SLICE[1]-MUX_FFA5[0]"><a href="#virtex6-CLBLM-bit-MAIN[31][12]">MAIN[31][12]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>0</td><td>0</td></tr>

<tr><td>AX</td><td>0</td><td>1</td></tr>

<tr><td>O5</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLBLM enum SLICE_MUX_FFB5</caption>
<thead>
<tr id="virtex6-CLBLM-SLICE[0]-MUX_FFB5"><th>SLICE[0].MUX_FFB5</th><td id="virtex6-CLBLM-SLICE[0]-MUX_FFB5[1]"><a href="#virtex6-CLBLM-bit-MAIN[31][18]">MAIN[31][18]</a></td><td id="virtex6-CLBLM-SLICE[0]-MUX_FFB5[0]"><a href="#virtex6-CLBLM-bit-MAIN[31][16]">MAIN[31][16]</a></td></tr>

<tr id="virtex6-CLBLM-SLICE[1]-MUX_FFB5"><th>SLICE[1].MUX_FFB5</th><td id="virtex6-CLBLM-SLICE[1]-MUX_FFB5[1]"><a href="#virtex6-CLBLM-bit-MAIN[30][18]">MAIN[30][18]</a></td><td id="virtex6-CLBLM-SLICE[1]-MUX_FFB5[0]"><a href="#virtex6-CLBLM-bit-MAIN[30][16]">MAIN[30][16]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>0</td><td>0</td></tr>

<tr><td>BX</td><td>0</td><td>1</td></tr>

<tr><td>O5</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLBLM enum SLICE_MUX_FFC5</caption>
<thead>
<tr id="virtex6-CLBLM-SLICE[0]-MUX_FFC5"><th>SLICE[0].MUX_FFC5</th><td id="virtex6-CLBLM-SLICE[0]-MUX_FFC5[1]"><a href="#virtex6-CLBLM-bit-MAIN[30][46]">MAIN[30][46]</a></td><td id="virtex6-CLBLM-SLICE[0]-MUX_FFC5[0]"><a href="#virtex6-CLBLM-bit-MAIN[30][48]">MAIN[30][48]</a></td></tr>

<tr id="virtex6-CLBLM-SLICE[1]-MUX_FFC5"><th>SLICE[1].MUX_FFC5</th><td id="virtex6-CLBLM-SLICE[1]-MUX_FFC5[1]"><a href="#virtex6-CLBLM-bit-MAIN[31][46]">MAIN[31][46]</a></td><td id="virtex6-CLBLM-SLICE[1]-MUX_FFC5[0]"><a href="#virtex6-CLBLM-bit-MAIN[31][48]">MAIN[31][48]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>0</td><td>0</td></tr>

<tr><td>CX</td><td>0</td><td>1</td></tr>

<tr><td>O5</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLBLM enum SLICE_MUX_FFD5</caption>
<thead>
<tr id="virtex6-CLBLM-SLICE[0]-MUX_FFD5"><th>SLICE[0].MUX_FFD5</th><td id="virtex6-CLBLM-SLICE[0]-MUX_FFD5[1]"><a href="#virtex6-CLBLM-bit-MAIN[31][53]">MAIN[31][53]</a></td><td id="virtex6-CLBLM-SLICE[0]-MUX_FFD5[0]"><a href="#virtex6-CLBLM-bit-MAIN[31][51]">MAIN[31][51]</a></td></tr>

<tr id="virtex6-CLBLM-SLICE[1]-MUX_FFD5"><th>SLICE[1].MUX_FFD5</th><td id="virtex6-CLBLM-SLICE[1]-MUX_FFD5[1]"><a href="#virtex6-CLBLM-bit-MAIN[30][53]">MAIN[30][53]</a></td><td id="virtex6-CLBLM-SLICE[1]-MUX_FFD5[0]"><a href="#virtex6-CLBLM-bit-MAIN[30][51]">MAIN[30][51]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>0</td><td>0</td></tr>

<tr><td>DX</td><td>0</td><td>1</td></tr>

<tr><td>O5</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLBLM enum SLICE_MUX_AOUT</caption>
<thead>
<tr id="virtex6-CLBLM-SLICE[0]-MUX_AOUT"><th>SLICE[0].MUX_AOUT</th><td id="virtex6-CLBLM-SLICE[0]-MUX_AOUT[3]"><a href="#virtex6-CLBLM-bit-MAIN[30][6]">MAIN[30][6]</a></td><td id="virtex6-CLBLM-SLICE[0]-MUX_AOUT[2]"><a href="#virtex6-CLBLM-bit-MAIN[30][7]">MAIN[30][7]</a></td><td id="virtex6-CLBLM-SLICE[0]-MUX_AOUT[1]"><a href="#virtex6-CLBLM-bit-MAIN[30][11]">MAIN[30][11]</a></td><td id="virtex6-CLBLM-SLICE[0]-MUX_AOUT[0]"><a href="#virtex6-CLBLM-bit-MAIN[30][9]">MAIN[30][9]</a></td></tr>

<tr id="virtex6-CLBLM-SLICE[1]-MUX_AOUT"><th>SLICE[1].MUX_AOUT</th><td id="virtex6-CLBLM-SLICE[1]-MUX_AOUT[3]"><a href="#virtex6-CLBLM-bit-MAIN[31][6]">MAIN[31][6]</a></td><td id="virtex6-CLBLM-SLICE[1]-MUX_AOUT[2]"><a href="#virtex6-CLBLM-bit-MAIN[31][7]">MAIN[31][7]</a></td><td id="virtex6-CLBLM-SLICE[1]-MUX_AOUT[1]"><a href="#virtex6-CLBLM-bit-MAIN[31][11]">MAIN[31][11]</a></td><td id="virtex6-CLBLM-SLICE[1]-MUX_AOUT[0]"><a href="#virtex6-CLBLM-bit-MAIN[31][9]">MAIN[31][9]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>A5Q</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>O6</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>O5</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>XOR</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>

<tr><td>CY</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>

<tr><td>F7</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLBLM enum SLICE_MUX_BOUT</caption>
<thead>
<tr id="virtex6-CLBLM-SLICE[0]-MUX_BOUT"><th>SLICE[0].MUX_BOUT</th><td id="virtex6-CLBLM-SLICE[0]-MUX_BOUT[3]"><a href="#virtex6-CLBLM-bit-MAIN[31][22]">MAIN[31][22]</a></td><td id="virtex6-CLBLM-SLICE[0]-MUX_BOUT[2]"><a href="#virtex6-CLBLM-bit-MAIN[31][21]">MAIN[31][21]</a></td><td id="virtex6-CLBLM-SLICE[0]-MUX_BOUT[1]"><a href="#virtex6-CLBLM-bit-MAIN[31][17]">MAIN[31][17]</a></td><td id="virtex6-CLBLM-SLICE[0]-MUX_BOUT[0]"><a href="#virtex6-CLBLM-bit-MAIN[31][19]">MAIN[31][19]</a></td></tr>

<tr id="virtex6-CLBLM-SLICE[1]-MUX_BOUT"><th>SLICE[1].MUX_BOUT</th><td id="virtex6-CLBLM-SLICE[1]-MUX_BOUT[3]"><a href="#virtex6-CLBLM-bit-MAIN[30][22]">MAIN[30][22]</a></td><td id="virtex6-CLBLM-SLICE[1]-MUX_BOUT[2]"><a href="#virtex6-CLBLM-bit-MAIN[30][21]">MAIN[30][21]</a></td><td id="virtex6-CLBLM-SLICE[1]-MUX_BOUT[1]"><a href="#virtex6-CLBLM-bit-MAIN[30][17]">MAIN[30][17]</a></td><td id="virtex6-CLBLM-SLICE[1]-MUX_BOUT[0]"><a href="#virtex6-CLBLM-bit-MAIN[30][19]">MAIN[30][19]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>B5Q</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>O6</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>O5</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>XOR</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>

<tr><td>CY</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>

<tr><td>F8</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLBLM enum SLICE_MUX_COUT</caption>
<thead>
<tr id="virtex6-CLBLM-SLICE[0]-MUX_COUT"><th>SLICE[0].MUX_COUT</th><td id="virtex6-CLBLM-SLICE[0]-MUX_COUT[3]"><a href="#virtex6-CLBLM-bit-MAIN[30][42]">MAIN[30][42]</a></td><td id="virtex6-CLBLM-SLICE[0]-MUX_COUT[2]"><a href="#virtex6-CLBLM-bit-MAIN[30][43]">MAIN[30][43]</a></td><td id="virtex6-CLBLM-SLICE[0]-MUX_COUT[1]"><a href="#virtex6-CLBLM-bit-MAIN[30][47]">MAIN[30][47]</a></td><td id="virtex6-CLBLM-SLICE[0]-MUX_COUT[0]"><a href="#virtex6-CLBLM-bit-MAIN[30][45]">MAIN[30][45]</a></td></tr>

<tr id="virtex6-CLBLM-SLICE[1]-MUX_COUT"><th>SLICE[1].MUX_COUT</th><td id="virtex6-CLBLM-SLICE[1]-MUX_COUT[3]"><a href="#virtex6-CLBLM-bit-MAIN[31][42]">MAIN[31][42]</a></td><td id="virtex6-CLBLM-SLICE[1]-MUX_COUT[2]"><a href="#virtex6-CLBLM-bit-MAIN[31][43]">MAIN[31][43]</a></td><td id="virtex6-CLBLM-SLICE[1]-MUX_COUT[1]"><a href="#virtex6-CLBLM-bit-MAIN[31][47]">MAIN[31][47]</a></td><td id="virtex6-CLBLM-SLICE[1]-MUX_COUT[0]"><a href="#virtex6-CLBLM-bit-MAIN[31][45]">MAIN[31][45]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>C5Q</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>O6</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>O5</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>XOR</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>

<tr><td>CY</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>

<tr><td>F7</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLBLM enum SLICE_MUX_DOUT</caption>
<thead>
<tr id="virtex6-CLBLM-SLICE[0]-MUX_DOUT"><th>SLICE[0].MUX_DOUT</th><td id="virtex6-CLBLM-SLICE[0]-MUX_DOUT[3]"><a href="#virtex6-CLBLM-bit-MAIN[31][57]">MAIN[31][57]</a></td><td id="virtex6-CLBLM-SLICE[0]-MUX_DOUT[2]"><a href="#virtex6-CLBLM-bit-MAIN[31][56]">MAIN[31][56]</a></td><td id="virtex6-CLBLM-SLICE[0]-MUX_DOUT[1]"><a href="#virtex6-CLBLM-bit-MAIN[31][52]">MAIN[31][52]</a></td><td id="virtex6-CLBLM-SLICE[0]-MUX_DOUT[0]"><a href="#virtex6-CLBLM-bit-MAIN[31][54]">MAIN[31][54]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>D5Q</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>O6</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>O5</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>XOR</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>

<tr><td>CY</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>

<tr><td>MC31</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex6 CLBLM enum SLICE_MUX_DOUT</caption>
<thead>
<tr id="virtex6-CLBLM-SLICE[1]-MUX_DOUT"><th>SLICE[1].MUX_DOUT</th><td id="virtex6-CLBLM-SLICE[1]-MUX_DOUT[3]"><a href="#virtex6-CLBLM-bit-MAIN[30][57]">MAIN[30][57]</a></td><td id="virtex6-CLBLM-SLICE[1]-MUX_DOUT[2]"><a href="#virtex6-CLBLM-bit-MAIN[30][54]">MAIN[30][54]</a></td><td id="virtex6-CLBLM-SLICE[1]-MUX_DOUT[1]"><a href="#virtex6-CLBLM-bit-MAIN[30][56]">MAIN[30][56]</a></td><td id="virtex6-CLBLM-SLICE[1]-MUX_DOUT[0]"><a href="#virtex6-CLBLM-bit-MAIN[30][52]">MAIN[30][52]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>D5Q</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>

<tr><td>O6</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>O5</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>XOR</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>CY</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-1"><a class="header" href="#bel-wires-1">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex6 CLBLM bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>IMUX_CLK[0]</td><td>SLICE[1].CLK</td></tr>

<tr><td>IMUX_CLK[1]</td><td>SLICE[0].CLK</td></tr>

<tr><td>IMUX_CTRL[0]</td><td>SLICE[1].SR</td></tr>

<tr><td>IMUX_CTRL[1]</td><td>SLICE[0].SR</td></tr>

<tr><td>IMUX_BYP_SITE[0]</td><td>SLICE[1].AX</td></tr>

<tr><td>IMUX_BYP_SITE[1]</td><td>SLICE[0].AX</td></tr>

<tr><td>IMUX_BYP_SITE[2]</td><td>SLICE[1].CX</td></tr>

<tr><td>IMUX_BYP_SITE[3]</td><td>SLICE[0].CX</td></tr>

<tr><td>IMUX_BYP_SITE[4]</td><td>SLICE[0].BX</td></tr>

<tr><td>IMUX_BYP_SITE[5]</td><td>SLICE[1].BX</td></tr>

<tr><td>IMUX_BYP_SITE[6]</td><td>SLICE[0].DX</td></tr>

<tr><td>IMUX_BYP_SITE[7]</td><td>SLICE[1].DX</td></tr>

<tr><td>IMUX_FAN_SITE[0]</td><td>SLICE[0].AI</td></tr>

<tr><td>IMUX_FAN_SITE[2]</td><td>SLICE[0].BI</td></tr>

<tr><td>IMUX_FAN_SITE[3]</td><td>SLICE[0].DI</td></tr>

<tr><td>IMUX_FAN_SITE[4]</td><td>SLICE[0].WE</td></tr>

<tr><td>IMUX_FAN_SITE[5]</td><td>SLICE[0].CI</td></tr>

<tr><td>IMUX_FAN_SITE[6]</td><td>SLICE[1].CE</td></tr>

<tr><td>IMUX_FAN_SITE[7]</td><td>SLICE[0].CE</td></tr>

<tr><td>IMUX_IMUX[0]</td><td>SLICE[1].A5</td></tr>

<tr><td>IMUX_IMUX[1]</td><td>SLICE[1].B3</td></tr>

<tr><td>IMUX_IMUX[2]</td><td>SLICE[1].A6</td></tr>

<tr><td>IMUX_IMUX[3]</td><td>SLICE[1].B4</td></tr>

<tr><td>IMUX_IMUX[4]</td><td>SLICE[1].B5</td></tr>

<tr><td>IMUX_IMUX[5]</td><td>SLICE[1].A3</td></tr>

<tr><td>IMUX_IMUX[6]</td><td>SLICE[1].B6</td></tr>

<tr><td>IMUX_IMUX[7]</td><td>SLICE[1].A4</td></tr>

<tr><td>IMUX_IMUX[8]</td><td>SLICE[1].D5</td></tr>

<tr><td>IMUX_IMUX[9]</td><td>SLICE[1].C3</td></tr>

<tr><td>IMUX_IMUX[10]</td><td>SLICE[1].D6</td></tr>

<tr><td>IMUX_IMUX[11]</td><td>SLICE[1].C4</td></tr>

<tr><td>IMUX_IMUX[12]</td><td>SLICE[1].C5</td></tr>

<tr><td>IMUX_IMUX[13]</td><td>SLICE[1].D3</td></tr>

<tr><td>IMUX_IMUX[14]</td><td>SLICE[1].C6</td></tr>

<tr><td>IMUX_IMUX[15]</td><td>SLICE[1].D4</td></tr>

<tr><td>IMUX_IMUX[16]</td><td>SLICE[1].C1</td></tr>

<tr><td>IMUX_IMUX[17]</td><td>SLICE[0].C1</td></tr>

<tr><td>IMUX_IMUX[18]</td><td>SLICE[1].A2</td></tr>

<tr><td>IMUX_IMUX[19]</td><td>SLICE[0].A2</td></tr>

<tr><td>IMUX_IMUX[20]</td><td>SLICE[1].A1</td></tr>

<tr><td>IMUX_IMUX[21]</td><td>SLICE[0].A1</td></tr>

<tr><td>IMUX_IMUX[22]</td><td>SLICE[1].C2</td></tr>

<tr><td>IMUX_IMUX[23]</td><td>SLICE[0].C2</td></tr>

<tr><td>IMUX_IMUX[24]</td><td>SLICE[0].B3</td></tr>

<tr><td>IMUX_IMUX[25]</td><td>SLICE[0].A5</td></tr>

<tr><td>IMUX_IMUX[26]</td><td>SLICE[0].B4</td></tr>

<tr><td>IMUX_IMUX[27]</td><td>SLICE[0].A6</td></tr>

<tr><td>IMUX_IMUX[28]</td><td>SLICE[0].A3</td></tr>

<tr><td>IMUX_IMUX[29]</td><td>SLICE[0].B5</td></tr>

<tr><td>IMUX_IMUX[30]</td><td>SLICE[0].A4</td></tr>

<tr><td>IMUX_IMUX[31]</td><td>SLICE[0].B6</td></tr>

<tr><td>IMUX_IMUX[32]</td><td>SLICE[1].B1</td></tr>

<tr><td>IMUX_IMUX[33]</td><td>SLICE[0].B1</td></tr>

<tr><td>IMUX_IMUX[34]</td><td>SLICE[1].D2</td></tr>

<tr><td>IMUX_IMUX[35]</td><td>SLICE[0].D2</td></tr>

<tr><td>IMUX_IMUX[36]</td><td>SLICE[1].D1</td></tr>

<tr><td>IMUX_IMUX[37]</td><td>SLICE[0].D1</td></tr>

<tr><td>IMUX_IMUX[38]</td><td>SLICE[1].B2</td></tr>

<tr><td>IMUX_IMUX[39]</td><td>SLICE[0].B2</td></tr>

<tr><td>IMUX_IMUX[40]</td><td>SLICE[0].C3</td></tr>

<tr><td>IMUX_IMUX[41]</td><td>SLICE[0].D5</td></tr>

<tr><td>IMUX_IMUX[42]</td><td>SLICE[0].C4</td></tr>

<tr><td>IMUX_IMUX[43]</td><td>SLICE[0].D6</td></tr>

<tr><td>IMUX_IMUX[44]</td><td>SLICE[0].D3</td></tr>

<tr><td>IMUX_IMUX[45]</td><td>SLICE[0].C5</td></tr>

<tr><td>IMUX_IMUX[46]</td><td>SLICE[0].D4</td></tr>

<tr><td>IMUX_IMUX[47]</td><td>SLICE[0].C6</td></tr>

<tr><td>OUT[0]</td><td>SLICE[1].AQ</td></tr>

<tr><td>OUT[1]</td><td>SLICE[1].BQ</td></tr>

<tr><td>OUT[2]</td><td>SLICE[1].CQ</td></tr>

<tr><td>OUT[3]</td><td>SLICE[1].DQ</td></tr>

<tr><td>OUT[4]</td><td>SLICE[0].AQ</td></tr>

<tr><td>OUT[5]</td><td>SLICE[0].BQ</td></tr>

<tr><td>OUT[6]</td><td>SLICE[0].CQ</td></tr>

<tr><td>OUT[7]</td><td>SLICE[0].DQ</td></tr>

<tr><td>OUT[8]</td><td>SLICE[1].A</td></tr>

<tr><td>OUT[9]</td><td>SLICE[1].B</td></tr>

<tr><td>OUT[10]</td><td>SLICE[1].C</td></tr>

<tr><td>OUT[11]</td><td>SLICE[1].D</td></tr>

<tr><td>OUT[12]</td><td>SLICE[0].A</td></tr>

<tr><td>OUT[13]</td><td>SLICE[0].B</td></tr>

<tr><td>OUT[14]</td><td>SLICE[0].C</td></tr>

<tr><td>OUT[15]</td><td>SLICE[0].D</td></tr>

<tr><td>OUT[16]</td><td>SLICE[1].AMUX</td></tr>

<tr><td>OUT[17]</td><td>SLICE[1].BMUX</td></tr>

<tr><td>OUT[18]</td><td>SLICE[1].CMUX</td></tr>

<tr><td>OUT[19]</td><td>SLICE[1].DMUX</td></tr>

<tr><td>OUT[20]</td><td>SLICE[0].AMUX</td></tr>

<tr><td>OUT[21]</td><td>SLICE[0].BMUX</td></tr>

<tr><td>OUT[22]</td><td>SLICE[0].CMUX</td></tr>

<tr><td>OUT[23]</td><td>SLICE[0].DMUX</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-1"><a class="header" href="#bitstream-1">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex6 CLBLM rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="36">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
<th>F32</th>
<th>F33</th>
<th>F34</th>
<th>F35</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLM-bit-MAIN[24][63]" title="MAIN[24][63]">
<a href="#virtex6-CLBLM-SLICE[1]-FFD_SRVAL[0]">SLICE[1]: ! FFD_SRVAL bit 0</a>
</td>
<td>-</td>
<td id="virtex6-CLBLM-bit-MAIN[26][63]" title="MAIN[26][63]">
<a href="#virtex6-CLBLM-SLICE[1]-D6LUT[1]">SLICE[1]:  D6LUT bit 1</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[27][63]" title="MAIN[27][63]">
<a href="#virtex6-CLBLM-SLICE[1]-D6LUT[0]">SLICE[1]:  D6LUT bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[28][63]" title="MAIN[28][63]">
<a href="#virtex6-CLBLM-SLICE[1]-D6LUT[9]">SLICE[1]:  D6LUT bit 9</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[29][63]" title="MAIN[29][63]">
<a href="#virtex6-CLBLM-SLICE[1]-D6LUT[8]">SLICE[1]:  D6LUT bit 8</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[30][63]" title="MAIN[30][63]">
<a href="#virtex6-CLBLM-SLICE[0]-FFD_LATCH">SLICE[0]:  FFD_LATCH</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[31][63]" title="MAIN[31][63]">
<a href="#virtex6-CLBLM-SLICE[0]-FFD_INIT[0]">SLICE[0]: ! FFD_INIT bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[32][63]" title="MAIN[32][63]">
<a href="#virtex6-CLBLM-SLICE[0]-D6LUT[8]">SLICE[0]:  D6LUT bit 8</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[33][63]" title="MAIN[33][63]">
<a href="#virtex6-CLBLM-SLICE[0]-D6LUT[9]">SLICE[0]:  D6LUT bit 9</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[34][63]" title="MAIN[34][63]">
<a href="#virtex6-CLBLM-SLICE[0]-D6LUT[1]">SLICE[0]:  D6LUT bit 1</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[35][63]" title="MAIN[35][63]">
<a href="#virtex6-CLBLM-SLICE[0]-D6LUT[0]">SLICE[0]:  D6LUT bit 0</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLM-bit-MAIN[24][62]" title="MAIN[24][62]">
<a href="#virtex6-CLBLM-SLICE[0]-WA8USED">SLICE[0]:  WA8USED</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[25][62]" title="MAIN[25][62]">
<a href="#virtex6-CLBLM-SLICE[0]-FFD_SRVAL[0]">SLICE[0]: ! FFD_SRVAL bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[26][62]" title="MAIN[26][62]">
<a href="#virtex6-CLBLM-SLICE[1]-D6LUT[3]">SLICE[1]:  D6LUT bit 3</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[27][62]" title="MAIN[27][62]">
<a href="#virtex6-CLBLM-SLICE[1]-D6LUT[2]">SLICE[1]:  D6LUT bit 2</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[28][62]" title="MAIN[28][62]">
<a href="#virtex6-CLBLM-SLICE[1]-D6LUT[11]">SLICE[1]:  D6LUT bit 11</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[29][62]" title="MAIN[29][62]">
<a href="#virtex6-CLBLM-SLICE[1]-D6LUT[10]">SLICE[1]:  D6LUT bit 10</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[30][62]" title="MAIN[30][62]">
<a href="#virtex6-CLBLM-SLICE[0]-MUX_FFD[3]">SLICE[0]:  MUX_FFD bit 3</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[31][62]" title="MAIN[31][62]">
<a href="#virtex6-CLBLM-SLICE[1]-FFD_LATCH">SLICE[1]:  FFD_LATCH</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[32][62]" title="MAIN[32][62]">
<a href="#virtex6-CLBLM-SLICE[0]-D6LUT[10]">SLICE[0]:  D6LUT bit 10</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[33][62]" title="MAIN[33][62]">
<a href="#virtex6-CLBLM-SLICE[0]-D6LUT[11]">SLICE[0]:  D6LUT bit 11</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[34][62]" title="MAIN[34][62]">
<a href="#virtex6-CLBLM-SLICE[0]-D6LUT[3]">SLICE[0]:  D6LUT bit 3</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[35][62]" title="MAIN[35][62]">
<a href="#virtex6-CLBLM-SLICE[0]-D6LUT[2]">SLICE[0]:  D6LUT bit 2</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLM-bit-MAIN[24][61]" title="MAIN[24][61]">
<a href="#virtex6-CLBLM-SLICE[1]-FFD5_SRVAL[0]">SLICE[1]: ! FFD5_SRVAL bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[25][61]" title="MAIN[25][61]">
<a href="#virtex6-CLBLM-SLICE[0]-FFD5_SRVAL[0]">SLICE[0]: ! FFD5_SRVAL bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[26][61]" title="MAIN[26][61]">
<a href="#virtex6-CLBLM-SLICE[1]-D6LUT[5]">SLICE[1]:  D6LUT bit 5</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[27][61]" title="MAIN[27][61]">
<a href="#virtex6-CLBLM-SLICE[1]-D6LUT[4]">SLICE[1]:  D6LUT bit 4</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[28][61]" title="MAIN[28][61]">
<a href="#virtex6-CLBLM-SLICE[1]-D6LUT[13]">SLICE[1]:  D6LUT bit 13</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[29][61]" title="MAIN[29][61]">
<a href="#virtex6-CLBLM-SLICE[1]-D6LUT[12]">SLICE[1]:  D6LUT bit 12</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[30][61]" title="MAIN[30][61]">
<a href="#virtex6-CLBLM-SLICE[1]-MUX_FFD[3]">SLICE[1]:  MUX_FFD bit 3</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[31][61]" title="MAIN[31][61]">
<a href="#virtex6-CLBLM-SLICE[1]-FFD_INIT[0]">SLICE[1]: ! FFD_INIT bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[32][61]" title="MAIN[32][61]">
<a href="#virtex6-CLBLM-SLICE[0]-D6LUT[12]">SLICE[0]:  D6LUT bit 12</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[33][61]" title="MAIN[33][61]">
<a href="#virtex6-CLBLM-SLICE[0]-D6LUT[13]">SLICE[0]:  D6LUT bit 13</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[34][61]" title="MAIN[34][61]">
<a href="#virtex6-CLBLM-SLICE[0]-D6LUT[5]">SLICE[0]:  D6LUT bit 5</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[35][61]" title="MAIN[35][61]">
<a href="#virtex6-CLBLM-SLICE[0]-D6LUT[4]">SLICE[0]:  D6LUT bit 4</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLM-bit-MAIN[24][60]" title="MAIN[24][60]">
<a href="#virtex6-CLBLM-SLICE[0]-MUX_CDI1[0]">SLICE[0]:  MUX_CDI1 bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[25][60]" title="MAIN[25][60]">
<a href="#virtex6-CLBLM-SLICE[0]-WA7USED">SLICE[0]:  WA7USED</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[26][60]" title="MAIN[26][60]">
<a href="#virtex6-CLBLM-SLICE[1]-D6LUT[7]">SLICE[1]:  D6LUT bit 7</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[27][60]" title="MAIN[27][60]">
<a href="#virtex6-CLBLM-SLICE[1]-D6LUT[6]">SLICE[1]:  D6LUT bit 6</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[28][60]" title="MAIN[28][60]">
<a href="#virtex6-CLBLM-SLICE[1]-D6LUT[15]">SLICE[1]:  D6LUT bit 15</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[29][60]" title="MAIN[29][60]">
<a href="#virtex6-CLBLM-SLICE[1]-D6LUT[14]">SLICE[1]:  D6LUT bit 14</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[30][60]" title="MAIN[30][60]">
<a href="#virtex6-CLBLM-SLICE[1]-MUX_FFD[0]">SLICE[1]:  MUX_FFD bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[31][60]" title="MAIN[31][60]">
<a href="#virtex6-CLBLM-SLICE[0]-MUX_FFD[1]">SLICE[0]:  MUX_FFD bit 1</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[32][60]" title="MAIN[32][60]">
<a href="#virtex6-CLBLM-SLICE[0]-D6LUT[14]">SLICE[0]:  D6LUT bit 14</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[33][60]" title="MAIN[33][60]">
<a href="#virtex6-CLBLM-SLICE[0]-D6LUT[15]">SLICE[0]:  D6LUT bit 15</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[34][60]" title="MAIN[34][60]">
<a href="#virtex6-CLBLM-SLICE[0]-D6LUT[7]">SLICE[0]:  D6LUT bit 7</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[35][60]" title="MAIN[35][60]">
<a href="#virtex6-CLBLM-SLICE[0]-D6LUT[6]">SLICE[0]:  D6LUT bit 6</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLM-bit-MAIN[24][59]" title="MAIN[24][59]">
<a href="#virtex6-CLBLM-SLICE[0]-DRAMMODE[1]">SLICE[0]:  DRAMMODE bit 1</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[25][59]" title="MAIN[25][59]">
<a href="#virtex6-CLBLM-SLICE[0]-CRAMMODE[1]">SLICE[0]:  CRAMMODE bit 1</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[26][59]" title="MAIN[26][59]">
<a href="#virtex6-CLBLM-SLICE[1]-D6LUT[17]">SLICE[1]:  D6LUT bit 17</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[27][59]" title="MAIN[27][59]">
<a href="#virtex6-CLBLM-SLICE[1]-D6LUT[16]">SLICE[1]:  D6LUT bit 16</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[28][59]" title="MAIN[28][59]">
<a href="#virtex6-CLBLM-SLICE[1]-D6LUT[25]">SLICE[1]:  D6LUT bit 25</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[29][59]" title="MAIN[29][59]">
<a href="#virtex6-CLBLM-SLICE[1]-D6LUT[24]">SLICE[1]:  D6LUT bit 24</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[30][59]" title="MAIN[30][59]">
<a href="#virtex6-CLBLM-SLICE[1]-MUX_FFD[2]">SLICE[1]:  MUX_FFD bit 2</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[31][59]" title="MAIN[31][59]">
<a href="#virtex6-CLBLM-SLICE[0]-MUX_FFD[0]">SLICE[0]:  MUX_FFD bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[32][59]" title="MAIN[32][59]">
<a href="#virtex6-CLBLM-SLICE[0]-D6LUT[24]">SLICE[0]:  D6LUT bit 24</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[33][59]" title="MAIN[33][59]">
<a href="#virtex6-CLBLM-SLICE[0]-D6LUT[25]">SLICE[0]:  D6LUT bit 25</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[34][59]" title="MAIN[34][59]">
<a href="#virtex6-CLBLM-SLICE[0]-D6LUT[17]">SLICE[0]:  D6LUT bit 17</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[35][59]" title="MAIN[35][59]">
<a href="#virtex6-CLBLM-SLICE[0]-D6LUT[16]">SLICE[0]:  D6LUT bit 16</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLM-bit-MAIN[24][58]" title="MAIN[24][58]">
<a href="#virtex6-CLBLM-SLICE[0]-FF_CE_ENABLE">SLICE[0]:  FF_CE_ENABLE</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[25][58]" title="MAIN[25][58]">
<a href="#virtex6-CLBLM-SLICE[1]-FFC_SRVAL[0]">SLICE[1]: ! FFC_SRVAL bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[26][58]" title="MAIN[26][58]">
<a href="#virtex6-CLBLM-SLICE[1]-D6LUT[19]">SLICE[1]:  D6LUT bit 19</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[27][58]" title="MAIN[27][58]">
<a href="#virtex6-CLBLM-SLICE[1]-D6LUT[18]">SLICE[1]:  D6LUT bit 18</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[28][58]" title="MAIN[28][58]">
<a href="#virtex6-CLBLM-SLICE[1]-D6LUT[27]">SLICE[1]:  D6LUT bit 27</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[29][58]" title="MAIN[29][58]">
<a href="#virtex6-CLBLM-SLICE[1]-D6LUT[26]">SLICE[1]:  D6LUT bit 26</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[30][58]" title="MAIN[30][58]">
<a href="#virtex6-CLBLM-SLICE[1]-MUX_FFD[1]">SLICE[1]:  MUX_FFD bit 1</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[31][58]" title="MAIN[31][58]">
<a href="#virtex6-CLBLM-SLICE[0]-MUX_FFD[2]">SLICE[0]:  MUX_FFD bit 2</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[32][58]" title="MAIN[32][58]">
<a href="#virtex6-CLBLM-SLICE[0]-D6LUT[26]">SLICE[0]:  D6LUT bit 26</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[33][58]" title="MAIN[33][58]">
<a href="#virtex6-CLBLM-SLICE[0]-D6LUT[27]">SLICE[0]:  D6LUT bit 27</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[34][58]" title="MAIN[34][58]">
<a href="#virtex6-CLBLM-SLICE[0]-D6LUT[19]">SLICE[0]:  D6LUT bit 19</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[35][58]" title="MAIN[35][58]">
<a href="#virtex6-CLBLM-SLICE[0]-D6LUT[18]">SLICE[0]:  D6LUT bit 18</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLM-bit-MAIN[24][57]" title="MAIN[24][57]">
<a href="#virtex6-CLBLM-SLICE[0]-inpinv-CLK">SLICE[0]: invert CLK</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[25][57]" title="MAIN[25][57]">
<a href="#virtex6-CLBLM-SLICE[1]-FFC5_SRVAL[0]">SLICE[1]: ! FFC5_SRVAL bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[26][57]" title="MAIN[26][57]">
<a href="#virtex6-CLBLM-SLICE[1]-D6LUT[21]">SLICE[1]:  D6LUT bit 21</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[27][57]" title="MAIN[27][57]">
<a href="#virtex6-CLBLM-SLICE[1]-D6LUT[20]">SLICE[1]:  D6LUT bit 20</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[28][57]" title="MAIN[28][57]">
<a href="#virtex6-CLBLM-SLICE[1]-D6LUT[29]">SLICE[1]:  D6LUT bit 29</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[29][57]" title="MAIN[29][57]">
<a href="#virtex6-CLBLM-SLICE[1]-D6LUT[28]">SLICE[1]:  D6LUT bit 28</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[30][57]" title="MAIN[30][57]">
<a href="#virtex6-CLBLM-SLICE[1]-MUX_DOUT[3]">SLICE[1]:  MUX_DOUT bit 3</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[31][57]" title="MAIN[31][57]">
<a href="#virtex6-CLBLM-SLICE[0]-MUX_DOUT[3]">SLICE[0]:  MUX_DOUT bit 3</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[32][57]" title="MAIN[32][57]">
<a href="#virtex6-CLBLM-SLICE[0]-D6LUT[28]">SLICE[0]:  D6LUT bit 28</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[33][57]" title="MAIN[33][57]">
<a href="#virtex6-CLBLM-SLICE[0]-D6LUT[29]">SLICE[0]:  D6LUT bit 29</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[34][57]" title="MAIN[34][57]">
<a href="#virtex6-CLBLM-SLICE[0]-D6LUT[21]">SLICE[0]:  D6LUT bit 21</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[35][57]" title="MAIN[35][57]">
<a href="#virtex6-CLBLM-SLICE[0]-D6LUT[20]">SLICE[0]:  D6LUT bit 20</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLM-bit-MAIN[24][56]" title="MAIN[24][56]">
<a href="#virtex6-CLBLM-SLICE[1]-FF_SR_ENABLE">SLICE[1]:  FF_SR_ENABLE</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[25][56]" title="MAIN[25][56]">
<a href="#virtex6-CLBLM-SLICE[0]-FFC_SRVAL[0]">SLICE[0]: ! FFC_SRVAL bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[26][56]" title="MAIN[26][56]">
<a href="#virtex6-CLBLM-SLICE[1]-D6LUT[23]">SLICE[1]:  D6LUT bit 23</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[27][56]" title="MAIN[27][56]">
<a href="#virtex6-CLBLM-SLICE[1]-D6LUT[22]">SLICE[1]:  D6LUT bit 22</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[28][56]" title="MAIN[28][56]">
<a href="#virtex6-CLBLM-SLICE[1]-D6LUT[31]">SLICE[1]:  D6LUT bit 31</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[29][56]" title="MAIN[29][56]">
<a href="#virtex6-CLBLM-SLICE[1]-D6LUT[30]">SLICE[1]:  D6LUT bit 30</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[30][56]" title="MAIN[30][56]">
<a href="#virtex6-CLBLM-SLICE[1]-MUX_DOUT[1]">SLICE[1]:  MUX_DOUT bit 1</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[31][56]" title="MAIN[31][56]">
<a href="#virtex6-CLBLM-SLICE[0]-MUX_DOUT[2]">SLICE[0]:  MUX_DOUT bit 2</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[32][56]" title="MAIN[32][56]">
<a href="#virtex6-CLBLM-SLICE[0]-D6LUT[30]">SLICE[0]:  D6LUT bit 30</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[33][56]" title="MAIN[33][56]">
<a href="#virtex6-CLBLM-SLICE[0]-D6LUT[31]">SLICE[0]:  D6LUT bit 31</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[34][56]" title="MAIN[34][56]">
<a href="#virtex6-CLBLM-SLICE[0]-D6LUT[23]">SLICE[0]:  D6LUT bit 23</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[35][56]" title="MAIN[35][56]">
<a href="#virtex6-CLBLM-SLICE[0]-D6LUT[22]">SLICE[0]:  D6LUT bit 22</a>
</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLM-bit-MAIN[24][55]" title="MAIN[24][55]">
<a href="#virtex6-CLBLM-SLICE[0]-FFC5_SRVAL[0]">SLICE[0]: ! FFC5_SRVAL bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[25][55]" title="MAIN[25][55]">
<a href="#virtex6-CLBLM-SLICE[0]-FF_SR_ENABLE">SLICE[0]:  FF_SR_ENABLE</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[26][55]" title="MAIN[26][55]">
<a href="#virtex6-CLBLM-SLICE[1]-D6LUT[33]">SLICE[1]:  D6LUT bit 33</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[27][55]" title="MAIN[27][55]">
<a href="#virtex6-CLBLM-SLICE[1]-D6LUT[32]">SLICE[1]:  D6LUT bit 32</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[28][55]" title="MAIN[28][55]">
<a href="#virtex6-CLBLM-SLICE[1]-D6LUT[41]">SLICE[1]:  D6LUT bit 41</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[29][55]" title="MAIN[29][55]">
<a href="#virtex6-CLBLM-SLICE[1]-D6LUT[40]">SLICE[1]:  D6LUT bit 40</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[30][55]" title="MAIN[30][55]">
<a href="#virtex6-CLBLM-SLICE[1]-FFD5_INIT[0]">SLICE[1]: ! FFD5_INIT bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[31][55]" title="MAIN[31][55]">
<a href="#virtex6-CLBLM-SLICE[0]-FFD5_INIT[0]">SLICE[0]: ! FFD5_INIT bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[32][55]" title="MAIN[32][55]">
<a href="#virtex6-CLBLM-SLICE[0]-D6LUT[40]">SLICE[0]:  D6LUT bit 40</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[33][55]" title="MAIN[33][55]">
<a href="#virtex6-CLBLM-SLICE[0]-D6LUT[41]">SLICE[0]:  D6LUT bit 41</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[34][55]" title="MAIN[34][55]">
<a href="#virtex6-CLBLM-SLICE[0]-D6LUT[33]">SLICE[0]:  D6LUT bit 33</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[35][55]" title="MAIN[35][55]">
<a href="#virtex6-CLBLM-SLICE[0]-D6LUT[32]">SLICE[0]:  D6LUT bit 32</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLM-bit-MAIN[24][54]" title="MAIN[24][54]">
<a href="#virtex6-CLBLM-SLICE[1]-inpinv-CLK">SLICE[1]: invert CLK</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[25][54]" title="MAIN[25][54]">
<a href="#virtex6-CLBLM-SLICE[1]-FF_CE_ENABLE">SLICE[1]:  FF_CE_ENABLE</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[26][54]" title="MAIN[26][54]">
<a href="#virtex6-CLBLM-SLICE[1]-D6LUT[35]">SLICE[1]:  D6LUT bit 35</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[27][54]" title="MAIN[27][54]">
<a href="#virtex6-CLBLM-SLICE[1]-D6LUT[34]">SLICE[1]:  D6LUT bit 34</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[28][54]" title="MAIN[28][54]">
<a href="#virtex6-CLBLM-SLICE[1]-D6LUT[43]">SLICE[1]:  D6LUT bit 43</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[29][54]" title="MAIN[29][54]">
<a href="#virtex6-CLBLM-SLICE[1]-D6LUT[42]">SLICE[1]:  D6LUT bit 42</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[30][54]" title="MAIN[30][54]">
<a href="#virtex6-CLBLM-SLICE[1]-MUX_DOUT[2]">SLICE[1]:  MUX_DOUT bit 2</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[31][54]" title="MAIN[31][54]">
<a href="#virtex6-CLBLM-SLICE[0]-MUX_DOUT[0]">SLICE[0]:  MUX_DOUT bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[32][54]" title="MAIN[32][54]">
<a href="#virtex6-CLBLM-SLICE[0]-D6LUT[42]">SLICE[0]:  D6LUT bit 42</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[33][54]" title="MAIN[33][54]">
<a href="#virtex6-CLBLM-SLICE[0]-D6LUT[43]">SLICE[0]:  D6LUT bit 43</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[34][54]" title="MAIN[34][54]">
<a href="#virtex6-CLBLM-SLICE[0]-D6LUT[35]">SLICE[0]:  D6LUT bit 35</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[35][54]" title="MAIN[35][54]">
<a href="#virtex6-CLBLM-SLICE[0]-D6LUT[34]">SLICE[0]:  D6LUT bit 34</a>
</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLM-bit-MAIN[26][53]" title="MAIN[26][53]">
<a href="#virtex6-CLBLM-SLICE[1]-D6LUT[37]">SLICE[1]:  D6LUT bit 37</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[27][53]" title="MAIN[27][53]">
<a href="#virtex6-CLBLM-SLICE[1]-D6LUT[36]">SLICE[1]:  D6LUT bit 36</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[28][53]" title="MAIN[28][53]">
<a href="#virtex6-CLBLM-SLICE[1]-D6LUT[45]">SLICE[1]:  D6LUT bit 45</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[29][53]" title="MAIN[29][53]">
<a href="#virtex6-CLBLM-SLICE[1]-D6LUT[44]">SLICE[1]:  D6LUT bit 44</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[30][53]" title="MAIN[30][53]">
<a href="#virtex6-CLBLM-SLICE[1]-MUX_FFD5[1]">SLICE[1]:  MUX_FFD5 bit 1</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[31][53]" title="MAIN[31][53]">
<a href="#virtex6-CLBLM-SLICE[0]-MUX_FFD5[1]">SLICE[0]:  MUX_FFD5 bit 1</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[32][53]" title="MAIN[32][53]">
<a href="#virtex6-CLBLM-SLICE[0]-D6LUT[44]">SLICE[0]:  D6LUT bit 44</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[33][53]" title="MAIN[33][53]">
<a href="#virtex6-CLBLM-SLICE[0]-D6LUT[45]">SLICE[0]:  D6LUT bit 45</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[34][53]" title="MAIN[34][53]">
<a href="#virtex6-CLBLM-SLICE[0]-D6LUT[37]">SLICE[0]:  D6LUT bit 37</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[35][53]" title="MAIN[35][53]">
<a href="#virtex6-CLBLM-SLICE[0]-D6LUT[36]">SLICE[0]:  D6LUT bit 36</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLM-bit-MAIN[26][52]" title="MAIN[26][52]">
<a href="#virtex6-CLBLM-SLICE[1]-D6LUT[39]">SLICE[1]:  D6LUT bit 39</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[27][52]" title="MAIN[27][52]">
<a href="#virtex6-CLBLM-SLICE[1]-D6LUT[38]">SLICE[1]:  D6LUT bit 38</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[28][52]" title="MAIN[28][52]">
<a href="#virtex6-CLBLM-SLICE[1]-D6LUT[47]">SLICE[1]:  D6LUT bit 47</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[29][52]" title="MAIN[29][52]">
<a href="#virtex6-CLBLM-SLICE[1]-D6LUT[46]">SLICE[1]:  D6LUT bit 46</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[30][52]" title="MAIN[30][52]">
<a href="#virtex6-CLBLM-SLICE[1]-MUX_DOUT[0]">SLICE[1]:  MUX_DOUT bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[31][52]" title="MAIN[31][52]">
<a href="#virtex6-CLBLM-SLICE[0]-MUX_DOUT[1]">SLICE[0]:  MUX_DOUT bit 1</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[32][52]" title="MAIN[32][52]">
<a href="#virtex6-CLBLM-SLICE[0]-D6LUT[46]">SLICE[0]:  D6LUT bit 46</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[33][52]" title="MAIN[33][52]">
<a href="#virtex6-CLBLM-SLICE[0]-D6LUT[47]">SLICE[0]:  D6LUT bit 47</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[34][52]" title="MAIN[34][52]">
<a href="#virtex6-CLBLM-SLICE[0]-D6LUT[39]">SLICE[0]:  D6LUT bit 39</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[35][52]" title="MAIN[35][52]">
<a href="#virtex6-CLBLM-SLICE[0]-D6LUT[38]">SLICE[0]:  D6LUT bit 38</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLM-bit-MAIN[26][51]" title="MAIN[26][51]">
<a href="#virtex6-CLBLM-SLICE[1]-D6LUT[49]">SLICE[1]:  D6LUT bit 49</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[27][51]" title="MAIN[27][51]">
<a href="#virtex6-CLBLM-SLICE[1]-D6LUT[48]">SLICE[1]:  D6LUT bit 48</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[28][51]" title="MAIN[28][51]">
<a href="#virtex6-CLBLM-SLICE[1]-D6LUT[57]">SLICE[1]:  D6LUT bit 57</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[29][51]" title="MAIN[29][51]">
<a href="#virtex6-CLBLM-SLICE[1]-D6LUT[56]">SLICE[1]:  D6LUT bit 56</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[30][51]" title="MAIN[30][51]">
<a href="#virtex6-CLBLM-SLICE[1]-MUX_FFD5[0]">SLICE[1]:  MUX_FFD5 bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[31][51]" title="MAIN[31][51]">
<a href="#virtex6-CLBLM-SLICE[0]-MUX_FFD5[0]">SLICE[0]:  MUX_FFD5 bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[32][51]" title="MAIN[32][51]">
<a href="#virtex6-CLBLM-SLICE[0]-D6LUT[56]">SLICE[0]:  D6LUT bit 56</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[33][51]" title="MAIN[33][51]">
<a href="#virtex6-CLBLM-SLICE[0]-D6LUT[57]">SLICE[0]:  D6LUT bit 57</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[34][51]" title="MAIN[34][51]">
<a href="#virtex6-CLBLM-SLICE[0]-D6LUT[49]">SLICE[0]:  D6LUT bit 49</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[35][51]" title="MAIN[35][51]">
<a href="#virtex6-CLBLM-SLICE[0]-D6LUT[48]">SLICE[0]:  D6LUT bit 48</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLM-bit-MAIN[26][50]" title="MAIN[26][50]">
<a href="#virtex6-CLBLM-SLICE[1]-D6LUT[51]">SLICE[1]:  D6LUT bit 51</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[27][50]" title="MAIN[27][50]">
<a href="#virtex6-CLBLM-SLICE[1]-D6LUT[50]">SLICE[1]:  D6LUT bit 50</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[28][50]" title="MAIN[28][50]">
<a href="#virtex6-CLBLM-SLICE[1]-D6LUT[59]">SLICE[1]:  D6LUT bit 59</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[29][50]" title="MAIN[29][50]">
<a href="#virtex6-CLBLM-SLICE[1]-D6LUT[58]">SLICE[1]:  D6LUT bit 58</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[30][50]" title="MAIN[30][50]">
<a href="#virtex6-CLBLM-SLICE[1]-MUX_DCY0[0]">SLICE[1]:  MUX_DCY0 bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[31][50]" title="MAIN[31][50]">
<a href="#virtex6-CLBLM-SLICE[0]-MUX_DCY0[0]">SLICE[0]:  MUX_DCY0 bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[32][50]" title="MAIN[32][50]">
<a href="#virtex6-CLBLM-SLICE[0]-D6LUT[58]">SLICE[0]:  D6LUT bit 58</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[33][50]" title="MAIN[33][50]">
<a href="#virtex6-CLBLM-SLICE[0]-D6LUT[59]">SLICE[0]:  D6LUT bit 59</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[34][50]" title="MAIN[34][50]">
<a href="#virtex6-CLBLM-SLICE[0]-D6LUT[51]">SLICE[0]:  D6LUT bit 51</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[35][50]" title="MAIN[35][50]">
<a href="#virtex6-CLBLM-SLICE[0]-D6LUT[50]">SLICE[0]:  D6LUT bit 50</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLM-bit-MAIN[26][49]" title="MAIN[26][49]">
<a href="#virtex6-CLBLM-SLICE[1]-D6LUT[53]">SLICE[1]:  D6LUT bit 53</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[27][49]" title="MAIN[27][49]">
<a href="#virtex6-CLBLM-SLICE[1]-D6LUT[52]">SLICE[1]:  D6LUT bit 52</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[28][49]" title="MAIN[28][49]">
<a href="#virtex6-CLBLM-SLICE[1]-D6LUT[61]">SLICE[1]:  D6LUT bit 61</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[29][49]" title="MAIN[29][49]">
<a href="#virtex6-CLBLM-SLICE[1]-D6LUT[60]">SLICE[1]:  D6LUT bit 60</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[30][49]" title="MAIN[30][49]">
<a href="#virtex6-CLBLM-SLICE[1]-MUX_CCY0[0]">SLICE[1]:  MUX_CCY0 bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[31][49]" title="MAIN[31][49]">
<a href="#virtex6-CLBLM-SLICE[0]-MUX_CCY0[0]">SLICE[0]:  MUX_CCY0 bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[32][49]" title="MAIN[32][49]">
<a href="#virtex6-CLBLM-SLICE[0]-D6LUT[60]">SLICE[0]:  D6LUT bit 60</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[33][49]" title="MAIN[33][49]">
<a href="#virtex6-CLBLM-SLICE[0]-D6LUT[61]">SLICE[0]:  D6LUT bit 61</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[34][49]" title="MAIN[34][49]">
<a href="#virtex6-CLBLM-SLICE[0]-D6LUT[53]">SLICE[0]:  D6LUT bit 53</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[35][49]" title="MAIN[35][49]">
<a href="#virtex6-CLBLM-SLICE[0]-D6LUT[52]">SLICE[0]:  D6LUT bit 52</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLM-bit-MAIN[26][48]" title="MAIN[26][48]">
<a href="#virtex6-CLBLM-SLICE[1]-D6LUT[55]">SLICE[1]:  D6LUT bit 55</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[27][48]" title="MAIN[27][48]">
<a href="#virtex6-CLBLM-SLICE[1]-D6LUT[54]">SLICE[1]:  D6LUT bit 54</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[28][48]" title="MAIN[28][48]">
<a href="#virtex6-CLBLM-SLICE[1]-D6LUT[63]">SLICE[1]:  D6LUT bit 63</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[29][48]" title="MAIN[29][48]">
<a href="#virtex6-CLBLM-SLICE[1]-D6LUT[62]">SLICE[1]:  D6LUT bit 62</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[30][48]" title="MAIN[30][48]">
<a href="#virtex6-CLBLM-SLICE[0]-MUX_FFC5[0]">SLICE[0]:  MUX_FFC5 bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[31][48]" title="MAIN[31][48]">
<a href="#virtex6-CLBLM-SLICE[1]-MUX_FFC5[0]">SLICE[1]:  MUX_FFC5 bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[32][48]" title="MAIN[32][48]">
<a href="#virtex6-CLBLM-SLICE[0]-D6LUT[62]">SLICE[0]:  D6LUT bit 62</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[33][48]" title="MAIN[33][48]">
<a href="#virtex6-CLBLM-SLICE[0]-D6LUT[63]">SLICE[0]:  D6LUT bit 63</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[34][48]" title="MAIN[34][48]">
<a href="#virtex6-CLBLM-SLICE[0]-D6LUT[55]">SLICE[0]:  D6LUT bit 55</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[35][48]" title="MAIN[35][48]">
<a href="#virtex6-CLBLM-SLICE[0]-D6LUT[54]">SLICE[0]:  D6LUT bit 54</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLM-bit-MAIN[26][47]" title="MAIN[26][47]">
<a href="#virtex6-CLBLM-SLICE[1]-C6LUT[1]">SLICE[1]:  C6LUT bit 1</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[27][47]" title="MAIN[27][47]">
<a href="#virtex6-CLBLM-SLICE[1]-C6LUT[0]">SLICE[1]:  C6LUT bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[28][47]" title="MAIN[28][47]">
<a href="#virtex6-CLBLM-SLICE[1]-C6LUT[9]">SLICE[1]:  C6LUT bit 9</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[29][47]" title="MAIN[29][47]">
<a href="#virtex6-CLBLM-SLICE[1]-C6LUT[8]">SLICE[1]:  C6LUT bit 8</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[30][47]" title="MAIN[30][47]">
<a href="#virtex6-CLBLM-SLICE[0]-MUX_COUT[1]">SLICE[0]:  MUX_COUT bit 1</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[31][47]" title="MAIN[31][47]">
<a href="#virtex6-CLBLM-SLICE[1]-MUX_COUT[1]">SLICE[1]:  MUX_COUT bit 1</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[32][47]" title="MAIN[32][47]">
<a href="#virtex6-CLBLM-SLICE[0]-C6LUT[8]">SLICE[0]:  C6LUT bit 8</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[33][47]" title="MAIN[33][47]">
<a href="#virtex6-CLBLM-SLICE[0]-C6LUT[9]">SLICE[0]:  C6LUT bit 9</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[34][47]" title="MAIN[34][47]">
<a href="#virtex6-CLBLM-SLICE[0]-C6LUT[1]">SLICE[0]:  C6LUT bit 1</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[35][47]" title="MAIN[35][47]">
<a href="#virtex6-CLBLM-SLICE[0]-C6LUT[0]">SLICE[0]:  C6LUT bit 0</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLM-bit-MAIN[26][46]" title="MAIN[26][46]">
<a href="#virtex6-CLBLM-SLICE[1]-C6LUT[3]">SLICE[1]:  C6LUT bit 3</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[27][46]" title="MAIN[27][46]">
<a href="#virtex6-CLBLM-SLICE[1]-C6LUT[2]">SLICE[1]:  C6LUT bit 2</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[28][46]" title="MAIN[28][46]">
<a href="#virtex6-CLBLM-SLICE[1]-C6LUT[11]">SLICE[1]:  C6LUT bit 11</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[29][46]" title="MAIN[29][46]">
<a href="#virtex6-CLBLM-SLICE[1]-C6LUT[10]">SLICE[1]:  C6LUT bit 10</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[30][46]" title="MAIN[30][46]">
<a href="#virtex6-CLBLM-SLICE[0]-MUX_FFC5[1]">SLICE[0]:  MUX_FFC5 bit 1</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[31][46]" title="MAIN[31][46]">
<a href="#virtex6-CLBLM-SLICE[1]-MUX_FFC5[1]">SLICE[1]:  MUX_FFC5 bit 1</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[32][46]" title="MAIN[32][46]">
<a href="#virtex6-CLBLM-SLICE[0]-C6LUT[10]">SLICE[0]:  C6LUT bit 10</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[33][46]" title="MAIN[33][46]">
<a href="#virtex6-CLBLM-SLICE[0]-C6LUT[11]">SLICE[0]:  C6LUT bit 11</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[34][46]" title="MAIN[34][46]">
<a href="#virtex6-CLBLM-SLICE[0]-C6LUT[3]">SLICE[0]:  C6LUT bit 3</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[35][46]" title="MAIN[35][46]">
<a href="#virtex6-CLBLM-SLICE[0]-C6LUT[2]">SLICE[0]:  C6LUT bit 2</a>
</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLM-bit-MAIN[26][45]" title="MAIN[26][45]">
<a href="#virtex6-CLBLM-SLICE[1]-C6LUT[5]">SLICE[1]:  C6LUT bit 5</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[27][45]" title="MAIN[27][45]">
<a href="#virtex6-CLBLM-SLICE[1]-C6LUT[4]">SLICE[1]:  C6LUT bit 4</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[28][45]" title="MAIN[28][45]">
<a href="#virtex6-CLBLM-SLICE[1]-C6LUT[13]">SLICE[1]:  C6LUT bit 13</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[29][45]" title="MAIN[29][45]">
<a href="#virtex6-CLBLM-SLICE[1]-C6LUT[12]">SLICE[1]:  C6LUT bit 12</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[30][45]" title="MAIN[30][45]">
<a href="#virtex6-CLBLM-SLICE[0]-MUX_COUT[0]">SLICE[0]:  MUX_COUT bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[31][45]" title="MAIN[31][45]">
<a href="#virtex6-CLBLM-SLICE[1]-MUX_COUT[0]">SLICE[1]:  MUX_COUT bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[32][45]" title="MAIN[32][45]">
<a href="#virtex6-CLBLM-SLICE[0]-C6LUT[12]">SLICE[0]:  C6LUT bit 12</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[33][45]" title="MAIN[33][45]">
<a href="#virtex6-CLBLM-SLICE[0]-C6LUT[13]">SLICE[0]:  C6LUT bit 13</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[34][45]" title="MAIN[34][45]">
<a href="#virtex6-CLBLM-SLICE[0]-C6LUT[5]">SLICE[0]:  C6LUT bit 5</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[35][45]" title="MAIN[35][45]">
<a href="#virtex6-CLBLM-SLICE[0]-C6LUT[4]">SLICE[0]:  C6LUT bit 4</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLM-bit-MAIN[26][44]" title="MAIN[26][44]">
<a href="#virtex6-CLBLM-SLICE[1]-C6LUT[7]">SLICE[1]:  C6LUT bit 7</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[27][44]" title="MAIN[27][44]">
<a href="#virtex6-CLBLM-SLICE[1]-C6LUT[6]">SLICE[1]:  C6LUT bit 6</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[28][44]" title="MAIN[28][44]">
<a href="#virtex6-CLBLM-SLICE[1]-C6LUT[15]">SLICE[1]:  C6LUT bit 15</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[29][44]" title="MAIN[29][44]">
<a href="#virtex6-CLBLM-SLICE[1]-C6LUT[14]">SLICE[1]:  C6LUT bit 14</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[30][44]" title="MAIN[30][44]">
<a href="#virtex6-CLBLM-SLICE[0]-FFC5_INIT[0]">SLICE[0]: ! FFC5_INIT bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[31][44]" title="MAIN[31][44]">
<a href="#virtex6-CLBLM-SLICE[1]-FFC5_INIT[0]">SLICE[1]: ! FFC5_INIT bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[32][44]" title="MAIN[32][44]">
<a href="#virtex6-CLBLM-SLICE[0]-C6LUT[14]">SLICE[0]:  C6LUT bit 14</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[33][44]" title="MAIN[33][44]">
<a href="#virtex6-CLBLM-SLICE[0]-C6LUT[15]">SLICE[0]:  C6LUT bit 15</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[34][44]" title="MAIN[34][44]">
<a href="#virtex6-CLBLM-SLICE[0]-C6LUT[7]">SLICE[0]:  C6LUT bit 7</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[35][44]" title="MAIN[35][44]">
<a href="#virtex6-CLBLM-SLICE[0]-C6LUT[6]">SLICE[0]:  C6LUT bit 6</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLM-bit-MAIN[26][43]" title="MAIN[26][43]">
<a href="#virtex6-CLBLM-SLICE[1]-C6LUT[17]">SLICE[1]:  C6LUT bit 17</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[27][43]" title="MAIN[27][43]">
<a href="#virtex6-CLBLM-SLICE[1]-C6LUT[16]">SLICE[1]:  C6LUT bit 16</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[28][43]" title="MAIN[28][43]">
<a href="#virtex6-CLBLM-SLICE[1]-C6LUT[25]">SLICE[1]:  C6LUT bit 25</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[29][43]" title="MAIN[29][43]">
<a href="#virtex6-CLBLM-SLICE[1]-C6LUT[24]">SLICE[1]:  C6LUT bit 24</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[30][43]" title="MAIN[30][43]">
<a href="#virtex6-CLBLM-SLICE[0]-MUX_COUT[2]">SLICE[0]:  MUX_COUT bit 2</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[31][43]" title="MAIN[31][43]">
<a href="#virtex6-CLBLM-SLICE[1]-MUX_COUT[2]">SLICE[1]:  MUX_COUT bit 2</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[32][43]" title="MAIN[32][43]">
<a href="#virtex6-CLBLM-SLICE[0]-C6LUT[24]">SLICE[0]:  C6LUT bit 24</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[33][43]" title="MAIN[33][43]">
<a href="#virtex6-CLBLM-SLICE[0]-C6LUT[25]">SLICE[0]:  C6LUT bit 25</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[34][43]" title="MAIN[34][43]">
<a href="#virtex6-CLBLM-SLICE[0]-C6LUT[17]">SLICE[0]:  C6LUT bit 17</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[35][43]" title="MAIN[35][43]">
<a href="#virtex6-CLBLM-SLICE[0]-C6LUT[16]">SLICE[0]:  C6LUT bit 16</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLM-bit-MAIN[26][42]" title="MAIN[26][42]">
<a href="#virtex6-CLBLM-SLICE[1]-C6LUT[19]">SLICE[1]:  C6LUT bit 19</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[27][42]" title="MAIN[27][42]">
<a href="#virtex6-CLBLM-SLICE[1]-C6LUT[18]">SLICE[1]:  C6LUT bit 18</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[28][42]" title="MAIN[28][42]">
<a href="#virtex6-CLBLM-SLICE[1]-C6LUT[27]">SLICE[1]:  C6LUT bit 27</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[29][42]" title="MAIN[29][42]">
<a href="#virtex6-CLBLM-SLICE[1]-C6LUT[26]">SLICE[1]:  C6LUT bit 26</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[30][42]" title="MAIN[30][42]">
<a href="#virtex6-CLBLM-SLICE[0]-MUX_COUT[3]">SLICE[0]:  MUX_COUT bit 3</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[31][42]" title="MAIN[31][42]">
<a href="#virtex6-CLBLM-SLICE[1]-MUX_COUT[3]">SLICE[1]:  MUX_COUT bit 3</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[32][42]" title="MAIN[32][42]">
<a href="#virtex6-CLBLM-SLICE[0]-C6LUT[26]">SLICE[0]:  C6LUT bit 26</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[33][42]" title="MAIN[33][42]">
<a href="#virtex6-CLBLM-SLICE[0]-C6LUT[27]">SLICE[0]:  C6LUT bit 27</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[34][42]" title="MAIN[34][42]">
<a href="#virtex6-CLBLM-SLICE[0]-C6LUT[19]">SLICE[0]:  C6LUT bit 19</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[35][42]" title="MAIN[35][42]">
<a href="#virtex6-CLBLM-SLICE[0]-C6LUT[18]">SLICE[0]:  C6LUT bit 18</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLM-bit-MAIN[26][41]" title="MAIN[26][41]">
<a href="#virtex6-CLBLM-SLICE[1]-C6LUT[21]">SLICE[1]:  C6LUT bit 21</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[27][41]" title="MAIN[27][41]">
<a href="#virtex6-CLBLM-SLICE[1]-C6LUT[20]">SLICE[1]:  C6LUT bit 20</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[28][41]" title="MAIN[28][41]">
<a href="#virtex6-CLBLM-SLICE[1]-C6LUT[29]">SLICE[1]:  C6LUT bit 29</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[29][41]" title="MAIN[29][41]">
<a href="#virtex6-CLBLM-SLICE[1]-C6LUT[28]">SLICE[1]:  C6LUT bit 28</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[30][41]" title="MAIN[30][41]">
<a href="#virtex6-CLBLM-SLICE[0]-MUX_FFC[2]">SLICE[0]:  MUX_FFC bit 2</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[31][41]" title="MAIN[31][41]">
<a href="#virtex6-CLBLM-SLICE[1]-MUX_FFC[2]">SLICE[1]:  MUX_FFC bit 2</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[32][41]" title="MAIN[32][41]">
<a href="#virtex6-CLBLM-SLICE[0]-C6LUT[28]">SLICE[0]:  C6LUT bit 28</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[33][41]" title="MAIN[33][41]">
<a href="#virtex6-CLBLM-SLICE[0]-C6LUT[29]">SLICE[0]:  C6LUT bit 29</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[34][41]" title="MAIN[34][41]">
<a href="#virtex6-CLBLM-SLICE[0]-C6LUT[21]">SLICE[0]:  C6LUT bit 21</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[35][41]" title="MAIN[35][41]">
<a href="#virtex6-CLBLM-SLICE[0]-C6LUT[20]">SLICE[0]:  C6LUT bit 20</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLM-bit-MAIN[26][40]" title="MAIN[26][40]">
<a href="#virtex6-CLBLM-SLICE[1]-C6LUT[23]">SLICE[1]:  C6LUT bit 23</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[27][40]" title="MAIN[27][40]">
<a href="#virtex6-CLBLM-SLICE[1]-C6LUT[22]">SLICE[1]:  C6LUT bit 22</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[28][40]" title="MAIN[28][40]">
<a href="#virtex6-CLBLM-SLICE[1]-C6LUT[31]">SLICE[1]:  C6LUT bit 31</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[29][40]" title="MAIN[29][40]">
<a href="#virtex6-CLBLM-SLICE[1]-C6LUT[30]">SLICE[1]:  C6LUT bit 30</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[30][40]" title="MAIN[30][40]">
<a href="#virtex6-CLBLM-SLICE[0]-MUX_FFC[0]">SLICE[0]:  MUX_FFC bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[31][40]" title="MAIN[31][40]">
<a href="#virtex6-CLBLM-SLICE[1]-MUX_FFC[0]">SLICE[1]:  MUX_FFC bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[32][40]" title="MAIN[32][40]">
<a href="#virtex6-CLBLM-SLICE[0]-C6LUT[30]">SLICE[0]:  C6LUT bit 30</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[33][40]" title="MAIN[33][40]">
<a href="#virtex6-CLBLM-SLICE[0]-C6LUT[31]">SLICE[0]:  C6LUT bit 31</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[34][40]" title="MAIN[34][40]">
<a href="#virtex6-CLBLM-SLICE[0]-C6LUT[23]">SLICE[0]:  C6LUT bit 23</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[35][40]" title="MAIN[35][40]">
<a href="#virtex6-CLBLM-SLICE[0]-C6LUT[22]">SLICE[0]:  C6LUT bit 22</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLM-bit-MAIN[26][39]" title="MAIN[26][39]">
<a href="#virtex6-CLBLM-SLICE[1]-C6LUT[33]">SLICE[1]:  C6LUT bit 33</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[27][39]" title="MAIN[27][39]">
<a href="#virtex6-CLBLM-SLICE[1]-C6LUT[32]">SLICE[1]:  C6LUT bit 32</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[28][39]" title="MAIN[28][39]">
<a href="#virtex6-CLBLM-SLICE[1]-C6LUT[41]">SLICE[1]:  C6LUT bit 41</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[29][39]" title="MAIN[29][39]">
<a href="#virtex6-CLBLM-SLICE[1]-C6LUT[40]">SLICE[1]:  C6LUT bit 40</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[30][39]" title="MAIN[30][39]">
<a href="#virtex6-CLBLM-SLICE[0]-MUX_FFC[1]">SLICE[0]:  MUX_FFC bit 1</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[31][39]" title="MAIN[31][39]">
<a href="#virtex6-CLBLM-SLICE[1]-MUX_FFC[1]">SLICE[1]:  MUX_FFC bit 1</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[32][39]" title="MAIN[32][39]">
<a href="#virtex6-CLBLM-SLICE[0]-C6LUT[40]">SLICE[0]:  C6LUT bit 40</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[33][39]" title="MAIN[33][39]">
<a href="#virtex6-CLBLM-SLICE[0]-C6LUT[41]">SLICE[0]:  C6LUT bit 41</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[34][39]" title="MAIN[34][39]">
<a href="#virtex6-CLBLM-SLICE[0]-C6LUT[33]">SLICE[0]:  C6LUT bit 33</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[35][39]" title="MAIN[35][39]">
<a href="#virtex6-CLBLM-SLICE[0]-C6LUT[32]">SLICE[0]:  C6LUT bit 32</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLM-bit-MAIN[26][38]" title="MAIN[26][38]">
<a href="#virtex6-CLBLM-SLICE[1]-C6LUT[35]">SLICE[1]:  C6LUT bit 35</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[27][38]" title="MAIN[27][38]">
<a href="#virtex6-CLBLM-SLICE[1]-C6LUT[34]">SLICE[1]:  C6LUT bit 34</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[28][38]" title="MAIN[28][38]">
<a href="#virtex6-CLBLM-SLICE[1]-C6LUT[43]">SLICE[1]:  C6LUT bit 43</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[29][38]" title="MAIN[29][38]">
<a href="#virtex6-CLBLM-SLICE[1]-C6LUT[42]">SLICE[1]:  C6LUT bit 42</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[30][38]" title="MAIN[30][38]">
<a href="#virtex6-CLBLM-SLICE[1]-FFC_INIT[0]">SLICE[1]: ! FFC_INIT bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[31][38]" title="MAIN[31][38]">
<a href="#virtex6-CLBLM-SLICE[1]-MUX_FFC[3]">SLICE[1]:  MUX_FFC bit 3</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[32][38]" title="MAIN[32][38]">
<a href="#virtex6-CLBLM-SLICE[0]-C6LUT[42]">SLICE[0]:  C6LUT bit 42</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[33][38]" title="MAIN[33][38]">
<a href="#virtex6-CLBLM-SLICE[0]-C6LUT[43]">SLICE[0]:  C6LUT bit 43</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[34][38]" title="MAIN[34][38]">
<a href="#virtex6-CLBLM-SLICE[0]-C6LUT[35]">SLICE[0]:  C6LUT bit 35</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[35][38]" title="MAIN[35][38]">
<a href="#virtex6-CLBLM-SLICE[0]-C6LUT[34]">SLICE[0]:  C6LUT bit 34</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLM-bit-MAIN[26][37]" title="MAIN[26][37]">
<a href="#virtex6-CLBLM-SLICE[1]-C6LUT[37]">SLICE[1]:  C6LUT bit 37</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[27][37]" title="MAIN[27][37]">
<a href="#virtex6-CLBLM-SLICE[1]-C6LUT[36]">SLICE[1]:  C6LUT bit 36</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[28][37]" title="MAIN[28][37]">
<a href="#virtex6-CLBLM-SLICE[1]-C6LUT[45]">SLICE[1]:  C6LUT bit 45</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[29][37]" title="MAIN[29][37]">
<a href="#virtex6-CLBLM-SLICE[1]-C6LUT[44]">SLICE[1]:  C6LUT bit 44</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[30][37]" title="MAIN[30][37]">
<a href="#virtex6-CLBLM-SLICE[1]-FFC_LATCH">SLICE[1]:  FFC_LATCH</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[31][37]" title="MAIN[31][37]">
<a href="#virtex6-CLBLM-SLICE[0]-MUX_FFC[3]">SLICE[0]:  MUX_FFC bit 3</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[32][37]" title="MAIN[32][37]">
<a href="#virtex6-CLBLM-SLICE[0]-C6LUT[44]">SLICE[0]:  C6LUT bit 44</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[33][37]" title="MAIN[33][37]">
<a href="#virtex6-CLBLM-SLICE[0]-C6LUT[45]">SLICE[0]:  C6LUT bit 45</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[34][37]" title="MAIN[34][37]">
<a href="#virtex6-CLBLM-SLICE[0]-C6LUT[37]">SLICE[0]:  C6LUT bit 37</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[35][37]" title="MAIN[35][37]">
<a href="#virtex6-CLBLM-SLICE[0]-C6LUT[36]">SLICE[0]:  C6LUT bit 36</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLM-bit-MAIN[26][36]" title="MAIN[26][36]">
<a href="#virtex6-CLBLM-SLICE[1]-C6LUT[39]">SLICE[1]:  C6LUT bit 39</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[27][36]" title="MAIN[27][36]">
<a href="#virtex6-CLBLM-SLICE[1]-C6LUT[38]">SLICE[1]:  C6LUT bit 38</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[28][36]" title="MAIN[28][36]">
<a href="#virtex6-CLBLM-SLICE[1]-C6LUT[47]">SLICE[1]:  C6LUT bit 47</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[29][36]" title="MAIN[29][36]">
<a href="#virtex6-CLBLM-SLICE[1]-C6LUT[46]">SLICE[1]:  C6LUT bit 46</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[30][36]" title="MAIN[30][36]">
<a href="#virtex6-CLBLM-SLICE[0]-FFC_INIT[0]">SLICE[0]: ! FFC_INIT bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[31][36]" title="MAIN[31][36]">
<a href="#virtex6-CLBLM-SLICE[0]-FFC_LATCH">SLICE[0]:  FFC_LATCH</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[32][36]" title="MAIN[32][36]">
<a href="#virtex6-CLBLM-SLICE[0]-C6LUT[46]">SLICE[0]:  C6LUT bit 46</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[33][36]" title="MAIN[33][36]">
<a href="#virtex6-CLBLM-SLICE[0]-C6LUT[47]">SLICE[0]:  C6LUT bit 47</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[34][36]" title="MAIN[34][36]">
<a href="#virtex6-CLBLM-SLICE[0]-C6LUT[39]">SLICE[0]:  C6LUT bit 39</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[35][36]" title="MAIN[35][36]">
<a href="#virtex6-CLBLM-SLICE[0]-C6LUT[38]">SLICE[0]:  C6LUT bit 38</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLM-bit-MAIN[26][35]" title="MAIN[26][35]">
<a href="#virtex6-CLBLM-SLICE[1]-C6LUT[49]">SLICE[1]:  C6LUT bit 49</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[27][35]" title="MAIN[27][35]">
<a href="#virtex6-CLBLM-SLICE[1]-C6LUT[48]">SLICE[1]:  C6LUT bit 48</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[28][35]" title="MAIN[28][35]">
<a href="#virtex6-CLBLM-SLICE[1]-C6LUT[57]">SLICE[1]:  C6LUT bit 57</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[29][35]" title="MAIN[29][35]">
<a href="#virtex6-CLBLM-SLICE[1]-C6LUT[56]">SLICE[1]:  C6LUT bit 56</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[30][35]" title="MAIN[30][35]">
<a href="#virtex6-CLBLM-SLICE[0]-CRAMMODE[2]">SLICE[0]:  CRAMMODE bit 2</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[31][35]" title="MAIN[31][35]">
<a href="#virtex6-CLBLM-SLICE[0]-CRAMMODE[0]">SLICE[0]:  CRAMMODE bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[32][35]" title="MAIN[32][35]">
<a href="#virtex6-CLBLM-SLICE[0]-C6LUT[56]">SLICE[0]:  C6LUT bit 56</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[33][35]" title="MAIN[33][35]">
<a href="#virtex6-CLBLM-SLICE[0]-C6LUT[57]">SLICE[0]:  C6LUT bit 57</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[34][35]" title="MAIN[34][35]">
<a href="#virtex6-CLBLM-SLICE[0]-C6LUT[49]">SLICE[0]:  C6LUT bit 49</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[35][35]" title="MAIN[35][35]">
<a href="#virtex6-CLBLM-SLICE[0]-C6LUT[48]">SLICE[0]:  C6LUT bit 48</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLM-bit-MAIN[26][34]" title="MAIN[26][34]">
<a href="#virtex6-CLBLM-SLICE[1]-C6LUT[51]">SLICE[1]:  C6LUT bit 51</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[27][34]" title="MAIN[27][34]">
<a href="#virtex6-CLBLM-SLICE[1]-C6LUT[50]">SLICE[1]:  C6LUT bit 50</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[28][34]" title="MAIN[28][34]">
<a href="#virtex6-CLBLM-SLICE[1]-C6LUT[59]">SLICE[1]:  C6LUT bit 59</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[29][34]" title="MAIN[29][34]">
<a href="#virtex6-CLBLM-SLICE[1]-C6LUT[58]">SLICE[1]:  C6LUT bit 58</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[30][34]" title="MAIN[30][34]">
<a href="#virtex6-CLBLM-SLICE[0]-DRAMMODE[2]">SLICE[0]:  DRAMMODE bit 2</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[31][34]" title="MAIN[31][34]">
<a href="#virtex6-CLBLM-SLICE[0]-DRAMMODE[0]">SLICE[0]:  DRAMMODE bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[32][34]" title="MAIN[32][34]">
<a href="#virtex6-CLBLM-SLICE[0]-C6LUT[58]">SLICE[0]:  C6LUT bit 58</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[33][34]" title="MAIN[33][34]">
<a href="#virtex6-CLBLM-SLICE[0]-C6LUT[59]">SLICE[0]:  C6LUT bit 59</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[34][34]" title="MAIN[34][34]">
<a href="#virtex6-CLBLM-SLICE[0]-C6LUT[51]">SLICE[0]:  C6LUT bit 51</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[35][34]" title="MAIN[35][34]">
<a href="#virtex6-CLBLM-SLICE[0]-C6LUT[50]">SLICE[0]:  C6LUT bit 50</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLM-bit-MAIN[26][33]" title="MAIN[26][33]">
<a href="#virtex6-CLBLM-SLICE[1]-C6LUT[53]">SLICE[1]:  C6LUT bit 53</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[27][33]" title="MAIN[27][33]">
<a href="#virtex6-CLBLM-SLICE[1]-C6LUT[52]">SLICE[1]:  C6LUT bit 52</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[28][33]" title="MAIN[28][33]">
<a href="#virtex6-CLBLM-SLICE[1]-C6LUT[61]">SLICE[1]:  C6LUT bit 61</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[29][33]" title="MAIN[29][33]">
<a href="#virtex6-CLBLM-SLICE[1]-C6LUT[60]">SLICE[1]:  C6LUT bit 60</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLM-bit-MAIN[32][33]" title="MAIN[32][33]">
<a href="#virtex6-CLBLM-SLICE[0]-C6LUT[60]">SLICE[0]:  C6LUT bit 60</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[33][33]" title="MAIN[33][33]">
<a href="#virtex6-CLBLM-SLICE[0]-C6LUT[61]">SLICE[0]:  C6LUT bit 61</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[34][33]" title="MAIN[34][33]">
<a href="#virtex6-CLBLM-SLICE[0]-C6LUT[53]">SLICE[0]:  C6LUT bit 53</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[35][33]" title="MAIN[35][33]">
<a href="#virtex6-CLBLM-SLICE[0]-C6LUT[52]">SLICE[0]:  C6LUT bit 52</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLM-bit-MAIN[26][32]" title="MAIN[26][32]">
<a href="#virtex6-CLBLM-SLICE[1]-C6LUT[55]">SLICE[1]:  C6LUT bit 55</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[27][32]" title="MAIN[27][32]">
<a href="#virtex6-CLBLM-SLICE[1]-C6LUT[54]">SLICE[1]:  C6LUT bit 54</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[28][32]" title="MAIN[28][32]">
<a href="#virtex6-CLBLM-SLICE[1]-C6LUT[63]">SLICE[1]:  C6LUT bit 63</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[29][32]" title="MAIN[29][32]">
<a href="#virtex6-CLBLM-SLICE[1]-C6LUT[62]">SLICE[1]:  C6LUT bit 62</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLM-bit-MAIN[32][32]" title="MAIN[32][32]">
<a href="#virtex6-CLBLM-SLICE[0]-C6LUT[62]">SLICE[0]:  C6LUT bit 62</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[33][32]" title="MAIN[33][32]">
<a href="#virtex6-CLBLM-SLICE[0]-C6LUT[63]">SLICE[0]:  C6LUT bit 63</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[34][32]" title="MAIN[34][32]">
<a href="#virtex6-CLBLM-SLICE[0]-C6LUT[55]">SLICE[0]:  C6LUT bit 55</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[35][32]" title="MAIN[35][32]">
<a href="#virtex6-CLBLM-SLICE[0]-C6LUT[54]">SLICE[0]:  C6LUT bit 54</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLM-bit-MAIN[26][31]" title="MAIN[26][31]">
<a href="#virtex6-CLBLM-SLICE[1]-B6LUT[1]">SLICE[1]:  B6LUT bit 1</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[27][31]" title="MAIN[27][31]">
<a href="#virtex6-CLBLM-SLICE[1]-B6LUT[0]">SLICE[1]:  B6LUT bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[28][31]" title="MAIN[28][31]">
<a href="#virtex6-CLBLM-SLICE[1]-B6LUT[9]">SLICE[1]:  B6LUT bit 9</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[29][31]" title="MAIN[29][31]">
<a href="#virtex6-CLBLM-SLICE[1]-B6LUT[8]">SLICE[1]:  B6LUT bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLM-bit-MAIN[32][31]" title="MAIN[32][31]">
<a href="#virtex6-CLBLM-SLICE[0]-B6LUT[8]">SLICE[0]:  B6LUT bit 8</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[33][31]" title="MAIN[33][31]">
<a href="#virtex6-CLBLM-SLICE[0]-B6LUT[9]">SLICE[0]:  B6LUT bit 9</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[34][31]" title="MAIN[34][31]">
<a href="#virtex6-CLBLM-SLICE[0]-B6LUT[1]">SLICE[0]:  B6LUT bit 1</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[35][31]" title="MAIN[35][31]">
<a href="#virtex6-CLBLM-SLICE[0]-B6LUT[0]">SLICE[0]:  B6LUT bit 0</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLM-bit-MAIN[26][30]" title="MAIN[26][30]">
<a href="#virtex6-CLBLM-SLICE[1]-B6LUT[3]">SLICE[1]:  B6LUT bit 3</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[27][30]" title="MAIN[27][30]">
<a href="#virtex6-CLBLM-SLICE[1]-B6LUT[2]">SLICE[1]:  B6LUT bit 2</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[28][30]" title="MAIN[28][30]">
<a href="#virtex6-CLBLM-SLICE[1]-B6LUT[11]">SLICE[1]:  B6LUT bit 11</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[29][30]" title="MAIN[29][30]">
<a href="#virtex6-CLBLM-SLICE[1]-B6LUT[10]">SLICE[1]:  B6LUT bit 10</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[30][30]" title="MAIN[30][30]">
<a href="#virtex6-CLBLM-SLICE[0]-ARAMMODE[0]">SLICE[0]:  ARAMMODE bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[31][30]" title="MAIN[31][30]">
<a href="#virtex6-CLBLM-SLICE[0]-ARAMMODE[2]">SLICE[0]:  ARAMMODE bit 2</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[32][30]" title="MAIN[32][30]">
<a href="#virtex6-CLBLM-SLICE[0]-B6LUT[10]">SLICE[0]:  B6LUT bit 10</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[33][30]" title="MAIN[33][30]">
<a href="#virtex6-CLBLM-SLICE[0]-B6LUT[11]">SLICE[0]:  B6LUT bit 11</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[34][30]" title="MAIN[34][30]">
<a href="#virtex6-CLBLM-SLICE[0]-B6LUT[3]">SLICE[0]:  B6LUT bit 3</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[35][30]" title="MAIN[35][30]">
<a href="#virtex6-CLBLM-SLICE[0]-B6LUT[2]">SLICE[0]:  B6LUT bit 2</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLM-bit-MAIN[26][29]" title="MAIN[26][29]">
<a href="#virtex6-CLBLM-SLICE[1]-B6LUT[5]">SLICE[1]:  B6LUT bit 5</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[27][29]" title="MAIN[27][29]">
<a href="#virtex6-CLBLM-SLICE[1]-B6LUT[4]">SLICE[1]:  B6LUT bit 4</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[28][29]" title="MAIN[28][29]">
<a href="#virtex6-CLBLM-SLICE[1]-B6LUT[13]">SLICE[1]:  B6LUT bit 13</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[29][29]" title="MAIN[29][29]">
<a href="#virtex6-CLBLM-SLICE[1]-B6LUT[12]">SLICE[1]:  B6LUT bit 12</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[30][29]" title="MAIN[30][29]">
<a href="#virtex6-CLBLM-SLICE[0]-BRAMMODE[0]">SLICE[0]:  BRAMMODE bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[31][29]" title="MAIN[31][29]">
<a href="#virtex6-CLBLM-SLICE[0]-BRAMMODE[2]">SLICE[0]:  BRAMMODE bit 2</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[32][29]" title="MAIN[32][29]">
<a href="#virtex6-CLBLM-SLICE[0]-B6LUT[12]">SLICE[0]:  B6LUT bit 12</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[33][29]" title="MAIN[33][29]">
<a href="#virtex6-CLBLM-SLICE[0]-B6LUT[13]">SLICE[0]:  B6LUT bit 13</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[34][29]" title="MAIN[34][29]">
<a href="#virtex6-CLBLM-SLICE[0]-B6LUT[5]">SLICE[0]:  B6LUT bit 5</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[35][29]" title="MAIN[35][29]">
<a href="#virtex6-CLBLM-SLICE[0]-B6LUT[4]">SLICE[0]:  B6LUT bit 4</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLM-bit-MAIN[26][28]" title="MAIN[26][28]">
<a href="#virtex6-CLBLM-SLICE[1]-B6LUT[7]">SLICE[1]:  B6LUT bit 7</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[27][28]" title="MAIN[27][28]">
<a href="#virtex6-CLBLM-SLICE[1]-B6LUT[6]">SLICE[1]:  B6LUT bit 6</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[28][28]" title="MAIN[28][28]">
<a href="#virtex6-CLBLM-SLICE[1]-B6LUT[15]">SLICE[1]:  B6LUT bit 15</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[29][28]" title="MAIN[29][28]">
<a href="#virtex6-CLBLM-SLICE[1]-B6LUT[14]">SLICE[1]:  B6LUT bit 14</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[30][28]" title="MAIN[30][28]">
<a href="#virtex6-CLBLM-SLICE[0]-FFB_LATCH">SLICE[0]:  FFB_LATCH</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[31][28]" title="MAIN[31][28]">
<a href="#virtex6-CLBLM-SLICE[0]-FFB_INIT[0]">SLICE[0]: ! FFB_INIT bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[32][28]" title="MAIN[32][28]">
<a href="#virtex6-CLBLM-SLICE[0]-B6LUT[14]">SLICE[0]:  B6LUT bit 14</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[33][28]" title="MAIN[33][28]">
<a href="#virtex6-CLBLM-SLICE[0]-B6LUT[15]">SLICE[0]:  B6LUT bit 15</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[34][28]" title="MAIN[34][28]">
<a href="#virtex6-CLBLM-SLICE[0]-B6LUT[7]">SLICE[0]:  B6LUT bit 7</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[35][28]" title="MAIN[35][28]">
<a href="#virtex6-CLBLM-SLICE[0]-B6LUT[6]">SLICE[0]:  B6LUT bit 6</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLM-bit-MAIN[26][27]" title="MAIN[26][27]">
<a href="#virtex6-CLBLM-SLICE[1]-B6LUT[17]">SLICE[1]:  B6LUT bit 17</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[27][27]" title="MAIN[27][27]">
<a href="#virtex6-CLBLM-SLICE[1]-B6LUT[16]">SLICE[1]:  B6LUT bit 16</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[28][27]" title="MAIN[28][27]">
<a href="#virtex6-CLBLM-SLICE[1]-B6LUT[25]">SLICE[1]:  B6LUT bit 25</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[29][27]" title="MAIN[29][27]">
<a href="#virtex6-CLBLM-SLICE[1]-B6LUT[24]">SLICE[1]:  B6LUT bit 24</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[30][27]" title="MAIN[30][27]">
<a href="#virtex6-CLBLM-SLICE[0]-MUX_FFB[3]">SLICE[0]:  MUX_FFB bit 3</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[31][27]" title="MAIN[31][27]">
<a href="#virtex6-CLBLM-SLICE[1]-FFB_LATCH">SLICE[1]:  FFB_LATCH</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[32][27]" title="MAIN[32][27]">
<a href="#virtex6-CLBLM-SLICE[0]-B6LUT[24]">SLICE[0]:  B6LUT bit 24</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[33][27]" title="MAIN[33][27]">
<a href="#virtex6-CLBLM-SLICE[0]-B6LUT[25]">SLICE[0]:  B6LUT bit 25</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[34][27]" title="MAIN[34][27]">
<a href="#virtex6-CLBLM-SLICE[0]-B6LUT[17]">SLICE[0]:  B6LUT bit 17</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[35][27]" title="MAIN[35][27]">
<a href="#virtex6-CLBLM-SLICE[0]-B6LUT[16]">SLICE[0]:  B6LUT bit 16</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLM-bit-MAIN[26][26]" title="MAIN[26][26]">
<a href="#virtex6-CLBLM-SLICE[1]-B6LUT[19]">SLICE[1]:  B6LUT bit 19</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[27][26]" title="MAIN[27][26]">
<a href="#virtex6-CLBLM-SLICE[1]-B6LUT[18]">SLICE[1]:  B6LUT bit 18</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[28][26]" title="MAIN[28][26]">
<a href="#virtex6-CLBLM-SLICE[1]-B6LUT[27]">SLICE[1]:  B6LUT bit 27</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[29][26]" title="MAIN[29][26]">
<a href="#virtex6-CLBLM-SLICE[1]-B6LUT[26]">SLICE[1]:  B6LUT bit 26</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[30][26]" title="MAIN[30][26]">
<a href="#virtex6-CLBLM-SLICE[1]-MUX_FFB[3]">SLICE[1]:  MUX_FFB bit 3</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[31][26]" title="MAIN[31][26]">
<a href="#virtex6-CLBLM-SLICE[1]-FFB_INIT[0]">SLICE[1]: ! FFB_INIT bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[32][26]" title="MAIN[32][26]">
<a href="#virtex6-CLBLM-SLICE[0]-B6LUT[26]">SLICE[0]:  B6LUT bit 26</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[33][26]" title="MAIN[33][26]">
<a href="#virtex6-CLBLM-SLICE[0]-B6LUT[27]">SLICE[0]:  B6LUT bit 27</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[34][26]" title="MAIN[34][26]">
<a href="#virtex6-CLBLM-SLICE[0]-B6LUT[19]">SLICE[0]:  B6LUT bit 19</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[35][26]" title="MAIN[35][26]">
<a href="#virtex6-CLBLM-SLICE[0]-B6LUT[18]">SLICE[0]:  B6LUT bit 18</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLM-bit-MAIN[26][25]" title="MAIN[26][25]">
<a href="#virtex6-CLBLM-SLICE[1]-B6LUT[21]">SLICE[1]:  B6LUT bit 21</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[27][25]" title="MAIN[27][25]">
<a href="#virtex6-CLBLM-SLICE[1]-B6LUT[20]">SLICE[1]:  B6LUT bit 20</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[28][25]" title="MAIN[28][25]">
<a href="#virtex6-CLBLM-SLICE[1]-B6LUT[29]">SLICE[1]:  B6LUT bit 29</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[29][25]" title="MAIN[29][25]">
<a href="#virtex6-CLBLM-SLICE[1]-B6LUT[28]">SLICE[1]:  B6LUT bit 28</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[30][25]" title="MAIN[30][25]">
<a href="#virtex6-CLBLM-SLICE[1]-MUX_FFB[1]">SLICE[1]:  MUX_FFB bit 1</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[31][25]" title="MAIN[31][25]">
<a href="#virtex6-CLBLM-SLICE[0]-MUX_FFB[1]">SLICE[0]:  MUX_FFB bit 1</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[32][25]" title="MAIN[32][25]">
<a href="#virtex6-CLBLM-SLICE[0]-B6LUT[28]">SLICE[0]:  B6LUT bit 28</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[33][25]" title="MAIN[33][25]">
<a href="#virtex6-CLBLM-SLICE[0]-B6LUT[29]">SLICE[0]:  B6LUT bit 29</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[34][25]" title="MAIN[34][25]">
<a href="#virtex6-CLBLM-SLICE[0]-B6LUT[21]">SLICE[0]:  B6LUT bit 21</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[35][25]" title="MAIN[35][25]">
<a href="#virtex6-CLBLM-SLICE[0]-B6LUT[20]">SLICE[0]:  B6LUT bit 20</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLM-bit-MAIN[26][24]" title="MAIN[26][24]">
<a href="#virtex6-CLBLM-SLICE[1]-B6LUT[23]">SLICE[1]:  B6LUT bit 23</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[27][24]" title="MAIN[27][24]">
<a href="#virtex6-CLBLM-SLICE[1]-B6LUT[22]">SLICE[1]:  B6LUT bit 22</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[28][24]" title="MAIN[28][24]">
<a href="#virtex6-CLBLM-SLICE[1]-B6LUT[31]">SLICE[1]:  B6LUT bit 31</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[29][24]" title="MAIN[29][24]">
<a href="#virtex6-CLBLM-SLICE[1]-B6LUT[30]">SLICE[1]:  B6LUT bit 30</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[30][24]" title="MAIN[30][24]">
<a href="#virtex6-CLBLM-SLICE[1]-MUX_FFB[0]">SLICE[1]:  MUX_FFB bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[31][24]" title="MAIN[31][24]">
<a href="#virtex6-CLBLM-SLICE[0]-MUX_FFB[0]">SLICE[0]:  MUX_FFB bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[32][24]" title="MAIN[32][24]">
<a href="#virtex6-CLBLM-SLICE[0]-B6LUT[30]">SLICE[0]:  B6LUT bit 30</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[33][24]" title="MAIN[33][24]">
<a href="#virtex6-CLBLM-SLICE[0]-B6LUT[31]">SLICE[0]:  B6LUT bit 31</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[34][24]" title="MAIN[34][24]">
<a href="#virtex6-CLBLM-SLICE[0]-B6LUT[23]">SLICE[0]:  B6LUT bit 23</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[35][24]" title="MAIN[35][24]">
<a href="#virtex6-CLBLM-SLICE[0]-B6LUT[22]">SLICE[0]:  B6LUT bit 22</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLM-bit-MAIN[26][23]" title="MAIN[26][23]">
<a href="#virtex6-CLBLM-SLICE[1]-B6LUT[33]">SLICE[1]:  B6LUT bit 33</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[27][23]" title="MAIN[27][23]">
<a href="#virtex6-CLBLM-SLICE[1]-B6LUT[32]">SLICE[1]:  B6LUT bit 32</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[28][23]" title="MAIN[28][23]">
<a href="#virtex6-CLBLM-SLICE[1]-B6LUT[41]">SLICE[1]:  B6LUT bit 41</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[29][23]" title="MAIN[29][23]">
<a href="#virtex6-CLBLM-SLICE[1]-B6LUT[40]">SLICE[1]:  B6LUT bit 40</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[30][23]" title="MAIN[30][23]">
<a href="#virtex6-CLBLM-SLICE[1]-MUX_FFB[2]">SLICE[1]:  MUX_FFB bit 2</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[31][23]" title="MAIN[31][23]">
<a href="#virtex6-CLBLM-SLICE[0]-MUX_FFB[2]">SLICE[0]:  MUX_FFB bit 2</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[32][23]" title="MAIN[32][23]">
<a href="#virtex6-CLBLM-SLICE[0]-B6LUT[40]">SLICE[0]:  B6LUT bit 40</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[33][23]" title="MAIN[33][23]">
<a href="#virtex6-CLBLM-SLICE[0]-B6LUT[41]">SLICE[0]:  B6LUT bit 41</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[34][23]" title="MAIN[34][23]">
<a href="#virtex6-CLBLM-SLICE[0]-B6LUT[33]">SLICE[0]:  B6LUT bit 33</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[35][23]" title="MAIN[35][23]">
<a href="#virtex6-CLBLM-SLICE[0]-B6LUT[32]">SLICE[0]:  B6LUT bit 32</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLM-bit-MAIN[26][22]" title="MAIN[26][22]">
<a href="#virtex6-CLBLM-SLICE[1]-B6LUT[35]">SLICE[1]:  B6LUT bit 35</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[27][22]" title="MAIN[27][22]">
<a href="#virtex6-CLBLM-SLICE[1]-B6LUT[34]">SLICE[1]:  B6LUT bit 34</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[28][22]" title="MAIN[28][22]">
<a href="#virtex6-CLBLM-SLICE[1]-B6LUT[43]">SLICE[1]:  B6LUT bit 43</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[29][22]" title="MAIN[29][22]">
<a href="#virtex6-CLBLM-SLICE[1]-B6LUT[42]">SLICE[1]:  B6LUT bit 42</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[30][22]" title="MAIN[30][22]">
<a href="#virtex6-CLBLM-SLICE[1]-MUX_BOUT[3]">SLICE[1]:  MUX_BOUT bit 3</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[31][22]" title="MAIN[31][22]">
<a href="#virtex6-CLBLM-SLICE[0]-MUX_BOUT[3]">SLICE[0]:  MUX_BOUT bit 3</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[32][22]" title="MAIN[32][22]">
<a href="#virtex6-CLBLM-SLICE[0]-B6LUT[42]">SLICE[0]:  B6LUT bit 42</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[33][22]" title="MAIN[33][22]">
<a href="#virtex6-CLBLM-SLICE[0]-B6LUT[43]">SLICE[0]:  B6LUT bit 43</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[34][22]" title="MAIN[34][22]">
<a href="#virtex6-CLBLM-SLICE[0]-B6LUT[35]">SLICE[0]:  B6LUT bit 35</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[35][22]" title="MAIN[35][22]">
<a href="#virtex6-CLBLM-SLICE[0]-B6LUT[34]">SLICE[0]:  B6LUT bit 34</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLM-bit-MAIN[26][21]" title="MAIN[26][21]">
<a href="#virtex6-CLBLM-SLICE[1]-B6LUT[37]">SLICE[1]:  B6LUT bit 37</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[27][21]" title="MAIN[27][21]">
<a href="#virtex6-CLBLM-SLICE[1]-B6LUT[36]">SLICE[1]:  B6LUT bit 36</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[28][21]" title="MAIN[28][21]">
<a href="#virtex6-CLBLM-SLICE[1]-B6LUT[45]">SLICE[1]:  B6LUT bit 45</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[29][21]" title="MAIN[29][21]">
<a href="#virtex6-CLBLM-SLICE[1]-B6LUT[44]">SLICE[1]:  B6LUT bit 44</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[30][21]" title="MAIN[30][21]">
<a href="#virtex6-CLBLM-SLICE[1]-MUX_BOUT[2]">SLICE[1]:  MUX_BOUT bit 2</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[31][21]" title="MAIN[31][21]">
<a href="#virtex6-CLBLM-SLICE[0]-MUX_BOUT[2]">SLICE[0]:  MUX_BOUT bit 2</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[32][21]" title="MAIN[32][21]">
<a href="#virtex6-CLBLM-SLICE[0]-B6LUT[44]">SLICE[0]:  B6LUT bit 44</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[33][21]" title="MAIN[33][21]">
<a href="#virtex6-CLBLM-SLICE[0]-B6LUT[45]">SLICE[0]:  B6LUT bit 45</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[34][21]" title="MAIN[34][21]">
<a href="#virtex6-CLBLM-SLICE[0]-B6LUT[37]">SLICE[0]:  B6LUT bit 37</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[35][21]" title="MAIN[35][21]">
<a href="#virtex6-CLBLM-SLICE[0]-B6LUT[36]">SLICE[0]:  B6LUT bit 36</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLM-bit-MAIN[26][20]" title="MAIN[26][20]">
<a href="#virtex6-CLBLM-SLICE[1]-B6LUT[39]">SLICE[1]:  B6LUT bit 39</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[27][20]" title="MAIN[27][20]">
<a href="#virtex6-CLBLM-SLICE[1]-B6LUT[38]">SLICE[1]:  B6LUT bit 38</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[28][20]" title="MAIN[28][20]">
<a href="#virtex6-CLBLM-SLICE[1]-B6LUT[47]">SLICE[1]:  B6LUT bit 47</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[29][20]" title="MAIN[29][20]">
<a href="#virtex6-CLBLM-SLICE[1]-B6LUT[46]">SLICE[1]:  B6LUT bit 46</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[30][20]" title="MAIN[30][20]">
<a href="#virtex6-CLBLM-SLICE[1]-FFB5_INIT[0]">SLICE[1]: ! FFB5_INIT bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[31][20]" title="MAIN[31][20]">
<a href="#virtex6-CLBLM-SLICE[0]-FFB5_INIT[0]">SLICE[0]: ! FFB5_INIT bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[32][20]" title="MAIN[32][20]">
<a href="#virtex6-CLBLM-SLICE[0]-B6LUT[46]">SLICE[0]:  B6LUT bit 46</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[33][20]" title="MAIN[33][20]">
<a href="#virtex6-CLBLM-SLICE[0]-B6LUT[47]">SLICE[0]:  B6LUT bit 47</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[34][20]" title="MAIN[34][20]">
<a href="#virtex6-CLBLM-SLICE[0]-B6LUT[39]">SLICE[0]:  B6LUT bit 39</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[35][20]" title="MAIN[35][20]">
<a href="#virtex6-CLBLM-SLICE[0]-B6LUT[38]">SLICE[0]:  B6LUT bit 38</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLM-bit-MAIN[26][19]" title="MAIN[26][19]">
<a href="#virtex6-CLBLM-SLICE[1]-B6LUT[49]">SLICE[1]:  B6LUT bit 49</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[27][19]" title="MAIN[27][19]">
<a href="#virtex6-CLBLM-SLICE[1]-B6LUT[48]">SLICE[1]:  B6LUT bit 48</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[28][19]" title="MAIN[28][19]">
<a href="#virtex6-CLBLM-SLICE[1]-B6LUT[57]">SLICE[1]:  B6LUT bit 57</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[29][19]" title="MAIN[29][19]">
<a href="#virtex6-CLBLM-SLICE[1]-B6LUT[56]">SLICE[1]:  B6LUT bit 56</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[30][19]" title="MAIN[30][19]">
<a href="#virtex6-CLBLM-SLICE[1]-MUX_BOUT[0]">SLICE[1]:  MUX_BOUT bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[31][19]" title="MAIN[31][19]">
<a href="#virtex6-CLBLM-SLICE[0]-MUX_BOUT[0]">SLICE[0]:  MUX_BOUT bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[32][19]" title="MAIN[32][19]">
<a href="#virtex6-CLBLM-SLICE[0]-B6LUT[56]">SLICE[0]:  B6LUT bit 56</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[33][19]" title="MAIN[33][19]">
<a href="#virtex6-CLBLM-SLICE[0]-B6LUT[57]">SLICE[0]:  B6LUT bit 57</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[34][19]" title="MAIN[34][19]">
<a href="#virtex6-CLBLM-SLICE[0]-B6LUT[49]">SLICE[0]:  B6LUT bit 49</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[35][19]" title="MAIN[35][19]">
<a href="#virtex6-CLBLM-SLICE[0]-B6LUT[48]">SLICE[0]:  B6LUT bit 48</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLM-bit-MAIN[26][18]" title="MAIN[26][18]">
<a href="#virtex6-CLBLM-SLICE[1]-B6LUT[51]">SLICE[1]:  B6LUT bit 51</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[27][18]" title="MAIN[27][18]">
<a href="#virtex6-CLBLM-SLICE[1]-B6LUT[50]">SLICE[1]:  B6LUT bit 50</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[28][18]" title="MAIN[28][18]">
<a href="#virtex6-CLBLM-SLICE[1]-B6LUT[59]">SLICE[1]:  B6LUT bit 59</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[29][18]" title="MAIN[29][18]">
<a href="#virtex6-CLBLM-SLICE[1]-B6LUT[58]">SLICE[1]:  B6LUT bit 58</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[30][18]" title="MAIN[30][18]">
<a href="#virtex6-CLBLM-SLICE[1]-MUX_FFB5[1]">SLICE[1]:  MUX_FFB5 bit 1</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[31][18]" title="MAIN[31][18]">
<a href="#virtex6-CLBLM-SLICE[0]-MUX_FFB5[1]">SLICE[0]:  MUX_FFB5 bit 1</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[32][18]" title="MAIN[32][18]">
<a href="#virtex6-CLBLM-SLICE[0]-B6LUT[58]">SLICE[0]:  B6LUT bit 58</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[33][18]" title="MAIN[33][18]">
<a href="#virtex6-CLBLM-SLICE[0]-B6LUT[59]">SLICE[0]:  B6LUT bit 59</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[34][18]" title="MAIN[34][18]">
<a href="#virtex6-CLBLM-SLICE[0]-B6LUT[51]">SLICE[0]:  B6LUT bit 51</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[35][18]" title="MAIN[35][18]">
<a href="#virtex6-CLBLM-SLICE[0]-B6LUT[50]">SLICE[0]:  B6LUT bit 50</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLM-bit-MAIN[26][17]" title="MAIN[26][17]">
<a href="#virtex6-CLBLM-SLICE[1]-B6LUT[53]">SLICE[1]:  B6LUT bit 53</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[27][17]" title="MAIN[27][17]">
<a href="#virtex6-CLBLM-SLICE[1]-B6LUT[52]">SLICE[1]:  B6LUT bit 52</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[28][17]" title="MAIN[28][17]">
<a href="#virtex6-CLBLM-SLICE[1]-B6LUT[61]">SLICE[1]:  B6LUT bit 61</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[29][17]" title="MAIN[29][17]">
<a href="#virtex6-CLBLM-SLICE[1]-B6LUT[60]">SLICE[1]:  B6LUT bit 60</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[30][17]" title="MAIN[30][17]">
<a href="#virtex6-CLBLM-SLICE[1]-MUX_BOUT[1]">SLICE[1]:  MUX_BOUT bit 1</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[31][17]" title="MAIN[31][17]">
<a href="#virtex6-CLBLM-SLICE[0]-MUX_BOUT[1]">SLICE[0]:  MUX_BOUT bit 1</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[32][17]" title="MAIN[32][17]">
<a href="#virtex6-CLBLM-SLICE[0]-B6LUT[60]">SLICE[0]:  B6LUT bit 60</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[33][17]" title="MAIN[33][17]">
<a href="#virtex6-CLBLM-SLICE[0]-B6LUT[61]">SLICE[0]:  B6LUT bit 61</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[34][17]" title="MAIN[34][17]">
<a href="#virtex6-CLBLM-SLICE[0]-B6LUT[53]">SLICE[0]:  B6LUT bit 53</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[35][17]" title="MAIN[35][17]">
<a href="#virtex6-CLBLM-SLICE[0]-B6LUT[52]">SLICE[0]:  B6LUT bit 52</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLM-bit-MAIN[26][16]" title="MAIN[26][16]">
<a href="#virtex6-CLBLM-SLICE[1]-B6LUT[55]">SLICE[1]:  B6LUT bit 55</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[27][16]" title="MAIN[27][16]">
<a href="#virtex6-CLBLM-SLICE[1]-B6LUT[54]">SLICE[1]:  B6LUT bit 54</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[28][16]" title="MAIN[28][16]">
<a href="#virtex6-CLBLM-SLICE[1]-B6LUT[63]">SLICE[1]:  B6LUT bit 63</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[29][16]" title="MAIN[29][16]">
<a href="#virtex6-CLBLM-SLICE[1]-B6LUT[62]">SLICE[1]:  B6LUT bit 62</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[30][16]" title="MAIN[30][16]">
<a href="#virtex6-CLBLM-SLICE[1]-MUX_FFB5[0]">SLICE[1]:  MUX_FFB5 bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[31][16]" title="MAIN[31][16]">
<a href="#virtex6-CLBLM-SLICE[0]-MUX_FFB5[0]">SLICE[0]:  MUX_FFB5 bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[32][16]" title="MAIN[32][16]">
<a href="#virtex6-CLBLM-SLICE[0]-B6LUT[62]">SLICE[0]:  B6LUT bit 62</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[33][16]" title="MAIN[33][16]">
<a href="#virtex6-CLBLM-SLICE[0]-B6LUT[63]">SLICE[0]:  B6LUT bit 63</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[34][16]" title="MAIN[34][16]">
<a href="#virtex6-CLBLM-SLICE[0]-B6LUT[55]">SLICE[0]:  B6LUT bit 55</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[35][16]" title="MAIN[35][16]">
<a href="#virtex6-CLBLM-SLICE[0]-B6LUT[54]">SLICE[0]:  B6LUT bit 54</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLM-bit-MAIN[26][15]" title="MAIN[26][15]">
<a href="#virtex6-CLBLM-SLICE[1]-A6LUT[1]">SLICE[1]:  A6LUT bit 1</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[27][15]" title="MAIN[27][15]">
<a href="#virtex6-CLBLM-SLICE[1]-A6LUT[0]">SLICE[1]:  A6LUT bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[28][15]" title="MAIN[28][15]">
<a href="#virtex6-CLBLM-SLICE[1]-A6LUT[9]">SLICE[1]:  A6LUT bit 9</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[29][15]" title="MAIN[29][15]">
<a href="#virtex6-CLBLM-SLICE[1]-A6LUT[8]">SLICE[1]:  A6LUT bit 8</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[30][15]" title="MAIN[30][15]">
<a href="#virtex6-CLBLM-SLICE[0]-PRECYINIT[1]">SLICE[0]:  PRECYINIT bit 1</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[31][15]" title="MAIN[31][15]">
<a href="#virtex6-CLBLM-SLICE[1]-PRECYINIT[1]">SLICE[1]:  PRECYINIT bit 1</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[32][15]" title="MAIN[32][15]">
<a href="#virtex6-CLBLM-SLICE[0]-A6LUT[8]">SLICE[0]:  A6LUT bit 8</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[33][15]" title="MAIN[33][15]">
<a href="#virtex6-CLBLM-SLICE[0]-A6LUT[9]">SLICE[0]:  A6LUT bit 9</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[34][15]" title="MAIN[34][15]">
<a href="#virtex6-CLBLM-SLICE[0]-A6LUT[1]">SLICE[0]:  A6LUT bit 1</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[35][15]" title="MAIN[35][15]">
<a href="#virtex6-CLBLM-SLICE[0]-A6LUT[0]">SLICE[0]:  A6LUT bit 0</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLM-bit-MAIN[26][14]" title="MAIN[26][14]">
<a href="#virtex6-CLBLM-SLICE[1]-A6LUT[3]">SLICE[1]:  A6LUT bit 3</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[27][14]" title="MAIN[27][14]">
<a href="#virtex6-CLBLM-SLICE[1]-A6LUT[2]">SLICE[1]:  A6LUT bit 2</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[28][14]" title="MAIN[28][14]">
<a href="#virtex6-CLBLM-SLICE[1]-A6LUT[11]">SLICE[1]:  A6LUT bit 11</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[29][14]" title="MAIN[29][14]">
<a href="#virtex6-CLBLM-SLICE[1]-A6LUT[10]">SLICE[1]:  A6LUT bit 10</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[30][14]" title="MAIN[30][14]">
<a href="#virtex6-CLBLM-SLICE[0]-CYINIT[0]">SLICE[0]:  CYINIT bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[31][14]" title="MAIN[31][14]">
<a href="#virtex6-CLBLM-SLICE[1]-CYINIT[0]">SLICE[1]:  CYINIT bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[32][14]" title="MAIN[32][14]">
<a href="#virtex6-CLBLM-SLICE[0]-A6LUT[10]">SLICE[0]:  A6LUT bit 10</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[33][14]" title="MAIN[33][14]">
<a href="#virtex6-CLBLM-SLICE[0]-A6LUT[11]">SLICE[0]:  A6LUT bit 11</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[34][14]" title="MAIN[34][14]">
<a href="#virtex6-CLBLM-SLICE[0]-A6LUT[3]">SLICE[0]:  A6LUT bit 3</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[35][14]" title="MAIN[35][14]">
<a href="#virtex6-CLBLM-SLICE[0]-A6LUT[2]">SLICE[0]:  A6LUT bit 2</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLM-bit-MAIN[26][13]" title="MAIN[26][13]">
<a href="#virtex6-CLBLM-SLICE[1]-A6LUT[5]">SLICE[1]:  A6LUT bit 5</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[27][13]" title="MAIN[27][13]">
<a href="#virtex6-CLBLM-SLICE[1]-A6LUT[4]">SLICE[1]:  A6LUT bit 4</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[28][13]" title="MAIN[28][13]">
<a href="#virtex6-CLBLM-SLICE[1]-A6LUT[13]">SLICE[1]:  A6LUT bit 13</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[29][13]" title="MAIN[29][13]">
<a href="#virtex6-CLBLM-SLICE[1]-A6LUT[12]">SLICE[1]:  A6LUT bit 12</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[30][13]" title="MAIN[30][13]">
<a href="#virtex6-CLBLM-SLICE[0]-MUX_ACY0[0]">SLICE[0]:  MUX_ACY0 bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[31][13]" title="MAIN[31][13]">
<a href="#virtex6-CLBLM-SLICE[1]-MUX_ACY0[0]">SLICE[1]:  MUX_ACY0 bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[32][13]" title="MAIN[32][13]">
<a href="#virtex6-CLBLM-SLICE[0]-A6LUT[12]">SLICE[0]:  A6LUT bit 12</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[33][13]" title="MAIN[33][13]">
<a href="#virtex6-CLBLM-SLICE[0]-A6LUT[13]">SLICE[0]:  A6LUT bit 13</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[34][13]" title="MAIN[34][13]">
<a href="#virtex6-CLBLM-SLICE[0]-A6LUT[5]">SLICE[0]:  A6LUT bit 5</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[35][13]" title="MAIN[35][13]">
<a href="#virtex6-CLBLM-SLICE[0]-A6LUT[4]">SLICE[0]:  A6LUT bit 4</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLM-bit-MAIN[26][12]" title="MAIN[26][12]">
<a href="#virtex6-CLBLM-SLICE[1]-A6LUT[7]">SLICE[1]:  A6LUT bit 7</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[27][12]" title="MAIN[27][12]">
<a href="#virtex6-CLBLM-SLICE[1]-A6LUT[6]">SLICE[1]:  A6LUT bit 6</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[28][12]" title="MAIN[28][12]">
<a href="#virtex6-CLBLM-SLICE[1]-A6LUT[15]">SLICE[1]:  A6LUT bit 15</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[29][12]" title="MAIN[29][12]">
<a href="#virtex6-CLBLM-SLICE[1]-A6LUT[14]">SLICE[1]:  A6LUT bit 14</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[30][12]" title="MAIN[30][12]">
<a href="#virtex6-CLBLM-SLICE[0]-MUX_FFA5[0]">SLICE[0]:  MUX_FFA5 bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[31][12]" title="MAIN[31][12]">
<a href="#virtex6-CLBLM-SLICE[1]-MUX_FFA5[0]">SLICE[1]:  MUX_FFA5 bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[32][12]" title="MAIN[32][12]">
<a href="#virtex6-CLBLM-SLICE[0]-A6LUT[14]">SLICE[0]:  A6LUT bit 14</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[33][12]" title="MAIN[33][12]">
<a href="#virtex6-CLBLM-SLICE[0]-A6LUT[15]">SLICE[0]:  A6LUT bit 15</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[34][12]" title="MAIN[34][12]">
<a href="#virtex6-CLBLM-SLICE[0]-A6LUT[7]">SLICE[0]:  A6LUT bit 7</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[35][12]" title="MAIN[35][12]">
<a href="#virtex6-CLBLM-SLICE[0]-A6LUT[6]">SLICE[0]:  A6LUT bit 6</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLM-bit-MAIN[26][11]" title="MAIN[26][11]">
<a href="#virtex6-CLBLM-SLICE[1]-A6LUT[17]">SLICE[1]:  A6LUT bit 17</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[27][11]" title="MAIN[27][11]">
<a href="#virtex6-CLBLM-SLICE[1]-A6LUT[16]">SLICE[1]:  A6LUT bit 16</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[28][11]" title="MAIN[28][11]">
<a href="#virtex6-CLBLM-SLICE[1]-A6LUT[25]">SLICE[1]:  A6LUT bit 25</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[29][11]" title="MAIN[29][11]">
<a href="#virtex6-CLBLM-SLICE[1]-A6LUT[24]">SLICE[1]:  A6LUT bit 24</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[30][11]" title="MAIN[30][11]">
<a href="#virtex6-CLBLM-SLICE[0]-MUX_AOUT[1]">SLICE[0]:  MUX_AOUT bit 1</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[31][11]" title="MAIN[31][11]">
<a href="#virtex6-CLBLM-SLICE[1]-MUX_AOUT[1]">SLICE[1]:  MUX_AOUT bit 1</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[32][11]" title="MAIN[32][11]">
<a href="#virtex6-CLBLM-SLICE[0]-A6LUT[24]">SLICE[0]:  A6LUT bit 24</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[33][11]" title="MAIN[33][11]">
<a href="#virtex6-CLBLM-SLICE[0]-A6LUT[25]">SLICE[0]:  A6LUT bit 25</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[34][11]" title="MAIN[34][11]">
<a href="#virtex6-CLBLM-SLICE[0]-A6LUT[17]">SLICE[0]:  A6LUT bit 17</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[35][11]" title="MAIN[35][11]">
<a href="#virtex6-CLBLM-SLICE[0]-A6LUT[16]">SLICE[0]:  A6LUT bit 16</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLM-bit-MAIN[26][10]" title="MAIN[26][10]">
<a href="#virtex6-CLBLM-SLICE[1]-A6LUT[19]">SLICE[1]:  A6LUT bit 19</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[27][10]" title="MAIN[27][10]">
<a href="#virtex6-CLBLM-SLICE[1]-A6LUT[18]">SLICE[1]:  A6LUT bit 18</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[28][10]" title="MAIN[28][10]">
<a href="#virtex6-CLBLM-SLICE[1]-A6LUT[27]">SLICE[1]:  A6LUT bit 27</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[29][10]" title="MAIN[29][10]">
<a href="#virtex6-CLBLM-SLICE[1]-A6LUT[26]">SLICE[1]:  A6LUT bit 26</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[30][10]" title="MAIN[30][10]">
<a href="#virtex6-CLBLM-SLICE[0]-MUX_FFA5[1]">SLICE[0]:  MUX_FFA5 bit 1</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[31][10]" title="MAIN[31][10]">
<a href="#virtex6-CLBLM-SLICE[1]-MUX_FFA5[1]">SLICE[1]:  MUX_FFA5 bit 1</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[32][10]" title="MAIN[32][10]">
<a href="#virtex6-CLBLM-SLICE[0]-A6LUT[26]">SLICE[0]:  A6LUT bit 26</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[33][10]" title="MAIN[33][10]">
<a href="#virtex6-CLBLM-SLICE[0]-A6LUT[27]">SLICE[0]:  A6LUT bit 27</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[34][10]" title="MAIN[34][10]">
<a href="#virtex6-CLBLM-SLICE[0]-A6LUT[19]">SLICE[0]:  A6LUT bit 19</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[35][10]" title="MAIN[35][10]">
<a href="#virtex6-CLBLM-SLICE[0]-A6LUT[18]">SLICE[0]:  A6LUT bit 18</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLM-bit-MAIN[24][9]" title="MAIN[24][9]">
<a href="#virtex6-CLBLM-SLICE[0]-MUX_WE[0]">SLICE[0]:  MUX_WE bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[25][9]" title="MAIN[25][9]">
<a href="#virtex6-CLBLM-SLICE[0]-FFB_SRVAL[0]">SLICE[0]: ! FFB_SRVAL bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[26][9]" title="MAIN[26][9]">
<a href="#virtex6-CLBLM-SLICE[1]-A6LUT[21]">SLICE[1]:  A6LUT bit 21</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[27][9]" title="MAIN[27][9]">
<a href="#virtex6-CLBLM-SLICE[1]-A6LUT[20]">SLICE[1]:  A6LUT bit 20</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[28][9]" title="MAIN[28][9]">
<a href="#virtex6-CLBLM-SLICE[1]-A6LUT[29]">SLICE[1]:  A6LUT bit 29</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[29][9]" title="MAIN[29][9]">
<a href="#virtex6-CLBLM-SLICE[1]-A6LUT[28]">SLICE[1]:  A6LUT bit 28</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[30][9]" title="MAIN[30][9]">
<a href="#virtex6-CLBLM-SLICE[0]-MUX_AOUT[0]">SLICE[0]:  MUX_AOUT bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[31][9]" title="MAIN[31][9]">
<a href="#virtex6-CLBLM-SLICE[1]-MUX_AOUT[0]">SLICE[1]:  MUX_AOUT bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[32][9]" title="MAIN[32][9]">
<a href="#virtex6-CLBLM-SLICE[0]-A6LUT[28]">SLICE[0]:  A6LUT bit 28</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[33][9]" title="MAIN[33][9]">
<a href="#virtex6-CLBLM-SLICE[0]-A6LUT[29]">SLICE[0]:  A6LUT bit 29</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[34][9]" title="MAIN[34][9]">
<a href="#virtex6-CLBLM-SLICE[0]-A6LUT[21]">SLICE[0]:  A6LUT bit 21</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[35][9]" title="MAIN[35][9]">
<a href="#virtex6-CLBLM-SLICE[0]-A6LUT[20]">SLICE[0]:  A6LUT bit 20</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLM-bit-MAIN[24][8]" title="MAIN[24][8]">
<a href="#virtex6-CLBLM-SLICE[0]-FF_SR_SYNC">SLICE[0]:  FF_SR_SYNC</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[25][8]" title="MAIN[25][8]">
<a href="#virtex6-CLBLM-SLICE[1]-PRECYINIT[0]">SLICE[1]:  PRECYINIT bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[26][8]" title="MAIN[26][8]">
<a href="#virtex6-CLBLM-SLICE[1]-A6LUT[23]">SLICE[1]:  A6LUT bit 23</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[27][8]" title="MAIN[27][8]">
<a href="#virtex6-CLBLM-SLICE[1]-A6LUT[22]">SLICE[1]:  A6LUT bit 22</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[28][8]" title="MAIN[28][8]">
<a href="#virtex6-CLBLM-SLICE[1]-A6LUT[31]">SLICE[1]:  A6LUT bit 31</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[29][8]" title="MAIN[29][8]">
<a href="#virtex6-CLBLM-SLICE[1]-A6LUT[30]">SLICE[1]:  A6LUT bit 30</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[30][8]" title="MAIN[30][8]">
<a href="#virtex6-CLBLM-SLICE[0]-FFA5_INIT[0]">SLICE[0]: ! FFA5_INIT bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[31][8]" title="MAIN[31][8]">
<a href="#virtex6-CLBLM-SLICE[1]-FFA5_INIT[0]">SLICE[1]: ! FFA5_INIT bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[32][8]" title="MAIN[32][8]">
<a href="#virtex6-CLBLM-SLICE[0]-A6LUT[30]">SLICE[0]:  A6LUT bit 30</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[33][8]" title="MAIN[33][8]">
<a href="#virtex6-CLBLM-SLICE[0]-A6LUT[31]">SLICE[0]:  A6LUT bit 31</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[34][8]" title="MAIN[34][8]">
<a href="#virtex6-CLBLM-SLICE[0]-A6LUT[23]">SLICE[0]:  A6LUT bit 23</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[35][8]" title="MAIN[35][8]">
<a href="#virtex6-CLBLM-SLICE[0]-A6LUT[22]">SLICE[0]:  A6LUT bit 22</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLM-bit-MAIN[24][7]" title="MAIN[24][7]">
<a href="#virtex6-CLBLM-SLICE[0]-PRECYINIT[0]">SLICE[0]:  PRECYINIT bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[25][7]" title="MAIN[25][7]">
<a href="#virtex6-CLBLM-SLICE[1]-FF_SR_SYNC">SLICE[1]:  FF_SR_SYNC</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[26][7]" title="MAIN[26][7]">
<a href="#virtex6-CLBLM-SLICE[1]-A6LUT[33]">SLICE[1]:  A6LUT bit 33</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[27][7]" title="MAIN[27][7]">
<a href="#virtex6-CLBLM-SLICE[1]-A6LUT[32]">SLICE[1]:  A6LUT bit 32</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[28][7]" title="MAIN[28][7]">
<a href="#virtex6-CLBLM-SLICE[1]-A6LUT[41]">SLICE[1]:  A6LUT bit 41</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[29][7]" title="MAIN[29][7]">
<a href="#virtex6-CLBLM-SLICE[1]-A6LUT[40]">SLICE[1]:  A6LUT bit 40</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[30][7]" title="MAIN[30][7]">
<a href="#virtex6-CLBLM-SLICE[0]-MUX_AOUT[2]">SLICE[0]:  MUX_AOUT bit 2</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[31][7]" title="MAIN[31][7]">
<a href="#virtex6-CLBLM-SLICE[1]-MUX_AOUT[2]">SLICE[1]:  MUX_AOUT bit 2</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[32][7]" title="MAIN[32][7]">
<a href="#virtex6-CLBLM-SLICE[0]-A6LUT[40]">SLICE[0]:  A6LUT bit 40</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[33][7]" title="MAIN[33][7]">
<a href="#virtex6-CLBLM-SLICE[0]-A6LUT[41]">SLICE[0]:  A6LUT bit 41</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[34][7]" title="MAIN[34][7]">
<a href="#virtex6-CLBLM-SLICE[0]-A6LUT[33]">SLICE[0]:  A6LUT bit 33</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[35][7]" title="MAIN[35][7]">
<a href="#virtex6-CLBLM-SLICE[0]-A6LUT[32]">SLICE[0]:  A6LUT bit 32</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLM-bit-MAIN[24][6]" title="MAIN[24][6]">
<a href="#virtex6-CLBLM-SLICE[1]-FFB5_SRVAL[0]">SLICE[1]: ! FFB5_SRVAL bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[25][6]" title="MAIN[25][6]">
<a href="#virtex6-CLBLM-SLICE[0]-FFB5_SRVAL[0]">SLICE[0]: ! FFB5_SRVAL bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[26][6]" title="MAIN[26][6]">
<a href="#virtex6-CLBLM-SLICE[1]-A6LUT[35]">SLICE[1]:  A6LUT bit 35</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[27][6]" title="MAIN[27][6]">
<a href="#virtex6-CLBLM-SLICE[1]-A6LUT[34]">SLICE[1]:  A6LUT bit 34</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[28][6]" title="MAIN[28][6]">
<a href="#virtex6-CLBLM-SLICE[1]-A6LUT[43]">SLICE[1]:  A6LUT bit 43</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[29][6]" title="MAIN[29][6]">
<a href="#virtex6-CLBLM-SLICE[1]-A6LUT[42]">SLICE[1]:  A6LUT bit 42</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[30][6]" title="MAIN[30][6]">
<a href="#virtex6-CLBLM-SLICE[0]-MUX_AOUT[3]">SLICE[0]:  MUX_AOUT bit 3</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[31][6]" title="MAIN[31][6]">
<a href="#virtex6-CLBLM-SLICE[1]-MUX_AOUT[3]">SLICE[1]:  MUX_AOUT bit 3</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[32][6]" title="MAIN[32][6]">
<a href="#virtex6-CLBLM-SLICE[0]-A6LUT[42]">SLICE[0]:  A6LUT bit 42</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[33][6]" title="MAIN[33][6]">
<a href="#virtex6-CLBLM-SLICE[0]-A6LUT[43]">SLICE[0]:  A6LUT bit 43</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[34][6]" title="MAIN[34][6]">
<a href="#virtex6-CLBLM-SLICE[0]-A6LUT[35]">SLICE[0]:  A6LUT bit 35</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[35][6]" title="MAIN[35][6]">
<a href="#virtex6-CLBLM-SLICE[0]-A6LUT[34]">SLICE[0]:  A6LUT bit 34</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLM-bit-MAIN[24][5]" title="MAIN[24][5]">
<a href="#virtex6-CLBLM-SLICE[0]-MUX_BDI1[0]">SLICE[0]:  MUX_BDI1 bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[25][5]" title="MAIN[25][5]">
<a href="#virtex6-CLBLM-SLICE[1]-FFB_SRVAL[0]">SLICE[1]: ! FFB_SRVAL bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[26][5]" title="MAIN[26][5]">
<a href="#virtex6-CLBLM-SLICE[1]-A6LUT[37]">SLICE[1]:  A6LUT bit 37</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[27][5]" title="MAIN[27][5]">
<a href="#virtex6-CLBLM-SLICE[1]-A6LUT[36]">SLICE[1]:  A6LUT bit 36</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[28][5]" title="MAIN[28][5]">
<a href="#virtex6-CLBLM-SLICE[1]-A6LUT[45]">SLICE[1]:  A6LUT bit 45</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[29][5]" title="MAIN[29][5]">
<a href="#virtex6-CLBLM-SLICE[1]-A6LUT[44]">SLICE[1]:  A6LUT bit 44</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[30][5]" title="MAIN[30][5]">
<a href="#virtex6-CLBLM-SLICE[0]-MUX_FFA[2]">SLICE[0]:  MUX_FFA bit 2</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[31][5]" title="MAIN[31][5]">
<a href="#virtex6-CLBLM-SLICE[1]-MUX_FFA[2]">SLICE[1]:  MUX_FFA bit 2</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[32][5]" title="MAIN[32][5]">
<a href="#virtex6-CLBLM-SLICE[0]-A6LUT[44]">SLICE[0]:  A6LUT bit 44</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[33][5]" title="MAIN[33][5]">
<a href="#virtex6-CLBLM-SLICE[0]-A6LUT[45]">SLICE[0]:  A6LUT bit 45</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[34][5]" title="MAIN[34][5]">
<a href="#virtex6-CLBLM-SLICE[0]-A6LUT[37]">SLICE[0]:  A6LUT bit 37</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[35][5]" title="MAIN[35][5]">
<a href="#virtex6-CLBLM-SLICE[0]-A6LUT[36]">SLICE[0]:  A6LUT bit 36</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLM-bit-MAIN[24][4]" title="MAIN[24][4]">
<a href="#virtex6-CLBLM-SLICE[0]-BRAMMODE[1]">SLICE[0]:  BRAMMODE bit 1</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[25][4]" title="MAIN[25][4]">
<a href="#virtex6-CLBLM-SLICE[1]-FFA5_SRVAL[0]">SLICE[1]: ! FFA5_SRVAL bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[26][4]" title="MAIN[26][4]">
<a href="#virtex6-CLBLM-SLICE[1]-A6LUT[39]">SLICE[1]:  A6LUT bit 39</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[27][4]" title="MAIN[27][4]">
<a href="#virtex6-CLBLM-SLICE[1]-A6LUT[38]">SLICE[1]:  A6LUT bit 38</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[28][4]" title="MAIN[28][4]">
<a href="#virtex6-CLBLM-SLICE[1]-A6LUT[47]">SLICE[1]:  A6LUT bit 47</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[29][4]" title="MAIN[29][4]">
<a href="#virtex6-CLBLM-SLICE[1]-A6LUT[46]">SLICE[1]:  A6LUT bit 46</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[30][4]" title="MAIN[30][4]">
<a href="#virtex6-CLBLM-SLICE[0]-MUX_FFA[0]">SLICE[0]:  MUX_FFA bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[31][4]" title="MAIN[31][4]">
<a href="#virtex6-CLBLM-SLICE[1]-MUX_FFA[0]">SLICE[1]:  MUX_FFA bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[32][4]" title="MAIN[32][4]">
<a href="#virtex6-CLBLM-SLICE[0]-A6LUT[46]">SLICE[0]:  A6LUT bit 46</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[33][4]" title="MAIN[33][4]">
<a href="#virtex6-CLBLM-SLICE[0]-A6LUT[47]">SLICE[0]:  A6LUT bit 47</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[34][4]" title="MAIN[34][4]">
<a href="#virtex6-CLBLM-SLICE[0]-A6LUT[39]">SLICE[0]:  A6LUT bit 39</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[35][4]" title="MAIN[35][4]">
<a href="#virtex6-CLBLM-SLICE[0]-A6LUT[38]">SLICE[0]:  A6LUT bit 38</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLM-bit-MAIN[24][3]" title="MAIN[24][3]">
<a href="#virtex6-CLBLM-SLICE[1]-MUX_BCY0[0]">SLICE[1]:  MUX_BCY0 bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[25][3]" title="MAIN[25][3]">
<a href="#virtex6-CLBLM-SLICE[0]-MUX_BCY0[0]">SLICE[0]:  MUX_BCY0 bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[26][3]" title="MAIN[26][3]">
<a href="#virtex6-CLBLM-SLICE[1]-A6LUT[49]">SLICE[1]:  A6LUT bit 49</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[27][3]" title="MAIN[27][3]">
<a href="#virtex6-CLBLM-SLICE[1]-A6LUT[48]">SLICE[1]:  A6LUT bit 48</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[28][3]" title="MAIN[28][3]">
<a href="#virtex6-CLBLM-SLICE[1]-A6LUT[57]">SLICE[1]:  A6LUT bit 57</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[29][3]" title="MAIN[29][3]">
<a href="#virtex6-CLBLM-SLICE[1]-A6LUT[56]">SLICE[1]:  A6LUT bit 56</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[30][3]" title="MAIN[30][3]">
<a href="#virtex6-CLBLM-SLICE[0]-MUX_FFA[1]">SLICE[0]:  MUX_FFA bit 1</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[31][3]" title="MAIN[31][3]">
<a href="#virtex6-CLBLM-SLICE[1]-MUX_FFA[1]">SLICE[1]:  MUX_FFA bit 1</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[32][3]" title="MAIN[32][3]">
<a href="#virtex6-CLBLM-SLICE[0]-A6LUT[56]">SLICE[0]:  A6LUT bit 56</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[33][3]" title="MAIN[33][3]">
<a href="#virtex6-CLBLM-SLICE[0]-A6LUT[57]">SLICE[0]:  A6LUT bit 57</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[34][3]" title="MAIN[34][3]">
<a href="#virtex6-CLBLM-SLICE[0]-A6LUT[49]">SLICE[0]:  A6LUT bit 49</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[35][3]" title="MAIN[35][3]">
<a href="#virtex6-CLBLM-SLICE[0]-A6LUT[48]">SLICE[0]:  A6LUT bit 48</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLM-bit-MAIN[24][2]" title="MAIN[24][2]">
<a href="#virtex6-CLBLM-SLICE[0]-FFA_SRVAL[0]">SLICE[0]: ! FFA_SRVAL bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[25][2]" title="MAIN[25][2]">
<a href="#virtex6-CLBLM-SLICE[0]-FFA5_SRVAL[0]">SLICE[0]: ! FFA5_SRVAL bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[26][2]" title="MAIN[26][2]">
<a href="#virtex6-CLBLM-SLICE[1]-A6LUT[51]">SLICE[1]:  A6LUT bit 51</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[27][2]" title="MAIN[27][2]">
<a href="#virtex6-CLBLM-SLICE[1]-A6LUT[50]">SLICE[1]:  A6LUT bit 50</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[28][2]" title="MAIN[28][2]">
<a href="#virtex6-CLBLM-SLICE[1]-A6LUT[59]">SLICE[1]:  A6LUT bit 59</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[29][2]" title="MAIN[29][2]">
<a href="#virtex6-CLBLM-SLICE[1]-A6LUT[58]">SLICE[1]:  A6LUT bit 58</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[30][2]" title="MAIN[30][2]">
<a href="#virtex6-CLBLM-SLICE[1]-FFA_INIT[0]">SLICE[1]: ! FFA_INIT bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[31][2]" title="MAIN[31][2]">
<a href="#virtex6-CLBLM-SLICE[1]-MUX_FFA[3]">SLICE[1]:  MUX_FFA bit 3</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[32][2]" title="MAIN[32][2]">
<a href="#virtex6-CLBLM-SLICE[0]-A6LUT[58]">SLICE[0]:  A6LUT bit 58</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[33][2]" title="MAIN[33][2]">
<a href="#virtex6-CLBLM-SLICE[0]-A6LUT[59]">SLICE[0]:  A6LUT bit 59</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[34][2]" title="MAIN[34][2]">
<a href="#virtex6-CLBLM-SLICE[0]-A6LUT[51]">SLICE[0]:  A6LUT bit 51</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[35][2]" title="MAIN[35][2]">
<a href="#virtex6-CLBLM-SLICE[0]-A6LUT[50]">SLICE[0]:  A6LUT bit 50</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLM-bit-MAIN[24][1]" title="MAIN[24][1]">
<a href="#virtex6-CLBLM-SLICE[0]-MUX_ADI1[0]">SLICE[0]:  MUX_ADI1 bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[25][1]" title="MAIN[25][1]">
<a href="#virtex6-CLBLM-SLICE[0]-ARAMMODE[1]">SLICE[0]:  ARAMMODE bit 1</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[26][1]" title="MAIN[26][1]">
<a href="#virtex6-CLBLM-SLICE[1]-A6LUT[53]">SLICE[1]:  A6LUT bit 53</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[27][1]" title="MAIN[27][1]">
<a href="#virtex6-CLBLM-SLICE[1]-A6LUT[52]">SLICE[1]:  A6LUT bit 52</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[28][1]" title="MAIN[28][1]">
<a href="#virtex6-CLBLM-SLICE[1]-A6LUT[61]">SLICE[1]:  A6LUT bit 61</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[29][1]" title="MAIN[29][1]">
<a href="#virtex6-CLBLM-SLICE[1]-A6LUT[60]">SLICE[1]:  A6LUT bit 60</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[30][1]" title="MAIN[30][1]">
<a href="#virtex6-CLBLM-SLICE[1]-FFA_LATCH">SLICE[1]:  FFA_LATCH</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[31][1]" title="MAIN[31][1]">
<a href="#virtex6-CLBLM-SLICE[0]-MUX_FFA[3]">SLICE[0]:  MUX_FFA bit 3</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[32][1]" title="MAIN[32][1]">
<a href="#virtex6-CLBLM-SLICE[0]-A6LUT[60]">SLICE[0]:  A6LUT bit 60</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[33][1]" title="MAIN[33][1]">
<a href="#virtex6-CLBLM-SLICE[0]-A6LUT[61]">SLICE[0]:  A6LUT bit 61</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[34][1]" title="MAIN[34][1]">
<a href="#virtex6-CLBLM-SLICE[0]-A6LUT[53]">SLICE[0]:  A6LUT bit 53</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[35][1]" title="MAIN[35][1]">
<a href="#virtex6-CLBLM-SLICE[0]-A6LUT[52]">SLICE[0]:  A6LUT bit 52</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex6-CLBLM-bit-MAIN[25][0]" title="MAIN[25][0]">
<a href="#virtex6-CLBLM-SLICE[1]-FFA_SRVAL[0]">SLICE[1]: ! FFA_SRVAL bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[26][0]" title="MAIN[26][0]">
<a href="#virtex6-CLBLM-SLICE[1]-A6LUT[55]">SLICE[1]:  A6LUT bit 55</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[27][0]" title="MAIN[27][0]">
<a href="#virtex6-CLBLM-SLICE[1]-A6LUT[54]">SLICE[1]:  A6LUT bit 54</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[28][0]" title="MAIN[28][0]">
<a href="#virtex6-CLBLM-SLICE[1]-A6LUT[63]">SLICE[1]:  A6LUT bit 63</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[29][0]" title="MAIN[29][0]">
<a href="#virtex6-CLBLM-SLICE[1]-A6LUT[62]">SLICE[1]:  A6LUT bit 62</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[30][0]" title="MAIN[30][0]">
<a href="#virtex6-CLBLM-SLICE[0]-FFA_INIT[0]">SLICE[0]: ! FFA_INIT bit 0</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[31][0]" title="MAIN[31][0]">
<a href="#virtex6-CLBLM-SLICE[0]-FFA_LATCH">SLICE[0]:  FFA_LATCH</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[32][0]" title="MAIN[32][0]">
<a href="#virtex6-CLBLM-SLICE[0]-A6LUT[62]">SLICE[0]:  A6LUT bit 62</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[33][0]" title="MAIN[33][0]">
<a href="#virtex6-CLBLM-SLICE[0]-A6LUT[63]">SLICE[0]:  A6LUT bit 63</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[34][0]" title="MAIN[34][0]">
<a href="#virtex6-CLBLM-SLICE[0]-A6LUT[55]">SLICE[0]:  A6LUT bit 55</a>
</td>
<td id="virtex6-CLBLM-bit-MAIN[35][0]" title="MAIN[35][0]">
<a href="#virtex6-CLBLM-SLICE[0]-A6LUT[54]">SLICE[0]:  A6LUT bit 54</a>
</td>
</tr>

</tbody>

</table>
</div>


                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../virtex6/interconnect.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                            </a>

                            <a rel="next prefetch" href="../virtex6/bram.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../virtex6/interconnect.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                    </a>

                    <a rel="next prefetch" href="../virtex6/bram.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                    </a>
            </nav>

        </div>

        <template id=fa-eye><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M288 32c-80.8 0-145.5 36.8-192.6 80.6C48.6 156 17.3 208 2.5 243.7c-3.3 7.9-3.3 16.7 0 24.6C17.3 304 48.6 356 95.4 399.4C142.5 443.2 207.2 480 288 480s145.5-36.8 192.6-80.6c46.8-43.5 78.1-95.4 93-131.1c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C433.5 68.8 368.8 32 288 32zM432 256c0 79.5-64.5 144-144 144s-144-64.5-144-144s64.5-144 144-144s144 64.5 144 144zM288 192c0 35.3-28.7 64-64 64c-11.5 0-22.3-3-31.6-8.4c-.2 2.8-.4 5.5-.4 8.4c0 53 43 96 96 96s96-43 96-96s-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6z"/></svg></span></template>
        <template id=fa-eye-slash><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 640 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M38.8 5.1C28.4-3.1 13.3-1.2 5.1 9.2S-1.2 34.7 9.2 42.9l592 464c10.4 8.2 25.5 6.3 33.7-4.1s6.3-25.5-4.1-33.7L525.6 386.7c39.6-40.6 66.4-86.1 79.9-118.4c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C465.5 68.8 400.8 32 320 32c-68.2 0-125 26.3-169.3 60.8L38.8 5.1zM223.1 149.5C248.6 126.2 282.7 112 320 112c79.5 0 144 64.5 144 144c0 24.9-6.3 48.3-17.4 68.7L408 294.5c5.2-11.8 8-24.8 8-38.5c0-53-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6c0 10.2-2.4 19.8-6.6 28.3l-90.3-70.8zm223.1 298L373 389.9c-16.4 6.5-34.3 10.1-53 10.1c-79.5 0-144-64.5-144-144c0-6.9 .5-13.6 1.4-20.2L83.1 161.5C60.3 191.2 44 220.8 34.5 243.7c-3.3 7.9-3.3 16.7 0 24.6c14.9 35.7 46.2 87.7 93 131.1C174.5 443.2 239.2 480 320 480c47.8 0 89.9-12.9 126.2-32.5z"/></svg></span></template>
        <template id=fa-copy><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M502.6 70.63l-61.25-61.25C435.4 3.371 427.2 0 418.7 0H255.1c-35.35 0-64 28.66-64 64l.0195 256C192 355.4 220.7 384 256 384h192c35.2 0 64-28.8 64-64V93.25C512 84.77 508.6 76.63 502.6 70.63zM464 320c0 8.836-7.164 16-16 16H255.1c-8.838 0-16-7.164-16-16L239.1 64.13c0-8.836 7.164-16 16-16h128L384 96c0 17.67 14.33 32 32 32h47.1V320zM272 448c0 8.836-7.164 16-16 16H63.1c-8.838 0-16-7.164-16-16L47.98 192.1c0-8.836 7.164-16 16-16H160V128H63.99c-35.35 0-64 28.65-64 64l.0098 256C.002 483.3 28.66 512 64 512h192c35.2 0 64-28.8 64-64v-32h-47.1L272 448z"/></svg></span></template>
        <template id=fa-play><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 384 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M73 39c-14.8-9.1-33.4-9.4-48.5-.9S0 62.6 0 80V432c0 17.4 9.4 33.4 24.5 41.9s33.7 8.1 48.5-.9L361 297c14.3-8.7 23-24.2 23-41s-8.7-32.2-23-41L73 39z"/></svg></span></template>
        <template id=fa-clock-rotate-left><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M75 75L41 41C25.9 25.9 0 36.6 0 57.9V168c0 13.3 10.7 24 24 24H134.1c21.4 0 32.1-25.9 17-41l-30.8-30.8C155 85.5 203 64 256 64c106 0 192 86 192 192s-86 192-192 192c-40.8 0-78.6-12.7-109.7-34.4c-14.5-10.1-34.4-6.6-44.6 7.9s-6.6 34.4 7.9 44.6C151.2 495 201.7 512 256 512c141.4 0 256-114.6 256-256S397.4 0 256 0C185.3 0 121.3 28.7 75 75zm181 53c-13.3 0-24 10.7-24 24V256c0 6.4 2.5 12.5 7 17l72 72c9.4 9.4 24.6 9.4 33.9 0s9.4-24.6 0-33.9l-65-65V152c0-13.3-10.7-24-24-24z"/></svg></span></template>



        <script>
            window.playground_copyable = true;
        </script>



        <script src="../clipboard-1626706a.min.js"></script>
        <script src="../highlight-abc7f01d.js"></script>
        <script src="../book-a0b12cfe.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
