# 📖 Week 1 – RTL Design Foundations and Synthesis Optimizations

**One-line summary:** Week 1 covers the fundamentals of **Verilog RTL design**, **simulation**, **synthesis**, and **optimization techniques**, combining conceptual lessons and hands-on labs.

This week lays the foundation for RTL design, timing-aware synthesis, optimization techniques, and practical lab workflows using **Icarus Verilog**, **GTKWave**, **Yosys**, and **Sky130 PDKs**.

---

## 📂 Days Covered

### 🔹 Day 1 – Introduction to Verilog RTL Design and Synthesis
**Summary:** Learn the basics of RTL design, simulation with Icarus Verilog, waveform analysis with GTKWave, and logic synthesis with Yosys.

👉 [Read Notes](Day_1/W1_D1_readme.md)

---

### 🔹 Day 2 – Timing Libraries, Hierarchical vs Flat Synthesis, and Efficient Flop Coding Styles
**Summary:** Understand timing libraries (.lib), hierarchical vs flat synthesis, and efficient flop coding styles with hands-on labs.

👉 [Read Notes](Day_2/W1_D2_readme.md)

---

### 🔹 Day 3 – Combinational and Sequential Optimizations
**Summary:** Learn combinational and sequential logic optimizations, including handling unused outputs for better synthesis results.

👉 [Read Notes](Day_3/W1_D3_readme.md)

---

### 🔹 Day 4 – GLS, Blocking vs Non-blocking, and Synthesis-Simulation Mismatch
**Summary:** Understand gate-level simulation, synthesis-simulation mismatches, and correct usage of blocking vs non-blocking statements.

👉 [Read Notes](Day_4/W1_D4_readme.md)

---

### 🔹 Day 5 – Optimization in Synthesis
**Summary:** Explore synthesis optimization techniques including IF-CASE constructs, for loops, for-generate, and handling incomplete/overlapping cases.

👉 [Read Notes](Day_5/W1_D5_readme.md)

---

## ✅ Week 1 Progress Tracker
- [ ] Day 1 – Introduction to Verilog RTL Design and Synthesis  
- [ ] Day 2 – Timing Libraries, Hierarchical vs Flat Synthesis, and Efficient Flop Coding Styles  
- [ ] Day 3 – Combinational and Sequential Optimizations  
- [ ] Day 4 – GLS, Blocking vs Non-blocking, and Synthesis-Simulation Mismatch  
- [ ] Day 5 – Optimization in Synthesis  

---

## 📝 Notes
- Week 1 introduces the complete RTL design and synthesis workflow: coding, simulation, synthesis, optimization.  
- Labs reinforce practical skills for **Iverilog**, **GTKWave**, **Yosys**, and **Sky130 PDK** usage.  
- Emphasis is on **efficient RTL coding**, **timing-aware synthesis**, and **avoiding common pitfalls**.  

---

🚀 End of Week 1 – Foundations for RTL design, synthesis, and optimization established.
