{"Source Block": ["oh/elink/hdl/erx_protocol.v@106:154@HdlStmProcess", "   reg            stream_2;\n   \n   // Here we handle any alignment of the frame within an 8-cycle group,\n   // though in theory frames should only start on rising edges??\n\n   always @( posedge rx_lclk_div4 or posedge reset) \n     if(reset)\n       begin\n\t  rxalign_in  <= 3'd0;\n          rxactive_in <= 1'b0;\n       end\n     else\n       begin      \n\t  frame_prev   <= rx_frame_par[0] ;  // Capture last bit for next group\n\t  rx_data_in   <= rx_data_par;\n\t  \n\t  if( ~frame_prev & rx_frame_par[7] ) begin   // All 8 bytes are a new frame\n             rxalign_in  <= 3'd7;\n             rxactive_in <= 1'b1;\n\t  end else if( ~rx_frame_par[7] & rx_frame_par[6] ) begin\n             rxalign_in  <= 3'd6;\n             rxactive_in <= 1'b1;\n\t  end else if( ~rx_frame_par[6] & rx_frame_par[5] ) begin\n             rxalign_in  <= 3'd5;\n             rxactive_in <= 1'b1;\n\t  end else if( ~rx_frame_par[5] & rx_frame_par[4] ) begin\n             rxalign_in  <= 3'd4;\n             rxactive_in <= 1'b1;\n\t  end else if( ~rx_frame_par[4] & rx_frame_par[3] ) begin\n             rxalign_in  <= 3'd3;\n             rxactive_in <= 1'b1;\n\t  end else if( ~rx_frame_par[3] & rx_frame_par[2] ) begin\n             rxalign_in  <= 3'd2;\n             rxactive_in <= 1'b1;\n\t  end else if( ~rx_frame_par[2] & rx_frame_par[1] ) begin\n             rxalign_in  <= 3'd1;\n             rxactive_in <= 1'b1;\n\t  end else if( ~rx_frame_par[1] & rx_frame_par[0] ) begin\n             rxalign_in  <= 3'd0;\n             rxactive_in <= 1'b1;\n\t  end else begin\n             rxactive_in <= 3'd0;  // No edge\n\t  end\t        \n   end // always @ ( posedge rx_lclk_div4 )\n\n   // 1st cycle\n   always @( posedge rx_lclk_div4 ) begin\n\n      rxactive_0 <= rxactive_in;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[147, "             rxactive_in <= 3'd0;  // No edge\n"]], "Add": [[147, "             rxactive_in <= 1'd0;  // No edge\n"]]}}