verilog xil_defaultlib --include "../../../../DDR3_bit.srcs/sources_1/bd/ZYNQ/ipshared/ec67/hdl" --include "../../../../DDR3_bit.srcs/sources_1/bd/ZYNQ/ipshared/8c62/hdl" --include "../../../../DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_processing_system7_0_0" --include "../../../../DDR3_bit.srcs/sources_1/bd/ZYNQ/ipshared/1ddd/hdl/verilog" --include "../../../../DDR3_bit.srcs/sources_1/bd/ZYNQ/ipshared/b2d0/hdl/verilog" --include "../../../../DDR3_bit.srcs/sources_1/bd/ZYNQ/ipshared/1b7e/hdl/verilog" --include "../../../../DDR3_bit.srcs/sources_1/bd/ZYNQ/ipshared/122e/hdl/verilog" --include "../../../../DDR3_bit.srcs/sources_1/bd/ZYNQ/ipshared/6887/hdl/verilog" --include "../../../../DDR3_bit.srcs/sources_1/bd/ZYNQ/ipshared/9623/hdl/verilog" \
"../../../../DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_processing_system7_0_0/sim/ZYNQ_processing_system7_0_0.v" \
"../../../../DDR3_bit.srcs/sources_1/bd/ZYNQ/ipshared/df43/hdl/myip_v1_0_M00_AXI.v" \
"../../../../DDR3_bit.srcs/sources_1/bd/ZYNQ/ipshared/df43/hdl/myip_v1_0.v" \
"../../../../DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/sim/ZYNQ_myip_0_0.v" \
"../../../../DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_axi_smc_0/bd_0/sim/bd_83df.v" \
"../../../../DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_axi_smc_0/bd_0/ip/ip_0/sim/bd_83df_one_0.v" \

sv xil_defaultlib --include "../../../../DDR3_bit.srcs/sources_1/bd/ZYNQ/ipshared/ec67/hdl" --include "../../../../DDR3_bit.srcs/sources_1/bd/ZYNQ/ipshared/8c62/hdl" --include "../../../../DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_processing_system7_0_0" --include "../../../../DDR3_bit.srcs/sources_1/bd/ZYNQ/ipshared/1ddd/hdl/verilog" --include "../../../../DDR3_bit.srcs/sources_1/bd/ZYNQ/ipshared/b2d0/hdl/verilog" --include "../../../../DDR3_bit.srcs/sources_1/bd/ZYNQ/ipshared/1b7e/hdl/verilog" --include "../../../../DDR3_bit.srcs/sources_1/bd/ZYNQ/ipshared/122e/hdl/verilog" --include "../../../../DDR3_bit.srcs/sources_1/bd/ZYNQ/ipshared/6887/hdl/verilog" --include "../../../../DDR3_bit.srcs/sources_1/bd/ZYNQ/ipshared/9623/hdl/verilog" \
"../../../../DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_axi_smc_0/bd_0/ip/ip_2/sim/bd_83df_s00mmu_0.sv" \
"../../../../DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_axi_smc_0/bd_0/ip/ip_3/sim/bd_83df_s00tr_0.sv" \
"../../../../DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_axi_smc_0/bd_0/ip/ip_4/sim/bd_83df_s00sic_0.sv" \
"../../../../DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_axi_smc_0/bd_0/ip/ip_5/sim/bd_83df_s00a2s_0.sv" \
"../../../../DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_axi_smc_0/bd_0/ip/ip_6/sim/bd_83df_sarn_0.sv" \
"../../../../DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_axi_smc_0/bd_0/ip/ip_7/sim/bd_83df_srn_0.sv" \
"../../../../DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_axi_smc_0/bd_0/ip/ip_8/sim/bd_83df_sawn_0.sv" \
"../../../../DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_axi_smc_0/bd_0/ip/ip_9/sim/bd_83df_swn_0.sv" \
"../../../../DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_axi_smc_0/bd_0/ip/ip_10/sim/bd_83df_sbn_0.sv" \
"../../../../DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_axi_smc_0/bd_0/ip/ip_11/sim/bd_83df_m00s2a_0.sv" \
"../../../../DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_axi_smc_0/bd_0/ip/ip_12/sim/bd_83df_m00e_0.sv" \

verilog xil_defaultlib --include "../../../../DDR3_bit.srcs/sources_1/bd/ZYNQ/ipshared/ec67/hdl" --include "../../../../DDR3_bit.srcs/sources_1/bd/ZYNQ/ipshared/8c62/hdl" --include "../../../../DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_processing_system7_0_0" --include "../../../../DDR3_bit.srcs/sources_1/bd/ZYNQ/ipshared/1ddd/hdl/verilog" --include "../../../../DDR3_bit.srcs/sources_1/bd/ZYNQ/ipshared/b2d0/hdl/verilog" --include "../../../../DDR3_bit.srcs/sources_1/bd/ZYNQ/ipshared/1b7e/hdl/verilog" --include "../../../../DDR3_bit.srcs/sources_1/bd/ZYNQ/ipshared/122e/hdl/verilog" --include "../../../../DDR3_bit.srcs/sources_1/bd/ZYNQ/ipshared/6887/hdl/verilog" --include "../../../../DDR3_bit.srcs/sources_1/bd/ZYNQ/ipshared/9623/hdl/verilog" \
"../../../../DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_axi_smc_0/sim/ZYNQ_axi_smc_0.v" \
"../../../../DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_system_ila_0_0/bd_0/sim/bd_a4d5.v" \
"../../../../DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_system_ila_0_0/bd_0/ip/ip_0/sim/bd_a4d5_ila_lib_0.v" \
"../../../../DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_system_ila_0_0/bd_0/ip/ip_1/bd_a4d5_g_inst_0_gigantic_mux.v" \
"../../../../DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_system_ila_0_0/bd_0/ip/ip_1/sim/bd_a4d5_g_inst_0.v" \
"../../../../DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_system_ila_0_0/bd_0/ip/ip_2/sim/bd_a4d5_slot_0_aw_0.v" \
"../../../../DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_system_ila_0_0/bd_0/ip/ip_3/sim/bd_a4d5_slot_0_w_0.v" \
"../../../../DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_system_ila_0_0/bd_0/ip/ip_4/sim/bd_a4d5_slot_0_b_0.v" \
"../../../../DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_system_ila_0_0/bd_0/ip/ip_5/sim/bd_a4d5_slot_0_ar_0.v" \
"../../../../DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_system_ila_0_0/bd_0/ip/ip_6/sim/bd_a4d5_slot_0_r_0.v" \
"../../../../DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_system_ila_0_0/sim/ZYNQ_system_ila_0_0.v" \
"../../../../DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_util_vector_logic_0_0/sim/ZYNQ_util_vector_logic_0_0.v" \
"../../../../DDR3_bit.srcs/sources_1/bd/ZYNQ/sim/ZYNQ.v" \

verilog xil_defaultlib "glbl.v"

nosort
