INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GUNA/OneDrive/Desktop/verilog examplesa/Half_adder.srcs/sources_1/new/Half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GUNA/OneDrive/Desktop/verilog examplesa/Half_adder.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
