/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_upg_aux_intr2.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 10/28/11 1:14a $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Thu Oct 27 16:59:30 2011
 *                 MD5 Checksum         d0bb3b528cbe25f62f7a44e82cd25af7
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7425/rdb/b1/bchp_upg_aux_intr2.h $
 * 
 * Hydra_Software_Devel/1   10/28/11 1:14a vanessah
 * SW7425-1620: add 7425 B0 rdb header file
 *
 ***************************************************************************/

#ifndef BCHP_UPG_AUX_INTR2_H__
#define BCHP_UPG_AUX_INTR2_H__

/***************************************************************************
 *UPG_AUX_INTR2 - UPG AUX Level 2 Interrupt Registers
 ***************************************************************************/
#define BCHP_UPG_AUX_INTR2_CPU_STATUS            0x00407100 /* CPU interrupt Status Register */
#define BCHP_UPG_AUX_INTR2_CPU_SET               0x00407104 /* CPU interrupt Set Register */
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR             0x00407108 /* CPU interrupt Clear Register */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS       0x0040710c /* CPU interrupt Mask Status Register */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET          0x00407110 /* CPU interrupt Mask Set Register */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR        0x00407114 /* CPU interrupt Mask Clear Register */
#define BCHP_UPG_AUX_INTR2_PCI_STATUS            0x00407118 /* PCI interrupt Status Register */
#define BCHP_UPG_AUX_INTR2_PCI_SET               0x0040711c /* PCI interrupt Set Register */
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR             0x00407120 /* PCI interrupt Clear Register */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS       0x00407124 /* PCI interrupt Mask Status Register */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET          0x00407128 /* PCI interrupt Mask Set Register */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR        0x0040712c /* PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* UPG_AUX_INTR2 :: CPU_STATUS :: reserved0 [31:19] */
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_reserved0_MASK               0xfff80000
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_reserved0_SHIFT              19

/* UPG_AUX_INTR2 :: CPU_STATUS :: UART_DMA_TX_ABORT [18:18] */
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_UART_DMA_TX_ABORT_MASK       0x00040000
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_UART_DMA_TX_ABORT_SHIFT      18
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_UART_DMA_TX_ABORT_DEFAULT    0

/* UPG_AUX_INTR2 :: CPU_STATUS :: UART_DMA_RX_ABORT [17:17] */
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_UART_DMA_RX_ABORT_MASK       0x00020000
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_UART_DMA_RX_ABORT_SHIFT      17
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_UART_DMA_RX_ABORT_DEFAULT    0

/* UPG_AUX_INTR2 :: CPU_STATUS :: UART_DMA_TX_DONE [16:16] */
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_UART_DMA_TX_DONE_MASK        0x00010000
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_UART_DMA_TX_DONE_SHIFT       16
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_UART_DMA_TX_DONE_DEFAULT     0

/* UPG_AUX_INTR2 :: CPU_STATUS :: UART_DMA_RX_DONE [15:15] */
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_UART_DMA_RX_DONE_MASK        0x00008000
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_UART_DMA_RX_DONE_SHIFT       15
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_UART_DMA_RX_DONE_DEFAULT     0

/* UPG_AUX_INTR2 :: CPU_STATUS :: TMON_DATA_READY [14:14] */
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_TMON_DATA_READY_MASK         0x00004000
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_TMON_DATA_READY_SHIFT        14
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_TMON_DATA_READY_DEFAULT      0

/* UPG_AUX_INTR2 :: CPU_STATUS :: TMON_OVER_TEMPERATURE [13:13] */
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_TMON_OVER_TEMPERATURE_MASK   0x00002000
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_TMON_OVER_TEMPERATURE_SHIFT  13
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_TMON_OVER_TEMPERATURE_DEFAULT 0

/* UPG_AUX_INTR2 :: CPU_STATUS :: reserved1 [12:09] */
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_reserved1_MASK               0x00001e00
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_reserved1_SHIFT              9

/* UPG_AUX_INTR2 :: CPU_STATUS :: ctk_key_event [08:08] */
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_ctk_key_event_MASK           0x00000100
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_ctk_key_event_SHIFT          8
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_ctk_key_event_DEFAULT        0

/* UPG_AUX_INTR2 :: CPU_STATUS :: ctk_app_reg_written [07:07] */
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_ctk_app_reg_written_MASK     0x00000080
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_ctk_app_reg_written_SHIFT    7
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_ctk_app_reg_written_DEFAULT  0

/* UPG_AUX_INTR2 :: CPU_STATUS :: ctk_irq_status_read [06:06] */
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_ctk_irq_status_read_MASK     0x00000040
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_ctk_irq_status_read_SHIFT    6
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_ctk_irq_status_read_DEFAULT  0

/* UPG_AUX_INTR2 :: CPU_STATUS :: ctk_re_cal [05:05] */
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_ctk_re_cal_MASK              0x00000020
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_ctk_re_cal_SHIFT             5
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_ctk_re_cal_DEFAULT           0

/* UPG_AUX_INTR2 :: CPU_STATUS :: ctk_potential_touch [04:04] */
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_ctk_potential_touch_MASK     0x00000010
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_ctk_potential_touch_SHIFT    4

/* UPG_AUX_INTR2 :: CPU_STATUS :: ctk_fifo_underflow [03:03] */
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_ctk_fifo_underflow_MASK      0x00000008
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_ctk_fifo_underflow_SHIFT     3
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_ctk_fifo_underflow_DEFAULT   0

/* UPG_AUX_INTR2 :: CPU_STATUS :: ctk_fifo_overflow [02:02] */
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_ctk_fifo_overflow_MASK       0x00000004
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_ctk_fifo_overflow_SHIFT      2
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_ctk_fifo_overflow_DEFAULT    0

/* UPG_AUX_INTR2 :: CPU_STATUS :: ctk_fifo_inact_event [01:01] */
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_ctk_fifo_inact_event_MASK    0x00000002
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_ctk_fifo_inact_event_SHIFT   1
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_ctk_fifo_inact_event_DEFAULT 0

/* UPG_AUX_INTR2 :: CPU_STATUS :: ctk_fifo_lvl_event [00:00] */
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_ctk_fifo_lvl_event_MASK      0x00000001
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_ctk_fifo_lvl_event_SHIFT     0
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_ctk_fifo_lvl_event_DEFAULT   0

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* UPG_AUX_INTR2 :: CPU_SET :: reserved0 [31:19] */
#define BCHP_UPG_AUX_INTR2_CPU_SET_reserved0_MASK                  0xfff80000
#define BCHP_UPG_AUX_INTR2_CPU_SET_reserved0_SHIFT                 19

/* UPG_AUX_INTR2 :: CPU_SET :: UART_DMA_TX_ABORT [18:18] */
#define BCHP_UPG_AUX_INTR2_CPU_SET_UART_DMA_TX_ABORT_MASK          0x00040000
#define BCHP_UPG_AUX_INTR2_CPU_SET_UART_DMA_TX_ABORT_SHIFT         18
#define BCHP_UPG_AUX_INTR2_CPU_SET_UART_DMA_TX_ABORT_DEFAULT       0

/* UPG_AUX_INTR2 :: CPU_SET :: UART_DMA_RX_ABORT [17:17] */
#define BCHP_UPG_AUX_INTR2_CPU_SET_UART_DMA_RX_ABORT_MASK          0x00020000
#define BCHP_UPG_AUX_INTR2_CPU_SET_UART_DMA_RX_ABORT_SHIFT         17
#define BCHP_UPG_AUX_INTR2_CPU_SET_UART_DMA_RX_ABORT_DEFAULT       0

/* UPG_AUX_INTR2 :: CPU_SET :: UART_DMA_TX_DONE [16:16] */
#define BCHP_UPG_AUX_INTR2_CPU_SET_UART_DMA_TX_DONE_MASK           0x00010000
#define BCHP_UPG_AUX_INTR2_CPU_SET_UART_DMA_TX_DONE_SHIFT          16
#define BCHP_UPG_AUX_INTR2_CPU_SET_UART_DMA_TX_DONE_DEFAULT        0

/* UPG_AUX_INTR2 :: CPU_SET :: UART_DMA_RX_DONE [15:15] */
#define BCHP_UPG_AUX_INTR2_CPU_SET_UART_DMA_RX_DONE_MASK           0x00008000
#define BCHP_UPG_AUX_INTR2_CPU_SET_UART_DMA_RX_DONE_SHIFT          15
#define BCHP_UPG_AUX_INTR2_CPU_SET_UART_DMA_RX_DONE_DEFAULT        0

/* UPG_AUX_INTR2 :: CPU_SET :: TMON_DATA_READY [14:14] */
#define BCHP_UPG_AUX_INTR2_CPU_SET_TMON_DATA_READY_MASK            0x00004000
#define BCHP_UPG_AUX_INTR2_CPU_SET_TMON_DATA_READY_SHIFT           14
#define BCHP_UPG_AUX_INTR2_CPU_SET_TMON_DATA_READY_DEFAULT         0

/* UPG_AUX_INTR2 :: CPU_SET :: TMON_OVER_TEMPERATURE [13:13] */
#define BCHP_UPG_AUX_INTR2_CPU_SET_TMON_OVER_TEMPERATURE_MASK      0x00002000
#define BCHP_UPG_AUX_INTR2_CPU_SET_TMON_OVER_TEMPERATURE_SHIFT     13
#define BCHP_UPG_AUX_INTR2_CPU_SET_TMON_OVER_TEMPERATURE_DEFAULT   0

/* UPG_AUX_INTR2 :: CPU_SET :: reserved1 [12:09] */
#define BCHP_UPG_AUX_INTR2_CPU_SET_reserved1_MASK                  0x00001e00
#define BCHP_UPG_AUX_INTR2_CPU_SET_reserved1_SHIFT                 9

/* UPG_AUX_INTR2 :: CPU_SET :: ctk_key_event [08:08] */
#define BCHP_UPG_AUX_INTR2_CPU_SET_ctk_key_event_MASK              0x00000100
#define BCHP_UPG_AUX_INTR2_CPU_SET_ctk_key_event_SHIFT             8
#define BCHP_UPG_AUX_INTR2_CPU_SET_ctk_key_event_DEFAULT           0

/* UPG_AUX_INTR2 :: CPU_SET :: ctk_app_reg_written [07:07] */
#define BCHP_UPG_AUX_INTR2_CPU_SET_ctk_app_reg_written_MASK        0x00000080
#define BCHP_UPG_AUX_INTR2_CPU_SET_ctk_app_reg_written_SHIFT       7
#define BCHP_UPG_AUX_INTR2_CPU_SET_ctk_app_reg_written_DEFAULT     0

/* UPG_AUX_INTR2 :: CPU_SET :: ctk_irq_status_read [06:06] */
#define BCHP_UPG_AUX_INTR2_CPU_SET_ctk_irq_status_read_MASK        0x00000040
#define BCHP_UPG_AUX_INTR2_CPU_SET_ctk_irq_status_read_SHIFT       6
#define BCHP_UPG_AUX_INTR2_CPU_SET_ctk_irq_status_read_DEFAULT     0

/* UPG_AUX_INTR2 :: CPU_SET :: ctk_re_cal [05:05] */
#define BCHP_UPG_AUX_INTR2_CPU_SET_ctk_re_cal_MASK                 0x00000020
#define BCHP_UPG_AUX_INTR2_CPU_SET_ctk_re_cal_SHIFT                5
#define BCHP_UPG_AUX_INTR2_CPU_SET_ctk_re_cal_DEFAULT              0

/* UPG_AUX_INTR2 :: CPU_SET :: ctk_potential_touch [04:04] */
#define BCHP_UPG_AUX_INTR2_CPU_SET_ctk_potential_touch_MASK        0x00000010
#define BCHP_UPG_AUX_INTR2_CPU_SET_ctk_potential_touch_SHIFT       4

/* UPG_AUX_INTR2 :: CPU_SET :: ctk_fifo_underflow [03:03] */
#define BCHP_UPG_AUX_INTR2_CPU_SET_ctk_fifo_underflow_MASK         0x00000008
#define BCHP_UPG_AUX_INTR2_CPU_SET_ctk_fifo_underflow_SHIFT        3
#define BCHP_UPG_AUX_INTR2_CPU_SET_ctk_fifo_underflow_DEFAULT      0

/* UPG_AUX_INTR2 :: CPU_SET :: ctk_fifo_overflow [02:02] */
#define BCHP_UPG_AUX_INTR2_CPU_SET_ctk_fifo_overflow_MASK          0x00000004
#define BCHP_UPG_AUX_INTR2_CPU_SET_ctk_fifo_overflow_SHIFT         2
#define BCHP_UPG_AUX_INTR2_CPU_SET_ctk_fifo_overflow_DEFAULT       0

/* UPG_AUX_INTR2 :: CPU_SET :: ctk_fifo_inact_event [01:01] */
#define BCHP_UPG_AUX_INTR2_CPU_SET_ctk_fifo_inact_event_MASK       0x00000002
#define BCHP_UPG_AUX_INTR2_CPU_SET_ctk_fifo_inact_event_SHIFT      1
#define BCHP_UPG_AUX_INTR2_CPU_SET_ctk_fifo_inact_event_DEFAULT    0

/* UPG_AUX_INTR2 :: CPU_SET :: ctk_fifo_lvl_event [00:00] */
#define BCHP_UPG_AUX_INTR2_CPU_SET_ctk_fifo_lvl_event_MASK         0x00000001
#define BCHP_UPG_AUX_INTR2_CPU_SET_ctk_fifo_lvl_event_SHIFT        0
#define BCHP_UPG_AUX_INTR2_CPU_SET_ctk_fifo_lvl_event_DEFAULT      0

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* UPG_AUX_INTR2 :: CPU_CLEAR :: reserved0 [31:19] */
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_reserved0_MASK                0xfff80000
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_reserved0_SHIFT               19

/* UPG_AUX_INTR2 :: CPU_CLEAR :: UART_DMA_TX_ABORT [18:18] */
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_UART_DMA_TX_ABORT_MASK        0x00040000
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_UART_DMA_TX_ABORT_SHIFT       18
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_UART_DMA_TX_ABORT_DEFAULT     0

/* UPG_AUX_INTR2 :: CPU_CLEAR :: UART_DMA_RX_ABORT [17:17] */
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_UART_DMA_RX_ABORT_MASK        0x00020000
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_UART_DMA_RX_ABORT_SHIFT       17
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_UART_DMA_RX_ABORT_DEFAULT     0

/* UPG_AUX_INTR2 :: CPU_CLEAR :: UART_DMA_TX_DONE [16:16] */
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_UART_DMA_TX_DONE_MASK         0x00010000
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_UART_DMA_TX_DONE_SHIFT        16
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_UART_DMA_TX_DONE_DEFAULT      0

/* UPG_AUX_INTR2 :: CPU_CLEAR :: UART_DMA_RX_DONE [15:15] */
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_UART_DMA_RX_DONE_MASK         0x00008000
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_UART_DMA_RX_DONE_SHIFT        15
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_UART_DMA_RX_DONE_DEFAULT      0

/* UPG_AUX_INTR2 :: CPU_CLEAR :: TMON_DATA_READY [14:14] */
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_TMON_DATA_READY_MASK          0x00004000
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_TMON_DATA_READY_SHIFT         14
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_TMON_DATA_READY_DEFAULT       0

/* UPG_AUX_INTR2 :: CPU_CLEAR :: TMON_OVER_TEMPERATURE [13:13] */
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_TMON_OVER_TEMPERATURE_MASK    0x00002000
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_TMON_OVER_TEMPERATURE_SHIFT   13
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_TMON_OVER_TEMPERATURE_DEFAULT 0

/* UPG_AUX_INTR2 :: CPU_CLEAR :: reserved1 [12:09] */
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_reserved1_MASK                0x00001e00
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_reserved1_SHIFT               9

/* UPG_AUX_INTR2 :: CPU_CLEAR :: ctk_key_event [08:08] */
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_ctk_key_event_MASK            0x00000100
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_ctk_key_event_SHIFT           8
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_ctk_key_event_DEFAULT         0

/* UPG_AUX_INTR2 :: CPU_CLEAR :: ctk_app_reg_written [07:07] */
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_ctk_app_reg_written_MASK      0x00000080
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_ctk_app_reg_written_SHIFT     7
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_ctk_app_reg_written_DEFAULT   0

/* UPG_AUX_INTR2 :: CPU_CLEAR :: ctk_irq_status_read [06:06] */
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_ctk_irq_status_read_MASK      0x00000040
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_ctk_irq_status_read_SHIFT     6
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_ctk_irq_status_read_DEFAULT   0

/* UPG_AUX_INTR2 :: CPU_CLEAR :: ctk_re_cal [05:05] */
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_ctk_re_cal_MASK               0x00000020
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_ctk_re_cal_SHIFT              5
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_ctk_re_cal_DEFAULT            0

/* UPG_AUX_INTR2 :: CPU_CLEAR :: ctk_potential_touch [04:04] */
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_ctk_potential_touch_MASK      0x00000010
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_ctk_potential_touch_SHIFT     4

/* UPG_AUX_INTR2 :: CPU_CLEAR :: ctk_fifo_underflow [03:03] */
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_ctk_fifo_underflow_MASK       0x00000008
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_ctk_fifo_underflow_SHIFT      3
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_ctk_fifo_underflow_DEFAULT    0

/* UPG_AUX_INTR2 :: CPU_CLEAR :: ctk_fifo_overflow [02:02] */
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_ctk_fifo_overflow_MASK        0x00000004
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_ctk_fifo_overflow_SHIFT       2
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_ctk_fifo_overflow_DEFAULT     0

/* UPG_AUX_INTR2 :: CPU_CLEAR :: ctk_fifo_inact_event [01:01] */
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_ctk_fifo_inact_event_MASK     0x00000002
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_ctk_fifo_inact_event_SHIFT    1
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_ctk_fifo_inact_event_DEFAULT  0

/* UPG_AUX_INTR2 :: CPU_CLEAR :: ctk_fifo_lvl_event [00:00] */
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_ctk_fifo_lvl_event_MASK       0x00000001
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_ctk_fifo_lvl_event_SHIFT      0
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_ctk_fifo_lvl_event_DEFAULT    0

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* UPG_AUX_INTR2 :: CPU_MASK_STATUS :: reserved0 [31:19] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_reserved0_MASK          0xfff80000
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_reserved0_SHIFT         19

/* UPG_AUX_INTR2 :: CPU_MASK_STATUS :: UART_DMA_TX_ABORT [18:18] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_UART_DMA_TX_ABORT_MASK  0x00040000
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_UART_DMA_TX_ABORT_SHIFT 18
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_UART_DMA_TX_ABORT_DEFAULT 1

/* UPG_AUX_INTR2 :: CPU_MASK_STATUS :: UART_DMA_RX_ABORT [17:17] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_UART_DMA_RX_ABORT_MASK  0x00020000
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_UART_DMA_RX_ABORT_SHIFT 17
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_UART_DMA_RX_ABORT_DEFAULT 1

/* UPG_AUX_INTR2 :: CPU_MASK_STATUS :: UART_DMA_TX_DONE [16:16] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_UART_DMA_TX_DONE_MASK   0x00010000
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_UART_DMA_TX_DONE_SHIFT  16
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_UART_DMA_TX_DONE_DEFAULT 1

/* UPG_AUX_INTR2 :: CPU_MASK_STATUS :: UART_DMA_RX_DONE [15:15] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_UART_DMA_RX_DONE_MASK   0x00008000
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_UART_DMA_RX_DONE_SHIFT  15
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_UART_DMA_RX_DONE_DEFAULT 1

/* UPG_AUX_INTR2 :: CPU_MASK_STATUS :: TMON_DATA_READY [14:14] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_TMON_DATA_READY_MASK    0x00004000
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_TMON_DATA_READY_SHIFT   14
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_TMON_DATA_READY_DEFAULT 0

/* UPG_AUX_INTR2 :: CPU_MASK_STATUS :: TMON_OVER_TEMPERATURE [13:13] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_TMON_OVER_TEMPERATURE_MASK 0x00002000
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_TMON_OVER_TEMPERATURE_SHIFT 13
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_TMON_OVER_TEMPERATURE_DEFAULT 0

/* UPG_AUX_INTR2 :: CPU_MASK_STATUS :: reserved1 [12:09] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_reserved1_MASK          0x00001e00
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_reserved1_SHIFT         9

/* UPG_AUX_INTR2 :: CPU_MASK_STATUS :: ctk_key_event [08:08] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_ctk_key_event_MASK      0x00000100
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_ctk_key_event_SHIFT     8
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_ctk_key_event_DEFAULT   0

/* UPG_AUX_INTR2 :: CPU_MASK_STATUS :: ctk_app_reg_written [07:07] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_ctk_app_reg_written_MASK 0x00000080
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_ctk_app_reg_written_SHIFT 7
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_ctk_app_reg_written_DEFAULT 0

/* UPG_AUX_INTR2 :: CPU_MASK_STATUS :: ctk_irq_status_read [06:06] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_ctk_irq_status_read_MASK 0x00000040
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_ctk_irq_status_read_SHIFT 6
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_ctk_irq_status_read_DEFAULT 0

/* UPG_AUX_INTR2 :: CPU_MASK_STATUS :: ctk_re_cal [05:05] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_ctk_re_cal_MASK         0x00000020
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_ctk_re_cal_SHIFT        5
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_ctk_re_cal_DEFAULT      0

/* UPG_AUX_INTR2 :: CPU_MASK_STATUS :: ctk_potential_touch [04:04] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_ctk_potential_touch_MASK 0x00000010
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_ctk_potential_touch_SHIFT 4
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_ctk_potential_touch_DEFAULT 0

/* UPG_AUX_INTR2 :: CPU_MASK_STATUS :: ctk_fifo_underflow [03:03] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_ctk_fifo_underflow_MASK 0x00000008
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_ctk_fifo_underflow_SHIFT 3
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_ctk_fifo_underflow_DEFAULT 1

/* UPG_AUX_INTR2 :: CPU_MASK_STATUS :: ctk_fifo_overflow [02:02] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_ctk_fifo_overflow_MASK  0x00000004
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_ctk_fifo_overflow_SHIFT 2
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_ctk_fifo_overflow_DEFAULT 1

/* UPG_AUX_INTR2 :: CPU_MASK_STATUS :: ctk_fifo_inact_event [01:01] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_ctk_fifo_inact_event_MASK 0x00000002
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_ctk_fifo_inact_event_SHIFT 1
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_ctk_fifo_inact_event_DEFAULT 0

/* UPG_AUX_INTR2 :: CPU_MASK_STATUS :: ctk_fifo_lvl_event [00:00] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_ctk_fifo_lvl_event_MASK 0x00000001
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_ctk_fifo_lvl_event_SHIFT 0
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_ctk_fifo_lvl_event_DEFAULT 0

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* UPG_AUX_INTR2 :: CPU_MASK_SET :: reserved0 [31:19] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_reserved0_MASK             0xfff80000
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_reserved0_SHIFT            19

/* UPG_AUX_INTR2 :: CPU_MASK_SET :: UART_DMA_TX_ABORT [18:18] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_UART_DMA_TX_ABORT_MASK     0x00040000
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_UART_DMA_TX_ABORT_SHIFT    18
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_UART_DMA_TX_ABORT_DEFAULT  1

/* UPG_AUX_INTR2 :: CPU_MASK_SET :: UART_DMA_RX_ABORT [17:17] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_UART_DMA_RX_ABORT_MASK     0x00020000
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_UART_DMA_RX_ABORT_SHIFT    17
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_UART_DMA_RX_ABORT_DEFAULT  1

/* UPG_AUX_INTR2 :: CPU_MASK_SET :: UART_DMA_TX_DONE [16:16] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_UART_DMA_TX_DONE_MASK      0x00010000
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_UART_DMA_TX_DONE_SHIFT     16
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_UART_DMA_TX_DONE_DEFAULT   1

/* UPG_AUX_INTR2 :: CPU_MASK_SET :: UART_DMA_RX_DONE [15:15] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_UART_DMA_RX_DONE_MASK      0x00008000
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_UART_DMA_RX_DONE_SHIFT     15
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_UART_DMA_RX_DONE_DEFAULT   1

/* UPG_AUX_INTR2 :: CPU_MASK_SET :: TMON_DATA_READY [14:14] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_TMON_DATA_READY_MASK       0x00004000
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_TMON_DATA_READY_SHIFT      14
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_TMON_DATA_READY_DEFAULT    0

/* UPG_AUX_INTR2 :: CPU_MASK_SET :: TMON_OVER_TEMPERATURE [13:13] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_TMON_OVER_TEMPERATURE_MASK 0x00002000
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_TMON_OVER_TEMPERATURE_SHIFT 13
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_TMON_OVER_TEMPERATURE_DEFAULT 0

/* UPG_AUX_INTR2 :: CPU_MASK_SET :: reserved1 [12:09] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_reserved1_MASK             0x00001e00
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_reserved1_SHIFT            9

/* UPG_AUX_INTR2 :: CPU_MASK_SET :: ctk_key_event [08:08] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_ctk_key_event_MASK         0x00000100
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_ctk_key_event_SHIFT        8
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_ctk_key_event_DEFAULT      0

/* UPG_AUX_INTR2 :: CPU_MASK_SET :: ctk_app_reg_written [07:07] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_ctk_app_reg_written_MASK   0x00000080
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_ctk_app_reg_written_SHIFT  7
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_ctk_app_reg_written_DEFAULT 0

/* UPG_AUX_INTR2 :: CPU_MASK_SET :: ctk_irq_status_read [06:06] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_ctk_irq_status_read_MASK   0x00000040
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_ctk_irq_status_read_SHIFT  6
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_ctk_irq_status_read_DEFAULT 0

/* UPG_AUX_INTR2 :: CPU_MASK_SET :: ctk_re_cal [05:05] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_ctk_re_cal_MASK            0x00000020
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_ctk_re_cal_SHIFT           5
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_ctk_re_cal_DEFAULT         0

/* UPG_AUX_INTR2 :: CPU_MASK_SET :: ctk_potential_touch [04:04] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_ctk_potential_touch_MASK   0x00000010
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_ctk_potential_touch_SHIFT  4
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_ctk_potential_touch_DEFAULT 0

/* UPG_AUX_INTR2 :: CPU_MASK_SET :: ctk_fifo_underflow [03:03] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_ctk_fifo_underflow_MASK    0x00000008
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_ctk_fifo_underflow_SHIFT   3
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_ctk_fifo_underflow_DEFAULT 1

/* UPG_AUX_INTR2 :: CPU_MASK_SET :: ctk_fifo_overflow [02:02] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_ctk_fifo_overflow_MASK     0x00000004
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_ctk_fifo_overflow_SHIFT    2
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_ctk_fifo_overflow_DEFAULT  1

/* UPG_AUX_INTR2 :: CPU_MASK_SET :: ctk_fifo_inact_event [01:01] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_ctk_fifo_inact_event_MASK  0x00000002
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_ctk_fifo_inact_event_SHIFT 1
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_ctk_fifo_inact_event_DEFAULT 0

/* UPG_AUX_INTR2 :: CPU_MASK_SET :: ctk_fifo_lvl_event [00:00] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_ctk_fifo_lvl_event_MASK    0x00000001
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_ctk_fifo_lvl_event_SHIFT   0
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_ctk_fifo_lvl_event_DEFAULT 0

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* UPG_AUX_INTR2 :: CPU_MASK_CLEAR :: reserved0 [31:19] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_reserved0_MASK           0xfff80000
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_reserved0_SHIFT          19

/* UPG_AUX_INTR2 :: CPU_MASK_CLEAR :: UART_DMA_TX_ABORT [18:18] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_UART_DMA_TX_ABORT_MASK   0x00040000
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_UART_DMA_TX_ABORT_SHIFT  18
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_UART_DMA_TX_ABORT_DEFAULT 1

/* UPG_AUX_INTR2 :: CPU_MASK_CLEAR :: UART_DMA_RX_ABORT [17:17] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_UART_DMA_RX_ABORT_MASK   0x00020000
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_UART_DMA_RX_ABORT_SHIFT  17
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_UART_DMA_RX_ABORT_DEFAULT 1

/* UPG_AUX_INTR2 :: CPU_MASK_CLEAR :: UART_DMA_TX_DONE [16:16] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_UART_DMA_TX_DONE_MASK    0x00010000
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_UART_DMA_TX_DONE_SHIFT   16
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_UART_DMA_TX_DONE_DEFAULT 1

/* UPG_AUX_INTR2 :: CPU_MASK_CLEAR :: UART_DMA_RX_DONE [15:15] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_UART_DMA_RX_DONE_MASK    0x00008000
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_UART_DMA_RX_DONE_SHIFT   15
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_UART_DMA_RX_DONE_DEFAULT 1

/* UPG_AUX_INTR2 :: CPU_MASK_CLEAR :: TMON_DATA_READY [14:14] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_TMON_DATA_READY_MASK     0x00004000
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_TMON_DATA_READY_SHIFT    14
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_TMON_DATA_READY_DEFAULT  0

/* UPG_AUX_INTR2 :: CPU_MASK_CLEAR :: TMON_OVER_TEMPERATURE [13:13] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_TMON_OVER_TEMPERATURE_MASK 0x00002000
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_TMON_OVER_TEMPERATURE_SHIFT 13
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_TMON_OVER_TEMPERATURE_DEFAULT 0

/* UPG_AUX_INTR2 :: CPU_MASK_CLEAR :: reserved1 [12:09] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_reserved1_MASK           0x00001e00
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_reserved1_SHIFT          9

/* UPG_AUX_INTR2 :: CPU_MASK_CLEAR :: ctk_key_event [08:08] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_ctk_key_event_MASK       0x00000100
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_ctk_key_event_SHIFT      8
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_ctk_key_event_DEFAULT    0

/* UPG_AUX_INTR2 :: CPU_MASK_CLEAR :: ctk_app_reg_written [07:07] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_ctk_app_reg_written_MASK 0x00000080
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_ctk_app_reg_written_SHIFT 7
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_ctk_app_reg_written_DEFAULT 0

/* UPG_AUX_INTR2 :: CPU_MASK_CLEAR :: ctk_irq_status_read [06:06] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_ctk_irq_status_read_MASK 0x00000040
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_ctk_irq_status_read_SHIFT 6
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_ctk_irq_status_read_DEFAULT 0

/* UPG_AUX_INTR2 :: CPU_MASK_CLEAR :: ctk_re_cal [05:05] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_ctk_re_cal_MASK          0x00000020
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_ctk_re_cal_SHIFT         5
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_ctk_re_cal_DEFAULT       0

/* UPG_AUX_INTR2 :: CPU_MASK_CLEAR :: ctk_potential_touch [04:04] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_ctk_potential_touch_MASK 0x00000010
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_ctk_potential_touch_SHIFT 4
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_ctk_potential_touch_DEFAULT 0

/* UPG_AUX_INTR2 :: CPU_MASK_CLEAR :: ctk_fifo_underflow [03:03] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_ctk_fifo_underflow_MASK  0x00000008
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_ctk_fifo_underflow_SHIFT 3
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_ctk_fifo_underflow_DEFAULT 1

/* UPG_AUX_INTR2 :: CPU_MASK_CLEAR :: ctk_fifo_overflow [02:02] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_ctk_fifo_overflow_MASK   0x00000004
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_ctk_fifo_overflow_SHIFT  2
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_ctk_fifo_overflow_DEFAULT 1

/* UPG_AUX_INTR2 :: CPU_MASK_CLEAR :: ctk_fifo_inact_event [01:01] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_ctk_fifo_inact_event_MASK 0x00000002
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_ctk_fifo_inact_event_SHIFT 1
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_ctk_fifo_inact_event_DEFAULT 0

/* UPG_AUX_INTR2 :: CPU_MASK_CLEAR :: ctk_fifo_lvl_event [00:00] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_ctk_fifo_lvl_event_MASK  0x00000001
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_ctk_fifo_lvl_event_SHIFT 0
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_ctk_fifo_lvl_event_DEFAULT 0

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* UPG_AUX_INTR2 :: PCI_STATUS :: reserved0 [31:19] */
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_reserved0_MASK               0xfff80000
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_reserved0_SHIFT              19

/* UPG_AUX_INTR2 :: PCI_STATUS :: UART_DMA_TX_ABORT [18:18] */
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_UART_DMA_TX_ABORT_MASK       0x00040000
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_UART_DMA_TX_ABORT_SHIFT      18
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_UART_DMA_TX_ABORT_DEFAULT    0

/* UPG_AUX_INTR2 :: PCI_STATUS :: UART_DMA_RX_ABORT [17:17] */
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_UART_DMA_RX_ABORT_MASK       0x00020000
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_UART_DMA_RX_ABORT_SHIFT      17
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_UART_DMA_RX_ABORT_DEFAULT    0

/* UPG_AUX_INTR2 :: PCI_STATUS :: UART_DMA_TX_DONE [16:16] */
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_UART_DMA_TX_DONE_MASK        0x00010000
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_UART_DMA_TX_DONE_SHIFT       16
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_UART_DMA_TX_DONE_DEFAULT     0

/* UPG_AUX_INTR2 :: PCI_STATUS :: UART_DMA_RX_DONE [15:15] */
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_UART_DMA_RX_DONE_MASK        0x00008000
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_UART_DMA_RX_DONE_SHIFT       15
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_UART_DMA_RX_DONE_DEFAULT     0

/* UPG_AUX_INTR2 :: PCI_STATUS :: TMON_DATA_READY [14:14] */
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_TMON_DATA_READY_MASK         0x00004000
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_TMON_DATA_READY_SHIFT        14
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_TMON_DATA_READY_DEFAULT      0

/* UPG_AUX_INTR2 :: PCI_STATUS :: TMON_OVER_TEMPERATURE [13:13] */
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_TMON_OVER_TEMPERATURE_MASK   0x00002000
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_TMON_OVER_TEMPERATURE_SHIFT  13
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_TMON_OVER_TEMPERATURE_DEFAULT 0

/* UPG_AUX_INTR2 :: PCI_STATUS :: reserved1 [12:09] */
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_reserved1_MASK               0x00001e00
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_reserved1_SHIFT              9

/* UPG_AUX_INTR2 :: PCI_STATUS :: ctk_key_event [08:08] */
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_ctk_key_event_MASK           0x00000100
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_ctk_key_event_SHIFT          8
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_ctk_key_event_DEFAULT        0

/* UPG_AUX_INTR2 :: PCI_STATUS :: ctk_app_reg_written [07:07] */
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_ctk_app_reg_written_MASK     0x00000080
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_ctk_app_reg_written_SHIFT    7
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_ctk_app_reg_written_DEFAULT  0

/* UPG_AUX_INTR2 :: PCI_STATUS :: ctk_irq_status_read [06:06] */
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_ctk_irq_status_read_MASK     0x00000040
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_ctk_irq_status_read_SHIFT    6
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_ctk_irq_status_read_DEFAULT  0

/* UPG_AUX_INTR2 :: PCI_STATUS :: ctk_re_cal [05:05] */
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_ctk_re_cal_MASK              0x00000020
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_ctk_re_cal_SHIFT             5
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_ctk_re_cal_DEFAULT           0

/* UPG_AUX_INTR2 :: PCI_STATUS :: ctk_potential_touch [04:04] */
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_ctk_potential_touch_MASK     0x00000010
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_ctk_potential_touch_SHIFT    4

/* UPG_AUX_INTR2 :: PCI_STATUS :: ctk_fifo_underflow [03:03] */
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_ctk_fifo_underflow_MASK      0x00000008
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_ctk_fifo_underflow_SHIFT     3
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_ctk_fifo_underflow_DEFAULT   0

/* UPG_AUX_INTR2 :: PCI_STATUS :: ctk_fifo_overflow [02:02] */
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_ctk_fifo_overflow_MASK       0x00000004
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_ctk_fifo_overflow_SHIFT      2
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_ctk_fifo_overflow_DEFAULT    0

/* UPG_AUX_INTR2 :: PCI_STATUS :: ctk_fifo_inact_event [01:01] */
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_ctk_fifo_inact_event_MASK    0x00000002
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_ctk_fifo_inact_event_SHIFT   1
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_ctk_fifo_inact_event_DEFAULT 0

/* UPG_AUX_INTR2 :: PCI_STATUS :: ctk_fifo_lvl_event [00:00] */
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_ctk_fifo_lvl_event_MASK      0x00000001
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_ctk_fifo_lvl_event_SHIFT     0
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_ctk_fifo_lvl_event_DEFAULT   0

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* UPG_AUX_INTR2 :: PCI_SET :: reserved0 [31:19] */
#define BCHP_UPG_AUX_INTR2_PCI_SET_reserved0_MASK                  0xfff80000
#define BCHP_UPG_AUX_INTR2_PCI_SET_reserved0_SHIFT                 19

/* UPG_AUX_INTR2 :: PCI_SET :: UART_DMA_TX_ABORT [18:18] */
#define BCHP_UPG_AUX_INTR2_PCI_SET_UART_DMA_TX_ABORT_MASK          0x00040000
#define BCHP_UPG_AUX_INTR2_PCI_SET_UART_DMA_TX_ABORT_SHIFT         18
#define BCHP_UPG_AUX_INTR2_PCI_SET_UART_DMA_TX_ABORT_DEFAULT       0

/* UPG_AUX_INTR2 :: PCI_SET :: UART_DMA_RX_ABORT [17:17] */
#define BCHP_UPG_AUX_INTR2_PCI_SET_UART_DMA_RX_ABORT_MASK          0x00020000
#define BCHP_UPG_AUX_INTR2_PCI_SET_UART_DMA_RX_ABORT_SHIFT         17
#define BCHP_UPG_AUX_INTR2_PCI_SET_UART_DMA_RX_ABORT_DEFAULT       0

/* UPG_AUX_INTR2 :: PCI_SET :: UART_DMA_TX_DONE [16:16] */
#define BCHP_UPG_AUX_INTR2_PCI_SET_UART_DMA_TX_DONE_MASK           0x00010000
#define BCHP_UPG_AUX_INTR2_PCI_SET_UART_DMA_TX_DONE_SHIFT          16
#define BCHP_UPG_AUX_INTR2_PCI_SET_UART_DMA_TX_DONE_DEFAULT        0

/* UPG_AUX_INTR2 :: PCI_SET :: UART_DMA_RX_DONE [15:15] */
#define BCHP_UPG_AUX_INTR2_PCI_SET_UART_DMA_RX_DONE_MASK           0x00008000
#define BCHP_UPG_AUX_INTR2_PCI_SET_UART_DMA_RX_DONE_SHIFT          15
#define BCHP_UPG_AUX_INTR2_PCI_SET_UART_DMA_RX_DONE_DEFAULT        0

/* UPG_AUX_INTR2 :: PCI_SET :: TMON_DATA_READY [14:14] */
#define BCHP_UPG_AUX_INTR2_PCI_SET_TMON_DATA_READY_MASK            0x00004000
#define BCHP_UPG_AUX_INTR2_PCI_SET_TMON_DATA_READY_SHIFT           14
#define BCHP_UPG_AUX_INTR2_PCI_SET_TMON_DATA_READY_DEFAULT         0

/* UPG_AUX_INTR2 :: PCI_SET :: TMON_OVER_TEMPERATURE [13:13] */
#define BCHP_UPG_AUX_INTR2_PCI_SET_TMON_OVER_TEMPERATURE_MASK      0x00002000
#define BCHP_UPG_AUX_INTR2_PCI_SET_TMON_OVER_TEMPERATURE_SHIFT     13
#define BCHP_UPG_AUX_INTR2_PCI_SET_TMON_OVER_TEMPERATURE_DEFAULT   0

/* UPG_AUX_INTR2 :: PCI_SET :: reserved1 [12:09] */
#define BCHP_UPG_AUX_INTR2_PCI_SET_reserved1_MASK                  0x00001e00
#define BCHP_UPG_AUX_INTR2_PCI_SET_reserved1_SHIFT                 9

/* UPG_AUX_INTR2 :: PCI_SET :: ctk_key_event [08:08] */
#define BCHP_UPG_AUX_INTR2_PCI_SET_ctk_key_event_MASK              0x00000100
#define BCHP_UPG_AUX_INTR2_PCI_SET_ctk_key_event_SHIFT             8
#define BCHP_UPG_AUX_INTR2_PCI_SET_ctk_key_event_DEFAULT           0

/* UPG_AUX_INTR2 :: PCI_SET :: ctk_app_reg_written [07:07] */
#define BCHP_UPG_AUX_INTR2_PCI_SET_ctk_app_reg_written_MASK        0x00000080
#define BCHP_UPG_AUX_INTR2_PCI_SET_ctk_app_reg_written_SHIFT       7
#define BCHP_UPG_AUX_INTR2_PCI_SET_ctk_app_reg_written_DEFAULT     0

/* UPG_AUX_INTR2 :: PCI_SET :: ctk_irq_status_read [06:06] */
#define BCHP_UPG_AUX_INTR2_PCI_SET_ctk_irq_status_read_MASK        0x00000040
#define BCHP_UPG_AUX_INTR2_PCI_SET_ctk_irq_status_read_SHIFT       6
#define BCHP_UPG_AUX_INTR2_PCI_SET_ctk_irq_status_read_DEFAULT     0

/* UPG_AUX_INTR2 :: PCI_SET :: ctk_re_cal [05:05] */
#define BCHP_UPG_AUX_INTR2_PCI_SET_ctk_re_cal_MASK                 0x00000020
#define BCHP_UPG_AUX_INTR2_PCI_SET_ctk_re_cal_SHIFT                5
#define BCHP_UPG_AUX_INTR2_PCI_SET_ctk_re_cal_DEFAULT              0

/* UPG_AUX_INTR2 :: PCI_SET :: ctk_potential_touch [04:04] */
#define BCHP_UPG_AUX_INTR2_PCI_SET_ctk_potential_touch_MASK        0x00000010
#define BCHP_UPG_AUX_INTR2_PCI_SET_ctk_potential_touch_SHIFT       4

/* UPG_AUX_INTR2 :: PCI_SET :: ctk_fifo_underflow [03:03] */
#define BCHP_UPG_AUX_INTR2_PCI_SET_ctk_fifo_underflow_MASK         0x00000008
#define BCHP_UPG_AUX_INTR2_PCI_SET_ctk_fifo_underflow_SHIFT        3
#define BCHP_UPG_AUX_INTR2_PCI_SET_ctk_fifo_underflow_DEFAULT      0

/* UPG_AUX_INTR2 :: PCI_SET :: ctk_fifo_overflow [02:02] */
#define BCHP_UPG_AUX_INTR2_PCI_SET_ctk_fifo_overflow_MASK          0x00000004
#define BCHP_UPG_AUX_INTR2_PCI_SET_ctk_fifo_overflow_SHIFT         2
#define BCHP_UPG_AUX_INTR2_PCI_SET_ctk_fifo_overflow_DEFAULT       0

/* UPG_AUX_INTR2 :: PCI_SET :: ctk_fifo_inact_event [01:01] */
#define BCHP_UPG_AUX_INTR2_PCI_SET_ctk_fifo_inact_event_MASK       0x00000002
#define BCHP_UPG_AUX_INTR2_PCI_SET_ctk_fifo_inact_event_SHIFT      1
#define BCHP_UPG_AUX_INTR2_PCI_SET_ctk_fifo_inact_event_DEFAULT    0

/* UPG_AUX_INTR2 :: PCI_SET :: ctk_fifo_lvl_event [00:00] */
#define BCHP_UPG_AUX_INTR2_PCI_SET_ctk_fifo_lvl_event_MASK         0x00000001
#define BCHP_UPG_AUX_INTR2_PCI_SET_ctk_fifo_lvl_event_SHIFT        0
#define BCHP_UPG_AUX_INTR2_PCI_SET_ctk_fifo_lvl_event_DEFAULT      0

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* UPG_AUX_INTR2 :: PCI_CLEAR :: reserved0 [31:19] */
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_reserved0_MASK                0xfff80000
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_reserved0_SHIFT               19

/* UPG_AUX_INTR2 :: PCI_CLEAR :: UART_DMA_TX_ABORT [18:18] */
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_UART_DMA_TX_ABORT_MASK        0x00040000
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_UART_DMA_TX_ABORT_SHIFT       18
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_UART_DMA_TX_ABORT_DEFAULT     0

/* UPG_AUX_INTR2 :: PCI_CLEAR :: UART_DMA_RX_ABORT [17:17] */
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_UART_DMA_RX_ABORT_MASK        0x00020000
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_UART_DMA_RX_ABORT_SHIFT       17
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_UART_DMA_RX_ABORT_DEFAULT     0

/* UPG_AUX_INTR2 :: PCI_CLEAR :: UART_DMA_TX_DONE [16:16] */
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_UART_DMA_TX_DONE_MASK         0x00010000
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_UART_DMA_TX_DONE_SHIFT        16
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_UART_DMA_TX_DONE_DEFAULT      0

/* UPG_AUX_INTR2 :: PCI_CLEAR :: UART_DMA_RX_DONE [15:15] */
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_UART_DMA_RX_DONE_MASK         0x00008000
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_UART_DMA_RX_DONE_SHIFT        15
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_UART_DMA_RX_DONE_DEFAULT      0

/* UPG_AUX_INTR2 :: PCI_CLEAR :: TMON_DATA_READY [14:14] */
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_TMON_DATA_READY_MASK          0x00004000
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_TMON_DATA_READY_SHIFT         14
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_TMON_DATA_READY_DEFAULT       0

/* UPG_AUX_INTR2 :: PCI_CLEAR :: TMON_OVER_TEMPERATURE [13:13] */
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_TMON_OVER_TEMPERATURE_MASK    0x00002000
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_TMON_OVER_TEMPERATURE_SHIFT   13
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_TMON_OVER_TEMPERATURE_DEFAULT 0

/* UPG_AUX_INTR2 :: PCI_CLEAR :: reserved1 [12:09] */
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_reserved1_MASK                0x00001e00
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_reserved1_SHIFT               9

/* UPG_AUX_INTR2 :: PCI_CLEAR :: ctk_key_event [08:08] */
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_ctk_key_event_MASK            0x00000100
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_ctk_key_event_SHIFT           8
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_ctk_key_event_DEFAULT         0

/* UPG_AUX_INTR2 :: PCI_CLEAR :: ctk_app_reg_written [07:07] */
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_ctk_app_reg_written_MASK      0x00000080
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_ctk_app_reg_written_SHIFT     7
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_ctk_app_reg_written_DEFAULT   0

/* UPG_AUX_INTR2 :: PCI_CLEAR :: ctk_irq_status_read [06:06] */
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_ctk_irq_status_read_MASK      0x00000040
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_ctk_irq_status_read_SHIFT     6
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_ctk_irq_status_read_DEFAULT   0

/* UPG_AUX_INTR2 :: PCI_CLEAR :: ctk_re_cal [05:05] */
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_ctk_re_cal_MASK               0x00000020
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_ctk_re_cal_SHIFT              5
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_ctk_re_cal_DEFAULT            0

/* UPG_AUX_INTR2 :: PCI_CLEAR :: ctk_potential_touch [04:04] */
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_ctk_potential_touch_MASK      0x00000010
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_ctk_potential_touch_SHIFT     4

/* UPG_AUX_INTR2 :: PCI_CLEAR :: ctk_fifo_underflow [03:03] */
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_ctk_fifo_underflow_MASK       0x00000008
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_ctk_fifo_underflow_SHIFT      3
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_ctk_fifo_underflow_DEFAULT    0

/* UPG_AUX_INTR2 :: PCI_CLEAR :: ctk_fifo_overflow [02:02] */
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_ctk_fifo_overflow_MASK        0x00000004
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_ctk_fifo_overflow_SHIFT       2
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_ctk_fifo_overflow_DEFAULT     0

/* UPG_AUX_INTR2 :: PCI_CLEAR :: ctk_fifo_inact_event [01:01] */
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_ctk_fifo_inact_event_MASK     0x00000002
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_ctk_fifo_inact_event_SHIFT    1
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_ctk_fifo_inact_event_DEFAULT  0

/* UPG_AUX_INTR2 :: PCI_CLEAR :: ctk_fifo_lvl_event [00:00] */
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_ctk_fifo_lvl_event_MASK       0x00000001
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_ctk_fifo_lvl_event_SHIFT      0
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_ctk_fifo_lvl_event_DEFAULT    0

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* UPG_AUX_INTR2 :: PCI_MASK_STATUS :: reserved0 [31:19] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_reserved0_MASK          0xfff80000
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_reserved0_SHIFT         19

/* UPG_AUX_INTR2 :: PCI_MASK_STATUS :: UART_DMA_TX_ABORT [18:18] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_UART_DMA_TX_ABORT_MASK  0x00040000
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_UART_DMA_TX_ABORT_SHIFT 18
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_UART_DMA_TX_ABORT_DEFAULT 1

/* UPG_AUX_INTR2 :: PCI_MASK_STATUS :: UART_DMA_RX_ABORT [17:17] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_UART_DMA_RX_ABORT_MASK  0x00020000
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_UART_DMA_RX_ABORT_SHIFT 17
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_UART_DMA_RX_ABORT_DEFAULT 1

/* UPG_AUX_INTR2 :: PCI_MASK_STATUS :: UART_DMA_TX_DONE [16:16] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_UART_DMA_TX_DONE_MASK   0x00010000
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_UART_DMA_TX_DONE_SHIFT  16
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_UART_DMA_TX_DONE_DEFAULT 1

/* UPG_AUX_INTR2 :: PCI_MASK_STATUS :: UART_DMA_RX_DONE [15:15] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_UART_DMA_RX_DONE_MASK   0x00008000
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_UART_DMA_RX_DONE_SHIFT  15
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_UART_DMA_RX_DONE_DEFAULT 1

/* UPG_AUX_INTR2 :: PCI_MASK_STATUS :: TMON_DATA_READY [14:14] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_TMON_DATA_READY_MASK    0x00004000
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_TMON_DATA_READY_SHIFT   14
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_TMON_DATA_READY_DEFAULT 0

/* UPG_AUX_INTR2 :: PCI_MASK_STATUS :: TMON_OVER_TEMPERATURE [13:13] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_TMON_OVER_TEMPERATURE_MASK 0x00002000
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_TMON_OVER_TEMPERATURE_SHIFT 13
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_TMON_OVER_TEMPERATURE_DEFAULT 0

/* UPG_AUX_INTR2 :: PCI_MASK_STATUS :: reserved1 [12:09] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_reserved1_MASK          0x00001e00
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_reserved1_SHIFT         9

/* UPG_AUX_INTR2 :: PCI_MASK_STATUS :: ctk_key_event [08:08] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_ctk_key_event_MASK      0x00000100
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_ctk_key_event_SHIFT     8
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_ctk_key_event_DEFAULT   0

/* UPG_AUX_INTR2 :: PCI_MASK_STATUS :: ctk_app_reg_written [07:07] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_ctk_app_reg_written_MASK 0x00000080
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_ctk_app_reg_written_SHIFT 7
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_ctk_app_reg_written_DEFAULT 0

/* UPG_AUX_INTR2 :: PCI_MASK_STATUS :: ctk_irq_status_read [06:06] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_ctk_irq_status_read_MASK 0x00000040
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_ctk_irq_status_read_SHIFT 6
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_ctk_irq_status_read_DEFAULT 0

/* UPG_AUX_INTR2 :: PCI_MASK_STATUS :: ctk_re_cal [05:05] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_ctk_re_cal_MASK         0x00000020
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_ctk_re_cal_SHIFT        5
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_ctk_re_cal_DEFAULT      0

/* UPG_AUX_INTR2 :: PCI_MASK_STATUS :: ctk_potential_touch [04:04] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_ctk_potential_touch_MASK 0x00000010
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_ctk_potential_touch_SHIFT 4
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_ctk_potential_touch_DEFAULT 0

/* UPG_AUX_INTR2 :: PCI_MASK_STATUS :: ctk_fifo_underflow [03:03] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_ctk_fifo_underflow_MASK 0x00000008
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_ctk_fifo_underflow_SHIFT 3
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_ctk_fifo_underflow_DEFAULT 1

/* UPG_AUX_INTR2 :: PCI_MASK_STATUS :: ctk_fifo_overflow [02:02] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_ctk_fifo_overflow_MASK  0x00000004
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_ctk_fifo_overflow_SHIFT 2
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_ctk_fifo_overflow_DEFAULT 1

/* UPG_AUX_INTR2 :: PCI_MASK_STATUS :: ctk_fifo_inact_event [01:01] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_ctk_fifo_inact_event_MASK 0x00000002
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_ctk_fifo_inact_event_SHIFT 1
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_ctk_fifo_inact_event_DEFAULT 0

/* UPG_AUX_INTR2 :: PCI_MASK_STATUS :: ctk_fifo_lvl_event [00:00] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_ctk_fifo_lvl_event_MASK 0x00000001
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_ctk_fifo_lvl_event_SHIFT 0
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_ctk_fifo_lvl_event_DEFAULT 0

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* UPG_AUX_INTR2 :: PCI_MASK_SET :: reserved0 [31:19] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_reserved0_MASK             0xfff80000
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_reserved0_SHIFT            19

/* UPG_AUX_INTR2 :: PCI_MASK_SET :: UART_DMA_TX_ABORT [18:18] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_UART_DMA_TX_ABORT_MASK     0x00040000
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_UART_DMA_TX_ABORT_SHIFT    18
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_UART_DMA_TX_ABORT_DEFAULT  1

/* UPG_AUX_INTR2 :: PCI_MASK_SET :: UART_DMA_RX_ABORT [17:17] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_UART_DMA_RX_ABORT_MASK     0x00020000
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_UART_DMA_RX_ABORT_SHIFT    17
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_UART_DMA_RX_ABORT_DEFAULT  1

/* UPG_AUX_INTR2 :: PCI_MASK_SET :: UART_DMA_TX_DONE [16:16] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_UART_DMA_TX_DONE_MASK      0x00010000
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_UART_DMA_TX_DONE_SHIFT     16
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_UART_DMA_TX_DONE_DEFAULT   1

/* UPG_AUX_INTR2 :: PCI_MASK_SET :: UART_DMA_RX_DONE [15:15] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_UART_DMA_RX_DONE_MASK      0x00008000
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_UART_DMA_RX_DONE_SHIFT     15
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_UART_DMA_RX_DONE_DEFAULT   1

/* UPG_AUX_INTR2 :: PCI_MASK_SET :: TMON_DATA_READY [14:14] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_TMON_DATA_READY_MASK       0x00004000
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_TMON_DATA_READY_SHIFT      14
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_TMON_DATA_READY_DEFAULT    0

/* UPG_AUX_INTR2 :: PCI_MASK_SET :: TMON_OVER_TEMPERATURE [13:13] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_TMON_OVER_TEMPERATURE_MASK 0x00002000
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_TMON_OVER_TEMPERATURE_SHIFT 13
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_TMON_OVER_TEMPERATURE_DEFAULT 0

/* UPG_AUX_INTR2 :: PCI_MASK_SET :: reserved1 [12:09] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_reserved1_MASK             0x00001e00
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_reserved1_SHIFT            9

/* UPG_AUX_INTR2 :: PCI_MASK_SET :: ctk_key_event [08:08] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_ctk_key_event_MASK         0x00000100
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_ctk_key_event_SHIFT        8
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_ctk_key_event_DEFAULT      0

/* UPG_AUX_INTR2 :: PCI_MASK_SET :: ctk_app_reg_written [07:07] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_ctk_app_reg_written_MASK   0x00000080
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_ctk_app_reg_written_SHIFT  7
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_ctk_app_reg_written_DEFAULT 0

/* UPG_AUX_INTR2 :: PCI_MASK_SET :: ctk_irq_status_read [06:06] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_ctk_irq_status_read_MASK   0x00000040
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_ctk_irq_status_read_SHIFT  6
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_ctk_irq_status_read_DEFAULT 0

/* UPG_AUX_INTR2 :: PCI_MASK_SET :: ctk_re_cal [05:05] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_ctk_re_cal_MASK            0x00000020
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_ctk_re_cal_SHIFT           5
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_ctk_re_cal_DEFAULT         0

/* UPG_AUX_INTR2 :: PCI_MASK_SET :: ctk_potential_touch [04:04] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_ctk_potential_touch_MASK   0x00000010
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_ctk_potential_touch_SHIFT  4
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_ctk_potential_touch_DEFAULT 0

/* UPG_AUX_INTR2 :: PCI_MASK_SET :: ctk_fifo_underflow [03:03] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_ctk_fifo_underflow_MASK    0x00000008
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_ctk_fifo_underflow_SHIFT   3
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_ctk_fifo_underflow_DEFAULT 1

/* UPG_AUX_INTR2 :: PCI_MASK_SET :: ctk_fifo_overflow [02:02] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_ctk_fifo_overflow_MASK     0x00000004
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_ctk_fifo_overflow_SHIFT    2
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_ctk_fifo_overflow_DEFAULT  1

/* UPG_AUX_INTR2 :: PCI_MASK_SET :: ctk_fifo_inact_event [01:01] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_ctk_fifo_inact_event_MASK  0x00000002
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_ctk_fifo_inact_event_SHIFT 1
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_ctk_fifo_inact_event_DEFAULT 0

/* UPG_AUX_INTR2 :: PCI_MASK_SET :: ctk_fifo_lvl_event [00:00] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_ctk_fifo_lvl_event_MASK    0x00000001
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_ctk_fifo_lvl_event_SHIFT   0
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_ctk_fifo_lvl_event_DEFAULT 0

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* UPG_AUX_INTR2 :: PCI_MASK_CLEAR :: reserved0 [31:19] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_reserved0_MASK           0xfff80000
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_reserved0_SHIFT          19

/* UPG_AUX_INTR2 :: PCI_MASK_CLEAR :: UART_DMA_TX_ABORT [18:18] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_UART_DMA_TX_ABORT_MASK   0x00040000
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_UART_DMA_TX_ABORT_SHIFT  18
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_UART_DMA_TX_ABORT_DEFAULT 1

/* UPG_AUX_INTR2 :: PCI_MASK_CLEAR :: UART_DMA_RX_ABORT [17:17] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_UART_DMA_RX_ABORT_MASK   0x00020000
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_UART_DMA_RX_ABORT_SHIFT  17
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_UART_DMA_RX_ABORT_DEFAULT 1

/* UPG_AUX_INTR2 :: PCI_MASK_CLEAR :: UART_DMA_TX_DONE [16:16] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_UART_DMA_TX_DONE_MASK    0x00010000
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_UART_DMA_TX_DONE_SHIFT   16
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_UART_DMA_TX_DONE_DEFAULT 1

/* UPG_AUX_INTR2 :: PCI_MASK_CLEAR :: UART_DMA_RX_DONE [15:15] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_UART_DMA_RX_DONE_MASK    0x00008000
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_UART_DMA_RX_DONE_SHIFT   15
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_UART_DMA_RX_DONE_DEFAULT 1

/* UPG_AUX_INTR2 :: PCI_MASK_CLEAR :: TMON_DATA_READY [14:14] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_TMON_DATA_READY_MASK     0x00004000
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_TMON_DATA_READY_SHIFT    14
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_TMON_DATA_READY_DEFAULT  0

/* UPG_AUX_INTR2 :: PCI_MASK_CLEAR :: TMON_OVER_TEMPERATURE [13:13] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_TMON_OVER_TEMPERATURE_MASK 0x00002000
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_TMON_OVER_TEMPERATURE_SHIFT 13
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_TMON_OVER_TEMPERATURE_DEFAULT 0

/* UPG_AUX_INTR2 :: PCI_MASK_CLEAR :: reserved1 [12:09] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_reserved1_MASK           0x00001e00
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_reserved1_SHIFT          9

/* UPG_AUX_INTR2 :: PCI_MASK_CLEAR :: ctk_key_event [08:08] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_ctk_key_event_MASK       0x00000100
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_ctk_key_event_SHIFT      8
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_ctk_key_event_DEFAULT    0

/* UPG_AUX_INTR2 :: PCI_MASK_CLEAR :: ctk_app_reg_written [07:07] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_ctk_app_reg_written_MASK 0x00000080
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_ctk_app_reg_written_SHIFT 7
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_ctk_app_reg_written_DEFAULT 0

/* UPG_AUX_INTR2 :: PCI_MASK_CLEAR :: ctk_irq_status_read [06:06] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_ctk_irq_status_read_MASK 0x00000040
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_ctk_irq_status_read_SHIFT 6
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_ctk_irq_status_read_DEFAULT 0

/* UPG_AUX_INTR2 :: PCI_MASK_CLEAR :: ctk_re_cal [05:05] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_ctk_re_cal_MASK          0x00000020
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_ctk_re_cal_SHIFT         5
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_ctk_re_cal_DEFAULT       0

/* UPG_AUX_INTR2 :: PCI_MASK_CLEAR :: ctk_potential_touch [04:04] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_ctk_potential_touch_MASK 0x00000010
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_ctk_potential_touch_SHIFT 4
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_ctk_potential_touch_DEFAULT 0

/* UPG_AUX_INTR2 :: PCI_MASK_CLEAR :: ctk_fifo_underflow [03:03] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_ctk_fifo_underflow_MASK  0x00000008
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_ctk_fifo_underflow_SHIFT 3
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_ctk_fifo_underflow_DEFAULT 1

/* UPG_AUX_INTR2 :: PCI_MASK_CLEAR :: ctk_fifo_overflow [02:02] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_ctk_fifo_overflow_MASK   0x00000004
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_ctk_fifo_overflow_SHIFT  2
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_ctk_fifo_overflow_DEFAULT 1

/* UPG_AUX_INTR2 :: PCI_MASK_CLEAR :: ctk_fifo_inact_event [01:01] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_ctk_fifo_inact_event_MASK 0x00000002
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_ctk_fifo_inact_event_SHIFT 1
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_ctk_fifo_inact_event_DEFAULT 0

/* UPG_AUX_INTR2 :: PCI_MASK_CLEAR :: ctk_fifo_lvl_event [00:00] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_ctk_fifo_lvl_event_MASK  0x00000001
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_ctk_fifo_lvl_event_SHIFT 0
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_ctk_fifo_lvl_event_DEFAULT 0

#endif /* #ifndef BCHP_UPG_AUX_INTR2_H__ */

/* End of File */
