Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,42
design__inferred_latch__count,0
design__instance__count,9285
design__instance__area,64808.4
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,33
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0014233810361474752
power__switching__total,0.0007005281513556838
power__leakage__total,7.280150526867146E-8
power__total,0.002123981947079301
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.48090843779514586
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.4810105783163001
timing__hold__ws__corner:nom_tt_025C_1v80,0.317879842557048
timing__setup__ws__corner:nom_tt_025C_1v80,10.48143823623748
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.317880
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,10.481439
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,41
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,33
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.6418088464571505
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.6419097657329431
timing__hold__ws__corner:nom_ss_100C_1v60,0.9030355607775514
timing__setup__ws__corner:nom_ss_100C_1v60,0.9069882879239151
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.903036
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,0.906988
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,33
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.41070714658352725
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.41081150755079354
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11062306939149451
timing__setup__ws__corner:nom_ff_n40C_1v95,13.098830835201932
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.110623
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,14.026992
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,49
design__max_fanout_violation__count,33
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.40564885931797445
clock__skew__worst_setup,0.40571291918830704
timing__hold__ws,0.10929374381536369
timing__setup__ws,0.6819167645790883
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.109294
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,0.681917
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 682.64 225.76
design__core__bbox,2.76 2.72 679.88 223.04
design__io,45
design__die__area,154113
design__core__area,149183
design__instance__count__stdcell,9285
design__instance__area__stdcell,64808.4
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.434422
design__instance__utilization__stdcell,0.434422
design__instance__count__class:buffer,571
design__instance__count__class:inverter,198
design__instance__count__class:sequential_cell,442
design__instance__count__class:multi_input_combinational_cell,5517
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,10912
design__instance__count__class:tap_cell,2158
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,187869
design__violations,0
design__instance__count__class:timing_repair_buffer,268
design__instance__count__class:clock_buffer,36
design__instance__count__class:clock_inverter,23
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,116
antenna__violating__nets,5
antenna__violating__pins,5
route__antenna_violation__count,5
antenna_diodes_count,72
design__instance__count__class:antenna_cell,72
route__net,7049
route__net__special,2
route__drc_errors__iter:1,4497
route__wirelength__iter:1,215976
route__drc_errors__iter:2,2209
route__wirelength__iter:2,214106
route__drc_errors__iter:3,2178
route__wirelength__iter:3,213711
route__drc_errors__iter:4,143
route__wirelength__iter:4,213021
route__drc_errors__iter:5,1
route__wirelength__iter:5,212997
route__drc_errors__iter:6,0
route__wirelength__iter:6,212997
route__drc_errors,0
route__wirelength,212997
route__vias,54316
route__vias__singlecut,54316
route__vias__multicut,0
design__disconnected_pin__count,1
design__critical_disconnected_pin__count,0
route__wirelength__max,644.33
timing__unannotated_net__count__corner:nom_tt_025C_1v80,42
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,42
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,42
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,33
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.4738372051067152
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.47389959964246375
timing__hold__ws__corner:min_tt_025C_1v80,0.3139273374552955
timing__setup__ws__corner:min_tt_025C_1v80,10.61266748963801
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.313927
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,10.612667
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,42
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,25
design__max_fanout_violation__count__corner:min_ss_100C_1v60,33
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.6305975919928049
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.6306586542608862
timing__hold__ws__corner:min_ss_100C_1v60,0.8958027906344692
timing__setup__ws__corner:min_ss_100C_1v60,1.1630057246431438
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.895803
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,1.163006
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,42
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,33
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.40564885931797445
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.40571291918830704
timing__hold__ws__corner:min_ff_n40C_1v95,0.10929374381536369
timing__setup__ws__corner:min_ff_n40C_1v95,13.19642565907559
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.109294
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,14.140388
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,42
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,2
design__max_fanout_violation__count__corner:max_tt_025C_1v80,33
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.49048100302879954
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.49065519702628974
timing__hold__ws__corner:max_tt_025C_1v80,0.3225707570133623
timing__setup__ws__corner:max_tt_025C_1v80,10.335513182288967
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.322571
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,10.335513
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,42
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,49
design__max_fanout_violation__count__corner:max_ss_100C_1v60,33
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.6574222463609386
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.6575952191130672
timing__hold__ws__corner:max_ss_100C_1v60,0.9111448520233648
timing__setup__ws__corner:max_ss_100C_1v60,0.6819167645790883
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.911145
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,0.681917
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,42
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,33
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.41772322894164987
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.4179014197421418
timing__hold__ws__corner:max_ff_n40C_1v95,0.11139162130202741
timing__setup__ws__corner:max_ff_n40C_1v95,13.003784195286459
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.111392
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,13.926248
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,42
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,42
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79992
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.8
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000774599
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000608923
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00000408012
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000608923
design_powergrid__voltage__worst,0.0000608923
design_powergrid__voltage__worst__net:VPWR,1.79992
design_powergrid__drop__worst,0.0000774599
design_powergrid__drop__worst__net:VPWR,0.0000774599
design_powergrid__voltage__worst__net:VGND,0.0000608923
design_powergrid__drop__worst__net:VGND,0.0000608923
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00000391999999999999973790930363204410014077438972890377044677734375
ir__drop__worst,0.000077499999999999999986989573930173946791910566389560699462890625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
