/*
 * Generated by MTK SP DrvGen Version: 3.5.160809 for MT6765.
 * 2023-08-23 20:59:31
 * Do Not Modify The File.
 * Copyright Mediatek Inc. (c) 2016.
*/

#ifndef __CUST_CLK_BUF_H
#define __CUST_CLK_BUF_H

typedef enum {
	CLOCK_BUFFER_DISABLE,
	CLOCK_BUFFER_SW_CONTROL,
	CLOCK_BUFFER_HW_CONTROL
} MTK_CLK_BUF_STATUS;

typedef enum {
	CLK_BUF_DRIVING_CURR_AUTO_K = -1,
	CLK_BUF_DRIVING_CURR_0,
	CLK_BUF_DRIVING_CURR_1,
	CLK_BUF_DRIVING_CURR_2,
	CLK_BUF_DRIVING_CURR_3
} MTK_CLK_BUF_DRIVING_CURR;

#define CLK_BUF1_STATUS_PMIC		CLOCK_BUFFER_HW_CONTROL
#define CLK_BUF2_STATUS_PMIC		CLOCK_BUFFER_SW_CONTROL
#define CLK_BUF3_STATUS_PMIC		CLOCK_BUFFER_SW_CONTROL
#define CLK_BUF4_STATUS_PMIC		CLOCK_BUFFER_HW_CONTROL
#define CLK_BUF5_STATUS_PMIC		CLOCK_BUFFER_DISABLE
#define CLK_BUF6_STATUS_PMIC		CLOCK_BUFFER_DISABLE
#define CLK_BUF7_STATUS_PMIC		CLOCK_BUFFER_DISABLE

#define PMIC_CLK_BUF1_DRIVING_CURR		CLK_BUF_DRIVING_CURR_1
#define PMIC_CLK_BUF2_DRIVING_CURR		CLK_BUF_DRIVING_CURR_1
#define PMIC_CLK_BUF3_DRIVING_CURR		CLK_BUF_DRIVING_CURR_1
#define PMIC_CLK_BUF4_DRIVING_CURR		CLK_BUF_DRIVING_CURR_1
#define PMIC_CLK_BUF5_DRIVING_CURR		CLK_BUF_DRIVING_CURR_1
#define PMIC_CLK_BUF6_DRIVING_CURR		CLK_BUF_DRIVING_CURR_1
#define PMIC_CLK_BUF7_DRIVING_CURR		CLK_BUF_DRIVING_CURR_1



#endif /* __CUST_CLK_BUF_H */
