0.6
2018.3
Dec  6 2018
23:39:36
/home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv,1584265661,systemVerilog,,,,cpu_tb,,,../../../../../benchtest,,,,,
/home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-1/project_1/alu.sv,1583223476,systemVerilog,,/home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-1/project_1/mips.sv,,alu,,,../../../../../benchtest,,,,,
/home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-1/project_1/mips.sv,1583239807,systemVerilog,,/home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-1/project_1/mipsmem.sv,,aludec;controller;datapath;jrdoc;maindec;mips;shiftdec,,,../../../../../benchtest,,,,,
/home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-1/project_1/mipsmem.sv,1584263522,systemVerilog,,/home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-1/project_1/mipsparts.sv,,dmem;imem,,,../../../../../benchtest,,,,,
/home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-1/project_1/mipsparts.sv,1583237870,systemVerilog,,/home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv,,adder;flopr;mux2;regfile;signext;sl2,,,../../../../../benchtest,,,,,
/home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-1/project_1/mipstop.sv,1583200680,systemVerilog,,,,top,,,../../../../../benchtest,,,,,
/home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-1/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
