{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1550279638886 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1550279638897 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 15 19:13:58 2019 " "Processing started: Fri Feb 15 19:13:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1550279638897 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550279638897 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Adders -c lab4_adders_toplevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off Adders -c lab4_adders_toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550279638897 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1550279640156 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1550279640156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_adder.sv 3 3 " "Found 3 design units, including 3 entities, in source file ripple_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_adder " "Found entity 1: ripple_adder" {  } { { "ripple_adder.sv" "" { Text "C:/Users/rjaud/Documents/385/Lab4/ece385sp16_lab4_adders/ripple_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550279664400 ""} { "Info" "ISGN_ENTITY_NAME" "2 fourbra " "Found entity 2: fourbra" {  } { { "ripple_adder.sv" "" { Text "C:/Users/rjaud/Documents/385/Lab4/ece385sp16_lab4_adders/ripple_adder.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550279664400 ""} { "Info" "ISGN_ENTITY_NAME" "3 fulladder " "Found entity 3: fulladder" {  } { { "ripple_adder.sv" "" { Text "C:/Users/rjaud/Documents/385/Lab4/ece385sp16_lab4_adders/ripple_adder.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550279664400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550279664400 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "lab4_adders_toplevel.sv(14) " "Verilog HDL syntax warning at lab4_adders_toplevel.sv(14): extra block comment delimiter characters /* within block comment" {  } { { "lab4_adders_toplevel.sv" "" { Text "C:/Users/rjaud/Documents/385/Lab4/ece385sp16_lab4_adders/lab4_adders_toplevel.sv" 14 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1550279664407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_adders_toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4_adders_toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_adders_toplevel " "Found entity 1: lab4_adders_toplevel" {  } { { "lab4_adders_toplevel.sv" "" { Text "C:/Users/rjaud/Documents/385/Lab4/ece385sp16_lab4_adders/lab4_adders_toplevel.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550279664410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550279664410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/rjaud/Documents/385/Lab4/ece385sp16_lab4_adders/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550279664419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550279664419 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX carry_select_adder.sv " "Entity \"MUX\" obtained from \"carry_select_adder.sv\" instead of from Quartus Prime megafunction library" {  } { { "carry_select_adder.sv" "" { Text "C:/Users/rjaud/Documents/385/Lab4/ece385sp16_lab4_adders/carry_select_adder.sv" 39 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1550279664430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_select_adder.sv 2 2 " "Found 2 design units, including 2 entities, in source file carry_select_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 carry_select_adder " "Found entity 1: carry_select_adder" {  } { { "carry_select_adder.sv" "" { Text "C:/Users/rjaud/Documents/385/Lab4/ece385sp16_lab4_adders/carry_select_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550279664431 ""} { "Info" "ISGN_ENTITY_NAME" "2 MUX " "Found entity 2: MUX" {  } { { "carry_select_adder.sv" "" { Text "C:/Users/rjaud/Documents/385/Lab4/ece385sp16_lab4_adders/carry_select_adder.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550279664431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550279664431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_lookahead_adder.sv 2 2 " "Found 2 design units, including 2 entities, in source file carry_lookahead_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 carry_lookahead_adder " "Found entity 1: carry_lookahead_adder" {  } { { "carry_lookahead_adder.sv" "" { Text "C:/Users/rjaud/Documents/385/Lab4/ece385sp16_lab4_adders/carry_lookahead_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550279664441 ""} { "Info" "ISGN_ENTITY_NAME" "2 fourbla " "Found entity 2: fourbla" {  } { { "carry_lookahead_adder.sv" "" { Text "C:/Users/rjaud/Documents/385/Lab4/ece385sp16_lab4_adders/carry_lookahead_adder.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550279664441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550279664441 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c12 carry_select_adder.sv(24) " "Verilog HDL Implicit Net warning at carry_select_adder.sv(24): created implicit net for \"c12\"" {  } { { "carry_select_adder.sv" "" { Text "C:/Users/rjaud/Documents/385/Lab4/ece385sp16_lab4_adders/carry_select_adder.sv" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550279664442 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c22 carry_select_adder.sv(26) " "Verilog HDL Implicit Net warning at carry_select_adder.sv(26): created implicit net for \"c22\"" {  } { { "carry_select_adder.sv" "" { Text "C:/Users/rjaud/Documents/385/Lab4/ece385sp16_lab4_adders/carry_select_adder.sv" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550279664442 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c1 carry_select_adder.sv(29) " "Verilog HDL Implicit Net warning at carry_select_adder.sv(29): created implicit net for \"c1\"" {  } { { "carry_select_adder.sv" "" { Text "C:/Users/rjaud/Documents/385/Lab4/ece385sp16_lab4_adders/carry_select_adder.sv" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550279664442 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c2 carry_select_adder.sv(30) " "Verilog HDL Implicit Net warning at carry_select_adder.sv(30): created implicit net for \"c2\"" {  } { { "carry_select_adder.sv" "" { Text "C:/Users/rjaud/Documents/385/Lab4/ece385sp16_lab4_adders/carry_select_adder.sv" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550279664442 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab4_adders_toplevel " "Elaborating entity \"lab4_adders_toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1550279664523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_lookahead_adder carry_lookahead_adder:carry_lookahead_adder_inst " "Elaborating entity \"carry_lookahead_adder\" for hierarchy \"carry_lookahead_adder:carry_lookahead_adder_inst\"" {  } { { "lab4_adders_toplevel.sv" "carry_lookahead_adder_inst" { Text "C:/Users/rjaud/Documents/385/Lab4/ece385sp16_lab4_adders/lab4_adders_toplevel.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550279664567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourbla carry_lookahead_adder:carry_lookahead_adder_inst\|fourbla:fla0 " "Elaborating entity \"fourbla\" for hierarchy \"carry_lookahead_adder:carry_lookahead_adder_inst\|fourbla:fla0\"" {  } { { "carry_lookahead_adder.sv" "fla0" { Text "C:/Users/rjaud/Documents/385/Lab4/ece385sp16_lab4_adders/carry_lookahead_adder.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550279664649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder carry_lookahead_adder:carry_lookahead_adder_inst\|fourbla:fla0\|fulladder:fa0 " "Elaborating entity \"fulladder\" for hierarchy \"carry_lookahead_adder:carry_lookahead_adder_inst\|fourbla:fla0\|fulladder:fa0\"" {  } { { "carry_lookahead_adder.sv" "fa0" { Text "C:/Users/rjaud/Documents/385/Lab4/ece385sp16_lab4_adders/carry_lookahead_adder.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550279664722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:Ahex0_inst " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:Ahex0_inst\"" {  } { { "lab4_adders_toplevel.sv" "Ahex0_inst" { Text "C:/Users/rjaud/Documents/385/Lab4/ece385sp16_lab4_adders/lab4_adders_toplevel.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550279664752 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1550279665864 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1550279666140 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1550279667757 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550279667757 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "262 " "Implemented 262 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1550279667918 ""} { "Info" "ICUT_CUT_TM_OPINS" "73 " "Implemented 73 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1550279667918 ""} { "Info" "ICUT_CUT_TM_LCELLS" "169 " "Implemented 169 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1550279667918 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1550279667918 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1550279668001 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 15 19:14:28 2019 " "Processing ended: Fri Feb 15 19:14:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1550279668001 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1550279668001 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1550279668001 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1550279668001 ""}
