m255
K3
13
cModel Technology
Z0 dC:\Users\alisy\Documents\GIT_HUB\Verilog\P03_full_adder
vFA
IC=gh;DnIbk8P@MdLF`bfW2
VME5?z2>fBC5oHIoA]=fH?3
w1684454040
8FA_G.v
FFA_G.v
L0 3
Z1 OV;L;6.3g_p1;37
r1
31
o-O0
n@f@a
!s85 0
vHA
IenkRRljWf7k^c<^E4>2b:3
V^O73V<^DGiS>=faO0JH@=3
w1684453179
8HA_G.v
FHA_G.v
L0 2
R1
r1
31
o-O0
n@h@a
!s85 0
vtb
I;F5Dzk[KO:WQj?Y:^[QmS0
VV@Xn<HnSRM[I5c1?BH]3a3
w1684456215
8FA_G_tb.v
FFA_G_tb.v
L0 2
R1
r1
!s85 0
31
o-O0
