
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 c98cde88, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Executing script file `../../../yscripts/sail.ys' --

1. Executing Verilog-2005 frontend: verilog/adder.v
Parsing Verilog input from `verilog/adder.v' to AST representation.
Generating RTLIL representation for module `\adder'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: verilog/cpu.v
Parsing Verilog input from `verilog/cpu.v' to AST representation.
Generating RTLIL representation for module `\cpu'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: verilog/mux2to1.v
Parsing Verilog input from `verilog/mux2to1.v' to AST representation.
Generating RTLIL representation for module `\mux2to1'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: verilog/alu_control.v
Parsing Verilog input from `verilog/alu_control.v' to AST representation.
Generating RTLIL representation for module `\ALUControl'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: verilog/pipeline_registers.v
Parsing Verilog input from `verilog/pipeline_registers.v' to AST representation.
Generating RTLIL representation for module `\if_id'.
Generating RTLIL representation for module `\id_ex'.
Generating RTLIL representation for module `\ex_mem'.
Generating RTLIL representation for module `\mem_wb'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: verilog/alu.v
Parsing Verilog input from `verilog/alu.v' to AST representation.
Generating RTLIL representation for module `\alu'.
Note: Assuming pure combinatorial block at verilog/alu.v:84.2-161.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at verilog/alu.v:163.2-174.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: verilog/program_counter.v
Parsing Verilog input from `verilog/program_counter.v' to AST representation.
Generating RTLIL representation for module `\program_counter'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: verilog/branch_decide.v
Parsing Verilog input from `verilog/branch_decide.v' to AST representation.
Generating RTLIL representation for module `\branch_decision'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: verilog/forwarding_unit.v
Parsing Verilog input from `verilog/forwarding_unit.v' to AST representation.
Generating RTLIL representation for module `\ForwardingUnit'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: verilog/branch_predictor.v
Parsing Verilog input from `verilog/branch_predictor.v' to AST representation.
Generating RTLIL representation for module `\branch_predictor'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: verilog/imm_gen.v
Parsing Verilog input from `verilog/imm_gen.v' to AST representation.
Generating RTLIL representation for module `\imm_gen'.
Note: Assuming pure combinatorial block at verilog/imm_gen.v:54.2-72.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: verilog/control_unit.v
Parsing Verilog input from `verilog/control_unit.v' to AST representation.
Generating RTLIL representation for module `\control'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: verilog/instruction_mem.v
Parsing Verilog input from `verilog/instruction_mem.v' to AST representation.
Generating RTLIL representation for module `\instruction_memory'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: verilog/data_mem.v
Parsing Verilog input from `verilog/data_mem.v' to AST representation.
Generating RTLIL representation for module `\data_mem'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: verilog/register_file.v
Parsing Verilog input from `verilog/register_file.v' to AST representation.
Generating RTLIL representation for module `\regfile'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: verilog/CSR.v
Parsing Verilog input from `verilog/CSR.v' to AST representation.
Generating RTLIL representation for module `\csr_file'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: verilog/dataMem_mask_gen.v
Parsing Verilog input from `verilog/dataMem_mask_gen.v' to AST representation.
Generating RTLIL representation for module `\sign_mask_gen'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: toplevel.v
Parsing Verilog input from `toplevel.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

19. Executing SYNTH_ICE40 pass.

19.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

19.2. Executing HIERARCHY pass (managing design hierarchy).

19.2.1. Finding top of design hierarchy..
root of   2 design levels: top                 
root of   0 design levels: sign_mask_gen       
root of   0 design levels: csr_file            
root of   0 design levels: regfile             
root of   0 design levels: data_mem            
root of   0 design levels: instruction_memory  
root of   0 design levels: control             
root of   0 design levels: imm_gen             
root of   0 design levels: branch_predictor    
root of   0 design levels: ForwardingUnit      
root of   0 design levels: branch_decision     
root of   0 design levels: program_counter     
root of   0 design levels: alu                 
root of   0 design levels: mem_wb              
root of   0 design levels: ex_mem              
root of   0 design levels: id_ex               
root of   0 design levels: if_id               
root of   0 design levels: ALUControl          
root of   0 design levels: mux2to1             
root of   1 design levels: cpu                 
root of   0 design levels: adder               
Automatically selected top as design top module.

19.2.2. Analyzing design hierarchy..
Top module:  \top
Used module:     \data_mem
Used module:     \instruction_memory
Used module:     \cpu
Used module:         \mux2to1
Used module:         \branch_predictor
Used module:         \ForwardingUnit
Used module:         \mem_wb
Used module:         \branch_decision
Used module:         \ex_mem
Used module:         \alu
Used module:         \adder
Used module:         \id_ex
Used module:         \csr_file
Used module:         \sign_mask_gen
Used module:         \ALUControl
Used module:         \imm_gen
Used module:         \regfile
Used module:         \control
Used module:         \if_id
Used module:         \program_counter

19.2.3. Analyzing design hierarchy..
Top module:  \top
Used module:     \data_mem
Used module:     \instruction_memory
Used module:     \cpu
Used module:         \mux2to1
Used module:         \branch_predictor
Used module:         \ForwardingUnit
Used module:         \mem_wb
Used module:         \branch_decision
Used module:         \ex_mem
Used module:         \alu
Used module:         \adder
Used module:         \id_ex
Used module:         \csr_file
Used module:         \sign_mask_gen
Used module:         \ALUControl
Used module:         \imm_gen
Used module:         \regfile
Used module:         \control
Used module:         \if_id
Used module:         \program_counter
Removed 0 unused modules.

19.3. Executing PROC pass (convert processes to netlists).

19.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `regfile.$proc$verilog/register_file.v:0$285'.
Removing empty process `instruction_memory.$proc$verilog/instruction_mem.v:0$176'.
Cleaned up 0 empty switches.

19.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$verilog/dataMem_mask_gen.v:58$293 in module sign_mask_gen.
Marked 1 switch rules as full_case in process $proc$verilog/data_mem.v:240$246 in module data_mem.
Marked 1 switch rules as full_case in process $proc$verilog/imm_gen.v:54$115 in module imm_gen.
Marked 1 switch rules as full_case in process $proc$verilog/alu.v:163$33 in module alu.
Marked 1 switch rules as full_case in process $proc$verilog/alu.v:84$20 in module alu.
Removed 5 dead cases from process $proc$verilog/alu_control.v:82$8 in module ALUControl.
Marked 10 switch rules as full_case in process $proc$verilog/alu_control.v:82$8 in module ALUControl.
Removed a total of 5 dead cases.

19.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 37 assignments to connections.

19.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\data_mem.$proc$verilog/data_mem.v:0$261'.
  Set init value: \clk_stall = 1'0
Found init rule in `\data_mem.$proc$verilog/data_mem.v:60$260'.
  Set init value: \state = 0
Found init rule in `\imm_gen.$proc$verilog/imm_gen.v:0$116'.
  Set init value: \imm = 0
Found init rule in `\branch_predictor.$proc$verilog/branch_predictor.v:0$114'.
  Set init value: \s = 2'00
  Set init value: \branch_mem_sig_reg = 1'0
Found init rule in `\program_counter.$proc$verilog/program_counter.v:0$55'.
  Set init value: \outAddr = 0
Found init rule in `\alu.$proc$verilog/alu.v:0$53'.
  Set init value: \ALUOut = 0
  Set init value: \Branch_Enable = 1'0
Found init rule in `\mem_wb.$proc$verilog/pipeline_registers.v:0$17'.
  Set init value: \data_out = 117'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\ex_mem.$proc$verilog/pipeline_registers.v:0$15'.
  Set init value: \data_out = 155'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\id_ex.$proc$verilog/pipeline_registers.v:0$13'.
  Set init value: \data_out = 178'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\if_id.$proc$verilog/pipeline_registers.v:0$11'.
  Set init value: \data_out = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\ALUControl.$proc$verilog/alu_control.v:0$9'.
  Set init value: \ALUCtl = 7'0000000

19.3.5. Executing PROC_ARST pass (detect async resets in processes).

19.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\top.$proc$toplevel.v:52$297'.
Creating decoders for process `\top.$proc$toplevel.v:51$296'.
Creating decoders for process `\sign_mask_gen.$proc$verilog/dataMem_mask_gen.v:58$293'.
     1/1: $1\mask[2:0]
Creating decoders for process `\csr_file.$proc$verilog/CSR.v:57$287'.
     1/3: $0$memwr$\csr_file$verilog/CSR.v:59$286_EN[31:0]$290
     2/3: $0$memwr$\csr_file$verilog/CSR.v:59$286_DATA[31:0]$289
     3/3: $0$memwr$\csr_file$verilog/CSR.v:59$286_ADDR[11:0]$288
Creating decoders for process `\regfile.$proc$verilog/register_file.v:95$264'.
     1/3: $0$memwr$\regfile$verilog/register_file.v:97$263_EN[31:0]$267
     2/3: $0$memwr$\regfile$verilog/register_file.v:97$263_DATA[31:0]$266
     3/3: $0$memwr$\regfile$verilog/register_file.v:97$263_ADDR[4:0]$265
Creating decoders for process `\data_mem.$proc$verilog/data_mem.v:0$261'.
Creating decoders for process `\data_mem.$proc$verilog/data_mem.v:60$260'.
Creating decoders for process `\data_mem.$proc$verilog/data_mem.v:240$246'.
     1/12: $0$memwr$\data_block$verilog/data_mem.v:283$177_EN[31:0]$249
     2/12: $0$memwr$\data_block$verilog/data_mem.v:283$177_DATA[31:0]$248
     3/12: $0$memwr$\data_block$verilog/data_mem.v:283$177_ADDR[31:0]$247
     4/12: $0\sign_mask_buf[3:0]
     5/12: $0\addr_buf[31:0]
     6/12: $0\write_data_buffer[31:0]
     7/12: $0\memwrite_buf[0:0]
     8/12: $0\memread_buf[0:0]
     9/12: $0\word_buf[31:0]
    10/12: $0\state[31:0]
    11/12: $0\clk_stall[0:0]
    12/12: $0\read_data[31:0]
Creating decoders for process `\data_mem.$proc$verilog/data_mem.v:231$242'.
     1/1: $0\led_reg[31:0]
Creating decoders for process `\imm_gen.$proc$verilog/imm_gen.v:0$116'.
Creating decoders for process `\imm_gen.$proc$verilog/imm_gen.v:54$115'.
     1/1: $1\imm[31:0]
Creating decoders for process `\branch_predictor.$proc$verilog/branch_predictor.v:0$114'.
Creating decoders for process `\branch_predictor.$proc$verilog/branch_predictor.v:101$99'.
     1/2: $0\s[1:0] [1]
     2/2: $0\s[1:0] [0]
Creating decoders for process `\branch_predictor.$proc$verilog/branch_predictor.v:92$98'.
Creating decoders for process `\program_counter.$proc$verilog/program_counter.v:0$55'.
Creating decoders for process `\program_counter.$proc$verilog/program_counter.v:65$54'.
Creating decoders for process `\alu.$proc$verilog/alu.v:0$53'.
Creating decoders for process `\alu.$proc$verilog/alu.v:163$33'.
     1/1: $1\Branch_Enable[0:0]
Creating decoders for process `\alu.$proc$verilog/alu.v:84$20'.
     1/4: $1\ALUOut[31:0]
     2/4: $1\adder_input_carry[0:0]
     3/4: $1\adder_input_b[31:0]
     4/4: $1\adder_input_a[31:0]
Creating decoders for process `\mem_wb.$proc$verilog/pipeline_registers.v:0$17'.
Creating decoders for process `\mem_wb.$proc$verilog/pipeline_registers.v:145$16'.
Creating decoders for process `\ex_mem.$proc$verilog/pipeline_registers.v:0$15'.
Creating decoders for process `\ex_mem.$proc$verilog/pipeline_registers.v:118$14'.
Creating decoders for process `\id_ex.$proc$verilog/pipeline_registers.v:0$13'.
Creating decoders for process `\id_ex.$proc$verilog/pipeline_registers.v:91$12'.
Creating decoders for process `\if_id.$proc$verilog/pipeline_registers.v:0$11'.
Creating decoders for process `\if_id.$proc$verilog/pipeline_registers.v:64$10'.
Creating decoders for process `\ALUControl.$proc$verilog/alu_control.v:0$9'.
Creating decoders for process `\ALUControl.$proc$verilog/alu_control.v:82$8'.
     1/10: $10\ALUCtl[6:0]
     2/10: $9\ALUCtl[6:0]
     3/10: $8\ALUCtl[6:0]
     4/10: $7\ALUCtl[6:0]
     5/10: $6\ALUCtl[6:0]
     6/10: $5\ALUCtl[6:0]
     7/10: $4\ALUCtl[6:0]
     8/10: $3\ALUCtl[6:0]
     9/10: $2\ALUCtl[6:0]
    10/10: $1\ALUCtl[6:0]

19.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\top.\CLKHF_POWERUP' from process `\top.$proc$toplevel.v:52$297'.
No latch inferred for signal `\top.\ENCLKHF' from process `\top.$proc$toplevel.v:51$296'.
No latch inferred for signal `\sign_mask_gen.\mask' from process `\sign_mask_gen.$proc$verilog/dataMem_mask_gen.v:58$293'.
No latch inferred for signal `\imm_gen.\imm' from process `\imm_gen.$proc$verilog/imm_gen.v:54$115'.
No latch inferred for signal `\alu.\Branch_Enable' from process `\alu.$proc$verilog/alu.v:163$33'.
No latch inferred for signal `\alu.\ALUOut' from process `\alu.$proc$verilog/alu.v:84$20'.
Latch inferred for signal `\alu.\adder_input_a' from process `\alu.$proc$verilog/alu.v:84$20': $auto$proc_dlatch.cc:417:proc_dlatch$906
Latch inferred for signal `\alu.\adder_input_b' from process `\alu.$proc$verilog/alu.v:84$20': $auto$proc_dlatch.cc:417:proc_dlatch$923
Latch inferred for signal `\alu.\adder_input_carry' from process `\alu.$proc$verilog/alu.v:84$20': $auto$proc_dlatch.cc:417:proc_dlatch$940
No latch inferred for signal `\ALUControl.\ALUCtl' from process `\ALUControl.$proc$verilog/alu_control.v:82$8'.

19.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\csr_file.\rdVal_CSR' using process `\csr_file.$proc$verilog/CSR.v:57$287'.
  created $dff cell `$procdff$957' with positive edge clock.
Creating register for signal `\csr_file.$memwr$\csr_file$verilog/CSR.v:59$286_ADDR' using process `\csr_file.$proc$verilog/CSR.v:57$287'.
  created $dff cell `$procdff$958' with positive edge clock.
Creating register for signal `\csr_file.$memwr$\csr_file$verilog/CSR.v:59$286_DATA' using process `\csr_file.$proc$verilog/CSR.v:57$287'.
  created $dff cell `$procdff$959' with positive edge clock.
Creating register for signal `\csr_file.$memwr$\csr_file$verilog/CSR.v:59$286_EN' using process `\csr_file.$proc$verilog/CSR.v:57$287'.
  created $dff cell `$procdff$960' with positive edge clock.
Creating register for signal `\regfile.\rdAddrA_buf' using process `\regfile.$proc$verilog/register_file.v:95$264'.
  created $dff cell `$procdff$961' with positive edge clock.
Creating register for signal `\regfile.\rdAddrB_buf' using process `\regfile.$proc$verilog/register_file.v:95$264'.
  created $dff cell `$procdff$962' with positive edge clock.
Creating register for signal `\regfile.\regDatA' using process `\regfile.$proc$verilog/register_file.v:95$264'.
  created $dff cell `$procdff$963' with positive edge clock.
Creating register for signal `\regfile.\regDatB' using process `\regfile.$proc$verilog/register_file.v:95$264'.
  created $dff cell `$procdff$964' with positive edge clock.
Creating register for signal `\regfile.\wrAddr_buf' using process `\regfile.$proc$verilog/register_file.v:95$264'.
  created $dff cell `$procdff$965' with positive edge clock.
Creating register for signal `\regfile.\wrData_buf' using process `\regfile.$proc$verilog/register_file.v:95$264'.
  created $dff cell `$procdff$966' with positive edge clock.
Creating register for signal `\regfile.\write_buf' using process `\regfile.$proc$verilog/register_file.v:95$264'.
  created $dff cell `$procdff$967' with positive edge clock.
Creating register for signal `\regfile.$memwr$\regfile$verilog/register_file.v:97$263_ADDR' using process `\regfile.$proc$verilog/register_file.v:95$264'.
  created $dff cell `$procdff$968' with positive edge clock.
Creating register for signal `\regfile.$memwr$\regfile$verilog/register_file.v:97$263_DATA' using process `\regfile.$proc$verilog/register_file.v:95$264'.
  created $dff cell `$procdff$969' with positive edge clock.
Creating register for signal `\regfile.$memwr$\regfile$verilog/register_file.v:97$263_EN' using process `\regfile.$proc$verilog/register_file.v:95$264'.
  created $dff cell `$procdff$970' with positive edge clock.
Creating register for signal `\data_mem.\read_data' using process `\data_mem.$proc$verilog/data_mem.v:240$246'.
  created $dff cell `$procdff$971' with positive edge clock.
Creating register for signal `\data_mem.\clk_stall' using process `\data_mem.$proc$verilog/data_mem.v:240$246'.
  created $dff cell `$procdff$972' with positive edge clock.
Creating register for signal `\data_mem.\state' using process `\data_mem.$proc$verilog/data_mem.v:240$246'.
  created $dff cell `$procdff$973' with positive edge clock.
Creating register for signal `\data_mem.\word_buf' using process `\data_mem.$proc$verilog/data_mem.v:240$246'.
  created $dff cell `$procdff$974' with positive edge clock.
Creating register for signal `\data_mem.\memread_buf' using process `\data_mem.$proc$verilog/data_mem.v:240$246'.
  created $dff cell `$procdff$975' with positive edge clock.
Creating register for signal `\data_mem.\memwrite_buf' using process `\data_mem.$proc$verilog/data_mem.v:240$246'.
  created $dff cell `$procdff$976' with positive edge clock.
Creating register for signal `\data_mem.\write_data_buffer' using process `\data_mem.$proc$verilog/data_mem.v:240$246'.
  created $dff cell `$procdff$977' with positive edge clock.
Creating register for signal `\data_mem.\addr_buf' using process `\data_mem.$proc$verilog/data_mem.v:240$246'.
  created $dff cell `$procdff$978' with positive edge clock.
Creating register for signal `\data_mem.\sign_mask_buf' using process `\data_mem.$proc$verilog/data_mem.v:240$246'.
  created $dff cell `$procdff$979' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_block$verilog/data_mem.v:283$177_ADDR' using process `\data_mem.$proc$verilog/data_mem.v:240$246'.
  created $dff cell `$procdff$980' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_block$verilog/data_mem.v:283$177_DATA' using process `\data_mem.$proc$verilog/data_mem.v:240$246'.
  created $dff cell `$procdff$981' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_block$verilog/data_mem.v:283$177_EN' using process `\data_mem.$proc$verilog/data_mem.v:240$246'.
  created $dff cell `$procdff$982' with positive edge clock.
Creating register for signal `\data_mem.\led_reg' using process `\data_mem.$proc$verilog/data_mem.v:231$242'.
  created $dff cell `$procdff$983' with positive edge clock.
Creating register for signal `\branch_predictor.\s' using process `\branch_predictor.$proc$verilog/branch_predictor.v:101$99'.
  created $dff cell `$procdff$984' with positive edge clock.
Creating register for signal `\branch_predictor.\branch_mem_sig_reg' using process `\branch_predictor.$proc$verilog/branch_predictor.v:92$98'.
  created $dff cell `$procdff$985' with negative edge clock.
Creating register for signal `\program_counter.\outAddr' using process `\program_counter.$proc$verilog/program_counter.v:65$54'.
  created $dff cell `$procdff$986' with positive edge clock.
Creating register for signal `\mem_wb.\data_out' using process `\mem_wb.$proc$verilog/pipeline_registers.v:145$16'.
  created $dff cell `$procdff$987' with positive edge clock.
Creating register for signal `\ex_mem.\data_out' using process `\ex_mem.$proc$verilog/pipeline_registers.v:118$14'.
  created $dff cell `$procdff$988' with positive edge clock.
Creating register for signal `\id_ex.\data_out' using process `\id_ex.$proc$verilog/pipeline_registers.v:91$12'.
  created $dff cell `$procdff$989' with positive edge clock.
Creating register for signal `\if_id.\data_out' using process `\if_id.$proc$verilog/pipeline_registers.v:64$10'.
  created $dff cell `$procdff$990' with positive edge clock.

19.3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `top.$proc$toplevel.v:52$297'.
Removing empty process `top.$proc$toplevel.v:51$296'.
Found and cleaned up 1 empty switch in `\sign_mask_gen.$proc$verilog/dataMem_mask_gen.v:58$293'.
Removing empty process `sign_mask_gen.$proc$verilog/dataMem_mask_gen.v:58$293'.
Found and cleaned up 1 empty switch in `\csr_file.$proc$verilog/CSR.v:57$287'.
Removing empty process `csr_file.$proc$verilog/CSR.v:57$287'.
Found and cleaned up 1 empty switch in `\regfile.$proc$verilog/register_file.v:95$264'.
Removing empty process `regfile.$proc$verilog/register_file.v:95$264'.
Removing empty process `data_mem.$proc$verilog/data_mem.v:0$261'.
Removing empty process `data_mem.$proc$verilog/data_mem.v:60$260'.
Found and cleaned up 4 empty switches in `\data_mem.$proc$verilog/data_mem.v:240$246'.
Removing empty process `data_mem.$proc$verilog/data_mem.v:240$246'.
Found and cleaned up 1 empty switch in `\data_mem.$proc$verilog/data_mem.v:231$242'.
Removing empty process `data_mem.$proc$verilog/data_mem.v:231$242'.
Removing empty process `imm_gen.$proc$verilog/imm_gen.v:0$116'.
Found and cleaned up 1 empty switch in `\imm_gen.$proc$verilog/imm_gen.v:54$115'.
Removing empty process `imm_gen.$proc$verilog/imm_gen.v:54$115'.
Removing empty process `branch_predictor.$proc$verilog/branch_predictor.v:0$114'.
Found and cleaned up 1 empty switch in `\branch_predictor.$proc$verilog/branch_predictor.v:101$99'.
Removing empty process `branch_predictor.$proc$verilog/branch_predictor.v:101$99'.
Removing empty process `branch_predictor.$proc$verilog/branch_predictor.v:92$98'.
Removing empty process `program_counter.$proc$verilog/program_counter.v:0$55'.
Removing empty process `program_counter.$proc$verilog/program_counter.v:65$54'.
Removing empty process `alu.$proc$verilog/alu.v:0$53'.
Found and cleaned up 1 empty switch in `\alu.$proc$verilog/alu.v:163$33'.
Removing empty process `alu.$proc$verilog/alu.v:163$33'.
Found and cleaned up 1 empty switch in `\alu.$proc$verilog/alu.v:84$20'.
Removing empty process `alu.$proc$verilog/alu.v:84$20'.
Removing empty process `mem_wb.$proc$verilog/pipeline_registers.v:0$17'.
Removing empty process `mem_wb.$proc$verilog/pipeline_registers.v:145$16'.
Removing empty process `ex_mem.$proc$verilog/pipeline_registers.v:0$15'.
Removing empty process `ex_mem.$proc$verilog/pipeline_registers.v:118$14'.
Removing empty process `id_ex.$proc$verilog/pipeline_registers.v:0$13'.
Removing empty process `id_ex.$proc$verilog/pipeline_registers.v:91$12'.
Removing empty process `if_id.$proc$verilog/pipeline_registers.v:0$11'.
Removing empty process `if_id.$proc$verilog/pipeline_registers.v:64$10'.
Removing empty process `ALUControl.$proc$verilog/alu_control.v:0$9'.
Found and cleaned up 10 empty switches in `\ALUControl.$proc$verilog/alu_control.v:82$8'.
Removing empty process `ALUControl.$proc$verilog/alu_control.v:82$8'.
Cleaned up 22 empty switches.

19.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
Optimizing module sign_mask_gen.
<suppressed ~1 debug messages>
Optimizing module csr_file.
Optimizing module regfile.
<suppressed ~4 debug messages>
Optimizing module data_mem.
<suppressed ~24 debug messages>
Optimizing module instruction_memory.
<suppressed ~1 debug messages>
Optimizing module control.
Optimizing module imm_gen.
Optimizing module branch_predictor.
Optimizing module ForwardingUnit.
<suppressed ~8 debug messages>
Optimizing module branch_decision.
Optimizing module program_counter.
Optimizing module alu.
<suppressed ~19 debug messages>
Optimizing module mem_wb.
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module ALUControl.
<suppressed ~9 debug messages>
Optimizing module mux2to1.
Optimizing module cpu.
Optimizing module adder.

19.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \adder..
Removed 0 unused cells and 189 unused wires.
<suppressed ~23 debug messages>

19.6. Executing CHECK pass (checking for obvious problems).
checking module ALUControl..
checking module ForwardingUnit..
checking module adder..
checking module alu..
checking module branch_decision..
checking module branch_predictor..
checking module control..
checking module cpu..
checking module csr_file..
checking module data_mem..
checking module ex_mem..
checking module id_ex..
checking module if_id..
checking module imm_gen..
checking module instruction_memory..
checking module mem_wb..
checking module mux2to1..
checking module program_counter..
checking module regfile..
checking module sign_mask_gen..
checking module top..
found and reported 0 problems.

19.7. Executing OPT pass (performing simple optimizations).

19.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

19.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
<suppressed ~108 debug messages>
Finding identical cells in module `\ForwardingUnit'.
<suppressed ~9 debug messages>
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
<suppressed ~63 debug messages>
Finding identical cells in module `\branch_decision'.
<suppressed ~6 debug messages>
Finding identical cells in module `\branch_predictor'.
<suppressed ~6 debug messages>
Finding identical cells in module `\control'.
<suppressed ~60 debug messages>
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
<suppressed ~72 debug messages>
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
<suppressed ~3 debug messages>
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 109 cells.

19.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALUControl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$798.
    dead port 2/2 on $mux $procmux$800.
    dead port 2/2 on $mux $procmux$814.
    dead port 2/2 on $mux $procmux$853.
    dead port 2/2 on $mux $procmux$816.
    dead port 2/2 on $mux $procmux$864.
    dead port 2/2 on $mux $procmux$878.
    dead port 2/2 on $mux $procmux$829.
    dead port 2/2 on $mux $procmux$789.
    dead port 2/2 on $mux $procmux$894.
    dead port 2/2 on $mux $procmux$837.
    dead port 2/2 on $mux $procmux$839.
Running muxtree optimizer on module \ForwardingUnit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \branch_decision..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \branch_predictor..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \csr_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \data_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ex_mem..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \id_ex..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \if_id..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \imm_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instruction_memory..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mem_wb..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mux2to1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \program_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sign_mask_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 12 multiplexer ports.
<suppressed ~37 debug messages>

19.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALUControl.
    New ctrl vector for $pmux cell $procmux$820: { $procmux$815_CMP $procmux$827_CMP $auto$opt_reduce.cc:134:opt_mux$992 $procmux$824_CMP $procmux$799_CMP $procmux$822_CMP $procmux$821_CMP }
    New ctrl vector for $pmux cell $procmux$872: $auto$opt_reduce.cc:134:opt_mux$994
    New ctrl vector for $pmux cell $procmux$897: { $auto$opt_reduce.cc:134:opt_mux$996 $procmux$895_CMP $procmux$879_CMP $procmux$865_CMP $procmux$840_CMP $procmux$801_CMP $procmux$790_CMP }
    New ctrl vector for $pmux cell $procmux$860: $auto$opt_reduce.cc:134:opt_mux$998
    New ctrl vector for $pmux cell $procmux$844: { $procmux$815_CMP $auto$opt_reduce.cc:134:opt_mux$1000 $procmux$824_CMP $procmux$822_CMP $procmux$821_CMP $procmux$827_CMP $procmux$799_CMP }
  Optimizing cells in module \ALUControl.
  Optimizing cells in module \ForwardingUnit.
  Optimizing cells in module \adder.
  Optimizing cells in module \alu.
    New ctrl vector for $pmux cell $procmux$734: { $procmux$746_CMP $auto$opt_reduce.cc:134:opt_mux$1004 $procmux$742_CMP $procmux$741_CMP $procmux$740_CMP $procmux$739_CMP $procmux$738_CMP $procmux$737_CMP $auto$opt_reduce.cc:134:opt_mux$1002 $procmux$735_CMP }
    New ctrl vector for $pmux cell $procmux$756: $procmux$743_CMP
    New ctrl vector for $pmux cell $procmux$768: $procmux$743_CMP
    New ctrl vector for $pmux cell $procmux$780: { }
  Optimizing cells in module \alu.
  Optimizing cells in module \branch_decision.
  Optimizing cells in module \branch_predictor.
  Optimizing cells in module \control.
  Optimizing cells in module \cpu.
  Optimizing cells in module \csr_file.
    Consolidated identical input bits for $mux cell $procmux$643:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\csr_file$verilog/CSR.v:59$286_EN[31:0]$290
      New ports: A=1'0, B=1'1, Y=$0$memwr$\csr_file$verilog/CSR.v:59$286_EN[31:0]$290 [0]
      New connections: $0$memwr$\csr_file$verilog/CSR.v:59$286_EN[31:0]$290 [31:1] = { $0$memwr$\csr_file$verilog/CSR.v:59$286_EN[31:0]$290 [0] $0$memwr$\csr_file$verilog/CSR.v:59$286_EN[31:0]$290 [0] $0$memwr$\csr_file$verilog/CSR.v:59$286_EN[31:0]$290 [0] $0$memwr$\csr_file$verilog/CSR.v:59$286_EN[31:0]$290 [0] $0$memwr$\csr_file$verilog/CSR.v:59$286_EN[31:0]$290 [0] $0$memwr$\csr_file$verilog/CSR.v:59$286_EN[31:0]$290 [0] $0$memwr$\csr_file$verilog/CSR.v:59$286_EN[31:0]$290 [0] $0$memwr$\csr_file$verilog/CSR.v:59$286_EN[31:0]$290 [0] $0$memwr$\csr_file$verilog/CSR.v:59$286_EN[31:0]$290 [0] $0$memwr$\csr_file$verilog/CSR.v:59$286_EN[31:0]$290 [0] $0$memwr$\csr_file$verilog/CSR.v:59$286_EN[31:0]$290 [0] $0$memwr$\csr_file$verilog/CSR.v:59$286_EN[31:0]$290 [0] $0$memwr$\csr_file$verilog/CSR.v:59$286_EN[31:0]$290 [0] $0$memwr$\csr_file$verilog/CSR.v:59$286_EN[31:0]$290 [0] $0$memwr$\csr_file$verilog/CSR.v:59$286_EN[31:0]$290 [0] $0$memwr$\csr_file$verilog/CSR.v:59$286_EN[31:0]$290 [0] $0$memwr$\csr_file$verilog/CSR.v:59$286_EN[31:0]$290 [0] $0$memwr$\csr_file$verilog/CSR.v:59$286_EN[31:0]$290 [0] $0$memwr$\csr_file$verilog/CSR.v:59$286_EN[31:0]$290 [0] $0$memwr$\csr_file$verilog/CSR.v:59$286_EN[31:0]$290 [0] $0$memwr$\csr_file$verilog/CSR.v:59$286_EN[31:0]$290 [0] $0$memwr$\csr_file$verilog/CSR.v:59$286_EN[31:0]$290 [0] $0$memwr$\csr_file$verilog/CSR.v:59$286_EN[31:0]$290 [0] $0$memwr$\csr_file$verilog/CSR.v:59$286_EN[31:0]$290 [0] $0$memwr$\csr_file$verilog/CSR.v:59$286_EN[31:0]$290 [0] $0$memwr$\csr_file$verilog/CSR.v:59$286_EN[31:0]$290 [0] $0$memwr$\csr_file$verilog/CSR.v:59$286_EN[31:0]$290 [0] $0$memwr$\csr_file$verilog/CSR.v:59$286_EN[31:0]$290 [0] $0$memwr$\csr_file$verilog/CSR.v:59$286_EN[31:0]$290 [0] $0$memwr$\csr_file$verilog/CSR.v:59$286_EN[31:0]$290 [0] $0$memwr$\csr_file$verilog/CSR.v:59$286_EN[31:0]$290 [0] }
  Optimizing cells in module \csr_file.
  Optimizing cells in module \data_mem.
    Consolidated identical input bits for $mux cell $procmux$655:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\data_block$verilog/data_mem.v:283$177_EN[31:0]$249
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_block$verilog/data_mem.v:283$177_EN[31:0]$249 [0]
      New connections: $0$memwr$\data_block$verilog/data_mem.v:283$177_EN[31:0]$249 [31:1] = { $0$memwr$\data_block$verilog/data_mem.v:283$177_EN[31:0]$249 [0] $0$memwr$\data_block$verilog/data_mem.v:283$177_EN[31:0]$249 [0] $0$memwr$\data_block$verilog/data_mem.v:283$177_EN[31:0]$249 [0] $0$memwr$\data_block$verilog/data_mem.v:283$177_EN[31:0]$249 [0] $0$memwr$\data_block$verilog/data_mem.v:283$177_EN[31:0]$249 [0] $0$memwr$\data_block$verilog/data_mem.v:283$177_EN[31:0]$249 [0] $0$memwr$\data_block$verilog/data_mem.v:283$177_EN[31:0]$249 [0] $0$memwr$\data_block$verilog/data_mem.v:283$177_EN[31:0]$249 [0] $0$memwr$\data_block$verilog/data_mem.v:283$177_EN[31:0]$249 [0] $0$memwr$\data_block$verilog/data_mem.v:283$177_EN[31:0]$249 [0] $0$memwr$\data_block$verilog/data_mem.v:283$177_EN[31:0]$249 [0] $0$memwr$\data_block$verilog/data_mem.v:283$177_EN[31:0]$249 [0] $0$memwr$\data_block$verilog/data_mem.v:283$177_EN[31:0]$249 [0] $0$memwr$\data_block$verilog/data_mem.v:283$177_EN[31:0]$249 [0] $0$memwr$\data_block$verilog/data_mem.v:283$177_EN[31:0]$249 [0] $0$memwr$\data_block$verilog/data_mem.v:283$177_EN[31:0]$249 [0] $0$memwr$\data_block$verilog/data_mem.v:283$177_EN[31:0]$249 [0] $0$memwr$\data_block$verilog/data_mem.v:283$177_EN[31:0]$249 [0] $0$memwr$\data_block$verilog/data_mem.v:283$177_EN[31:0]$249 [0] $0$memwr$\data_block$verilog/data_mem.v:283$177_EN[31:0]$249 [0] $0$memwr$\data_block$verilog/data_mem.v:283$177_EN[31:0]$249 [0] $0$memwr$\data_block$verilog/data_mem.v:283$177_EN[31:0]$249 [0] $0$memwr$\data_block$verilog/data_mem.v:283$177_EN[31:0]$249 [0] $0$memwr$\data_block$verilog/data_mem.v:283$177_EN[31:0]$249 [0] $0$memwr$\data_block$verilog/data_mem.v:283$177_EN[31:0]$249 [0] $0$memwr$\data_block$verilog/data_mem.v:283$177_EN[31:0]$249 [0] $0$memwr$\data_block$verilog/data_mem.v:283$177_EN[31:0]$249 [0] $0$memwr$\data_block$verilog/data_mem.v:283$177_EN[31:0]$249 [0] $0$memwr$\data_block$verilog/data_mem.v:283$177_EN[31:0]$249 [0] $0$memwr$\data_block$verilog/data_mem.v:283$177_EN[31:0]$249 [0] $0$memwr$\data_block$verilog/data_mem.v:283$177_EN[31:0]$249 [0] }
    New ctrl vector for $pmux cell $procmux$690: { $procmux$665_CMP $procmux$689_CMP $auto$opt_reduce.cc:134:opt_mux$1006 }
    New ctrl vector for $pmux cell $procmux$702: { $procmux$665_CMP $auto$opt_reduce.cc:134:opt_mux$1008 }
  Optimizing cells in module \data_mem.
  Optimizing cells in module \ex_mem.
  Optimizing cells in module \id_ex.
  Optimizing cells in module \if_id.
  Optimizing cells in module \imm_gen.
    New ctrl vector for $pmux cell $procmux$714: { $procmux$720_CMP $procmux$719_CMP $auto$opt_reduce.cc:134:opt_mux$1010 $procmux$716_CMP $procmux$715_CMP }
  Optimizing cells in module \imm_gen.
  Optimizing cells in module \instruction_memory.
  Optimizing cells in module \mem_wb.
  Optimizing cells in module \mux2to1.
  Optimizing cells in module \program_counter.
  Optimizing cells in module \regfile.
    Consolidated identical input bits for $mux cell $procmux$649:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$verilog/register_file.v:97$263_EN[31:0]$267
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$verilog/register_file.v:97$263_EN[31:0]$267 [0]
      New connections: $0$memwr$\regfile$verilog/register_file.v:97$263_EN[31:0]$267 [31:1] = { $0$memwr$\regfile$verilog/register_file.v:97$263_EN[31:0]$267 [0] $0$memwr$\regfile$verilog/register_file.v:97$263_EN[31:0]$267 [0] $0$memwr$\regfile$verilog/register_file.v:97$263_EN[31:0]$267 [0] $0$memwr$\regfile$verilog/register_file.v:97$263_EN[31:0]$267 [0] $0$memwr$\regfile$verilog/register_file.v:97$263_EN[31:0]$267 [0] $0$memwr$\regfile$verilog/register_file.v:97$263_EN[31:0]$267 [0] $0$memwr$\regfile$verilog/register_file.v:97$263_EN[31:0]$267 [0] $0$memwr$\regfile$verilog/register_file.v:97$263_EN[31:0]$267 [0] $0$memwr$\regfile$verilog/register_file.v:97$263_EN[31:0]$267 [0] $0$memwr$\regfile$verilog/register_file.v:97$263_EN[31:0]$267 [0] $0$memwr$\regfile$verilog/register_file.v:97$263_EN[31:0]$267 [0] $0$memwr$\regfile$verilog/register_file.v:97$263_EN[31:0]$267 [0] $0$memwr$\regfile$verilog/register_file.v:97$263_EN[31:0]$267 [0] $0$memwr$\regfile$verilog/register_file.v:97$263_EN[31:0]$267 [0] $0$memwr$\regfile$verilog/register_file.v:97$263_EN[31:0]$267 [0] $0$memwr$\regfile$verilog/register_file.v:97$263_EN[31:0]$267 [0] $0$memwr$\regfile$verilog/register_file.v:97$263_EN[31:0]$267 [0] $0$memwr$\regfile$verilog/register_file.v:97$263_EN[31:0]$267 [0] $0$memwr$\regfile$verilog/register_file.v:97$263_EN[31:0]$267 [0] $0$memwr$\regfile$verilog/register_file.v:97$263_EN[31:0]$267 [0] $0$memwr$\regfile$verilog/register_file.v:97$263_EN[31:0]$267 [0] $0$memwr$\regfile$verilog/register_file.v:97$263_EN[31:0]$267 [0] $0$memwr$\regfile$verilog/register_file.v:97$263_EN[31:0]$267 [0] $0$memwr$\regfile$verilog/register_file.v:97$263_EN[31:0]$267 [0] $0$memwr$\regfile$verilog/register_file.v:97$263_EN[31:0]$267 [0] $0$memwr$\regfile$verilog/register_file.v:97$263_EN[31:0]$267 [0] $0$memwr$\regfile$verilog/register_file.v:97$263_EN[31:0]$267 [0] $0$memwr$\regfile$verilog/register_file.v:97$263_EN[31:0]$267 [0] $0$memwr$\regfile$verilog/register_file.v:97$263_EN[31:0]$267 [0] $0$memwr$\regfile$verilog/register_file.v:97$263_EN[31:0]$267 [0] $0$memwr$\regfile$verilog/register_file.v:97$263_EN[31:0]$267 [0] }
  Optimizing cells in module \regfile.
  Optimizing cells in module \sign_mask_gen.
  Optimizing cells in module \top.
Performed a total of 15 changes.

19.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
<suppressed ~6 debug messages>
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
<suppressed ~3 debug messages>
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 3 cells.

19.7.6. Executing OPT_RMDFF pass (remove dff with constant values).

19.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 125 unused wires.
<suppressed ~8 debug messages>

19.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

19.7.9. Rerunning OPT passes. (Maybe there is more to do..)

19.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALUControl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ForwardingUnit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \branch_decision..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \branch_predictor..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \csr_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \data_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ex_mem..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \id_ex..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \if_id..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \imm_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instruction_memory..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mem_wb..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mux2to1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \program_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sign_mask_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~37 debug messages>

19.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALUControl.
  Optimizing cells in module \ForwardingUnit.
  Optimizing cells in module \adder.
  Optimizing cells in module \alu.
  Optimizing cells in module \branch_decision.
  Optimizing cells in module \branch_predictor.
  Optimizing cells in module \control.
  Optimizing cells in module \cpu.
  Optimizing cells in module \csr_file.
  Optimizing cells in module \data_mem.
  Optimizing cells in module \ex_mem.
  Optimizing cells in module \id_ex.
  Optimizing cells in module \if_id.
  Optimizing cells in module \imm_gen.
  Optimizing cells in module \instruction_memory.
  Optimizing cells in module \mem_wb.
  Optimizing cells in module \mux2to1.
  Optimizing cells in module \program_counter.
  Optimizing cells in module \regfile.
  Optimizing cells in module \sign_mask_gen.
  Optimizing cells in module \top.
Performed a total of 0 changes.

19.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

19.7.13. Executing OPT_RMDFF pass (remove dff with constant values).

19.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..

19.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

19.7.16. Finished OPT passes. (There is nothing left to do.)

19.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 4 bits (of 7) from mux cell ALUControl.$procmux$785 ($pmux).
Removed top 1 bits (of 2) from port B of cell ALUControl.$procmux$788_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell ALUControl.$procmux$801_CMP0 ($eq).
Removed top 4 bits (of 7) from mux cell ALUControl.$procmux$811 ($pmux).
Removed top 1 bits (of 3) from port B of cell ALUControl.$procmux$825_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell ALUControl.$procmux$826_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell ALUControl.$procmux$827_CMP0 ($eq).
Removed top 4 bits (of 7) from mux cell ALUControl.$procmux$834 ($pmux).
Removed top 2 bits (of 7) from port B of cell ALUControl.$procmux$840_CMP0 ($eq).
Removed top 3 bits (of 7) from mux cell ALUControl.$procmux$844 ($pmux).
Removed top 3 bits (of 7) from mux cell ALUControl.$procmux$860 ($mux).
Removed top 1 bits (of 7) from port B of cell ALUControl.$procmux$865_CMP0 ($eq).
Removed top 3 bits (of 7) from mux cell ALUControl.$procmux$872 ($mux).
Removed top 5 bits (of 7) from port B of cell ALUControl.$procmux$879_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell ALUControl.$procmux$904_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell ALUControl.$procmux$905_CMP0 ($eq).
Removed top 4 bits (of 7) from wire ALUControl.$10\ALUCtl[6:0].
Removed top 3 bits (of 7) from wire ALUControl.$3\ALUCtl[6:0].
Removed top 3 bits (of 7) from wire ALUControl.$4\ALUCtl[6:0].
Removed top 31 bits (of 32) from mux cell alu.$ternary$verilog/alu.v:119$25 ($mux).
Removed top 31 bits (of 32) from port Y of cell alu.$and$verilog/alu.v:169$39 ($and).
Removed top 31 bits (of 32) from port A of cell alu.$not$verilog/alu.v:169$41 ($not).
Removed top 31 bits (of 32) from port Y of cell alu.$or$verilog/alu.v:169$42 ($or).
Removed top 31 bits (of 32) from port B of cell alu.$and$verilog/alu.v:169$43 ($and).
Removed top 31 bits (of 32) from port A of cell alu.$or$verilog/alu.v:169$44 ($or).
Removed top 31 bits (of 32) from port B of cell alu.$eq$verilog/alu.v:169$45 ($eq).
Removed top 1 bits (of 3) from port B of cell alu.$procmux$730_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell alu.$procmux$731_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell alu.$procmux$732_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell alu.$procmux$739_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell alu.$procmux$740_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell alu.$procmux$741_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell alu.$procmux$742_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell alu.$procmux$743_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell alu.$procmux$744_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell alu.$procmux$745_CMP0 ($eq).
Removed top 31 bits (of 32) from wire alu.$and$verilog/alu.v:169$39_Y.
Removed top 31 bits (of 32) from wire alu.$or$verilog/alu.v:169$42_Y.
Removed top 31 bits (of 32) from wire alu.$ternary$verilog/alu.v:119$25_Y.
Removed top 2 address bits (of 12) from memory read port csr_file.$memrd$\csr_file$verilog/CSR.v:61$291 (csr_file).
Removed top 2 address bits (of 12) from memory write port csr_file.$memwr$\csr_file$verilog/CSR.v:0$292 (csr_file).
Removed cell csr_file.$procmux$645 ($mux).
Removed cell csr_file.$procmux$647 ($mux).
Removed top 2 bits (of 12) from FF cell csr_file.$procdff$958 ($dff).
Removed top 31 bits (of 32) from FF cell csr_file.$procdff$960 ($dff).
Removed top 2 bits (of 12) from wire csr_file.$memwr$\csr_file$verilog/CSR.v:59$286_ADDR.
Removed top 22 address bits (of 32) from memory init port data_mem.$meminit$\data_block$verilog/data_mem.v:0$258 (data_block).
Removed top 22 address bits (of 32) from memory read port data_mem.$memrd$\data_block$verilog/data_mem.v:261$253 (data_block).
Removed top 22 address bits (of 32) from memory write port data_mem.$memwr$\data_block$verilog/data_mem.v:0$259 (data_block).
Removed top 18 bits (of 32) from port B of cell data_mem.$eq$verilog/data_mem.v:232$244 ($eq).
Removed top 19 bits (of 32) from port B of cell data_mem.$sub$verilog/data_mem.v:261$254 ($sub).
Removed top 18 bits (of 32) from port Y of cell data_mem.$sub$verilog/data_mem.v:261$254 ($sub).
Removed top 30 bits (of 32) from port B of cell data_mem.$procmux$656_CMP0 ($eq).
Removed cell data_mem.$procmux$657 ($mux).
Removed cell data_mem.$procmux$659 ($mux).
Removed top 31 bits (of 32) from port B of cell data_mem.$procmux$689_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell data_mem.$procmux$692_CMP0 ($eq).
Removed top 18 bits (of 32) from FF cell data_mem.$procdff$980 ($dff).
Removed top 31 bits (of 32) from FF cell data_mem.$procdff$982 ($dff).
Removed top 4 bits (of 14) from FF cell data_mem.$procdff$980 ($dff).
Removed top 4 bits (of 14) from port Y of cell data_mem.$sub$verilog/data_mem.v:261$254 ($sub).
Removed top 12 bits (of 13) from port B of cell data_mem.$sub$verilog/data_mem.v:261$254 ($sub).
Removed top 22 bits (of 32) from wire data_mem.$0$memwr$\data_block$verilog/data_mem.v:283$177_ADDR[31:0]$247.
Removed top 22 bits (of 32) from wire data_mem.$memwr$\data_block$verilog/data_mem.v:283$177_ADDR.
Removed top 22 bits (of 32) from wire data_mem.$sub$verilog/data_mem.v:261$254_Y.
Removed top 1 bits (of 32) from mux cell imm_gen.$procmux$714 ($pmux).
Removed top 3 bits (of 4) from port B of cell imm_gen.$procmux$717_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell imm_gen.$procmux$718_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell imm_gen.$procmux$719_CMP0 ($eq).
Removed top 20 address bits (of 32) from memory init port instruction_memory.$meminit$\instruction_memory$verilog/instruction_mem.v:0$175 (instruction_memory).
Removed top 20 address bits (of 32) from memory read port instruction_memory.$memrd$\instruction_memory$verilog/instruction_mem.v:77$173 (instruction_memory).
Removed top 27 address bits (of 32) from memory init port regfile.$meminit$\regfile$verilog/register_file.v:0$283 (regfile).
Removed cell regfile.$procmux$651 ($mux).
Removed cell regfile.$procmux$653 ($mux).
Removed top 27 bits (of 32) from FF cell regfile.$procdff$965 ($dff).
Removed top 31 bits (of 32) from FF cell regfile.$procdff$970 ($dff).
Removed top 27 bits (of 32) from port A of cell regfile.$eq$verilog/register_file.v:108$273 ($eq).
Removed top 27 bits (of 32) from port A of cell regfile.$eq$verilog/register_file.v:109$278 ($eq).
Removed top 27 bits (of 32) from wire regfile.wrAddr_buf.
Removed top 1 bits (of 2) from port B of cell sign_mask_gen.$procmux$641_CMP0 ($eq).

19.9. Executing PEEPOPT pass (run peephole optimizers).

19.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 17 unused wires.
<suppressed ~5 debug messages>

19.11. Executing SHARE pass (SAT-based resource sharing).
Found 3 cells in module alu that may be considered for resource sharing.
  Analyzing resource sharing options for $sshr$verilog/alu.v:129$27 ($sshr):
    Found 1 activation_patterns using ctrl signal $procmux$740_CMP.
    No candidates found.
  Analyzing resource sharing options for $shr$verilog/alu.v:124$26 ($shr):
    Found 1 activation_patterns using ctrl signal $procmux$741_CMP.
    No candidates found.
  Analyzing resource sharing options for $shl$verilog/alu.v:134$28 ($shl):
    Found 1 activation_patterns using ctrl signal $procmux$739_CMP.
    No candidates found.

19.12. Executing TECHMAP pass (map to technology primitives).

19.12.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

19.12.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~30 debug messages>

19.13. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
<suppressed ~1 debug messages>
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

19.15. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module ALUControl:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module ForwardingUnit:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module adder:
  creating $macc model for $add$verilog/adder.v:53$1 ($add).
  creating $alu model for $macc $add$verilog/adder.v:53$1.
  creating $alu cell for $add$verilog/adder.v:53$1: $auto$alumacc.cc:485:replace_alu$1022
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module alu:
  creating $macc model for $add$verilog/alu.v:82$18 ($add).
  creating $alu model for $macc $add$verilog/alu.v:82$18.
  creating $alu model for $lt$verilog/alu.v:119$24 ($lt): new $alu
  creating $alu cell for $lt$verilog/alu.v:119$24: $auto$alumacc.cc:485:replace_alu$1026
  creating $alu cell for $add$verilog/alu.v:82$18: $auto$alumacc.cc:485:replace_alu$1033
  created 2 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module branch_decision:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module branch_predictor:
  creating $macc model for $add$verilog/branch_predictor.v:108$112 ($add).
  creating $alu model for $macc $add$verilog/branch_predictor.v:108$112.
  creating $alu cell for $add$verilog/branch_predictor.v:108$112: $auto$alumacc.cc:485:replace_alu$1036
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module control:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module cpu:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module csr_file:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module data_mem:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module ex_mem:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module id_ex:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module if_id:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module imm_gen:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module instruction_memory:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module mem_wb:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module mux2to1:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module program_counter:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module regfile:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module sign_mask_gen:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module top:
  created 0 $alu and 0 $macc cells.

19.16. Executing OPT pass (performing simple optimizations).

19.16.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

19.16.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
<suppressed ~6 debug messages>
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 2 cells.

19.16.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALUControl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ForwardingUnit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \branch_decision..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \branch_predictor..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \csr_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \data_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ex_mem..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \id_ex..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \if_id..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \imm_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instruction_memory..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mem_wb..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mux2to1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \program_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sign_mask_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~32 debug messages>

19.16.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALUControl.
  Optimizing cells in module \ForwardingUnit.
  Optimizing cells in module \adder.
  Optimizing cells in module \alu.
  Optimizing cells in module \branch_decision.
  Optimizing cells in module \branch_predictor.
  Optimizing cells in module \control.
  Optimizing cells in module \cpu.
  Optimizing cells in module \csr_file.
  Optimizing cells in module \data_mem.
  Optimizing cells in module \ex_mem.
  Optimizing cells in module \id_ex.
  Optimizing cells in module \if_id.
  Optimizing cells in module \imm_gen.
  Optimizing cells in module \instruction_memory.
  Optimizing cells in module \mem_wb.
  Optimizing cells in module \mux2to1.
  Optimizing cells in module \program_counter.
  Optimizing cells in module \regfile.
  Optimizing cells in module \sign_mask_gen.
  Optimizing cells in module \top.
Performed a total of 0 changes.

19.16.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

19.16.6. Executing OPT_RMDFF pass (remove dff with constant values).

19.16.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 3 unused wires.
<suppressed ~2 debug messages>

19.16.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

19.16.9. Rerunning OPT passes. (Maybe there is more to do..)

19.16.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALUControl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ForwardingUnit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \branch_decision..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \branch_predictor..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \csr_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \data_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ex_mem..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \id_ex..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \if_id..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \imm_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instruction_memory..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mem_wb..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mux2to1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \program_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sign_mask_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~32 debug messages>

19.16.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALUControl.
  Optimizing cells in module \ForwardingUnit.
  Optimizing cells in module \adder.
  Optimizing cells in module \alu.
  Optimizing cells in module \branch_decision.
  Optimizing cells in module \branch_predictor.
  Optimizing cells in module \control.
  Optimizing cells in module \cpu.
  Optimizing cells in module \csr_file.
  Optimizing cells in module \data_mem.
  Optimizing cells in module \ex_mem.
  Optimizing cells in module \id_ex.
  Optimizing cells in module \if_id.
  Optimizing cells in module \imm_gen.
  Optimizing cells in module \instruction_memory.
  Optimizing cells in module \mem_wb.
  Optimizing cells in module \mux2to1.
  Optimizing cells in module \program_counter.
  Optimizing cells in module \regfile.
  Optimizing cells in module \sign_mask_gen.
  Optimizing cells in module \top.
Performed a total of 0 changes.

19.16.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

19.16.13. Executing OPT_RMDFF pass (remove dff with constant values).

19.16.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..

19.16.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

19.16.16. Finished OPT passes. (There is nothing left to do.)

19.17. Executing FSM pass (extract and optimize FSM).

19.17.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking data_mem.state as FSM state register:
    Register has an initialization value.

19.17.2. Executing FSM_EXTRACT pass (extracting FSM from design).

19.17.3. Executing FSM_OPT pass (simple optimizations of FSMs).

19.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..

19.17.5. Executing FSM_OPT pass (simple optimizations of FSMs).

19.17.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

19.17.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

19.17.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

19.18. Executing OPT pass (performing simple optimizations).

19.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

19.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

19.18.3. Executing OPT_RMDFF pass (remove dff with constant values).

19.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..

19.18.5. Finished fast OPT passes.

19.19. Executing MEMORY pass.

19.19.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

19.19.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$memwr$\csr_file$verilog/CSR.v:0$292' in module `\csr_file': merged $dff to cell.
Checking cell `$memrd$\csr_file$verilog/CSR.v:61$291' in module `\csr_file': merged data $dff to cell.
Checking cell `$memwr$\data_block$verilog/data_mem.v:0$259' in module `\data_mem': merged $dff to cell.
Checking cell `$memrd$\data_block$verilog/data_mem.v:261$253' in module `\data_mem': merged data $dff with rd enable to cell.
Checking cell `$memrd$\instruction_memory$verilog/instruction_mem.v:77$173' in module `\instruction_memory': no (compatible) $dff found.
Checking cell `$memwr$\regfile$verilog/register_file.v:0$284' in module `\regfile': merged $dff to cell.
Checking cell `$memrd$\regfile$verilog/register_file.v:104$271' in module `\regfile': merged data $dff to cell.
Checking cell `$memrd$\regfile$verilog/register_file.v:105$272' in module `\regfile': merged data $dff to cell.

19.19.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..
Removed 12 unused cells and 16 unused wires.
<suppressed ~15 debug messages>

19.19.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

19.19.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..

19.19.6. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\csr_file' in module `\csr_file':
  $memwr$\csr_file$verilog/CSR.v:0$292 ($memwr)
  $memrd$\csr_file$verilog/CSR.v:61$291 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\data_block' in module `\data_mem':
  $meminit$\data_block$verilog/data_mem.v:0$258 ($meminit)
  $memwr$\data_block$verilog/data_mem.v:0$259 ($memwr)
  $memrd$\data_block$verilog/data_mem.v:261$253 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\instruction_memory' in module `\instruction_memory':
  $meminit$\instruction_memory$verilog/instruction_mem.v:0$175 ($meminit)
  $memrd$\instruction_memory$verilog/instruction_mem.v:77$173 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\regfile' in module `\regfile':
  $meminit$\regfile$verilog/register_file.v:0$283 ($meminit)
  $memwr$\regfile$verilog/register_file.v:0$284 ($memwr)
  $memrd$\regfile$verilog/register_file.v:104$271 ($memrd)
  $memrd$\regfile$verilog/register_file.v:105$272 ($memrd)

19.20. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..

19.21. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing csr_file.csr_file:
  Properties: ports=2 bits=32768 rports=1 wports=1 dbits=32 abits=10 words=1024
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=50, cells=16, acells=1
    Efficiency for rule 4.2: efficiency=100, cells=8, acells=1
    Efficiency for rule 4.1: efficiency=100, cells=8, acells=2
    Efficiency for rule 1.1: efficiency=100, cells=8, acells=4
    Selected rule 4.2 with efficiency 100.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: csr_file.0.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <1 0 0>: csr_file.1.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <2 0 0>: csr_file.2.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <3 0 0>: csr_file.3.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <4 0 0>: csr_file.4.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <5 0 0>: csr_file.5.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <6 0 0>: csr_file.6.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <7 0 0>: csr_file.7.0.0
Processing data_mem.data_block:
  Properties: ports=2 bits=32768 rports=1 wports=1 dbits=32 abits=10 words=1024
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=50, cells=16, acells=1
    Efficiency for rule 4.2: efficiency=100, cells=8, acells=1
    Efficiency for rule 4.1: efficiency=100, cells=8, acells=2
    Efficiency for rule 1.1: efficiency=100, cells=8, acells=4
    Selected rule 4.2 with efficiency 100.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: data_block.0.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <1 0 0>: data_block.1.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <2 0 0>: data_block.2.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <3 0 0>: data_block.3.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <4 0 0>: data_block.4.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <5 0 0>: data_block.5.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <6 0 0>: data_block.6.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <7 0 0>: data_block.7.0.0
Processing instruction_memory.instruction_memory:
  Properties: ports=1 bits=131072 rports=1 wports=0 dbits=32 abits=12 words=4096
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M0 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  No acceptable bram resources found.
Processing regfile.regfile:
  Properties: ports=3 bits=1024 rports=2 wports=1 dbits=32 abits=5 words=32
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=224 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=7168 efficiency=6
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=224 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=224 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=480 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=7680 efficiency=3
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=992 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=7936 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 rejected: requirement 'min efficiency 2' not met.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2016 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=480 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2016 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=480 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2016 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 2 rules:
    Efficiency for rule 4.1: efficiency=3, cells=8, acells=1
    Efficiency for rule 1.1: efficiency=6, cells=4, acells=1
    Selected rule 1.1 with efficiency 6.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk.
        Mapped to bram port A1.2.
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 0>: regfile.0.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 1>: regfile.0.0.1
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 0>: regfile.1.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 1>: regfile.1.0.1

19.22. Executing TECHMAP pass (map to technology primitives).

19.22.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

19.22.2. Continuing TECHMAP pass.
Using template $paramod$7c01128c47821c00041f4149da79e5374eeb90af\$__ICE40_RAM4K_M0 for cells of type $__ICE40_RAM4K_M0.
Using template $paramod$960485841f660243af450c42d6b4560e3d9823f2\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod\$__ICE40_RAM4K_M123\CFG_ABITS=10\CFG_DBITS=4\CLKPOL2=1\CLKPOL3=1 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$e960588dacff89b8f882c5a0277b8c8d527c9965\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$ab2bf1ac17224e15f2055f911eecc521283dcc27\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$a35a7348b9b4ad205a4cc5072b2a8c31f1df7b5b\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$09e926e3467f97309503de50620fbd9575875911\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$a6b46c286ddd11abb9cec4702a2793c56e4fde5d\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$1434e1ad9f5afa60c3d737fd1f5b645a9bb4acf0\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$2983f92fd13625c771964d0ba2d7e0858efd2487\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$6fac2a6155ca4ac6b61f74e6e1428864a006c02f\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$e0af3bb0f311cacbcaf54e5fa3dc894f7a10f0d3\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$4c62c3b6c47463fe441c394d0b46c3f4b31ee0a8\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$696e9c9606d9bfcfe8d92435b9a0de923efe6e76\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$5e4b160946b162d1696d80c52f91e3df9d1fa710\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$5b555553df310ec58dc83a8ca590be1af234dc15\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$50758e1362d3bb69ae6978615b0eeb58ea239f71\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$aba35ddd80a73b32c66f984cf4b51fce945840d1\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$6fa635f02b646dcdb1a6e784bec3190125507a6e\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$23ceff872714b8871c8d48b1a5ee8c5f3debdb34\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
No more expansions possible.
<suppressed ~714 debug messages>

19.23. Executing ICE40_BRAMINIT pass.

19.24. Executing OPT pass (performing simple optimizations).

19.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
<suppressed ~4 debug messages>
Optimizing module ForwardingUnit.
<suppressed ~2 debug messages>
Optimizing module adder.
Optimizing module alu.
<suppressed ~23 debug messages>
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
<suppressed ~66 debug messages>
Optimizing module data_mem.
<suppressed ~66 debug messages>
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
<suppressed ~18 debug messages>
Optimizing module sign_mask_gen.
Optimizing module top.

19.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
<suppressed ~9 debug messages>
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 3 cells.

19.24.3. Executing OPT_RMDFF pass (remove dff with constant values).

19.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..
Removed 1 unused cells and 498 unused wires.
<suppressed ~7 debug messages>

19.24.5. Finished fast OPT passes.

19.25. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).
Mapping memory cell \instruction_memory in module \instruction_memory:
  created 4096 $dff cells and 0 static cells of width 32.
  read interface: 0 $dff and 4095 $mux cells.
  write interface: 0 write mux blocks.

19.26. Executing OPT pass (performing simple optimizations).

19.26.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder.
Optimizing module alu.
<suppressed ~1 debug messages>
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

19.26.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

19.26.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALUControl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ForwardingUnit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \branch_decision..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \branch_predictor..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \csr_file..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \data_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ex_mem..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \id_ex..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \if_id..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \imm_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instruction_memory..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mem_wb..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mux2to1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \program_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sign_mask_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~26 debug messages>

19.26.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALUControl.
    Consolidated identical input bits for $mux cell $procmux$811:
      Old ports: A=3'010, B=3'110, Y=$8\ALUCtl[6:0] [2:0]
      New ports: A=1'0, B=1'1, Y=$8\ALUCtl[6:0] [2]
      New connections: $8\ALUCtl[6:0] [1:0] = 2'10
    Consolidated identical input bits for $pmux cell $procmux$820:
      Old ports: A={ 4'0000 $8\ALUCtl[6:0] [2:0] }, B={ 25'0000101000011100010000000 $6\ALUCtl[6:0] [2:0] 14'00000010000000 }, Y=$7\ALUCtl[6:0]
      New ports: A={ 1'0 $8\ALUCtl[6:0] [2:0] }, B={ 13'0101011110000 $6\ALUCtl[6:0] [2:0] 8'00010000 }, Y=$7\ALUCtl[6:0] [3:0]
      New connections: $7\ALUCtl[6:0] [6:4] = 3'000
    Consolidated identical input bits for $mux cell $procmux$834:
      Old ports: A=3'011, B=3'100, Y=$6\ALUCtl[6:0] [2:0]
      New ports: A=2'01, B=2'10, Y={ $6\ALUCtl[6:0] [2] $6\ALUCtl[6:0] [0] }
      New connections: $6\ALUCtl[6:0] [1] = $6\ALUCtl[6:0] [0]
    Consolidated identical input bits for $mux cell $procmux$860:
      Old ports: A=4'1111, B=4'0010, Y=$4\ALUCtl[6:0]
      New ports: A=1'1, B=1'0, Y=$4\ALUCtl[6:0] [0]
      New connections: $4\ALUCtl[6:0] [3:1] = { $4\ALUCtl[6:0] [0] $4\ALUCtl[6:0] [0] 1'1 }
    Consolidated identical input bits for $mux cell $procmux$872:
      Old ports: A=4'1111, B=4'0010, Y=$3\ALUCtl[6:0]
      New ports: A=1'1, B=1'0, Y=$3\ALUCtl[6:0] [0]
      New connections: $3\ALUCtl[6:0] [3:1] = { $3\ALUCtl[6:0] [0] $3\ALUCtl[6:0] [0] 1'1 }
    Consolidated identical input bits for $pmux cell $procmux$887:
      Old ports: A=7'0001111, B=42'001011001001100110110100011010101101100110, Y=$2\ALUCtl[6:0]
      New ports: A=4'0001, B=24'001001000110100010101100, Y={ $2\ALUCtl[6:0] [6:4] $2\ALUCtl[6:0] [0] }
      New connections: $2\ALUCtl[6:0] [3:1] = { $2\ALUCtl[6:0] [0] 2'11 }
  Optimizing cells in module \ALUControl.
  Optimizing cells in module \ForwardingUnit.
  Optimizing cells in module \adder.
  Optimizing cells in module \alu.
  Optimizing cells in module \branch_decision.
  Optimizing cells in module \branch_predictor.
  Optimizing cells in module \control.
  Optimizing cells in module \cpu.
  Optimizing cells in module \csr_file.
  Optimizing cells in module \data_mem.
    Consolidated identical input bits for $mux cell $ternary$verilog/data_mem.v:204$224:
      Old ports: A={ 24'000000000000000000000000 \word_buf [15:8] }, B={ \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15:8] }, Y=$ternary$verilog/data_mem.v:204$224_Y
      New ports: A=1'0, B=\word_buf [15], Y=$ternary$verilog/data_mem.v:204$224_Y [8]
      New connections: { $ternary$verilog/data_mem.v:204$224_Y [31:9] $ternary$verilog/data_mem.v:204$224_Y [7:0] } = { $ternary$verilog/data_mem.v:204$224_Y [8] $ternary$verilog/data_mem.v:204$224_Y [8] $ternary$verilog/data_mem.v:204$224_Y [8] $ternary$verilog/data_mem.v:204$224_Y [8] $ternary$verilog/data_mem.v:204$224_Y [8] $ternary$verilog/data_mem.v:204$224_Y [8] $ternary$verilog/data_mem.v:204$224_Y [8] $ternary$verilog/data_mem.v:204$224_Y [8] $ternary$verilog/data_mem.v:204$224_Y [8] $ternary$verilog/data_mem.v:204$224_Y [8] $ternary$verilog/data_mem.v:204$224_Y [8] $ternary$verilog/data_mem.v:204$224_Y [8] $ternary$verilog/data_mem.v:204$224_Y [8] $ternary$verilog/data_mem.v:204$224_Y [8] $ternary$verilog/data_mem.v:204$224_Y [8] $ternary$verilog/data_mem.v:204$224_Y [8] $ternary$verilog/data_mem.v:204$224_Y [8] $ternary$verilog/data_mem.v:204$224_Y [8] $ternary$verilog/data_mem.v:204$224_Y [8] $ternary$verilog/data_mem.v:204$224_Y [8] $ternary$verilog/data_mem.v:204$224_Y [8] $ternary$verilog/data_mem.v:204$224_Y [8] $ternary$verilog/data_mem.v:204$224_Y [8] \word_buf [15:8] }
    Consolidated identical input bits for $mux cell $ternary$verilog/data_mem.v:204$226:
      Old ports: A={ 24'000000000000000000000000 \word_buf [7:0] }, B={ \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7:0] }, Y=$ternary$verilog/data_mem.v:204$226_Y
      New ports: A=1'0, B=\word_buf [7], Y=$ternary$verilog/data_mem.v:204$226_Y [8]
      New connections: { $ternary$verilog/data_mem.v:204$226_Y [31:9] $ternary$verilog/data_mem.v:204$226_Y [7:0] } = { $ternary$verilog/data_mem.v:204$226_Y [8] $ternary$verilog/data_mem.v:204$226_Y [8] $ternary$verilog/data_mem.v:204$226_Y [8] $ternary$verilog/data_mem.v:204$226_Y [8] $ternary$verilog/data_mem.v:204$226_Y [8] $ternary$verilog/data_mem.v:204$226_Y [8] $ternary$verilog/data_mem.v:204$226_Y [8] $ternary$verilog/data_mem.v:204$226_Y [8] $ternary$verilog/data_mem.v:204$226_Y [8] $ternary$verilog/data_mem.v:204$226_Y [8] $ternary$verilog/data_mem.v:204$226_Y [8] $ternary$verilog/data_mem.v:204$226_Y [8] $ternary$verilog/data_mem.v:204$226_Y [8] $ternary$verilog/data_mem.v:204$226_Y [8] $ternary$verilog/data_mem.v:204$226_Y [8] $ternary$verilog/data_mem.v:204$226_Y [8] $ternary$verilog/data_mem.v:204$226_Y [8] $ternary$verilog/data_mem.v:204$226_Y [8] $ternary$verilog/data_mem.v:204$226_Y [8] $ternary$verilog/data_mem.v:204$226_Y [8] $ternary$verilog/data_mem.v:204$226_Y [8] $ternary$verilog/data_mem.v:204$226_Y [8] $ternary$verilog/data_mem.v:204$226_Y [8] \word_buf [7:0] }
    Consolidated identical input bits for $mux cell $ternary$verilog/data_mem.v:205$229:
      Old ports: A={ 24'000000000000000000000000 \word_buf [31:24] }, B={ \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31:24] }, Y=$ternary$verilog/data_mem.v:205$229_Y
      New ports: A=1'0, B=\word_buf [31], Y=$ternary$verilog/data_mem.v:205$229_Y [8]
      New connections: { $ternary$verilog/data_mem.v:205$229_Y [31:9] $ternary$verilog/data_mem.v:205$229_Y [7:0] } = { $ternary$verilog/data_mem.v:205$229_Y [8] $ternary$verilog/data_mem.v:205$229_Y [8] $ternary$verilog/data_mem.v:205$229_Y [8] $ternary$verilog/data_mem.v:205$229_Y [8] $ternary$verilog/data_mem.v:205$229_Y [8] $ternary$verilog/data_mem.v:205$229_Y [8] $ternary$verilog/data_mem.v:205$229_Y [8] $ternary$verilog/data_mem.v:205$229_Y [8] $ternary$verilog/data_mem.v:205$229_Y [8] $ternary$verilog/data_mem.v:205$229_Y [8] $ternary$verilog/data_mem.v:205$229_Y [8] $ternary$verilog/data_mem.v:205$229_Y [8] $ternary$verilog/data_mem.v:205$229_Y [8] $ternary$verilog/data_mem.v:205$229_Y [8] $ternary$verilog/data_mem.v:205$229_Y [8] $ternary$verilog/data_mem.v:205$229_Y [8] $ternary$verilog/data_mem.v:205$229_Y [8] $ternary$verilog/data_mem.v:205$229_Y [8] $ternary$verilog/data_mem.v:205$229_Y [8] $ternary$verilog/data_mem.v:205$229_Y [8] $ternary$verilog/data_mem.v:205$229_Y [8] $ternary$verilog/data_mem.v:205$229_Y [8] $ternary$verilog/data_mem.v:205$229_Y [8] \word_buf [31:24] }
    Consolidated identical input bits for $mux cell $ternary$verilog/data_mem.v:205$231:
      Old ports: A={ 24'000000000000000000000000 \word_buf [23:16] }, B={ \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23:16] }, Y=$ternary$verilog/data_mem.v:205$231_Y
      New ports: A=1'0, B=\word_buf [23], Y=$ternary$verilog/data_mem.v:205$231_Y [8]
      New connections: { $ternary$verilog/data_mem.v:205$231_Y [31:9] $ternary$verilog/data_mem.v:205$231_Y [7:0] } = { $ternary$verilog/data_mem.v:205$231_Y [8] $ternary$verilog/data_mem.v:205$231_Y [8] $ternary$verilog/data_mem.v:205$231_Y [8] $ternary$verilog/data_mem.v:205$231_Y [8] $ternary$verilog/data_mem.v:205$231_Y [8] $ternary$verilog/data_mem.v:205$231_Y [8] $ternary$verilog/data_mem.v:205$231_Y [8] $ternary$verilog/data_mem.v:205$231_Y [8] $ternary$verilog/data_mem.v:205$231_Y [8] $ternary$verilog/data_mem.v:205$231_Y [8] $ternary$verilog/data_mem.v:205$231_Y [8] $ternary$verilog/data_mem.v:205$231_Y [8] $ternary$verilog/data_mem.v:205$231_Y [8] $ternary$verilog/data_mem.v:205$231_Y [8] $ternary$verilog/data_mem.v:205$231_Y [8] $ternary$verilog/data_mem.v:205$231_Y [8] $ternary$verilog/data_mem.v:205$231_Y [8] $ternary$verilog/data_mem.v:205$231_Y [8] $ternary$verilog/data_mem.v:205$231_Y [8] $ternary$verilog/data_mem.v:205$231_Y [8] $ternary$verilog/data_mem.v:205$231_Y [8] $ternary$verilog/data_mem.v:205$231_Y [8] $ternary$verilog/data_mem.v:205$231_Y [8] \word_buf [23:16] }
    Consolidated identical input bits for $mux cell $ternary$verilog/data_mem.v:206$234:
      Old ports: A={ 16'0000000000000000 \word_buf [31:16] }, B={ \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31:16] }, Y=$ternary$verilog/data_mem.v:206$234_Y
      New ports: A=1'0, B=\word_buf [31], Y=$ternary$verilog/data_mem.v:206$234_Y [16]
      New connections: { $ternary$verilog/data_mem.v:206$234_Y [31:17] $ternary$verilog/data_mem.v:206$234_Y [15:0] } = { $ternary$verilog/data_mem.v:206$234_Y [16] $ternary$verilog/data_mem.v:206$234_Y [16] $ternary$verilog/data_mem.v:206$234_Y [16] $ternary$verilog/data_mem.v:206$234_Y [16] $ternary$verilog/data_mem.v:206$234_Y [16] $ternary$verilog/data_mem.v:206$234_Y [16] $ternary$verilog/data_mem.v:206$234_Y [16] $ternary$verilog/data_mem.v:206$234_Y [16] $ternary$verilog/data_mem.v:206$234_Y [16] $ternary$verilog/data_mem.v:206$234_Y [16] $ternary$verilog/data_mem.v:206$234_Y [16] $ternary$verilog/data_mem.v:206$234_Y [16] $ternary$verilog/data_mem.v:206$234_Y [16] $ternary$verilog/data_mem.v:206$234_Y [16] $ternary$verilog/data_mem.v:206$234_Y [16] \word_buf [31:16] }
    Consolidated identical input bits for $mux cell $ternary$verilog/data_mem.v:206$236:
      Old ports: A={ 16'0000000000000000 \word_buf [15:0] }, B={ \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15:0] }, Y=$ternary$verilog/data_mem.v:206$236_Y
      New ports: A=1'0, B=\word_buf [15], Y=$ternary$verilog/data_mem.v:206$236_Y [16]
      New connections: { $ternary$verilog/data_mem.v:206$236_Y [31:17] $ternary$verilog/data_mem.v:206$236_Y [15:0] } = { $ternary$verilog/data_mem.v:206$236_Y [16] $ternary$verilog/data_mem.v:206$236_Y [16] $ternary$verilog/data_mem.v:206$236_Y [16] $ternary$verilog/data_mem.v:206$236_Y [16] $ternary$verilog/data_mem.v:206$236_Y [16] $ternary$verilog/data_mem.v:206$236_Y [16] $ternary$verilog/data_mem.v:206$236_Y [16] $ternary$verilog/data_mem.v:206$236_Y [16] $ternary$verilog/data_mem.v:206$236_Y [16] $ternary$verilog/data_mem.v:206$236_Y [16] $ternary$verilog/data_mem.v:206$236_Y [16] $ternary$verilog/data_mem.v:206$236_Y [16] $ternary$verilog/data_mem.v:206$236_Y [16] $ternary$verilog/data_mem.v:206$236_Y [16] $ternary$verilog/data_mem.v:206$236_Y [16] \word_buf [15:0] }
  Optimizing cells in module \data_mem.
    Consolidated identical input bits for $mux cell $ternary$verilog/data_mem.v:204$227:
      Old ports: A=$ternary$verilog/data_mem.v:204$226_Y, B=$ternary$verilog/data_mem.v:204$224_Y, Y=\out1
      New ports: A={ $ternary$verilog/data_mem.v:204$226_Y [8] \word_buf [7:0] }, B={ $ternary$verilog/data_mem.v:204$224_Y [8] \word_buf [15:8] }, Y=\out1 [8:0]
      New connections: \out1 [31:9] = { \out1 [8] \out1 [8] \out1 [8] \out1 [8] \out1 [8] \out1 [8] \out1 [8] \out1 [8] \out1 [8] \out1 [8] \out1 [8] \out1 [8] \out1 [8] \out1 [8] \out1 [8] \out1 [8] \out1 [8] \out1 [8] \out1 [8] \out1 [8] \out1 [8] \out1 [8] \out1 [8] }
    Consolidated identical input bits for $mux cell $ternary$verilog/data_mem.v:205$232:
      Old ports: A=$ternary$verilog/data_mem.v:205$231_Y, B=$ternary$verilog/data_mem.v:205$229_Y, Y=\out2
      New ports: A={ $ternary$verilog/data_mem.v:205$231_Y [8] \word_buf [23:16] }, B={ $ternary$verilog/data_mem.v:205$229_Y [8] \word_buf [31:24] }, Y=\out2 [8:0]
      New connections: \out2 [31:9] = { \out2 [8] \out2 [8] \out2 [8] \out2 [8] \out2 [8] \out2 [8] \out2 [8] \out2 [8] \out2 [8] \out2 [8] \out2 [8] \out2 [8] \out2 [8] \out2 [8] \out2 [8] \out2 [8] \out2 [8] \out2 [8] \out2 [8] \out2 [8] \out2 [8] \out2 [8] \out2 [8] }
    Consolidated identical input bits for $mux cell $ternary$verilog/data_mem.v:206$237:
      Old ports: A=$ternary$verilog/data_mem.v:206$236_Y, B=$ternary$verilog/data_mem.v:206$234_Y, Y=\out3
      New ports: A={ $ternary$verilog/data_mem.v:206$236_Y [16] \word_buf [15:0] }, B={ $ternary$verilog/data_mem.v:206$234_Y [16] \word_buf [31:16] }, Y=\out3 [16:0]
      New connections: \out3 [31:17] = { \out3 [16] \out3 [16] \out3 [16] \out3 [16] \out3 [16] \out3 [16] \out3 [16] \out3 [16] \out3 [16] \out3 [16] \out3 [16] \out3 [16] \out3 [16] \out3 [16] \out3 [16] }
  Optimizing cells in module \data_mem.
    Consolidated identical input bits for $mux cell $ternary$verilog/data_mem.v:209$239:
      Old ports: A=\out1, B=\out2, Y=\out5
      New ports: A=\out1 [8:0], B=\out2 [8:0], Y=\out5 [8:0]
      New connections: \out5 [31:9] = { \out5 [8] \out5 [8] \out5 [8] \out5 [8] \out5 [8] \out5 [8] \out5 [8] \out5 [8] \out5 [8] \out5 [8] \out5 [8] \out5 [8] \out5 [8] \out5 [8] \out5 [8] \out5 [8] \out5 [8] \out5 [8] \out5 [8] \out5 [8] \out5 [8] \out5 [8] \out5 [8] }
  Optimizing cells in module \data_mem.
  Optimizing cells in module \ex_mem.
  Optimizing cells in module \id_ex.
  Optimizing cells in module \if_id.
  Optimizing cells in module \imm_gen.
  Optimizing cells in module \instruction_memory.
  Optimizing cells in module \mem_wb.
  Optimizing cells in module \mux2to1.
  Optimizing cells in module \program_counter.
  Optimizing cells in module \regfile.
  Optimizing cells in module \sign_mask_gen.
  Optimizing cells in module \top.
Performed a total of 16 changes.

19.26.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
<suppressed ~6 debug messages>
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 2 cells.

19.26.6. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $memory\instruction_memory[4095]$9330 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4094]$9328 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4093]$9326 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4092]$9324 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4091]$9322 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4090]$9320 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4089]$9318 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4088]$9316 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4087]$9314 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4086]$9312 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4085]$9310 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4084]$9308 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4083]$9306 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4082]$9304 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4081]$9302 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4080]$9300 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4079]$9298 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4078]$9296 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4077]$9294 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4076]$9292 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4075]$9290 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4074]$9288 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4073]$9286 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4072]$9284 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4071]$9282 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4070]$9280 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4069]$9278 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4068]$9276 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4067]$9274 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4066]$9272 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4065]$9270 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4064]$9268 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4063]$9266 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4062]$9264 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4061]$9262 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4060]$9260 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4059]$9258 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4058]$9256 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4057]$9254 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4056]$9252 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4055]$9250 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4054]$9248 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4053]$9246 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4052]$9244 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4051]$9242 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4050]$9240 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4049]$9238 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4048]$9236 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4047]$9234 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4046]$9232 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4045]$9230 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4044]$9228 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4043]$9226 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4042]$9224 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4041]$9222 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4040]$9220 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4039]$9218 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4038]$9216 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4037]$9214 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4036]$9212 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4035]$9210 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4034]$9208 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4033]$9206 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4032]$9204 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4031]$9202 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4030]$9200 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4029]$9198 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4028]$9196 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4027]$9194 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4026]$9192 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4025]$9190 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4024]$9188 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4023]$9186 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4022]$9184 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4021]$9182 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4020]$9180 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4019]$9178 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4018]$9176 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4017]$9174 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4016]$9172 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4015]$9170 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4014]$9168 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4013]$9166 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4012]$9164 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4011]$9162 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4010]$9160 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4009]$9158 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4008]$9156 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4007]$9154 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4006]$9152 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4005]$9150 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4004]$9148 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4003]$9146 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4002]$9144 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4001]$9142 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4000]$9140 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3999]$9138 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3998]$9136 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3997]$9134 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3996]$9132 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3995]$9130 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3994]$9128 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3993]$9126 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3992]$9124 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3991]$9122 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3990]$9120 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3989]$9118 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3988]$9116 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3987]$9114 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3986]$9112 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3985]$9110 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3984]$9108 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3983]$9106 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3982]$9104 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3981]$9102 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3980]$9100 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3979]$9098 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3978]$9096 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3977]$9094 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3976]$9092 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3975]$9090 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3974]$9088 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3973]$9086 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3972]$9084 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3971]$9082 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3970]$9080 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3969]$9078 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3968]$9076 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3967]$9074 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3966]$9072 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3965]$9070 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3964]$9068 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3963]$9066 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3962]$9064 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3961]$9062 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3960]$9060 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3959]$9058 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3958]$9056 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3957]$9054 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3956]$9052 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3955]$9050 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3954]$9048 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3953]$9046 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3952]$9044 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3951]$9042 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3950]$9040 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3949]$9038 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3948]$9036 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3947]$9034 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3946]$9032 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3945]$9030 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3944]$9028 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3943]$9026 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3942]$9024 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3941]$9022 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3940]$9020 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3939]$9018 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3938]$9016 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3937]$9014 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3936]$9012 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3935]$9010 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3934]$9008 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3933]$9006 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3932]$9004 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3931]$9002 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3930]$9000 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3929]$8998 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3928]$8996 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3927]$8994 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3926]$8992 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3925]$8990 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3924]$8988 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3923]$8986 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3922]$8984 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3921]$8982 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3920]$8980 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3919]$8978 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3918]$8976 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3917]$8974 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3916]$8972 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3915]$8970 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3914]$8968 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3913]$8966 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3912]$8964 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3911]$8962 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3910]$8960 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3909]$8958 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3908]$8956 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3907]$8954 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3906]$8952 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3905]$8950 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3904]$8948 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3903]$8946 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3902]$8944 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3901]$8942 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3900]$8940 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3899]$8938 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3898]$8936 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3897]$8934 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3896]$8932 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3895]$8930 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3894]$8928 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3893]$8926 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3892]$8924 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3891]$8922 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3890]$8920 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3889]$8918 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3888]$8916 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3887]$8914 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3886]$8912 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3885]$8910 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3884]$8908 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3883]$8906 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3882]$8904 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3881]$8902 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3880]$8900 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3879]$8898 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3878]$8896 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3877]$8894 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3876]$8892 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3875]$8890 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3874]$8888 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3873]$8886 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3872]$8884 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3871]$8882 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3870]$8880 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3869]$8878 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3868]$8876 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3867]$8874 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3866]$8872 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3865]$8870 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3864]$8868 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3863]$8866 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3862]$8864 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3861]$8862 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3860]$8860 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3859]$8858 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3858]$8856 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3857]$8854 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3856]$8852 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3855]$8850 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3854]$8848 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3853]$8846 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3852]$8844 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3851]$8842 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3850]$8840 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3849]$8838 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3848]$8836 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3847]$8834 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3846]$8832 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3845]$8830 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3844]$8828 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3843]$8826 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3842]$8824 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3841]$8822 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3840]$8820 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3839]$8818 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3838]$8816 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3837]$8814 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3836]$8812 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3835]$8810 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3834]$8808 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3833]$8806 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3832]$8804 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3831]$8802 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3830]$8800 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3829]$8798 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3828]$8796 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3827]$8794 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3826]$8792 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3825]$8790 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3824]$8788 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3823]$8786 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3822]$8784 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3821]$8782 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3820]$8780 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3819]$8778 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3818]$8776 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3817]$8774 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3816]$8772 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3815]$8770 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3814]$8768 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3813]$8766 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3812]$8764 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3811]$8762 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3810]$8760 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3809]$8758 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3808]$8756 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3807]$8754 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3806]$8752 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3805]$8750 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3804]$8748 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3803]$8746 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3802]$8744 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3801]$8742 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3800]$8740 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3799]$8738 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3798]$8736 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3797]$8734 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3796]$8732 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3795]$8730 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3794]$8728 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3793]$8726 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3792]$8724 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3791]$8722 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3790]$8720 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3789]$8718 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3788]$8716 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3787]$8714 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3786]$8712 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3785]$8710 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3784]$8708 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3783]$8706 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3782]$8704 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3781]$8702 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3780]$8700 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3779]$8698 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3778]$8696 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3777]$8694 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3776]$8692 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3775]$8690 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3774]$8688 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3773]$8686 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3772]$8684 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3771]$8682 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3770]$8680 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3769]$8678 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3768]$8676 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3767]$8674 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3766]$8672 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3765]$8670 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3764]$8668 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3763]$8666 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3762]$8664 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3761]$8662 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3760]$8660 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3759]$8658 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3758]$8656 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3757]$8654 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3756]$8652 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3755]$8650 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3754]$8648 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3753]$8646 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3752]$8644 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3751]$8642 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3750]$8640 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3749]$8638 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3748]$8636 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3747]$8634 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3746]$8632 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3745]$8630 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3744]$8628 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3743]$8626 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3742]$8624 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3741]$8622 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3740]$8620 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3739]$8618 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3738]$8616 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3737]$8614 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3736]$8612 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3735]$8610 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3734]$8608 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3733]$8606 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3732]$8604 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3731]$8602 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3730]$8600 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3729]$8598 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3728]$8596 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3727]$8594 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3726]$8592 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3725]$8590 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3724]$8588 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3723]$8586 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3722]$8584 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3721]$8582 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3720]$8580 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3719]$8578 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3718]$8576 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3717]$8574 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3716]$8572 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3715]$8570 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3714]$8568 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3713]$8566 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3712]$8564 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3711]$8562 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3710]$8560 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3709]$8558 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3708]$8556 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3707]$8554 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3706]$8552 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3705]$8550 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3704]$8548 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3703]$8546 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3702]$8544 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3701]$8542 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3700]$8540 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3699]$8538 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3698]$8536 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3697]$8534 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3696]$8532 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3695]$8530 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3694]$8528 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3693]$8526 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3692]$8524 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3691]$8522 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3690]$8520 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3689]$8518 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3688]$8516 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3687]$8514 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3686]$8512 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3685]$8510 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3684]$8508 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3683]$8506 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3682]$8504 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3681]$8502 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3680]$8500 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3679]$8498 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3678]$8496 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3677]$8494 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3676]$8492 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3675]$8490 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3674]$8488 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3673]$8486 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3672]$8484 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3671]$8482 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3670]$8480 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3669]$8478 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3668]$8476 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3667]$8474 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3666]$8472 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3665]$8470 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3664]$8468 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3663]$8466 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3662]$8464 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3661]$8462 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3660]$8460 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3659]$8458 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3658]$8456 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3657]$8454 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3656]$8452 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3655]$8450 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3654]$8448 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3653]$8446 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3652]$8444 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3651]$8442 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3650]$8440 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3649]$8438 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3648]$8436 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3647]$8434 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3646]$8432 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3645]$8430 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3644]$8428 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3643]$8426 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3642]$8424 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3641]$8422 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3640]$8420 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3639]$8418 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3638]$8416 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3637]$8414 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3636]$8412 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3635]$8410 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3634]$8408 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3633]$8406 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3632]$8404 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3631]$8402 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3630]$8400 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3629]$8398 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3628]$8396 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3627]$8394 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3626]$8392 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3625]$8390 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3624]$8388 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3623]$8386 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3622]$8384 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3621]$8382 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3620]$8380 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3619]$8378 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3618]$8376 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3617]$8374 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3616]$8372 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3615]$8370 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3614]$8368 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3613]$8366 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3612]$8364 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3611]$8362 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3610]$8360 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3609]$8358 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3608]$8356 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3607]$8354 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3606]$8352 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3605]$8350 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3604]$8348 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3603]$8346 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3602]$8344 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3601]$8342 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3600]$8340 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3599]$8338 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3598]$8336 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3597]$8334 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3596]$8332 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3595]$8330 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3594]$8328 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3593]$8326 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3592]$8324 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3591]$8322 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3590]$8320 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3589]$8318 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3588]$8316 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3587]$8314 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3586]$8312 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3585]$8310 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3584]$8308 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3583]$8306 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3582]$8304 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3581]$8302 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3580]$8300 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3579]$8298 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3578]$8296 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3577]$8294 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3576]$8292 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3575]$8290 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3574]$8288 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3573]$8286 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3572]$8284 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3571]$8282 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3570]$8280 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3569]$8278 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3568]$8276 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3567]$8274 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3566]$8272 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3565]$8270 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3564]$8268 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3563]$8266 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3562]$8264 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3561]$8262 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3560]$8260 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3559]$8258 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3558]$8256 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3557]$8254 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3556]$8252 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3555]$8250 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3554]$8248 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3553]$8246 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3552]$8244 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3551]$8242 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3550]$8240 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3549]$8238 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3548]$8236 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3547]$8234 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3546]$8232 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3545]$8230 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3544]$8228 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3543]$8226 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3542]$8224 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3541]$8222 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3540]$8220 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3539]$8218 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3538]$8216 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3537]$8214 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3536]$8212 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3535]$8210 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3534]$8208 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3533]$8206 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3532]$8204 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3531]$8202 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3530]$8200 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3529]$8198 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3528]$8196 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3527]$8194 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3526]$8192 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3525]$8190 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3524]$8188 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3523]$8186 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3522]$8184 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3521]$8182 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3520]$8180 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3519]$8178 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3518]$8176 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3517]$8174 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3516]$8172 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3515]$8170 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3514]$8168 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3513]$8166 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3512]$8164 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3511]$8162 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3510]$8160 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3509]$8158 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3508]$8156 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3507]$8154 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3506]$8152 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3505]$8150 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3504]$8148 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3503]$8146 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3502]$8144 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3501]$8142 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3500]$8140 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3499]$8138 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3498]$8136 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3497]$8134 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3496]$8132 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3495]$8130 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3494]$8128 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3493]$8126 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3492]$8124 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3491]$8122 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3490]$8120 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3489]$8118 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3488]$8116 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3487]$8114 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3486]$8112 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3485]$8110 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3484]$8108 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3483]$8106 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3482]$8104 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3481]$8102 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3480]$8100 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3479]$8098 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3478]$8096 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3477]$8094 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3476]$8092 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3475]$8090 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3474]$8088 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3473]$8086 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3472]$8084 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3471]$8082 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3470]$8080 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3469]$8078 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3468]$8076 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3467]$8074 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3466]$8072 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3465]$8070 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3464]$8068 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3463]$8066 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3462]$8064 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3461]$8062 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3460]$8060 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3459]$8058 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3458]$8056 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3457]$8054 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3456]$8052 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3455]$8050 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3454]$8048 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3453]$8046 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3452]$8044 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3451]$8042 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3450]$8040 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3449]$8038 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3448]$8036 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3447]$8034 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3446]$8032 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3445]$8030 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3444]$8028 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3443]$8026 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3442]$8024 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3441]$8022 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3440]$8020 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3439]$8018 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3438]$8016 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3437]$8014 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3436]$8012 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3435]$8010 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3434]$8008 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3433]$8006 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3432]$8004 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3431]$8002 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3430]$8000 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3429]$7998 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3428]$7996 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3427]$7994 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3426]$7992 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3425]$7990 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3424]$7988 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3423]$7986 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3422]$7984 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3421]$7982 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3420]$7980 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3419]$7978 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3418]$7976 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3417]$7974 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3416]$7972 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3415]$7970 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3414]$7968 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3413]$7966 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3412]$7964 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3411]$7962 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3410]$7960 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3409]$7958 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3408]$7956 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3407]$7954 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3406]$7952 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3405]$7950 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3404]$7948 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3403]$7946 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3402]$7944 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3401]$7942 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3400]$7940 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3399]$7938 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3398]$7936 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3397]$7934 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3396]$7932 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3395]$7930 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3394]$7928 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3393]$7926 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3392]$7924 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3391]$7922 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3390]$7920 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3389]$7918 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3388]$7916 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3387]$7914 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3386]$7912 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3385]$7910 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3384]$7908 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3383]$7906 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3382]$7904 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3381]$7902 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3380]$7900 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3379]$7898 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3378]$7896 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3377]$7894 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3376]$7892 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3375]$7890 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3374]$7888 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3373]$7886 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3372]$7884 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3371]$7882 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3370]$7880 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3369]$7878 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3368]$7876 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3367]$7874 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3366]$7872 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3365]$7870 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3364]$7868 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3363]$7866 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3362]$7864 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3361]$7862 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3360]$7860 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3359]$7858 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3358]$7856 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3357]$7854 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3356]$7852 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3355]$7850 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3354]$7848 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3353]$7846 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3352]$7844 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3351]$7842 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3350]$7840 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3349]$7838 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3348]$7836 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3347]$7834 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3346]$7832 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3345]$7830 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3344]$7828 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3343]$7826 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3342]$7824 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3341]$7822 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3340]$7820 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3339]$7818 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3338]$7816 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3337]$7814 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3336]$7812 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3335]$7810 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3334]$7808 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3333]$7806 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3332]$7804 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3331]$7802 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3330]$7800 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3329]$7798 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3328]$7796 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3327]$7794 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3326]$7792 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3325]$7790 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3324]$7788 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3323]$7786 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3322]$7784 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3321]$7782 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3320]$7780 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3319]$7778 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3318]$7776 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3317]$7774 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3316]$7772 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3315]$7770 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3314]$7768 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3313]$7766 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3312]$7764 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3311]$7762 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3310]$7760 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3309]$7758 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3308]$7756 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3307]$7754 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3306]$7752 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3305]$7750 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3304]$7748 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3303]$7746 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3302]$7744 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3301]$7742 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3300]$7740 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3299]$7738 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3298]$7736 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3297]$7734 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3296]$7732 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3295]$7730 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3294]$7728 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3293]$7726 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3292]$7724 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3291]$7722 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3290]$7720 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3289]$7718 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3288]$7716 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3287]$7714 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3286]$7712 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3285]$7710 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3284]$7708 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3283]$7706 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3282]$7704 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3281]$7702 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3280]$7700 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3279]$7698 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3278]$7696 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3277]$7694 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3276]$7692 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3275]$7690 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3274]$7688 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3273]$7686 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3272]$7684 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3271]$7682 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3270]$7680 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3269]$7678 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3268]$7676 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3267]$7674 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3266]$7672 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3265]$7670 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3264]$7668 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3263]$7666 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3262]$7664 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3261]$7662 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3260]$7660 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3259]$7658 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3258]$7656 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3257]$7654 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3256]$7652 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3255]$7650 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3254]$7648 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3253]$7646 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3252]$7644 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3251]$7642 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3250]$7640 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3249]$7638 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3248]$7636 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3247]$7634 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3246]$7632 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3245]$7630 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3244]$7628 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3243]$7626 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3242]$7624 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3241]$7622 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3240]$7620 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3239]$7618 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3238]$7616 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3237]$7614 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3236]$7612 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3235]$7610 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3234]$7608 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3233]$7606 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3232]$7604 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3231]$7602 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3230]$7600 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3229]$7598 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3228]$7596 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3227]$7594 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3226]$7592 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3225]$7590 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3224]$7588 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3223]$7586 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3222]$7584 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3221]$7582 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3220]$7580 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3219]$7578 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3218]$7576 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3217]$7574 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3216]$7572 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3215]$7570 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3214]$7568 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3213]$7566 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3212]$7564 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3211]$7562 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3210]$7560 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3209]$7558 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3208]$7556 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3207]$7554 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3206]$7552 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3205]$7550 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3204]$7548 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3203]$7546 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3202]$7544 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3201]$7542 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3200]$7540 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3199]$7538 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3198]$7536 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3197]$7534 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3196]$7532 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3195]$7530 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3194]$7528 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3193]$7526 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3192]$7524 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3191]$7522 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3190]$7520 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3189]$7518 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3188]$7516 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3187]$7514 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3186]$7512 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3185]$7510 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3184]$7508 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3183]$7506 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3182]$7504 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3181]$7502 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3180]$7500 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3179]$7498 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3178]$7496 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3177]$7494 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3176]$7492 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3175]$7490 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3174]$7488 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3173]$7486 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3172]$7484 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3171]$7482 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3170]$7480 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3169]$7478 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3168]$7476 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3167]$7474 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3166]$7472 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3165]$7470 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3164]$7468 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3163]$7466 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3162]$7464 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3161]$7462 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3160]$7460 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3159]$7458 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3158]$7456 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3157]$7454 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3156]$7452 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3155]$7450 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3154]$7448 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3153]$7446 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3152]$7444 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3151]$7442 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3150]$7440 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3149]$7438 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3148]$7436 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3147]$7434 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3146]$7432 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3145]$7430 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3144]$7428 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3143]$7426 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3142]$7424 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3141]$7422 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3140]$7420 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3139]$7418 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3138]$7416 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3137]$7414 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3136]$7412 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3135]$7410 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3134]$7408 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3133]$7406 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3132]$7404 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3131]$7402 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3130]$7400 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3129]$7398 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3128]$7396 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3127]$7394 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3126]$7392 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3125]$7390 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3124]$7388 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3123]$7386 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3122]$7384 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3121]$7382 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3120]$7380 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3119]$7378 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3118]$7376 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3117]$7374 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3116]$7372 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3115]$7370 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3114]$7368 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3113]$7366 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3112]$7364 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3111]$7362 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3110]$7360 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3109]$7358 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3108]$7356 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3107]$7354 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3106]$7352 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3105]$7350 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3104]$7348 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3103]$7346 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3102]$7344 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3101]$7342 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3100]$7340 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3099]$7338 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3098]$7336 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3097]$7334 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3096]$7332 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3095]$7330 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3094]$7328 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3093]$7326 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3092]$7324 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3091]$7322 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3090]$7320 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3089]$7318 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3088]$7316 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3087]$7314 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3086]$7312 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3085]$7310 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3084]$7308 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3083]$7306 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3082]$7304 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3081]$7302 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3080]$7300 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3079]$7298 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3078]$7296 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3077]$7294 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3076]$7292 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3075]$7290 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3074]$7288 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3073]$7286 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3072]$7284 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3071]$7282 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3070]$7280 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3069]$7278 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3068]$7276 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3067]$7274 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3066]$7272 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3065]$7270 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3064]$7268 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3063]$7266 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3062]$7264 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3061]$7262 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3060]$7260 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3059]$7258 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3058]$7256 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3057]$7254 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3056]$7252 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3055]$7250 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3054]$7248 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3053]$7246 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3052]$7244 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3051]$7242 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3050]$7240 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3049]$7238 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3048]$7236 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3047]$7234 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3046]$7232 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3045]$7230 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3044]$7228 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3043]$7226 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3042]$7224 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3041]$7222 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3040]$7220 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3039]$7218 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3038]$7216 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3037]$7214 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3036]$7212 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3035]$7210 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3034]$7208 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3033]$7206 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3032]$7204 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3031]$7202 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3030]$7200 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3029]$7198 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3028]$7196 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3027]$7194 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3026]$7192 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3025]$7190 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3024]$7188 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3023]$7186 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3022]$7184 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3021]$7182 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3020]$7180 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3019]$7178 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3018]$7176 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3017]$7174 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3016]$7172 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3015]$7170 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3014]$7168 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3013]$7166 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3012]$7164 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3011]$7162 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3010]$7160 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3009]$7158 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3008]$7156 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3007]$7154 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3006]$7152 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3005]$7150 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3004]$7148 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3003]$7146 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3002]$7144 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3001]$7142 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3000]$7140 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2999]$7138 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2998]$7136 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2997]$7134 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2996]$7132 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2995]$7130 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2994]$7128 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2993]$7126 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2992]$7124 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2991]$7122 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2990]$7120 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2989]$7118 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2988]$7116 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2987]$7114 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2986]$7112 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2985]$7110 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2984]$7108 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2983]$7106 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2982]$7104 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2981]$7102 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2980]$7100 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2979]$7098 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2978]$7096 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2977]$7094 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2976]$7092 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2975]$7090 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2974]$7088 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2973]$7086 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2972]$7084 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2971]$7082 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2970]$7080 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2969]$7078 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2968]$7076 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2967]$7074 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2966]$7072 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2965]$7070 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2964]$7068 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2963]$7066 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2962]$7064 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2961]$7062 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2960]$7060 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2959]$7058 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2958]$7056 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2957]$7054 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2956]$7052 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2955]$7050 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2954]$7048 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2953]$7046 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2952]$7044 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2951]$7042 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2950]$7040 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2949]$7038 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2948]$7036 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2947]$7034 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2946]$7032 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2945]$7030 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2944]$7028 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2943]$7026 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2942]$7024 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2941]$7022 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2940]$7020 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2939]$7018 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2938]$7016 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2937]$7014 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2936]$7012 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2935]$7010 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2934]$7008 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2933]$7006 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2932]$7004 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2931]$7002 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2930]$7000 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2929]$6998 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2928]$6996 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2927]$6994 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2926]$6992 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2925]$6990 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2924]$6988 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2923]$6986 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2922]$6984 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2921]$6982 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2920]$6980 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2919]$6978 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2918]$6976 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2917]$6974 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2916]$6972 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2915]$6970 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2914]$6968 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2913]$6966 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2912]$6964 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2911]$6962 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2910]$6960 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2909]$6958 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2908]$6956 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2907]$6954 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2906]$6952 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2905]$6950 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2904]$6948 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2903]$6946 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2902]$6944 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2901]$6942 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2900]$6940 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2899]$6938 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2898]$6936 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2897]$6934 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2896]$6932 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2895]$6930 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2894]$6928 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2893]$6926 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2892]$6924 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2891]$6922 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2890]$6920 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2889]$6918 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2888]$6916 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2887]$6914 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2886]$6912 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2885]$6910 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2884]$6908 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2883]$6906 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2882]$6904 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2881]$6902 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2880]$6900 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2879]$6898 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2878]$6896 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2877]$6894 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2876]$6892 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2875]$6890 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2874]$6888 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2873]$6886 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2872]$6884 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2871]$6882 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2870]$6880 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2869]$6878 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2868]$6876 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2867]$6874 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2866]$6872 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2865]$6870 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2864]$6868 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2863]$6866 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2862]$6864 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2861]$6862 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2860]$6860 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2859]$6858 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2858]$6856 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2857]$6854 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2856]$6852 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2855]$6850 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2854]$6848 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2853]$6846 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2852]$6844 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2851]$6842 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2850]$6840 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2849]$6838 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2848]$6836 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2847]$6834 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2846]$6832 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2845]$6830 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2844]$6828 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2843]$6826 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2842]$6824 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2841]$6822 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2840]$6820 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2839]$6818 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2838]$6816 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2837]$6814 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2836]$6812 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2835]$6810 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2834]$6808 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2833]$6806 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2832]$6804 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2831]$6802 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2830]$6800 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2829]$6798 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2828]$6796 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2827]$6794 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2826]$6792 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2825]$6790 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2824]$6788 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2823]$6786 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2822]$6784 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2821]$6782 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2820]$6780 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2819]$6778 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2818]$6776 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2817]$6774 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2816]$6772 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2815]$6770 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2814]$6768 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2813]$6766 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2812]$6764 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2811]$6762 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2810]$6760 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2809]$6758 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2808]$6756 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2807]$6754 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2806]$6752 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2805]$6750 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2804]$6748 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2803]$6746 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2802]$6744 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2801]$6742 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2800]$6740 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2799]$6738 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2798]$6736 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2797]$6734 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2796]$6732 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2795]$6730 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2794]$6728 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2793]$6726 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2792]$6724 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2791]$6722 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2790]$6720 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2789]$6718 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2788]$6716 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2787]$6714 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2786]$6712 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2785]$6710 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2784]$6708 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2783]$6706 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2782]$6704 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2781]$6702 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2780]$6700 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2779]$6698 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2778]$6696 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2777]$6694 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2776]$6692 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2775]$6690 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2774]$6688 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2773]$6686 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2772]$6684 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2771]$6682 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2770]$6680 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2769]$6678 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2768]$6676 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2767]$6674 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2766]$6672 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2765]$6670 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2764]$6668 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2763]$6666 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2762]$6664 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2761]$6662 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2760]$6660 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2759]$6658 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2758]$6656 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2757]$6654 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2756]$6652 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2755]$6650 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2754]$6648 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2753]$6646 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2752]$6644 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2751]$6642 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2750]$6640 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2749]$6638 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2748]$6636 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2747]$6634 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2746]$6632 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2745]$6630 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2744]$6628 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2743]$6626 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2742]$6624 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2741]$6622 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2740]$6620 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2739]$6618 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2738]$6616 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2737]$6614 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2736]$6612 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2735]$6610 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2734]$6608 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2733]$6606 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2732]$6604 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2731]$6602 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2730]$6600 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2729]$6598 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2728]$6596 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2727]$6594 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2726]$6592 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2725]$6590 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2724]$6588 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2723]$6586 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2722]$6584 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2721]$6582 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2720]$6580 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2719]$6578 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2718]$6576 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2717]$6574 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2716]$6572 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2715]$6570 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2714]$6568 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2713]$6566 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2712]$6564 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2711]$6562 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2710]$6560 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2709]$6558 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2708]$6556 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2707]$6554 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2706]$6552 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2705]$6550 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2704]$6548 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2703]$6546 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2702]$6544 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2701]$6542 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2700]$6540 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2699]$6538 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2698]$6536 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2697]$6534 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2696]$6532 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2695]$6530 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2694]$6528 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2693]$6526 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2692]$6524 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2691]$6522 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2690]$6520 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2689]$6518 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2688]$6516 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2687]$6514 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2686]$6512 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2685]$6510 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2684]$6508 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2683]$6506 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2682]$6504 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2681]$6502 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2680]$6500 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2679]$6498 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2678]$6496 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2677]$6494 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2676]$6492 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2675]$6490 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2674]$6488 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2673]$6486 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2672]$6484 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2671]$6482 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2670]$6480 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2669]$6478 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2668]$6476 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2667]$6474 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2666]$6472 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2665]$6470 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2664]$6468 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2663]$6466 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2662]$6464 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2661]$6462 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2660]$6460 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2659]$6458 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2658]$6456 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2657]$6454 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2656]$6452 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2655]$6450 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2654]$6448 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2653]$6446 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2652]$6444 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2651]$6442 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2650]$6440 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2649]$6438 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2648]$6436 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2647]$6434 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2646]$6432 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2645]$6430 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2644]$6428 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2643]$6426 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2642]$6424 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2641]$6422 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2640]$6420 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2639]$6418 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2638]$6416 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2637]$6414 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2636]$6412 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2635]$6410 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2634]$6408 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2633]$6406 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2632]$6404 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2631]$6402 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2630]$6400 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2629]$6398 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2628]$6396 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2627]$6394 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2626]$6392 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2625]$6390 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2624]$6388 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2623]$6386 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2622]$6384 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2621]$6382 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2620]$6380 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2619]$6378 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2618]$6376 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2617]$6374 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2616]$6372 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2615]$6370 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2614]$6368 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2613]$6366 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2612]$6364 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2611]$6362 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2610]$6360 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2609]$6358 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2608]$6356 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2607]$6354 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2606]$6352 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2605]$6350 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2604]$6348 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2603]$6346 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2602]$6344 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2601]$6342 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2600]$6340 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2599]$6338 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2598]$6336 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2597]$6334 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2596]$6332 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2595]$6330 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2594]$6328 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2593]$6326 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2592]$6324 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2591]$6322 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2590]$6320 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2589]$6318 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2588]$6316 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2587]$6314 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2586]$6312 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2585]$6310 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2584]$6308 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2583]$6306 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2582]$6304 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2581]$6302 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2580]$6300 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2579]$6298 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2578]$6296 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2577]$6294 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2576]$6292 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2575]$6290 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2574]$6288 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2573]$6286 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2572]$6284 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2571]$6282 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2570]$6280 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2569]$6278 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2568]$6276 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2567]$6274 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2566]$6272 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2565]$6270 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2564]$6268 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2563]$6266 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2562]$6264 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2561]$6262 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2560]$6260 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2559]$6258 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2558]$6256 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2557]$6254 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2556]$6252 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2555]$6250 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2554]$6248 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2553]$6246 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2552]$6244 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2551]$6242 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2550]$6240 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2549]$6238 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2548]$6236 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2547]$6234 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2546]$6232 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2545]$6230 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2544]$6228 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2543]$6226 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2542]$6224 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2541]$6222 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2540]$6220 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2539]$6218 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2538]$6216 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2537]$6214 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2536]$6212 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2535]$6210 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2534]$6208 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2533]$6206 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2532]$6204 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2531]$6202 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2530]$6200 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2529]$6198 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2528]$6196 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2527]$6194 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2526]$6192 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2525]$6190 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2524]$6188 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2523]$6186 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2522]$6184 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2521]$6182 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2520]$6180 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2519]$6178 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2518]$6176 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2517]$6174 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2516]$6172 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2515]$6170 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2514]$6168 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2513]$6166 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2512]$6164 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2511]$6162 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2510]$6160 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2509]$6158 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2508]$6156 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2507]$6154 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2506]$6152 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2505]$6150 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2504]$6148 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2503]$6146 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2502]$6144 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2501]$6142 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2500]$6140 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2499]$6138 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2498]$6136 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2497]$6134 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2496]$6132 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2495]$6130 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2494]$6128 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2493]$6126 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2492]$6124 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2491]$6122 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2490]$6120 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2489]$6118 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2488]$6116 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2487]$6114 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2486]$6112 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2485]$6110 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2484]$6108 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2483]$6106 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2482]$6104 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2481]$6102 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2480]$6100 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2479]$6098 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2478]$6096 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2477]$6094 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2476]$6092 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2475]$6090 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2474]$6088 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2473]$6086 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2472]$6084 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2471]$6082 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2470]$6080 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2469]$6078 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2468]$6076 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2467]$6074 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2466]$6072 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2465]$6070 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2464]$6068 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2463]$6066 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2462]$6064 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2461]$6062 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2460]$6060 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2459]$6058 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2458]$6056 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2457]$6054 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2456]$6052 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2455]$6050 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2454]$6048 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2453]$6046 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2452]$6044 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2451]$6042 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2450]$6040 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2449]$6038 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2448]$6036 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2447]$6034 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2446]$6032 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2445]$6030 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2444]$6028 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2443]$6026 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2442]$6024 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2441]$6022 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2440]$6020 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2439]$6018 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2438]$6016 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2437]$6014 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2436]$6012 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2435]$6010 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2434]$6008 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2433]$6006 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2432]$6004 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2431]$6002 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2430]$6000 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2429]$5998 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2428]$5996 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2427]$5994 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2426]$5992 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2425]$5990 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2424]$5988 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2423]$5986 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2422]$5984 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2421]$5982 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2420]$5980 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2419]$5978 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2418]$5976 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2417]$5974 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2416]$5972 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2415]$5970 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2414]$5968 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2413]$5966 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2412]$5964 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2411]$5962 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2410]$5960 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2409]$5958 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2408]$5956 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2407]$5954 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2406]$5952 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2405]$5950 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2404]$5948 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2403]$5946 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2402]$5944 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2401]$5942 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2400]$5940 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2399]$5938 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2398]$5936 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2397]$5934 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2396]$5932 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2395]$5930 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2394]$5928 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2393]$5926 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2392]$5924 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2391]$5922 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2390]$5920 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2389]$5918 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2388]$5916 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2387]$5914 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2386]$5912 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2385]$5910 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2384]$5908 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2383]$5906 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2382]$5904 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2381]$5902 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2380]$5900 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2379]$5898 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2378]$5896 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2377]$5894 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2376]$5892 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2375]$5890 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2374]$5888 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2373]$5886 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2372]$5884 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2371]$5882 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2370]$5880 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2369]$5878 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2368]$5876 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2367]$5874 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2366]$5872 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2365]$5870 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2364]$5868 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2363]$5866 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2362]$5864 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2361]$5862 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2360]$5860 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2359]$5858 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2358]$5856 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2357]$5854 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2356]$5852 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2355]$5850 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2354]$5848 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2353]$5846 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2352]$5844 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2351]$5842 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2350]$5840 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2349]$5838 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2348]$5836 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2347]$5834 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2346]$5832 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2345]$5830 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2344]$5828 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2343]$5826 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2342]$5824 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2341]$5822 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2340]$5820 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2339]$5818 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2338]$5816 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2337]$5814 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2336]$5812 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2335]$5810 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2334]$5808 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2333]$5806 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2332]$5804 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2331]$5802 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2330]$5800 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2329]$5798 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2328]$5796 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2327]$5794 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2326]$5792 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2325]$5790 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2324]$5788 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2323]$5786 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2322]$5784 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2321]$5782 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2320]$5780 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2319]$5778 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2318]$5776 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2317]$5774 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2316]$5772 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2315]$5770 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2314]$5768 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2313]$5766 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2312]$5764 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2311]$5762 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2310]$5760 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2309]$5758 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2308]$5756 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2307]$5754 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2306]$5752 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2305]$5750 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2304]$5748 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2303]$5746 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2302]$5744 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2301]$5742 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2300]$5740 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2299]$5738 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2298]$5736 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2297]$5734 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2296]$5732 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2295]$5730 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2294]$5728 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2293]$5726 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2292]$5724 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2291]$5722 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2290]$5720 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2289]$5718 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2288]$5716 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2287]$5714 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2286]$5712 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2285]$5710 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2284]$5708 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2283]$5706 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2282]$5704 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2281]$5702 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2280]$5700 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2279]$5698 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2278]$5696 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2277]$5694 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2276]$5692 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2275]$5690 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2274]$5688 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2273]$5686 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2272]$5684 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2271]$5682 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2270]$5680 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2269]$5678 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2268]$5676 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2267]$5674 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2266]$5672 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2265]$5670 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2264]$5668 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2263]$5666 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2262]$5664 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2261]$5662 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2260]$5660 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2259]$5658 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2258]$5656 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2257]$5654 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2256]$5652 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2255]$5650 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2254]$5648 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2253]$5646 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2252]$5644 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2251]$5642 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2250]$5640 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2249]$5638 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2248]$5636 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2247]$5634 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2246]$5632 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2245]$5630 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2244]$5628 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2243]$5626 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2242]$5624 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2241]$5622 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2240]$5620 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2239]$5618 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2238]$5616 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2237]$5614 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2236]$5612 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2235]$5610 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2234]$5608 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2233]$5606 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2232]$5604 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2231]$5602 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2230]$5600 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2229]$5598 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2228]$5596 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2227]$5594 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2226]$5592 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2225]$5590 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2224]$5588 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2223]$5586 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2222]$5584 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2221]$5582 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2220]$5580 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2219]$5578 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2218]$5576 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2217]$5574 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2216]$5572 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2215]$5570 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2214]$5568 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2213]$5566 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2212]$5564 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2211]$5562 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2210]$5560 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2209]$5558 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2208]$5556 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2207]$5554 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2206]$5552 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2205]$5550 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2204]$5548 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2203]$5546 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2202]$5544 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2201]$5542 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2200]$5540 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2199]$5538 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2198]$5536 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2197]$5534 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2196]$5532 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2195]$5530 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2194]$5528 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2193]$5526 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2192]$5524 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2191]$5522 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2190]$5520 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2189]$5518 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2188]$5516 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2187]$5514 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2186]$5512 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2185]$5510 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2184]$5508 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2183]$5506 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2182]$5504 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2181]$5502 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2180]$5500 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2179]$5498 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2178]$5496 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2177]$5494 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2176]$5492 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2175]$5490 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2174]$5488 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2173]$5486 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2172]$5484 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2171]$5482 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2170]$5480 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2169]$5478 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2168]$5476 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2167]$5474 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2166]$5472 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2165]$5470 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2164]$5468 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2163]$5466 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2162]$5464 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2161]$5462 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2160]$5460 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2159]$5458 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2158]$5456 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2157]$5454 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2156]$5452 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2155]$5450 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2154]$5448 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2153]$5446 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2152]$5444 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2151]$5442 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2150]$5440 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2149]$5438 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2148]$5436 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2147]$5434 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2146]$5432 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2145]$5430 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2144]$5428 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2143]$5426 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2142]$5424 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2141]$5422 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2140]$5420 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2139]$5418 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2138]$5416 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2137]$5414 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2136]$5412 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2135]$5410 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2134]$5408 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2133]$5406 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2132]$5404 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2131]$5402 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2130]$5400 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2129]$5398 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2128]$5396 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2127]$5394 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2126]$5392 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2125]$5390 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2124]$5388 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2123]$5386 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2122]$5384 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2121]$5382 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2120]$5380 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2119]$5378 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2118]$5376 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2117]$5374 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2116]$5372 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2115]$5370 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2114]$5368 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2113]$5366 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2112]$5364 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2111]$5362 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2110]$5360 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2109]$5358 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2108]$5356 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2107]$5354 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2106]$5352 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2105]$5350 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2104]$5348 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2103]$5346 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2102]$5344 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2101]$5342 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2100]$5340 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2099]$5338 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2098]$5336 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2097]$5334 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2096]$5332 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2095]$5330 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2094]$5328 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2093]$5326 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2092]$5324 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2091]$5322 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2090]$5320 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2089]$5318 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2088]$5316 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2087]$5314 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2086]$5312 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2085]$5310 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2084]$5308 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2083]$5306 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2082]$5304 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2081]$5302 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2080]$5300 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2079]$5298 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2078]$5296 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2077]$5294 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2076]$5292 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2075]$5290 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2074]$5288 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2073]$5286 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2072]$5284 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2071]$5282 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2070]$5280 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2069]$5278 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2068]$5276 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2067]$5274 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2066]$5272 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2065]$5270 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2064]$5268 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2063]$5266 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2062]$5264 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2061]$5262 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2060]$5260 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2059]$5258 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2058]$5256 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2057]$5254 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2056]$5252 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2055]$5250 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2054]$5248 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2053]$5246 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2052]$5244 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2051]$5242 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2050]$5240 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2049]$5238 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2048]$5236 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2047]$5234 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2046]$5232 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2045]$5230 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2044]$5228 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2043]$5226 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2042]$5224 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2041]$5222 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2040]$5220 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2039]$5218 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2038]$5216 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2037]$5214 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2036]$5212 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2035]$5210 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2034]$5208 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2033]$5206 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2032]$5204 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2031]$5202 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2030]$5200 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2029]$5198 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2028]$5196 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2027]$5194 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2026]$5192 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2025]$5190 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2024]$5188 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2023]$5186 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2022]$5184 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2021]$5182 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2020]$5180 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2019]$5178 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2018]$5176 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2017]$5174 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2016]$5172 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2015]$5170 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2014]$5168 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2013]$5166 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2012]$5164 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2011]$5162 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2010]$5160 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2009]$5158 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2008]$5156 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2007]$5154 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2006]$5152 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2005]$5150 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2004]$5148 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2003]$5146 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2002]$5144 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2001]$5142 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2000]$5140 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1999]$5138 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1998]$5136 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1997]$5134 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1996]$5132 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1995]$5130 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1994]$5128 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1993]$5126 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1992]$5124 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1991]$5122 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1990]$5120 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1989]$5118 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1988]$5116 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1987]$5114 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1986]$5112 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1985]$5110 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1984]$5108 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1983]$5106 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1982]$5104 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1981]$5102 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1980]$5100 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1979]$5098 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1978]$5096 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1977]$5094 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1976]$5092 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1975]$5090 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1974]$5088 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1973]$5086 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1972]$5084 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1971]$5082 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1970]$5080 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1969]$5078 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1968]$5076 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1967]$5074 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1966]$5072 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1965]$5070 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1964]$5068 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1963]$5066 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1962]$5064 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1961]$5062 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1960]$5060 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1959]$5058 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1958]$5056 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1957]$5054 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1956]$5052 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1955]$5050 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1954]$5048 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1953]$5046 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1952]$5044 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1951]$5042 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1950]$5040 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1949]$5038 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1948]$5036 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1947]$5034 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1946]$5032 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1945]$5030 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1944]$5028 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1943]$5026 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1942]$5024 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1941]$5022 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1940]$5020 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1939]$5018 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1938]$5016 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1937]$5014 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1936]$5012 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1935]$5010 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1934]$5008 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1933]$5006 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1932]$5004 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1931]$5002 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1930]$5000 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1929]$4998 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1928]$4996 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1927]$4994 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1926]$4992 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1925]$4990 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1924]$4988 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1923]$4986 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1922]$4984 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1921]$4982 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1920]$4980 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1919]$4978 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1918]$4976 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1917]$4974 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1916]$4972 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1915]$4970 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1914]$4968 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1913]$4966 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1912]$4964 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1911]$4962 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1910]$4960 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1909]$4958 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1908]$4956 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1907]$4954 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1906]$4952 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1905]$4950 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1904]$4948 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1903]$4946 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1902]$4944 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1901]$4942 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1900]$4940 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1899]$4938 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1898]$4936 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1897]$4934 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1896]$4932 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1895]$4930 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1894]$4928 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1893]$4926 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1892]$4924 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1891]$4922 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1890]$4920 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1889]$4918 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1888]$4916 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1887]$4914 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1886]$4912 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1885]$4910 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1884]$4908 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1883]$4906 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1882]$4904 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1881]$4902 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1880]$4900 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1879]$4898 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1878]$4896 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1877]$4894 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1876]$4892 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1875]$4890 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1874]$4888 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1873]$4886 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1872]$4884 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1871]$4882 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1870]$4880 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1869]$4878 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1868]$4876 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1867]$4874 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1866]$4872 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1865]$4870 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1864]$4868 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1863]$4866 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1862]$4864 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1861]$4862 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1860]$4860 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1859]$4858 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1858]$4856 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1857]$4854 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1856]$4852 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1855]$4850 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1854]$4848 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1853]$4846 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1852]$4844 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1851]$4842 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1850]$4840 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1849]$4838 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1848]$4836 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1847]$4834 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1846]$4832 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1845]$4830 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1844]$4828 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1843]$4826 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1842]$4824 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1841]$4822 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1840]$4820 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1839]$4818 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1838]$4816 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1837]$4814 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1836]$4812 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1835]$4810 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1834]$4808 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1833]$4806 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1832]$4804 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1831]$4802 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1830]$4800 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1829]$4798 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1828]$4796 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1827]$4794 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1826]$4792 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1825]$4790 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1824]$4788 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1823]$4786 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1822]$4784 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1821]$4782 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1820]$4780 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1819]$4778 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1818]$4776 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1817]$4774 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1816]$4772 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1815]$4770 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1814]$4768 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1813]$4766 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1812]$4764 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1811]$4762 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1810]$4760 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1809]$4758 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1808]$4756 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1807]$4754 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1806]$4752 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1805]$4750 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1804]$4748 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1803]$4746 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1802]$4744 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1801]$4742 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1800]$4740 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1799]$4738 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1798]$4736 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1797]$4734 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1796]$4732 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1795]$4730 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1794]$4728 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1793]$4726 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1792]$4724 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1791]$4722 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1790]$4720 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1789]$4718 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1788]$4716 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1787]$4714 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1786]$4712 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1785]$4710 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1784]$4708 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1783]$4706 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1782]$4704 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1781]$4702 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1780]$4700 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1779]$4698 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1778]$4696 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1777]$4694 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1776]$4692 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1775]$4690 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1774]$4688 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1773]$4686 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1772]$4684 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1771]$4682 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1770]$4680 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1769]$4678 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1768]$4676 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1767]$4674 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1766]$4672 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1765]$4670 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1764]$4668 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1763]$4666 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1762]$4664 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1761]$4662 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1760]$4660 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1759]$4658 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1758]$4656 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1757]$4654 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1756]$4652 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1755]$4650 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1754]$4648 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1753]$4646 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1752]$4644 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1751]$4642 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1750]$4640 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1749]$4638 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1748]$4636 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1747]$4634 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1746]$4632 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1745]$4630 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1744]$4628 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1743]$4626 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1742]$4624 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1741]$4622 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1740]$4620 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1739]$4618 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1738]$4616 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1737]$4614 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1736]$4612 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1735]$4610 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1734]$4608 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1733]$4606 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1732]$4604 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1731]$4602 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1730]$4600 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1729]$4598 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1728]$4596 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1727]$4594 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1726]$4592 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1725]$4590 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1724]$4588 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1723]$4586 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1722]$4584 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1721]$4582 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1720]$4580 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1719]$4578 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1718]$4576 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1717]$4574 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1716]$4572 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1715]$4570 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1714]$4568 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1713]$4566 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1712]$4564 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1711]$4562 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1710]$4560 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1709]$4558 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1708]$4556 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1707]$4554 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1706]$4552 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1705]$4550 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1704]$4548 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1703]$4546 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1702]$4544 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1701]$4542 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1700]$4540 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1699]$4538 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1698]$4536 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1697]$4534 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1696]$4532 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1695]$4530 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1694]$4528 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1693]$4526 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1692]$4524 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1691]$4522 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1690]$4520 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1689]$4518 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1688]$4516 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1687]$4514 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1686]$4512 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1685]$4510 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1684]$4508 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1683]$4506 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1682]$4504 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1681]$4502 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1680]$4500 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1679]$4498 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1678]$4496 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1677]$4494 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1676]$4492 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1675]$4490 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1674]$4488 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1673]$4486 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1672]$4484 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1671]$4482 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1670]$4480 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1669]$4478 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1668]$4476 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1667]$4474 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1666]$4472 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1665]$4470 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1664]$4468 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1663]$4466 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1662]$4464 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1661]$4462 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1660]$4460 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1659]$4458 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1658]$4456 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1657]$4454 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1656]$4452 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1655]$4450 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1654]$4448 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1653]$4446 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1652]$4444 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1651]$4442 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1650]$4440 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1649]$4438 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1648]$4436 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1647]$4434 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1646]$4432 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1645]$4430 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1644]$4428 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1643]$4426 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1642]$4424 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1641]$4422 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1640]$4420 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1639]$4418 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1638]$4416 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1637]$4414 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1636]$4412 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1635]$4410 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1634]$4408 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1633]$4406 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1632]$4404 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1631]$4402 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1630]$4400 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1629]$4398 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1628]$4396 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1627]$4394 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1626]$4392 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1625]$4390 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1624]$4388 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1623]$4386 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1622]$4384 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1621]$4382 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1620]$4380 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1619]$4378 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1618]$4376 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1617]$4374 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1616]$4372 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1615]$4370 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1614]$4368 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1613]$4366 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1612]$4364 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1611]$4362 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1610]$4360 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1609]$4358 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1608]$4356 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1607]$4354 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1606]$4352 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1605]$4350 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1604]$4348 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1603]$4346 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1602]$4344 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1601]$4342 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1600]$4340 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1599]$4338 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1598]$4336 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1597]$4334 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1596]$4332 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1595]$4330 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1594]$4328 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1593]$4326 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1592]$4324 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1591]$4322 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1590]$4320 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1589]$4318 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1588]$4316 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1587]$4314 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1586]$4312 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1585]$4310 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1584]$4308 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1583]$4306 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1582]$4304 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1581]$4302 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1580]$4300 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1579]$4298 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1578]$4296 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1577]$4294 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1576]$4292 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1575]$4290 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1574]$4288 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1573]$4286 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1572]$4284 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1571]$4282 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1570]$4280 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1569]$4278 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1568]$4276 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1567]$4274 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1566]$4272 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1565]$4270 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1564]$4268 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1563]$4266 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1562]$4264 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1561]$4262 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1560]$4260 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1559]$4258 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1558]$4256 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1557]$4254 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1556]$4252 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1555]$4250 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1554]$4248 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1553]$4246 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1552]$4244 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1551]$4242 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1550]$4240 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1549]$4238 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1548]$4236 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1547]$4234 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1546]$4232 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1545]$4230 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1544]$4228 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1543]$4226 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1542]$4224 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1541]$4222 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1540]$4220 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1539]$4218 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1538]$4216 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1537]$4214 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1536]$4212 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1535]$4210 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1534]$4208 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1533]$4206 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1532]$4204 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1531]$4202 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1530]$4200 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1529]$4198 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1528]$4196 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1527]$4194 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1526]$4192 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1525]$4190 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1524]$4188 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1523]$4186 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1522]$4184 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1521]$4182 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1520]$4180 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1519]$4178 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1518]$4176 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1517]$4174 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1516]$4172 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1515]$4170 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1514]$4168 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1513]$4166 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1512]$4164 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1511]$4162 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1510]$4160 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1509]$4158 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1508]$4156 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1507]$4154 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1506]$4152 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1505]$4150 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1504]$4148 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1503]$4146 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1502]$4144 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1501]$4142 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1500]$4140 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1499]$4138 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1498]$4136 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1497]$4134 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1496]$4132 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1495]$4130 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1494]$4128 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1493]$4126 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1492]$4124 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1491]$4122 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1490]$4120 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1489]$4118 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1488]$4116 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1487]$4114 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1486]$4112 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1485]$4110 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1484]$4108 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1483]$4106 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1482]$4104 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1481]$4102 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1480]$4100 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1479]$4098 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1478]$4096 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1477]$4094 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1476]$4092 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1475]$4090 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1474]$4088 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1473]$4086 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1472]$4084 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1471]$4082 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1470]$4080 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1469]$4078 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1468]$4076 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1467]$4074 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1466]$4072 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1465]$4070 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1464]$4068 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1463]$4066 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1462]$4064 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1461]$4062 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1460]$4060 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1459]$4058 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1458]$4056 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1457]$4054 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1456]$4052 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1455]$4050 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1454]$4048 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1453]$4046 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1452]$4044 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1451]$4042 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1450]$4040 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1449]$4038 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1448]$4036 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1447]$4034 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1446]$4032 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1445]$4030 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1444]$4028 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1443]$4026 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1442]$4024 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1441]$4022 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1440]$4020 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1439]$4018 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1438]$4016 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1437]$4014 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1436]$4012 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1435]$4010 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1434]$4008 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1433]$4006 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1432]$4004 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1431]$4002 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1430]$4000 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1429]$3998 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1428]$3996 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1427]$3994 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1426]$3992 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1425]$3990 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1424]$3988 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1423]$3986 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1422]$3984 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1421]$3982 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1420]$3980 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1419]$3978 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1418]$3976 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1417]$3974 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1416]$3972 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1415]$3970 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1414]$3968 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1413]$3966 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1412]$3964 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1411]$3962 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1410]$3960 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1409]$3958 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1408]$3956 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1407]$3954 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1406]$3952 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1405]$3950 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1404]$3948 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1403]$3946 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1402]$3944 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1401]$3942 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1400]$3940 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1399]$3938 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1398]$3936 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1397]$3934 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1396]$3932 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1395]$3930 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1394]$3928 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1393]$3926 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1392]$3924 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1391]$3922 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1390]$3920 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1389]$3918 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1388]$3916 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1387]$3914 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1386]$3912 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1385]$3910 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1384]$3908 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1383]$3906 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1382]$3904 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1381]$3902 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1380]$3900 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1379]$3898 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1378]$3896 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1377]$3894 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1376]$3892 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1375]$3890 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1374]$3888 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1373]$3886 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1372]$3884 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1371]$3882 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1370]$3880 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1369]$3878 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1368]$3876 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1367]$3874 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1366]$3872 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1365]$3870 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1364]$3868 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1363]$3866 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1362]$3864 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1361]$3862 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1360]$3860 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1359]$3858 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1358]$3856 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1357]$3854 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1356]$3852 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1355]$3850 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1354]$3848 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1353]$3846 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1352]$3844 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1351]$3842 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1350]$3840 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1349]$3838 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1348]$3836 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1347]$3834 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1346]$3832 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1345]$3830 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1344]$3828 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1343]$3826 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1342]$3824 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1341]$3822 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1340]$3820 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1339]$3818 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1338]$3816 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1337]$3814 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1336]$3812 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1335]$3810 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1334]$3808 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1333]$3806 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1332]$3804 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1331]$3802 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1330]$3800 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1329]$3798 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1328]$3796 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1327]$3794 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1326]$3792 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1325]$3790 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1324]$3788 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1323]$3786 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1322]$3784 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1321]$3782 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1320]$3780 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1319]$3778 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1318]$3776 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1317]$3774 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1316]$3772 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1315]$3770 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1314]$3768 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1313]$3766 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1312]$3764 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1311]$3762 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1310]$3760 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1309]$3758 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1308]$3756 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1307]$3754 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1306]$3752 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1305]$3750 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1304]$3748 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1303]$3746 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1302]$3744 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1301]$3742 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1300]$3740 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1299]$3738 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1298]$3736 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1297]$3734 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1296]$3732 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1295]$3730 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1294]$3728 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1293]$3726 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1292]$3724 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1291]$3722 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1290]$3720 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1289]$3718 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1288]$3716 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1287]$3714 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1286]$3712 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1285]$3710 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1284]$3708 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1283]$3706 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1282]$3704 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1281]$3702 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1280]$3700 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1279]$3698 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1278]$3696 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1277]$3694 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1276]$3692 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1275]$3690 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1274]$3688 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1273]$3686 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1272]$3684 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1271]$3682 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1270]$3680 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1269]$3678 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1268]$3676 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1267]$3674 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1266]$3672 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1265]$3670 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1264]$3668 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1263]$3666 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1262]$3664 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1261]$3662 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1260]$3660 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1259]$3658 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1258]$3656 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1257]$3654 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1256]$3652 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1255]$3650 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1254]$3648 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1253]$3646 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1252]$3644 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1251]$3642 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1250]$3640 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1249]$3638 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1248]$3636 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1247]$3634 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1246]$3632 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1245]$3630 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1244]$3628 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1243]$3626 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1242]$3624 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1241]$3622 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1240]$3620 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1239]$3618 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1238]$3616 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1237]$3614 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1236]$3612 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1235]$3610 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1234]$3608 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1233]$3606 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1232]$3604 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1231]$3602 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1230]$3600 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1229]$3598 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1228]$3596 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1227]$3594 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1226]$3592 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1225]$3590 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1224]$3588 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1223]$3586 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1222]$3584 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1221]$3582 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1220]$3580 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1219]$3578 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1218]$3576 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1217]$3574 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1216]$3572 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1215]$3570 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1214]$3568 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1213]$3566 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1212]$3564 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1211]$3562 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1210]$3560 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1209]$3558 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1208]$3556 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1207]$3554 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1206]$3552 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1205]$3550 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1204]$3548 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1203]$3546 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1202]$3544 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1201]$3542 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1200]$3540 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1199]$3538 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1198]$3536 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1197]$3534 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1196]$3532 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1195]$3530 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1194]$3528 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1193]$3526 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1192]$3524 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1191]$3522 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1190]$3520 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1189]$3518 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1188]$3516 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1187]$3514 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1186]$3512 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1185]$3510 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1184]$3508 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1183]$3506 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1182]$3504 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1181]$3502 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1180]$3500 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1179]$3498 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1178]$3496 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1177]$3494 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1176]$3492 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1175]$3490 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1174]$3488 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1173]$3486 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1172]$3484 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1171]$3482 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1170]$3480 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1169]$3478 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1168]$3476 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1167]$3474 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1166]$3472 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1165]$3470 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1164]$3468 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1163]$3466 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1162]$3464 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1161]$3462 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1160]$3460 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1159]$3458 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1158]$3456 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1157]$3454 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1156]$3452 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1155]$3450 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1154]$3448 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1153]$3446 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1152]$3444 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1151]$3442 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1150]$3440 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1149]$3438 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1148]$3436 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1147]$3434 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1146]$3432 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1145]$3430 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1144]$3428 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1143]$3426 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1142]$3424 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1141]$3422 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1140]$3420 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1139]$3418 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1138]$3416 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1137]$3414 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1136]$3412 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1135]$3410 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1134]$3408 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1133]$3406 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1132]$3404 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1131]$3402 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1130]$3400 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1129]$3398 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1128]$3396 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1127]$3394 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1126]$3392 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1125]$3390 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1124]$3388 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1123]$3386 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1122]$3384 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1121]$3382 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1120]$3380 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1119]$3378 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1118]$3376 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1117]$3374 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1116]$3372 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1115]$3370 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1114]$3368 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1113]$3366 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1112]$3364 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1111]$3362 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1110]$3360 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1109]$3358 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1108]$3356 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1107]$3354 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1106]$3352 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1105]$3350 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1104]$3348 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1103]$3346 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1102]$3344 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1101]$3342 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1100]$3340 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1099]$3338 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1098]$3336 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1097]$3334 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1096]$3332 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1095]$3330 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1094]$3328 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1093]$3326 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1092]$3324 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1091]$3322 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1090]$3320 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1089]$3318 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1088]$3316 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1087]$3314 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1086]$3312 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1085]$3310 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1084]$3308 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1083]$3306 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1082]$3304 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1081]$3302 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1080]$3300 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1079]$3298 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1078]$3296 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1077]$3294 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1076]$3292 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1075]$3290 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1074]$3288 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1073]$3286 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1072]$3284 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1071]$3282 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1070]$3280 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1069]$3278 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1068]$3276 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1067]$3274 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1066]$3272 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1065]$3270 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1064]$3268 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1063]$3266 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1062]$3264 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1061]$3262 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1060]$3260 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1059]$3258 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1058]$3256 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1057]$3254 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1056]$3252 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1055]$3250 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1054]$3248 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1053]$3246 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1052]$3244 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1051]$3242 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1050]$3240 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1049]$3238 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1048]$3236 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1047]$3234 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1046]$3232 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1045]$3230 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1044]$3228 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1043]$3226 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1042]$3224 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1041]$3222 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1040]$3220 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1039]$3218 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1038]$3216 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1037]$3214 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1036]$3212 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1035]$3210 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1034]$3208 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1033]$3206 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1032]$3204 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1031]$3202 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1030]$3200 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1029]$3198 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1028]$3196 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1027]$3194 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1026]$3192 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1025]$3190 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1024]$3188 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1023]$3186 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1022]$3184 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1021]$3182 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1020]$3180 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1019]$3178 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1018]$3176 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1017]$3174 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1016]$3172 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1015]$3170 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1014]$3168 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1013]$3166 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1012]$3164 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1011]$3162 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1010]$3160 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1009]$3158 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1008]$3156 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1007]$3154 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1006]$3152 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1005]$3150 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1004]$3148 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1003]$3146 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1002]$3144 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1001]$3142 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1000]$3140 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[999]$3138 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[998]$3136 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[997]$3134 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[996]$3132 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[995]$3130 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[994]$3128 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[993]$3126 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[992]$3124 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[991]$3122 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[990]$3120 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[989]$3118 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[988]$3116 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[987]$3114 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[986]$3112 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[985]$3110 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[984]$3108 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[983]$3106 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[982]$3104 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[981]$3102 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[980]$3100 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[979]$3098 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[978]$3096 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[977]$3094 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[976]$3092 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[975]$3090 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[974]$3088 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[973]$3086 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[972]$3084 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[971]$3082 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[970]$3080 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[969]$3078 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[968]$3076 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[967]$3074 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[966]$3072 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[965]$3070 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[964]$3068 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[963]$3066 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[962]$3064 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[961]$3062 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[960]$3060 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[959]$3058 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[958]$3056 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[957]$3054 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[956]$3052 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[955]$3050 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[954]$3048 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[953]$3046 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[952]$3044 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[951]$3042 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[950]$3040 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[949]$3038 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[948]$3036 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[947]$3034 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[946]$3032 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[945]$3030 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[944]$3028 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[943]$3026 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[942]$3024 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[941]$3022 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[940]$3020 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[939]$3018 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[938]$3016 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[937]$3014 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[936]$3012 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[935]$3010 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[934]$3008 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[933]$3006 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[932]$3004 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[931]$3002 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[930]$3000 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[929]$2998 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[928]$2996 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[927]$2994 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[926]$2992 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[925]$2990 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[924]$2988 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[923]$2986 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[922]$2984 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[921]$2982 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[920]$2980 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[919]$2978 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[918]$2976 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[917]$2974 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[916]$2972 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[915]$2970 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[914]$2968 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[913]$2966 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[912]$2964 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[911]$2962 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[910]$2960 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[909]$2958 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[908]$2956 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[907]$2954 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[906]$2952 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[905]$2950 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[904]$2948 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[903]$2946 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[902]$2944 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[901]$2942 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[900]$2940 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[899]$2938 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[898]$2936 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[897]$2934 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[896]$2932 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[895]$2930 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[894]$2928 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[893]$2926 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[892]$2924 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[891]$2922 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[890]$2920 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[889]$2918 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[888]$2916 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[887]$2914 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[886]$2912 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[885]$2910 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[884]$2908 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[883]$2906 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[882]$2904 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[881]$2902 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[880]$2900 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[879]$2898 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[878]$2896 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[877]$2894 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[876]$2892 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[875]$2890 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[874]$2888 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[873]$2886 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[872]$2884 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[871]$2882 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[870]$2880 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[869]$2878 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[868]$2876 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[867]$2874 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[866]$2872 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[865]$2870 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[864]$2868 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[863]$2866 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[862]$2864 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[861]$2862 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[860]$2860 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[859]$2858 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[858]$2856 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[857]$2854 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[856]$2852 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[855]$2850 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[854]$2848 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[853]$2846 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[852]$2844 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[851]$2842 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[850]$2840 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[849]$2838 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[848]$2836 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[847]$2834 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[846]$2832 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[845]$2830 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[844]$2828 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[843]$2826 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[842]$2824 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[841]$2822 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[840]$2820 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[839]$2818 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[838]$2816 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[837]$2814 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[836]$2812 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[835]$2810 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[834]$2808 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[833]$2806 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[832]$2804 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[831]$2802 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[830]$2800 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[829]$2798 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[828]$2796 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[827]$2794 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[826]$2792 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[825]$2790 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[824]$2788 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[823]$2786 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[822]$2784 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[821]$2782 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[820]$2780 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[819]$2778 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[818]$2776 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[817]$2774 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[816]$2772 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[815]$2770 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[814]$2768 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[813]$2766 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[812]$2764 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[811]$2762 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[810]$2760 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[809]$2758 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[808]$2756 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[807]$2754 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[806]$2752 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[805]$2750 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[804]$2748 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[803]$2746 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[802]$2744 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[801]$2742 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[800]$2740 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[799]$2738 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[798]$2736 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[797]$2734 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[796]$2732 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[795]$2730 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[794]$2728 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[793]$2726 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[792]$2724 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[791]$2722 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[790]$2720 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[789]$2718 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[788]$2716 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[787]$2714 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[786]$2712 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[785]$2710 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[784]$2708 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[783]$2706 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[782]$2704 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[781]$2702 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[780]$2700 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[779]$2698 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[778]$2696 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[777]$2694 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[776]$2692 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[775]$2690 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[774]$2688 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[773]$2686 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[772]$2684 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[771]$2682 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[770]$2680 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[769]$2678 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[768]$2676 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[767]$2674 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[766]$2672 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[765]$2670 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[764]$2668 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[763]$2666 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[762]$2664 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[761]$2662 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[760]$2660 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[759]$2658 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[758]$2656 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[757]$2654 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[756]$2652 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[755]$2650 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[754]$2648 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[753]$2646 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[752]$2644 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[751]$2642 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[750]$2640 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[749]$2638 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[748]$2636 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[747]$2634 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[746]$2632 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[745]$2630 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[744]$2628 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[743]$2626 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[742]$2624 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[741]$2622 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[740]$2620 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[739]$2618 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[738]$2616 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[737]$2614 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[736]$2612 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[735]$2610 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[734]$2608 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[733]$2606 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[732]$2604 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[731]$2602 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[730]$2600 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[729]$2598 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[728]$2596 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[727]$2594 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[726]$2592 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[725]$2590 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[724]$2588 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[723]$2586 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[722]$2584 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[721]$2582 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[720]$2580 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[719]$2578 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[718]$2576 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[717]$2574 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[716]$2572 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[715]$2570 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[714]$2568 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[713]$2566 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[712]$2564 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[711]$2562 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[710]$2560 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[709]$2558 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[708]$2556 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[707]$2554 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[706]$2552 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[705]$2550 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[704]$2548 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[703]$2546 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[702]$2544 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[701]$2542 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[700]$2540 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[699]$2538 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[698]$2536 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[697]$2534 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[696]$2532 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[695]$2530 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[694]$2528 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[693]$2526 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[692]$2524 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[691]$2522 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[690]$2520 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[689]$2518 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[688]$2516 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[687]$2514 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[686]$2512 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[685]$2510 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[684]$2508 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[683]$2506 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[682]$2504 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[681]$2502 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[680]$2500 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[679]$2498 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[678]$2496 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[677]$2494 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[676]$2492 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[675]$2490 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[674]$2488 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[673]$2486 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[672]$2484 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[671]$2482 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[670]$2480 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[669]$2478 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[668]$2476 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[667]$2474 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[666]$2472 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[665]$2470 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[664]$2468 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[663]$2466 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[662]$2464 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[661]$2462 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[660]$2460 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[659]$2458 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[658]$2456 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[657]$2454 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[656]$2452 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[655]$2450 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[654]$2448 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[653]$2446 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[652]$2444 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[651]$2442 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[650]$2440 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[649]$2438 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[648]$2436 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[647]$2434 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[646]$2432 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[645]$2430 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[644]$2428 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[643]$2426 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[642]$2424 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[641]$2422 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[640]$2420 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[639]$2418 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[638]$2416 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[637]$2414 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[636]$2412 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[635]$2410 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[634]$2408 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[633]$2406 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[632]$2404 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[631]$2402 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[630]$2400 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[629]$2398 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[628]$2396 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[627]$2394 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[626]$2392 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[625]$2390 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[624]$2388 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[623]$2386 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[622]$2384 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[621]$2382 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[620]$2380 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[619]$2378 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[618]$2376 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[617]$2374 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[616]$2372 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[615]$2370 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[614]$2368 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[613]$2366 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[612]$2364 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[611]$2362 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[610]$2360 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[609]$2358 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[608]$2356 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[607]$2354 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[606]$2352 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[605]$2350 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[604]$2348 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[603]$2346 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[602]$2344 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[601]$2342 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[600]$2340 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[599]$2338 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[598]$2336 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[597]$2334 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[596]$2332 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[595]$2330 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[594]$2328 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[593]$2326 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[592]$2324 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[591]$2322 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[590]$2320 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[589]$2318 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[588]$2316 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[587]$2314 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[586]$2312 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[585]$2310 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[584]$2308 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[583]$2306 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[582]$2304 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[581]$2302 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[580]$2300 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[579]$2298 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[578]$2296 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[577]$2294 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[576]$2292 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[575]$2290 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[574]$2288 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[573]$2286 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[572]$2284 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[571]$2282 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[570]$2280 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[569]$2278 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[568]$2276 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[567]$2274 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[566]$2272 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[565]$2270 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[564]$2268 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[563]$2266 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[562]$2264 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[561]$2262 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[560]$2260 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[559]$2258 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[558]$2256 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[557]$2254 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[556]$2252 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[555]$2250 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[554]$2248 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[553]$2246 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[552]$2244 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[551]$2242 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[550]$2240 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[549]$2238 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[548]$2236 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[547]$2234 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[546]$2232 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[545]$2230 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[544]$2228 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[543]$2226 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[542]$2224 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[541]$2222 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[540]$2220 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[539]$2218 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[538]$2216 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[537]$2214 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[536]$2212 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[535]$2210 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[534]$2208 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[533]$2206 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[532]$2204 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[531]$2202 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[530]$2200 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[529]$2198 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[528]$2196 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[527]$2194 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[526]$2192 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[525]$2190 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[524]$2188 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[523]$2186 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[522]$2184 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[521]$2182 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[520]$2180 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[519]$2178 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[518]$2176 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[517]$2174 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[516]$2172 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[515]$2170 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[514]$2168 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[513]$2166 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[512]$2164 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[511]$2162 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[510]$2160 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[509]$2158 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[508]$2156 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[507]$2154 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[506]$2152 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[505]$2150 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[504]$2148 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[503]$2146 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[502]$2144 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[501]$2142 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[500]$2140 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[499]$2138 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[498]$2136 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[497]$2134 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[496]$2132 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[495]$2130 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[494]$2128 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[493]$2126 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[492]$2124 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[491]$2122 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[490]$2120 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[489]$2118 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[488]$2116 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[487]$2114 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[486]$2112 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[485]$2110 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[484]$2108 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[483]$2106 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[482]$2104 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[481]$2102 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[480]$2100 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[479]$2098 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[478]$2096 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[477]$2094 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[476]$2092 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[475]$2090 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[474]$2088 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[473]$2086 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[472]$2084 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[471]$2082 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[470]$2080 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[469]$2078 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[468]$2076 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[467]$2074 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[466]$2072 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[465]$2070 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[464]$2068 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[463]$2066 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[462]$2064 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[461]$2062 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[460]$2060 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[459]$2058 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[458]$2056 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[457]$2054 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[456]$2052 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[455]$2050 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[454]$2048 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[453]$2046 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[452]$2044 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[451]$2042 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[450]$2040 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[449]$2038 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[448]$2036 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[447]$2034 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[446]$2032 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[445]$2030 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[444]$2028 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[443]$2026 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[442]$2024 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[441]$2022 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[440]$2020 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[439]$2018 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[438]$2016 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[437]$2014 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[436]$2012 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[435]$2010 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[434]$2008 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[433]$2006 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[432]$2004 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[431]$2002 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[430]$2000 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[429]$1998 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[428]$1996 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[427]$1994 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[426]$1992 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[425]$1990 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[424]$1988 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[423]$1986 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[422]$1984 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[421]$1982 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[420]$1980 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[419]$1978 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[418]$1976 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[417]$1974 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[416]$1972 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[415]$1970 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[414]$1968 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[413]$1966 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[412]$1964 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[411]$1962 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[410]$1960 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[409]$1958 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[408]$1956 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[407]$1954 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[406]$1952 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[405]$1950 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[404]$1948 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[403]$1946 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[402]$1944 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[401]$1942 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[400]$1940 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[399]$1938 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[398]$1936 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[397]$1934 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[396]$1932 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[395]$1930 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[394]$1928 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[393]$1926 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[392]$1924 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[391]$1922 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[390]$1920 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[389]$1918 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[388]$1916 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[387]$1914 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[386]$1912 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[385]$1910 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[384]$1908 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[383]$1906 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[382]$1904 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[381]$1902 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[380]$1900 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[379]$1898 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[378]$1896 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[377]$1894 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[376]$1892 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[375]$1890 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[374]$1888 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[373]$1886 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[372]$1884 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[371]$1882 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[370]$1880 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[369]$1878 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[368]$1876 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[367]$1874 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[366]$1872 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[365]$1870 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[364]$1868 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[363]$1866 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[362]$1864 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[361]$1862 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[360]$1860 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[359]$1858 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[358]$1856 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[357]$1854 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[356]$1852 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[355]$1850 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[354]$1848 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[353]$1846 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[352]$1844 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[351]$1842 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[350]$1840 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[349]$1838 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[348]$1836 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[347]$1834 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[346]$1832 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[345]$1830 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[344]$1828 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[343]$1826 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[342]$1824 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[341]$1822 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[340]$1820 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[339]$1818 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[338]$1816 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[337]$1814 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[336]$1812 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[335]$1810 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[334]$1808 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[333]$1806 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[332]$1804 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[331]$1802 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[330]$1800 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[329]$1798 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[328]$1796 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[327]$1794 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[326]$1792 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[325]$1790 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[324]$1788 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[323]$1786 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[322]$1784 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[321]$1782 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[320]$1780 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[319]$1778 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[318]$1776 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[317]$1774 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[316]$1772 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[315]$1770 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[314]$1768 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[313]$1766 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[312]$1764 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[311]$1762 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[310]$1760 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[309]$1758 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[308]$1756 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[307]$1754 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[306]$1752 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[305]$1750 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[304]$1748 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[303]$1746 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[302]$1744 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[301]$1742 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[300]$1740 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[299]$1738 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[298]$1736 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[297]$1734 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[296]$1732 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[295]$1730 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[294]$1728 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[293]$1726 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[292]$1724 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[291]$1722 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[290]$1720 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[289]$1718 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[288]$1716 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[287]$1714 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[286]$1712 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[285]$1710 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[284]$1708 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[283]$1706 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[282]$1704 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[281]$1702 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[280]$1700 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[279]$1698 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[278]$1696 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[277]$1694 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[276]$1692 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[275]$1690 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[274]$1688 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[273]$1686 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[272]$1684 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[271]$1682 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[270]$1680 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[269]$1678 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[268]$1676 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[267]$1674 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[266]$1672 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[265]$1670 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[264]$1668 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[263]$1666 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[262]$1664 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[261]$1662 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[260]$1660 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[259]$1658 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[258]$1656 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[257]$1654 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[256]$1652 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[255]$1650 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[254]$1648 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[253]$1646 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[252]$1644 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[251]$1642 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[250]$1640 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[249]$1638 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[248]$1636 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[247]$1634 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[246]$1632 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[245]$1630 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[244]$1628 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[243]$1626 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[242]$1624 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[241]$1622 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[240]$1620 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[239]$1618 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[238]$1616 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[237]$1614 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[236]$1612 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[235]$1610 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[234]$1608 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[233]$1606 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[232]$1604 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[231]$1602 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[230]$1600 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[229]$1598 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[228]$1596 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[227]$1594 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[226]$1592 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[225]$1590 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[224]$1588 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[223]$1586 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[222]$1584 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[221]$1582 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[220]$1580 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[219]$1578 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[218]$1576 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[217]$1574 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[216]$1572 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[215]$1570 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[214]$1568 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[213]$1566 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[212]$1564 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[211]$1562 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[210]$1560 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[209]$1558 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[208]$1556 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[207]$1554 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[206]$1552 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[205]$1550 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[204]$1548 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[203]$1546 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[202]$1544 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[201]$1542 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[200]$1540 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[199]$1538 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[198]$1536 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[197]$1534 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[196]$1532 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[195]$1530 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[194]$1528 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[193]$1526 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[192]$1524 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[191]$1522 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[190]$1520 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[189]$1518 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[188]$1516 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[187]$1514 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[186]$1512 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[185]$1510 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[184]$1508 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[183]$1506 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[182]$1504 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[181]$1502 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[180]$1500 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[179]$1498 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[178]$1496 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[177]$1494 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[176]$1492 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[175]$1490 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[174]$1488 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[173]$1486 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[172]$1484 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[171]$1482 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[170]$1480 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[169]$1478 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[168]$1476 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[167]$1474 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[166]$1472 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[165]$1470 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[164]$1468 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[163]$1466 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[162]$1464 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[161]$1462 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[160]$1460 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[159]$1458 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[158]$1456 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[157]$1454 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[156]$1452 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[155]$1450 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[154]$1448 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[153]$1446 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[152]$1444 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[151]$1442 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[150]$1440 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[149]$1438 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[148]$1436 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[147]$1434 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[146]$1432 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[145]$1430 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[144]$1428 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[143]$1426 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[142]$1424 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[141]$1422 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[140]$1420 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[139]$1418 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[138]$1416 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[137]$1414 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[136]$1412 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[135]$1410 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[134]$1408 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[133]$1406 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[132]$1404 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[131]$1402 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[130]$1400 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[129]$1398 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[128]$1396 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[127]$1394 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[126]$1392 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[125]$1390 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[124]$1388 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[123]$1386 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[122]$1384 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[121]$1382 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[120]$1380 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[119]$1378 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[118]$1376 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[117]$1374 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[116]$1372 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[115]$1370 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[114]$1368 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[113]$1366 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[112]$1364 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[111]$1362 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[110]$1360 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[109]$1358 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[108]$1356 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[107]$1354 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[106]$1352 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[105]$1350 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[104]$1348 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[103]$1346 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[102]$1344 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[101]$1342 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[100]$1340 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[99]$1338 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[98]$1336 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[97]$1334 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[96]$1332 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[95]$1330 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[94]$1328 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[93]$1326 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[92]$1324 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[91]$1322 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[90]$1320 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[89]$1318 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[88]$1316 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[87]$1314 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[86]$1312 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[85]$1310 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[84]$1308 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[83]$1306 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[82]$1304 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[81]$1302 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[80]$1300 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[79]$1298 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[78]$1296 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[77]$1294 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[76]$1292 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[75]$1290 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[74]$1288 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[73]$1286 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[72]$1284 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[71]$1282 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[70]$1280 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[69]$1278 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[68]$1276 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[67]$1274 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[66]$1272 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[65]$1270 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[64]$1268 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[63]$1266 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[62]$1264 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[61]$1262 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[60]$1260 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[59]$1258 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[58]$1256 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[57]$1254 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[56]$1252 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[55]$1250 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[54]$1248 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[53]$1246 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[52]$1244 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[51]$1242 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[50]$1240 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[49]$1238 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[48]$1236 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[47]$1234 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[46]$1232 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[45]$1230 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[44]$1228 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[43]$1226 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[42]$1224 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[41]$1222 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[40]$1220 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[39]$1218 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[38]$1216 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[37]$1214 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[36]$1212 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[35]$1210 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[34]$1208 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[33]$1206 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[32]$1204 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[31]$1202 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[30]$1200 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[29]$1198 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[28]$1196 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[27]$1194 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[26]$1192 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[25]$1190 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[24]$1188 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[23]$1186 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[22]$1184 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[21]$1182 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[20]$1180 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[19]$1178 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[18]$1176 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[17]$1174 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[16]$1172 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[15]$1170 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[14]$1168 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[13]$1166 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[12]$1164 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[11]$1162 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[10]$1160 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[9]$1158 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[8]$1156 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[7]$1154 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[6]$1152 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[5]$1150 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4]$1148 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3]$1146 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2]$1144 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1]$1142 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[0]$1140 ($dff) from module instruction_memory.
Replaced 4096 DFF cells.

19.26.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 8195 unused wires.
<suppressed ~3 debug messages>

19.26.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
<suppressed ~3399 debug messages>
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

19.26.9. Rerunning OPT passes. (Maybe there is more to do..)

19.26.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALUControl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ForwardingUnit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \branch_decision..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \branch_predictor..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \csr_file..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \data_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ex_mem..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \id_ex..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \if_id..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \imm_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instruction_memory..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mem_wb..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mux2to1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \program_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sign_mask_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~28 debug messages>

19.26.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALUControl.
  Optimizing cells in module \ForwardingUnit.
  Optimizing cells in module \adder.
  Optimizing cells in module \alu.
  Optimizing cells in module \branch_decision.
  Optimizing cells in module \branch_predictor.
  Optimizing cells in module \control.
  Optimizing cells in module \cpu.
  Optimizing cells in module \csr_file.
  Optimizing cells in module \data_mem.
  Optimizing cells in module \ex_mem.
  Optimizing cells in module \id_ex.
  Optimizing cells in module \if_id.
  Optimizing cells in module \imm_gen.
  Optimizing cells in module \instruction_memory.
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][284]$16325:
      Old ports: A=32'11111110100111111111000001101111, B=32'11111111000000010000000100010011, Y=$memory\instruction_memory$rdmux[0][10][142]$a$12828
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][142]$a$12828 [4] $memory\instruction_memory$rdmux[0][10][142]$a$12828 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][142]$a$12828 [31:5] $memory\instruction_memory$rdmux[0][10][142]$a$12828 [3] $memory\instruction_memory$rdmux[0][10][142]$a$12828 [1:0] } = { 7'1111111 $memory\instruction_memory$rdmux[0][10][142]$a$12828 [4] $memory\instruction_memory$rdmux[0][10][142]$a$12828 [2] 2'00 $memory\instruction_memory$rdmux[0][10][142]$a$12828 [2] $memory\instruction_memory$rdmux[0][10][142]$a$12828 [2] $memory\instruction_memory$rdmux[0][10][142]$a$12828 [2] $memory\instruction_memory$rdmux[0][10][142]$a$12828 [2] 1'1 $memory\instruction_memory$rdmux[0][10][142]$a$12828 [2] $memory\instruction_memory$rdmux[0][10][142]$a$12828 [2] $memory\instruction_memory$rdmux[0][10][142]$a$12828 [2] $memory\instruction_memory$rdmux[0][10][142]$a$12828 [2] 3'000 $memory\instruction_memory$rdmux[0][10][142]$a$12828 [4] 1'0 $memory\instruction_memory$rdmux[0][10][142]$a$12828 [2] $memory\instruction_memory$rdmux[0][10][142]$a$12828 [2] $memory\instruction_memory$rdmux[0][10][142]$a$12828 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][332]$16469:
      Old ports: A=1084687667, B=32871, Y=$memory\instruction_memory$rdmux[0][10][166]$a$12900
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][166]$a$12900 [4] $memory\instruction_memory$rdmux[0][10][166]$a$12900 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][166]$a$12900 [31:5] $memory\instruction_memory$rdmux[0][10][166]$a$12900 [3] $memory\instruction_memory$rdmux[0][10][166]$a$12900 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][166]$a$12900 [4] 6'000000 $memory\instruction_memory$rdmux[0][10][166]$a$12900 [4] 1'0 $memory\instruction_memory$rdmux[0][10][166]$a$12900 [4] 2'00 $memory\instruction_memory$rdmux[0][10][166]$a$12900 [4] $memory\instruction_memory$rdmux[0][10][166]$a$12900 [4] $memory\instruction_memory$rdmux[0][10][166]$a$12900 [4] $memory\instruction_memory$rdmux[0][10][166]$a$12900 [2] 4'0000 $memory\instruction_memory$rdmux[0][10][166]$a$12900 [4] 1'0 $memory\instruction_memory$rdmux[0][10][166]$a$12900 [4] 1'0 $memory\instruction_memory$rdmux[0][10][166]$a$12900 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][165]$15968:
      Old ports: A=499747, B=32'11111110000001000010011000100011, Y=$memory\instruction_memory$rdmux[0][10][82]$b$12649
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][82]$b$12649 [15] $memory\instruction_memory$rdmux[0][10][82]$b$12649 [9] }
      New connections: { $memory\instruction_memory$rdmux[0][10][82]$b$12649 [31:16] $memory\instruction_memory$rdmux[0][10][82]$b$12649 [14:10] $memory\instruction_memory$rdmux[0][10][82]$b$12649 [8:0] } = { $memory\instruction_memory$rdmux[0][10][82]$b$12649 [9] $memory\instruction_memory$rdmux[0][10][82]$b$12649 [9] $memory\instruction_memory$rdmux[0][10][82]$b$12649 [9] $memory\instruction_memory$rdmux[0][10][82]$b$12649 [9] $memory\instruction_memory$rdmux[0][10][82]$b$12649 [9] $memory\instruction_memory$rdmux[0][10][82]$b$12649 [9] $memory\instruction_memory$rdmux[0][10][82]$b$12649 [9] 7'0000001 $memory\instruction_memory$rdmux[0][10][82]$b$12649 [15] $memory\instruction_memory$rdmux[0][10][82]$b$12649 [15] 4'0100 $memory\instruction_memory$rdmux[0][10][82]$b$12649 [9] 9'000100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][282]$16319:
      Old ports: A=460051, B=32871, Y=$memory\instruction_memory$rdmux[0][10][141]$a$12825
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][141]$a$12825 [4] $memory\instruction_memory$rdmux[0][10][141]$a$12825 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][141]$a$12825 [31:5] $memory\instruction_memory$rdmux[0][10][141]$a$12825 [3] $memory\instruction_memory$rdmux[0][10][141]$a$12825 [1:0] } = { 13'0000000000000 $memory\instruction_memory$rdmux[0][10][141]$a$12825 [4] $memory\instruction_memory$rdmux[0][10][141]$a$12825 [4] $memory\instruction_memory$rdmux[0][10][141]$a$12825 [4] $memory\instruction_memory$rdmux[0][10][141]$a$12825 [2] 4'0000 $memory\instruction_memory$rdmux[0][10][141]$a$12825 [4] 1'0 $memory\instruction_memory$rdmux[0][10][141]$a$12825 [4] 1'0 $memory\instruction_memory$rdmux[0][10][141]$a$12825 [2] $memory\instruction_memory$rdmux[0][10][141]$a$12825 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][190]$16043:
      Old ports: A=32'11011110110111111111000011101111, B=32'11111111111111111111011110110111, Y=$memory\instruction_memory$rdmux[0][10][95]$a$12687
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][95]$a$12687 [4:3]
      New connections: { $memory\instruction_memory$rdmux[0][10][95]$a$12687 [31:5] $memory\instruction_memory$rdmux[0][10][95]$a$12687 [2:0] } = { 2'11 $memory\instruction_memory$rdmux[0][10][95]$a$12687 [4] 4'1111 $memory\instruction_memory$rdmux[0][10][95]$a$12687 [4] 2'11 $memory\instruction_memory$rdmux[0][10][95]$a$12687 [4] 10'1111111110 $memory\instruction_memory$rdmux[0][10][95]$a$12687 [4] $memory\instruction_memory$rdmux[0][10][95]$a$12687 [4] $memory\instruction_memory$rdmux[0][10][95]$a$12687 [4] 1'1 $memory\instruction_memory$rdmux[0][10][95]$a$12687 [3] 4'1111 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][153]$15932:
      Old ports: A=501507, B=32'11111100100001000010011010000011, Y=$memory\instruction_memory$rdmux[0][10][76]$b$12631
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][76]$b$12631 [8:7]
      New connections: { $memory\instruction_memory$rdmux[0][10][76]$b$12631 [31:9] $memory\instruction_memory$rdmux[0][10][76]$b$12631 [6:0] } = { $memory\instruction_memory$rdmux[0][10][76]$b$12631 [7] $memory\instruction_memory$rdmux[0][10][76]$b$12631 [7] $memory\instruction_memory$rdmux[0][10][76]$b$12631 [7] $memory\instruction_memory$rdmux[0][10][76]$b$12631 [7] $memory\instruction_memory$rdmux[0][10][76]$b$12631 [7] $memory\instruction_memory$rdmux[0][10][76]$b$12631 [7] 2'00 $memory\instruction_memory$rdmux[0][10][76]$b$12631 [7] 5'00001 $memory\instruction_memory$rdmux[0][10][76]$b$12631 [8] $memory\instruction_memory$rdmux[0][10][76]$b$12631 [8] $memory\instruction_memory$rdmux[0][10][76]$b$12631 [8] 13'0100110000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][200]$16073:
      Old ports: A=1002932115, B=32'11111111000001000000011100010011, Y=$memory\instruction_memory$rdmux[0][10][100]$a$12702
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [26] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31:27] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [25:8] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [6:0] } = { $memory\instruction_memory$rdmux[0][10][100]$a$12702 [26] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [26] 5'11111 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [7] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [7] 4'0001 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [7] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [7] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [7] 14'00001110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][150]$15923:
      Old ports: A=32'11111110000001000010000000100011, B=58720367, Y=$memory\instruction_memory$rdmux[0][10][75]$a$12627
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][75]$a$12627 [13] $memory\instruction_memory$rdmux[0][10][75]$a$12627 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][75]$a$12627 [31:14] $memory\instruction_memory$rdmux[0][10][75]$a$12627 [12:3] $memory\instruction_memory$rdmux[0][10][75]$a$12627 [1:0] } = { $memory\instruction_memory$rdmux[0][10][75]$a$12627 [13] $memory\instruction_memory$rdmux[0][10][75]$a$12627 [13] $memory\instruction_memory$rdmux[0][10][75]$a$12627 [13] $memory\instruction_memory$rdmux[0][10][75]$a$12627 [13] $memory\instruction_memory$rdmux[0][10][75]$a$12627 [13] $memory\instruction_memory$rdmux[0][10][75]$a$12627 [13] 1'1 $memory\instruction_memory$rdmux[0][10][75]$a$12627 [2] $memory\instruction_memory$rdmux[0][10][75]$a$12627 [2] 4'0000 $memory\instruction_memory$rdmux[0][10][75]$a$12627 [13] 10'0000000000 $memory\instruction_memory$rdmux[0][10][75]$a$12627 [2] 2'10 $memory\instruction_memory$rdmux[0][10][75]$a$12627 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][265]$16268:
      Old ports: A=464483, B=32'11111100100111111111000001101111, Y=$memory\instruction_memory$rdmux[0][10][132]$b$12799
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][132]$b$12799 [9] $memory\instruction_memory$rdmux[0][10][132]$b$12799 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][132]$b$12799 [31:10] $memory\instruction_memory$rdmux[0][10][132]$b$12799 [8:3] $memory\instruction_memory$rdmux[0][10][132]$b$12799 [1:0] } = { $memory\instruction_memory$rdmux[0][10][132]$b$12799 [2] $memory\instruction_memory$rdmux[0][10][132]$b$12799 [2] $memory\instruction_memory$rdmux[0][10][132]$b$12799 [2] $memory\instruction_memory$rdmux[0][10][132]$b$12799 [2] $memory\instruction_memory$rdmux[0][10][132]$b$12799 [2] $memory\instruction_memory$rdmux[0][10][132]$b$12799 [2] 2'00 $memory\instruction_memory$rdmux[0][10][132]$b$12799 [2] 2'00 $memory\instruction_memory$rdmux[0][10][132]$b$12799 [2] $memory\instruction_memory$rdmux[0][10][132]$b$12799 [2] 3'111 $memory\instruction_memory$rdmux[0][10][132]$b$12799 [2] $memory\instruction_memory$rdmux[0][10][132]$b$12799 [2] $memory\instruction_memory$rdmux[0][10][132]$b$12799 [2] 2'10 $memory\instruction_memory$rdmux[0][10][132]$b$12799 [9] 5'00110 $memory\instruction_memory$rdmux[0][10][132]$b$12799 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][20]$15533:
      Old ports: A=501635, B=32'11111110111101000010010000100011, Y=$memory\instruction_memory$rdmux[0][10][10]$a$12432
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][10]$a$12432 [7] $memory\instruction_memory$rdmux[0][10][10]$a$12432 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][10]$a$12432 [31:8] $memory\instruction_memory$rdmux[0][10][10]$a$12432 [6] $memory\instruction_memory$rdmux[0][10][10]$a$12432 [4:0] } = { $memory\instruction_memory$rdmux[0][10][10]$a$12432 [5] $memory\instruction_memory$rdmux[0][10][10]$a$12432 [5] $memory\instruction_memory$rdmux[0][10][10]$a$12432 [5] $memory\instruction_memory$rdmux[0][10][10]$a$12432 [5] $memory\instruction_memory$rdmux[0][10][10]$a$12432 [5] $memory\instruction_memory$rdmux[0][10][10]$a$12432 [5] $memory\instruction_memory$rdmux[0][10][10]$a$12432 [5] 1'0 $memory\instruction_memory$rdmux[0][10][10]$a$12432 [5] $memory\instruction_memory$rdmux[0][10][10]$a$12432 [5] $memory\instruction_memory$rdmux[0][10][10]$a$12432 [5] $memory\instruction_memory$rdmux[0][10][10]$a$12432 [5] 2'01 $memory\instruction_memory$rdmux[0][10][10]$a$12432 [7] $memory\instruction_memory$rdmux[0][10][10]$a$12432 [7] $memory\instruction_memory$rdmux[0][10][10]$a$12432 [7] 5'01001 $memory\instruction_memory$rdmux[0][10][10]$a$12432 [7] $memory\instruction_memory$rdmux[0][10][10]$a$12432 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][223]$16142:
      Old ports: A=32'11111111000001000000011100010011, B=16189363, Y=$memory\instruction_memory$rdmux[0][10][111]$b$12736
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][111]$b$12736 [24] $memory\instruction_memory$rdmux[0][10][111]$b$12736 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][111]$b$12736 [31:25] $memory\instruction_memory$rdmux[0][10][111]$b$12736 [23:6] $memory\instruction_memory$rdmux[0][10][111]$b$12736 [4:0] } = { $memory\instruction_memory$rdmux[0][10][111]$b$12736 [24] $memory\instruction_memory$rdmux[0][10][111]$b$12736 [24] $memory\instruction_memory$rdmux[0][10][111]$b$12736 [24] $memory\instruction_memory$rdmux[0][10][111]$b$12736 [24] $memory\instruction_memory$rdmux[0][10][111]$b$12736 [24] $memory\instruction_memory$rdmux[0][10][111]$b$12736 [24] $memory\instruction_memory$rdmux[0][10][111]$b$12736 [24] $memory\instruction_memory$rdmux[0][10][111]$b$12736 [5] $memory\instruction_memory$rdmux[0][10][111]$b$12736 [5] $memory\instruction_memory$rdmux[0][10][111]$b$12736 [5] $memory\instruction_memory$rdmux[0][10][111]$b$12736 [5] 2'01 $memory\instruction_memory$rdmux[0][10][111]$b$12736 [5] $memory\instruction_memory$rdmux[0][10][111]$b$12736 [5] 8'00000111 $memory\instruction_memory$rdmux[0][10][111]$b$12736 [5] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][238]$16187:
      Old ports: A=32'11111101100001000010011110000011, B=499747, Y=$memory\instruction_memory$rdmux[0][10][119]$a$12759
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][119]$a$12759 [7] $memory\instruction_memory$rdmux[0][10][119]$a$12759 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][119]$a$12759 [31:8] $memory\instruction_memory$rdmux[0][10][119]$a$12759 [6] $memory\instruction_memory$rdmux[0][10][119]$a$12759 [4:0] } = { $memory\instruction_memory$rdmux[0][10][119]$a$12759 [7] $memory\instruction_memory$rdmux[0][10][119]$a$12759 [7] $memory\instruction_memory$rdmux[0][10][119]$a$12759 [7] $memory\instruction_memory$rdmux[0][10][119]$a$12759 [7] $memory\instruction_memory$rdmux[0][10][119]$a$12759 [7] $memory\instruction_memory$rdmux[0][10][119]$a$12759 [7] 1'0 $memory\instruction_memory$rdmux[0][10][119]$a$12759 [7] $memory\instruction_memory$rdmux[0][10][119]$a$12759 [7] 5'00001 $memory\instruction_memory$rdmux[0][10][119]$a$12759 [5] $memory\instruction_memory$rdmux[0][10][119]$a$12759 [5] $memory\instruction_memory$rdmux[0][10][119]$a$12759 [5] 4'0100 $memory\instruction_memory$rdmux[0][10][119]$a$12759 [7] $memory\instruction_memory$rdmux[0][10][119]$a$12759 [7] $memory\instruction_memory$rdmux[0][10][119]$a$12759 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][251]$16226:
      Old ports: A=17174115, B=67540579, Y=$memory\instruction_memory$rdmux[0][10][125]$b$12778
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][125]$b$12778 [12:11]
      New connections: { $memory\instruction_memory$rdmux[0][10][125]$b$12778 [31:13] $memory\instruction_memory$rdmux[0][10][125]$b$12778 [10:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][10][125]$b$12778 [12] 1'0 $memory\instruction_memory$rdmux[0][10][125]$b$12778 [11] 8'00000110 $memory\instruction_memory$rdmux[0][10][125]$b$12778 [12] 13'0011001100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][281]$16316:
      Old ports: A=1088423219, B=32'11111110000001111001000011100011, Y=$memory\instruction_memory$rdmux[0][10][140]$b$12823
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][140]$b$12823 [6] $memory\instruction_memory$rdmux[0][10][140]$b$12823 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][140]$b$12823 [31:7] $memory\instruction_memory$rdmux[0][10][140]$b$12823 [5] $memory\instruction_memory$rdmux[0][10][140]$b$12823 [3:0] } = { $memory\instruction_memory$rdmux[0][10][140]$b$12823 [6] 1'1 $memory\instruction_memory$rdmux[0][10][140]$b$12823 [6] $memory\instruction_memory$rdmux[0][10][140]$b$12823 [6] $memory\instruction_memory$rdmux[0][10][140]$b$12823 [6] $memory\instruction_memory$rdmux[0][10][140]$b$12823 [6] $memory\instruction_memory$rdmux[0][10][140]$b$12823 [6] 1'0 $memory\instruction_memory$rdmux[0][10][140]$b$12823 [4] $memory\instruction_memory$rdmux[0][10][140]$b$12823 [4] $memory\instruction_memory$rdmux[0][10][140]$b$12823 [4] 2'00 $memory\instruction_memory$rdmux[0][10][140]$b$12823 [6] $memory\instruction_memory$rdmux[0][10][140]$b$12823 [6] $memory\instruction_memory$rdmux[0][10][140]$b$12823 [6] $memory\instruction_memory$rdmux[0][10][140]$b$12823 [6] 2'00 $memory\instruction_memory$rdmux[0][10][140]$b$12823 [6] 1'0 $memory\instruction_memory$rdmux[0][10][140]$b$12823 [4] 1'0 $memory\instruction_memory$rdmux[0][10][140]$b$12823 [4] $memory\instruction_memory$rdmux[0][10][140]$b$12823 [6] 5'10011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][296]$16361:
      Old ports: A=1171, B=1939, Y=$memory\instruction_memory$rdmux[0][10][148]$a$12846
      New ports: A=1'0, B=1'1, Y=$memory\instruction_memory$rdmux[0][10][148]$a$12846 [8]
      New connections: { $memory\instruction_memory$rdmux[0][10][148]$a$12846 [31:9] $memory\instruction_memory$rdmux[0][10][148]$a$12846 [7:0] } = { 22'0000000000000000000001 $memory\instruction_memory$rdmux[0][10][148]$a$12846 [8] 8'10010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][309]$16400:
      Old ports: A=157288339, B=32'11110110111001111101100011100011, Y=$memory\instruction_memory$rdmux[0][10][154]$b$12865
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][154]$b$12865 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][154]$b$12865 [31:6] $memory\instruction_memory$rdmux[0][10][154]$b$12865 [3:0] } = { $memory\instruction_memory$rdmux[0][10][154]$b$12865 [5] $memory\instruction_memory$rdmux[0][10][154]$b$12865 [5] $memory\instruction_memory$rdmux[0][10][154]$b$12865 [5] $memory\instruction_memory$rdmux[0][10][154]$b$12865 [5:4] $memory\instruction_memory$rdmux[0][10][154]$b$12865 [5] $memory\instruction_memory$rdmux[0][10][154]$b$12865 [5:4] $memory\instruction_memory$rdmux[0][10][154]$b$12865 [5] 4'1100 $memory\instruction_memory$rdmux[0][10][154]$b$12865 [5] $memory\instruction_memory$rdmux[0][10][154]$b$12865 [5] $memory\instruction_memory$rdmux[0][10][154]$b$12865 [5] $memory\instruction_memory$rdmux[0][10][154]$b$12865 [5] $memory\instruction_memory$rdmux[0][10][154]$b$12865 [5] 1'0 $memory\instruction_memory$rdmux[0][10][154]$b$12865 [5] $memory\instruction_memory$rdmux[0][10][154]$b$12865 [5:4] $memory\instruction_memory$rdmux[0][10][154]$b$12865 [4] $memory\instruction_memory$rdmux[0][10][154]$b$12865 [4] 1'1 $memory\instruction_memory$rdmux[0][10][154]$b$12865 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][324]$16445:
      Old ports: A=9720851, B=267876243, Y=$memory\instruction_memory$rdmux[0][10][162]$a$12888
      New ports: A=1'0, B=1'1, Y=$memory\instruction_memory$rdmux[0][10][162]$a$12888 [7]
      New connections: { $memory\instruction_memory$rdmux[0][10][162]$a$12888 [31:8] $memory\instruction_memory$rdmux[0][10][162]$a$12888 [6:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][10][162]$a$12888 [7] $memory\instruction_memory$rdmux[0][10][162]$a$12888 [7] $memory\instruction_memory$rdmux[0][10][162]$a$12888 [7] $memory\instruction_memory$rdmux[0][10][162]$a$12888 [7] 1'1 $memory\instruction_memory$rdmux[0][10][162]$a$12888 [7] $memory\instruction_memory$rdmux[0][10][162]$a$12888 [7] 3'101 $memory\instruction_memory$rdmux[0][10][162]$a$12888 [7] $memory\instruction_memory$rdmux[0][10][162]$a$12888 [7] 2'01 $memory\instruction_memory$rdmux[0][10][162]$a$12888 [7] 3'101 $memory\instruction_memory$rdmux[0][10][162]$a$12888 [7] $memory\instruction_memory$rdmux[0][10][162]$a$12888 [7] 7'0010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][338]$16487:
      Old ports: A=6071, B=493459, Y=$memory\instruction_memory$rdmux[0][10][169]$a$12909
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][169]$a$12909 [15] $memory\instruction_memory$rdmux[0][10][169]$a$12909 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][169]$a$12909 [31:16] $memory\instruction_memory$rdmux[0][10][169]$a$12909 [14:3] $memory\instruction_memory$rdmux[0][10][169]$a$12909 [1:0] } = { 13'0000000000000 $memory\instruction_memory$rdmux[0][10][169]$a$12909 [15] $memory\instruction_memory$rdmux[0][10][169]$a$12909 [15] $memory\instruction_memory$rdmux[0][10][169]$a$12909 [15] 2'00 $memory\instruction_memory$rdmux[0][10][169]$a$12909 [2] 6'011110 $memory\instruction_memory$rdmux[0][10][169]$a$12909 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][277]$16304:
      Old ports: A=1299, B=32871, Y=$memory\instruction_memory$rdmux[0][10][138]$b$12817
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][138]$b$12817 [4] $memory\instruction_memory$rdmux[0][10][138]$b$12817 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][138]$b$12817 [31:5] $memory\instruction_memory$rdmux[0][10][138]$b$12817 [3] $memory\instruction_memory$rdmux[0][10][138]$b$12817 [1:0] } = { 16'0000000000000000 $memory\instruction_memory$rdmux[0][10][138]$b$12817 [2] 4'0000 $memory\instruction_memory$rdmux[0][10][138]$b$12817 [4] 1'0 $memory\instruction_memory$rdmux[0][10][138]$b$12817 [4] 1'0 $memory\instruction_memory$rdmux[0][10][138]$b$12817 [2] $memory\instruction_memory$rdmux[0][10][138]$b$12817 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][16]$15521:
      Old ports: A=16189363, B=501635, Y=$memory\instruction_memory$rdmux[0][10][8]$a$12426
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][8]$a$12426 [13] $memory\instruction_memory$rdmux[0][10][8]$a$12426 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][8]$a$12426 [31:14] $memory\instruction_memory$rdmux[0][10][8]$a$12426 [12:5] $memory\instruction_memory$rdmux[0][10][8]$a$12426 [3:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][8]$a$12426 [4] $memory\instruction_memory$rdmux[0][10][8]$a$12426 [4] $memory\instruction_memory$rdmux[0][10][8]$a$12426 [4] $memory\instruction_memory$rdmux[0][10][8]$a$12426 [4] 4'0111 $memory\instruction_memory$rdmux[0][10][8]$a$12426 [13] 8'00011110 $memory\instruction_memory$rdmux[0][10][8]$a$12426 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][46]$15611:
      Old ports: A=32'11111100111101000010110000100011, B=32'11111100100001000010011110000011, Y=$memory\instruction_memory$rdmux[0][10][23]$a$12471
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][23]$a$12471 [7] $memory\instruction_memory$rdmux[0][10][23]$a$12471 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][23]$a$12471 [31:8] $memory\instruction_memory$rdmux[0][10][23]$a$12471 [6] $memory\instruction_memory$rdmux[0][10][23]$a$12471 [4:0] } = { 9'111111001 $memory\instruction_memory$rdmux[0][10][23]$a$12471 [5] $memory\instruction_memory$rdmux[0][10][23]$a$12471 [5] $memory\instruction_memory$rdmux[0][10][23]$a$12471 [5] 8'01000010 $memory\instruction_memory$rdmux[0][10][23]$a$12471 [5] 1'1 $memory\instruction_memory$rdmux[0][10][23]$a$12471 [7] $memory\instruction_memory$rdmux[0][10][23]$a$12471 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][48]$15617:
      Old ports: A=32'11111100010001000010011110000011, B=545761155, Y=$memory\instruction_memory$rdmux[0][10][24]$a$12474
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][24]$a$12474 [22] $memory\instruction_memory$rdmux[0][10][24]$a$12474 [15] }
      New connections: { $memory\instruction_memory$rdmux[0][10][24]$a$12474 [31:23] $memory\instruction_memory$rdmux[0][10][24]$a$12474 [21:16] $memory\instruction_memory$rdmux[0][10][24]$a$12474 [14:0] } = { $memory\instruction_memory$rdmux[0][10][24]$a$12474 [22] $memory\instruction_memory$rdmux[0][10][24]$a$12474 [22] 1'1 $memory\instruction_memory$rdmux[0][10][24]$a$12474 [22] $memory\instruction_memory$rdmux[0][10][24]$a$12474 [22] $memory\instruction_memory$rdmux[0][10][24]$a$12474 [22] 2'00 $memory\instruction_memory$rdmux[0][10][24]$a$12474 [15] 4'0001 $memory\instruction_memory$rdmux[0][10][24]$a$12474 [15] $memory\instruction_memory$rdmux[0][10][24]$a$12474 [15] 15'010011110000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][49]$15620:
      Old ports: A=32'11111110111101000010000000100011, B=32'11111110000001000010001000100011, Y=$memory\instruction_memory$rdmux[0][10][24]$b$12475
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][24]$b$12475 [20] $memory\instruction_memory$rdmux[0][10][24]$b$12475 [9] }
      New connections: { $memory\instruction_memory$rdmux[0][10][24]$b$12475 [31:21] $memory\instruction_memory$rdmux[0][10][24]$b$12475 [19:10] $memory\instruction_memory$rdmux[0][10][24]$b$12475 [8:0] } = { 8'11111110 $memory\instruction_memory$rdmux[0][10][24]$b$12475 [20] $memory\instruction_memory$rdmux[0][10][24]$b$12475 [20] $memory\instruction_memory$rdmux[0][10][24]$b$12475 [20] 19'0100001000000100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][313]$16412:
      Old ports: A=13915187, B=15742899, Y=$memory\instruction_memory$rdmux[0][10][156]$b$12871
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][156]$b$12871 [14] $memory\instruction_memory$rdmux[0][10][156]$b$12871 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][156]$b$12871 [31:15] $memory\instruction_memory$rdmux[0][10][156]$b$12871 [13:8] $memory\instruction_memory$rdmux[0][10][156]$b$12871 [6:0] } = { 10'0000000011 $memory\instruction_memory$rdmux[0][10][156]$b$12871 [7] 2'10 $memory\instruction_memory$rdmux[0][10][156]$b$12871 [14] 3'000 $memory\instruction_memory$rdmux[0][10][156]$b$12871 [7] 3'101 $memory\instruction_memory$rdmux[0][10][156]$b$12871 [7] $memory\instruction_memory$rdmux[0][10][156]$b$12871 [7] 7'0110011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][270]$16283:
      Old ports: A=8390199, B=24467219, Y=$memory\instruction_memory$rdmux[0][10][135]$a$12807
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][135]$a$12807 [8] $memory\instruction_memory$rdmux[0][10][135]$a$12807 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][135]$a$12807 [31:9] $memory\instruction_memory$rdmux[0][10][135]$a$12807 [7:3] $memory\instruction_memory$rdmux[0][10][135]$a$12807 [1:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][10][135]$a$12807 [8] $memory\instruction_memory$rdmux[0][10][135]$a$12807 [2] $memory\instruction_memory$rdmux[0][10][135]$a$12807 [8] $memory\instruction_memory$rdmux[0][10][135]$a$12807 [8] $memory\instruction_memory$rdmux[0][10][135]$a$12807 [8] 1'0 $memory\instruction_memory$rdmux[0][10][135]$a$12807 [8] 1'0 $memory\instruction_memory$rdmux[0][10][135]$a$12807 [8] 1'0 $memory\instruction_memory$rdmux[0][10][135]$a$12807 [8] 1'0 $memory\instruction_memory$rdmux[0][10][135]$a$12807 [8] 5'01100 $memory\instruction_memory$rdmux[0][10][135]$a$12807 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][56]$15641:
      Old ports: A=32'11111110100001111010011110000011, B=32'11111110111101000010011000100011, Y=$memory\instruction_memory$rdmux[0][10][28]$a$12486
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][28]$a$12486 [7] $memory\instruction_memory$rdmux[0][10][28]$a$12486 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][28]$a$12486 [31:8] $memory\instruction_memory$rdmux[0][10][28]$a$12486 [6] $memory\instruction_memory$rdmux[0][10][28]$a$12486 [4:0] } = { 9'111111101 $memory\instruction_memory$rdmux[0][10][28]$a$12486 [5] $memory\instruction_memory$rdmux[0][10][28]$a$12486 [5] $memory\instruction_memory$rdmux[0][10][28]$a$12486 [5] 2'01 $memory\instruction_memory$rdmux[0][10][28]$a$12486 [7] $memory\instruction_memory$rdmux[0][10][28]$a$12486 [7] $memory\instruction_memory$rdmux[0][10][28]$a$12486 [7] 6'010011 $memory\instruction_memory$rdmux[0][10][28]$a$12486 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][254]$16235:
      Old ports: A=32871, B=2098451, Y=$memory\instruction_memory$rdmux[0][10][127]$a$12783
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][127]$a$12783 [4] $memory\instruction_memory$rdmux[0][10][127]$a$12783 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][127]$a$12783 [31:5] $memory\instruction_memory$rdmux[0][10][127]$a$12783 [3] $memory\instruction_memory$rdmux[0][10][127]$a$12783 [1:0] } = { 10'0000000000 $memory\instruction_memory$rdmux[0][10][127]$a$12783 [4] 5'00000 $memory\instruction_memory$rdmux[0][10][127]$a$12783 [2] 4'0000 $memory\instruction_memory$rdmux[0][10][127]$a$12783 [4] 1'0 $memory\instruction_memory$rdmux[0][10][127]$a$12783 [4] 1'0 $memory\instruction_memory$rdmux[0][10][127]$a$12783 [2] $memory\instruction_memory$rdmux[0][10][127]$a$12783 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][185]$16028:
      Old ports: A=460179, B=492819, Y=$memory\instruction_memory$rdmux[0][10][92]$b$12679
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][92]$b$12679 [15] $memory\instruction_memory$rdmux[0][10][92]$b$12679 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][92]$b$12679 [31:16] $memory\instruction_memory$rdmux[0][10][92]$b$12679 [14:8] $memory\instruction_memory$rdmux[0][10][92]$b$12679 [6:0] } = 30'000000000000011100001010010011
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][204]$16085:
      Old ports: A=492819, B=32'10101100100111111111000011101111, Y=$memory\instruction_memory$rdmux[0][10][102]$a$12708
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][102]$a$12708 [4] $memory\instruction_memory$rdmux[0][10][102]$a$12708 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][102]$a$12708 [31:5] $memory\instruction_memory$rdmux[0][10][102]$a$12708 [3] $memory\instruction_memory$rdmux[0][10][102]$a$12708 [1:0] } = { $memory\instruction_memory$rdmux[0][10][102]$a$12708 [2] 1'0 $memory\instruction_memory$rdmux[0][10][102]$a$12708 [2] 1'0 $memory\instruction_memory$rdmux[0][10][102]$a$12708 [2] $memory\instruction_memory$rdmux[0][10][102]$a$12708 [2] 2'00 $memory\instruction_memory$rdmux[0][10][102]$a$12708 [2] 2'00 $memory\instruction_memory$rdmux[0][10][102]$a$12708 [2] $memory\instruction_memory$rdmux[0][10][102]$a$12708 [2] 4'1111 $memory\instruction_memory$rdmux[0][10][102]$a$12708 [2] $memory\instruction_memory$rdmux[0][10][102]$a$12708 [2] $memory\instruction_memory$rdmux[0][10][102]$a$12708 [2] 1'0 $memory\instruction_memory$rdmux[0][10][102]$a$12708 [4] 1'0 $memory\instruction_memory$rdmux[0][10][102]$a$12708 [4] $memory\instruction_memory$rdmux[0][10][102]$a$12708 [2] $memory\instruction_memory$rdmux[0][10][102]$a$12708 [2] $memory\instruction_memory$rdmux[0][10][102]$a$12708 [2] $memory\instruction_memory$rdmux[0][10][102]$a$12708 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][212]$16109:
      Old ports: A=32'11111110111101000010001000100011, B=134217839, Y=$memory\instruction_memory$rdmux[0][10][106]$a$12720
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][106]$a$12720 [9] $memory\instruction_memory$rdmux[0][10][106]$a$12720 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][106]$a$12720 [31:10] $memory\instruction_memory$rdmux[0][10][106]$a$12720 [8:3] $memory\instruction_memory$rdmux[0][10][106]$a$12720 [1:0] } = { $memory\instruction_memory$rdmux[0][10][106]$a$12720 [9] $memory\instruction_memory$rdmux[0][10][106]$a$12720 [9] $memory\instruction_memory$rdmux[0][10][106]$a$12720 [9] $memory\instruction_memory$rdmux[0][10][106]$a$12720 [9] 1'1 $memory\instruction_memory$rdmux[0][10][106]$a$12720 [9] $memory\instruction_memory$rdmux[0][10][106]$a$12720 [9] 1'0 $memory\instruction_memory$rdmux[0][10][106]$a$12720 [9] $memory\instruction_memory$rdmux[0][10][106]$a$12720 [9] $memory\instruction_memory$rdmux[0][10][106]$a$12720 [9] $memory\instruction_memory$rdmux[0][10][106]$a$12720 [9] 1'0 $memory\instruction_memory$rdmux[0][10][106]$a$12720 [9] 4'0000 $memory\instruction_memory$rdmux[0][10][106]$a$12720 [9] 5'00000 $memory\instruction_memory$rdmux[0][10][106]$a$12720 [2] 2'10 $memory\instruction_memory$rdmux[0][10][106]$a$12720 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][171]$15986:
      Old ports: A=32'11111110000001000010010000100011, B=16777327, Y=$memory\instruction_memory$rdmux[0][10][85]$b$12658
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][85]$b$12658 [10] $memory\instruction_memory$rdmux[0][10][85]$b$12658 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][85]$b$12658 [31:11] $memory\instruction_memory$rdmux[0][10][85]$b$12658 [9:3] $memory\instruction_memory$rdmux[0][10][85]$b$12658 [1:0] } = { $memory\instruction_memory$rdmux[0][10][85]$b$12658 [10] $memory\instruction_memory$rdmux[0][10][85]$b$12658 [10] $memory\instruction_memory$rdmux[0][10][85]$b$12658 [10] $memory\instruction_memory$rdmux[0][10][85]$b$12658 [10] $memory\instruction_memory$rdmux[0][10][85]$b$12658 [10] $memory\instruction_memory$rdmux[0][10][85]$b$12658 [10] $memory\instruction_memory$rdmux[0][10][85]$b$12658 [10] $memory\instruction_memory$rdmux[0][10][85]$b$12658 [2] 5'00000 $memory\instruction_memory$rdmux[0][10][85]$b$12658 [10] 4'0000 $memory\instruction_memory$rdmux[0][10][85]$b$12658 [10] 5'00000 $memory\instruction_memory$rdmux[0][10][85]$b$12658 [2] 2'10 $memory\instruction_memory$rdmux[0][10][85]$b$12658 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][69]$15680:
      Old ports: A=32871, B=32'11111101000000010000000100010011, Y=$memory\instruction_memory$rdmux[0][10][34]$b$12505
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][34]$b$12505 [4] $memory\instruction_memory$rdmux[0][10][34]$b$12505 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][34]$b$12505 [31:5] $memory\instruction_memory$rdmux[0][10][34]$b$12505 [3] $memory\instruction_memory$rdmux[0][10][34]$b$12505 [1:0] } = { $memory\instruction_memory$rdmux[0][10][34]$b$12505 [4] $memory\instruction_memory$rdmux[0][10][34]$b$12505 [4] $memory\instruction_memory$rdmux[0][10][34]$b$12505 [4] $memory\instruction_memory$rdmux[0][10][34]$b$12505 [4] $memory\instruction_memory$rdmux[0][10][34]$b$12505 [4] $memory\instruction_memory$rdmux[0][10][34]$b$12505 [4] 1'0 $memory\instruction_memory$rdmux[0][10][34]$b$12505 [4] 7'0000000 $memory\instruction_memory$rdmux[0][10][34]$b$12505 [4] $memory\instruction_memory$rdmux[0][10][34]$b$12505 [2] 6'000000 $memory\instruction_memory$rdmux[0][10][34]$b$12505 [4] 1'0 $memory\instruction_memory$rdmux[0][10][34]$b$12505 [2] $memory\instruction_memory$rdmux[0][10][34]$b$12505 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][236]$16181:
      Old ports: A=32'11111110111101000010000000100011, B=32'11111110000001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][118]$a$12756
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][118]$a$12756 [8] $memory\instruction_memory$rdmux[0][10][118]$a$12756 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][118]$a$12756 [31:9] $memory\instruction_memory$rdmux[0][10][118]$a$12756 [7:6] $memory\instruction_memory$rdmux[0][10][118]$a$12756 [4:0] } = { 8'11111110 $memory\instruction_memory$rdmux[0][10][118]$a$12756 [5] $memory\instruction_memory$rdmux[0][10][118]$a$12756 [5] $memory\instruction_memory$rdmux[0][10][118]$a$12756 [5] $memory\instruction_memory$rdmux[0][10][118]$a$12756 [5] 9'010000100 $memory\instruction_memory$rdmux[0][10][118]$a$12756 [8] $memory\instruction_memory$rdmux[0][10][118]$a$12756 [8] 7'0000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][341]$16496:
      Old ports: A=1084687667, B=32871, Y=$memory\instruction_memory$rdmux[0][10][170]$b$12913
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][170]$b$12913 [4] $memory\instruction_memory$rdmux[0][10][170]$b$12913 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][170]$b$12913 [31:5] $memory\instruction_memory$rdmux[0][10][170]$b$12913 [3] $memory\instruction_memory$rdmux[0][10][170]$b$12913 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][170]$b$12913 [4] 6'000000 $memory\instruction_memory$rdmux[0][10][170]$b$12913 [4] 1'0 $memory\instruction_memory$rdmux[0][10][170]$b$12913 [4] 2'00 $memory\instruction_memory$rdmux[0][10][170]$b$12913 [4] $memory\instruction_memory$rdmux[0][10][170]$b$12913 [4] $memory\instruction_memory$rdmux[0][10][170]$b$12913 [4] $memory\instruction_memory$rdmux[0][10][170]$b$12913 [2] 4'0000 $memory\instruction_memory$rdmux[0][10][170]$b$12913 [4] 1'0 $memory\instruction_memory$rdmux[0][10][170]$b$12913 [4] 1'0 $memory\instruction_memory$rdmux[0][10][170]$b$12913 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][304]$16385:
      Old ports: A=32806035, B=9790771, Y=$memory\instruction_memory$rdmux[0][10][152]$a$12858
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][152]$a$12858 [7] $memory\instruction_memory$rdmux[0][10][152]$a$12858 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][152]$a$12858 [31:8] $memory\instruction_memory$rdmux[0][10][152]$a$12858 [6] $memory\instruction_memory$rdmux[0][10][152]$a$12858 [4:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][10][152]$a$12858 [7] 1'1 $memory\instruction_memory$rdmux[0][10][152]$a$12858 [7] $memory\instruction_memory$rdmux[0][10][152]$a$12858 [7] 4'1010 $memory\instruction_memory$rdmux[0][10][152]$a$12858 [5] $memory\instruction_memory$rdmux[0][10][152]$a$12858 [7] $memory\instruction_memory$rdmux[0][10][152]$a$12858 [5] $memory\instruction_memory$rdmux[0][10][152]$a$12858 [5] $memory\instruction_memory$rdmux[0][10][152]$a$12858 [7] 3'010 $memory\instruction_memory$rdmux[0][10][152]$a$12858 [5] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][61]$15656:
      Old ports: A=32'11111110110001000010010100000011, B=1870659823, Y=$memory\instruction_memory$rdmux[0][10][30]$b$12493
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][30]$b$12493 [8] $memory\instruction_memory$rdmux[0][10][30]$b$12493 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][30]$b$12493 [31:9] $memory\instruction_memory$rdmux[0][10][30]$b$12493 [7:3] $memory\instruction_memory$rdmux[0][10][30]$b$12493 [1:0] } = { $memory\instruction_memory$rdmux[0][10][30]$b$12493 [8] 2'11 $memory\instruction_memory$rdmux[0][10][30]$b$12493 [8] 3'111 $memory\instruction_memory$rdmux[0][10][30]$b$12493 [2] 1'1 $memory\instruction_memory$rdmux[0][10][30]$b$12493 [8] 3'000 $memory\instruction_memory$rdmux[0][10][30]$b$12493 [8] 4'0000 $memory\instruction_memory$rdmux[0][10][30]$b$12493 [8] 2'00 $memory\instruction_memory$rdmux[0][10][30]$b$12493 [8] 1'0 $memory\instruction_memory$rdmux[0][10][30]$b$12493 [2] $memory\instruction_memory$rdmux[0][10][30]$b$12493 [2] $memory\instruction_memory$rdmux[0][10][30]$b$12493 [2] 1'0 $memory\instruction_memory$rdmux[0][10][30]$b$12493 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][291]$16346:
      Old ports: A=149408867, B=8390291, Y=$memory\instruction_memory$rdmux[0][10][145]$b$12838
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][145]$b$12838 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][145]$b$12838 [31:6] $memory\instruction_memory$rdmux[0][10][145]$b$12838 [3:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][10][145]$b$12838 [5] 4'0001 $memory\instruction_memory$rdmux[0][10][145]$b$12838 [5] $memory\instruction_memory$rdmux[0][10][145]$b$12838 [5] 2'00 $memory\instruction_memory$rdmux[0][10][145]$b$12838 [5] $memory\instruction_memory$rdmux[0][10][145]$b$12838 [5] $memory\instruction_memory$rdmux[0][10][145]$b$12838 [5] $memory\instruction_memory$rdmux[0][10][145]$b$12838 [5] $memory\instruction_memory$rdmux[0][10][145]$b$12838 [5] 2'00 $memory\instruction_memory$rdmux[0][10][145]$b$12838 [5] 1'1 $memory\instruction_memory$rdmux[0][10][145]$b$12838 [4] 1'0 $memory\instruction_memory$rdmux[0][10][145]$b$12838 [4] $memory\instruction_memory$rdmux[0][10][145]$b$12838 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][79]$15710:
      Old ports: A=501635, B=32'11111110111101000010000000100011, Y=$memory\instruction_memory$rdmux[0][10][39]$b$12520
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][39]$b$12520 [7] $memory\instruction_memory$rdmux[0][10][39]$b$12520 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][39]$b$12520 [31:8] $memory\instruction_memory$rdmux[0][10][39]$b$12520 [6] $memory\instruction_memory$rdmux[0][10][39]$b$12520 [4:0] } = { $memory\instruction_memory$rdmux[0][10][39]$b$12520 [5] $memory\instruction_memory$rdmux[0][10][39]$b$12520 [5] $memory\instruction_memory$rdmux[0][10][39]$b$12520 [5] $memory\instruction_memory$rdmux[0][10][39]$b$12520 [5] $memory\instruction_memory$rdmux[0][10][39]$b$12520 [5] $memory\instruction_memory$rdmux[0][10][39]$b$12520 [5] $memory\instruction_memory$rdmux[0][10][39]$b$12520 [5] 1'0 $memory\instruction_memory$rdmux[0][10][39]$b$12520 [5] $memory\instruction_memory$rdmux[0][10][39]$b$12520 [5] $memory\instruction_memory$rdmux[0][10][39]$b$12520 [5] $memory\instruction_memory$rdmux[0][10][39]$b$12520 [5] 2'01 $memory\instruction_memory$rdmux[0][10][39]$b$12520 [7] $memory\instruction_memory$rdmux[0][10][39]$b$12520 [7] $memory\instruction_memory$rdmux[0][10][39]$b$12520 [7] 4'0100 $memory\instruction_memory$rdmux[0][10][39]$b$12520 [7] $memory\instruction_memory$rdmux[0][10][39]$b$12520 [7] $memory\instruction_memory$rdmux[0][10][39]$b$12520 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][103]$15782:
      Old ports: A=15179811, B=6071, Y=$memory\instruction_memory$rdmux[0][10][51]$b$12556
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][51]$b$12556 [13] $memory\instruction_memory$rdmux[0][10][51]$b$12556 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][51]$b$12556 [31:14] $memory\instruction_memory$rdmux[0][10][51]$b$12556 [12:3] $memory\instruction_memory$rdmux[0][10][51]$b$12556 [1:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][51]$b$12556 [13] $memory\instruction_memory$rdmux[0][10][51]$b$12556 [13] $memory\instruction_memory$rdmux[0][10][51]$b$12556 [13] 2'00 $memory\instruction_memory$rdmux[0][10][51]$b$12556 [13] $memory\instruction_memory$rdmux[0][10][51]$b$12556 [13] $memory\instruction_memory$rdmux[0][10][51]$b$12556 [13] $memory\instruction_memory$rdmux[0][10][51]$b$12556 [13] 1'0 $memory\instruction_memory$rdmux[0][10][51]$b$12556 [2] 1'0 $memory\instruction_memory$rdmux[0][10][51]$b$12556 [2] $memory\instruction_memory$rdmux[0][10][51]$b$12556 [2] $memory\instruction_memory$rdmux[0][10][51]$b$12556 [2] $memory\instruction_memory$rdmux[0][10][51]$b$12556 [2] 2'01 $memory\instruction_memory$rdmux[0][10][51]$b$12556 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][13]$15512:
      Old ports: A=16189363, B=501635, Y=$memory\instruction_memory$rdmux[0][10][6]$b$12421
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][6]$b$12421 [13] $memory\instruction_memory$rdmux[0][10][6]$b$12421 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][6]$b$12421 [31:14] $memory\instruction_memory$rdmux[0][10][6]$b$12421 [12:5] $memory\instruction_memory$rdmux[0][10][6]$b$12421 [3:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][6]$b$12421 [4] $memory\instruction_memory$rdmux[0][10][6]$b$12421 [4] $memory\instruction_memory$rdmux[0][10][6]$b$12421 [4] $memory\instruction_memory$rdmux[0][10][6]$b$12421 [4] 4'0111 $memory\instruction_memory$rdmux[0][10][6]$b$12421 [13] 8'00011110 $memory\instruction_memory$rdmux[0][10][6]$b$12421 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][105]$15788:
      Old ports: A=805799827, B=16189363, Y=$memory\instruction_memory$rdmux[0][10][52]$b$12559
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][52]$b$12559 [15] $memory\instruction_memory$rdmux[0][10][52]$b$12559 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][52]$b$12559 [31:16] $memory\instruction_memory$rdmux[0][10][52]$b$12559 [14:6] $memory\instruction_memory$rdmux[0][10][52]$b$12559 [4:0] } = { 2'00 $memory\instruction_memory$rdmux[0][10][52]$b$12559 [15] $memory\instruction_memory$rdmux[0][10][52]$b$12559 [15] 4'0000 $memory\instruction_memory$rdmux[0][10][52]$b$12559 [5] $memory\instruction_memory$rdmux[0][10][52]$b$12559 [5] $memory\instruction_memory$rdmux[0][10][52]$b$12559 [5] $memory\instruction_memory$rdmux[0][10][52]$b$12559 [5] 18'011100001111010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][127]$15854:
      Old ports: A=50331759, B=32'11111110100001000010011110000011, Y=$memory\instruction_memory$rdmux[0][10][63]$b$12592
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][63]$b$12592 [7] $memory\instruction_memory$rdmux[0][10][63]$b$12592 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][63]$b$12592 [31:8] $memory\instruction_memory$rdmux[0][10][63]$b$12592 [6:3] $memory\instruction_memory$rdmux[0][10][63]$b$12592 [1:0] } = { $memory\instruction_memory$rdmux[0][10][63]$b$12592 [7] $memory\instruction_memory$rdmux[0][10][63]$b$12592 [7] $memory\instruction_memory$rdmux[0][10][63]$b$12592 [7] $memory\instruction_memory$rdmux[0][10][63]$b$12592 [7] $memory\instruction_memory$rdmux[0][10][63]$b$12592 [7] $memory\instruction_memory$rdmux[0][10][63]$b$12592 [7] 1'1 $memory\instruction_memory$rdmux[0][10][63]$b$12592 [2] $memory\instruction_memory$rdmux[0][10][63]$b$12592 [7] 4'0000 $memory\instruction_memory$rdmux[0][10][63]$b$12592 [7] 4'0000 $memory\instruction_memory$rdmux[0][10][63]$b$12592 [7] 2'00 $memory\instruction_memory$rdmux[0][10][63]$b$12592 [7] $memory\instruction_memory$rdmux[0][10][63]$b$12592 [7] $memory\instruction_memory$rdmux[0][10][63]$b$12592 [7] $memory\instruction_memory$rdmux[0][10][63]$b$12592 [2] $memory\instruction_memory$rdmux[0][10][63]$b$12592 [2] 1'0 $memory\instruction_memory$rdmux[0][10][63]$b$12592 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][137]$15884:
      Old ports: A=32'11111100111101000010111000100011, B=32'11111110000001000010001000100011, Y=$memory\instruction_memory$rdmux[0][10][68]$b$12607
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][68]$b$12607 [25] $memory\instruction_memory$rdmux[0][10][68]$b$12607 [10] }
      New connections: { $memory\instruction_memory$rdmux[0][10][68]$b$12607 [31:26] $memory\instruction_memory$rdmux[0][10][68]$b$12607 [24:11] $memory\instruction_memory$rdmux[0][10][68]$b$12607 [9:0] } = { 7'1111110 $memory\instruction_memory$rdmux[0][10][68]$b$12607 [10] $memory\instruction_memory$rdmux[0][10][68]$b$12607 [10] $memory\instruction_memory$rdmux[0][10][68]$b$12607 [10] $memory\instruction_memory$rdmux[0][10][68]$b$12607 [10] 8'01000010 $memory\instruction_memory$rdmux[0][10][68]$b$12607 [10] 10'1000100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][191]$16046:
      Old ports: A=449283987, B=32'11111111000001000000011100010011, Y=$memory\instruction_memory$rdmux[0][10][95]$b$12688
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][95]$b$12688 [24] $memory\instruction_memory$rdmux[0][10][95]$b$12688 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][95]$b$12688 [31:25] $memory\instruction_memory$rdmux[0][10][95]$b$12688 [23:8] $memory\instruction_memory$rdmux[0][10][95]$b$12688 [6:0] } = { $memory\instruction_memory$rdmux[0][10][95]$b$12688 [24] $memory\instruction_memory$rdmux[0][10][95]$b$12688 [24] $memory\instruction_memory$rdmux[0][10][95]$b$12688 [24] 2'11 $memory\instruction_memory$rdmux[0][10][95]$b$12688 [24] 1'1 $memory\instruction_memory$rdmux[0][10][95]$b$12688 [7] $memory\instruction_memory$rdmux[0][10][95]$b$12688 [7] 4'0001 $memory\instruction_memory$rdmux[0][10][95]$b$12688 [7] $memory\instruction_memory$rdmux[0][10][95]$b$12688 [7] $memory\instruction_memory$rdmux[0][10][95]$b$12688 [7] 14'00001110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][54]$15635:
      Old ports: A=32'11111110010001000010011110000011, B=2594707, Y=$memory\instruction_memory$rdmux[0][10][27]$a$12483
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][27]$a$12483 [13] $memory\instruction_memory$rdmux[0][10][27]$a$12483 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][27]$a$12483 [31:14] $memory\instruction_memory$rdmux[0][10][27]$a$12483 [12:5] $memory\instruction_memory$rdmux[0][10][27]$a$12483 [3:0] } = { $memory\instruction_memory$rdmux[0][10][27]$a$12483 [13] $memory\instruction_memory$rdmux[0][10][27]$a$12483 [13] $memory\instruction_memory$rdmux[0][10][27]$a$12483 [13] $memory\instruction_memory$rdmux[0][10][27]$a$12483 [13] $memory\instruction_memory$rdmux[0][10][27]$a$12483 [13] $memory\instruction_memory$rdmux[0][10][27]$a$12483 [13] $memory\instruction_memory$rdmux[0][10][27]$a$12483 [13] 2'00 $memory\instruction_memory$rdmux[0][10][27]$a$12483 [13] $memory\instruction_memory$rdmux[0][10][27]$a$12483 [4] 3'001 $memory\instruction_memory$rdmux[0][10][27]$a$12483 [4] $memory\instruction_memory$rdmux[0][10][27]$a$12483 [4] $memory\instruction_memory$rdmux[0][10][27]$a$12483 [4] 1'0 $memory\instruction_memory$rdmux[0][10][27]$a$12483 [4] 11'01111000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][92]$15749:
      Old ports: A=32871, B=32'11111101000000010000000100010011, Y=$memory\instruction_memory$rdmux[0][10][46]$a$12540
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][46]$a$12540 [4] $memory\instruction_memory$rdmux[0][10][46]$a$12540 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][46]$a$12540 [31:5] $memory\instruction_memory$rdmux[0][10][46]$a$12540 [3] $memory\instruction_memory$rdmux[0][10][46]$a$12540 [1:0] } = { $memory\instruction_memory$rdmux[0][10][46]$a$12540 [4] $memory\instruction_memory$rdmux[0][10][46]$a$12540 [4] $memory\instruction_memory$rdmux[0][10][46]$a$12540 [4] $memory\instruction_memory$rdmux[0][10][46]$a$12540 [4] $memory\instruction_memory$rdmux[0][10][46]$a$12540 [4] $memory\instruction_memory$rdmux[0][10][46]$a$12540 [4] 1'0 $memory\instruction_memory$rdmux[0][10][46]$a$12540 [4] 7'0000000 $memory\instruction_memory$rdmux[0][10][46]$a$12540 [4] $memory\instruction_memory$rdmux[0][10][46]$a$12540 [2] 6'000000 $memory\instruction_memory$rdmux[0][10][46]$a$12540 [4] 1'0 $memory\instruction_memory$rdmux[0][10][46]$a$12540 [2] $memory\instruction_memory$rdmux[0][10][46]$a$12540 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][306]$16391:
      Old ports: A=32871, B=1084228659, Y=$memory\instruction_memory$rdmux[0][10][153]$a$12861
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][153]$a$12861 [4] $memory\instruction_memory$rdmux[0][10][153]$a$12861 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][153]$a$12861 [31:5] $memory\instruction_memory$rdmux[0][10][153]$a$12861 [3] $memory\instruction_memory$rdmux[0][10][153]$a$12861 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][153]$a$12861 [4] 6'000000 $memory\instruction_memory$rdmux[0][10][153]$a$12861 [4] 1'0 $memory\instruction_memory$rdmux[0][10][153]$a$12861 [4] 5'00000 $memory\instruction_memory$rdmux[0][10][153]$a$12861 [2] 4'0000 $memory\instruction_memory$rdmux[0][10][153]$a$12861 [4] 3'000 $memory\instruction_memory$rdmux[0][10][153]$a$12861 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][95]$15758:
      Old ports: A=32'11111100101001000010111000100011, B=32'11111100101101000010110000100011, Y=$memory\instruction_memory$rdmux[0][10][47]$b$12544
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][47]$b$12544 [20] $memory\instruction_memory$rdmux[0][10][47]$b$12544 [9] }
      New connections: { $memory\instruction_memory$rdmux[0][10][47]$b$12544 [31:21] $memory\instruction_memory$rdmux[0][10][47]$b$12544 [19:10] $memory\instruction_memory$rdmux[0][10][47]$b$12544 [8:0] } = 30'111111001010100001011000100011
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][340]$16493:
      Old ports: A=345347, B=8390419, Y=$memory\instruction_memory$rdmux[0][10][170]$a$12912
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][170]$a$12912 [14] $memory\instruction_memory$rdmux[0][10][170]$a$12912 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][170]$a$12912 [31:15] $memory\instruction_memory$rdmux[0][10][170]$a$12912 [13:5] $memory\instruction_memory$rdmux[0][10][170]$a$12912 [3:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][170]$a$12912 [4] 4'0000 $memory\instruction_memory$rdmux[0][10][170]$a$12912 [14] 1'0 $memory\instruction_memory$rdmux[0][10][170]$a$12912 [14] 5'00001 $memory\instruction_memory$rdmux[0][10][170]$a$12912 [4] 8'10000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][255]$16238:
      Old ports: A=32'11111110000001111001110011100011, B=32'11111110000001101000001011100011, Y=$memory\instruction_memory$rdmux[0][10][127]$b$12784
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][127]$b$12784 [10:9]
      New connections: { $memory\instruction_memory$rdmux[0][10][127]$b$12784 [31:11] $memory\instruction_memory$rdmux[0][10][127]$b$12784 [8:0] } = { 15'111111100000011 $memory\instruction_memory$rdmux[0][10][127]$b$12784 [10] 3'100 $memory\instruction_memory$rdmux[0][10][127]$b$12784 [10] $memory\instruction_memory$rdmux[0][10][127]$b$12784 [10] 9'011100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][91]$15746:
      Old ports: A=42017795, B=50397459, Y=$memory\instruction_memory$rdmux[0][10][45]$b$12538
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][45]$b$12538 [10] $memory\instruction_memory$rdmux[0][10][45]$b$12538 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][45]$b$12538 [31:11] $memory\instruction_memory$rdmux[0][10][45]$b$12538 [9:5] $memory\instruction_memory$rdmux[0][10][45]$b$12538 [3:0] } = { 7'0000001 $memory\instruction_memory$rdmux[0][10][45]$b$12538 [4] $memory\instruction_memory$rdmux[0][10][45]$b$12538 [10] 9'000000100 $memory\instruction_memory$rdmux[0][10][45]$b$12538 [10] 3'000 $memory\instruction_memory$rdmux[0][10][45]$b$12538 [4] 7'0000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][24]$15545:
      Old ports: A=32'11111110110001000010011100000011, B=32'11111110100001000010011110000011, Y=$memory\instruction_memory$rdmux[0][10][12]$a$12438
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][12]$a$12438 [22] $memory\instruction_memory$rdmux[0][10][12]$a$12438 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][12]$a$12438 [31:23] $memory\instruction_memory$rdmux[0][10][12]$a$12438 [21:8] $memory\instruction_memory$rdmux[0][10][12]$a$12438 [6:0] } = 30'111111101000100001001110000011
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][231]$16166:
      Old ports: A=103810963, B=15193187, Y=$memory\instruction_memory$rdmux[0][10][115]$b$12748
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][115]$b$12748 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][115]$b$12748 [31:6] $memory\instruction_memory$rdmux[0][10][115]$b$12748 [3:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][10][115]$b$12748 [4] $memory\instruction_memory$rdmux[0][10][115]$b$12748 [4] 1'0 $memory\instruction_memory$rdmux[0][10][115]$b$12748 [5] $memory\instruction_memory$rdmux[0][10][115]$b$12748 [5] 1'1 $memory\instruction_memory$rdmux[0][10][115]$b$12748 [4] 1'0 $memory\instruction_memory$rdmux[0][10][115]$b$12748 [5] $memory\instruction_memory$rdmux[0][10][115]$b$12748 [5] $memory\instruction_memory$rdmux[0][10][115]$b$12748 [5] $memory\instruction_memory$rdmux[0][10][115]$b$12748 [5] $memory\instruction_memory$rdmux[0][10][115]$b$12748 [5] 1'0 $memory\instruction_memory$rdmux[0][10][115]$b$12748 [5] 2'01 $memory\instruction_memory$rdmux[0][10][115]$b$12748 [4] $memory\instruction_memory$rdmux[0][10][115]$b$12748 [4] $memory\instruction_memory$rdmux[0][10][115]$b$12748 [4] $memory\instruction_memory$rdmux[0][10][115]$b$12748 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][271]$16286:
      Old ports: A=32'11111111111101100000011110010011, B=267876115, Y=$memory\instruction_memory$rdmux[0][10][135]$b$12808
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][135]$b$12808 [12] $memory\instruction_memory$rdmux[0][10][135]$b$12808 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][135]$b$12808 [31:13] $memory\instruction_memory$rdmux[0][10][135]$b$12808 [11:8] $memory\instruction_memory$rdmux[0][10][135]$b$12808 [6:0] } = { $memory\instruction_memory$rdmux[0][10][135]$b$12808 [7] $memory\instruction_memory$rdmux[0][10][135]$b$12808 [7] $memory\instruction_memory$rdmux[0][10][135]$b$12808 [7] $memory\instruction_memory$rdmux[0][10][135]$b$12808 [7] 11'11111111011 $memory\instruction_memory$rdmux[0][10][135]$b$12808 [12] 1'0 $memory\instruction_memory$rdmux[0][10][135]$b$12808 [12] $memory\instruction_memory$rdmux[0][10][135]$b$12808 [12] 11'01110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][214]$16115:
      Old ports: A=49748579, B=32'11111111111111111111011110110111, Y=$memory\instruction_memory$rdmux[0][10][107]$a$12723
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][107]$a$12723 [6] $memory\instruction_memory$rdmux[0][10][107]$a$12723 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][107]$a$12723 [31:7] $memory\instruction_memory$rdmux[0][10][107]$a$12723 [5:3] $memory\instruction_memory$rdmux[0][10][107]$a$12723 [1:0] } = { $memory\instruction_memory$rdmux[0][10][107]$a$12723 [2] $memory\instruction_memory$rdmux[0][10][107]$a$12723 [2] $memory\instruction_memory$rdmux[0][10][107]$a$12723 [2] $memory\instruction_memory$rdmux[0][10][107]$a$12723 [2] $memory\instruction_memory$rdmux[0][10][107]$a$12723 [2] $memory\instruction_memory$rdmux[0][10][107]$a$12723 [2] 1'1 $memory\instruction_memory$rdmux[0][10][107]$a$12723 [2] 4'1111 $memory\instruction_memory$rdmux[0][10][107]$a$12723 [2] 3'111 $memory\instruction_memory$rdmux[0][10][107]$a$12723 [2] $memory\instruction_memory$rdmux[0][10][107]$a$12723 [2] $memory\instruction_memory$rdmux[0][10][107]$a$12723 [2] 1'1 $memory\instruction_memory$rdmux[0][10][107]$a$12723 [6] $memory\instruction_memory$rdmux[0][10][107]$a$12723 [2] 1'1 $memory\instruction_memory$rdmux[0][10][107]$a$12723 [2] $memory\instruction_memory$rdmux[0][10][107]$a$12723 [2] 1'1 $memory\instruction_memory$rdmux[0][10][107]$a$12723 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][59]$15650:
      Old ports: A=32'11111110111101000010001000100011, B=32'11111110010001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][29]$b$12490
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][29]$b$12490 [8] $memory\instruction_memory$rdmux[0][10][29]$b$12490 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][29]$b$12490 [31:9] $memory\instruction_memory$rdmux[0][10][29]$b$12490 [7:6] $memory\instruction_memory$rdmux[0][10][29]$b$12490 [4:0] } = { 8'11111110 $memory\instruction_memory$rdmux[0][10][29]$b$12490 [5] 1'1 $memory\instruction_memory$rdmux[0][10][29]$b$12490 [5] $memory\instruction_memory$rdmux[0][10][29]$b$12490 [5] 9'010000100 $memory\instruction_memory$rdmux[0][10][29]$b$12490 [8] 8'10000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][88]$15737:
      Old ports: A=32'11111000111001111101011011100011, B=32'11111110110001000010010100000011, Y=$memory\instruction_memory$rdmux[0][10][44]$a$12534
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][44]$a$12534 [8] $memory\instruction_memory$rdmux[0][10][44]$a$12534 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][44]$a$12534 [31:9] $memory\instruction_memory$rdmux[0][10][44]$a$12534 [7:6] $memory\instruction_memory$rdmux[0][10][44]$a$12534 [4:0] } = { 5'11111 $memory\instruction_memory$rdmux[0][10][44]$a$12534 [8] $memory\instruction_memory$rdmux[0][10][44]$a$12534 [8] 3'011 $memory\instruction_memory$rdmux[0][10][44]$a$12534 [5] 3'001 $memory\instruction_memory$rdmux[0][10][44]$a$12534 [5] $memory\instruction_memory$rdmux[0][10][44]$a$12534 [5] $memory\instruction_memory$rdmux[0][10][44]$a$12534 [5] $memory\instruction_memory$rdmux[0][10][44]$a$12534 [5] $memory\instruction_memory$rdmux[0][10][44]$a$12534 [8] $memory\instruction_memory$rdmux[0][10][44]$a$12534 [5] 2'01 $memory\instruction_memory$rdmux[0][10][44]$a$12534 [5] $memory\instruction_memory$rdmux[0][10][44]$a$12534 [5] $memory\instruction_memory$rdmux[0][10][44]$a$12534 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][71]$15686:
      Old ports: A=50398227, B=32'11111100101001000010111000100011, Y=$memory\instruction_memory$rdmux[0][10][35]$b$12508
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][35]$b$12508 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][35]$b$12508 [31:6] $memory\instruction_memory$rdmux[0][10][35]$b$12508 [3:0] } = { $memory\instruction_memory$rdmux[0][10][35]$b$12508 [5] $memory\instruction_memory$rdmux[0][10][35]$b$12508 [5] $memory\instruction_memory$rdmux[0][10][35]$b$12508 [5] $memory\instruction_memory$rdmux[0][10][35]$b$12508 [5] $memory\instruction_memory$rdmux[0][10][35]$b$12508 [5] $memory\instruction_memory$rdmux[0][10][35]$b$12508 [5:4] $memory\instruction_memory$rdmux[0][10][35]$b$12508 [4] $memory\instruction_memory$rdmux[0][10][35]$b$12508 [5] 1'0 $memory\instruction_memory$rdmux[0][10][35]$b$12508 [5] 2'00 $memory\instruction_memory$rdmux[0][10][35]$b$12508 [5] 1'0 $memory\instruction_memory$rdmux[0][10][35]$b$12508 [4] 2'00 $memory\instruction_memory$rdmux[0][10][35]$b$12508 [5] 1'0 $memory\instruction_memory$rdmux[0][10][35]$b$12508 [5] 1'1 $memory\instruction_memory$rdmux[0][10][35]$b$12508 [5] 7'0000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][157]$15944:
      Old ports: A=32'11111110111101000010000000100011, B=32'11111110000001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][78]$b$12637
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][78]$b$12637 [8] $memory\instruction_memory$rdmux[0][10][78]$b$12637 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][78]$b$12637 [31:9] $memory\instruction_memory$rdmux[0][10][78]$b$12637 [7:6] $memory\instruction_memory$rdmux[0][10][78]$b$12637 [4:0] } = { 8'11111110 $memory\instruction_memory$rdmux[0][10][78]$b$12637 [5] $memory\instruction_memory$rdmux[0][10][78]$b$12637 [5] $memory\instruction_memory$rdmux[0][10][78]$b$12637 [5] $memory\instruction_memory$rdmux[0][10][78]$b$12637 [5] 9'010000100 $memory\instruction_memory$rdmux[0][10][78]$b$12637 [8] $memory\instruction_memory$rdmux[0][10][78]$b$12637 [8] 7'0000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][252]$16229:
      Old ports: A=33952355, B=34050147, Y=$memory\instruction_memory$rdmux[0][10][126]$a$12780
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][126]$a$12780 [15] $memory\instruction_memory$rdmux[0][10][126]$a$12780 [9] }
      New connections: { $memory\instruction_memory$rdmux[0][10][126]$a$12780 [31:16] $memory\instruction_memory$rdmux[0][10][126]$a$12780 [14:10] $memory\instruction_memory$rdmux[0][10][126]$a$12780 [8:0] } = { 15'000000100000011 $memory\instruction_memory$rdmux[0][10][126]$a$12780 [15] 14'00100001100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][86]$15731:
      Old ports: A=1542035, B=32'11111110111101000010010000100011, Y=$memory\instruction_memory$rdmux[0][10][43]$a$12531
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][43]$a$12531 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][43]$a$12531 [31:6] $memory\instruction_memory$rdmux[0][10][43]$a$12531 [3:0] } = { $memory\instruction_memory$rdmux[0][10][43]$a$12531 [5] $memory\instruction_memory$rdmux[0][10][43]$a$12531 [5] $memory\instruction_memory$rdmux[0][10][43]$a$12531 [5] $memory\instruction_memory$rdmux[0][10][43]$a$12531 [5] $memory\instruction_memory$rdmux[0][10][43]$a$12531 [5] $memory\instruction_memory$rdmux[0][10][43]$a$12531 [5] $memory\instruction_memory$rdmux[0][10][43]$a$12531 [5] 1'0 $memory\instruction_memory$rdmux[0][10][43]$a$12531 [5] $memory\instruction_memory$rdmux[0][10][43]$a$12531 [5] $memory\instruction_memory$rdmux[0][10][43]$a$12531 [5] 3'101 $memory\instruction_memory$rdmux[0][10][43]$a$12531 [4] $memory\instruction_memory$rdmux[0][10][43]$a$12531 [4] $memory\instruction_memory$rdmux[0][10][43]$a$12531 [4] 1'0 $memory\instruction_memory$rdmux[0][10][43]$a$12531 [5] 3'001 $memory\instruction_memory$rdmux[0][10][43]$a$12531 [4] $memory\instruction_memory$rdmux[0][10][43]$a$12531 [4] $memory\instruction_memory$rdmux[0][10][43]$a$12531 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][278]$16307:
      Old ports: A=156239251, B=13035187, Y=$memory\instruction_memory$rdmux[0][10][139]$a$12819
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][139]$a$12819 [8] $memory\instruction_memory$rdmux[0][10][139]$a$12819 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][139]$a$12819 [31:9] $memory\instruction_memory$rdmux[0][10][139]$a$12819 [7:6] $memory\instruction_memory$rdmux[0][10][139]$a$12819 [4:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][10][139]$a$12819 [8] 2'00 $memory\instruction_memory$rdmux[0][10][139]$a$12819 [8] $memory\instruction_memory$rdmux[0][10][139]$a$12819 [5] 2'10 $memory\instruction_memory$rdmux[0][10][139]$a$12819 [8] 1'0 $memory\instruction_memory$rdmux[0][10][139]$a$12819 [5] $memory\instruction_memory$rdmux[0][10][139]$a$12819 [5] 1'0 $memory\instruction_memory$rdmux[0][10][139]$a$12819 [5] $memory\instruction_memory$rdmux[0][10][139]$a$12819 [5] $memory\instruction_memory$rdmux[0][10][139]$a$12819 [5] 3'001 $memory\instruction_memory$rdmux[0][10][139]$a$12819 [5] 7'1010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][72]$15689:
      Old ports: A=32'11111110000001000010011000100011, B=32'11111110000001000010010000100011, Y=$memory\instruction_memory$rdmux[0][10][36]$a$12510
      New ports: A=1'1, B=1'0, Y=$memory\instruction_memory$rdmux[0][10][36]$a$12510 [9]
      New connections: { $memory\instruction_memory$rdmux[0][10][36]$a$12510 [31:10] $memory\instruction_memory$rdmux[0][10][36]$a$12510 [8:0] } = 31'1111111000000100001001000100011
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][38]$15587:
      Old ports: A=34680355, B=42019875, Y=$memory\instruction_memory$rdmux[0][10][19]$a$12459
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][19]$a$12459 [23] $memory\instruction_memory$rdmux[0][10][19]$a$12459 [9] }
      New connections: { $memory\instruction_memory$rdmux[0][10][19]$a$12459 [31:24] $memory\instruction_memory$rdmux[0][10][19]$a$12459 [22:10] $memory\instruction_memory$rdmux[0][10][19]$a$12459 [8:0] } = { 10'0000001000 $memory\instruction_memory$rdmux[0][10][19]$a$12459 [9] 19'0001001011000100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][334]$16475:
      Old ports: A=8738067, B=16057651, Y=$memory\instruction_memory$rdmux[0][10][167]$a$12903
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][167]$a$12903 [12] $memory\instruction_memory$rdmux[0][10][167]$a$12903 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][167]$a$12903 [31:13] $memory\instruction_memory$rdmux[0][10][167]$a$12903 [11:6] $memory\instruction_memory$rdmux[0][10][167]$a$12903 [4:0] } = { 9'000000001 $memory\instruction_memory$rdmux[0][10][167]$a$12903 [5] $memory\instruction_memory$rdmux[0][10][167]$a$12903 [5] $memory\instruction_memory$rdmux[0][10][167]$a$12903 [5] 5'01010 $memory\instruction_memory$rdmux[0][10][167]$a$12903 [12] 12'001010010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][263]$16262:
      Old ports: A=13027427, B=32'11111101000101111110100011100011, Y=$memory\instruction_memory$rdmux[0][10][131]$b$12796
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][131]$b$12796 [22] $memory\instruction_memory$rdmux[0][10][131]$b$12796 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][131]$b$12796 [31:23] $memory\instruction_memory$rdmux[0][10][131]$b$12796 [21:8] $memory\instruction_memory$rdmux[0][10][131]$b$12796 [6:0] } = { $memory\instruction_memory$rdmux[0][10][131]$b$12796 [7] $memory\instruction_memory$rdmux[0][10][131]$b$12796 [7] $memory\instruction_memory$rdmux[0][10][131]$b$12796 [7] $memory\instruction_memory$rdmux[0][10][131]$b$12796 [7] $memory\instruction_memory$rdmux[0][10][131]$b$12796 [7] $memory\instruction_memory$rdmux[0][10][131]$b$12796 [7] 1'0 $memory\instruction_memory$rdmux[0][10][131]$b$12796 [7] $memory\instruction_memory$rdmux[0][10][131]$b$12796 [22] 1'0 $memory\instruction_memory$rdmux[0][10][131]$b$12796 [7] 3'011 $memory\instruction_memory$rdmux[0][10][131]$b$12796 [7] 2'11 $memory\instruction_memory$rdmux[0][10][131]$b$12796 [7] 12'010001100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][299]$16370:
      Old ports: A=32'10000000100000000000010100110111, B=32'11111111111101010000010100010011, Y=$memory\instruction_memory$rdmux[0][10][149]$b$12850
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][149]$b$12850 [16] $memory\instruction_memory$rdmux[0][10][149]$b$12850 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][149]$b$12850 [31:17] $memory\instruction_memory$rdmux[0][10][149]$b$12850 [15:3] $memory\instruction_memory$rdmux[0][10][149]$b$12850 [1:0] } = { 1'1 $memory\instruction_memory$rdmux[0][10][149]$b$12850 [16] $memory\instruction_memory$rdmux[0][10][149]$b$12850 [16] $memory\instruction_memory$rdmux[0][10][149]$b$12850 [16] $memory\instruction_memory$rdmux[0][10][149]$b$12850 [16] $memory\instruction_memory$rdmux[0][10][149]$b$12850 [16] $memory\instruction_memory$rdmux[0][10][149]$b$12850 [16] $memory\instruction_memory$rdmux[0][10][149]$b$12850 [16] 1'1 $memory\instruction_memory$rdmux[0][10][149]$b$12850 [16] $memory\instruction_memory$rdmux[0][10][149]$b$12850 [16] $memory\instruction_memory$rdmux[0][10][149]$b$12850 [16] 1'0 $memory\instruction_memory$rdmux[0][10][149]$b$12850 [16] 11'00000010100 $memory\instruction_memory$rdmux[0][10][149]$b$12850 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][243]$16202:
      Old ports: A=32'11111101100001000010011110000011, B=267388691, Y=$memory\instruction_memory$rdmux[0][10][121]$b$12766
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][121]$b$12766 [7] $memory\instruction_memory$rdmux[0][10][121]$b$12766 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][121]$b$12766 [31:8] $memory\instruction_memory$rdmux[0][10][121]$b$12766 [6:5] $memory\instruction_memory$rdmux[0][10][121]$b$12766 [3:0] } = { $memory\instruction_memory$rdmux[0][10][121]$b$12766 [7] $memory\instruction_memory$rdmux[0][10][121]$b$12766 [7] $memory\instruction_memory$rdmux[0][10][121]$b$12766 [7] $memory\instruction_memory$rdmux[0][10][121]$b$12766 [7] 2'11 $memory\instruction_memory$rdmux[0][10][121]$b$12766 [4] 2'11 $memory\instruction_memory$rdmux[0][10][121]$b$12766 [4] $memory\instruction_memory$rdmux[0][10][121]$b$12766 [4] $memory\instruction_memory$rdmux[0][10][121]$b$12766 [4] 1'0 $memory\instruction_memory$rdmux[0][10][121]$b$12766 [7] 4'0000 $memory\instruction_memory$rdmux[0][10][121]$b$12766 [7] 11'00111000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][257]$16244:
      Old ports: A=112656483, B=1049875, Y=$memory\instruction_memory$rdmux[0][10][128]$b$12787
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][128]$b$12787 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][128]$b$12787 [31:6] $memory\instruction_memory$rdmux[0][10][128]$b$12787 [3:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][10][128]$b$12787 [5] $memory\instruction_memory$rdmux[0][10][128]$b$12787 [5] 1'0 $memory\instruction_memory$rdmux[0][10][128]$b$12787 [5] 1'0 $memory\instruction_memory$rdmux[0][10][128]$b$12787 [5] 2'10 $memory\instruction_memory$rdmux[0][10][128]$b$12787 [5] $memory\instruction_memory$rdmux[0][10][128]$b$12787 [5] $memory\instruction_memory$rdmux[0][10][128]$b$12787 [5] 5'00000 $memory\instruction_memory$rdmux[0][10][128]$b$12787 [4] 1'0 $memory\instruction_memory$rdmux[0][10][128]$b$12787 [4] 1'0 $memory\instruction_memory$rdmux[0][10][128]$b$12787 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][186]$16031:
      Old ports: A=32'11100000110111111111000011101111, B=32'11111111111111111111011110110111, Y=$memory\instruction_memory$rdmux[0][10][93]$a$12681
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][93]$a$12681 [4:3]
      New connections: { $memory\instruction_memory$rdmux[0][10][93]$a$12681 [31:5] $memory\instruction_memory$rdmux[0][10][93]$a$12681 [2:0] } = { 3'111 $memory\instruction_memory$rdmux[0][10][93]$a$12681 [4] $memory\instruction_memory$rdmux[0][10][93]$a$12681 [4] $memory\instruction_memory$rdmux[0][10][93]$a$12681 [4] $memory\instruction_memory$rdmux[0][10][93]$a$12681 [4] $memory\instruction_memory$rdmux[0][10][93]$a$12681 [4] 2'11 $memory\instruction_memory$rdmux[0][10][93]$a$12681 [4] 10'1111111110 $memory\instruction_memory$rdmux[0][10][93]$a$12681 [4] $memory\instruction_memory$rdmux[0][10][93]$a$12681 [4] $memory\instruction_memory$rdmux[0][10][93]$a$12681 [4] 1'1 $memory\instruction_memory$rdmux[0][10][93]$a$12681 [3] 4'1111 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][315]$16418:
      Old ports: A=10999395, B=32'11111111101101010000011110010011, Y=$memory\instruction_memory$rdmux[0][10][157]$b$12874
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][157]$b$12874 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][157]$b$12874 [31:6] $memory\instruction_memory$rdmux[0][10][157]$b$12874 [3:0] } = { $memory\instruction_memory$rdmux[0][10][157]$b$12874 [4] $memory\instruction_memory$rdmux[0][10][157]$b$12874 [4] $memory\instruction_memory$rdmux[0][10][157]$b$12874 [4] $memory\instruction_memory$rdmux[0][10][157]$b$12874 [4] $memory\instruction_memory$rdmux[0][10][157]$b$12874 [4] $memory\instruction_memory$rdmux[0][10][157]$b$12874 [4] $memory\instruction_memory$rdmux[0][10][157]$b$12874 [4] $memory\instruction_memory$rdmux[0][10][157]$b$12874 [4] 3'101 $memory\instruction_memory$rdmux[0][10][157]$b$12874 [4] 2'01 $memory\instruction_memory$rdmux[0][10][157]$b$12874 [5] 1'1 $memory\instruction_memory$rdmux[0][10][157]$b$12874 [5] $memory\instruction_memory$rdmux[0][10][157]$b$12874 [5] 1'0 $memory\instruction_memory$rdmux[0][10][157]$b$12874 [5] 3'011 $memory\instruction_memory$rdmux[0][10][157]$b$12874 [4] $memory\instruction_memory$rdmux[0][10][157]$b$12874 [4] $memory\instruction_memory$rdmux[0][10][157]$b$12874 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][158]$15947:
      Old ports: A=133171091, B=32'11111100111001111101001011100011, Y=$memory\instruction_memory$rdmux[0][10][79]$a$12639
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][79]$a$12639 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][79]$a$12639 [31:6] $memory\instruction_memory$rdmux[0][10][79]$a$12639 [3:0] } = { $memory\instruction_memory$rdmux[0][10][79]$a$12639 [5] $memory\instruction_memory$rdmux[0][10][79]$a$12639 [5] $memory\instruction_memory$rdmux[0][10][79]$a$12639 [5] $memory\instruction_memory$rdmux[0][10][79]$a$12639 [5] $memory\instruction_memory$rdmux[0][10][79]$a$12639 [5] 1'1 $memory\instruction_memory$rdmux[0][10][79]$a$12639 [4] $memory\instruction_memory$rdmux[0][10][79]$a$12639 [4] 3'111 $memory\instruction_memory$rdmux[0][10][79]$a$12639 [4] 1'0 $memory\instruction_memory$rdmux[0][10][79]$a$12639 [5] $memory\instruction_memory$rdmux[0][10][79]$a$12639 [5] $memory\instruction_memory$rdmux[0][10][79]$a$12639 [5] $memory\instruction_memory$rdmux[0][10][79]$a$12639 [5] $memory\instruction_memory$rdmux[0][10][79]$a$12639 [5] 1'0 $memory\instruction_memory$rdmux[0][10][79]$a$12639 [5] 1'0 $memory\instruction_memory$rdmux[0][10][79]$a$12639 [4] 1'1 $memory\instruction_memory$rdmux[0][10][79]$a$12639 [4] 1'1 $memory\instruction_memory$rdmux[0][10][79]$a$12639 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][124]$15845:
      Old ports: A=42020387, B=67175443, Y=$memory\instruction_memory$rdmux[0][10][62]$a$12588
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][62]$a$12588 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][62]$a$12588 [31:6] $memory\instruction_memory$rdmux[0][10][62]$a$12588 [3:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][10][62]$a$12588 [4] $memory\instruction_memory$rdmux[0][10][62]$a$12588 [5] 1'0 $memory\instruction_memory$rdmux[0][10][62]$a$12588 [5] 9'000000100 $memory\instruction_memory$rdmux[0][10][62]$a$12588 [5] 1'0 $memory\instruction_memory$rdmux[0][10][62]$a$12588 [5] 1'1 $memory\instruction_memory$rdmux[0][10][62]$a$12588 [5] 7'0000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][188]$16037:
      Old ports: A=16189235, B=32'10011100110001000000011110010011, Y=$memory\instruction_memory$rdmux[0][10][94]$a$12684
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][94]$a$12684 [7] $memory\instruction_memory$rdmux[0][10][94]$a$12684 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][94]$a$12684 [31:8] $memory\instruction_memory$rdmux[0][10][94]$a$12684 [6] $memory\instruction_memory$rdmux[0][10][94]$a$12684 [4:0] } = { $memory\instruction_memory$rdmux[0][10][94]$a$12684 [7] 2'00 $memory\instruction_memory$rdmux[0][10][94]$a$12684 [7] $memory\instruction_memory$rdmux[0][10][94]$a$12684 [7] $memory\instruction_memory$rdmux[0][10][94]$a$12684 [7] 4'0011 $memory\instruction_memory$rdmux[0][10][94]$a$12684 [5] $memory\instruction_memory$rdmux[0][10][94]$a$12684 [5] 2'01 $memory\instruction_memory$rdmux[0][10][94]$a$12684 [5] $memory\instruction_memory$rdmux[0][10][94]$a$12684 [5] 14'00000111010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][229]$16160:
      Old ports: A=32'11111110010001000010011110000011, B=16189363, Y=$memory\instruction_memory$rdmux[0][10][114]$b$12745
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][114]$b$12745 [13] $memory\instruction_memory$rdmux[0][10][114]$b$12745 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][114]$b$12745 [31:14] $memory\instruction_memory$rdmux[0][10][114]$b$12745 [12:5] $memory\instruction_memory$rdmux[0][10][114]$b$12745 [3:0] } = { $memory\instruction_memory$rdmux[0][10][114]$b$12745 [13] $memory\instruction_memory$rdmux[0][10][114]$b$12745 [13] $memory\instruction_memory$rdmux[0][10][114]$b$12745 [13] $memory\instruction_memory$rdmux[0][10][114]$b$12745 [13] $memory\instruction_memory$rdmux[0][10][114]$b$12745 [13] $memory\instruction_memory$rdmux[0][10][114]$b$12745 [13] $memory\instruction_memory$rdmux[0][10][114]$b$12745 [13] 1'0 $memory\instruction_memory$rdmux[0][10][114]$b$12745 [4] 1'1 $memory\instruction_memory$rdmux[0][10][114]$b$12745 [4] $memory\instruction_memory$rdmux[0][10][114]$b$12745 [4] 2'01 $memory\instruction_memory$rdmux[0][10][114]$b$12745 [4] $memory\instruction_memory$rdmux[0][10][114]$b$12745 [4] 9'000011110 $memory\instruction_memory$rdmux[0][10][114]$b$12745 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][311]$16406:
      Old ports: A=28641171, B=5244563, Y=$memory\instruction_memory$rdmux[0][10][155]$b$12868
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][155]$b$12868 [22] $memory\instruction_memory$rdmux[0][10][155]$b$12868 [8] }
      New connections: { $memory\instruction_memory$rdmux[0][10][155]$b$12868 [31:23] $memory\instruction_memory$rdmux[0][10][155]$b$12868 [21:9] $memory\instruction_memory$rdmux[0][10][155]$b$12868 [7:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][10][155]$b$12868 [8] $memory\instruction_memory$rdmux[0][10][155]$b$12868 [8] $memory\instruction_memory$rdmux[0][10][155]$b$12868 [8] 2'10 $memory\instruction_memory$rdmux[0][10][155]$b$12868 [8] 1'0 $memory\instruction_memory$rdmux[0][10][155]$b$12868 [8] 15'000001110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][199]$16070:
      Old ports: A=16188979, B=32'11111111111111111111011110110111, Y=$memory\instruction_memory$rdmux[0][10][99]$b$12700
      New ports: A=1'0, B=1'1, Y=$memory\instruction_memory$rdmux[0][10][99]$b$12700 [2]
      New connections: { $memory\instruction_memory$rdmux[0][10][99]$b$12700 [31:3] $memory\instruction_memory$rdmux[0][10][99]$b$12700 [1:0] } = { $memory\instruction_memory$rdmux[0][10][99]$b$12700 [2] $memory\instruction_memory$rdmux[0][10][99]$b$12700 [2] $memory\instruction_memory$rdmux[0][10][99]$b$12700 [2] $memory\instruction_memory$rdmux[0][10][99]$b$12700 [2] $memory\instruction_memory$rdmux[0][10][99]$b$12700 [2] $memory\instruction_memory$rdmux[0][10][99]$b$12700 [2] $memory\instruction_memory$rdmux[0][10][99]$b$12700 [2] $memory\instruction_memory$rdmux[0][10][99]$b$12700 [2] 4'1111 $memory\instruction_memory$rdmux[0][10][99]$b$12700 [2] 3'111 $memory\instruction_memory$rdmux[0][10][99]$b$12700 [2] $memory\instruction_memory$rdmux[0][10][99]$b$12700 [2] $memory\instruction_memory$rdmux[0][10][99]$b$12700 [2] $memory\instruction_memory$rdmux[0][10][99]$b$12700 [2] 3'011 $memory\instruction_memory$rdmux[0][10][99]$b$12700 [2] $memory\instruction_memory$rdmux[0][10][99]$b$12700 [2] 6'011011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][78]$15707:
      Old ports: A=2594707, B=16189363, Y=$memory\instruction_memory$rdmux[0][10][39]$a$12519
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][39]$a$12519 [12] $memory\instruction_memory$rdmux[0][10][39]$a$12519 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][39]$a$12519 [31:13] $memory\instruction_memory$rdmux[0][10][39]$a$12519 [11:6] $memory\instruction_memory$rdmux[0][10][39]$a$12519 [4:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][39]$a$12519 [5] $memory\instruction_memory$rdmux[0][10][39]$a$12519 [5] 1'1 $memory\instruction_memory$rdmux[0][10][39]$a$12519 [5] 4'0111 $memory\instruction_memory$rdmux[0][10][39]$a$12519 [12] 13'0001111010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][181]$16016:
      Old ports: A=460179, B=492819, Y=$memory\instruction_memory$rdmux[0][10][90]$b$12673
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][90]$b$12673 [15] $memory\instruction_memory$rdmux[0][10][90]$b$12673 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][90]$b$12673 [31:16] $memory\instruction_memory$rdmux[0][10][90]$b$12673 [14:8] $memory\instruction_memory$rdmux[0][10][90]$b$12673 [6:0] } = 30'000000000000011100001010010011
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][196]$16061:
      Old ports: A=32'11111101000001000010010100000011, B=738197743, Y=$memory\instruction_memory$rdmux[0][10][98]$a$12696
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][98]$a$12696 [8] $memory\instruction_memory$rdmux[0][10][98]$a$12696 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][98]$a$12696 [31:9] $memory\instruction_memory$rdmux[0][10][98]$a$12696 [7:3] $memory\instruction_memory$rdmux[0][10][98]$a$12696 [1:0] } = { $memory\instruction_memory$rdmux[0][10][98]$a$12696 [8] $memory\instruction_memory$rdmux[0][10][98]$a$12696 [8] 1'1 $memory\instruction_memory$rdmux[0][10][98]$a$12696 [8] 3'110 $memory\instruction_memory$rdmux[0][10][98]$a$12696 [8] 5'00000 $memory\instruction_memory$rdmux[0][10][98]$a$12696 [8] 4'0000 $memory\instruction_memory$rdmux[0][10][98]$a$12696 [8] 2'00 $memory\instruction_memory$rdmux[0][10][98]$a$12696 [8] 1'0 $memory\instruction_memory$rdmux[0][10][98]$a$12696 [2] $memory\instruction_memory$rdmux[0][10][98]$a$12696 [2] $memory\instruction_memory$rdmux[0][10][98]$a$12696 [2] 1'0 $memory\instruction_memory$rdmux[0][10][98]$a$12696 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][201]$16076:
      Old ports: A=16189235, B=32'11111111111111111111011110110111, Y=$memory\instruction_memory$rdmux[0][10][100]$b$12703
      New ports: A=1'0, B=1'1, Y=$memory\instruction_memory$rdmux[0][10][100]$b$12703 [2]
      New connections: { $memory\instruction_memory$rdmux[0][10][100]$b$12703 [31:3] $memory\instruction_memory$rdmux[0][10][100]$b$12703 [1:0] } = { $memory\instruction_memory$rdmux[0][10][100]$b$12703 [2] $memory\instruction_memory$rdmux[0][10][100]$b$12703 [2] $memory\instruction_memory$rdmux[0][10][100]$b$12703 [2] $memory\instruction_memory$rdmux[0][10][100]$b$12703 [2] $memory\instruction_memory$rdmux[0][10][100]$b$12703 [2] $memory\instruction_memory$rdmux[0][10][100]$b$12703 [2] $memory\instruction_memory$rdmux[0][10][100]$b$12703 [2] $memory\instruction_memory$rdmux[0][10][100]$b$12703 [2] 4'1111 $memory\instruction_memory$rdmux[0][10][100]$b$12703 [2] 3'111 $memory\instruction_memory$rdmux[0][10][100]$b$12703 [2] $memory\instruction_memory$rdmux[0][10][100]$b$12703 [2] $memory\instruction_memory$rdmux[0][10][100]$b$12703 [2] $memory\instruction_memory$rdmux[0][10][100]$b$12703 [2] 4'0111 $memory\instruction_memory$rdmux[0][10][100]$b$12703 [2] 6'011011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][233]$16172:
      Old ports: A=267388691, B=15179811, Y=$memory\instruction_memory$rdmux[0][10][116]$b$12751
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][116]$b$12751 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][116]$b$12751 [31:6] $memory\instruction_memory$rdmux[0][10][116]$b$12751 [3:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][10][116]$b$12751 [4] $memory\instruction_memory$rdmux[0][10][116]$b$12751 [4] $memory\instruction_memory$rdmux[0][10][116]$b$12751 [4] $memory\instruction_memory$rdmux[0][10][116]$b$12751 [4] 3'111 $memory\instruction_memory$rdmux[0][10][116]$b$12751 [4] 1'0 $memory\instruction_memory$rdmux[0][10][116]$b$12751 [5] $memory\instruction_memory$rdmux[0][10][116]$b$12751 [5] $memory\instruction_memory$rdmux[0][10][116]$b$12751 [5] $memory\instruction_memory$rdmux[0][10][116]$b$12751 [5] 1'0 $memory\instruction_memory$rdmux[0][10][116]$b$12751 [5] 2'00 $memory\instruction_memory$rdmux[0][10][116]$b$12751 [4] $memory\instruction_memory$rdmux[0][10][116]$b$12751 [4] $memory\instruction_memory$rdmux[0][10][116]$b$12751 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][285]$16328:
      Old ports: A=1123875, B=8463395, Y=$memory\instruction_memory$rdmux[0][10][142]$b$12829
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][142]$b$12829 [23] $memory\instruction_memory$rdmux[0][10][142]$b$12829 [9] }
      New connections: { $memory\instruction_memory$rdmux[0][10][142]$b$12829 [31:24] $memory\instruction_memory$rdmux[0][10][142]$b$12829 [22:10] $memory\instruction_memory$rdmux[0][10][142]$b$12829 [8:0] } = { 10'0000000000 $memory\instruction_memory$rdmux[0][10][142]$b$12829 [9] 19'0001001001000100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][336]$16481:
      Old ports: A=1084687667, B=32871, Y=$memory\instruction_memory$rdmux[0][10][168]$a$12906
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][168]$a$12906 [4] $memory\instruction_memory$rdmux[0][10][168]$a$12906 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][168]$a$12906 [31:5] $memory\instruction_memory$rdmux[0][10][168]$a$12906 [3] $memory\instruction_memory$rdmux[0][10][168]$a$12906 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][168]$a$12906 [4] 6'000000 $memory\instruction_memory$rdmux[0][10][168]$a$12906 [4] 1'0 $memory\instruction_memory$rdmux[0][10][168]$a$12906 [4] 2'00 $memory\instruction_memory$rdmux[0][10][168]$a$12906 [4] $memory\instruction_memory$rdmux[0][10][168]$a$12906 [4] $memory\instruction_memory$rdmux[0][10][168]$a$12906 [4] $memory\instruction_memory$rdmux[0][10][168]$a$12906 [2] 4'0000 $memory\instruction_memory$rdmux[0][10][168]$a$12906 [4] 1'0 $memory\instruction_memory$rdmux[0][10][168]$a$12906 [4] 1'0 $memory\instruction_memory$rdmux[0][10][168]$a$12906 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][109]$15800:
      Old ports: A=1350566127, B=329619, Y=$memory\instruction_memory$rdmux[0][10][54]$b$12565
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][54]$b$12565 [4] $memory\instruction_memory$rdmux[0][10][54]$b$12565 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][54]$b$12565 [31:5] $memory\instruction_memory$rdmux[0][10][54]$b$12565 [3] $memory\instruction_memory$rdmux[0][10][54]$b$12565 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][54]$b$12565 [2] 1'0 $memory\instruction_memory$rdmux[0][10][54]$b$12565 [2] 4'0000 $memory\instruction_memory$rdmux[0][10][54]$b$12565 [2] 4'0000 $memory\instruction_memory$rdmux[0][10][54]$b$12565 [4] 1'0 $memory\instruction_memory$rdmux[0][10][54]$b$12565 [4] 5'00000 $memory\instruction_memory$rdmux[0][10][54]$b$12565 [4] $memory\instruction_memory$rdmux[0][10][54]$b$12565 [4] $memory\instruction_memory$rdmux[0][10][54]$b$12565 [4] 1'1 $memory\instruction_memory$rdmux[0][10][54]$b$12565 [2] $memory\instruction_memory$rdmux[0][10][54]$b$12565 [2] $memory\instruction_memory$rdmux[0][10][54]$b$12565 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][58]$15647:
      Old ports: A=32'11111110010001000010011110000011, B=1542035, Y=$memory\instruction_memory$rdmux[0][10][29]$a$12489
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][29]$a$12489 [13] $memory\instruction_memory$rdmux[0][10][29]$a$12489 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][29]$a$12489 [31:14] $memory\instruction_memory$rdmux[0][10][29]$a$12489 [12:5] $memory\instruction_memory$rdmux[0][10][29]$a$12489 [3:0] } = { $memory\instruction_memory$rdmux[0][10][29]$a$12489 [13] $memory\instruction_memory$rdmux[0][10][29]$a$12489 [13] $memory\instruction_memory$rdmux[0][10][29]$a$12489 [13] $memory\instruction_memory$rdmux[0][10][29]$a$12489 [13] $memory\instruction_memory$rdmux[0][10][29]$a$12489 [13] $memory\instruction_memory$rdmux[0][10][29]$a$12489 [13] $memory\instruction_memory$rdmux[0][10][29]$a$12489 [13] 2'00 $memory\instruction_memory$rdmux[0][10][29]$a$12489 [13] 1'0 $memory\instruction_memory$rdmux[0][10][29]$a$12489 [4] 2'01 $memory\instruction_memory$rdmux[0][10][29]$a$12489 [4] $memory\instruction_memory$rdmux[0][10][29]$a$12489 [4] $memory\instruction_memory$rdmux[0][10][29]$a$12489 [4] 13'0001111000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][320]$16433:
      Old ports: A=12029539, B=4621971, Y=$memory\instruction_memory$rdmux[0][10][160]$a$12882
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][160]$a$12882 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][160]$a$12882 [31:6] $memory\instruction_memory$rdmux[0][10][160]$a$12882 [3:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][160]$a$12882 [5:4] $memory\instruction_memory$rdmux[0][10][160]$a$12882 [5] $memory\instruction_memory$rdmux[0][10][160]$a$12882 [5] 3'011 $memory\instruction_memory$rdmux[0][10][160]$a$12882 [5] 4'1000 $memory\instruction_memory$rdmux[0][10][160]$a$12882 [5] 3'110 $memory\instruction_memory$rdmux[0][10][160]$a$12882 [4] $memory\instruction_memory$rdmux[0][10][160]$a$12882 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][32]$15569:
      Old ports: A=552051235, B=32'11111100110001000010011110000011, Y=$memory\instruction_memory$rdmux[0][10][16]$a$12450
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][16]$a$12450 [7] $memory\instruction_memory$rdmux[0][10][16]$a$12450 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][16]$a$12450 [31:8] $memory\instruction_memory$rdmux[0][10][16]$a$12450 [6] $memory\instruction_memory$rdmux[0][10][16]$a$12450 [4:0] } = { $memory\instruction_memory$rdmux[0][10][16]$a$12450 [7] $memory\instruction_memory$rdmux[0][10][16]$a$12450 [7] 1'1 $memory\instruction_memory$rdmux[0][10][16]$a$12450 [7] $memory\instruction_memory$rdmux[0][10][16]$a$12450 [7] $memory\instruction_memory$rdmux[0][10][16]$a$12450 [7] 4'0011 $memory\instruction_memory$rdmux[0][10][16]$a$12450 [5] 3'001 $memory\instruction_memory$rdmux[0][10][16]$a$12450 [5] $memory\instruction_memory$rdmux[0][10][16]$a$12450 [5] $memory\instruction_memory$rdmux[0][10][16]$a$12450 [5] 4'0100 $memory\instruction_memory$rdmux[0][10][16]$a$12450 [7] 1'1 $memory\instruction_memory$rdmux[0][10][16]$a$12450 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][180]$16013:
      Old ports: A=32'10111100110001000000011100010011, B=32'11011100110001000000011110010011, Y=$memory\instruction_memory$rdmux[0][10][90]$a$12672
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][90]$a$12672 [29] $memory\instruction_memory$rdmux[0][10][90]$a$12672 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][90]$a$12672 [31:30] $memory\instruction_memory$rdmux[0][10][90]$a$12672 [28:8] $memory\instruction_memory$rdmux[0][10][90]$a$12672 [6:0] } = { 1'1 $memory\instruction_memory$rdmux[0][10][90]$a$12672 [7] 28'1110011000100000001110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][143]$15902:
      Old ports: A=32'11111101110001000010011100000011, B=1088849715, Y=$memory\instruction_memory$rdmux[0][10][71]$b$12616
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][71]$b$12616 [13] $memory\instruction_memory$rdmux[0][10][71]$b$12616 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][71]$b$12616 [31:14] $memory\instruction_memory$rdmux[0][10][71]$b$12616 [12:5] $memory\instruction_memory$rdmux[0][10][71]$b$12616 [3:0] } = { $memory\instruction_memory$rdmux[0][10][71]$b$12616 [13] 1'1 $memory\instruction_memory$rdmux[0][10][71]$b$12616 [13] $memory\instruction_memory$rdmux[0][10][71]$b$12616 [13] $memory\instruction_memory$rdmux[0][10][71]$b$12616 [13] $memory\instruction_memory$rdmux[0][10][71]$b$12616 [13] 1'0 $memory\instruction_memory$rdmux[0][10][71]$b$12616 [13] 2'11 $memory\instruction_memory$rdmux[0][10][71]$b$12616 [4] 3'001 $memory\instruction_memory$rdmux[0][10][71]$b$12616 [4] 1'0 $memory\instruction_memory$rdmux[0][10][71]$b$12616 [4] 8'00011100 $memory\instruction_memory$rdmux[0][10][71]$b$12616 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][273]$16292:
      Old ports: A=32855955, B=15072867, Y=$memory\instruction_memory$rdmux[0][10][136]$b$12811
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][136]$b$12811 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][136]$b$12811 [31:6] $memory\instruction_memory$rdmux[0][10][136]$b$12811 [3:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][10][136]$b$12811 [4] 3'111 $memory\instruction_memory$rdmux[0][10][136]$b$12811 [4] 4'0101 $memory\instruction_memory$rdmux[0][10][136]$b$12811 [5] 1'1 $memory\instruction_memory$rdmux[0][10][136]$b$12811 [5] 1'1 $memory\instruction_memory$rdmux[0][10][136]$b$12811 [5] 2'11 $memory\instruction_memory$rdmux[0][10][136]$b$12811 [4] $memory\instruction_memory$rdmux[0][10][136]$b$12811 [4] $memory\instruction_memory$rdmux[0][10][136]$b$12811 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][328]$16457:
      Old ports: A=83194979, B=267388819, Y=$memory\instruction_memory$rdmux[0][10][164]$a$12894
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][164]$a$12894 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][164]$a$12894 [31:6] $memory\instruction_memory$rdmux[0][10][164]$a$12894 [3:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][10][164]$a$12894 [4] 1'1 $memory\instruction_memory$rdmux[0][10][164]$a$12894 [4] $memory\instruction_memory$rdmux[0][10][164]$a$12894 [4] 5'11110 $memory\instruction_memory$rdmux[0][10][164]$a$12894 [5] 1'0 $memory\instruction_memory$rdmux[0][10][164]$a$12894 [5] 1'0 $memory\instruction_memory$rdmux[0][10][164]$a$12894 [5] $memory\instruction_memory$rdmux[0][10][164]$a$12894 [5] $memory\instruction_memory$rdmux[0][10][164]$a$12894 [5] 2'01 $memory\instruction_memory$rdmux[0][10][164]$a$12894 [4] $memory\instruction_memory$rdmux[0][10][164]$a$12894 [4] $memory\instruction_memory$rdmux[0][10][164]$a$12894 [4] $memory\instruction_memory$rdmux[0][10][164]$a$12894 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][138]$15887:
      Old ports: A=88080495, B=32'11111110010001000010011110000011, Y=$memory\instruction_memory$rdmux[0][10][69]$a$12609
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][69]$a$12609 [7] $memory\instruction_memory$rdmux[0][10][69]$a$12609 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][69]$a$12609 [31:8] $memory\instruction_memory$rdmux[0][10][69]$a$12609 [6:3] $memory\instruction_memory$rdmux[0][10][69]$a$12609 [1:0] } = { $memory\instruction_memory$rdmux[0][10][69]$a$12609 [7] $memory\instruction_memory$rdmux[0][10][69]$a$12609 [7] $memory\instruction_memory$rdmux[0][10][69]$a$12609 [7] $memory\instruction_memory$rdmux[0][10][69]$a$12609 [7] $memory\instruction_memory$rdmux[0][10][69]$a$12609 [7] 1'1 $memory\instruction_memory$rdmux[0][10][69]$a$12609 [7] $memory\instruction_memory$rdmux[0][10][69]$a$12609 [2] 5'01000 $memory\instruction_memory$rdmux[0][10][69]$a$12609 [7] 4'0000 $memory\instruction_memory$rdmux[0][10][69]$a$12609 [7] 2'00 $memory\instruction_memory$rdmux[0][10][69]$a$12609 [7] $memory\instruction_memory$rdmux[0][10][69]$a$12609 [7] $memory\instruction_memory$rdmux[0][10][69]$a$12609 [7] $memory\instruction_memory$rdmux[0][10][69]$a$12609 [2] $memory\instruction_memory$rdmux[0][10][69]$a$12609 [2] 1'0 $memory\instruction_memory$rdmux[0][10][69]$a$12609 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][17]$15524:
      Old ports: A=32'11111110100001000010011100000011, B=15195747, Y=$memory\instruction_memory$rdmux[0][10][8]$b$12427
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][8]$b$12427 [8] $memory\instruction_memory$rdmux[0][10][8]$b$12427 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][8]$b$12427 [31:9] $memory\instruction_memory$rdmux[0][10][8]$b$12427 [7:6] $memory\instruction_memory$rdmux[0][10][8]$b$12427 [4:0] } = { $memory\instruction_memory$rdmux[0][10][8]$b$12427 [8] $memory\instruction_memory$rdmux[0][10][8]$b$12427 [8] $memory\instruction_memory$rdmux[0][10][8]$b$12427 [8] $memory\instruction_memory$rdmux[0][10][8]$b$12427 [8] $memory\instruction_memory$rdmux[0][10][8]$b$12427 [8] $memory\instruction_memory$rdmux[0][10][8]$b$12427 [8] $memory\instruction_memory$rdmux[0][10][8]$b$12427 [8] 2'01 $memory\instruction_memory$rdmux[0][10][8]$b$12427 [5] $memory\instruction_memory$rdmux[0][10][8]$b$12427 [5] 3'001 $memory\instruction_memory$rdmux[0][10][8]$b$12427 [5] $memory\instruction_memory$rdmux[0][10][8]$b$12427 [5] $memory\instruction_memory$rdmux[0][10][8]$b$12427 [5] $memory\instruction_memory$rdmux[0][10][8]$b$12427 [5] $memory\instruction_memory$rdmux[0][10][8]$b$12427 [8] $memory\instruction_memory$rdmux[0][10][8]$b$12427 [5] $memory\instruction_memory$rdmux[0][10][8]$b$12427 [5] 3'110 $memory\instruction_memory$rdmux[0][10][8]$b$12427 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][82]$15719:
      Old ports: A=32'11111101110001000010011110000011, B=549955459, Y=$memory\instruction_memory$rdmux[0][10][41]$a$12525
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][41]$a$12525 [24] $memory\instruction_memory$rdmux[0][10][41]$a$12525 [15] }
      New connections: { $memory\instruction_memory$rdmux[0][10][41]$a$12525 [31:25] $memory\instruction_memory$rdmux[0][10][41]$a$12525 [23:16] $memory\instruction_memory$rdmux[0][10][41]$a$12525 [14:0] } = { $memory\instruction_memory$rdmux[0][10][41]$a$12525 [24] $memory\instruction_memory$rdmux[0][10][41]$a$12525 [24] 1'1 $memory\instruction_memory$rdmux[0][10][41]$a$12525 [24] $memory\instruction_memory$rdmux[0][10][41]$a$12525 [24] $memory\instruction_memory$rdmux[0][10][41]$a$12525 [24] 7'0110001 $memory\instruction_memory$rdmux[0][10][41]$a$12525 [15] $memory\instruction_memory$rdmux[0][10][41]$a$12525 [15] 15'010011110000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][178]$16007:
      Old ports: A=2110228371, B=32'11111111000001000000011100010011, Y=$memory\instruction_memory$rdmux[0][10][89]$a$12669
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][89]$a$12669 [25] $memory\instruction_memory$rdmux[0][10][89]$a$12669 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][89]$a$12669 [31:26] $memory\instruction_memory$rdmux[0][10][89]$a$12669 [24:8] $memory\instruction_memory$rdmux[0][10][89]$a$12669 [6:0] } = { $memory\instruction_memory$rdmux[0][10][89]$a$12669 [25] 6'111111 $memory\instruction_memory$rdmux[0][10][89]$a$12669 [7] $memory\instruction_memory$rdmux[0][10][89]$a$12669 [7] 4'0001 $memory\instruction_memory$rdmux[0][10][89]$a$12669 [7] $memory\instruction_memory$rdmux[0][10][89]$a$12669 [7] $memory\instruction_memory$rdmux[0][10][89]$a$12669 [7] 14'00001110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][232]$16169:
      Old ports: A=32'11111100000001000010101000100011, B=32'11111101100001000010011110000011, Y=$memory\instruction_memory$rdmux[0][10][116]$a$12750
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][116]$a$12750 [7] $memory\instruction_memory$rdmux[0][10][116]$a$12750 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][116]$a$12750 [31:8] $memory\instruction_memory$rdmux[0][10][116]$a$12750 [6] $memory\instruction_memory$rdmux[0][10][116]$a$12750 [4:0] } = { 7'1111110 $memory\instruction_memory$rdmux[0][10][116]$a$12750 [7] $memory\instruction_memory$rdmux[0][10][116]$a$12750 [7] 11'00001000010 $memory\instruction_memory$rdmux[0][10][116]$a$12750 [5] $memory\instruction_memory$rdmux[0][10][116]$a$12750 [7] 1'1 $memory\instruction_memory$rdmux[0][10][116]$a$12750 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][62]$15659:
      Old ports: A=329619, B=492947, Y=$memory\instruction_memory$rdmux[0][10][31]$a$12495
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][31]$a$12495 [15] $memory\instruction_memory$rdmux[0][10][31]$a$12495 [9] }
      New connections: { $memory\instruction_memory$rdmux[0][10][31]$a$12495 [31:16] $memory\instruction_memory$rdmux[0][10][31]$a$12495 [14:10] $memory\instruction_memory$rdmux[0][10][31]$a$12495 [8:0] } = { 14'00000000000001 $memory\instruction_memory$rdmux[0][10][31]$a$12495 [15] 15'100001110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][193]$16052:
      Old ports: A=2110228371, B=32'11111111000001000000011010010011, Y=$memory\instruction_memory$rdmux[0][10][96]$b$12691
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][96]$b$12691 [25] $memory\instruction_memory$rdmux[0][10][96]$b$12691 [8] }
      New connections: { $memory\instruction_memory$rdmux[0][10][96]$b$12691 [31:26] $memory\instruction_memory$rdmux[0][10][96]$b$12691 [24:9] $memory\instruction_memory$rdmux[0][10][96]$b$12691 [7:0] } = { $memory\instruction_memory$rdmux[0][10][96]$b$12691 [25] 6'111111 $memory\instruction_memory$rdmux[0][10][96]$b$12691 [8] $memory\instruction_memory$rdmux[0][10][96]$b$12691 [8] 4'0001 $memory\instruction_memory$rdmux[0][10][96]$b$12691 [8] $memory\instruction_memory$rdmux[0][10][96]$b$12691 [8] $memory\instruction_memory$rdmux[0][10][96]$b$12691 [8] 14'00001110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][22]$15539:
      Old ports: A=32'11111110111101000010001000100011, B=32'11111110010001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][11]$a$12435
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][11]$a$12435 [8] $memory\instruction_memory$rdmux[0][10][11]$a$12435 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][11]$a$12435 [31:9] $memory\instruction_memory$rdmux[0][10][11]$a$12435 [7:6] $memory\instruction_memory$rdmux[0][10][11]$a$12435 [4:0] } = { 8'11111110 $memory\instruction_memory$rdmux[0][10][11]$a$12435 [5] 1'1 $memory\instruction_memory$rdmux[0][10][11]$a$12435 [5] $memory\instruction_memory$rdmux[0][10][11]$a$12435 [5] 9'010000100 $memory\instruction_memory$rdmux[0][10][11]$a$12435 [8] 8'10000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][31]$15566:
      Old ports: A=32'11111100110001000010011110000011, B=32'11111110100001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][15]$b$12448
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][15]$b$12448 [25] $memory\instruction_memory$rdmux[0][10][15]$b$12448 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][15]$b$12448 [31:26] $memory\instruction_memory$rdmux[0][10][15]$b$12448 [24:8] $memory\instruction_memory$rdmux[0][10][15]$b$12448 [6:0] } = { 8'11111101 $memory\instruction_memory$rdmux[0][10][15]$b$12448 [7] 21'000100001001110000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][262]$16259:
      Old ports: A=32'11111100101101110001111011100011, B=32'11111100110101100100110011100011, Y=$memory\instruction_memory$rdmux[0][10][131]$a$12795
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][131]$a$12795 [14] $memory\instruction_memory$rdmux[0][10][131]$a$12795 [9] }
      New connections: { $memory\instruction_memory$rdmux[0][10][131]$a$12795 [31:15] $memory\instruction_memory$rdmux[0][10][131]$a$12795 [13:10] $memory\instruction_memory$rdmux[0][10][131]$a$12795 [8:0] } = { 9'111111001 $memory\instruction_memory$rdmux[0][10][131]$a$12795 [14] $memory\instruction_memory$rdmux[0][10][131]$a$12795 [9] 4'1011 $memory\instruction_memory$rdmux[0][10][131]$a$12795 [9] 2'00 $memory\instruction_memory$rdmux[0][10][131]$a$12795 [9] 11'11011100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][327]$16454:
      Old ports: A=32'11110001010111111111000001101111, B=67511, Y=$memory\instruction_memory$rdmux[0][10][163]$b$12892
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][163]$b$12892 [4:3]
      New connections: { $memory\instruction_memory$rdmux[0][10][163]$b$12892 [31:5] $memory\instruction_memory$rdmux[0][10][163]$b$12892 [2:0] } = { $memory\instruction_memory$rdmux[0][10][163]$b$12892 [3] $memory\instruction_memory$rdmux[0][10][163]$b$12892 [3] $memory\instruction_memory$rdmux[0][10][163]$b$12892 [3] $memory\instruction_memory$rdmux[0][10][163]$b$12892 [3] 3'000 $memory\instruction_memory$rdmux[0][10][163]$b$12892 [3] 1'0 $memory\instruction_memory$rdmux[0][10][163]$b$12892 [3] 1'0 $memory\instruction_memory$rdmux[0][10][163]$b$12892 [3] $memory\instruction_memory$rdmux[0][10][163]$b$12892 [3] $memory\instruction_memory$rdmux[0][10][163]$b$12892 [3] $memory\instruction_memory$rdmux[0][10][163]$b$12892 [3] 1'1 $memory\instruction_memory$rdmux[0][10][163]$b$12892 [3] $memory\instruction_memory$rdmux[0][10][163]$b$12892 [3] $memory\instruction_memory$rdmux[0][10][163]$b$12892 [3] $memory\instruction_memory$rdmux[0][10][163]$b$12892 [3] 1'0 $memory\instruction_memory$rdmux[0][10][163]$b$12892 [4] $memory\instruction_memory$rdmux[0][10][163]$b$12892 [4] $memory\instruction_memory$rdmux[0][10][163]$b$12892 [4] $memory\instruction_memory$rdmux[0][10][163]$b$12892 [4:3] 4'1111 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][8]$15497:
      Old ports: A=32'11111100110001000010011100000011, B=32'11111110010001000010011110000011, Y=$memory\instruction_memory$rdmux[0][10][4]$a$12414
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][4]$a$12414 [23] $memory\instruction_memory$rdmux[0][10][4]$a$12414 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][4]$a$12414 [31:24] $memory\instruction_memory$rdmux[0][10][4]$a$12414 [22:8] $memory\instruction_memory$rdmux[0][10][4]$a$12414 [6:0] } = { 6'111111 $memory\instruction_memory$rdmux[0][10][4]$a$12414 [7] 23'01000100001001110000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][97]$15764:
      Old ports: A=32'11111110000001000010011000100011, B=180355183, Y=$memory\instruction_memory$rdmux[0][10][48]$b$12547
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][48]$b$12547 [9] $memory\instruction_memory$rdmux[0][10][48]$b$12547 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][48]$b$12547 [31:10] $memory\instruction_memory$rdmux[0][10][48]$b$12547 [8:3] $memory\instruction_memory$rdmux[0][10][48]$b$12547 [1:0] } = { $memory\instruction_memory$rdmux[0][10][48]$b$12547 [9] $memory\instruction_memory$rdmux[0][10][48]$b$12547 [9] $memory\instruction_memory$rdmux[0][10][48]$b$12547 [9] $memory\instruction_memory$rdmux[0][10][48]$b$12547 [9] 1'1 $memory\instruction_memory$rdmux[0][10][48]$b$12547 [9] 2'10 $memory\instruction_memory$rdmux[0][10][48]$b$12547 [2] $memory\instruction_memory$rdmux[0][10][48]$b$12547 [2] 3'000 $memory\instruction_memory$rdmux[0][10][48]$b$12547 [9] 4'0000 $memory\instruction_memory$rdmux[0][10][48]$b$12547 [9] 2'00 $memory\instruction_memory$rdmux[0][10][48]$b$12547 [9] 2'00 $memory\instruction_memory$rdmux[0][10][48]$b$12547 [2] 2'10 $memory\instruction_memory$rdmux[0][10][48]$b$12547 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][50]$15623:
      Old ports: A=79691887, B=32'11111110010001000010011110000011, Y=$memory\instruction_memory$rdmux[0][10][25]$a$12477
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][25]$a$12477 [7] $memory\instruction_memory$rdmux[0][10][25]$a$12477 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][25]$a$12477 [31:8] $memory\instruction_memory$rdmux[0][10][25]$a$12477 [6:3] $memory\instruction_memory$rdmux[0][10][25]$a$12477 [1:0] } = { $memory\instruction_memory$rdmux[0][10][25]$a$12477 [7] $memory\instruction_memory$rdmux[0][10][25]$a$12477 [7] $memory\instruction_memory$rdmux[0][10][25]$a$12477 [7] $memory\instruction_memory$rdmux[0][10][25]$a$12477 [7] $memory\instruction_memory$rdmux[0][10][25]$a$12477 [7] 1'1 $memory\instruction_memory$rdmux[0][10][25]$a$12477 [7] 1'0 $memory\instruction_memory$rdmux[0][10][25]$a$12477 [2] 4'1000 $memory\instruction_memory$rdmux[0][10][25]$a$12477 [7] 4'0000 $memory\instruction_memory$rdmux[0][10][25]$a$12477 [7] 2'00 $memory\instruction_memory$rdmux[0][10][25]$a$12477 [7] $memory\instruction_memory$rdmux[0][10][25]$a$12477 [7] $memory\instruction_memory$rdmux[0][10][25]$a$12477 [7] $memory\instruction_memory$rdmux[0][10][25]$a$12477 [2] $memory\instruction_memory$rdmux[0][10][25]$a$12477 [2] 1'0 $memory\instruction_memory$rdmux[0][10][25]$a$12477 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][207]$16094:
      Old ports: A=32'11111111111111111111011110110111, B=1556580243, Y=$memory\instruction_memory$rdmux[0][10][103]$b$12712
      New ports: A=1'1, B=1'0, Y=$memory\instruction_memory$rdmux[0][10][103]$b$12712 [2]
      New connections: { $memory\instruction_memory$rdmux[0][10][103]$b$12712 [31:3] $memory\instruction_memory$rdmux[0][10][103]$b$12712 [1:0] } = { $memory\instruction_memory$rdmux[0][10][103]$b$12712 [2] 1'1 $memory\instruction_memory$rdmux[0][10][103]$b$12712 [2] 3'111 $memory\instruction_memory$rdmux[0][10][103]$b$12712 [2] $memory\instruction_memory$rdmux[0][10][103]$b$12712 [2] 2'11 $memory\instruction_memory$rdmux[0][10][103]$b$12712 [2] $memory\instruction_memory$rdmux[0][10][103]$b$12712 [2] $memory\instruction_memory$rdmux[0][10][103]$b$12712 [2] 4'1111 $memory\instruction_memory$rdmux[0][10][103]$b$12712 [2] $memory\instruction_memory$rdmux[0][10][103]$b$12712 [2] $memory\instruction_memory$rdmux[0][10][103]$b$12712 [2] 6'011110 $memory\instruction_memory$rdmux[0][10][103]$b$12712 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][101]$15776:
      Old ports: A=2528915, B=268896019, Y=$memory\instruction_memory$rdmux[0][10][50]$b$12553
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][50]$b$12553 [8:7]
      New connections: { $memory\instruction_memory$rdmux[0][10][50]$b$12553 [31:9] $memory\instruction_memory$rdmux[0][10][50]$b$12553 [6:0] } = { 3'000 $memory\instruction_memory$rdmux[0][10][50]$b$12553 [8] 6'000000 $memory\instruction_memory$rdmux[0][10][50]$b$12553 [7] 4'0011 $memory\instruction_memory$rdmux[0][10][50]$b$12553 [8:7] 2'00 $memory\instruction_memory$rdmux[0][10][50]$b$12553 [7] 10'0110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][290]$16343:
      Old ports: A=1084720947, B=157288339, Y=$memory\instruction_memory$rdmux[0][10][145]$a$12837
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][145]$a$12837 [7] $memory\instruction_memory$rdmux[0][10][145]$a$12837 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][145]$a$12837 [31:8] $memory\instruction_memory$rdmux[0][10][145]$a$12837 [6] $memory\instruction_memory$rdmux[0][10][145]$a$12837 [4:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][145]$a$12837 [5] 2'00 $memory\instruction_memory$rdmux[0][10][145]$a$12837 [7] 2'00 $memory\instruction_memory$rdmux[0][10][145]$a$12837 [7] $memory\instruction_memory$rdmux[0][10][145]$a$12837 [5] $memory\instruction_memory$rdmux[0][10][145]$a$12837 [7] 3'100 $memory\instruction_memory$rdmux[0][10][145]$a$12837 [5] $memory\instruction_memory$rdmux[0][10][145]$a$12837 [5] $memory\instruction_memory$rdmux[0][10][145]$a$12837 [5] $memory\instruction_memory$rdmux[0][10][145]$a$12837 [5] 13'0000111010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][242]$16199:
      Old ports: A=1047529363, B=32'11111110111001111101011011100011, Y=$memory\instruction_memory$rdmux[0][10][121]$a$12765
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][121]$a$12765 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][121]$a$12765 [31:6] $memory\instruction_memory$rdmux[0][10][121]$a$12765 [3:0] } = { $memory\instruction_memory$rdmux[0][10][121]$a$12765 [5] $memory\instruction_memory$rdmux[0][10][121]$a$12765 [5] 6'111110 $memory\instruction_memory$rdmux[0][10][121]$a$12765 [5] 2'11 $memory\instruction_memory$rdmux[0][10][121]$a$12765 [4] 1'0 $memory\instruction_memory$rdmux[0][10][121]$a$12765 [5] $memory\instruction_memory$rdmux[0][10][121]$a$12765 [5] $memory\instruction_memory$rdmux[0][10][121]$a$12765 [5] $memory\instruction_memory$rdmux[0][10][121]$a$12765 [5] $memory\instruction_memory$rdmux[0][10][121]$a$12765 [5] 1'0 $memory\instruction_memory$rdmux[0][10][121]$a$12765 [5] 3'011 $memory\instruction_memory$rdmux[0][10][121]$a$12765 [4] 1'1 $memory\instruction_memory$rdmux[0][10][121]$a$12765 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][302]$16379:
      Old ports: A=16082227, B=8746291, Y=$memory\instruction_memory$rdmux[0][10][151]$a$12855
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][151]$a$12855 [20] $memory\instruction_memory$rdmux[0][10][151]$a$12855 [12] }
      New connections: { $memory\instruction_memory$rdmux[0][10][151]$a$12855 [31:21] $memory\instruction_memory$rdmux[0][10][151]$a$12855 [19:13] $memory\instruction_memory$rdmux[0][10][151]$a$12855 [11:0] } = { 9'000000001 $memory\instruction_memory$rdmux[0][10][151]$a$12855 [20] $memory\instruction_memory$rdmux[0][10][151]$a$12855 [20] 19'0101011010100110011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][116]$15821:
      Old ports: A=1291845871, B=329619, Y=$memory\instruction_memory$rdmux[0][10][58]$a$12576
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][58]$a$12576 [4] $memory\instruction_memory$rdmux[0][10][58]$a$12576 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][58]$a$12576 [31:5] $memory\instruction_memory$rdmux[0][10][58]$a$12576 [3] $memory\instruction_memory$rdmux[0][10][58]$a$12576 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][58]$a$12576 [2] 2'00 $memory\instruction_memory$rdmux[0][10][58]$a$12576 [2] $memory\instruction_memory$rdmux[0][10][58]$a$12576 [2] 1'0 $memory\instruction_memory$rdmux[0][10][58]$a$12576 [2] 5'00000 $memory\instruction_memory$rdmux[0][10][58]$a$12576 [4] 1'0 $memory\instruction_memory$rdmux[0][10][58]$a$12576 [4] 5'00000 $memory\instruction_memory$rdmux[0][10][58]$a$12576 [4] $memory\instruction_memory$rdmux[0][10][58]$a$12576 [4] $memory\instruction_memory$rdmux[0][10][58]$a$12576 [4] 1'1 $memory\instruction_memory$rdmux[0][10][58]$a$12576 [2] $memory\instruction_memory$rdmux[0][10][58]$a$12576 [2] $memory\instruction_memory$rdmux[0][10][58]$a$12576 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][217]$16124:
      Old ports: A=32'10110110010111111111000011101111, B=329619, Y=$memory\instruction_memory$rdmux[0][10][108]$b$12727
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][108]$b$12727 [4] $memory\instruction_memory$rdmux[0][10][108]$b$12727 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][108]$b$12727 [31:5] $memory\instruction_memory$rdmux[0][10][108]$b$12727 [3] $memory\instruction_memory$rdmux[0][10][108]$b$12727 [1:0] } = { $memory\instruction_memory$rdmux[0][10][108]$b$12727 [2] 1'0 $memory\instruction_memory$rdmux[0][10][108]$b$12727 [2] $memory\instruction_memory$rdmux[0][10][108]$b$12727 [2] 1'0 $memory\instruction_memory$rdmux[0][10][108]$b$12727 [2] $memory\instruction_memory$rdmux[0][10][108]$b$12727 [2] 2'00 $memory\instruction_memory$rdmux[0][10][108]$b$12727 [2] 1'0 $memory\instruction_memory$rdmux[0][10][108]$b$12727 [2] $memory\instruction_memory$rdmux[0][10][108]$b$12727 [2] 1'1 $memory\instruction_memory$rdmux[0][10][108]$b$12727 [2] 1'1 $memory\instruction_memory$rdmux[0][10][108]$b$12727 [2] $memory\instruction_memory$rdmux[0][10][108]$b$12727 [2] $memory\instruction_memory$rdmux[0][10][108]$b$12727 [2] $memory\instruction_memory$rdmux[0][10][108]$b$12727 [2] 1'0 $memory\instruction_memory$rdmux[0][10][108]$b$12727 [4] $memory\instruction_memory$rdmux[0][10][108]$b$12727 [4] $memory\instruction_memory$rdmux[0][10][108]$b$12727 [4] 1'1 $memory\instruction_memory$rdmux[0][10][108]$b$12727 [2] $memory\instruction_memory$rdmux[0][10][108]$b$12727 [2] $memory\instruction_memory$rdmux[0][10][108]$b$12727 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][67]$15674:
      Old ports: A=492819, B=62988419, Y=$memory\instruction_memory$rdmux[0][10][33]$b$12502
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][33]$b$12502 [7] $memory\instruction_memory$rdmux[0][10][33]$b$12502 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][33]$b$12502 [31:8] $memory\instruction_memory$rdmux[0][10][33]$b$12502 [6:5] $memory\instruction_memory$rdmux[0][10][33]$b$12502 [3:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][10][33]$b$12502 [7] $memory\instruction_memory$rdmux[0][10][33]$b$12502 [7] $memory\instruction_memory$rdmux[0][10][33]$b$12502 [7] $memory\instruction_memory$rdmux[0][10][33]$b$12502 [7] 3'000 $memory\instruction_memory$rdmux[0][10][33]$b$12502 [4] $memory\instruction_memory$rdmux[0][10][33]$b$12502 [4] 1'1 $memory\instruction_memory$rdmux[0][10][33]$b$12502 [4] 1'0 $memory\instruction_memory$rdmux[0][10][33]$b$12502 [7] 2'00 $memory\instruction_memory$rdmux[0][10][33]$b$12502 [4] 1'0 $memory\instruction_memory$rdmux[0][10][33]$b$12502 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][129]$15860:
      Old ports: A=16189363, B=501635, Y=$memory\instruction_memory$rdmux[0][10][64]$b$12595
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][64]$b$12595 [13] $memory\instruction_memory$rdmux[0][10][64]$b$12595 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][64]$b$12595 [31:14] $memory\instruction_memory$rdmux[0][10][64]$b$12595 [12:5] $memory\instruction_memory$rdmux[0][10][64]$b$12595 [3:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][64]$b$12595 [4] $memory\instruction_memory$rdmux[0][10][64]$b$12595 [4] $memory\instruction_memory$rdmux[0][10][64]$b$12595 [4] $memory\instruction_memory$rdmux[0][10][64]$b$12595 [4] 4'0111 $memory\instruction_memory$rdmux[0][10][64]$b$12595 [13] 8'00011110 $memory\instruction_memory$rdmux[0][10][64]$b$12595 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][107]$15794:
      Old ports: A=2594707, B=32'11111101010001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][53]$b$12562
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][53]$b$12562 [13] $memory\instruction_memory$rdmux[0][10][53]$b$12562 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][53]$b$12562 [31:14] $memory\instruction_memory$rdmux[0][10][53]$b$12562 [12:5] $memory\instruction_memory$rdmux[0][10][53]$b$12562 [3:0] } = { $memory\instruction_memory$rdmux[0][10][53]$b$12562 [13] $memory\instruction_memory$rdmux[0][10][53]$b$12562 [13] $memory\instruction_memory$rdmux[0][10][53]$b$12562 [13] $memory\instruction_memory$rdmux[0][10][53]$b$12562 [13] $memory\instruction_memory$rdmux[0][10][53]$b$12562 [13] $memory\instruction_memory$rdmux[0][10][53]$b$12562 [13] 1'0 $memory\instruction_memory$rdmux[0][10][53]$b$12562 [13] 1'0 $memory\instruction_memory$rdmux[0][10][53]$b$12562 [13] $memory\instruction_memory$rdmux[0][10][53]$b$12562 [4] 3'001 $memory\instruction_memory$rdmux[0][10][53]$b$12562 [4] $memory\instruction_memory$rdmux[0][10][53]$b$12562 [4] $memory\instruction_memory$rdmux[0][10][53]$b$12562 [4] 1'0 $memory\instruction_memory$rdmux[0][10][53]$b$12562 [4] 4'0111 $memory\instruction_memory$rdmux[0][10][53]$b$12562 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][283]$16322:
      Old ports: A=32'11110110101001110000011100010011, B=15111987, Y=$memory\instruction_memory$rdmux[0][10][141]$b$12826
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][141]$b$12826 [16] $memory\instruction_memory$rdmux[0][10][141]$b$12826 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][141]$b$12826 [31:17] $memory\instruction_memory$rdmux[0][10][141]$b$12826 [15:6] $memory\instruction_memory$rdmux[0][10][141]$b$12826 [4:0] } = { $memory\instruction_memory$rdmux[0][10][141]$b$12826 [16] $memory\instruction_memory$rdmux[0][10][141]$b$12826 [16] $memory\instruction_memory$rdmux[0][10][141]$b$12826 [16] $memory\instruction_memory$rdmux[0][10][141]$b$12826 [16] 1'0 $memory\instruction_memory$rdmux[0][10][141]$b$12826 [16] $memory\instruction_memory$rdmux[0][10][141]$b$12826 [16] 2'01 $memory\instruction_memory$rdmux[0][10][141]$b$12826 [5] 5'10011 $memory\instruction_memory$rdmux[0][10][141]$b$12826 [5] 2'00 $memory\instruction_memory$rdmux[0][10][141]$b$12826 [5] 11'01110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][182]$16019:
      Old ports: A=32'11010011010111111111000011101111, B=32'11111111111111111111011110110111, Y=$memory\instruction_memory$rdmux[0][10][91]$a$12675
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][91]$a$12675 [4:3]
      New connections: { $memory\instruction_memory$rdmux[0][10][91]$a$12675 [31:5] $memory\instruction_memory$rdmux[0][10][91]$a$12675 [2:0] } = { 2'11 $memory\instruction_memory$rdmux[0][10][91]$a$12675 [4] 1'1 $memory\instruction_memory$rdmux[0][10][91]$a$12675 [4] $memory\instruction_memory$rdmux[0][10][91]$a$12675 [4] 2'11 $memory\instruction_memory$rdmux[0][10][91]$a$12675 [4] 1'1 $memory\instruction_memory$rdmux[0][10][91]$a$12675 [4] 10'1111111110 $memory\instruction_memory$rdmux[0][10][91]$a$12675 [4] $memory\instruction_memory$rdmux[0][10][91]$a$12675 [4] $memory\instruction_memory$rdmux[0][10][91]$a$12675 [4] 1'1 $memory\instruction_memory$rdmux[0][10][91]$a$12675 [3] 4'1111 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][220]$16133:
      Old ports: A=71303279, B=32'11111100110001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][110]$a$12732
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][110]$a$12732 [8] $memory\instruction_memory$rdmux[0][10][110]$a$12732 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][110]$a$12732 [31:9] $memory\instruction_memory$rdmux[0][10][110]$a$12732 [7:3] $memory\instruction_memory$rdmux[0][10][110]$a$12732 [1:0] } = { $memory\instruction_memory$rdmux[0][10][110]$a$12732 [8] $memory\instruction_memory$rdmux[0][10][110]$a$12732 [8] $memory\instruction_memory$rdmux[0][10][110]$a$12732 [8] $memory\instruction_memory$rdmux[0][10][110]$a$12732 [8] $memory\instruction_memory$rdmux[0][10][110]$a$12732 [8] 3'100 $memory\instruction_memory$rdmux[0][10][110]$a$12732 [8] 4'1000 $memory\instruction_memory$rdmux[0][10][110]$a$12732 [8] 4'0000 $memory\instruction_memory$rdmux[0][10][110]$a$12732 [8] 2'00 $memory\instruction_memory$rdmux[0][10][110]$a$12732 [8] $memory\instruction_memory$rdmux[0][10][110]$a$12732 [8] 1'0 $memory\instruction_memory$rdmux[0][10][110]$a$12732 [2] $memory\instruction_memory$rdmux[0][10][110]$a$12732 [2] 1'0 $memory\instruction_memory$rdmux[0][10][110]$a$12732 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][26]$15551:
      Old ports: A=32'11111110110001000010011100000011, B=32'11111110100001000010011110000011, Y=$memory\instruction_memory$rdmux[0][10][13]$a$12441
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][13]$a$12441 [22] $memory\instruction_memory$rdmux[0][10][13]$a$12441 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][13]$a$12441 [31:23] $memory\instruction_memory$rdmux[0][10][13]$a$12441 [21:8] $memory\instruction_memory$rdmux[0][10][13]$a$12441 [6:0] } = 30'111111101000100001001110000011
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][303]$16382:
      Old ports: A=12656771, B=8463363, Y=$memory\instruction_memory$rdmux[0][10][151]$b$12856
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][151]$b$12856 [10] $memory\instruction_memory$rdmux[0][10][151]$b$12856 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][151]$b$12856 [31:11] $memory\instruction_memory$rdmux[0][10][151]$b$12856 [9:8] $memory\instruction_memory$rdmux[0][10][151]$b$12856 [6:0] } = { 9'000000001 $memory\instruction_memory$rdmux[0][10][151]$b$12856 [7] 20'00000100100000000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][104]$15785:
      Old ports: A=32'11111110110001000010011100000011, B=2561811, Y=$memory\instruction_memory$rdmux[0][10][52]$a$12558
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][52]$a$12558 [13] $memory\instruction_memory$rdmux[0][10][52]$a$12558 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][52]$a$12558 [31:14] $memory\instruction_memory$rdmux[0][10][52]$a$12558 [12:5] $memory\instruction_memory$rdmux[0][10][52]$a$12558 [3:0] } = { $memory\instruction_memory$rdmux[0][10][52]$a$12558 [13] $memory\instruction_memory$rdmux[0][10][52]$a$12558 [13] $memory\instruction_memory$rdmux[0][10][52]$a$12558 [13] $memory\instruction_memory$rdmux[0][10][52]$a$12558 [13] $memory\instruction_memory$rdmux[0][10][52]$a$12558 [13] $memory\instruction_memory$rdmux[0][10][52]$a$12558 [13] $memory\instruction_memory$rdmux[0][10][52]$a$12558 [13] 1'0 $memory\instruction_memory$rdmux[0][10][52]$a$12558 [13] $memory\instruction_memory$rdmux[0][10][52]$a$12558 [13] $memory\instruction_memory$rdmux[0][10][52]$a$12558 [4] 3'001 $memory\instruction_memory$rdmux[0][10][52]$a$12558 [4] $memory\instruction_memory$rdmux[0][10][52]$a$12558 [4] 2'00 $memory\instruction_memory$rdmux[0][10][52]$a$12558 [4] 11'01110000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][94]$15755:
      Old ports: A=43065891, B=50398227, Y=$memory\instruction_memory$rdmux[0][10][47]$a$12543
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][47]$a$12543 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][47]$a$12543 [31:6] $memory\instruction_memory$rdmux[0][10][47]$a$12543 [3:0] } = { 7'0000001 $memory\instruction_memory$rdmux[0][10][47]$a$12543 [4] $memory\instruction_memory$rdmux[0][10][47]$a$12543 [5] 2'00 $memory\instruction_memory$rdmux[0][10][47]$a$12543 [5] 6'000100 $memory\instruction_memory$rdmux[0][10][47]$a$12543 [5] 2'00 $memory\instruction_memory$rdmux[0][10][47]$a$12543 [4] $memory\instruction_memory$rdmux[0][10][47]$a$12543 [5] 7'0000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][142]$15899:
      Old ports: A=32'11111100110001000010011100000011, B=16189363, Y=$memory\instruction_memory$rdmux[0][10][71]$a$12615
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][71]$a$12615 [13] $memory\instruction_memory$rdmux[0][10][71]$a$12615 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][71]$a$12615 [31:14] $memory\instruction_memory$rdmux[0][10][71]$a$12615 [12:5] $memory\instruction_memory$rdmux[0][10][71]$a$12615 [3:0] } = { $memory\instruction_memory$rdmux[0][10][71]$a$12615 [13] $memory\instruction_memory$rdmux[0][10][71]$a$12615 [13] $memory\instruction_memory$rdmux[0][10][71]$a$12615 [13] $memory\instruction_memory$rdmux[0][10][71]$a$12615 [13] $memory\instruction_memory$rdmux[0][10][71]$a$12615 [13] $memory\instruction_memory$rdmux[0][10][71]$a$12615 [13] 4'0011 $memory\instruction_memory$rdmux[0][10][71]$a$12615 [4] $memory\instruction_memory$rdmux[0][10][71]$a$12615 [4] 2'01 $memory\instruction_memory$rdmux[0][10][71]$a$12615 [4] $memory\instruction_memory$rdmux[0][10][71]$a$12615 [4] 7'0000111 $memory\instruction_memory$rdmux[0][10][71]$a$12615 [4] 1'0 $memory\instruction_memory$rdmux[0][10][71]$a$12615 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][326]$16451:
      Old ports: A=32'11111111111101010000010100010011, B=10777651, Y=$memory\instruction_memory$rdmux[0][10][163]$a$12891
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][163]$a$12891 [8] $memory\instruction_memory$rdmux[0][10][163]$a$12891 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][163]$a$12891 [31:9] $memory\instruction_memory$rdmux[0][10][163]$a$12891 [7:6] $memory\instruction_memory$rdmux[0][10][163]$a$12891 [4:0] } = { $memory\instruction_memory$rdmux[0][10][163]$a$12891 [8] $memory\instruction_memory$rdmux[0][10][163]$a$12891 [8] $memory\instruction_memory$rdmux[0][10][163]$a$12891 [8] $memory\instruction_memory$rdmux[0][10][163]$a$12891 [8] $memory\instruction_memory$rdmux[0][10][163]$a$12891 [8] $memory\instruction_memory$rdmux[0][10][163]$a$12891 [8] $memory\instruction_memory$rdmux[0][10][163]$a$12891 [8] $memory\instruction_memory$rdmux[0][10][163]$a$12891 [8] 1'1 $memory\instruction_memory$rdmux[0][10][163]$a$12891 [8] 1'1 $memory\instruction_memory$rdmux[0][10][163]$a$12891 [8] 3'010 $memory\instruction_memory$rdmux[0][10][163]$a$12891 [8] 1'0 $memory\instruction_memory$rdmux[0][10][163]$a$12891 [5] $memory\instruction_memory$rdmux[0][10][163]$a$12891 [5] $memory\instruction_memory$rdmux[0][10][163]$a$12891 [5] 10'0100010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][40]$15593:
      Old ports: A=32'11111100101101000010010000100011, B=32'11111100110001000010001000100011, Y=$memory\instruction_memory$rdmux[0][10][20]$a$12462
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][20]$a$12462 [10:9]
      New connections: { $memory\instruction_memory$rdmux[0][10][20]$a$12462 [31:11] $memory\instruction_memory$rdmux[0][10][20]$a$12462 [8:0] } = { 9'111111001 $memory\instruction_memory$rdmux[0][10][20]$a$12462 [9] $memory\instruction_memory$rdmux[0][10][20]$a$12462 [10] $memory\instruction_memory$rdmux[0][10][20]$a$12462 [10] 18'010000100000100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][57]$15644:
      Old ports: A=32'11111110010001000010011110000011, B=32'11111110111101000010010000100011, Y=$memory\instruction_memory$rdmux[0][10][28]$b$12487
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][28]$b$12487 [7] $memory\instruction_memory$rdmux[0][10][28]$b$12487 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][28]$b$12487 [31:8] $memory\instruction_memory$rdmux[0][10][28]$b$12487 [6] $memory\instruction_memory$rdmux[0][10][28]$b$12487 [4:0] } = { 8'11111110 $memory\instruction_memory$rdmux[0][10][28]$b$12487 [5] 1'1 $memory\instruction_memory$rdmux[0][10][28]$b$12487 [5] $memory\instruction_memory$rdmux[0][10][28]$b$12487 [5] 10'0100001001 $memory\instruction_memory$rdmux[0][10][28]$b$12487 [7] $memory\instruction_memory$rdmux[0][10][28]$b$12487 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][246]$16211:
      Old ports: A=32'11111111111101111000011110010011, B=24499731, Y=$memory\instruction_memory$rdmux[0][10][123]$a$12771
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][123]$a$12771 [12] $memory\instruction_memory$rdmux[0][10][123]$a$12771 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][123]$a$12771 [31:13] $memory\instruction_memory$rdmux[0][10][123]$a$12771 [11:8] $memory\instruction_memory$rdmux[0][10][123]$a$12771 [6:0] } = { $memory\instruction_memory$rdmux[0][10][123]$a$12771 [7] $memory\instruction_memory$rdmux[0][10][123]$a$12771 [7] $memory\instruction_memory$rdmux[0][10][123]$a$12771 [7] $memory\instruction_memory$rdmux[0][10][123]$a$12771 [7] $memory\instruction_memory$rdmux[0][10][123]$a$12771 [7] $memory\instruction_memory$rdmux[0][10][123]$a$12771 [7] $memory\instruction_memory$rdmux[0][10][123]$a$12771 [7] 1'1 $memory\instruction_memory$rdmux[0][10][123]$a$12771 [7] 5'11101 $memory\instruction_memory$rdmux[0][10][123]$a$12771 [7] 2'11 $memory\instruction_memory$rdmux[0][10][123]$a$12771 [12] 4'0011 $memory\instruction_memory$rdmux[0][10][123]$a$12771 [7] 7'0010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][47]$15614:
      Old ports: A=545761155, B=32'11111100111101000010111000100011, Y=$memory\instruction_memory$rdmux[0][10][23]$b$12472
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][23]$b$12472 [7] $memory\instruction_memory$rdmux[0][10][23]$b$12472 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][23]$b$12472 [31:8] $memory\instruction_memory$rdmux[0][10][23]$b$12472 [6] $memory\instruction_memory$rdmux[0][10][23]$b$12472 [4:0] } = { $memory\instruction_memory$rdmux[0][10][23]$b$12472 [5] $memory\instruction_memory$rdmux[0][10][23]$b$12472 [5] 1'1 $memory\instruction_memory$rdmux[0][10][23]$b$12472 [5] $memory\instruction_memory$rdmux[0][10][23]$b$12472 [5] $memory\instruction_memory$rdmux[0][10][23]$b$12472 [5] 3'001 $memory\instruction_memory$rdmux[0][10][23]$b$12472 [5] $memory\instruction_memory$rdmux[0][10][23]$b$12472 [5] $memory\instruction_memory$rdmux[0][10][23]$b$12472 [5] 2'01 $memory\instruction_memory$rdmux[0][10][23]$b$12472 [7] $memory\instruction_memory$rdmux[0][10][23]$b$12472 [7] $memory\instruction_memory$rdmux[0][10][23]$b$12472 [7] 3'010 $memory\instruction_memory$rdmux[0][10][23]$b$12472 [5] 2'11 $memory\instruction_memory$rdmux[0][10][23]$b$12472 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][39]$15590:
      Old ports: A=67175443, B=32'11111100101001000010011000100011, Y=$memory\instruction_memory$rdmux[0][10][19]$b$12460
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][19]$b$12460 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][19]$b$12460 [31:6] $memory\instruction_memory$rdmux[0][10][19]$b$12460 [3:0] } = { $memory\instruction_memory$rdmux[0][10][19]$b$12460 [5] $memory\instruction_memory$rdmux[0][10][19]$b$12460 [5] $memory\instruction_memory$rdmux[0][10][19]$b$12460 [5] $memory\instruction_memory$rdmux[0][10][19]$b$12460 [5] $memory\instruction_memory$rdmux[0][10][19]$b$12460 [5] 3'100 $memory\instruction_memory$rdmux[0][10][19]$b$12460 [5] 1'0 $memory\instruction_memory$rdmux[0][10][19]$b$12460 [5] 2'00 $memory\instruction_memory$rdmux[0][10][19]$b$12460 [5] 1'0 $memory\instruction_memory$rdmux[0][10][19]$b$12460 [4] 2'00 $memory\instruction_memory$rdmux[0][10][19]$b$12460 [5] 3'001 $memory\instruction_memory$rdmux[0][10][19]$b$12460 [5] 7'0000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][208]$16097:
      Old ports: A=32'11111111000001000000011100010011, B=16189363, Y=$memory\instruction_memory$rdmux[0][10][104]$a$12714
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][104]$a$12714 [24] $memory\instruction_memory$rdmux[0][10][104]$a$12714 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][104]$a$12714 [31:25] $memory\instruction_memory$rdmux[0][10][104]$a$12714 [23:6] $memory\instruction_memory$rdmux[0][10][104]$a$12714 [4:0] } = { $memory\instruction_memory$rdmux[0][10][104]$a$12714 [24] $memory\instruction_memory$rdmux[0][10][104]$a$12714 [24] $memory\instruction_memory$rdmux[0][10][104]$a$12714 [24] $memory\instruction_memory$rdmux[0][10][104]$a$12714 [24] $memory\instruction_memory$rdmux[0][10][104]$a$12714 [24] $memory\instruction_memory$rdmux[0][10][104]$a$12714 [24] $memory\instruction_memory$rdmux[0][10][104]$a$12714 [24] $memory\instruction_memory$rdmux[0][10][104]$a$12714 [5] $memory\instruction_memory$rdmux[0][10][104]$a$12714 [5] $memory\instruction_memory$rdmux[0][10][104]$a$12714 [5] $memory\instruction_memory$rdmux[0][10][104]$a$12714 [5] 2'01 $memory\instruction_memory$rdmux[0][10][104]$a$12714 [5] $memory\instruction_memory$rdmux[0][10][104]$a$12714 [5] 8'00000111 $memory\instruction_memory$rdmux[0][10][104]$a$12714 [5] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][25]$15548:
      Old ports: A=1089931187, B=32'11111110111101000010000000100011, Y=$memory\instruction_memory$rdmux[0][10][12]$b$12439
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][12]$b$12439 [13] $memory\instruction_memory$rdmux[0][10][12]$b$12439 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][12]$b$12439 [31:14] $memory\instruction_memory$rdmux[0][10][12]$b$12439 [12:5] $memory\instruction_memory$rdmux[0][10][12]$b$12439 [3:0] } = { $memory\instruction_memory$rdmux[0][10][12]$b$12439 [13] 1'1 $memory\instruction_memory$rdmux[0][10][12]$b$12439 [13] $memory\instruction_memory$rdmux[0][10][12]$b$12439 [13] $memory\instruction_memory$rdmux[0][10][12]$b$12439 [13] $memory\instruction_memory$rdmux[0][10][12]$b$12439 [13] $memory\instruction_memory$rdmux[0][10][12]$b$12439 [13] 7'0111101 $memory\instruction_memory$rdmux[0][10][12]$b$12439 [4] $memory\instruction_memory$rdmux[0][10][12]$b$12439 [4] 4'0000 $memory\instruction_memory$rdmux[0][10][12]$b$12439 [4] $memory\instruction_memory$rdmux[0][10][12]$b$12439 [4] $memory\instruction_memory$rdmux[0][10][12]$b$12439 [4] $memory\instruction_memory$rdmux[0][10][12]$b$12439 [4] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][27]$15554:
      Old ports: A=16189363, B=33019667, Y=$memory\instruction_memory$rdmux[0][10][13]$b$12442
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][13]$b$12442 [12] $memory\instruction_memory$rdmux[0][10][13]$b$12442 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][13]$b$12442 [31:13] $memory\instruction_memory$rdmux[0][10][13]$b$12442 [11:6] $memory\instruction_memory$rdmux[0][10][13]$b$12442 [4:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][10][13]$b$12442 [12] 8'11110111 $memory\instruction_memory$rdmux[0][10][13]$b$12442 [12] $memory\instruction_memory$rdmux[0][10][13]$b$12442 [12] 5'00111 $memory\instruction_memory$rdmux[0][10][13]$b$12442 [5] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][307]$16394:
      Old ports: A=263443, B=167772399, Y=$memory\instruction_memory$rdmux[0][10][153]$b$12862
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][153]$b$12862 [4] $memory\instruction_memory$rdmux[0][10][153]$b$12862 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][153]$b$12862 [31:5] $memory\instruction_memory$rdmux[0][10][153]$b$12862 [3] $memory\instruction_memory$rdmux[0][10][153]$b$12862 [1:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][10][153]$b$12862 [2] 1'0 $memory\instruction_memory$rdmux[0][10][153]$b$12862 [2] 6'000000 $memory\instruction_memory$rdmux[0][10][153]$b$12862 [4] 7'0000000 $memory\instruction_memory$rdmux[0][10][153]$b$12862 [4] 1'0 $memory\instruction_memory$rdmux[0][10][153]$b$12862 [4] $memory\instruction_memory$rdmux[0][10][153]$b$12862 [2] $memory\instruction_memory$rdmux[0][10][153]$b$12862 [2] $memory\instruction_memory$rdmux[0][10][153]$b$12862 [2] $memory\instruction_memory$rdmux[0][10][153]$b$12862 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][333]$16472:
      Old ports: A=6071, B=493459, Y=$memory\instruction_memory$rdmux[0][10][166]$b$12901
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][166]$b$12901 [15] $memory\instruction_memory$rdmux[0][10][166]$b$12901 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][166]$b$12901 [31:16] $memory\instruction_memory$rdmux[0][10][166]$b$12901 [14:3] $memory\instruction_memory$rdmux[0][10][166]$b$12901 [1:0] } = { 13'0000000000000 $memory\instruction_memory$rdmux[0][10][166]$b$12901 [15] $memory\instruction_memory$rdmux[0][10][166]$b$12901 [15] $memory\instruction_memory$rdmux[0][10][166]$b$12901 [15] 2'00 $memory\instruction_memory$rdmux[0][10][166]$b$12901 [2] 6'011110 $memory\instruction_memory$rdmux[0][10][166]$b$12901 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][43]$15602:
      Old ports: A=32'11111100100001000010010100000011, B=32'11101011010111111111000011101111, Y=$memory\instruction_memory$rdmux[0][10][21]$b$12466
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][21]$b$12466 [8] $memory\instruction_memory$rdmux[0][10][21]$b$12466 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][21]$b$12466 [31:9] $memory\instruction_memory$rdmux[0][10][21]$b$12466 [7:3] $memory\instruction_memory$rdmux[0][10][21]$b$12466 [1:0] } = { 3'111 $memory\instruction_memory$rdmux[0][10][21]$b$12466 [8] 1'1 $memory\instruction_memory$rdmux[0][10][21]$b$12466 [8] $memory\instruction_memory$rdmux[0][10][21]$b$12466 [2] $memory\instruction_memory$rdmux[0][10][21]$b$12466 [2] $memory\instruction_memory$rdmux[0][10][21]$b$12466 [8] $memory\instruction_memory$rdmux[0][10][21]$b$12466 [2] 1'0 $memory\instruction_memory$rdmux[0][10][21]$b$12466 [2] $memory\instruction_memory$rdmux[0][10][21]$b$12466 [2] 1'1 $memory\instruction_memory$rdmux[0][10][21]$b$12466 [2] $memory\instruction_memory$rdmux[0][10][21]$b$12466 [2] $memory\instruction_memory$rdmux[0][10][21]$b$12466 [2] $memory\instruction_memory$rdmux[0][10][21]$b$12466 [2] 1'1 $memory\instruction_memory$rdmux[0][10][21]$b$12466 [2] 1'0 $memory\instruction_memory$rdmux[0][10][21]$b$12466 [8] 1'0 $memory\instruction_memory$rdmux[0][10][21]$b$12466 [2] $memory\instruction_memory$rdmux[0][10][21]$b$12466 [2] $memory\instruction_memory$rdmux[0][10][21]$b$12466 [2] 1'0 $memory\instruction_memory$rdmux[0][10][21]$b$12466 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][162]$15959:
      Old ports: A=2122392611, B=2130773011, Y=$memory\instruction_memory$rdmux[0][10][81]$a$12645
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][81]$a$12645 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][81]$a$12645 [31:6] $memory\instruction_memory$rdmux[0][10][81]$a$12645 [3:0] } = { 7'0111111 $memory\instruction_memory$rdmux[0][10][81]$a$12645 [4] $memory\instruction_memory$rdmux[0][10][81]$a$12645 [5] 9'000000100 $memory\instruction_memory$rdmux[0][10][81]$a$12645 [5] 11'00100000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][99]$15770:
      Old ports: A=32'11111101100001000010011100000011, B=16189363, Y=$memory\instruction_memory$rdmux[0][10][49]$b$12550
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][49]$b$12550 [13] $memory\instruction_memory$rdmux[0][10][49]$b$12550 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][49]$b$12550 [31:14] $memory\instruction_memory$rdmux[0][10][49]$b$12550 [12:5] $memory\instruction_memory$rdmux[0][10][49]$b$12550 [3:0] } = { $memory\instruction_memory$rdmux[0][10][49]$b$12550 [13] $memory\instruction_memory$rdmux[0][10][49]$b$12550 [13] $memory\instruction_memory$rdmux[0][10][49]$b$12550 [13] $memory\instruction_memory$rdmux[0][10][49]$b$12550 [13] $memory\instruction_memory$rdmux[0][10][49]$b$12550 [13] $memory\instruction_memory$rdmux[0][10][49]$b$12550 [13] 1'0 $memory\instruction_memory$rdmux[0][10][49]$b$12550 [13] 1'1 $memory\instruction_memory$rdmux[0][10][49]$b$12550 [4] $memory\instruction_memory$rdmux[0][10][49]$b$12550 [4] $memory\instruction_memory$rdmux[0][10][49]$b$12550 [4] 2'01 $memory\instruction_memory$rdmux[0][10][49]$b$12550 [4] $memory\instruction_memory$rdmux[0][10][49]$b$12550 [4] 7'0000111 $memory\instruction_memory$rdmux[0][10][49]$b$12550 [4] 1'0 $memory\instruction_memory$rdmux[0][10][49]$b$12550 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][70]$15683:
      Old ports: A=34678307, B=42017827, Y=$memory\instruction_memory$rdmux[0][10][35]$a$12507
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][35]$a$12507 [23] $memory\instruction_memory$rdmux[0][10][35]$a$12507 [9] }
      New connections: { $memory\instruction_memory$rdmux[0][10][35]$a$12507 [31:24] $memory\instruction_memory$rdmux[0][10][35]$a$12507 [22:10] $memory\instruction_memory$rdmux[0][10][35]$a$12507 [8:0] } = { 10'0000001000 $memory\instruction_memory$rdmux[0][10][35]$a$12507 [9] 19'0001001001000100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][113]$15812:
      Old ports: A=501379, B=32'11111110110001000010011110000011, Y=$memory\instruction_memory$rdmux[0][10][56]$b$12571
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][56]$b$12571 [15] $memory\instruction_memory$rdmux[0][10][56]$b$12571 [8] }
      New connections: { $memory\instruction_memory$rdmux[0][10][56]$b$12571 [31:16] $memory\instruction_memory$rdmux[0][10][56]$b$12571 [14:9] $memory\instruction_memory$rdmux[0][10][56]$b$12571 [7:0] } = { $memory\instruction_memory$rdmux[0][10][56]$b$12571 [8] $memory\instruction_memory$rdmux[0][10][56]$b$12571 [8] $memory\instruction_memory$rdmux[0][10][56]$b$12571 [8] $memory\instruction_memory$rdmux[0][10][56]$b$12571 [8] $memory\instruction_memory$rdmux[0][10][56]$b$12571 [8] $memory\instruction_memory$rdmux[0][10][56]$b$12571 [8] $memory\instruction_memory$rdmux[0][10][56]$b$12571 [8] 1'0 $memory\instruction_memory$rdmux[0][10][56]$b$12571 [8] $memory\instruction_memory$rdmux[0][10][56]$b$12571 [8] 4'0001 $memory\instruction_memory$rdmux[0][10][56]$b$12571 [15] $memory\instruction_memory$rdmux[0][10][56]$b$12571 [15] 14'01001110000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][30]$15563:
      Old ports: A=32'11111110110001000010011100000011, B=552050723, Y=$memory\instruction_memory$rdmux[0][10][15]$a$12447
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][15]$a$12447 [8] $memory\instruction_memory$rdmux[0][10][15]$a$12447 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][15]$a$12447 [31:9] $memory\instruction_memory$rdmux[0][10][15]$a$12447 [7:6] $memory\instruction_memory$rdmux[0][10][15]$a$12447 [4:0] } = { $memory\instruction_memory$rdmux[0][10][15]$a$12447 [8] $memory\instruction_memory$rdmux[0][10][15]$a$12447 [8] 1'1 $memory\instruction_memory$rdmux[0][10][15]$a$12447 [8] $memory\instruction_memory$rdmux[0][10][15]$a$12447 [8] $memory\instruction_memory$rdmux[0][10][15]$a$12447 [8] $memory\instruction_memory$rdmux[0][10][15]$a$12447 [8] 3'011 $memory\instruction_memory$rdmux[0][10][15]$a$12447 [5] 3'001 $memory\instruction_memory$rdmux[0][10][15]$a$12447 [5] $memory\instruction_memory$rdmux[0][10][15]$a$12447 [5] $memory\instruction_memory$rdmux[0][10][15]$a$12447 [5] 4'0100 $memory\instruction_memory$rdmux[0][10][15]$a$12447 [8] $memory\instruction_memory$rdmux[0][10][15]$a$12447 [8] 7'0000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][42]$15599:
      Old ports: A=32'11111100110001000010010100000011, B=32'11101011110111111111000011101111, Y=$memory\instruction_memory$rdmux[0][10][21]$a$12465
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][21]$a$12465 [8] $memory\instruction_memory$rdmux[0][10][21]$a$12465 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][21]$a$12465 [31:9] $memory\instruction_memory$rdmux[0][10][21]$a$12465 [7:3] $memory\instruction_memory$rdmux[0][10][21]$a$12465 [1:0] } = { 3'111 $memory\instruction_memory$rdmux[0][10][21]$a$12465 [8] 1'1 $memory\instruction_memory$rdmux[0][10][21]$a$12465 [8] $memory\instruction_memory$rdmux[0][10][21]$a$12465 [2] $memory\instruction_memory$rdmux[0][10][21]$a$12465 [2] 3'110 $memory\instruction_memory$rdmux[0][10][21]$a$12465 [2] $memory\instruction_memory$rdmux[0][10][21]$a$12465 [2] 1'1 $memory\instruction_memory$rdmux[0][10][21]$a$12465 [2] $memory\instruction_memory$rdmux[0][10][21]$a$12465 [2] $memory\instruction_memory$rdmux[0][10][21]$a$12465 [2] $memory\instruction_memory$rdmux[0][10][21]$a$12465 [2] 1'1 $memory\instruction_memory$rdmux[0][10][21]$a$12465 [2] 1'0 $memory\instruction_memory$rdmux[0][10][21]$a$12465 [8] 1'0 $memory\instruction_memory$rdmux[0][10][21]$a$12465 [2] $memory\instruction_memory$rdmux[0][10][21]$a$12465 [2] $memory\instruction_memory$rdmux[0][10][21]$a$12465 [2] 1'0 $memory\instruction_memory$rdmux[0][10][21]$a$12465 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][112]$15809:
      Old ports: A=1342670739, B=16189363, Y=$memory\instruction_memory$rdmux[0][10][56]$a$12570
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][56]$a$12570 [15] $memory\instruction_memory$rdmux[0][10][56]$a$12570 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][56]$a$12570 [31:16] $memory\instruction_memory$rdmux[0][10][56]$a$12570 [14:6] $memory\instruction_memory$rdmux[0][10][56]$a$12570 [4:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][56]$a$12570 [15] 1'0 $memory\instruction_memory$rdmux[0][10][56]$a$12570 [15] 4'0000 $memory\instruction_memory$rdmux[0][10][56]$a$12570 [5] $memory\instruction_memory$rdmux[0][10][56]$a$12570 [5] $memory\instruction_memory$rdmux[0][10][56]$a$12570 [5] $memory\instruction_memory$rdmux[0][10][56]$a$12570 [5] 18'011100001111010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][65]$15668:
      Old ports: A=32'11111110100001000010011110000011, B=1542035, Y=$memory\instruction_memory$rdmux[0][10][32]$b$12499
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][32]$b$12499 [13] $memory\instruction_memory$rdmux[0][10][32]$b$12499 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][32]$b$12499 [31:14] $memory\instruction_memory$rdmux[0][10][32]$b$12499 [12:5] $memory\instruction_memory$rdmux[0][10][32]$b$12499 [3:0] } = { $memory\instruction_memory$rdmux[0][10][32]$b$12499 [13] $memory\instruction_memory$rdmux[0][10][32]$b$12499 [13] $memory\instruction_memory$rdmux[0][10][32]$b$12499 [13] $memory\instruction_memory$rdmux[0][10][32]$b$12499 [13] $memory\instruction_memory$rdmux[0][10][32]$b$12499 [13] $memory\instruction_memory$rdmux[0][10][32]$b$12499 [13] $memory\instruction_memory$rdmux[0][10][32]$b$12499 [13] 1'0 $memory\instruction_memory$rdmux[0][10][32]$b$12499 [13] 2'00 $memory\instruction_memory$rdmux[0][10][32]$b$12499 [4] 2'01 $memory\instruction_memory$rdmux[0][10][32]$b$12499 [4] $memory\instruction_memory$rdmux[0][10][32]$b$12499 [4] $memory\instruction_memory$rdmux[0][10][32]$b$12499 [4] 13'0001111000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][247]$16214:
      Old ports: A=267843219, B=267388947, Y=$memory\instruction_memory$rdmux[0][10][123]$b$12772
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][123]$b$12772 [11] $memory\instruction_memory$rdmux[0][10][123]$b$12772 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][123]$b$12772 [31:12] $memory\instruction_memory$rdmux[0][10][123]$b$12772 [10:8] $memory\instruction_memory$rdmux[0][10][123]$b$12772 [6:0] } = { 13'0000111111110 $memory\instruction_memory$rdmux[0][10][123]$b$12772 [7] $memory\instruction_memory$rdmux[0][10][123]$b$12772 [7] 1'0 $memory\instruction_memory$rdmux[0][10][123]$b$12772 [7] $memory\instruction_memory$rdmux[0][10][123]$b$12772 [7] $memory\instruction_memory$rdmux[0][10][123]$b$12772 [7] $memory\instruction_memory$rdmux[0][10][123]$b$12772 [7] $memory\instruction_memory$rdmux[0][10][123]$b$12772 [7] $memory\instruction_memory$rdmux[0][10][123]$b$12772 [7] 8'00010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][259]$16250:
      Old ports: A=32871, B=2098451, Y=$memory\instruction_memory$rdmux[0][10][129]$b$12790
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][129]$b$12790 [4] $memory\instruction_memory$rdmux[0][10][129]$b$12790 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][129]$b$12790 [31:5] $memory\instruction_memory$rdmux[0][10][129]$b$12790 [3] $memory\instruction_memory$rdmux[0][10][129]$b$12790 [1:0] } = { 10'0000000000 $memory\instruction_memory$rdmux[0][10][129]$b$12790 [4] 5'00000 $memory\instruction_memory$rdmux[0][10][129]$b$12790 [2] 4'0000 $memory\instruction_memory$rdmux[0][10][129]$b$12790 [4] 1'0 $memory\instruction_memory$rdmux[0][10][129]$b$12790 [4] 1'0 $memory\instruction_memory$rdmux[0][10][129]$b$12790 [2] $memory\instruction_memory$rdmux[0][10][129]$b$12790 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][239]$16190:
      Old ports: A=32'11111100000001000010111000100011, B=16777327, Y=$memory\instruction_memory$rdmux[0][10][119]$b$12760
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][119]$b$12760 [9] $memory\instruction_memory$rdmux[0][10][119]$b$12760 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][119]$b$12760 [31:10] $memory\instruction_memory$rdmux[0][10][119]$b$12760 [8:3] $memory\instruction_memory$rdmux[0][10][119]$b$12760 [1:0] } = { $memory\instruction_memory$rdmux[0][10][119]$b$12760 [9] $memory\instruction_memory$rdmux[0][10][119]$b$12760 [9] $memory\instruction_memory$rdmux[0][10][119]$b$12760 [9] $memory\instruction_memory$rdmux[0][10][119]$b$12760 [9] $memory\instruction_memory$rdmux[0][10][119]$b$12760 [9] $memory\instruction_memory$rdmux[0][10][119]$b$12760 [9] 1'0 $memory\instruction_memory$rdmux[0][10][119]$b$12760 [2] 5'00000 $memory\instruction_memory$rdmux[0][10][119]$b$12760 [9] 4'0000 $memory\instruction_memory$rdmux[0][10][119]$b$12760 [9] 1'0 $memory\instruction_memory$rdmux[0][10][119]$b$12760 [9] $memory\instruction_memory$rdmux[0][10][119]$b$12760 [9] 2'00 $memory\instruction_memory$rdmux[0][10][119]$b$12760 [2] 2'10 $memory\instruction_memory$rdmux[0][10][119]$b$12760 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][160]$15953:
      Old ports: A=67174675, B=32871, Y=$memory\instruction_memory$rdmux[0][10][80]$a$12642
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][80]$a$12642 [4] $memory\instruction_memory$rdmux[0][10][80]$a$12642 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][80]$a$12642 [31:5] $memory\instruction_memory$rdmux[0][10][80]$a$12642 [3] $memory\instruction_memory$rdmux[0][10][80]$a$12642 [1:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][10][80]$a$12642 [4] 9'000000000 $memory\instruction_memory$rdmux[0][10][80]$a$12642 [4] $memory\instruction_memory$rdmux[0][10][80]$a$12642 [2] 6'000000 $memory\instruction_memory$rdmux[0][10][80]$a$12642 [4] 1'0 $memory\instruction_memory$rdmux[0][10][80]$a$12642 [2] $memory\instruction_memory$rdmux[0][10][80]$a$12642 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][253]$16232:
      Old ports: A=1299, B=34115683, Y=$memory\instruction_memory$rdmux[0][10][126]$b$12781
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][126]$b$12781 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][126]$b$12781 [31:6] $memory\instruction_memory$rdmux[0][10][126]$b$12781 [3:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][10][126]$b$12781 [5] 5'00000 $memory\instruction_memory$rdmux[0][10][126]$b$12781 [5] 3'000 $memory\instruction_memory$rdmux[0][10][126]$b$12781 [5] 2'00 $memory\instruction_memory$rdmux[0][10][126]$b$12781 [5] 1'0 $memory\instruction_memory$rdmux[0][10][126]$b$12781 [4] 1'0 $memory\instruction_memory$rdmux[0][10][126]$b$12781 [4] 1'0 $memory\instruction_memory$rdmux[0][10][126]$b$12781 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][184]$16025:
      Old ports: A=16189235, B=32'10111100110001000000011110010011, Y=$memory\instruction_memory$rdmux[0][10][92]$a$12678
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][92]$a$12678 [7] $memory\instruction_memory$rdmux[0][10][92]$a$12678 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][92]$a$12678 [31:8] $memory\instruction_memory$rdmux[0][10][92]$a$12678 [6] $memory\instruction_memory$rdmux[0][10][92]$a$12678 [4:0] } = { $memory\instruction_memory$rdmux[0][10][92]$a$12678 [7] 1'0 $memory\instruction_memory$rdmux[0][10][92]$a$12678 [7] $memory\instruction_memory$rdmux[0][10][92]$a$12678 [7] $memory\instruction_memory$rdmux[0][10][92]$a$12678 [7] $memory\instruction_memory$rdmux[0][10][92]$a$12678 [7] 4'0011 $memory\instruction_memory$rdmux[0][10][92]$a$12678 [5] $memory\instruction_memory$rdmux[0][10][92]$a$12678 [5] 2'01 $memory\instruction_memory$rdmux[0][10][92]$a$12678 [5] $memory\instruction_memory$rdmux[0][10][92]$a$12678 [5] 14'00000111010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][119]$15830:
      Old ports: A=32'11111110110001000010011100000011, B=133171091, Y=$memory\instruction_memory$rdmux[0][10][59]$b$12580
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][59]$b$12580 [13] $memory\instruction_memory$rdmux[0][10][59]$b$12580 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][59]$b$12580 [31:14] $memory\instruction_memory$rdmux[0][10][59]$b$12580 [12:5] $memory\instruction_memory$rdmux[0][10][59]$b$12580 [3:0] } = { $memory\instruction_memory$rdmux[0][10][59]$b$12580 [13] $memory\instruction_memory$rdmux[0][10][59]$b$12580 [13] $memory\instruction_memory$rdmux[0][10][59]$b$12580 [13] $memory\instruction_memory$rdmux[0][10][59]$b$12580 [13] $memory\instruction_memory$rdmux[0][10][59]$b$12580 [13] 2'11 $memory\instruction_memory$rdmux[0][10][59]$b$12580 [4] 2'11 $memory\instruction_memory$rdmux[0][10][59]$b$12580 [4] $memory\instruction_memory$rdmux[0][10][59]$b$12580 [4] 1'0 $memory\instruction_memory$rdmux[0][10][59]$b$12580 [13] 9'000000111 $memory\instruction_memory$rdmux[0][10][59]$b$12580 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][7]$15494:
      Old ports: A=32'11111110000001000010001000100011, B=125829231, Y=$memory\instruction_memory$rdmux[0][10][3]$b$12412
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][3]$b$12412 [9] $memory\instruction_memory$rdmux[0][10][3]$b$12412 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][3]$b$12412 [31:10] $memory\instruction_memory$rdmux[0][10][3]$b$12412 [8:3] $memory\instruction_memory$rdmux[0][10][3]$b$12412 [1:0] } = { $memory\instruction_memory$rdmux[0][10][3]$b$12412 [9] $memory\instruction_memory$rdmux[0][10][3]$b$12412 [9] $memory\instruction_memory$rdmux[0][10][3]$b$12412 [9] $memory\instruction_memory$rdmux[0][10][3]$b$12412 [9] $memory\instruction_memory$rdmux[0][10][3]$b$12412 [9] 2'11 $memory\instruction_memory$rdmux[0][10][3]$b$12412 [2] $memory\instruction_memory$rdmux[0][10][3]$b$12412 [2] 4'0000 $memory\instruction_memory$rdmux[0][10][3]$b$12412 [9] 4'0000 $memory\instruction_memory$rdmux[0][10][3]$b$12412 [9] 5'00000 $memory\instruction_memory$rdmux[0][10][3]$b$12412 [2] 2'10 $memory\instruction_memory$rdmux[0][10][3]$b$12412 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][316]$16421:
      Old ports: A=15995955, B=32'11111100000000000000011000110111, Y=$memory\instruction_memory$rdmux[0][10][158]$a$12876
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][158]$a$12876 [12] $memory\instruction_memory$rdmux[0][10][158]$a$12876 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][158]$a$12876 [31:13] $memory\instruction_memory$rdmux[0][10][158]$a$12876 [11:3] $memory\instruction_memory$rdmux[0][10][158]$a$12876 [1:0] } = { $memory\instruction_memory$rdmux[0][10][158]$a$12876 [2] $memory\instruction_memory$rdmux[0][10][158]$a$12876 [2] $memory\instruction_memory$rdmux[0][10][158]$a$12876 [2] $memory\instruction_memory$rdmux[0][10][158]$a$12876 [2] $memory\instruction_memory$rdmux[0][10][158]$a$12876 [2] $memory\instruction_memory$rdmux[0][10][158]$a$12876 [2] 2'00 $memory\instruction_memory$rdmux[0][10][158]$a$12876 [12] $memory\instruction_memory$rdmux[0][10][158]$a$12876 [12] $memory\instruction_memory$rdmux[0][10][158]$a$12876 [12] $memory\instruction_memory$rdmux[0][10][158]$a$12876 [12] 1'0 $memory\instruction_memory$rdmux[0][10][158]$a$12876 [12] 7'0000001 $memory\instruction_memory$rdmux[0][10][158]$a$12876 [2] 8'00011011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][100]$15773:
      Old ports: A=5943, B=32'11111110110001000010011010000011, Y=$memory\instruction_memory$rdmux[0][10][50]$a$12552
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][50]$a$12552 [7] $memory\instruction_memory$rdmux[0][10][50]$a$12552 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][50]$a$12552 [31:8] $memory\instruction_memory$rdmux[0][10][50]$a$12552 [6:3] $memory\instruction_memory$rdmux[0][10][50]$a$12552 [1:0] } = { $memory\instruction_memory$rdmux[0][10][50]$a$12552 [7] $memory\instruction_memory$rdmux[0][10][50]$a$12552 [7] $memory\instruction_memory$rdmux[0][10][50]$a$12552 [7] $memory\instruction_memory$rdmux[0][10][50]$a$12552 [7] $memory\instruction_memory$rdmux[0][10][50]$a$12552 [7] $memory\instruction_memory$rdmux[0][10][50]$a$12552 [7] $memory\instruction_memory$rdmux[0][10][50]$a$12552 [7] 1'0 $memory\instruction_memory$rdmux[0][10][50]$a$12552 [7] $memory\instruction_memory$rdmux[0][10][50]$a$12552 [7] 3'000 $memory\instruction_memory$rdmux[0][10][50]$a$12552 [7] 4'0000 $memory\instruction_memory$rdmux[0][10][50]$a$12552 [7] $memory\instruction_memory$rdmux[0][10][50]$a$12552 [2] 3'011 $memory\instruction_memory$rdmux[0][10][50]$a$12552 [2] 1'0 $memory\instruction_memory$rdmux[0][10][50]$a$12552 [2] $memory\instruction_memory$rdmux[0][10][50]$a$12552 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][73]$15692:
      Old ports: A=117440623, B=32'11111101110001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][36]$b$12511
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][36]$b$12511 [8] $memory\instruction_memory$rdmux[0][10][36]$b$12511 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][36]$b$12511 [31:9] $memory\instruction_memory$rdmux[0][10][36]$b$12511 [7:3] $memory\instruction_memory$rdmux[0][10][36]$b$12511 [1:0] } = { $memory\instruction_memory$rdmux[0][10][36]$b$12511 [8] $memory\instruction_memory$rdmux[0][10][36]$b$12511 [8] $memory\instruction_memory$rdmux[0][10][36]$b$12511 [8] $memory\instruction_memory$rdmux[0][10][36]$b$12511 [8] $memory\instruction_memory$rdmux[0][10][36]$b$12511 [8] 1'1 $memory\instruction_memory$rdmux[0][10][36]$b$12511 [2] 1'1 $memory\instruction_memory$rdmux[0][10][36]$b$12511 [8] $memory\instruction_memory$rdmux[0][10][36]$b$12511 [8] 3'000 $memory\instruction_memory$rdmux[0][10][36]$b$12511 [8] 4'0000 $memory\instruction_memory$rdmux[0][10][36]$b$12511 [8] 2'00 $memory\instruction_memory$rdmux[0][10][36]$b$12511 [8] $memory\instruction_memory$rdmux[0][10][36]$b$12511 [8] 1'0 $memory\instruction_memory$rdmux[0][10][36]$b$12511 [2] $memory\instruction_memory$rdmux[0][10][36]$b$12511 [2] 1'0 $memory\instruction_memory$rdmux[0][10][36]$b$12511 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][77]$15704:
      Old ports: A=1542035, B=32'11111101110001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][38]$b$12517
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][38]$b$12517 [13] $memory\instruction_memory$rdmux[0][10][38]$b$12517 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][38]$b$12517 [31:14] $memory\instruction_memory$rdmux[0][10][38]$b$12517 [12:5] $memory\instruction_memory$rdmux[0][10][38]$b$12517 [3:0] } = { $memory\instruction_memory$rdmux[0][10][38]$b$12517 [13] $memory\instruction_memory$rdmux[0][10][38]$b$12517 [13] $memory\instruction_memory$rdmux[0][10][38]$b$12517 [13] $memory\instruction_memory$rdmux[0][10][38]$b$12517 [13] $memory\instruction_memory$rdmux[0][10][38]$b$12517 [13] $memory\instruction_memory$rdmux[0][10][38]$b$12517 [13] 1'0 $memory\instruction_memory$rdmux[0][10][38]$b$12517 [13] $memory\instruction_memory$rdmux[0][10][38]$b$12517 [13] $memory\instruction_memory$rdmux[0][10][38]$b$12517 [13] 1'0 $memory\instruction_memory$rdmux[0][10][38]$b$12517 [4] 2'01 $memory\instruction_memory$rdmux[0][10][38]$b$12517 [4] $memory\instruction_memory$rdmux[0][10][38]$b$12517 [4] $memory\instruction_memory$rdmux[0][10][38]$b$12517 [4] 6'000111 $memory\instruction_memory$rdmux[0][10][38]$b$12517 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][102]$15779:
      Old ports: A=15107891, B=468739, Y=$memory\instruction_memory$rdmux[0][10][51]$a$12555
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][51]$a$12555 [13] $memory\instruction_memory$rdmux[0][10][51]$a$12555 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][51]$a$12555 [31:14] $memory\instruction_memory$rdmux[0][10][51]$a$12555 [12:5] $memory\instruction_memory$rdmux[0][10][51]$a$12555 [3:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][51]$a$12555 [4] $memory\instruction_memory$rdmux[0][10][51]$a$12555 [4] $memory\instruction_memory$rdmux[0][10][51]$a$12555 [4] 4'0011 $memory\instruction_memory$rdmux[0][10][51]$a$12555 [13] $memory\instruction_memory$rdmux[0][10][51]$a$12555 [4] 8'00011100 $memory\instruction_memory$rdmux[0][10][51]$a$12555 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][240]$16193:
      Old ports: A=32'11111101110001000010011110000011, B=1542035, Y=$memory\instruction_memory$rdmux[0][10][120]$a$12762
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][120]$a$12762 [13] $memory\instruction_memory$rdmux[0][10][120]$a$12762 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][120]$a$12762 [31:14] $memory\instruction_memory$rdmux[0][10][120]$a$12762 [12:5] $memory\instruction_memory$rdmux[0][10][120]$a$12762 [3:0] } = { $memory\instruction_memory$rdmux[0][10][120]$a$12762 [13] $memory\instruction_memory$rdmux[0][10][120]$a$12762 [13] $memory\instruction_memory$rdmux[0][10][120]$a$12762 [13] $memory\instruction_memory$rdmux[0][10][120]$a$12762 [13] $memory\instruction_memory$rdmux[0][10][120]$a$12762 [13] $memory\instruction_memory$rdmux[0][10][120]$a$12762 [13] 1'0 $memory\instruction_memory$rdmux[0][10][120]$a$12762 [13] $memory\instruction_memory$rdmux[0][10][120]$a$12762 [13] $memory\instruction_memory$rdmux[0][10][120]$a$12762 [13] 1'0 $memory\instruction_memory$rdmux[0][10][120]$a$12762 [4] 2'01 $memory\instruction_memory$rdmux[0][10][120]$a$12762 [4] $memory\instruction_memory$rdmux[0][10][120]$a$12762 [4] $memory\instruction_memory$rdmux[0][10][120]$a$12762 [4] 13'0001111000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][170]$15983:
      Old ports: A=267388691, B=15179811, Y=$memory\instruction_memory$rdmux[0][10][85]$a$12657
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][85]$a$12657 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][85]$a$12657 [31:6] $memory\instruction_memory$rdmux[0][10][85]$a$12657 [3:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][10][85]$a$12657 [4] $memory\instruction_memory$rdmux[0][10][85]$a$12657 [4] $memory\instruction_memory$rdmux[0][10][85]$a$12657 [4] $memory\instruction_memory$rdmux[0][10][85]$a$12657 [4] 3'111 $memory\instruction_memory$rdmux[0][10][85]$a$12657 [4] 1'0 $memory\instruction_memory$rdmux[0][10][85]$a$12657 [5] $memory\instruction_memory$rdmux[0][10][85]$a$12657 [5] $memory\instruction_memory$rdmux[0][10][85]$a$12657 [5] $memory\instruction_memory$rdmux[0][10][85]$a$12657 [5] 1'0 $memory\instruction_memory$rdmux[0][10][85]$a$12657 [5] 2'00 $memory\instruction_memory$rdmux[0][10][85]$a$12657 [4] $memory\instruction_memory$rdmux[0][10][85]$a$12657 [4] $memory\instruction_memory$rdmux[0][10][85]$a$12657 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][133]$15872:
      Old ports: A=32'11111110100001000010011100000011, B=133171091, Y=$memory\instruction_memory$rdmux[0][10][66]$b$12601
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][66]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][66]$b$12601 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][66]$b$12601 [31:14] $memory\instruction_memory$rdmux[0][10][66]$b$12601 [12:5] $memory\instruction_memory$rdmux[0][10][66]$b$12601 [3:0] } = { $memory\instruction_memory$rdmux[0][10][66]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][66]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][66]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][66]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][66]$b$12601 [13] 2'11 $memory\instruction_memory$rdmux[0][10][66]$b$12601 [4] 1'1 $memory\instruction_memory$rdmux[0][10][66]$b$12601 [4] $memory\instruction_memory$rdmux[0][10][66]$b$12601 [4] $memory\instruction_memory$rdmux[0][10][66]$b$12601 [4] 1'0 $memory\instruction_memory$rdmux[0][10][66]$b$12601 [13] 9'000000111 $memory\instruction_memory$rdmux[0][10][66]$b$12601 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][45]$15608:
      Old ports: A=32'11111100110001000010011110000011, B=545761155, Y=$memory\instruction_memory$rdmux[0][10][22]$b$12469
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][22]$b$12469 [22] $memory\instruction_memory$rdmux[0][10][22]$b$12469 [15] }
      New connections: { $memory\instruction_memory$rdmux[0][10][22]$b$12469 [31:23] $memory\instruction_memory$rdmux[0][10][22]$b$12469 [21:16] $memory\instruction_memory$rdmux[0][10][22]$b$12469 [14:0] } = { $memory\instruction_memory$rdmux[0][10][22]$b$12469 [22] $memory\instruction_memory$rdmux[0][10][22]$b$12469 [22] 1'1 $memory\instruction_memory$rdmux[0][10][22]$b$12469 [22] $memory\instruction_memory$rdmux[0][10][22]$b$12469 [22] $memory\instruction_memory$rdmux[0][10][22]$b$12469 [22] 7'0010001 $memory\instruction_memory$rdmux[0][10][22]$b$12469 [15] $memory\instruction_memory$rdmux[0][10][22]$b$12469 [15] 15'010011110000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][140]$15893:
      Old ports: A=16189363, B=501379, Y=$memory\instruction_memory$rdmux[0][10][70]$a$12612
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][70]$a$12612 [13] $memory\instruction_memory$rdmux[0][10][70]$a$12612 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][70]$a$12612 [31:14] $memory\instruction_memory$rdmux[0][10][70]$a$12612 [12:5] $memory\instruction_memory$rdmux[0][10][70]$a$12612 [3:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][70]$a$12612 [4] $memory\instruction_memory$rdmux[0][10][70]$a$12612 [4] $memory\instruction_memory$rdmux[0][10][70]$a$12612 [4] $memory\instruction_memory$rdmux[0][10][70]$a$12612 [4] 4'0111 $memory\instruction_memory$rdmux[0][10][70]$a$12612 [13] 5'00011 $memory\instruction_memory$rdmux[0][10][70]$a$12612 [4] 2'10 $memory\instruction_memory$rdmux[0][10][70]$a$12612 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][132]$15869:
      Old ports: A=1542035, B=32'11111110111101000010010000100011, Y=$memory\instruction_memory$rdmux[0][10][66]$a$12600
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][66]$a$12600 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][66]$a$12600 [31:6] $memory\instruction_memory$rdmux[0][10][66]$a$12600 [3:0] } = { $memory\instruction_memory$rdmux[0][10][66]$a$12600 [5] $memory\instruction_memory$rdmux[0][10][66]$a$12600 [5] $memory\instruction_memory$rdmux[0][10][66]$a$12600 [5] $memory\instruction_memory$rdmux[0][10][66]$a$12600 [5] $memory\instruction_memory$rdmux[0][10][66]$a$12600 [5] $memory\instruction_memory$rdmux[0][10][66]$a$12600 [5] $memory\instruction_memory$rdmux[0][10][66]$a$12600 [5] 1'0 $memory\instruction_memory$rdmux[0][10][66]$a$12600 [5] $memory\instruction_memory$rdmux[0][10][66]$a$12600 [5] $memory\instruction_memory$rdmux[0][10][66]$a$12600 [5] 3'101 $memory\instruction_memory$rdmux[0][10][66]$a$12600 [4] $memory\instruction_memory$rdmux[0][10][66]$a$12600 [4] $memory\instruction_memory$rdmux[0][10][66]$a$12600 [4] 1'0 $memory\instruction_memory$rdmux[0][10][66]$a$12600 [5] 3'001 $memory\instruction_memory$rdmux[0][10][66]$a$12600 [4] $memory\instruction_memory$rdmux[0][10][66]$a$12600 [4] $memory\instruction_memory$rdmux[0][10][66]$a$12600 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][110]$15803:
      Old ports: A=16031779, B=6071, Y=$memory\instruction_memory$rdmux[0][10][55]$a$12567
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][55]$a$12567 [13] $memory\instruction_memory$rdmux[0][10][55]$a$12567 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][55]$a$12567 [31:14] $memory\instruction_memory$rdmux[0][10][55]$a$12567 [12:3] $memory\instruction_memory$rdmux[0][10][55]$a$12567 [1:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][55]$a$12567 [13] $memory\instruction_memory$rdmux[0][10][55]$a$12567 [13] $memory\instruction_memory$rdmux[0][10][55]$a$12567 [13] $memory\instruction_memory$rdmux[0][10][55]$a$12567 [13] 1'0 $memory\instruction_memory$rdmux[0][10][55]$a$12567 [13] 2'00 $memory\instruction_memory$rdmux[0][10][55]$a$12567 [13] 1'0 $memory\instruction_memory$rdmux[0][10][55]$a$12567 [2] 1'0 $memory\instruction_memory$rdmux[0][10][55]$a$12567 [2] $memory\instruction_memory$rdmux[0][10][55]$a$12567 [2] $memory\instruction_memory$rdmux[0][10][55]$a$12567 [2] $memory\instruction_memory$rdmux[0][10][55]$a$12567 [2] 2'01 $memory\instruction_memory$rdmux[0][10][55]$a$12567 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][226]$16151:
      Old ports: A=369098991, B=329619, Y=$memory\instruction_memory$rdmux[0][10][113]$a$12741
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][113]$a$12741 [4] $memory\instruction_memory$rdmux[0][10][113]$a$12741 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][113]$a$12741 [31:5] $memory\instruction_memory$rdmux[0][10][113]$a$12741 [3] $memory\instruction_memory$rdmux[0][10][113]$a$12741 [1:0] } = { 3'000 $memory\instruction_memory$rdmux[0][10][113]$a$12741 [2] 1'0 $memory\instruction_memory$rdmux[0][10][113]$a$12741 [2] $memory\instruction_memory$rdmux[0][10][113]$a$12741 [2] 6'000000 $memory\instruction_memory$rdmux[0][10][113]$a$12741 [4] 1'0 $memory\instruction_memory$rdmux[0][10][113]$a$12741 [4] 5'00000 $memory\instruction_memory$rdmux[0][10][113]$a$12741 [4] $memory\instruction_memory$rdmux[0][10][113]$a$12741 [4] $memory\instruction_memory$rdmux[0][10][113]$a$12741 [4] 1'1 $memory\instruction_memory$rdmux[0][10][113]$a$12741 [2] $memory\instruction_memory$rdmux[0][10][113]$a$12741 [2] $memory\instruction_memory$rdmux[0][10][113]$a$12741 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][256]$16241:
      Old ports: A=41943151, B=67667555, Y=$memory\instruction_memory$rdmux[0][10][128]$a$12786
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][128]$a$12786 [9] $memory\instruction_memory$rdmux[0][10][128]$a$12786 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][128]$a$12786 [31:10] $memory\instruction_memory$rdmux[0][10][128]$a$12786 [8:3] $memory\instruction_memory$rdmux[0][10][128]$a$12786 [1:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][10][128]$a$12786 [9] $memory\instruction_memory$rdmux[0][10][128]$a$12786 [2] 1'0 $memory\instruction_memory$rdmux[0][10][128]$a$12786 [2] 3'000 $memory\instruction_memory$rdmux[0][10][128]$a$12786 [9] 3'000 $memory\instruction_memory$rdmux[0][10][128]$a$12786 [9] 4'0000 $memory\instruction_memory$rdmux[0][10][128]$a$12786 [9] 5'00110 $memory\instruction_memory$rdmux[0][10][128]$a$12786 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][272]$16289:
      Old ports: A=132122003, B=11007667, Y=$memory\instruction_memory$rdmux[0][10][136]$a$12810
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][136]$a$12810 [8] $memory\instruction_memory$rdmux[0][10][136]$a$12810 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][136]$a$12810 [31:9] $memory\instruction_memory$rdmux[0][10][136]$a$12810 [7:6] $memory\instruction_memory$rdmux[0][10][136]$a$12810 [4:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][10][136]$a$12810 [8] $memory\instruction_memory$rdmux[0][10][136]$a$12810 [8] $memory\instruction_memory$rdmux[0][10][136]$a$12810 [8] 1'1 $memory\instruction_memory$rdmux[0][10][136]$a$12810 [8] 3'100 $memory\instruction_memory$rdmux[0][10][136]$a$12810 [5] $memory\instruction_memory$rdmux[0][10][136]$a$12810 [5] $memory\instruction_memory$rdmux[0][10][136]$a$12810 [5] $memory\instruction_memory$rdmux[0][10][136]$a$12810 [5] $memory\instruction_memory$rdmux[0][10][136]$a$12810 [5] $memory\instruction_memory$rdmux[0][10][136]$a$12810 [5] $memory\instruction_memory$rdmux[0][10][136]$a$12810 [5] 2'01 $memory\instruction_memory$rdmux[0][10][136]$a$12810 [5] 7'1010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][29]$15560:
      Old ports: A=32'11111100111101000010111000100011, B=32'11111100110001000010011110000011, Y=$memory\instruction_memory$rdmux[0][10][14]$b$12445
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][14]$b$12445 [7] $memory\instruction_memory$rdmux[0][10][14]$b$12445 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][14]$b$12445 [31:8] $memory\instruction_memory$rdmux[0][10][14]$b$12445 [6] $memory\instruction_memory$rdmux[0][10][14]$b$12445 [4:0] } = { 10'1111110011 $memory\instruction_memory$rdmux[0][10][14]$b$12445 [5] $memory\instruction_memory$rdmux[0][10][14]$b$12445 [5] 8'01000010 $memory\instruction_memory$rdmux[0][10][14]$b$12445 [5] 2'11 $memory\instruction_memory$rdmux[0][10][14]$b$12445 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][318]$16427:
      Old ports: A=12875443, B=34047075, Y=$memory\instruction_memory$rdmux[0][10][159]$a$12879
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][159]$a$12879 [6] $memory\instruction_memory$rdmux[0][10][159]$a$12879 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][159]$a$12879 [31:7] $memory\instruction_memory$rdmux[0][10][159]$a$12879 [5] $memory\instruction_memory$rdmux[0][10][159]$a$12879 [3:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][10][159]$a$12879 [6] 1'0 $memory\instruction_memory$rdmux[0][10][159]$a$12879 [4] $memory\instruction_memory$rdmux[0][10][159]$a$12879 [4] 4'0001 $memory\instruction_memory$rdmux[0][10][159]$a$12879 [6] $memory\instruction_memory$rdmux[0][10][159]$a$12879 [6] $memory\instruction_memory$rdmux[0][10][159]$a$12879 [6] $memory\instruction_memory$rdmux[0][10][159]$a$12879 [4] $memory\instruction_memory$rdmux[0][10][159]$a$12879 [4] $memory\instruction_memory$rdmux[0][10][159]$a$12879 [4] 2'01 $memory\instruction_memory$rdmux[0][10][159]$a$12879 [4] 1'0 $memory\instruction_memory$rdmux[0][10][159]$a$12879 [4] 5'10011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][28]$15557:
      Old ports: A=16189363, B=1075304339, Y=$memory\instruction_memory$rdmux[0][10][14]$a$12444
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][14]$a$12444 [12] $memory\instruction_memory$rdmux[0][10][14]$a$12444 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][14]$a$12444 [31:13] $memory\instruction_memory$rdmux[0][10][14]$a$12444 [11:6] $memory\instruction_memory$rdmux[0][10][14]$a$12444 [4:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][14]$a$12444 [12] 6'000000 $memory\instruction_memory$rdmux[0][10][14]$a$12444 [5] $memory\instruction_memory$rdmux[0][10][14]$a$12444 [5] $memory\instruction_memory$rdmux[0][10][14]$a$12444 [5] 5'10111 $memory\instruction_memory$rdmux[0][10][14]$a$12444 [12] $memory\instruction_memory$rdmux[0][10][14]$a$12444 [12] 12'001111010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][115]$15818:
      Old ports: A=16188595, B=427283, Y=$memory\instruction_memory$rdmux[0][10][57]$b$12574
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][57]$b$12574 [8] $memory\instruction_memory$rdmux[0][10][57]$b$12574 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][57]$b$12574 [31:9] $memory\instruction_memory$rdmux[0][10][57]$b$12574 [7:6] $memory\instruction_memory$rdmux[0][10][57]$b$12574 [4:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][57]$b$12574 [5] $memory\instruction_memory$rdmux[0][10][57]$b$12574 [5] $memory\instruction_memory$rdmux[0][10][57]$b$12574 [5] $memory\instruction_memory$rdmux[0][10][57]$b$12574 [5] 3'011 $memory\instruction_memory$rdmux[0][10][57]$b$12574 [5] $memory\instruction_memory$rdmux[0][10][57]$b$12574 [8] 6'000010 $memory\instruction_memory$rdmux[0][10][57]$b$12574 [5] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][155]$15938:
      Old ports: A=16156595, B=15179811, Y=$memory\instruction_memory$rdmux[0][10][77]$b$12634
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][77]$b$12634 [13] $memory\instruction_memory$rdmux[0][10][77]$b$12634 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][77]$b$12634 [31:14] $memory\instruction_memory$rdmux[0][10][77]$b$12634 [12:5] $memory\instruction_memory$rdmux[0][10][77]$b$12634 [3:0] } = { 11'00000000111 $memory\instruction_memory$rdmux[0][10][77]$b$12634 [4] 3'011 $memory\instruction_memory$rdmux[0][10][77]$b$12634 [13] 4'1000 $memory\instruction_memory$rdmux[0][10][77]$b$12634 [4] $memory\instruction_memory$rdmux[0][10][77]$b$12634 [4] $memory\instruction_memory$rdmux[0][10][77]$b$12634 [4] $memory\instruction_memory$rdmux[0][10][77]$b$12634 [4] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][118]$15827:
      Old ports: A=1542035, B=32'11111110111101000010011000100011, Y=$memory\instruction_memory$rdmux[0][10][59]$a$12579
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][59]$a$12579 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][59]$a$12579 [31:6] $memory\instruction_memory$rdmux[0][10][59]$a$12579 [3:0] } = { $memory\instruction_memory$rdmux[0][10][59]$a$12579 [5] $memory\instruction_memory$rdmux[0][10][59]$a$12579 [5] $memory\instruction_memory$rdmux[0][10][59]$a$12579 [5] $memory\instruction_memory$rdmux[0][10][59]$a$12579 [5] $memory\instruction_memory$rdmux[0][10][59]$a$12579 [5] $memory\instruction_memory$rdmux[0][10][59]$a$12579 [5] $memory\instruction_memory$rdmux[0][10][59]$a$12579 [5] 1'0 $memory\instruction_memory$rdmux[0][10][59]$a$12579 [5] $memory\instruction_memory$rdmux[0][10][59]$a$12579 [5] $memory\instruction_memory$rdmux[0][10][59]$a$12579 [5] 3'101 $memory\instruction_memory$rdmux[0][10][59]$a$12579 [4] $memory\instruction_memory$rdmux[0][10][59]$a$12579 [4] $memory\instruction_memory$rdmux[0][10][59]$a$12579 [4] 1'0 $memory\instruction_memory$rdmux[0][10][59]$a$12579 [5] 4'0011 $memory\instruction_memory$rdmux[0][10][59]$a$12579 [4] $memory\instruction_memory$rdmux[0][10][59]$a$12579 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][205]$16088:
      Old ports: A=32'11111100101001000010011000100011, B=32'11111100110001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][102]$b$12709
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][102]$b$12709 [8] $memory\instruction_memory$rdmux[0][10][102]$b$12709 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][102]$b$12709 [31:9] $memory\instruction_memory$rdmux[0][10][102]$b$12709 [7:6] $memory\instruction_memory$rdmux[0][10][102]$b$12709 [4:0] } = { 9'111111001 $memory\instruction_memory$rdmux[0][10][102]$b$12709 [8] $memory\instruction_memory$rdmux[0][10][102]$b$12709 [5] 19'0010000100110000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][163]$15962:
      Old ports: A=32'10011000000000010000000100010011, B=10167, Y=$memory\instruction_memory$rdmux[0][10][81]$b$12646
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][81]$b$12646 [16] $memory\instruction_memory$rdmux[0][10][81]$b$12646 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][81]$b$12646 [31:17] $memory\instruction_memory$rdmux[0][10][81]$b$12646 [15:3] $memory\instruction_memory$rdmux[0][10][81]$b$12646 [1:0] } = { $memory\instruction_memory$rdmux[0][10][81]$b$12646 [16] 2'00 $memory\instruction_memory$rdmux[0][10][81]$b$12646 [16] $memory\instruction_memory$rdmux[0][10][81]$b$12646 [16] 12'000000000000 $memory\instruction_memory$rdmux[0][10][81]$b$12646 [2] 2'00 $memory\instruction_memory$rdmux[0][10][81]$b$12646 [2] $memory\instruction_memory$rdmux[0][10][81]$b$12646 [2] 1'1 $memory\instruction_memory$rdmux[0][10][81]$b$12646 [2] 1'0 $memory\instruction_memory$rdmux[0][10][81]$b$12646 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][34]$15575:
      Old ports: A=32'11111100110001000010011110000011, B=32'11111101110001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][17]$a$12453
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][17]$a$12453 [24] $memory\instruction_memory$rdmux[0][10][17]$a$12453 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][17]$a$12453 [31:25] $memory\instruction_memory$rdmux[0][10][17]$a$12453 [23:8] $memory\instruction_memory$rdmux[0][10][17]$a$12453 [6:0] } = 30'111111011000100001001110000011
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][130]$15863:
      Old ports: A=32'11111110110001000010011100000011, B=16189363, Y=$memory\instruction_memory$rdmux[0][10][65]$a$12597
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][65]$a$12597 [13] $memory\instruction_memory$rdmux[0][10][65]$a$12597 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][65]$a$12597 [31:14] $memory\instruction_memory$rdmux[0][10][65]$a$12597 [12:5] $memory\instruction_memory$rdmux[0][10][65]$a$12597 [3:0] } = { $memory\instruction_memory$rdmux[0][10][65]$a$12597 [13] $memory\instruction_memory$rdmux[0][10][65]$a$12597 [13] $memory\instruction_memory$rdmux[0][10][65]$a$12597 [13] $memory\instruction_memory$rdmux[0][10][65]$a$12597 [13] $memory\instruction_memory$rdmux[0][10][65]$a$12597 [13] $memory\instruction_memory$rdmux[0][10][65]$a$12597 [13] $memory\instruction_memory$rdmux[0][10][65]$a$12597 [13] 3'011 $memory\instruction_memory$rdmux[0][10][65]$a$12597 [4] $memory\instruction_memory$rdmux[0][10][65]$a$12597 [4] 2'01 $memory\instruction_memory$rdmux[0][10][65]$a$12597 [4] $memory\instruction_memory$rdmux[0][10][65]$a$12597 [4] 7'0000111 $memory\instruction_memory$rdmux[0][10][65]$a$12597 [4] 1'0 $memory\instruction_memory$rdmux[0][10][65]$a$12597 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][123]$15842:
      Old ports: A=32871, B=32'11111100000000010000000100010011, Y=$memory\instruction_memory$rdmux[0][10][61]$b$12586
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][61]$b$12586 [4] $memory\instruction_memory$rdmux[0][10][61]$b$12586 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][61]$b$12586 [31:5] $memory\instruction_memory$rdmux[0][10][61]$b$12586 [3] $memory\instruction_memory$rdmux[0][10][61]$b$12586 [1:0] } = { $memory\instruction_memory$rdmux[0][10][61]$b$12586 [4] $memory\instruction_memory$rdmux[0][10][61]$b$12586 [4] $memory\instruction_memory$rdmux[0][10][61]$b$12586 [4] $memory\instruction_memory$rdmux[0][10][61]$b$12586 [4] $memory\instruction_memory$rdmux[0][10][61]$b$12586 [4] $memory\instruction_memory$rdmux[0][10][61]$b$12586 [4] 9'000000000 $memory\instruction_memory$rdmux[0][10][61]$b$12586 [4] $memory\instruction_memory$rdmux[0][10][61]$b$12586 [2] 6'000000 $memory\instruction_memory$rdmux[0][10][61]$b$12586 [4] 1'0 $memory\instruction_memory$rdmux[0][10][61]$b$12586 [2] $memory\instruction_memory$rdmux[0][10][61]$b$12586 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][168]$15977:
      Old ports: A=32'11111110110001000010011100000011, B=1047529363, Y=$memory\instruction_memory$rdmux[0][10][84]$a$12654
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][84]$a$12654 [13] $memory\instruction_memory$rdmux[0][10][84]$a$12654 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][84]$a$12654 [31:14] $memory\instruction_memory$rdmux[0][10][84]$a$12654 [12:5] $memory\instruction_memory$rdmux[0][10][84]$a$12654 [3:0] } = { $memory\instruction_memory$rdmux[0][10][84]$a$12654 [13] $memory\instruction_memory$rdmux[0][10][84]$a$12654 [13] 6'111110 $memory\instruction_memory$rdmux[0][10][84]$a$12654 [13] 1'1 $memory\instruction_memory$rdmux[0][10][84]$a$12654 [4] $memory\instruction_memory$rdmux[0][10][84]$a$12654 [4] 1'0 $memory\instruction_memory$rdmux[0][10][84]$a$12654 [13] 9'000000111 $memory\instruction_memory$rdmux[0][10][84]$a$12654 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][166]$15971:
      Old ports: A=16777327, B=32'11111110110001000010011110000011, Y=$memory\instruction_memory$rdmux[0][10][83]$a$12651
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][83]$a$12651 [7] $memory\instruction_memory$rdmux[0][10][83]$a$12651 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][83]$a$12651 [31:8] $memory\instruction_memory$rdmux[0][10][83]$a$12651 [6:3] $memory\instruction_memory$rdmux[0][10][83]$a$12651 [1:0] } = { $memory\instruction_memory$rdmux[0][10][83]$a$12651 [7] $memory\instruction_memory$rdmux[0][10][83]$a$12651 [7] $memory\instruction_memory$rdmux[0][10][83]$a$12651 [7] $memory\instruction_memory$rdmux[0][10][83]$a$12651 [7] $memory\instruction_memory$rdmux[0][10][83]$a$12651 [7] $memory\instruction_memory$rdmux[0][10][83]$a$12651 [7] $memory\instruction_memory$rdmux[0][10][83]$a$12651 [7] $memory\instruction_memory$rdmux[0][10][83]$a$12651 [2] $memory\instruction_memory$rdmux[0][10][83]$a$12651 [7] $memory\instruction_memory$rdmux[0][10][83]$a$12651 [7] 3'000 $memory\instruction_memory$rdmux[0][10][83]$a$12651 [7] 4'0000 $memory\instruction_memory$rdmux[0][10][83]$a$12651 [7] 2'00 $memory\instruction_memory$rdmux[0][10][83]$a$12651 [7] $memory\instruction_memory$rdmux[0][10][83]$a$12651 [7] $memory\instruction_memory$rdmux[0][10][83]$a$12651 [7] $memory\instruction_memory$rdmux[0][10][83]$a$12651 [2] $memory\instruction_memory$rdmux[0][10][83]$a$12651 [2] 1'0 $memory\instruction_memory$rdmux[0][10][83]$a$12651 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][125]$15848:
      Old ports: A=32'11111100101001000010011000100011, B=32'11111100101101000010010000100011, Y=$memory\instruction_memory$rdmux[0][10][62]$b$12589
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][62]$b$12589 [20] $memory\instruction_memory$rdmux[0][10][62]$b$12589 [9] }
      New connections: { $memory\instruction_memory$rdmux[0][10][62]$b$12589 [31:21] $memory\instruction_memory$rdmux[0][10][62]$b$12589 [19:10] $memory\instruction_memory$rdmux[0][10][62]$b$12589 [8:0] } = 30'111111001010100001001000100011
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][172]$15989:
      Old ports: A=32'11111110100001000010011110000011, B=1542035, Y=$memory\instruction_memory$rdmux[0][10][86]$a$12660
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][86]$a$12660 [13] $memory\instruction_memory$rdmux[0][10][86]$a$12660 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][86]$a$12660 [31:14] $memory\instruction_memory$rdmux[0][10][86]$a$12660 [12:5] $memory\instruction_memory$rdmux[0][10][86]$a$12660 [3:0] } = { $memory\instruction_memory$rdmux[0][10][86]$a$12660 [13] $memory\instruction_memory$rdmux[0][10][86]$a$12660 [13] $memory\instruction_memory$rdmux[0][10][86]$a$12660 [13] $memory\instruction_memory$rdmux[0][10][86]$a$12660 [13] $memory\instruction_memory$rdmux[0][10][86]$a$12660 [13] $memory\instruction_memory$rdmux[0][10][86]$a$12660 [13] $memory\instruction_memory$rdmux[0][10][86]$a$12660 [13] 1'0 $memory\instruction_memory$rdmux[0][10][86]$a$12660 [13] 2'00 $memory\instruction_memory$rdmux[0][10][86]$a$12660 [4] 2'01 $memory\instruction_memory$rdmux[0][10][86]$a$12660 [4] $memory\instruction_memory$rdmux[0][10][86]$a$12660 [4] $memory\instruction_memory$rdmux[0][10][86]$a$12660 [4] 13'0001111000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][173]$15992:
      Old ports: A=32'11111110111101000010010000100011, B=32'11111110100001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][86]$b$12661
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][86]$b$12661 [8] $memory\instruction_memory$rdmux[0][10][86]$b$12661 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][86]$b$12661 [31:9] $memory\instruction_memory$rdmux[0][10][86]$b$12661 [7:6] $memory\instruction_memory$rdmux[0][10][86]$b$12661 [4:0] } = { 9'111111101 $memory\instruction_memory$rdmux[0][10][86]$b$12661 [5] $memory\instruction_memory$rdmux[0][10][86]$b$12661 [5] $memory\instruction_memory$rdmux[0][10][86]$b$12661 [5] 10'0100001001 $memory\instruction_memory$rdmux[0][10][86]$b$12661 [8] 7'0000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][147]$15914:
      Old ports: A=32'11111110010001000010011110000011, B=1542035, Y=$memory\instruction_memory$rdmux[0][10][73]$b$12622
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][73]$b$12622 [13] $memory\instruction_memory$rdmux[0][10][73]$b$12622 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][73]$b$12622 [31:14] $memory\instruction_memory$rdmux[0][10][73]$b$12622 [12:5] $memory\instruction_memory$rdmux[0][10][73]$b$12622 [3:0] } = { $memory\instruction_memory$rdmux[0][10][73]$b$12622 [13] $memory\instruction_memory$rdmux[0][10][73]$b$12622 [13] $memory\instruction_memory$rdmux[0][10][73]$b$12622 [13] $memory\instruction_memory$rdmux[0][10][73]$b$12622 [13] $memory\instruction_memory$rdmux[0][10][73]$b$12622 [13] $memory\instruction_memory$rdmux[0][10][73]$b$12622 [13] $memory\instruction_memory$rdmux[0][10][73]$b$12622 [13] 2'00 $memory\instruction_memory$rdmux[0][10][73]$b$12622 [13] 1'0 $memory\instruction_memory$rdmux[0][10][73]$b$12622 [4] 2'01 $memory\instruction_memory$rdmux[0][10][73]$b$12622 [4] $memory\instruction_memory$rdmux[0][10][73]$b$12622 [4] $memory\instruction_memory$rdmux[0][10][73]$b$12622 [4] 13'0001111000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][12]$15509:
      Old ports: A=32'11111110010001000010011110000011, B=2594707, Y=$memory\instruction_memory$rdmux[0][10][6]$a$12420
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][6]$a$12420 [13] $memory\instruction_memory$rdmux[0][10][6]$a$12420 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][6]$a$12420 [31:14] $memory\instruction_memory$rdmux[0][10][6]$a$12420 [12:5] $memory\instruction_memory$rdmux[0][10][6]$a$12420 [3:0] } = { $memory\instruction_memory$rdmux[0][10][6]$a$12420 [13] $memory\instruction_memory$rdmux[0][10][6]$a$12420 [13] $memory\instruction_memory$rdmux[0][10][6]$a$12420 [13] $memory\instruction_memory$rdmux[0][10][6]$a$12420 [13] $memory\instruction_memory$rdmux[0][10][6]$a$12420 [13] $memory\instruction_memory$rdmux[0][10][6]$a$12420 [13] $memory\instruction_memory$rdmux[0][10][6]$a$12420 [13] 2'00 $memory\instruction_memory$rdmux[0][10][6]$a$12420 [13] $memory\instruction_memory$rdmux[0][10][6]$a$12420 [4] 3'001 $memory\instruction_memory$rdmux[0][10][6]$a$12420 [4] $memory\instruction_memory$rdmux[0][10][6]$a$12420 [4] $memory\instruction_memory$rdmux[0][10][6]$a$12420 [4] 1'0 $memory\instruction_memory$rdmux[0][10][6]$a$12420 [4] 11'01111000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][179]$16010:
      Old ports: A=16189107, B=32'10011100110001000000011000010011, Y=$memory\instruction_memory$rdmux[0][10][89]$b$12670
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][89]$b$12670 [26] $memory\instruction_memory$rdmux[0][10][89]$b$12670 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][89]$b$12670 [31:27] $memory\instruction_memory$rdmux[0][10][89]$b$12670 [25:6] $memory\instruction_memory$rdmux[0][10][89]$b$12670 [4:0] } = { $memory\instruction_memory$rdmux[0][10][89]$b$12670 [26] 2'00 $memory\instruction_memory$rdmux[0][10][89]$b$12670 [26] $memory\instruction_memory$rdmux[0][10][89]$b$12670 [26] 4'0011 $memory\instruction_memory$rdmux[0][10][89]$b$12670 [5] $memory\instruction_memory$rdmux[0][10][89]$b$12670 [5] 2'01 $memory\instruction_memory$rdmux[0][10][89]$b$12670 [5] $memory\instruction_memory$rdmux[0][10][89]$b$12670 [5] 8'00000110 $memory\instruction_memory$rdmux[0][10][89]$b$12670 [5] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][131]$15866:
      Old ports: A=32'11111110111101000010011000100011, B=32'11111110100001000010011110000011, Y=$memory\instruction_memory$rdmux[0][10][65]$b$12598
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][65]$b$12598 [7] $memory\instruction_memory$rdmux[0][10][65]$b$12598 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][65]$b$12598 [31:8] $memory\instruction_memory$rdmux[0][10][65]$b$12598 [6] $memory\instruction_memory$rdmux[0][10][65]$b$12598 [4:0] } = { 9'111111101 $memory\instruction_memory$rdmux[0][10][65]$b$12598 [5] $memory\instruction_memory$rdmux[0][10][65]$b$12598 [5] $memory\instruction_memory$rdmux[0][10][65]$b$12598 [5] 11'01000010011 $memory\instruction_memory$rdmux[0][10][65]$b$12598 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][183]$16022:
      Old ports: A=1556580243, B=32'11111111000001000000011100010011, Y=$memory\instruction_memory$rdmux[0][10][91]$b$12676
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][91]$b$12676 [24] $memory\instruction_memory$rdmux[0][10][91]$b$12676 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][91]$b$12676 [31:25] $memory\instruction_memory$rdmux[0][10][91]$b$12676 [23:8] $memory\instruction_memory$rdmux[0][10][91]$b$12676 [6:0] } = { $memory\instruction_memory$rdmux[0][10][91]$b$12676 [24] 1'1 $memory\instruction_memory$rdmux[0][10][91]$b$12676 [24] 3'111 $memory\instruction_memory$rdmux[0][10][91]$b$12676 [24] $memory\instruction_memory$rdmux[0][10][91]$b$12676 [7] $memory\instruction_memory$rdmux[0][10][91]$b$12676 [7] 4'0001 $memory\instruction_memory$rdmux[0][10][91]$b$12676 [7] $memory\instruction_memory$rdmux[0][10][91]$b$12676 [7] $memory\instruction_memory$rdmux[0][10][91]$b$12676 [7] 14'00001110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][146]$15911:
      Old ports: A=16189363, B=499747, Y=$memory\instruction_memory$rdmux[0][10][73]$a$12621
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][73]$a$12621 [13] $memory\instruction_memory$rdmux[0][10][73]$a$12621 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][73]$a$12621 [31:14] $memory\instruction_memory$rdmux[0][10][73]$a$12621 [12:5] $memory\instruction_memory$rdmux[0][10][73]$a$12621 [3:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][73]$a$12621 [4] $memory\instruction_memory$rdmux[0][10][73]$a$12621 [4] $memory\instruction_memory$rdmux[0][10][73]$a$12621 [4] $memory\instruction_memory$rdmux[0][10][73]$a$12621 [4] 4'0111 $memory\instruction_memory$rdmux[0][10][73]$a$12621 [13] 3'000 $memory\instruction_memory$rdmux[0][10][73]$a$12621 [4] $memory\instruction_memory$rdmux[0][10][73]$a$12621 [4] $memory\instruction_memory$rdmux[0][10][73]$a$12621 [4] $memory\instruction_memory$rdmux[0][10][73]$a$12621 [4] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][136]$15881:
      Old ports: A=16189363, B=1081595795, Y=$memory\instruction_memory$rdmux[0][10][68]$a$12606
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][68]$a$12606 [12] $memory\instruction_memory$rdmux[0][10][68]$a$12606 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][68]$a$12606 [31:13] $memory\instruction_memory$rdmux[0][10][68]$a$12606 [11:6] $memory\instruction_memory$rdmux[0][10][68]$a$12606 [4:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][68]$a$12606 [12] 6'000000 $memory\instruction_memory$rdmux[0][10][68]$a$12606 [5] 7'1110111 $memory\instruction_memory$rdmux[0][10][68]$a$12606 [12] $memory\instruction_memory$rdmux[0][10][68]$a$12606 [12] 12'001111010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][331]$16466:
      Old ports: A=16057651, B=345347, Y=$memory\instruction_memory$rdmux[0][10][165]$b$12898
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][165]$b$12898 [14] $memory\instruction_memory$rdmux[0][10][165]$b$12898 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][165]$b$12898 [31:15] $memory\instruction_memory$rdmux[0][10][165]$b$12898 [13:5] $memory\instruction_memory$rdmux[0][10][165]$b$12898 [3:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][165]$b$12898 [4] $memory\instruction_memory$rdmux[0][10][165]$b$12898 [4] $memory\instruction_memory$rdmux[0][10][165]$b$12898 [4] $memory\instruction_memory$rdmux[0][10][165]$b$12898 [4] 13'0101000010100 $memory\instruction_memory$rdmux[0][10][165]$b$12898 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][194]$16055:
      Old ports: A=16156595, B=460179, Y=$memory\instruction_memory$rdmux[0][10][97]$a$12693
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][97]$a$12693 [16] $memory\instruction_memory$rdmux[0][10][97]$a$12693 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][97]$a$12693 [31:17] $memory\instruction_memory$rdmux[0][10][97]$a$12693 [15:6] $memory\instruction_memory$rdmux[0][10][97]$a$12693 [4:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][97]$a$12693 [5] $memory\instruction_memory$rdmux[0][10][97]$a$12693 [5] $memory\instruction_memory$rdmux[0][10][97]$a$12693 [5] $memory\instruction_memory$rdmux[0][10][97]$a$12693 [5] 3'011 $memory\instruction_memory$rdmux[0][10][97]$a$12693 [5] 5'00001 $memory\instruction_memory$rdmux[0][10][97]$a$12693 [5] 8'11010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][4]$15485:
      Old ports: A=32'11111100110001000010011110000011, B=501635, Y=$memory\instruction_memory$rdmux[0][10][2]$a$12408
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][2]$a$12408 [22] $memory\instruction_memory$rdmux[0][10][2]$a$12408 [15] }
      New connections: { $memory\instruction_memory$rdmux[0][10][2]$a$12408 [31:23] $memory\instruction_memory$rdmux[0][10][2]$a$12408 [21:16] $memory\instruction_memory$rdmux[0][10][2]$a$12408 [14:0] } = { $memory\instruction_memory$rdmux[0][10][2]$a$12408 [22] $memory\instruction_memory$rdmux[0][10][2]$a$12408 [22] $memory\instruction_memory$rdmux[0][10][2]$a$12408 [22] $memory\instruction_memory$rdmux[0][10][2]$a$12408 [22] $memory\instruction_memory$rdmux[0][10][2]$a$12408 [22] $memory\instruction_memory$rdmux[0][10][2]$a$12408 [22] 2'00 $memory\instruction_memory$rdmux[0][10][2]$a$12408 [22] 4'0001 $memory\instruction_memory$rdmux[0][10][2]$a$12408 [15] $memory\instruction_memory$rdmux[0][10][2]$a$12408 [15] 15'010011110000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][342]$16499:
      Old ports: A=6071, B=493459, Y=$memory\instruction_memory$rdmux[0][10][171]$a$12915
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][171]$a$12915 [15] $memory\instruction_memory$rdmux[0][10][171]$a$12915 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][171]$a$12915 [31:16] $memory\instruction_memory$rdmux[0][10][171]$a$12915 [14:3] $memory\instruction_memory$rdmux[0][10][171]$a$12915 [1:0] } = { 13'0000000000000 $memory\instruction_memory$rdmux[0][10][171]$a$12915 [15] $memory\instruction_memory$rdmux[0][10][171]$a$12915 [15] $memory\instruction_memory$rdmux[0][10][171]$a$12915 [15] 2'00 $memory\instruction_memory$rdmux[0][10][171]$a$12915 [2] 6'011110 $memory\instruction_memory$rdmux[0][10][171]$a$12915 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][128]$15857:
      Old ports: A=2594707, B=32'11111100110001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][64]$a$12594
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][64]$a$12594 [13] $memory\instruction_memory$rdmux[0][10][64]$a$12594 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][64]$a$12594 [31:14] $memory\instruction_memory$rdmux[0][10][64]$a$12594 [12:5] $memory\instruction_memory$rdmux[0][10][64]$a$12594 [3:0] } = { $memory\instruction_memory$rdmux[0][10][64]$a$12594 [13] $memory\instruction_memory$rdmux[0][10][64]$a$12594 [13] $memory\instruction_memory$rdmux[0][10][64]$a$12594 [13] $memory\instruction_memory$rdmux[0][10][64]$a$12594 [13] $memory\instruction_memory$rdmux[0][10][64]$a$12594 [13] $memory\instruction_memory$rdmux[0][10][64]$a$12594 [13] 2'00 $memory\instruction_memory$rdmux[0][10][64]$a$12594 [13] $memory\instruction_memory$rdmux[0][10][64]$a$12594 [13] $memory\instruction_memory$rdmux[0][10][64]$a$12594 [4] 3'001 $memory\instruction_memory$rdmux[0][10][64]$a$12594 [4] $memory\instruction_memory$rdmux[0][10][64]$a$12594 [4] $memory\instruction_memory$rdmux[0][10][64]$a$12594 [4] 1'0 $memory\instruction_memory$rdmux[0][10][64]$a$12594 [4] 4'0111 $memory\instruction_memory$rdmux[0][10][64]$a$12594 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][84]$15725:
      Old ports: A=32'11111110110001000010011110000011, B=1542035, Y=$memory\instruction_memory$rdmux[0][10][42]$a$12528
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][42]$a$12528 [13] $memory\instruction_memory$rdmux[0][10][42]$a$12528 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][42]$a$12528 [31:14] $memory\instruction_memory$rdmux[0][10][42]$a$12528 [12:5] $memory\instruction_memory$rdmux[0][10][42]$a$12528 [3:0] } = { $memory\instruction_memory$rdmux[0][10][42]$a$12528 [13] $memory\instruction_memory$rdmux[0][10][42]$a$12528 [13] $memory\instruction_memory$rdmux[0][10][42]$a$12528 [13] $memory\instruction_memory$rdmux[0][10][42]$a$12528 [13] $memory\instruction_memory$rdmux[0][10][42]$a$12528 [13] $memory\instruction_memory$rdmux[0][10][42]$a$12528 [13] $memory\instruction_memory$rdmux[0][10][42]$a$12528 [13] 1'0 $memory\instruction_memory$rdmux[0][10][42]$a$12528 [13] $memory\instruction_memory$rdmux[0][10][42]$a$12528 [13] 1'0 $memory\instruction_memory$rdmux[0][10][42]$a$12528 [4] 2'01 $memory\instruction_memory$rdmux[0][10][42]$a$12528 [4] $memory\instruction_memory$rdmux[0][10][42]$a$12528 [4] $memory\instruction_memory$rdmux[0][10][42]$a$12528 [4] 13'0001111000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][211]$16106:
      Old ports: A=494928111, B=329619, Y=$memory\instruction_memory$rdmux[0][10][105]$b$12718
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][105]$b$12718 [4] $memory\instruction_memory$rdmux[0][10][105]$b$12718 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][105]$b$12718 [31:5] $memory\instruction_memory$rdmux[0][10][105]$b$12718 [3] $memory\instruction_memory$rdmux[0][10][105]$b$12718 [1:0] } = { 3'000 $memory\instruction_memory$rdmux[0][10][105]$b$12718 [2] $memory\instruction_memory$rdmux[0][10][105]$b$12718 [2] $memory\instruction_memory$rdmux[0][10][105]$b$12718 [2] 1'0 $memory\instruction_memory$rdmux[0][10][105]$b$12718 [2] $memory\instruction_memory$rdmux[0][10][105]$b$12718 [2] 4'0000 $memory\instruction_memory$rdmux[0][10][105]$b$12718 [4] 1'0 $memory\instruction_memory$rdmux[0][10][105]$b$12718 [4] 5'00000 $memory\instruction_memory$rdmux[0][10][105]$b$12718 [4] $memory\instruction_memory$rdmux[0][10][105]$b$12718 [4] $memory\instruction_memory$rdmux[0][10][105]$b$12718 [4] 1'1 $memory\instruction_memory$rdmux[0][10][105]$b$12718 [2] $memory\instruction_memory$rdmux[0][10][105]$b$12718 [2] $memory\instruction_memory$rdmux[0][10][105]$b$12718 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][225]$16148:
      Old ports: A=329619, B=492819, Y=$memory\instruction_memory$rdmux[0][10][112]$b$12739
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][112]$b$12739 [15] $memory\instruction_memory$rdmux[0][10][112]$b$12739 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][112]$b$12739 [31:16] $memory\instruction_memory$rdmux[0][10][112]$b$12739 [14:8] $memory\instruction_memory$rdmux[0][10][112]$b$12739 [6:0] } = { 14'00000000000001 $memory\instruction_memory$rdmux[0][10][112]$b$12739 [15] 6'100001 $memory\instruction_memory$rdmux[0][10][112]$b$12739 [7] 8'10010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][234]$16175:
      Old ports: A=32'11111110000001000010000000100011, B=16777327, Y=$memory\instruction_memory$rdmux[0][10][117]$a$12753
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][117]$a$12753 [13] $memory\instruction_memory$rdmux[0][10][117]$a$12753 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][117]$a$12753 [31:14] $memory\instruction_memory$rdmux[0][10][117]$a$12753 [12:3] $memory\instruction_memory$rdmux[0][10][117]$a$12753 [1:0] } = { $memory\instruction_memory$rdmux[0][10][117]$a$12753 [13] $memory\instruction_memory$rdmux[0][10][117]$a$12753 [13] $memory\instruction_memory$rdmux[0][10][117]$a$12753 [13] $memory\instruction_memory$rdmux[0][10][117]$a$12753 [13] $memory\instruction_memory$rdmux[0][10][117]$a$12753 [13] $memory\instruction_memory$rdmux[0][10][117]$a$12753 [13] $memory\instruction_memory$rdmux[0][10][117]$a$12753 [13] $memory\instruction_memory$rdmux[0][10][117]$a$12753 [2] 5'00000 $memory\instruction_memory$rdmux[0][10][117]$a$12753 [13] 10'0000000000 $memory\instruction_memory$rdmux[0][10][117]$a$12753 [2] 2'10 $memory\instruction_memory$rdmux[0][10][117]$a$12753 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][249]$16220:
      Old ports: A=12056499, B=267810323, Y=$memory\instruction_memory$rdmux[0][10][124]$b$12775
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][124]$b$12775 [22] $memory\instruction_memory$rdmux[0][10][124]$b$12775 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][124]$b$12775 [31:23] $memory\instruction_memory$rdmux[0][10][124]$b$12775 [21:6] $memory\instruction_memory$rdmux[0][10][124]$b$12775 [4:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][10][124]$b$12775 [22] $memory\instruction_memory$rdmux[0][10][124]$b$12775 [22] $memory\instruction_memory$rdmux[0][10][124]$b$12775 [22] $memory\instruction_memory$rdmux[0][10][124]$b$12775 [22] 6'111011 $memory\instruction_memory$rdmux[0][10][124]$b$12775 [5] $memory\instruction_memory$rdmux[0][10][124]$b$12775 [5] 6'111011 $memory\instruction_memory$rdmux[0][10][124]$b$12775 [5] $memory\instruction_memory$rdmux[0][10][124]$b$12775 [5] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][264]$16265:
      Old ports: A=1299, B=32'11111010111110001111011011100011, Y=$memory\instruction_memory$rdmux[0][10][132]$a$12798
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][132]$a$12798 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][132]$a$12798 [31:6] $memory\instruction_memory$rdmux[0][10][132]$a$12798 [3:0] } = { $memory\instruction_memory$rdmux[0][10][132]$a$12798 [5] $memory\instruction_memory$rdmux[0][10][132]$a$12798 [5] $memory\instruction_memory$rdmux[0][10][132]$a$12798 [5] $memory\instruction_memory$rdmux[0][10][132]$a$12798 [5] $memory\instruction_memory$rdmux[0][10][132]$a$12798 [5] 1'0 $memory\instruction_memory$rdmux[0][10][132]$a$12798 [5] 1'0 $memory\instruction_memory$rdmux[0][10][132]$a$12798 [5] $memory\instruction_memory$rdmux[0][10][132]$a$12798 [5] $memory\instruction_memory$rdmux[0][10][132]$a$12798 [5] $memory\instruction_memory$rdmux[0][10][132]$a$12798 [5] $memory\instruction_memory$rdmux[0][10][132]$a$12798 [5] 3'000 $memory\instruction_memory$rdmux[0][10][132]$a$12798 [5] $memory\instruction_memory$rdmux[0][10][132]$a$12798 [5] $memory\instruction_memory$rdmux[0][10][132]$a$12798 [5] $memory\instruction_memory$rdmux[0][10][132]$a$12798 [5] 2'01 $memory\instruction_memory$rdmux[0][10][132]$a$12798 [5:4] $memory\instruction_memory$rdmux[0][10][132]$a$12798 [5] $memory\instruction_memory$rdmux[0][10][132]$a$12798 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][276]$16301:
      Old ports: A=10978611, B=32871, Y=$memory\instruction_memory$rdmux[0][10][138]$a$12816
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][138]$a$12816 [4] $memory\instruction_memory$rdmux[0][10][138]$a$12816 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][138]$a$12816 [31:5] $memory\instruction_memory$rdmux[0][10][138]$a$12816 [3] $memory\instruction_memory$rdmux[0][10][138]$a$12816 [1:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][138]$a$12816 [4] 1'0 $memory\instruction_memory$rdmux[0][10][138]$a$12816 [4] 2'00 $memory\instruction_memory$rdmux[0][10][138]$a$12816 [4] $memory\instruction_memory$rdmux[0][10][138]$a$12816 [4] $memory\instruction_memory$rdmux[0][10][138]$a$12816 [4] 5'10000 $memory\instruction_memory$rdmux[0][10][138]$a$12816 [4] 1'0 $memory\instruction_memory$rdmux[0][10][138]$a$12816 [4] 1'0 $memory\instruction_memory$rdmux[0][10][138]$a$12816 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][287]$16334:
      Old ports: A=328723, B=32855187, Y=$memory\instruction_memory$rdmux[0][10][143]$b$12832
      New ports: A=1'0, B=1'1, Y=$memory\instruction_memory$rdmux[0][10][143]$b$12832 [7]
      New connections: { $memory\instruction_memory$rdmux[0][10][143]$b$12832 [31:8] $memory\instruction_memory$rdmux[0][10][143]$b$12832 [6:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][10][143]$b$12832 [7] $memory\instruction_memory$rdmux[0][10][143]$b$12832 [7] $memory\instruction_memory$rdmux[0][10][143]$b$12832 [7] $memory\instruction_memory$rdmux[0][10][143]$b$12832 [7] $memory\instruction_memory$rdmux[0][10][143]$b$12832 [7] 5'01010 $memory\instruction_memory$rdmux[0][10][143]$b$12832 [7] 1'0 $memory\instruction_memory$rdmux[0][10][143]$b$12832 [7] 11'01000010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][149]$15920:
      Old ports: A=133171091, B=32'11111010111001111101010011100011, Y=$memory\instruction_memory$rdmux[0][10][74]$b$12625
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][74]$b$12625 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][74]$b$12625 [31:6] $memory\instruction_memory$rdmux[0][10][74]$b$12625 [3:0] } = { $memory\instruction_memory$rdmux[0][10][74]$b$12625 [5] $memory\instruction_memory$rdmux[0][10][74]$b$12625 [5] $memory\instruction_memory$rdmux[0][10][74]$b$12625 [5] $memory\instruction_memory$rdmux[0][10][74]$b$12625 [5] $memory\instruction_memory$rdmux[0][10][74]$b$12625 [5:4] 1'1 $memory\instruction_memory$rdmux[0][10][74]$b$12625 [4] 3'111 $memory\instruction_memory$rdmux[0][10][74]$b$12625 [4] 1'0 $memory\instruction_memory$rdmux[0][10][74]$b$12625 [5] $memory\instruction_memory$rdmux[0][10][74]$b$12625 [5] $memory\instruction_memory$rdmux[0][10][74]$b$12625 [5] $memory\instruction_memory$rdmux[0][10][74]$b$12625 [5] $memory\instruction_memory$rdmux[0][10][74]$b$12625 [5] 1'0 $memory\instruction_memory$rdmux[0][10][74]$b$12625 [5] 2'01 $memory\instruction_memory$rdmux[0][10][74]$b$12625 [4] $memory\instruction_memory$rdmux[0][10][74]$b$12625 [4] 1'1 $memory\instruction_memory$rdmux[0][10][74]$b$12625 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][312]$16409:
      Old ports: A=15996851, B=1084655283, Y=$memory\instruction_memory$rdmux[0][10][156]$a$12870
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][156]$a$12870 [15] $memory\instruction_memory$rdmux[0][10][156]$a$12870 [8] }
      New connections: { $memory\instruction_memory$rdmux[0][10][156]$a$12870 [31:16] $memory\instruction_memory$rdmux[0][10][156]$a$12870 [14:9] $memory\instruction_memory$rdmux[0][10][156]$a$12870 [7:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][156]$a$12870 [15] 7'0000001 $memory\instruction_memory$rdmux[0][10][156]$a$12870 [8] 1'1 $memory\instruction_memory$rdmux[0][10][156]$a$12870 [8] 2'01 $memory\instruction_memory$rdmux[0][10][156]$a$12870 [15] 3'000 $memory\instruction_memory$rdmux[0][10][156]$a$12870 [8] 11'01110110011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][325]$16448:
      Old ports: A=32'11110010010111111111000001101111, B=8389943, Y=$memory\instruction_memory$rdmux[0][10][162]$b$12889
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][162]$b$12889 [4:3]
      New connections: { $memory\instruction_memory$rdmux[0][10][162]$b$12889 [31:5] $memory\instruction_memory$rdmux[0][10][162]$b$12889 [2:0] } = { $memory\instruction_memory$rdmux[0][10][162]$b$12889 [3] $memory\instruction_memory$rdmux[0][10][162]$b$12889 [3] $memory\instruction_memory$rdmux[0][10][162]$b$12889 [3] $memory\instruction_memory$rdmux[0][10][162]$b$12889 [3] 2'00 $memory\instruction_memory$rdmux[0][10][162]$b$12889 [3] 1'0 $memory\instruction_memory$rdmux[0][10][162]$b$12889 [4:3] 1'0 $memory\instruction_memory$rdmux[0][10][162]$b$12889 [3] $memory\instruction_memory$rdmux[0][10][162]$b$12889 [3] $memory\instruction_memory$rdmux[0][10][162]$b$12889 [3] $memory\instruction_memory$rdmux[0][10][162]$b$12889 [3] $memory\instruction_memory$rdmux[0][10][162]$b$12889 [3] $memory\instruction_memory$rdmux[0][10][162]$b$12889 [3] $memory\instruction_memory$rdmux[0][10][162]$b$12889 [3] $memory\instruction_memory$rdmux[0][10][162]$b$12889 [3] $memory\instruction_memory$rdmux[0][10][162]$b$12889 [3] 1'0 $memory\instruction_memory$rdmux[0][10][162]$b$12889 [4] 1'0 $memory\instruction_memory$rdmux[0][10][162]$b$12889 [4] 1'0 $memory\instruction_memory$rdmux[0][10][162]$b$12889 [3] 4'1111 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][335]$16478:
      Old ports: A=345347, B=25167635, Y=$memory\instruction_memory$rdmux[0][10][167]$b$12904
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][167]$b$12904 [14] $memory\instruction_memory$rdmux[0][10][167]$b$12904 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][167]$b$12904 [31:15] $memory\instruction_memory$rdmux[0][10][167]$b$12904 [13:5] $memory\instruction_memory$rdmux[0][10][167]$b$12904 [3:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][10][167]$b$12904 [4] $memory\instruction_memory$rdmux[0][10][167]$b$12904 [4] 4'0000 $memory\instruction_memory$rdmux[0][10][167]$b$12904 [14] 1'0 $memory\instruction_memory$rdmux[0][10][167]$b$12904 [14] 5'00001 $memory\instruction_memory$rdmux[0][10][167]$b$12904 [4] 8'10000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][152]$15929:
      Old ports: A=32'11111100110001000010011100000011, B=16189363, Y=$memory\instruction_memory$rdmux[0][10][76]$a$12630
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][76]$a$12630 [13] $memory\instruction_memory$rdmux[0][10][76]$a$12630 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][76]$a$12630 [31:14] $memory\instruction_memory$rdmux[0][10][76]$a$12630 [12:5] $memory\instruction_memory$rdmux[0][10][76]$a$12630 [3:0] } = { $memory\instruction_memory$rdmux[0][10][76]$a$12630 [13] $memory\instruction_memory$rdmux[0][10][76]$a$12630 [13] $memory\instruction_memory$rdmux[0][10][76]$a$12630 [13] $memory\instruction_memory$rdmux[0][10][76]$a$12630 [13] $memory\instruction_memory$rdmux[0][10][76]$a$12630 [13] $memory\instruction_memory$rdmux[0][10][76]$a$12630 [13] 4'0011 $memory\instruction_memory$rdmux[0][10][76]$a$12630 [4] $memory\instruction_memory$rdmux[0][10][76]$a$12630 [4] 2'01 $memory\instruction_memory$rdmux[0][10][76]$a$12630 [4] $memory\instruction_memory$rdmux[0][10][76]$a$12630 [4] 7'0000111 $memory\instruction_memory$rdmux[0][10][76]$a$12630 [4] 1'0 $memory\instruction_memory$rdmux[0][10][76]$a$12630 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][154]$15935:
      Old ports: A=32'11111110000001000010011110000011, B=2594707, Y=$memory\instruction_memory$rdmux[0][10][77]$a$12633
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][77]$a$12633 [13] $memory\instruction_memory$rdmux[0][10][77]$a$12633 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][77]$a$12633 [31:14] $memory\instruction_memory$rdmux[0][10][77]$a$12633 [12:5] $memory\instruction_memory$rdmux[0][10][77]$a$12633 [3:0] } = { $memory\instruction_memory$rdmux[0][10][77]$a$12633 [13] $memory\instruction_memory$rdmux[0][10][77]$a$12633 [13] $memory\instruction_memory$rdmux[0][10][77]$a$12633 [13] $memory\instruction_memory$rdmux[0][10][77]$a$12633 [13] $memory\instruction_memory$rdmux[0][10][77]$a$12633 [13] $memory\instruction_memory$rdmux[0][10][77]$a$12633 [13] $memory\instruction_memory$rdmux[0][10][77]$a$12633 [13] 3'000 $memory\instruction_memory$rdmux[0][10][77]$a$12633 [4] 3'001 $memory\instruction_memory$rdmux[0][10][77]$a$12633 [4] $memory\instruction_memory$rdmux[0][10][77]$a$12633 [4] $memory\instruction_memory$rdmux[0][10][77]$a$12633 [4] 1'0 $memory\instruction_memory$rdmux[0][10][77]$a$12633 [4] 11'01111000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][41]$15596:
      Old ports: A=32'11111100110101000010000000100011, B=32'11111110000001000010011000100011, Y=$memory\instruction_memory$rdmux[0][10][20]$b$12463
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][20]$b$12463 [20] $memory\instruction_memory$rdmux[0][10][20]$b$12463 [9] }
      New connections: { $memory\instruction_memory$rdmux[0][10][20]$b$12463 [31:21] $memory\instruction_memory$rdmux[0][10][20]$b$12463 [19:10] $memory\instruction_memory$rdmux[0][10][20]$b$12463 [8:0] } = { 6'111111 $memory\instruction_memory$rdmux[0][10][20]$b$12463 [9] 1'0 $memory\instruction_memory$rdmux[0][10][20]$b$12463 [20] $memory\instruction_memory$rdmux[0][10][20]$b$12463 [20] 10'0010000100 $memory\instruction_memory$rdmux[0][10][20]$b$12463 [9] 9'000100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][89]$15740:
      Old ports: A=1639973103, B=329619, Y=$memory\instruction_memory$rdmux[0][10][44]$b$12535
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][44]$b$12535 [4] $memory\instruction_memory$rdmux[0][10][44]$b$12535 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][44]$b$12535 [31:5] $memory\instruction_memory$rdmux[0][10][44]$b$12535 [3] $memory\instruction_memory$rdmux[0][10][44]$b$12535 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][44]$b$12535 [2] $memory\instruction_memory$rdmux[0][10][44]$b$12535 [2] 4'0000 $memory\instruction_memory$rdmux[0][10][44]$b$12535 [2] $memory\instruction_memory$rdmux[0][10][44]$b$12535 [2] $memory\instruction_memory$rdmux[0][10][44]$b$12535 [2] 3'000 $memory\instruction_memory$rdmux[0][10][44]$b$12535 [4] 1'0 $memory\instruction_memory$rdmux[0][10][44]$b$12535 [4] 5'00000 $memory\instruction_memory$rdmux[0][10][44]$b$12535 [4] $memory\instruction_memory$rdmux[0][10][44]$b$12535 [4] $memory\instruction_memory$rdmux[0][10][44]$b$12535 [4] 1'1 $memory\instruction_memory$rdmux[0][10][44]$b$12535 [2] $memory\instruction_memory$rdmux[0][10][44]$b$12535 [2] $memory\instruction_memory$rdmux[0][10][44]$b$12535 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][15]$15518:
      Old ports: A=32'11111110010001000010011110000011, B=2594707, Y=$memory\instruction_memory$rdmux[0][10][7]$b$12424
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][7]$b$12424 [13] $memory\instruction_memory$rdmux[0][10][7]$b$12424 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][7]$b$12424 [31:14] $memory\instruction_memory$rdmux[0][10][7]$b$12424 [12:5] $memory\instruction_memory$rdmux[0][10][7]$b$12424 [3:0] } = { $memory\instruction_memory$rdmux[0][10][7]$b$12424 [13] $memory\instruction_memory$rdmux[0][10][7]$b$12424 [13] $memory\instruction_memory$rdmux[0][10][7]$b$12424 [13] $memory\instruction_memory$rdmux[0][10][7]$b$12424 [13] $memory\instruction_memory$rdmux[0][10][7]$b$12424 [13] $memory\instruction_memory$rdmux[0][10][7]$b$12424 [13] $memory\instruction_memory$rdmux[0][10][7]$b$12424 [13] 2'00 $memory\instruction_memory$rdmux[0][10][7]$b$12424 [13] $memory\instruction_memory$rdmux[0][10][7]$b$12424 [4] 3'001 $memory\instruction_memory$rdmux[0][10][7]$b$12424 [4] $memory\instruction_memory$rdmux[0][10][7]$b$12424 [4] $memory\instruction_memory$rdmux[0][10][7]$b$12424 [4] 1'0 $memory\instruction_memory$rdmux[0][10][7]$b$12424 [4] 11'01111000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][177]$16004:
      Old ports: A=32'11111100111101000010100000100011, B=32'11111111111111111111011110110111, Y=$memory\instruction_memory$rdmux[0][10][88]$b$12667
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][88]$b$12667 [11] $memory\instruction_memory$rdmux[0][10][88]$b$12667 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][88]$b$12667 [31:12] $memory\instruction_memory$rdmux[0][10][88]$b$12667 [10:3] $memory\instruction_memory$rdmux[0][10][88]$b$12667 [1:0] } = { 6'111111 $memory\instruction_memory$rdmux[0][10][88]$b$12667 [2] $memory\instruction_memory$rdmux[0][10][88]$b$12667 [2] 4'1111 $memory\instruction_memory$rdmux[0][10][88]$b$12667 [2] 1'1 $memory\instruction_memory$rdmux[0][10][88]$b$12667 [2] $memory\instruction_memory$rdmux[0][10][88]$b$12667 [2] $memory\instruction_memory$rdmux[0][10][88]$b$12667 [2] $memory\instruction_memory$rdmux[0][10][88]$b$12667 [2] 1'1 $memory\instruction_memory$rdmux[0][10][88]$b$12667 [2] $memory\instruction_memory$rdmux[0][10][88]$b$12667 [2] $memory\instruction_memory$rdmux[0][10][88]$b$12667 [2] $memory\instruction_memory$rdmux[0][10][88]$b$12667 [2] $memory\instruction_memory$rdmux[0][10][88]$b$12667 [2] 2'01 $memory\instruction_memory$rdmux[0][10][88]$b$12667 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][344]$16505:
      Old ports: A=345347, B=16779027, Y=$memory\instruction_memory$rdmux[0][10][172]$a$12918
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][172]$a$12918 [14] $memory\instruction_memory$rdmux[0][10][172]$a$12918 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][172]$a$12918 [31:15] $memory\instruction_memory$rdmux[0][10][172]$a$12918 [13:5] $memory\instruction_memory$rdmux[0][10][172]$a$12918 [3:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][10][172]$a$12918 [4] 5'00000 $memory\instruction_memory$rdmux[0][10][172]$a$12918 [14] 1'0 $memory\instruction_memory$rdmux[0][10][172]$a$12918 [14] 5'00001 $memory\instruction_memory$rdmux[0][10][172]$a$12918 [4] 8'10000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][14]$15515:
      Old ports: A=32'11111110111101000010011000100011, B=32'11111100110001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][7]$a$12423
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][7]$a$12423 [8] $memory\instruction_memory$rdmux[0][10][7]$a$12423 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][7]$a$12423 [31:9] $memory\instruction_memory$rdmux[0][10][7]$a$12423 [7:6] $memory\instruction_memory$rdmux[0][10][7]$a$12423 [4:0] } = { 6'111111 $memory\instruction_memory$rdmux[0][10][7]$a$12423 [5] 3'011 $memory\instruction_memory$rdmux[0][10][7]$a$12423 [5] $memory\instruction_memory$rdmux[0][10][7]$a$12423 [5] 18'010000100110000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][213]$16112:
      Old ports: A=32'11111100110001000010011100000011, B=2099091, Y=$memory\instruction_memory$rdmux[0][10][106]$b$12721
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][106]$b$12721 [13] $memory\instruction_memory$rdmux[0][10][106]$b$12721 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][106]$b$12721 [31:14] $memory\instruction_memory$rdmux[0][10][106]$b$12721 [12:5] $memory\instruction_memory$rdmux[0][10][106]$b$12721 [3:0] } = { $memory\instruction_memory$rdmux[0][10][106]$b$12721 [13] $memory\instruction_memory$rdmux[0][10][106]$b$12721 [13] $memory\instruction_memory$rdmux[0][10][106]$b$12721 [13] $memory\instruction_memory$rdmux[0][10][106]$b$12721 [13] $memory\instruction_memory$rdmux[0][10][106]$b$12721 [13] $memory\instruction_memory$rdmux[0][10][106]$b$12721 [13] 2'00 $memory\instruction_memory$rdmux[0][10][106]$b$12721 [13] $memory\instruction_memory$rdmux[0][10][106]$b$12721 [13] $memory\instruction_memory$rdmux[0][10][106]$b$12721 [4] 2'00 $memory\instruction_memory$rdmux[0][10][106]$b$12721 [13] 9'000000111 $memory\instruction_memory$rdmux[0][10][106]$b$12721 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][286]$16331:
      Old ports: A=9511459, B=67438179, Y=$memory\instruction_memory$rdmux[0][10][143]$a$12831
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][143]$a$12831 [13] $memory\instruction_memory$rdmux[0][10][143]$a$12831 [6] }
      New connections: { $memory\instruction_memory$rdmux[0][10][143]$a$12831 [31:14] $memory\instruction_memory$rdmux[0][10][143]$a$12831 [12:7] $memory\instruction_memory$rdmux[0][10][143]$a$12831 [5:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][10][143]$a$12831 [6] 2'00 $memory\instruction_memory$rdmux[0][10][143]$a$12831 [13] 2'00 $memory\instruction_memory$rdmux[0][10][143]$a$12831 [13] 1'0 $memory\instruction_memory$rdmux[0][10][143]$a$12831 [6] 6'010000 $memory\instruction_memory$rdmux[0][10][143]$a$12831 [6] 9'100100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][96]$15761:
      Old ports: A=32'11111100110001000010101000100011, B=32'11111100110101000010100000100011, Y=$memory\instruction_memory$rdmux[0][10][48]$a$12546
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][48]$a$12546 [20] $memory\instruction_memory$rdmux[0][10][48]$a$12546 [9] }
      New connections: { $memory\instruction_memory$rdmux[0][10][48]$a$12546 [31:21] $memory\instruction_memory$rdmux[0][10][48]$a$12546 [19:10] $memory\instruction_memory$rdmux[0][10][48]$a$12546 [8:0] } = 30'111111001100100001010000100011
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][135]$15878:
      Old ports: A=1106761491, B=133658387, Y=$memory\instruction_memory$rdmux[0][10][67]$b$12604
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][67]$b$12604 [15] $memory\instruction_memory$rdmux[0][10][67]$b$12604 [13] }
      New connections: { $memory\instruction_memory$rdmux[0][10][67]$b$12604 [31:16] $memory\instruction_memory$rdmux[0][10][67]$b$12604 [14] $memory\instruction_memory$rdmux[0][10][67]$b$12604 [12:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][67]$b$12604 [15] 3'000 $memory\instruction_memory$rdmux[0][10][67]$b$12604 [13] $memory\instruction_memory$rdmux[0][10][67]$b$12604 [13] 23'11111011111011100010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][210]$16103:
      Old ports: A=329619, B=492819, Y=$memory\instruction_memory$rdmux[0][10][105]$a$12717
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][105]$a$12717 [15] $memory\instruction_memory$rdmux[0][10][105]$a$12717 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][105]$a$12717 [31:16] $memory\instruction_memory$rdmux[0][10][105]$a$12717 [14:8] $memory\instruction_memory$rdmux[0][10][105]$a$12717 [6:0] } = { 14'00000000000001 $memory\instruction_memory$rdmux[0][10][105]$a$12717 [15] 6'100001 $memory\instruction_memory$rdmux[0][10][105]$a$12717 [7] 8'10010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][329]$16460:
      Old ports: A=33556243, B=11005539, Y=$memory\instruction_memory$rdmux[0][10][164]$b$12895
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][164]$b$12895 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][164]$b$12895 [31:6] $memory\instruction_memory$rdmux[0][10][164]$b$12895 [3:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][10][164]$b$12895 [4] 1'0 $memory\instruction_memory$rdmux[0][10][164]$b$12895 [5] 1'0 $memory\instruction_memory$rdmux[0][10][164]$b$12895 [5] 2'00 $memory\instruction_memory$rdmux[0][10][164]$b$12895 [5] $memory\instruction_memory$rdmux[0][10][164]$b$12895 [5] $memory\instruction_memory$rdmux[0][10][164]$b$12895 [5] $memory\instruction_memory$rdmux[0][10][164]$b$12895 [5] $memory\instruction_memory$rdmux[0][10][164]$b$12895 [5] $memory\instruction_memory$rdmux[0][10][164]$b$12895 [5] 1'0 $memory\instruction_memory$rdmux[0][10][164]$b$12895 [5] 2'11 $memory\instruction_memory$rdmux[0][10][164]$b$12895 [4] 1'0 $memory\instruction_memory$rdmux[0][10][164]$b$12895 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][159]$15950:
      Old ports: A=19, B=62989315, Y=$memory\instruction_memory$rdmux[0][10][79]$b$12640
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][79]$b$12640 [10] $memory\instruction_memory$rdmux[0][10][79]$b$12640 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][79]$b$12640 [31:11] $memory\instruction_memory$rdmux[0][10][79]$b$12640 [9:5] $memory\instruction_memory$rdmux[0][10][79]$b$12640 [3:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][10][79]$b$12640 [10] $memory\instruction_memory$rdmux[0][10][79]$b$12640 [10] $memory\instruction_memory$rdmux[0][10][79]$b$12640 [10] $memory\instruction_memory$rdmux[0][10][79]$b$12640 [10] 5'00000 $memory\instruction_memory$rdmux[0][10][79]$b$12640 [10] 2'00 $memory\instruction_memory$rdmux[0][10][79]$b$12640 [10] 11'00000000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][64]$15665:
      Old ports: A=329619, B=514147, Y=$memory\instruction_memory$rdmux[0][10][32]$a$12498
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][32]$a$12498 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][32]$a$12498 [31:6] $memory\instruction_memory$rdmux[0][10][32]$a$12498 [3:0] } = { 14'00000000000001 $memory\instruction_memory$rdmux[0][10][32]$a$12498 [5] 1'1 $memory\instruction_memory$rdmux[0][10][32]$a$12498 [5] $memory\instruction_memory$rdmux[0][10][32]$a$12498 [5] 1'0 $memory\instruction_memory$rdmux[0][10][32]$a$12498 [5] $memory\instruction_memory$rdmux[0][10][32]$a$12498 [5:4] $memory\instruction_memory$rdmux[0][10][32]$a$12498 [4] $memory\instruction_memory$rdmux[0][10][32]$a$12498 [4] $memory\instruction_memory$rdmux[0][10][32]$a$12498 [4] $memory\instruction_memory$rdmux[0][10][32]$a$12498 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][3]$15482:
      Old ports: A=67175443, B=32'11111100101001000010011000100011, Y=$memory\instruction_memory$rdmux[0][10][1]$b$12406
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][1]$b$12406 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][1]$b$12406 [31:6] $memory\instruction_memory$rdmux[0][10][1]$b$12406 [3:0] } = { $memory\instruction_memory$rdmux[0][10][1]$b$12406 [5] $memory\instruction_memory$rdmux[0][10][1]$b$12406 [5] $memory\instruction_memory$rdmux[0][10][1]$b$12406 [5] $memory\instruction_memory$rdmux[0][10][1]$b$12406 [5] $memory\instruction_memory$rdmux[0][10][1]$b$12406 [5] 3'100 $memory\instruction_memory$rdmux[0][10][1]$b$12406 [5] 1'0 $memory\instruction_memory$rdmux[0][10][1]$b$12406 [5] 2'00 $memory\instruction_memory$rdmux[0][10][1]$b$12406 [5] 1'0 $memory\instruction_memory$rdmux[0][10][1]$b$12406 [4] 2'00 $memory\instruction_memory$rdmux[0][10][1]$b$12406 [5] 3'001 $memory\instruction_memory$rdmux[0][10][1]$b$12406 [5] 7'0000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][261]$16256:
      Old ports: A=398435, B=32'11111110000001111000000011100011, Y=$memory\instruction_memory$rdmux[0][10][130]$b$12793
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][130]$b$12793 [10] $memory\instruction_memory$rdmux[0][10][130]$b$12793 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][130]$b$12793 [31:11] $memory\instruction_memory$rdmux[0][10][130]$b$12793 [9:8] $memory\instruction_memory$rdmux[0][10][130]$b$12793 [6:0] } = { $memory\instruction_memory$rdmux[0][10][130]$b$12793 [7] $memory\instruction_memory$rdmux[0][10][130]$b$12793 [7] $memory\instruction_memory$rdmux[0][10][130]$b$12793 [7] $memory\instruction_memory$rdmux[0][10][130]$b$12793 [7] $memory\instruction_memory$rdmux[0][10][130]$b$12793 [7] $memory\instruction_memory$rdmux[0][10][130]$b$12793 [7] $memory\instruction_memory$rdmux[0][10][130]$b$12793 [7] 8'00000011 $memory\instruction_memory$rdmux[0][10][130]$b$12793 [7] $memory\instruction_memory$rdmux[0][10][130]$b$12793 [7] 2'00 $memory\instruction_memory$rdmux[0][10][130]$b$12793 [10] 10'0001100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][68]$15677:
      Old ports: A=58795011, B=67174675, Y=$memory\instruction_memory$rdmux[0][10][34]$a$12504
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][34]$a$12504 [10] $memory\instruction_memory$rdmux[0][10][34]$a$12504 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][34]$a$12504 [31:11] $memory\instruction_memory$rdmux[0][10][34]$a$12504 [9:5] $memory\instruction_memory$rdmux[0][10][34]$a$12504 [3:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][10][34]$a$12504 [4] $memory\instruction_memory$rdmux[0][10][34]$a$12504 [10] $memory\instruction_memory$rdmux[0][10][34]$a$12504 [10] $memory\instruction_memory$rdmux[0][10][34]$a$12504 [10] 9'000000100 $memory\instruction_memory$rdmux[0][10][34]$a$12504 [10] 3'000 $memory\instruction_memory$rdmux[0][10][34]$a$12504 [4] 7'0000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][6]$15491:
      Old ports: A=501635, B=32'11111110111101000010010000100011, Y=$memory\instruction_memory$rdmux[0][10][3]$a$12411
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][3]$a$12411 [7] $memory\instruction_memory$rdmux[0][10][3]$a$12411 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][3]$a$12411 [31:8] $memory\instruction_memory$rdmux[0][10][3]$a$12411 [6] $memory\instruction_memory$rdmux[0][10][3]$a$12411 [4:0] } = { $memory\instruction_memory$rdmux[0][10][3]$a$12411 [5] $memory\instruction_memory$rdmux[0][10][3]$a$12411 [5] $memory\instruction_memory$rdmux[0][10][3]$a$12411 [5] $memory\instruction_memory$rdmux[0][10][3]$a$12411 [5] $memory\instruction_memory$rdmux[0][10][3]$a$12411 [5] $memory\instruction_memory$rdmux[0][10][3]$a$12411 [5] $memory\instruction_memory$rdmux[0][10][3]$a$12411 [5] 1'0 $memory\instruction_memory$rdmux[0][10][3]$a$12411 [5] $memory\instruction_memory$rdmux[0][10][3]$a$12411 [5] $memory\instruction_memory$rdmux[0][10][3]$a$12411 [5] $memory\instruction_memory$rdmux[0][10][3]$a$12411 [5] 2'01 $memory\instruction_memory$rdmux[0][10][3]$a$12411 [7] $memory\instruction_memory$rdmux[0][10][3]$a$12411 [7] $memory\instruction_memory$rdmux[0][10][3]$a$12411 [7] 5'01001 $memory\instruction_memory$rdmux[0][10][3]$a$12411 [7] $memory\instruction_memory$rdmux[0][10][3]$a$12411 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][266]$16271:
      Old ports: A=32'11111100000001011000001011100011, B=1049875, Y=$memory\instruction_memory$rdmux[0][10][133]$a$12801
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][133]$a$12801 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][133]$a$12801 [31:6] $memory\instruction_memory$rdmux[0][10][133]$a$12801 [3:0] } = { $memory\instruction_memory$rdmux[0][10][133]$a$12801 [5] $memory\instruction_memory$rdmux[0][10][133]$a$12801 [5] $memory\instruction_memory$rdmux[0][10][133]$a$12801 [5] $memory\instruction_memory$rdmux[0][10][133]$a$12801 [5] $memory\instruction_memory$rdmux[0][10][133]$a$12801 [5] $memory\instruction_memory$rdmux[0][10][133]$a$12801 [5] 5'00000 $memory\instruction_memory$rdmux[0][10][133]$a$12801 [4] 1'0 $memory\instruction_memory$rdmux[0][10][133]$a$12801 [5] 1'0 $memory\instruction_memory$rdmux[0][10][133]$a$12801 [5] $memory\instruction_memory$rdmux[0][10][133]$a$12801 [5] 4'0000 $memory\instruction_memory$rdmux[0][10][133]$a$12801 [4] $memory\instruction_memory$rdmux[0][10][133]$a$12801 [5:4] $memory\instruction_memory$rdmux[0][10][133]$a$12801 [5] $memory\instruction_memory$rdmux[0][10][133]$a$12801 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][322]$16439:
      Old ports: A=166725523, B=13039283, Y=$memory\instruction_memory$rdmux[0][10][161]$a$12885
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][161]$a$12885 [8] $memory\instruction_memory$rdmux[0][10][161]$a$12885 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][161]$a$12885 [31:9] $memory\instruction_memory$rdmux[0][10][161]$a$12885 [7:6] $memory\instruction_memory$rdmux[0][10][161]$a$12885 [4:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][10][161]$a$12885 [8] 2'00 $memory\instruction_memory$rdmux[0][10][161]$a$12885 [8] 2'11 $memory\instruction_memory$rdmux[0][10][161]$a$12885 [8] $memory\instruction_memory$rdmux[0][10][161]$a$12885 [8] 1'0 $memory\instruction_memory$rdmux[0][10][161]$a$12885 [5] $memory\instruction_memory$rdmux[0][10][161]$a$12885 [5] 1'0 $memory\instruction_memory$rdmux[0][10][161]$a$12885 [5] $memory\instruction_memory$rdmux[0][10][161]$a$12885 [5] $memory\instruction_memory$rdmux[0][10][161]$a$12885 [5] $memory\instruction_memory$rdmux[0][10][161]$a$12885 [5] 10'0111010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][2]$15479:
      Old ports: A=32'11111100000000010000000100010011, B=42020387, Y=$memory\instruction_memory$rdmux[0][10][1]$a$12405
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][1]$a$12405 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][1]$a$12405 [31:6] $memory\instruction_memory$rdmux[0][10][1]$a$12405 [3:0] } = { $memory\instruction_memory$rdmux[0][10][1]$a$12405 [4] $memory\instruction_memory$rdmux[0][10][1]$a$12405 [4] $memory\instruction_memory$rdmux[0][10][1]$a$12405 [4] $memory\instruction_memory$rdmux[0][10][1]$a$12405 [4] $memory\instruction_memory$rdmux[0][10][1]$a$12405 [4] $memory\instruction_memory$rdmux[0][10][1]$a$12405 [4] $memory\instruction_memory$rdmux[0][10][1]$a$12405 [5] 1'0 $memory\instruction_memory$rdmux[0][10][1]$a$12405 [5] 9'000000100 $memory\instruction_memory$rdmux[0][10][1]$a$12405 [5] 1'0 $memory\instruction_memory$rdmux[0][10][1]$a$12405 [5] $memory\instruction_memory$rdmux[0][10][1]$a$12405 [5] $memory\instruction_memory$rdmux[0][10][1]$a$12405 [5:4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][293]$16352:
      Old ports: A=32'11111111100001010000010100010011, B=8390455, Y=$memory\instruction_memory$rdmux[0][10][146]$b$12841
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][146]$b$12841 [16] $memory\instruction_memory$rdmux[0][10][146]$b$12841 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][146]$b$12841 [31:17] $memory\instruction_memory$rdmux[0][10][146]$b$12841 [15:3] $memory\instruction_memory$rdmux[0][10][146]$b$12841 [1:0] } = { $memory\instruction_memory$rdmux[0][10][146]$b$12841 [16] $memory\instruction_memory$rdmux[0][10][146]$b$12841 [16] $memory\instruction_memory$rdmux[0][10][146]$b$12841 [16] $memory\instruction_memory$rdmux[0][10][146]$b$12841 [16] $memory\instruction_memory$rdmux[0][10][146]$b$12841 [16] $memory\instruction_memory$rdmux[0][10][146]$b$12841 [16] $memory\instruction_memory$rdmux[0][10][146]$b$12841 [16] $memory\instruction_memory$rdmux[0][10][146]$b$12841 [16] 5'10000 $memory\instruction_memory$rdmux[0][10][146]$b$12841 [16] 7'0000001 $memory\instruction_memory$rdmux[0][10][146]$b$12841 [2] 3'100 $memory\instruction_memory$rdmux[0][10][146]$b$12841 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][321]$16436:
      Old ports: A=5674899, B=514147, Y=$memory\instruction_memory$rdmux[0][10][160]$b$12883
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][160]$b$12883 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][160]$b$12883 [31:6] $memory\instruction_memory$rdmux[0][10][160]$b$12883 [3:0] } = { 9'000000000 $memory\instruction_memory$rdmux[0][10][160]$b$12883 [4] 1'0 $memory\instruction_memory$rdmux[0][10][160]$b$12883 [4] 3'011 $memory\instruction_memory$rdmux[0][10][160]$b$12883 [5] 1'1 $memory\instruction_memory$rdmux[0][10][160]$b$12883 [5] 2'01 $memory\instruction_memory$rdmux[0][10][160]$b$12883 [5:4] $memory\instruction_memory$rdmux[0][10][160]$b$12883 [4] $memory\instruction_memory$rdmux[0][10][160]$b$12883 [4] $memory\instruction_memory$rdmux[0][10][160]$b$12883 [4] $memory\instruction_memory$rdmux[0][10][160]$b$12883 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][134]$15875:
      Old ports: A=32'11111100111001111101011011100011, B=32'11111110110001000010011110000011, Y=$memory\instruction_memory$rdmux[0][10][67]$a$12603
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][67]$a$12603 [8] $memory\instruction_memory$rdmux[0][10][67]$a$12603 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][67]$a$12603 [31:9] $memory\instruction_memory$rdmux[0][10][67]$a$12603 [7:6] $memory\instruction_memory$rdmux[0][10][67]$a$12603 [4:0] } = { 6'111111 $memory\instruction_memory$rdmux[0][10][67]$a$12603 [8] 3'011 $memory\instruction_memory$rdmux[0][10][67]$a$12603 [5] 3'001 $memory\instruction_memory$rdmux[0][10][67]$a$12603 [5] $memory\instruction_memory$rdmux[0][10][67]$a$12603 [5] $memory\instruction_memory$rdmux[0][10][67]$a$12603 [5] $memory\instruction_memory$rdmux[0][10][67]$a$12603 [5] $memory\instruction_memory$rdmux[0][10][67]$a$12603 [8] $memory\instruction_memory$rdmux[0][10][67]$a$12603 [5] 4'0111 $memory\instruction_memory$rdmux[0][10][67]$a$12603 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][60]$15653:
      Old ports: A=2099091, B=32'11111010111001111101100011100011, Y=$memory\instruction_memory$rdmux[0][10][30]$a$12492
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][30]$a$12492 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][30]$a$12492 [31:6] $memory\instruction_memory$rdmux[0][10][30]$a$12492 [3:0] } = { $memory\instruction_memory$rdmux[0][10][30]$a$12492 [5] $memory\instruction_memory$rdmux[0][10][30]$a$12492 [5] $memory\instruction_memory$rdmux[0][10][30]$a$12492 [5] $memory\instruction_memory$rdmux[0][10][30]$a$12492 [5] $memory\instruction_memory$rdmux[0][10][30]$a$12492 [5] 1'0 $memory\instruction_memory$rdmux[0][10][30]$a$12492 [5] 1'0 $memory\instruction_memory$rdmux[0][10][30]$a$12492 [5] $memory\instruction_memory$rdmux[0][10][30]$a$12492 [5] 3'100 $memory\instruction_memory$rdmux[0][10][30]$a$12492 [5] $memory\instruction_memory$rdmux[0][10][30]$a$12492 [5] $memory\instruction_memory$rdmux[0][10][30]$a$12492 [5] $memory\instruction_memory$rdmux[0][10][30]$a$12492 [5] $memory\instruction_memory$rdmux[0][10][30]$a$12492 [5] 1'0 $memory\instruction_memory$rdmux[0][10][30]$a$12492 [5] $memory\instruction_memory$rdmux[0][10][30]$a$12492 [5:4] $memory\instruction_memory$rdmux[0][10][30]$a$12492 [4] $memory\instruction_memory$rdmux[0][10][30]$a$12492 [4] 1'1 $memory\instruction_memory$rdmux[0][10][30]$a$12492 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][85]$15728:
      Old ports: A=32'11111110111101000010011000100011, B=32'11111110100001000010011110000011, Y=$memory\instruction_memory$rdmux[0][10][42]$b$12529
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][42]$b$12529 [7] $memory\instruction_memory$rdmux[0][10][42]$b$12529 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][42]$b$12529 [31:8] $memory\instruction_memory$rdmux[0][10][42]$b$12529 [6] $memory\instruction_memory$rdmux[0][10][42]$b$12529 [4:0] } = { 9'111111101 $memory\instruction_memory$rdmux[0][10][42]$b$12529 [5] $memory\instruction_memory$rdmux[0][10][42]$b$12529 [5] $memory\instruction_memory$rdmux[0][10][42]$b$12529 [5] 11'01000010011 $memory\instruction_memory$rdmux[0][10][42]$b$12529 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][90]$15743:
      Old ports: A=492819, B=46211203, Y=$memory\instruction_memory$rdmux[0][10][45]$a$12537
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][45]$a$12537 [7] $memory\instruction_memory$rdmux[0][10][45]$a$12537 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][45]$a$12537 [31:8] $memory\instruction_memory$rdmux[0][10][45]$a$12537 [6:5] $memory\instruction_memory$rdmux[0][10][45]$a$12537 [3:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][10][45]$a$12537 [7] 1'0 $memory\instruction_memory$rdmux[0][10][45]$a$12537 [7] $memory\instruction_memory$rdmux[0][10][45]$a$12537 [7] 3'000 $memory\instruction_memory$rdmux[0][10][45]$a$12537 [4] $memory\instruction_memory$rdmux[0][10][45]$a$12537 [4] 1'1 $memory\instruction_memory$rdmux[0][10][45]$a$12537 [4] 1'0 $memory\instruction_memory$rdmux[0][10][45]$a$12537 [7] 2'00 $memory\instruction_memory$rdmux[0][10][45]$a$12537 [4] 1'0 $memory\instruction_memory$rdmux[0][10][45]$a$12537 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][206]$16091:
      Old ports: A=1050515, B=49748579, Y=$memory\instruction_memory$rdmux[0][10][103]$a$12711
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][103]$a$12711 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][103]$a$12711 [31:6] $memory\instruction_memory$rdmux[0][10][103]$a$12711 [3:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][10][103]$a$12711 [5] 1'0 $memory\instruction_memory$rdmux[0][10][103]$a$12711 [5] $memory\instruction_memory$rdmux[0][10][103]$a$12711 [5] $memory\instruction_memory$rdmux[0][10][103]$a$12711 [5] 2'10 $memory\instruction_memory$rdmux[0][10][103]$a$12711 [5] $memory\instruction_memory$rdmux[0][10][103]$a$12711 [5] $memory\instruction_memory$rdmux[0][10][103]$a$12711 [5] 3'000 $memory\instruction_memory$rdmux[0][10][103]$a$12711 [5] $memory\instruction_memory$rdmux[0][10][103]$a$12711 [5:4] 1'1 $memory\instruction_memory$rdmux[0][10][103]$a$12711 [4] $memory\instruction_memory$rdmux[0][10][103]$a$12711 [4] $memory\instruction_memory$rdmux[0][10][103]$a$12711 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][269]$16280:
      Old ports: A=1683, B=32'11111100110111111111000001101111, Y=$memory\instruction_memory$rdmux[0][10][134]$b$12805
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][134]$b$12805 [4] $memory\instruction_memory$rdmux[0][10][134]$b$12805 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][134]$b$12805 [31:5] $memory\instruction_memory$rdmux[0][10][134]$b$12805 [3] $memory\instruction_memory$rdmux[0][10][134]$b$12805 [1:0] } = { $memory\instruction_memory$rdmux[0][10][134]$b$12805 [2] $memory\instruction_memory$rdmux[0][10][134]$b$12805 [2] $memory\instruction_memory$rdmux[0][10][134]$b$12805 [2] $memory\instruction_memory$rdmux[0][10][134]$b$12805 [2] $memory\instruction_memory$rdmux[0][10][134]$b$12805 [2] $memory\instruction_memory$rdmux[0][10][134]$b$12805 [2] 2'00 $memory\instruction_memory$rdmux[0][10][134]$b$12805 [2] $memory\instruction_memory$rdmux[0][10][134]$b$12805 [2] 1'0 $memory\instruction_memory$rdmux[0][10][134]$b$12805 [2] $memory\instruction_memory$rdmux[0][10][134]$b$12805 [2] $memory\instruction_memory$rdmux[0][10][134]$b$12805 [2] $memory\instruction_memory$rdmux[0][10][134]$b$12805 [2] $memory\instruction_memory$rdmux[0][10][134]$b$12805 [2] $memory\instruction_memory$rdmux[0][10][134]$b$12805 [2] $memory\instruction_memory$rdmux[0][10][134]$b$12805 [2] $memory\instruction_memory$rdmux[0][10][134]$b$12805 [2] $memory\instruction_memory$rdmux[0][10][134]$b$12805 [2] 1'0 $memory\instruction_memory$rdmux[0][10][134]$b$12805 [4] $memory\instruction_memory$rdmux[0][10][134]$b$12805 [4] 1'0 $memory\instruction_memory$rdmux[0][10][134]$b$12805 [4] $memory\instruction_memory$rdmux[0][10][134]$b$12805 [2] $memory\instruction_memory$rdmux[0][10][134]$b$12805 [2] $memory\instruction_memory$rdmux[0][10][134]$b$12805 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][156]$15941:
      Old ports: A=32'11111110000001000010011110000011, B=1542035, Y=$memory\instruction_memory$rdmux[0][10][78]$a$12636
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][78]$a$12636 [13] $memory\instruction_memory$rdmux[0][10][78]$a$12636 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][78]$a$12636 [31:14] $memory\instruction_memory$rdmux[0][10][78]$a$12636 [12:5] $memory\instruction_memory$rdmux[0][10][78]$a$12636 [3:0] } = { $memory\instruction_memory$rdmux[0][10][78]$a$12636 [13] $memory\instruction_memory$rdmux[0][10][78]$a$12636 [13] $memory\instruction_memory$rdmux[0][10][78]$a$12636 [13] $memory\instruction_memory$rdmux[0][10][78]$a$12636 [13] $memory\instruction_memory$rdmux[0][10][78]$a$12636 [13] $memory\instruction_memory$rdmux[0][10][78]$a$12636 [13] $memory\instruction_memory$rdmux[0][10][78]$a$12636 [13] 4'0000 $memory\instruction_memory$rdmux[0][10][78]$a$12636 [4] 2'01 $memory\instruction_memory$rdmux[0][10][78]$a$12636 [4] $memory\instruction_memory$rdmux[0][10][78]$a$12636 [4] $memory\instruction_memory$rdmux[0][10][78]$a$12636 [4] 13'0001111000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][98]$15767:
      Old ports: A=32'11111110110001000010011110000011, B=2594707, Y=$memory\instruction_memory$rdmux[0][10][49]$a$12549
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][49]$a$12549 [13] $memory\instruction_memory$rdmux[0][10][49]$a$12549 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][49]$a$12549 [31:14] $memory\instruction_memory$rdmux[0][10][49]$a$12549 [12:5] $memory\instruction_memory$rdmux[0][10][49]$a$12549 [3:0] } = { $memory\instruction_memory$rdmux[0][10][49]$a$12549 [13] $memory\instruction_memory$rdmux[0][10][49]$a$12549 [13] $memory\instruction_memory$rdmux[0][10][49]$a$12549 [13] $memory\instruction_memory$rdmux[0][10][49]$a$12549 [13] $memory\instruction_memory$rdmux[0][10][49]$a$12549 [13] $memory\instruction_memory$rdmux[0][10][49]$a$12549 [13] $memory\instruction_memory$rdmux[0][10][49]$a$12549 [13] 1'0 $memory\instruction_memory$rdmux[0][10][49]$a$12549 [13] $memory\instruction_memory$rdmux[0][10][49]$a$12549 [13] $memory\instruction_memory$rdmux[0][10][49]$a$12549 [4] 3'001 $memory\instruction_memory$rdmux[0][10][49]$a$12549 [4] $memory\instruction_memory$rdmux[0][10][49]$a$12549 [4] $memory\instruction_memory$rdmux[0][10][49]$a$12549 [4] 1'0 $memory\instruction_memory$rdmux[0][10][49]$a$12549 [4] 11'01111000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][343]$16502:
      Old ports: A=17126675, B=16057651, Y=$memory\instruction_memory$rdmux[0][10][171]$b$12916
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][171]$b$12916 [12] $memory\instruction_memory$rdmux[0][10][171]$b$12916 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][171]$b$12916 [31:13] $memory\instruction_memory$rdmux[0][10][171]$b$12916 [11:6] $memory\instruction_memory$rdmux[0][10][171]$b$12916 [4:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][10][171]$b$12916 [12] $memory\instruction_memory$rdmux[0][10][171]$b$12916 [5] $memory\instruction_memory$rdmux[0][10][171]$b$12916 [5] $memory\instruction_memory$rdmux[0][10][171]$b$12916 [5] $memory\instruction_memory$rdmux[0][10][171]$b$12916 [5] 5'01010 $memory\instruction_memory$rdmux[0][10][171]$b$12916 [12] 12'001010010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][297]$16364:
      Old ports: A=1043, B=8389943, Y=$memory\instruction_memory$rdmux[0][10][148]$b$12847
      New ports: A=1'0, B=1'1, Y=$memory\instruction_memory$rdmux[0][10][148]$b$12847 [2]
      New connections: { $memory\instruction_memory$rdmux[0][10][148]$b$12847 [31:3] $memory\instruction_memory$rdmux[0][10][148]$b$12847 [1:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][148]$b$12847 [2] 14'00000000000010 $memory\instruction_memory$rdmux[0][10][148]$b$12847 [2] 2'00 $memory\instruction_memory$rdmux[0][10][148]$b$12847 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][114]$15815:
      Old ports: A=2594707, B=32'11111101000001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][57]$a$12573
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][57]$a$12573 [13] $memory\instruction_memory$rdmux[0][10][57]$a$12573 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][57]$a$12573 [31:14] $memory\instruction_memory$rdmux[0][10][57]$a$12573 [12:5] $memory\instruction_memory$rdmux[0][10][57]$a$12573 [3:0] } = { $memory\instruction_memory$rdmux[0][10][57]$a$12573 [13] $memory\instruction_memory$rdmux[0][10][57]$a$12573 [13] $memory\instruction_memory$rdmux[0][10][57]$a$12573 [13] $memory\instruction_memory$rdmux[0][10][57]$a$12573 [13] $memory\instruction_memory$rdmux[0][10][57]$a$12573 [13] $memory\instruction_memory$rdmux[0][10][57]$a$12573 [13] 1'0 $memory\instruction_memory$rdmux[0][10][57]$a$12573 [13] 2'00 $memory\instruction_memory$rdmux[0][10][57]$a$12573 [4] 3'001 $memory\instruction_memory$rdmux[0][10][57]$a$12573 [4] $memory\instruction_memory$rdmux[0][10][57]$a$12573 [4] $memory\instruction_memory$rdmux[0][10][57]$a$12573 [4] 1'0 $memory\instruction_memory$rdmux[0][10][57]$a$12573 [4] 4'0111 $memory\instruction_memory$rdmux[0][10][57]$a$12573 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][121]$15836:
      Old ports: A=46211203, B=42017795, Y=$memory\instruction_memory$rdmux[0][10][60]$b$12583
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][60]$b$12583 [10] $memory\instruction_memory$rdmux[0][10][60]$b$12583 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][60]$b$12583 [31:11] $memory\instruction_memory$rdmux[0][10][60]$b$12583 [9:8] $memory\instruction_memory$rdmux[0][10][60]$b$12583 [6:0] } = { 9'000000101 $memory\instruction_memory$rdmux[0][10][60]$b$12583 [7] 20'00000100100000000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][310]$16403:
      Old ports: A=160434067, B=48746595, Y=$memory\instruction_memory$rdmux[0][10][155]$a$12867
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][155]$a$12867 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][155]$a$12867 [31:6] $memory\instruction_memory$rdmux[0][10][155]$a$12867 [3:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][10][155]$a$12867 [4] 1'0 $memory\instruction_memory$rdmux[0][10][155]$a$12867 [5:4] 1'1 $memory\instruction_memory$rdmux[0][10][155]$a$12867 [5] $memory\instruction_memory$rdmux[0][10][155]$a$12867 [5:4] 1'0 $memory\instruction_memory$rdmux[0][10][155]$a$12867 [5] $memory\instruction_memory$rdmux[0][10][155]$a$12867 [5] $memory\instruction_memory$rdmux[0][10][155]$a$12867 [5] $memory\instruction_memory$rdmux[0][10][155]$a$12867 [5] $memory\instruction_memory$rdmux[0][10][155]$a$12867 [5] 1'0 $memory\instruction_memory$rdmux[0][10][155]$a$12867 [5] 1'0 $memory\instruction_memory$rdmux[0][10][155]$a$12867 [4] $memory\instruction_memory$rdmux[0][10][155]$a$12867 [4] $memory\instruction_memory$rdmux[0][10][155]$a$12867 [4] $memory\instruction_memory$rdmux[0][10][155]$a$12867 [4] $memory\instruction_memory$rdmux[0][10][155]$a$12867 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][195]$16058:
      Old ports: A=492819, B=32'11011100000111111111000011101111, Y=$memory\instruction_memory$rdmux[0][10][97]$b$12694
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][97]$b$12694 [4] $memory\instruction_memory$rdmux[0][10][97]$b$12694 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][97]$b$12694 [31:5] $memory\instruction_memory$rdmux[0][10][97]$b$12694 [3] $memory\instruction_memory$rdmux[0][10][97]$b$12694 [1:0] } = { $memory\instruction_memory$rdmux[0][10][97]$b$12694 [2] $memory\instruction_memory$rdmux[0][10][97]$b$12694 [2] 1'0 $memory\instruction_memory$rdmux[0][10][97]$b$12694 [2] $memory\instruction_memory$rdmux[0][10][97]$b$12694 [2] $memory\instruction_memory$rdmux[0][10][97]$b$12694 [2] 5'00000 $memory\instruction_memory$rdmux[0][10][97]$b$12694 [2] $memory\instruction_memory$rdmux[0][10][97]$b$12694 [2] 4'1111 $memory\instruction_memory$rdmux[0][10][97]$b$12694 [2] $memory\instruction_memory$rdmux[0][10][97]$b$12694 [2] $memory\instruction_memory$rdmux[0][10][97]$b$12694 [2] 1'0 $memory\instruction_memory$rdmux[0][10][97]$b$12694 [4] 1'0 $memory\instruction_memory$rdmux[0][10][97]$b$12694 [4] $memory\instruction_memory$rdmux[0][10][97]$b$12694 [2] $memory\instruction_memory$rdmux[0][10][97]$b$12694 [2] $memory\instruction_memory$rdmux[0][10][97]$b$12694 [2] $memory\instruction_memory$rdmux[0][10][97]$b$12694 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][174]$15995:
      Old ports: A=1047529363, B=32'11111110111001111101011011100011, Y=$memory\instruction_memory$rdmux[0][10][87]$a$12663
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][87]$a$12663 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][87]$a$12663 [31:6] $memory\instruction_memory$rdmux[0][10][87]$a$12663 [3:0] } = { $memory\instruction_memory$rdmux[0][10][87]$a$12663 [5] $memory\instruction_memory$rdmux[0][10][87]$a$12663 [5] 6'111110 $memory\instruction_memory$rdmux[0][10][87]$a$12663 [5] 2'11 $memory\instruction_memory$rdmux[0][10][87]$a$12663 [4] 1'0 $memory\instruction_memory$rdmux[0][10][87]$a$12663 [5] $memory\instruction_memory$rdmux[0][10][87]$a$12663 [5] $memory\instruction_memory$rdmux[0][10][87]$a$12663 [5] $memory\instruction_memory$rdmux[0][10][87]$a$12663 [5] $memory\instruction_memory$rdmux[0][10][87]$a$12663 [5] 1'0 $memory\instruction_memory$rdmux[0][10][87]$a$12663 [5] 3'011 $memory\instruction_memory$rdmux[0][10][87]$a$12663 [4] 1'1 $memory\instruction_memory$rdmux[0][10][87]$a$12663 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][197]$16064:
      Old ports: A=329363, B=32'11111111111111111111011110110111, Y=$memory\instruction_memory$rdmux[0][10][98]$b$12697
      New ports: A=1'0, B=1'1, Y=$memory\instruction_memory$rdmux[0][10][98]$b$12697 [2]
      New connections: { $memory\instruction_memory$rdmux[0][10][98]$b$12697 [31:3] $memory\instruction_memory$rdmux[0][10][98]$b$12697 [1:0] } = { $memory\instruction_memory$rdmux[0][10][98]$b$12697 [2] $memory\instruction_memory$rdmux[0][10][98]$b$12697 [2] $memory\instruction_memory$rdmux[0][10][98]$b$12697 [2] $memory\instruction_memory$rdmux[0][10][98]$b$12697 [2] $memory\instruction_memory$rdmux[0][10][98]$b$12697 [2] $memory\instruction_memory$rdmux[0][10][98]$b$12697 [2] $memory\instruction_memory$rdmux[0][10][98]$b$12697 [2] $memory\instruction_memory$rdmux[0][10][98]$b$12697 [2] $memory\instruction_memory$rdmux[0][10][98]$b$12697 [2] $memory\instruction_memory$rdmux[0][10][98]$b$12697 [2] $memory\instruction_memory$rdmux[0][10][98]$b$12697 [2] $memory\instruction_memory$rdmux[0][10][98]$b$12697 [2] $memory\instruction_memory$rdmux[0][10][98]$b$12697 [2] 1'1 $memory\instruction_memory$rdmux[0][10][98]$b$12697 [2] 1'1 $memory\instruction_memory$rdmux[0][10][98]$b$12697 [2] $memory\instruction_memory$rdmux[0][10][98]$b$12697 [2] $memory\instruction_memory$rdmux[0][10][98]$b$12697 [2] $memory\instruction_memory$rdmux[0][10][98]$b$12697 [2] 3'011 $memory\instruction_memory$rdmux[0][10][98]$b$12697 [2] 2'10 $memory\instruction_memory$rdmux[0][10][98]$b$12697 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][83]$15722:
      Old ports: A=32'11111110000001000010011100000011, B=16210019, Y=$memory\instruction_memory$rdmux[0][10][41]$b$12526
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][41]$b$12526 [8] $memory\instruction_memory$rdmux[0][10][41]$b$12526 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][41]$b$12526 [31:9] $memory\instruction_memory$rdmux[0][10][41]$b$12526 [7:6] $memory\instruction_memory$rdmux[0][10][41]$b$12526 [4:0] } = { $memory\instruction_memory$rdmux[0][10][41]$b$12526 [8] $memory\instruction_memory$rdmux[0][10][41]$b$12526 [8] $memory\instruction_memory$rdmux[0][10][41]$b$12526 [8] $memory\instruction_memory$rdmux[0][10][41]$b$12526 [8] $memory\instruction_memory$rdmux[0][10][41]$b$12526 [8] $memory\instruction_memory$rdmux[0][10][41]$b$12526 [8] $memory\instruction_memory$rdmux[0][10][41]$b$12526 [8] 1'0 $memory\instruction_memory$rdmux[0][10][41]$b$12526 [5] $memory\instruction_memory$rdmux[0][10][41]$b$12526 [5] $memory\instruction_memory$rdmux[0][10][41]$b$12526 [5] $memory\instruction_memory$rdmux[0][10][41]$b$12526 [5] 2'01 $memory\instruction_memory$rdmux[0][10][41]$b$12526 [5] $memory\instruction_memory$rdmux[0][10][41]$b$12526 [5] 1'0 $memory\instruction_memory$rdmux[0][10][41]$b$12526 [5] $memory\instruction_memory$rdmux[0][10][41]$b$12526 [8] $memory\instruction_memory$rdmux[0][10][41]$b$12526 [5] $memory\instruction_memory$rdmux[0][10][41]$b$12526 [5] $memory\instruction_memory$rdmux[0][10][41]$b$12526 [8] $memory\instruction_memory$rdmux[0][10][41]$b$12526 [8] 1'0 $memory\instruction_memory$rdmux[0][10][41]$b$12526 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][176]$16001:
      Old ports: A=32'11111100000001000010101000100011, B=1050515, Y=$memory\instruction_memory$rdmux[0][10][88]$a$12666
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][88]$a$12666 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][88]$a$12666 [31:6] $memory\instruction_memory$rdmux[0][10][88]$a$12666 [3:0] } = { $memory\instruction_memory$rdmux[0][10][88]$a$12666 [5] $memory\instruction_memory$rdmux[0][10][88]$a$12666 [5] $memory\instruction_memory$rdmux[0][10][88]$a$12666 [5] $memory\instruction_memory$rdmux[0][10][88]$a$12666 [5] $memory\instruction_memory$rdmux[0][10][88]$a$12666 [5] $memory\instruction_memory$rdmux[0][10][88]$a$12666 [5] 5'00000 $memory\instruction_memory$rdmux[0][10][88]$a$12666 [4] 1'0 $memory\instruction_memory$rdmux[0][10][88]$a$12666 [5] 4'0000 $memory\instruction_memory$rdmux[0][10][88]$a$12666 [5] 1'0 $memory\instruction_memory$rdmux[0][10][88]$a$12666 [5:4] 1'1 $memory\instruction_memory$rdmux[0][10][88]$a$12666 [4] $memory\instruction_memory$rdmux[0][10][88]$a$12666 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][145]$15908:
      Old ports: A=32'11111110010001000010011110000011, B=2594707, Y=$memory\instruction_memory$rdmux[0][10][72]$b$12619
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][72]$b$12619 [13] $memory\instruction_memory$rdmux[0][10][72]$b$12619 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][72]$b$12619 [31:14] $memory\instruction_memory$rdmux[0][10][72]$b$12619 [12:5] $memory\instruction_memory$rdmux[0][10][72]$b$12619 [3:0] } = { $memory\instruction_memory$rdmux[0][10][72]$b$12619 [13] $memory\instruction_memory$rdmux[0][10][72]$b$12619 [13] $memory\instruction_memory$rdmux[0][10][72]$b$12619 [13] $memory\instruction_memory$rdmux[0][10][72]$b$12619 [13] $memory\instruction_memory$rdmux[0][10][72]$b$12619 [13] $memory\instruction_memory$rdmux[0][10][72]$b$12619 [13] $memory\instruction_memory$rdmux[0][10][72]$b$12619 [13] 2'00 $memory\instruction_memory$rdmux[0][10][72]$b$12619 [13] $memory\instruction_memory$rdmux[0][10][72]$b$12619 [4] 3'001 $memory\instruction_memory$rdmux[0][10][72]$b$12619 [4] $memory\instruction_memory$rdmux[0][10][72]$b$12619 [4] $memory\instruction_memory$rdmux[0][10][72]$b$12619 [4] 1'0 $memory\instruction_memory$rdmux[0][10][72]$b$12619 [4] 11'01111000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][108]$15797:
      Old ports: A=16188595, B=427283, Y=$memory\instruction_memory$rdmux[0][10][54]$a$12564
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][54]$a$12564 [8] $memory\instruction_memory$rdmux[0][10][54]$a$12564 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][54]$a$12564 [31:9] $memory\instruction_memory$rdmux[0][10][54]$a$12564 [7:6] $memory\instruction_memory$rdmux[0][10][54]$a$12564 [4:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][54]$a$12564 [5] $memory\instruction_memory$rdmux[0][10][54]$a$12564 [5] $memory\instruction_memory$rdmux[0][10][54]$a$12564 [5] $memory\instruction_memory$rdmux[0][10][54]$a$12564 [5] 3'011 $memory\instruction_memory$rdmux[0][10][54]$a$12564 [5] $memory\instruction_memory$rdmux[0][10][54]$a$12564 [8] 6'000010 $memory\instruction_memory$rdmux[0][10][54]$a$12564 [5] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][235]$16178:
      Old ports: A=32'11111110000001000010011110000011, B=1542035, Y=$memory\instruction_memory$rdmux[0][10][117]$b$12754
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][117]$b$12754 [13] $memory\instruction_memory$rdmux[0][10][117]$b$12754 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][117]$b$12754 [31:14] $memory\instruction_memory$rdmux[0][10][117]$b$12754 [12:5] $memory\instruction_memory$rdmux[0][10][117]$b$12754 [3:0] } = { $memory\instruction_memory$rdmux[0][10][117]$b$12754 [13] $memory\instruction_memory$rdmux[0][10][117]$b$12754 [13] $memory\instruction_memory$rdmux[0][10][117]$b$12754 [13] $memory\instruction_memory$rdmux[0][10][117]$b$12754 [13] $memory\instruction_memory$rdmux[0][10][117]$b$12754 [13] $memory\instruction_memory$rdmux[0][10][117]$b$12754 [13] $memory\instruction_memory$rdmux[0][10][117]$b$12754 [13] 4'0000 $memory\instruction_memory$rdmux[0][10][117]$b$12754 [4] 2'01 $memory\instruction_memory$rdmux[0][10][117]$b$12754 [4] $memory\instruction_memory$rdmux[0][10][117]$b$12754 [4] $memory\instruction_memory$rdmux[0][10][117]$b$12754 [4] 13'0001111000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][167]$15974:
      Old ports: A=1542035, B=32'11111110111101000010011000100011, Y=$memory\instruction_memory$rdmux[0][10][83]$b$12652
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][83]$b$12652 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][83]$b$12652 [31:6] $memory\instruction_memory$rdmux[0][10][83]$b$12652 [3:0] } = { $memory\instruction_memory$rdmux[0][10][83]$b$12652 [5] $memory\instruction_memory$rdmux[0][10][83]$b$12652 [5] $memory\instruction_memory$rdmux[0][10][83]$b$12652 [5] $memory\instruction_memory$rdmux[0][10][83]$b$12652 [5] $memory\instruction_memory$rdmux[0][10][83]$b$12652 [5] $memory\instruction_memory$rdmux[0][10][83]$b$12652 [5] $memory\instruction_memory$rdmux[0][10][83]$b$12652 [5] 1'0 $memory\instruction_memory$rdmux[0][10][83]$b$12652 [5] $memory\instruction_memory$rdmux[0][10][83]$b$12652 [5] $memory\instruction_memory$rdmux[0][10][83]$b$12652 [5] 3'101 $memory\instruction_memory$rdmux[0][10][83]$b$12652 [4] $memory\instruction_memory$rdmux[0][10][83]$b$12652 [4] $memory\instruction_memory$rdmux[0][10][83]$b$12652 [4] 1'0 $memory\instruction_memory$rdmux[0][10][83]$b$12652 [5] 4'0011 $memory\instruction_memory$rdmux[0][10][83]$b$12652 [4] $memory\instruction_memory$rdmux[0][10][83]$b$12652 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][209]$16100:
      Old ports: A=492819, B=32'10111010000111111111000011101111, Y=$memory\instruction_memory$rdmux[0][10][104]$b$12715
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][104]$b$12715 [4] $memory\instruction_memory$rdmux[0][10][104]$b$12715 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][104]$b$12715 [31:5] $memory\instruction_memory$rdmux[0][10][104]$b$12715 [3] $memory\instruction_memory$rdmux[0][10][104]$b$12715 [1:0] } = { $memory\instruction_memory$rdmux[0][10][104]$b$12715 [2] 1'0 $memory\instruction_memory$rdmux[0][10][104]$b$12715 [2] $memory\instruction_memory$rdmux[0][10][104]$b$12715 [2] $memory\instruction_memory$rdmux[0][10][104]$b$12715 [2] 1'0 $memory\instruction_memory$rdmux[0][10][104]$b$12715 [2] 4'0000 $memory\instruction_memory$rdmux[0][10][104]$b$12715 [2] $memory\instruction_memory$rdmux[0][10][104]$b$12715 [2] 4'1111 $memory\instruction_memory$rdmux[0][10][104]$b$12715 [2] $memory\instruction_memory$rdmux[0][10][104]$b$12715 [2] $memory\instruction_memory$rdmux[0][10][104]$b$12715 [2] 1'0 $memory\instruction_memory$rdmux[0][10][104]$b$12715 [4] 1'0 $memory\instruction_memory$rdmux[0][10][104]$b$12715 [4] $memory\instruction_memory$rdmux[0][10][104]$b$12715 [2] $memory\instruction_memory$rdmux[0][10][104]$b$12715 [2] $memory\instruction_memory$rdmux[0][10][104]$b$12715 [2] $memory\instruction_memory$rdmux[0][10][104]$b$12715 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][216]$16121:
      Old ports: A=16189363, B=492819, Y=$memory\instruction_memory$rdmux[0][10][108]$a$12726
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][108]$a$12726 [15] $memory\instruction_memory$rdmux[0][10][108]$a$12726 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][108]$a$12726 [31:16] $memory\instruction_memory$rdmux[0][10][108]$a$12726 [14:6] $memory\instruction_memory$rdmux[0][10][108]$a$12726 [4:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][108]$a$12726 [5] $memory\instruction_memory$rdmux[0][10][108]$a$12726 [5] $memory\instruction_memory$rdmux[0][10][108]$a$12726 [5] $memory\instruction_memory$rdmux[0][10][108]$a$12726 [5] 9'011100001 $memory\instruction_memory$rdmux[0][10][108]$a$12726 [5] 1'1 $memory\instruction_memory$rdmux[0][10][108]$a$12726 [5] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][222]$16139:
      Old ports: A=32'11111111111111111111011110110111, B=449283987, Y=$memory\instruction_memory$rdmux[0][10][111]$a$12735
      New ports: A=1'1, B=1'0, Y=$memory\instruction_memory$rdmux[0][10][111]$a$12735 [2]
      New connections: { $memory\instruction_memory$rdmux[0][10][111]$a$12735 [31:3] $memory\instruction_memory$rdmux[0][10][111]$a$12735 [1:0] } = { $memory\instruction_memory$rdmux[0][10][111]$a$12735 [2] $memory\instruction_memory$rdmux[0][10][111]$a$12735 [2] $memory\instruction_memory$rdmux[0][10][111]$a$12735 [2] 2'11 $memory\instruction_memory$rdmux[0][10][111]$a$12735 [2] 1'1 $memory\instruction_memory$rdmux[0][10][111]$a$12735 [2] 2'11 $memory\instruction_memory$rdmux[0][10][111]$a$12735 [2] $memory\instruction_memory$rdmux[0][10][111]$a$12735 [2] $memory\instruction_memory$rdmux[0][10][111]$a$12735 [2] 4'1111 $memory\instruction_memory$rdmux[0][10][111]$a$12735 [2] $memory\instruction_memory$rdmux[0][10][111]$a$12735 [2] $memory\instruction_memory$rdmux[0][10][111]$a$12735 [2] 6'011110 $memory\instruction_memory$rdmux[0][10][111]$a$12735 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][230]$16163:
      Old ports: A=32'11111100111101000010101000100011, B=32'11111101010001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][115]$a$12747
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][115]$a$12747 [8] $memory\instruction_memory$rdmux[0][10][115]$a$12747 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][115]$a$12747 [31:9] $memory\instruction_memory$rdmux[0][10][115]$a$12747 [7:6] $memory\instruction_memory$rdmux[0][10][115]$a$12747 [4:0] } = { 7'1111110 $memory\instruction_memory$rdmux[0][10][115]$a$12747 [8] $memory\instruction_memory$rdmux[0][10][115]$a$12747 [5] 1'1 $memory\instruction_memory$rdmux[0][10][115]$a$12747 [5] $memory\instruction_memory$rdmux[0][10][115]$a$12747 [5] 8'01000010 $memory\instruction_memory$rdmux[0][10][115]$a$12747 [5] $memory\instruction_memory$rdmux[0][10][115]$a$12747 [8] 8'10000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][237]$16184:
      Old ports: A=1047529363, B=32'11111110111001111101011011100011, Y=$memory\instruction_memory$rdmux[0][10][118]$b$12757
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][118]$b$12757 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][118]$b$12757 [31:6] $memory\instruction_memory$rdmux[0][10][118]$b$12757 [3:0] } = { $memory\instruction_memory$rdmux[0][10][118]$b$12757 [5] $memory\instruction_memory$rdmux[0][10][118]$b$12757 [5] 6'111110 $memory\instruction_memory$rdmux[0][10][118]$b$12757 [5] 2'11 $memory\instruction_memory$rdmux[0][10][118]$b$12757 [4] 1'0 $memory\instruction_memory$rdmux[0][10][118]$b$12757 [5] $memory\instruction_memory$rdmux[0][10][118]$b$12757 [5] $memory\instruction_memory$rdmux[0][10][118]$b$12757 [5] $memory\instruction_memory$rdmux[0][10][118]$b$12757 [5] $memory\instruction_memory$rdmux[0][10][118]$b$12757 [5] 1'0 $memory\instruction_memory$rdmux[0][10][118]$b$12757 [5] 3'011 $memory\instruction_memory$rdmux[0][10][118]$b$12757 [4] 1'1 $memory\instruction_memory$rdmux[0][10][118]$b$12757 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][244]$16205:
      Old ports: A=15179811, B=32'11111111010111111111000001101111, Y=$memory\instruction_memory$rdmux[0][10][122]$a$12768
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][122]$a$12768 [21] $memory\instruction_memory$rdmux[0][10][122]$a$12768 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][122]$a$12768 [31:22] $memory\instruction_memory$rdmux[0][10][122]$a$12768 [20:3] $memory\instruction_memory$rdmux[0][10][122]$a$12768 [1:0] } = { $memory\instruction_memory$rdmux[0][10][122]$a$12768 [2] $memory\instruction_memory$rdmux[0][10][122]$a$12768 [2] $memory\instruction_memory$rdmux[0][10][122]$a$12768 [2] $memory\instruction_memory$rdmux[0][10][122]$a$12768 [2] $memory\instruction_memory$rdmux[0][10][122]$a$12768 [2] $memory\instruction_memory$rdmux[0][10][122]$a$12768 [2] $memory\instruction_memory$rdmux[0][10][122]$a$12768 [2] $memory\instruction_memory$rdmux[0][10][122]$a$12768 [2] $memory\instruction_memory$rdmux[0][10][122]$a$12768 [21] 1'1 $memory\instruction_memory$rdmux[0][10][122]$a$12768 [2] $memory\instruction_memory$rdmux[0][10][122]$a$12768 [2] 4'1111 $memory\instruction_memory$rdmux[0][10][122]$a$12768 [2] 1'1 $memory\instruction_memory$rdmux[0][10][122]$a$12768 [2] 5'00000 $memory\instruction_memory$rdmux[0][10][122]$a$12768 [2] 2'10 $memory\instruction_memory$rdmux[0][10][122]$a$12768 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][250]$16223:
      Old ports: A=32888211, B=84313187, Y=$memory\instruction_memory$rdmux[0][10][125]$a$12777
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][125]$a$12777 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][125]$a$12777 [31:6] $memory\instruction_memory$rdmux[0][10][125]$a$12777 [3:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][10][125]$a$12777 [5] 2'01 $memory\instruction_memory$rdmux[0][10][125]$a$12777 [4] $memory\instruction_memory$rdmux[0][10][125]$a$12777 [4] $memory\instruction_memory$rdmux[0][10][125]$a$12777 [4] $memory\instruction_memory$rdmux[0][10][125]$a$12777 [4] 2'01 $memory\instruction_memory$rdmux[0][10][125]$a$12777 [5:4] 1'1 $memory\instruction_memory$rdmux[0][10][125]$a$12777 [4] 1'0 $memory\instruction_memory$rdmux[0][10][125]$a$12777 [4] 3'010 $memory\instruction_memory$rdmux[0][10][125]$a$12777 [4] $memory\instruction_memory$rdmux[0][10][125]$a$12777 [4] $memory\instruction_memory$rdmux[0][10][125]$a$12777 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][260]$16253:
      Old ports: A=67670627, B=47582307, Y=$memory\instruction_memory$rdmux[0][10][130]$a$12792
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][130]$a$12792 [10:9]
      New connections: { $memory\instruction_memory$rdmux[0][10][130]$a$12792 [31:11] $memory\instruction_memory$rdmux[0][10][130]$a$12792 [8:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][10][130]$a$12792 [9] $memory\instruction_memory$rdmux[0][10][130]$a$12792 [10] 1'0 $memory\instruction_memory$rdmux[0][10][130]$a$12792 [10] $memory\instruction_memory$rdmux[0][10][130]$a$12792 [10] 1'0 $memory\instruction_memory$rdmux[0][10][130]$a$12792 [10:9] $memory\instruction_memory$rdmux[0][10][130]$a$12792 [10] $memory\instruction_memory$rdmux[0][10][130]$a$12792 [10] 1'0 $memory\instruction_memory$rdmux[0][10][130]$a$12792 [9] 2'00 $memory\instruction_memory$rdmux[0][10][130]$a$12792 [9] $memory\instruction_memory$rdmux[0][10][130]$a$12792 [10] 9'001100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][267]$16274:
      Old ports: A=32871, B=32'11111100000001111000101011100011, Y=$memory\instruction_memory$rdmux[0][10][133]$b$12802
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][133]$b$12802 [7] $memory\instruction_memory$rdmux[0][10][133]$b$12802 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][133]$b$12802 [31:8] $memory\instruction_memory$rdmux[0][10][133]$b$12802 [6:3] $memory\instruction_memory$rdmux[0][10][133]$b$12802 [1:0] } = { $memory\instruction_memory$rdmux[0][10][133]$b$12802 [7] $memory\instruction_memory$rdmux[0][10][133]$b$12802 [7] $memory\instruction_memory$rdmux[0][10][133]$b$12802 [7] $memory\instruction_memory$rdmux[0][10][133]$b$12802 [7] $memory\instruction_memory$rdmux[0][10][133]$b$12802 [7] $memory\instruction_memory$rdmux[0][10][133]$b$12802 [7] 7'0000000 $memory\instruction_memory$rdmux[0][10][133]$b$12802 [7] $memory\instruction_memory$rdmux[0][10][133]$b$12802 [7] $memory\instruction_memory$rdmux[0][10][133]$b$12802 [7] 4'1000 $memory\instruction_memory$rdmux[0][10][133]$b$12802 [7] 1'0 $memory\instruction_memory$rdmux[0][10][133]$b$12802 [7] 7'0110011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][274]$16295:
      Old ports: A=164627859, B=15072867, Y=$memory\instruction_memory$rdmux[0][10][137]$a$12813
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][137]$a$12813 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][137]$a$12813 [31:6] $memory\instruction_memory$rdmux[0][10][137]$a$12813 [3:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][10][137]$a$12813 [4] 2'00 $memory\instruction_memory$rdmux[0][10][137]$a$12813 [4] 2'11 $memory\instruction_memory$rdmux[0][10][137]$a$12813 [5:4] 1'0 $memory\instruction_memory$rdmux[0][10][137]$a$12813 [5] 1'0 $memory\instruction_memory$rdmux[0][10][137]$a$12813 [5] $memory\instruction_memory$rdmux[0][10][137]$a$12813 [5] $memory\instruction_memory$rdmux[0][10][137]$a$12813 [5] $memory\instruction_memory$rdmux[0][10][137]$a$12813 [5] $memory\instruction_memory$rdmux[0][10][137]$a$12813 [5] $memory\instruction_memory$rdmux[0][10][137]$a$12813 [5] 1'1 $memory\instruction_memory$rdmux[0][10][137]$a$12813 [5:4] $memory\instruction_memory$rdmux[0][10][137]$a$12813 [4] $memory\instruction_memory$rdmux[0][10][137]$a$12813 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][280]$16313:
      Old ports: A=1088816947, B=15128371, Y=$memory\instruction_memory$rdmux[0][10][140]$a$12822
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][140]$a$12822 [30] $memory\instruction_memory$rdmux[0][10][140]$a$12822 [12] }
      New connections: { $memory\instruction_memory$rdmux[0][10][140]$a$12822 [31] $memory\instruction_memory$rdmux[0][10][140]$a$12822 [29:13] $memory\instruction_memory$rdmux[0][10][140]$a$12822 [11:0] } = { 15'000000011100110 $memory\instruction_memory$rdmux[0][10][140]$a$12822 [12] $memory\instruction_memory$rdmux[0][10][140]$a$12822 [12] 13'0011100110011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][289]$16340:
      Old ports: A=322961647, B=165676947, Y=$memory\instruction_memory$rdmux[0][10][144]$b$12835
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][144]$b$12835 [4] $memory\instruction_memory$rdmux[0][10][144]$b$12835 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][144]$b$12835 [31:5] $memory\instruction_memory$rdmux[0][10][144]$b$12835 [3] $memory\instruction_memory$rdmux[0][10][144]$b$12835 [1:0] } = { 3'000 $memory\instruction_memory$rdmux[0][10][144]$b$12835 [2] $memory\instruction_memory$rdmux[0][10][144]$b$12835 [4] 1'0 $memory\instruction_memory$rdmux[0][10][144]$b$12835 [2] 1'1 $memory\instruction_memory$rdmux[0][10][144]$b$12835 [4] 1'1 $memory\instruction_memory$rdmux[0][10][144]$b$12835 [4] 10'0000000000 $memory\instruction_memory$rdmux[0][10][144]$b$12835 [4] $memory\instruction_memory$rdmux[0][10][144]$b$12835 [4] $memory\instruction_memory$rdmux[0][10][144]$b$12835 [4] 1'1 $memory\instruction_memory$rdmux[0][10][144]$b$12835 [2] $memory\instruction_memory$rdmux[0][10][144]$b$12835 [2] $memory\instruction_memory$rdmux[0][10][144]$b$12835 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][295]$16358:
      Old ports: A=14971955, B=16777327, Y=$memory\instruction_memory$rdmux[0][10][147]$b$12844
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][147]$b$12844 [4] $memory\instruction_memory$rdmux[0][10][147]$b$12844 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][147]$b$12844 [31:5] $memory\instruction_memory$rdmux[0][10][147]$b$12844 [3] $memory\instruction_memory$rdmux[0][10][147]$b$12844 [1:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][10][147]$b$12844 [2] $memory\instruction_memory$rdmux[0][10][147]$b$12844 [4] $memory\instruction_memory$rdmux[0][10][147]$b$12844 [4] $memory\instruction_memory$rdmux[0][10][147]$b$12844 [4] 2'00 $memory\instruction_memory$rdmux[0][10][147]$b$12844 [4] 3'000 $memory\instruction_memory$rdmux[0][10][147]$b$12844 [4] $memory\instruction_memory$rdmux[0][10][147]$b$12844 [4] $memory\instruction_memory$rdmux[0][10][147]$b$12844 [4] 1'0 $memory\instruction_memory$rdmux[0][10][147]$b$12844 [4] 3'000 $memory\instruction_memory$rdmux[0][10][147]$b$12844 [2] 1'1 $memory\instruction_memory$rdmux[0][10][147]$b$12844 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][301]$16376:
      Old ports: A=32'10000000000000000000010000110111, B=32'11111111111101000100010000010011, Y=$memory\instruction_memory$rdmux[0][10][150]$b$12853
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][150]$b$12853 [14] $memory\instruction_memory$rdmux[0][10][150]$b$12853 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][150]$b$12853 [31:15] $memory\instruction_memory$rdmux[0][10][150]$b$12853 [13:3] $memory\instruction_memory$rdmux[0][10][150]$b$12853 [1:0] } = { 1'1 $memory\instruction_memory$rdmux[0][10][150]$b$12853 [14] $memory\instruction_memory$rdmux[0][10][150]$b$12853 [14] $memory\instruction_memory$rdmux[0][10][150]$b$12853 [14] $memory\instruction_memory$rdmux[0][10][150]$b$12853 [14] $memory\instruction_memory$rdmux[0][10][150]$b$12853 [14] $memory\instruction_memory$rdmux[0][10][150]$b$12853 [14] $memory\instruction_memory$rdmux[0][10][150]$b$12853 [14] $memory\instruction_memory$rdmux[0][10][150]$b$12853 [14] $memory\instruction_memory$rdmux[0][10][150]$b$12853 [14] $memory\instruction_memory$rdmux[0][10][150]$b$12853 [14] $memory\instruction_memory$rdmux[0][10][150]$b$12853 [14] 1'0 $memory\instruction_memory$rdmux[0][10][150]$b$12853 [14] 11'00000010000 $memory\instruction_memory$rdmux[0][10][150]$b$12853 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][308]$16397:
      Old ports: A=165676947, B=1084720947, Y=$memory\instruction_memory$rdmux[0][10][154]$a$12864
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][154]$a$12864 [7] $memory\instruction_memory$rdmux[0][10][154]$a$12864 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][154]$a$12864 [31:8] $memory\instruction_memory$rdmux[0][10][154]$a$12864 [6] $memory\instruction_memory$rdmux[0][10][154]$a$12864 [4:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][154]$a$12864 [5] 2'00 $memory\instruction_memory$rdmux[0][10][154]$a$12864 [7] 2'00 $memory\instruction_memory$rdmux[0][10][154]$a$12864 [7] 1'1 $memory\instruction_memory$rdmux[0][10][154]$a$12864 [7] 3'100 $memory\instruction_memory$rdmux[0][10][154]$a$12864 [5] $memory\instruction_memory$rdmux[0][10][154]$a$12864 [5] $memory\instruction_memory$rdmux[0][10][154]$a$12864 [5] $memory\instruction_memory$rdmux[0][10][154]$a$12864 [5] 13'0000111010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][317]$16424:
      Old ports: A=32'11111111111101100000011000010011, B=7632787, Y=$memory\instruction_memory$rdmux[0][10][158]$b$12877
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][158]$b$12877 [17] $memory\instruction_memory$rdmux[0][10][158]$b$12877 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][158]$b$12877 [31:18] $memory\instruction_memory$rdmux[0][10][158]$b$12877 [16:8] $memory\instruction_memory$rdmux[0][10][158]$b$12877 [6:0] } = { $memory\instruction_memory$rdmux[0][10][158]$b$12877 [17] $memory\instruction_memory$rdmux[0][10][158]$b$12877 [17] $memory\instruction_memory$rdmux[0][10][158]$b$12877 [17] $memory\instruction_memory$rdmux[0][10][158]$b$12877 [17] $memory\instruction_memory$rdmux[0][10][158]$b$12877 [17] $memory\instruction_memory$rdmux[0][10][158]$b$12877 [17] $memory\instruction_memory$rdmux[0][10][158]$b$12877 [17] $memory\instruction_memory$rdmux[0][10][158]$b$12877 [17] $memory\instruction_memory$rdmux[0][10][158]$b$12877 [17] 7'1110100 $memory\instruction_memory$rdmux[0][10][158]$b$12877 [7] $memory\instruction_memory$rdmux[0][10][158]$b$12877 [7] $memory\instruction_memory$rdmux[0][10][158]$b$12877 [7] 3'011 $memory\instruction_memory$rdmux[0][10][158]$b$12877 [7] 7'0010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][323]$16442:
      Old ports: A=1084720947, B=6722579, Y=$memory\instruction_memory$rdmux[0][10][161]$b$12886
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][161]$b$12886 [12] $memory\instruction_memory$rdmux[0][10][161]$b$12886 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][161]$b$12886 [31:13] $memory\instruction_memory$rdmux[0][10][161]$b$12886 [11:6] $memory\instruction_memory$rdmux[0][10][161]$b$12886 [4:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][161]$b$12886 [5] 6'000000 $memory\instruction_memory$rdmux[0][10][161]$b$12886 [5] $memory\instruction_memory$rdmux[0][10][161]$b$12886 [12] 5'10011 $memory\instruction_memory$rdmux[0][10][161]$b$12886 [5] 5'10001 $memory\instruction_memory$rdmux[0][10][161]$b$12886 [5] $memory\instruction_memory$rdmux[0][10][161]$b$12886 [5] 7'0010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][330]$16463:
      Old ports: A=6071, B=493459, Y=$memory\instruction_memory$rdmux[0][10][165]$a$12897
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][165]$a$12897 [15] $memory\instruction_memory$rdmux[0][10][165]$a$12897 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][165]$a$12897 [31:16] $memory\instruction_memory$rdmux[0][10][165]$a$12897 [14:3] $memory\instruction_memory$rdmux[0][10][165]$a$12897 [1:0] } = { 13'0000000000000 $memory\instruction_memory$rdmux[0][10][165]$a$12897 [15] $memory\instruction_memory$rdmux[0][10][165]$a$12897 [15] $memory\instruction_memory$rdmux[0][10][165]$a$12897 [15] 2'00 $memory\instruction_memory$rdmux[0][10][165]$a$12897 [2] 6'011110 $memory\instruction_memory$rdmux[0][10][165]$a$12897 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][337]$16484:
      Old ports: A=16779191, B=49635939, Y=$memory\instruction_memory$rdmux[0][10][168]$b$12907
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][168]$b$12907 [6] $memory\instruction_memory$rdmux[0][10][168]$b$12907 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][168]$b$12907 [31:7] $memory\instruction_memory$rdmux[0][10][168]$b$12907 [5:3] $memory\instruction_memory$rdmux[0][10][168]$b$12907 [1:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][10][168]$b$12907 [6] $memory\instruction_memory$rdmux[0][10][168]$b$12907 [2] $memory\instruction_memory$rdmux[0][10][168]$b$12907 [6] $memory\instruction_memory$rdmux[0][10][168]$b$12907 [6] $memory\instruction_memory$rdmux[0][10][168]$b$12907 [6] $memory\instruction_memory$rdmux[0][10][168]$b$12907 [6] 1'0 $memory\instruction_memory$rdmux[0][10][168]$b$12907 [6] 1'0 $memory\instruction_memory$rdmux[0][10][168]$b$12907 [6] 1'0 $memory\instruction_memory$rdmux[0][10][168]$b$12907 [6] $memory\instruction_memory$rdmux[0][10][168]$b$12907 [6] 2'00 $memory\instruction_memory$rdmux[0][10][168]$b$12907 [2] 1'1 $memory\instruction_memory$rdmux[0][10][168]$b$12907 [2] $memory\instruction_memory$rdmux[0][10][168]$b$12907 [2] 1'1 $memory\instruction_memory$rdmux[0][10][168]$b$12907 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][345]$16508:
      Old ports: A=1084687667, B=32871, Y=$memory\instruction_memory$rdmux[0][10][172]$b$12919
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][172]$b$12919 [4] $memory\instruction_memory$rdmux[0][10][172]$b$12919 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][172]$b$12919 [31:5] $memory\instruction_memory$rdmux[0][10][172]$b$12919 [3] $memory\instruction_memory$rdmux[0][10][172]$b$12919 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][172]$b$12919 [4] 6'000000 $memory\instruction_memory$rdmux[0][10][172]$b$12919 [4] 1'0 $memory\instruction_memory$rdmux[0][10][172]$b$12919 [4] 2'00 $memory\instruction_memory$rdmux[0][10][172]$b$12919 [4] $memory\instruction_memory$rdmux[0][10][172]$b$12919 [4] $memory\instruction_memory$rdmux[0][10][172]$b$12919 [4] $memory\instruction_memory$rdmux[0][10][172]$b$12919 [2] 4'0000 $memory\instruction_memory$rdmux[0][10][172]$b$12919 [4] 1'0 $memory\instruction_memory$rdmux[0][10][172]$b$12919 [4] 1'0 $memory\instruction_memory$rdmux[0][10][172]$b$12919 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][141]$15896:
      Old ports: A=32'11111110010001000010011110000011, B=2594707, Y=$memory\instruction_memory$rdmux[0][10][70]$b$12613
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][70]$b$12613 [13] $memory\instruction_memory$rdmux[0][10][70]$b$12613 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][70]$b$12613 [31:14] $memory\instruction_memory$rdmux[0][10][70]$b$12613 [12:5] $memory\instruction_memory$rdmux[0][10][70]$b$12613 [3:0] } = { $memory\instruction_memory$rdmux[0][10][70]$b$12613 [13] $memory\instruction_memory$rdmux[0][10][70]$b$12613 [13] $memory\instruction_memory$rdmux[0][10][70]$b$12613 [13] $memory\instruction_memory$rdmux[0][10][70]$b$12613 [13] $memory\instruction_memory$rdmux[0][10][70]$b$12613 [13] $memory\instruction_memory$rdmux[0][10][70]$b$12613 [13] $memory\instruction_memory$rdmux[0][10][70]$b$12613 [13] 2'00 $memory\instruction_memory$rdmux[0][10][70]$b$12613 [13] $memory\instruction_memory$rdmux[0][10][70]$b$12613 [4] 3'001 $memory\instruction_memory$rdmux[0][10][70]$b$12613 [4] $memory\instruction_memory$rdmux[0][10][70]$b$12613 [4] $memory\instruction_memory$rdmux[0][10][70]$b$12613 [4] 1'0 $memory\instruction_memory$rdmux[0][10][70]$b$12613 [4] 11'01111000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][314]$16415:
      Old ports: A=16016435, B=5244819, Y=$memory\instruction_memory$rdmux[0][10][157]$a$12873
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][157]$a$12873 [7] $memory\instruction_memory$rdmux[0][10][157]$a$12873 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][157]$a$12873 [31:8] $memory\instruction_memory$rdmux[0][10][157]$a$12873 [6] $memory\instruction_memory$rdmux[0][10][157]$a$12873 [4:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][157]$a$12873 [5] 1'1 $memory\instruction_memory$rdmux[0][10][157]$a$12873 [5] 2'10 $memory\instruction_memory$rdmux[0][10][157]$a$12873 [5] 3'000 $memory\instruction_memory$rdmux[0][10][157]$a$12873 [5] $memory\instruction_memory$rdmux[0][10][157]$a$12873 [5] 3'001 $memory\instruction_memory$rdmux[0][10][157]$a$12873 [7] $memory\instruction_memory$rdmux[0][10][157]$a$12873 [7] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][55]$15638:
      Old ports: A=32'11111111000001000000011100010011, B=16189363, Y=$memory\instruction_memory$rdmux[0][10][27]$b$12484
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][27]$b$12484 [24] $memory\instruction_memory$rdmux[0][10][27]$b$12484 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][27]$b$12484 [31:25] $memory\instruction_memory$rdmux[0][10][27]$b$12484 [23:6] $memory\instruction_memory$rdmux[0][10][27]$b$12484 [4:0] } = { $memory\instruction_memory$rdmux[0][10][27]$b$12484 [24] $memory\instruction_memory$rdmux[0][10][27]$b$12484 [24] $memory\instruction_memory$rdmux[0][10][27]$b$12484 [24] $memory\instruction_memory$rdmux[0][10][27]$b$12484 [24] $memory\instruction_memory$rdmux[0][10][27]$b$12484 [24] $memory\instruction_memory$rdmux[0][10][27]$b$12484 [24] $memory\instruction_memory$rdmux[0][10][27]$b$12484 [24] $memory\instruction_memory$rdmux[0][10][27]$b$12484 [5] $memory\instruction_memory$rdmux[0][10][27]$b$12484 [5] $memory\instruction_memory$rdmux[0][10][27]$b$12484 [5] $memory\instruction_memory$rdmux[0][10][27]$b$12484 [5] 2'01 $memory\instruction_memory$rdmux[0][10][27]$b$12484 [5] $memory\instruction_memory$rdmux[0][10][27]$b$12484 [5] 8'00000111 $memory\instruction_memory$rdmux[0][10][27]$b$12484 [5] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][44]$15605:
      Old ports: A=32'11111100010001000010010100000011, B=32'11101010110111111111000011101111, Y=$memory\instruction_memory$rdmux[0][10][22]$a$12468
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][22]$a$12468 [8] $memory\instruction_memory$rdmux[0][10][22]$a$12468 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][22]$a$12468 [31:9] $memory\instruction_memory$rdmux[0][10][22]$a$12468 [7:3] $memory\instruction_memory$rdmux[0][10][22]$a$12468 [1:0] } = { 3'111 $memory\instruction_memory$rdmux[0][10][22]$a$12468 [8] 1'1 $memory\instruction_memory$rdmux[0][10][22]$a$12468 [8] $memory\instruction_memory$rdmux[0][10][22]$a$12468 [2] 1'0 $memory\instruction_memory$rdmux[0][10][22]$a$12468 [2] 2'10 $memory\instruction_memory$rdmux[0][10][22]$a$12468 [2] $memory\instruction_memory$rdmux[0][10][22]$a$12468 [2] 1'1 $memory\instruction_memory$rdmux[0][10][22]$a$12468 [2] $memory\instruction_memory$rdmux[0][10][22]$a$12468 [2] $memory\instruction_memory$rdmux[0][10][22]$a$12468 [2] $memory\instruction_memory$rdmux[0][10][22]$a$12468 [2] 1'1 $memory\instruction_memory$rdmux[0][10][22]$a$12468 [2] 1'0 $memory\instruction_memory$rdmux[0][10][22]$a$12468 [8] 1'0 $memory\instruction_memory$rdmux[0][10][22]$a$12468 [2] $memory\instruction_memory$rdmux[0][10][22]$a$12468 [2] $memory\instruction_memory$rdmux[0][10][22]$a$12468 [2] 1'0 $memory\instruction_memory$rdmux[0][10][22]$a$12468 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][292]$16349:
      Old ports: A=267876243, B=279368803, Y=$memory\instruction_memory$rdmux[0][10][146]$a$12840
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][146]$a$12840 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][146]$a$12840 [31:6] $memory\instruction_memory$rdmux[0][10][146]$a$12840 [3:0] } = { 3'000 $memory\instruction_memory$rdmux[0][10][146]$a$12840 [5:4] $memory\instruction_memory$rdmux[0][10][146]$a$12840 [4] $memory\instruction_memory$rdmux[0][10][146]$a$12840 [4] $memory\instruction_memory$rdmux[0][10][146]$a$12840 [4] 1'1 $memory\instruction_memory$rdmux[0][10][146]$a$12840 [4] 1'1 $memory\instruction_memory$rdmux[0][10][146]$a$12840 [4] 3'011 $memory\instruction_memory$rdmux[0][10][146]$a$12840 [4] $memory\instruction_memory$rdmux[0][10][146]$a$12840 [5] 1'1 $memory\instruction_memory$rdmux[0][10][146]$a$12840 [4] 3'101 $memory\instruction_memory$rdmux[0][10][146]$a$12840 [4] $memory\instruction_memory$rdmux[0][10][146]$a$12840 [4] $memory\instruction_memory$rdmux[0][10][146]$a$12840 [4] $memory\instruction_memory$rdmux[0][10][146]$a$12840 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][21]$15536:
      Old ports: A=32'11111110010001000010011110000011, B=1542035, Y=$memory\instruction_memory$rdmux[0][10][10]$b$12433
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][10]$b$12433 [13] $memory\instruction_memory$rdmux[0][10][10]$b$12433 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][10]$b$12433 [31:14] $memory\instruction_memory$rdmux[0][10][10]$b$12433 [12:5] $memory\instruction_memory$rdmux[0][10][10]$b$12433 [3:0] } = { $memory\instruction_memory$rdmux[0][10][10]$b$12433 [13] $memory\instruction_memory$rdmux[0][10][10]$b$12433 [13] $memory\instruction_memory$rdmux[0][10][10]$b$12433 [13] $memory\instruction_memory$rdmux[0][10][10]$b$12433 [13] $memory\instruction_memory$rdmux[0][10][10]$b$12433 [13] $memory\instruction_memory$rdmux[0][10][10]$b$12433 [13] $memory\instruction_memory$rdmux[0][10][10]$b$12433 [13] 2'00 $memory\instruction_memory$rdmux[0][10][10]$b$12433 [13] 1'0 $memory\instruction_memory$rdmux[0][10][10]$b$12433 [4] 2'01 $memory\instruction_memory$rdmux[0][10][10]$b$12433 [4] $memory\instruction_memory$rdmux[0][10][10]$b$12433 [4] $memory\instruction_memory$rdmux[0][10][10]$b$12433 [4] 13'0001111000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][18]$15527:
      Old ports: A=32'11111100110001000010011100000011, B=32'11111110010001000010011110000011, Y=$memory\instruction_memory$rdmux[0][10][9]$a$12429
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][9]$a$12429 [23] $memory\instruction_memory$rdmux[0][10][9]$a$12429 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][9]$a$12429 [31:24] $memory\instruction_memory$rdmux[0][10][9]$a$12429 [22:8] $memory\instruction_memory$rdmux[0][10][9]$a$12429 [6:0] } = { 6'111111 $memory\instruction_memory$rdmux[0][10][9]$a$12429 [7] 23'01000100001001110000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][51]$15626:
      Old ports: A=2594707, B=32'11111111000001000000011100010011, Y=$memory\instruction_memory$rdmux[0][10][25]$b$12478
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][25]$b$12478 [24] $memory\instruction_memory$rdmux[0][10][25]$b$12478 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][25]$b$12478 [31:25] $memory\instruction_memory$rdmux[0][10][25]$b$12478 [23:8] $memory\instruction_memory$rdmux[0][10][25]$b$12478 [6:0] } = { $memory\instruction_memory$rdmux[0][10][25]$b$12478 [24] $memory\instruction_memory$rdmux[0][10][25]$b$12478 [24] $memory\instruction_memory$rdmux[0][10][25]$b$12478 [24] $memory\instruction_memory$rdmux[0][10][25]$b$12478 [24] $memory\instruction_memory$rdmux[0][10][25]$b$12478 [24] $memory\instruction_memory$rdmux[0][10][25]$b$12478 [24] $memory\instruction_memory$rdmux[0][10][25]$b$12478 [24] 2'00 $memory\instruction_memory$rdmux[0][10][25]$b$12478 [7] 3'001 $memory\instruction_memory$rdmux[0][10][25]$b$12478 [7] $memory\instruction_memory$rdmux[0][10][25]$b$12478 [7] $memory\instruction_memory$rdmux[0][10][25]$b$12478 [7] 2'00 $memory\instruction_memory$rdmux[0][10][25]$b$12478 [7] 11'01110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][298]$16367:
      Old ports: A=32'11111111111101010000010100010011, B=10777651, Y=$memory\instruction_memory$rdmux[0][10][149]$a$12849
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][149]$a$12849 [8] $memory\instruction_memory$rdmux[0][10][149]$a$12849 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][149]$a$12849 [31:9] $memory\instruction_memory$rdmux[0][10][149]$a$12849 [7:6] $memory\instruction_memory$rdmux[0][10][149]$a$12849 [4:0] } = { $memory\instruction_memory$rdmux[0][10][149]$a$12849 [8] $memory\instruction_memory$rdmux[0][10][149]$a$12849 [8] $memory\instruction_memory$rdmux[0][10][149]$a$12849 [8] $memory\instruction_memory$rdmux[0][10][149]$a$12849 [8] $memory\instruction_memory$rdmux[0][10][149]$a$12849 [8] $memory\instruction_memory$rdmux[0][10][149]$a$12849 [8] $memory\instruction_memory$rdmux[0][10][149]$a$12849 [8] $memory\instruction_memory$rdmux[0][10][149]$a$12849 [8] 1'1 $memory\instruction_memory$rdmux[0][10][149]$a$12849 [8] 1'1 $memory\instruction_memory$rdmux[0][10][149]$a$12849 [8] 3'010 $memory\instruction_memory$rdmux[0][10][149]$a$12849 [8] 1'0 $memory\instruction_memory$rdmux[0][10][149]$a$12849 [5] $memory\instruction_memory$rdmux[0][10][149]$a$12849 [5] $memory\instruction_memory$rdmux[0][10][149]$a$12849 [5] 10'0100010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][111]$15806:
      Old ports: A=32'11111110110001000010011100000011, B=2561811, Y=$memory\instruction_memory$rdmux[0][10][55]$b$12568
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][55]$b$12568 [13] $memory\instruction_memory$rdmux[0][10][55]$b$12568 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][55]$b$12568 [31:14] $memory\instruction_memory$rdmux[0][10][55]$b$12568 [12:5] $memory\instruction_memory$rdmux[0][10][55]$b$12568 [3:0] } = { $memory\instruction_memory$rdmux[0][10][55]$b$12568 [13] $memory\instruction_memory$rdmux[0][10][55]$b$12568 [13] $memory\instruction_memory$rdmux[0][10][55]$b$12568 [13] $memory\instruction_memory$rdmux[0][10][55]$b$12568 [13] $memory\instruction_memory$rdmux[0][10][55]$b$12568 [13] $memory\instruction_memory$rdmux[0][10][55]$b$12568 [13] $memory\instruction_memory$rdmux[0][10][55]$b$12568 [13] 1'0 $memory\instruction_memory$rdmux[0][10][55]$b$12568 [13] $memory\instruction_memory$rdmux[0][10][55]$b$12568 [13] $memory\instruction_memory$rdmux[0][10][55]$b$12568 [4] 3'001 $memory\instruction_memory$rdmux[0][10][55]$b$12568 [4] $memory\instruction_memory$rdmux[0][10][55]$b$12568 [4] 2'00 $memory\instruction_memory$rdmux[0][10][55]$b$12568 [4] 11'01110000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][53]$15632:
      Old ports: A=32'11111110110001000010011100000011, B=49762915, Y=$memory\instruction_memory$rdmux[0][10][26]$b$12481
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][26]$b$12481 [8] $memory\instruction_memory$rdmux[0][10][26]$b$12481 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][26]$b$12481 [31:9] $memory\instruction_memory$rdmux[0][10][26]$b$12481 [7:6] $memory\instruction_memory$rdmux[0][10][26]$b$12481 [4:0] } = { $memory\instruction_memory$rdmux[0][10][26]$b$12481 [8] $memory\instruction_memory$rdmux[0][10][26]$b$12481 [8] $memory\instruction_memory$rdmux[0][10][26]$b$12481 [8] $memory\instruction_memory$rdmux[0][10][26]$b$12481 [8] $memory\instruction_memory$rdmux[0][10][26]$b$12481 [8] $memory\instruction_memory$rdmux[0][10][26]$b$12481 [8] 4'1011 $memory\instruction_memory$rdmux[0][10][26]$b$12481 [5] $memory\instruction_memory$rdmux[0][10][26]$b$12481 [5] 2'01 $memory\instruction_memory$rdmux[0][10][26]$b$12481 [5] $memory\instruction_memory$rdmux[0][10][26]$b$12481 [5] 1'0 $memory\instruction_memory$rdmux[0][10][26]$b$12481 [5] $memory\instruction_memory$rdmux[0][10][26]$b$12481 [8] $memory\instruction_memory$rdmux[0][10][26]$b$12481 [5] 1'0 $memory\instruction_memory$rdmux[0][10][26]$b$12481 [8] 2'10 $memory\instruction_memory$rdmux[0][10][26]$b$12481 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][52]$15629:
      Old ports: A=16189363, B=32'11111110100001111010011110000011, Y=$memory\instruction_memory$rdmux[0][10][26]$a$12480
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][26]$a$12480 [13] $memory\instruction_memory$rdmux[0][10][26]$a$12480 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][26]$a$12480 [31:14] $memory\instruction_memory$rdmux[0][10][26]$a$12480 [12:5] $memory\instruction_memory$rdmux[0][10][26]$a$12480 [3:0] } = { $memory\instruction_memory$rdmux[0][10][26]$a$12480 [13] $memory\instruction_memory$rdmux[0][10][26]$a$12480 [13] $memory\instruction_memory$rdmux[0][10][26]$a$12480 [13] $memory\instruction_memory$rdmux[0][10][26]$a$12480 [13] $memory\instruction_memory$rdmux[0][10][26]$a$12480 [13] $memory\instruction_memory$rdmux[0][10][26]$a$12480 [13] $memory\instruction_memory$rdmux[0][10][26]$a$12480 [13] 2'01 $memory\instruction_memory$rdmux[0][10][26]$a$12480 [4] $memory\instruction_memory$rdmux[0][10][26]$a$12480 [4] $memory\instruction_memory$rdmux[0][10][26]$a$12480 [4] 4'0111 $memory\instruction_memory$rdmux[0][10][26]$a$12480 [13] 8'00011110 $memory\instruction_memory$rdmux[0][10][26]$a$12480 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][33]$15572:
      Old ports: A=32'11111110000001000010011100000011, B=552051747, Y=$memory\instruction_memory$rdmux[0][10][16]$b$12451
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][16]$b$12451 [8] $memory\instruction_memory$rdmux[0][10][16]$b$12451 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][16]$b$12451 [31:9] $memory\instruction_memory$rdmux[0][10][16]$b$12451 [7:6] $memory\instruction_memory$rdmux[0][10][16]$b$12451 [4:0] } = { $memory\instruction_memory$rdmux[0][10][16]$b$12451 [8] $memory\instruction_memory$rdmux[0][10][16]$b$12451 [8] 1'1 $memory\instruction_memory$rdmux[0][10][16]$b$12451 [8] $memory\instruction_memory$rdmux[0][10][16]$b$12451 [8] $memory\instruction_memory$rdmux[0][10][16]$b$12451 [8] $memory\instruction_memory$rdmux[0][10][16]$b$12451 [8] 1'0 $memory\instruction_memory$rdmux[0][10][16]$b$12451 [5] $memory\instruction_memory$rdmux[0][10][16]$b$12451 [5] $memory\instruction_memory$rdmux[0][10][16]$b$12451 [5] 3'001 $memory\instruction_memory$rdmux[0][10][16]$b$12451 [5] $memory\instruction_memory$rdmux[0][10][16]$b$12451 [5] $memory\instruction_memory$rdmux[0][10][16]$b$12451 [5] 5'01001 $memory\instruction_memory$rdmux[0][10][16]$b$12451 [8] 7'0000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][161]$15956:
      Old ports: A=32'10000001000000010000000100010011, B=2115053091, Y=$memory\instruction_memory$rdmux[0][10][80]$b$12643
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][80]$b$12643 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][80]$b$12643 [31:6] $memory\instruction_memory$rdmux[0][10][80]$b$12643 [3:0] } = { $memory\instruction_memory$rdmux[0][10][80]$b$12643 [4] $memory\instruction_memory$rdmux[0][10][80]$b$12643 [5] $memory\instruction_memory$rdmux[0][10][80]$b$12643 [5] $memory\instruction_memory$rdmux[0][10][80]$b$12643 [5] $memory\instruction_memory$rdmux[0][10][80]$b$12643 [5] $memory\instruction_memory$rdmux[0][10][80]$b$12643 [5] $memory\instruction_memory$rdmux[0][10][80]$b$12643 [5:4] 3'000 $memory\instruction_memory$rdmux[0][10][80]$b$12643 [5] 6'000100 $memory\instruction_memory$rdmux[0][10][80]$b$12643 [5] 2'00 $memory\instruction_memory$rdmux[0][10][80]$b$12643 [5] $memory\instruction_memory$rdmux[0][10][80]$b$12643 [5:4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][218]$16127:
      Old ports: A=492819, B=432013551, Y=$memory\instruction_memory$rdmux[0][10][109]$a$12729
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][109]$a$12729 [4] $memory\instruction_memory$rdmux[0][10][109]$a$12729 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][109]$a$12729 [31:5] $memory\instruction_memory$rdmux[0][10][109]$a$12729 [3] $memory\instruction_memory$rdmux[0][10][109]$a$12729 [1:0] } = { 3'000 $memory\instruction_memory$rdmux[0][10][109]$a$12729 [2] $memory\instruction_memory$rdmux[0][10][109]$a$12729 [2] 2'00 $memory\instruction_memory$rdmux[0][10][109]$a$12729 [2] $memory\instruction_memory$rdmux[0][10][109]$a$12729 [2] $memory\instruction_memory$rdmux[0][10][109]$a$12729 [2] 3'000 $memory\instruction_memory$rdmux[0][10][109]$a$12729 [4] $memory\instruction_memory$rdmux[0][10][109]$a$12729 [4] $memory\instruction_memory$rdmux[0][10][109]$a$12729 [4] $memory\instruction_memory$rdmux[0][10][109]$a$12729 [4] 4'0000 $memory\instruction_memory$rdmux[0][10][109]$a$12729 [4] 1'0 $memory\instruction_memory$rdmux[0][10][109]$a$12729 [4] $memory\instruction_memory$rdmux[0][10][109]$a$12729 [2] $memory\instruction_memory$rdmux[0][10][109]$a$12729 [2] $memory\instruction_memory$rdmux[0][10][109]$a$12729 [2] $memory\instruction_memory$rdmux[0][10][109]$a$12729 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][275]$16298:
      Old ports: A=32'10000000000000000000010100110111, B=32'11111111111101010100010100010011, Y=$memory\instruction_memory$rdmux[0][10][137]$b$12814
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][137]$b$12814 [14] $memory\instruction_memory$rdmux[0][10][137]$b$12814 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][137]$b$12814 [31:15] $memory\instruction_memory$rdmux[0][10][137]$b$12814 [13:3] $memory\instruction_memory$rdmux[0][10][137]$b$12814 [1:0] } = { 1'1 $memory\instruction_memory$rdmux[0][10][137]$b$12814 [14] $memory\instruction_memory$rdmux[0][10][137]$b$12814 [14] $memory\instruction_memory$rdmux[0][10][137]$b$12814 [14] $memory\instruction_memory$rdmux[0][10][137]$b$12814 [14] $memory\instruction_memory$rdmux[0][10][137]$b$12814 [14] $memory\instruction_memory$rdmux[0][10][137]$b$12814 [14] $memory\instruction_memory$rdmux[0][10][137]$b$12814 [14] $memory\instruction_memory$rdmux[0][10][137]$b$12814 [14] $memory\instruction_memory$rdmux[0][10][137]$b$12814 [14] $memory\instruction_memory$rdmux[0][10][137]$b$12814 [14] $memory\instruction_memory$rdmux[0][10][137]$b$12814 [14] 1'0 $memory\instruction_memory$rdmux[0][10][137]$b$12814 [14] 1'0 $memory\instruction_memory$rdmux[0][10][137]$b$12814 [14] 9'000010100 $memory\instruction_memory$rdmux[0][10][137]$b$12814 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][245]$16208:
      Old ports: A=24467091, B=8390583, Y=$memory\instruction_memory$rdmux[0][10][122]$b$12769
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][122]$b$12769 [12] $memory\instruction_memory$rdmux[0][10][122]$b$12769 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][122]$b$12769 [31:13] $memory\instruction_memory$rdmux[0][10][122]$b$12769 [11:3] $memory\instruction_memory$rdmux[0][10][122]$b$12769 [1:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][10][122]$b$12769 [12] $memory\instruction_memory$rdmux[0][10][122]$b$12769 [2] $memory\instruction_memory$rdmux[0][10][122]$b$12769 [12] $memory\instruction_memory$rdmux[0][10][122]$b$12769 [12] $memory\instruction_memory$rdmux[0][10][122]$b$12769 [12] 1'0 $memory\instruction_memory$rdmux[0][10][122]$b$12769 [12] 1'0 $memory\instruction_memory$rdmux[0][10][122]$b$12769 [12] 1'0 $memory\instruction_memory$rdmux[0][10][122]$b$12769 [12] 4'0011 $memory\instruction_memory$rdmux[0][10][122]$b$12769 [2] 2'10 $memory\instruction_memory$rdmux[0][10][122]$b$12769 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][258]$16247:
      Old ports: A=32'11111110000001110000000011100011, B=32'11111111111100000000010100010011, Y=$memory\instruction_memory$rdmux[0][10][129]$a$12789
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][129]$a$12789 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][129]$a$12789 [31:6] $memory\instruction_memory$rdmux[0][10][129]$a$12789 [3:0] } = { 7'1111111 $memory\instruction_memory$rdmux[0][10][129]$a$12789 [4] $memory\instruction_memory$rdmux[0][10][129]$a$12789 [4] $memory\instruction_memory$rdmux[0][10][129]$a$12789 [4] $memory\instruction_memory$rdmux[0][10][129]$a$12789 [4] $memory\instruction_memory$rdmux[0][10][129]$a$12789 [4] 1'0 $memory\instruction_memory$rdmux[0][10][129]$a$12789 [5] $memory\instruction_memory$rdmux[0][10][129]$a$12789 [5] $memory\instruction_memory$rdmux[0][10][129]$a$12789 [5] 5'00000 $memory\instruction_memory$rdmux[0][10][129]$a$12789 [4] 1'0 $memory\instruction_memory$rdmux[0][10][129]$a$12789 [4] $memory\instruction_memory$rdmux[0][10][129]$a$12789 [5] $memory\instruction_memory$rdmux[0][10][129]$a$12789 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][10]$15503:
      Old ports: A=501635, B=32'11111110110001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][5]$a$12417
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][5]$a$12417 [22] $memory\instruction_memory$rdmux[0][10][5]$a$12417 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][5]$a$12417 [31:23] $memory\instruction_memory$rdmux[0][10][5]$a$12417 [21:8] $memory\instruction_memory$rdmux[0][10][5]$a$12417 [6:0] } = { $memory\instruction_memory$rdmux[0][10][5]$a$12417 [22] $memory\instruction_memory$rdmux[0][10][5]$a$12417 [22] $memory\instruction_memory$rdmux[0][10][5]$a$12417 [22] $memory\instruction_memory$rdmux[0][10][5]$a$12417 [22] $memory\instruction_memory$rdmux[0][10][5]$a$12417 [22] $memory\instruction_memory$rdmux[0][10][5]$a$12417 [22] $memory\instruction_memory$rdmux[0][10][5]$a$12417 [22] 1'0 $memory\instruction_memory$rdmux[0][10][5]$a$12417 [22] 4'0001 $memory\instruction_memory$rdmux[0][10][5]$a$12417 [7] $memory\instruction_memory$rdmux[0][10][5]$a$12417 [7] $memory\instruction_memory$rdmux[0][10][5]$a$12417 [7] 14'01001110000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][189]$16040:
      Old ports: A=460179, B=492819, Y=$memory\instruction_memory$rdmux[0][10][94]$b$12685
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][94]$b$12685 [15] $memory\instruction_memory$rdmux[0][10][94]$b$12685 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][94]$b$12685 [31:16] $memory\instruction_memory$rdmux[0][10][94]$b$12685 [14:8] $memory\instruction_memory$rdmux[0][10][94]$b$12685 [6:0] } = 30'000000000000011100001010010011
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][198]$16067:
      Old ports: A=449283987, B=32'11111111000001000000011100010011, Y=$memory\instruction_memory$rdmux[0][10][99]$a$12699
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][99]$a$12699 [24] $memory\instruction_memory$rdmux[0][10][99]$a$12699 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][99]$a$12699 [31:25] $memory\instruction_memory$rdmux[0][10][99]$a$12699 [23:8] $memory\instruction_memory$rdmux[0][10][99]$a$12699 [6:0] } = { $memory\instruction_memory$rdmux[0][10][99]$a$12699 [24] $memory\instruction_memory$rdmux[0][10][99]$a$12699 [24] $memory\instruction_memory$rdmux[0][10][99]$a$12699 [24] 2'11 $memory\instruction_memory$rdmux[0][10][99]$a$12699 [24] 1'1 $memory\instruction_memory$rdmux[0][10][99]$a$12699 [7] $memory\instruction_memory$rdmux[0][10][99]$a$12699 [7] 4'0001 $memory\instruction_memory$rdmux[0][10][99]$a$12699 [7] $memory\instruction_memory$rdmux[0][10][99]$a$12699 [7] $memory\instruction_memory$rdmux[0][10][99]$a$12699 [7] 14'00001110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][144]$15905:
      Old ports: A=15179811, B=32'11111100100001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][72]$a$12618
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][72]$a$12618 [8] $memory\instruction_memory$rdmux[0][10][72]$a$12618 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][72]$a$12618 [31:9] $memory\instruction_memory$rdmux[0][10][72]$a$12618 [7:6] $memory\instruction_memory$rdmux[0][10][72]$a$12618 [4:0] } = { $memory\instruction_memory$rdmux[0][10][72]$a$12618 [8] $memory\instruction_memory$rdmux[0][10][72]$a$12618 [8] $memory\instruction_memory$rdmux[0][10][72]$a$12618 [8] $memory\instruction_memory$rdmux[0][10][72]$a$12618 [8] $memory\instruction_memory$rdmux[0][10][72]$a$12618 [8] $memory\instruction_memory$rdmux[0][10][72]$a$12618 [8] 3'001 $memory\instruction_memory$rdmux[0][10][72]$a$12618 [5] $memory\instruction_memory$rdmux[0][10][72]$a$12618 [5] 3'001 $memory\instruction_memory$rdmux[0][10][72]$a$12618 [5] $memory\instruction_memory$rdmux[0][10][72]$a$12618 [5] $memory\instruction_memory$rdmux[0][10][72]$a$12618 [5] 4'0100 $memory\instruction_memory$rdmux[0][10][72]$a$12618 [8] $memory\instruction_memory$rdmux[0][10][72]$a$12618 [8] 7'0000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][227]$16154:
      Old ports: A=32'11111110111101000010001000100011, B=8388719, Y=$memory\instruction_memory$rdmux[0][10][113]$b$12742
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][113]$b$12742 [9] $memory\instruction_memory$rdmux[0][10][113]$b$12742 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][113]$b$12742 [31:10] $memory\instruction_memory$rdmux[0][10][113]$b$12742 [8:3] $memory\instruction_memory$rdmux[0][10][113]$b$12742 [1:0] } = { $memory\instruction_memory$rdmux[0][10][113]$b$12742 [9] $memory\instruction_memory$rdmux[0][10][113]$b$12742 [9] $memory\instruction_memory$rdmux[0][10][113]$b$12742 [9] $memory\instruction_memory$rdmux[0][10][113]$b$12742 [9] $memory\instruction_memory$rdmux[0][10][113]$b$12742 [9] $memory\instruction_memory$rdmux[0][10][113]$b$12742 [9] $memory\instruction_memory$rdmux[0][10][113]$b$12742 [9] 2'01 $memory\instruction_memory$rdmux[0][10][113]$b$12742 [9] $memory\instruction_memory$rdmux[0][10][113]$b$12742 [9] $memory\instruction_memory$rdmux[0][10][113]$b$12742 [9] 1'0 $memory\instruction_memory$rdmux[0][10][113]$b$12742 [9] 4'0000 $memory\instruction_memory$rdmux[0][10][113]$b$12742 [9] 5'00000 $memory\instruction_memory$rdmux[0][10][113]$b$12742 [2] 2'10 $memory\instruction_memory$rdmux[0][10][113]$b$12742 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][294]$16355:
      Old ports: A=10753075, B=32'11111111111101110000011100010011, Y=$memory\instruction_memory$rdmux[0][10][147]$a$12843
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][147]$a$12843 [8] $memory\instruction_memory$rdmux[0][10][147]$a$12843 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][147]$a$12843 [31:9] $memory\instruction_memory$rdmux[0][10][147]$a$12843 [7:6] $memory\instruction_memory$rdmux[0][10][147]$a$12843 [4:0] } = { $memory\instruction_memory$rdmux[0][10][147]$a$12843 [8] $memory\instruction_memory$rdmux[0][10][147]$a$12843 [8] $memory\instruction_memory$rdmux[0][10][147]$a$12843 [8] $memory\instruction_memory$rdmux[0][10][147]$a$12843 [8] $memory\instruction_memory$rdmux[0][10][147]$a$12843 [8] $memory\instruction_memory$rdmux[0][10][147]$a$12843 [8] $memory\instruction_memory$rdmux[0][10][147]$a$12843 [8] $memory\instruction_memory$rdmux[0][10][147]$a$12843 [8] 1'1 $memory\instruction_memory$rdmux[0][10][147]$a$12843 [8] 1'1 $memory\instruction_memory$rdmux[0][10][147]$a$12843 [8] 2'01 $memory\instruction_memory$rdmux[0][10][147]$a$12843 [8] $memory\instruction_memory$rdmux[0][10][147]$a$12843 [8] 3'000 $memory\instruction_memory$rdmux[0][10][147]$a$12843 [5] 2'01 $memory\instruction_memory$rdmux[0][10][147]$a$12843 [8] 7'0010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][74]$15695:
      Old ports: A=32'11111110100001000010011110000011, B=2594707, Y=$memory\instruction_memory$rdmux[0][10][37]$a$12513
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][37]$a$12513 [13] $memory\instruction_memory$rdmux[0][10][37]$a$12513 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][37]$a$12513 [31:14] $memory\instruction_memory$rdmux[0][10][37]$a$12513 [12:5] $memory\instruction_memory$rdmux[0][10][37]$a$12513 [3:0] } = { $memory\instruction_memory$rdmux[0][10][37]$a$12513 [13] $memory\instruction_memory$rdmux[0][10][37]$a$12513 [13] $memory\instruction_memory$rdmux[0][10][37]$a$12513 [13] $memory\instruction_memory$rdmux[0][10][37]$a$12513 [13] $memory\instruction_memory$rdmux[0][10][37]$a$12513 [13] $memory\instruction_memory$rdmux[0][10][37]$a$12513 [13] $memory\instruction_memory$rdmux[0][10][37]$a$12513 [13] 1'0 $memory\instruction_memory$rdmux[0][10][37]$a$12513 [13] 1'0 $memory\instruction_memory$rdmux[0][10][37]$a$12513 [4] 3'001 $memory\instruction_memory$rdmux[0][10][37]$a$12513 [4] $memory\instruction_memory$rdmux[0][10][37]$a$12513 [4] $memory\instruction_memory$rdmux[0][10][37]$a$12513 [4] 1'0 $memory\instruction_memory$rdmux[0][10][37]$a$12513 [4] 11'01111000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][76]$15701:
      Old ports: A=32'11111110111101000010001000100011, B=32'11111110100001000010011110000011, Y=$memory\instruction_memory$rdmux[0][10][38]$a$12516
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][38]$a$12516 [7] $memory\instruction_memory$rdmux[0][10][38]$a$12516 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][38]$a$12516 [31:8] $memory\instruction_memory$rdmux[0][10][38]$a$12516 [6] $memory\instruction_memory$rdmux[0][10][38]$a$12516 [4:0] } = { 9'111111101 $memory\instruction_memory$rdmux[0][10][38]$a$12516 [5] $memory\instruction_memory$rdmux[0][10][38]$a$12516 [5] $memory\instruction_memory$rdmux[0][10][38]$a$12516 [5] 9'010000100 $memory\instruction_memory$rdmux[0][10][38]$a$12516 [7] 1'1 $memory\instruction_memory$rdmux[0][10][38]$a$12516 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][66]$15671:
      Old ports: A=8388719, B=1939, Y=$memory\instruction_memory$rdmux[0][10][33]$a$12501
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][33]$a$12501 [4] $memory\instruction_memory$rdmux[0][10][33]$a$12501 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][33]$a$12501 [31:5] $memory\instruction_memory$rdmux[0][10][33]$a$12501 [3] $memory\instruction_memory$rdmux[0][10][33]$a$12501 [1:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][33]$a$12501 [2] 12'000000000000 $memory\instruction_memory$rdmux[0][10][33]$a$12501 [4] $memory\instruction_memory$rdmux[0][10][33]$a$12501 [4] $memory\instruction_memory$rdmux[0][10][33]$a$12501 [4] $memory\instruction_memory$rdmux[0][10][33]$a$12501 [4] $memory\instruction_memory$rdmux[0][10][33]$a$12501 [2] $memory\instruction_memory$rdmux[0][10][33]$a$12501 [2] $memory\instruction_memory$rdmux[0][10][33]$a$12501 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][221]$16136:
      Old ports: A=3147667, B=49748579, Y=$memory\instruction_memory$rdmux[0][10][110]$b$12733
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][110]$b$12733 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][110]$b$12733 [31:6] $memory\instruction_memory$rdmux[0][10][110]$b$12733 [3:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][10][110]$b$12733 [5] 1'0 $memory\instruction_memory$rdmux[0][10][110]$b$12733 [5] $memory\instruction_memory$rdmux[0][10][110]$b$12733 [5] 3'110 $memory\instruction_memory$rdmux[0][10][110]$b$12733 [5] $memory\instruction_memory$rdmux[0][10][110]$b$12733 [5] $memory\instruction_memory$rdmux[0][10][110]$b$12733 [5] 3'000 $memory\instruction_memory$rdmux[0][10][110]$b$12733 [5] $memory\instruction_memory$rdmux[0][10][110]$b$12733 [5:4] 1'1 $memory\instruction_memory$rdmux[0][10][110]$b$12733 [4] $memory\instruction_memory$rdmux[0][10][110]$b$12733 [4] $memory\instruction_memory$rdmux[0][10][110]$b$12733 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][75]$15698:
      Old ports: A=16189363, B=501635, Y=$memory\instruction_memory$rdmux[0][10][37]$b$12514
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][37]$b$12514 [13] $memory\instruction_memory$rdmux[0][10][37]$b$12514 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][37]$b$12514 [31:14] $memory\instruction_memory$rdmux[0][10][37]$b$12514 [12:5] $memory\instruction_memory$rdmux[0][10][37]$b$12514 [3:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][37]$b$12514 [4] $memory\instruction_memory$rdmux[0][10][37]$b$12514 [4] $memory\instruction_memory$rdmux[0][10][37]$b$12514 [4] $memory\instruction_memory$rdmux[0][10][37]$b$12514 [4] 4'0111 $memory\instruction_memory$rdmux[0][10][37]$b$12514 [13] 8'00011110 $memory\instruction_memory$rdmux[0][10][37]$b$12514 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][117]$15824:
      Old ports: A=16031779, B=32'11111110110001000010011110000011, Y=$memory\instruction_memory$rdmux[0][10][58]$b$12577
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][58]$b$12577 [7] $memory\instruction_memory$rdmux[0][10][58]$b$12577 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][58]$b$12577 [31:8] $memory\instruction_memory$rdmux[0][10][58]$b$12577 [6] $memory\instruction_memory$rdmux[0][10][58]$b$12577 [4:0] } = { $memory\instruction_memory$rdmux[0][10][58]$b$12577 [7] $memory\instruction_memory$rdmux[0][10][58]$b$12577 [7] $memory\instruction_memory$rdmux[0][10][58]$b$12577 [7] $memory\instruction_memory$rdmux[0][10][58]$b$12577 [7] $memory\instruction_memory$rdmux[0][10][58]$b$12577 [7] $memory\instruction_memory$rdmux[0][10][58]$b$12577 [7] $memory\instruction_memory$rdmux[0][10][58]$b$12577 [7] 3'011 $memory\instruction_memory$rdmux[0][10][58]$b$12577 [5] $memory\instruction_memory$rdmux[0][10][58]$b$12577 [5] 4'0100 $memory\instruction_memory$rdmux[0][10][58]$b$12577 [5] 4'0100 $memory\instruction_memory$rdmux[0][10][58]$b$12577 [7] $memory\instruction_memory$rdmux[0][10][58]$b$12577 [7] $memory\instruction_memory$rdmux[0][10][58]$b$12577 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][81]$15716:
      Old ports: A=32'11111110010001000010011100000011, B=48746595, Y=$memory\instruction_memory$rdmux[0][10][40]$b$12523
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][40]$b$12523 [8] $memory\instruction_memory$rdmux[0][10][40]$b$12523 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][40]$b$12523 [31:9] $memory\instruction_memory$rdmux[0][10][40]$b$12523 [7:6] $memory\instruction_memory$rdmux[0][10][40]$b$12523 [4:0] } = { $memory\instruction_memory$rdmux[0][10][40]$b$12523 [8] $memory\instruction_memory$rdmux[0][10][40]$b$12523 [8] $memory\instruction_memory$rdmux[0][10][40]$b$12523 [8] $memory\instruction_memory$rdmux[0][10][40]$b$12523 [8] $memory\instruction_memory$rdmux[0][10][40]$b$12523 [8] $memory\instruction_memory$rdmux[0][10][40]$b$12523 [8] 2'10 $memory\instruction_memory$rdmux[0][10][40]$b$12523 [5] 1'1 $memory\instruction_memory$rdmux[0][10][40]$b$12523 [5] 3'001 $memory\instruction_memory$rdmux[0][10][40]$b$12523 [5] $memory\instruction_memory$rdmux[0][10][40]$b$12523 [5] $memory\instruction_memory$rdmux[0][10][40]$b$12523 [5] $memory\instruction_memory$rdmux[0][10][40]$b$12523 [5] $memory\instruction_memory$rdmux[0][10][40]$b$12523 [8] $memory\instruction_memory$rdmux[0][10][40]$b$12523 [5] 1'0 $memory\instruction_memory$rdmux[0][10][40]$b$12523 [8] $memory\instruction_memory$rdmux[0][10][40]$b$12523 [8] 1'0 $memory\instruction_memory$rdmux[0][10][40]$b$12523 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][120]$15833:
      Old ports: A=32'11110100111001111101100011100011, B=19, Y=$memory\instruction_memory$rdmux[0][10][60]$a$12582
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][60]$a$12582 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][60]$a$12582 [31:6] $memory\instruction_memory$rdmux[0][10][60]$a$12582 [3:0] } = { $memory\instruction_memory$rdmux[0][10][60]$a$12582 [5] $memory\instruction_memory$rdmux[0][10][60]$a$12582 [5] $memory\instruction_memory$rdmux[0][10][60]$a$12582 [5] $memory\instruction_memory$rdmux[0][10][60]$a$12582 [5] 1'0 $memory\instruction_memory$rdmux[0][10][60]$a$12582 [5] 2'00 $memory\instruction_memory$rdmux[0][10][60]$a$12582 [5] $memory\instruction_memory$rdmux[0][10][60]$a$12582 [5] $memory\instruction_memory$rdmux[0][10][60]$a$12582 [5] 2'00 $memory\instruction_memory$rdmux[0][10][60]$a$12582 [5] $memory\instruction_memory$rdmux[0][10][60]$a$12582 [5] $memory\instruction_memory$rdmux[0][10][60]$a$12582 [5] $memory\instruction_memory$rdmux[0][10][60]$a$12582 [5] $memory\instruction_memory$rdmux[0][10][60]$a$12582 [5] 1'0 $memory\instruction_memory$rdmux[0][10][60]$a$12582 [5] $memory\instruction_memory$rdmux[0][10][60]$a$12582 [5] 3'000 $memory\instruction_memory$rdmux[0][10][60]$a$12582 [5] $memory\instruction_memory$rdmux[0][10][60]$a$12582 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][300]$16373:
      Old ports: A=10777907, B=24614803, Y=$memory\instruction_memory$rdmux[0][10][150]$a$12852
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][150]$a$12852 [7] $memory\instruction_memory$rdmux[0][10][150]$a$12852 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][150]$a$12852 [31:8] $memory\instruction_memory$rdmux[0][10][150]$a$12852 [6] $memory\instruction_memory$rdmux[0][10][150]$a$12852 [4:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][10][150]$a$12852 [7] $memory\instruction_memory$rdmux[0][10][150]$a$12852 [5] $memory\instruction_memory$rdmux[0][10][150]$a$12852 [7] 1'1 $memory\instruction_memory$rdmux[0][10][150]$a$12852 [7] 2'01 $memory\instruction_memory$rdmux[0][10][150]$a$12852 [7] $memory\instruction_memory$rdmux[0][10][150]$a$12852 [7] $memory\instruction_memory$rdmux[0][10][150]$a$12852 [7] $memory\instruction_memory$rdmux[0][10][150]$a$12852 [5] $memory\instruction_memory$rdmux[0][10][150]$a$12852 [5] 3'101 $memory\instruction_memory$rdmux[0][10][150]$a$12852 [7] 7'1010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][87]$15734:
      Old ports: A=32'11111110100001000010011100000011, B=132122515, Y=$memory\instruction_memory$rdmux[0][10][43]$b$12532
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][43]$b$12532 [13] $memory\instruction_memory$rdmux[0][10][43]$b$12532 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][43]$b$12532 [31:14] $memory\instruction_memory$rdmux[0][10][43]$b$12532 [12:5] $memory\instruction_memory$rdmux[0][10][43]$b$12532 [3:0] } = { $memory\instruction_memory$rdmux[0][10][43]$b$12532 [13] $memory\instruction_memory$rdmux[0][10][43]$b$12532 [13] $memory\instruction_memory$rdmux[0][10][43]$b$12532 [13] $memory\instruction_memory$rdmux[0][10][43]$b$12532 [13] $memory\instruction_memory$rdmux[0][10][43]$b$12532 [13] 2'11 $memory\instruction_memory$rdmux[0][10][43]$b$12532 [4] 1'1 $memory\instruction_memory$rdmux[0][10][43]$b$12532 [4] $memory\instruction_memory$rdmux[0][10][43]$b$12532 [4] 2'00 $memory\instruction_memory$rdmux[0][10][43]$b$12532 [13] 9'000000111 $memory\instruction_memory$rdmux[0][10][43]$b$12532 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][187]$16034:
      Old ports: A=1002932115, B=32'11111111000001000000011100010011, Y=$memory\instruction_memory$rdmux[0][10][93]$b$12682
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][93]$b$12682 [26] $memory\instruction_memory$rdmux[0][10][93]$b$12682 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][93]$b$12682 [31:27] $memory\instruction_memory$rdmux[0][10][93]$b$12682 [25:8] $memory\instruction_memory$rdmux[0][10][93]$b$12682 [6:0] } = { $memory\instruction_memory$rdmux[0][10][93]$b$12682 [26] $memory\instruction_memory$rdmux[0][10][93]$b$12682 [26] 5'11111 $memory\instruction_memory$rdmux[0][10][93]$b$12682 [7] $memory\instruction_memory$rdmux[0][10][93]$b$12682 [7] 4'0001 $memory\instruction_memory$rdmux[0][10][93]$b$12682 [7] $memory\instruction_memory$rdmux[0][10][93]$b$12682 [7] $memory\instruction_memory$rdmux[0][10][93]$b$12682 [7] 14'00001110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][106]$15791:
      Old ports: A=501379, B=32'11111110110001000010011110000011, Y=$memory\instruction_memory$rdmux[0][10][53]$a$12561
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][53]$a$12561 [15] $memory\instruction_memory$rdmux[0][10][53]$a$12561 [8] }
      New connections: { $memory\instruction_memory$rdmux[0][10][53]$a$12561 [31:16] $memory\instruction_memory$rdmux[0][10][53]$a$12561 [14:9] $memory\instruction_memory$rdmux[0][10][53]$a$12561 [7:0] } = { $memory\instruction_memory$rdmux[0][10][53]$a$12561 [8] $memory\instruction_memory$rdmux[0][10][53]$a$12561 [8] $memory\instruction_memory$rdmux[0][10][53]$a$12561 [8] $memory\instruction_memory$rdmux[0][10][53]$a$12561 [8] $memory\instruction_memory$rdmux[0][10][53]$a$12561 [8] $memory\instruction_memory$rdmux[0][10][53]$a$12561 [8] $memory\instruction_memory$rdmux[0][10][53]$a$12561 [8] 1'0 $memory\instruction_memory$rdmux[0][10][53]$a$12561 [8] $memory\instruction_memory$rdmux[0][10][53]$a$12561 [8] 4'0001 $memory\instruction_memory$rdmux[0][10][53]$a$12561 [15] $memory\instruction_memory$rdmux[0][10][53]$a$12561 [15] 14'01001110000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][1]$15476:
      Old ports: A=1073807635, B=1337983087, Y=$memory\instruction_memory$rdmux[0][10][0]$b$12403
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [4] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][0]$b$12403 [31:5] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [3] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [1:0] } = { 4'0100 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [2] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [2] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [2] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [2] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [2] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [2] 5'00000 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [4] 7'0000000 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [4] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [2] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [2] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][241]$16196:
      Old ports: A=32'11111100111101000010111000100011, B=32'11111101110001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][120]$b$12763
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][120]$b$12763 [8] $memory\instruction_memory$rdmux[0][10][120]$b$12763 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][120]$b$12763 [31:9] $memory\instruction_memory$rdmux[0][10][120]$b$12763 [7:6] $memory\instruction_memory$rdmux[0][10][120]$b$12763 [4:0] } = { 7'1111110 $memory\instruction_memory$rdmux[0][10][120]$b$12763 [8] 2'11 $memory\instruction_memory$rdmux[0][10][120]$b$12763 [5] $memory\instruction_memory$rdmux[0][10][120]$b$12763 [5] 8'01000010 $memory\instruction_memory$rdmux[0][10][120]$b$12763 [5] 9'110000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][279]$16310:
      Old ports: A=48611427, B=157287955, Y=$memory\instruction_memory$rdmux[0][10][139]$b$12820
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][139]$b$12820 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][139]$b$12820 [31:6] $memory\instruction_memory$rdmux[0][10][139]$b$12820 [3:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][10][139]$b$12820 [4] 1'0 $memory\instruction_memory$rdmux[0][10][139]$b$12820 [5:4] $memory\instruction_memory$rdmux[0][10][139]$b$12820 [5] 4'1100 $memory\instruction_memory$rdmux[0][10][139]$b$12820 [5] 1'0 $memory\instruction_memory$rdmux[0][10][139]$b$12820 [5] $memory\instruction_memory$rdmux[0][10][139]$b$12820 [5] $memory\instruction_memory$rdmux[0][10][139]$b$12820 [5] 3'000 $memory\instruction_memory$rdmux[0][10][139]$b$12820 [4] $memory\instruction_memory$rdmux[0][10][139]$b$12820 [4] 2'00 $memory\instruction_memory$rdmux[0][10][139]$b$12820 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][305]$16388:
      Old ports: A=4269187, B=16843027, Y=$memory\instruction_memory$rdmux[0][10][152]$b$12859
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][152]$b$12859 [7] $memory\instruction_memory$rdmux[0][10][152]$b$12859 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][152]$b$12859 [31:8] $memory\instruction_memory$rdmux[0][10][152]$b$12859 [6:5] $memory\instruction_memory$rdmux[0][10][152]$b$12859 [3:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][10][152]$b$12859 [4] 1'0 $memory\instruction_memory$rdmux[0][10][152]$b$12859 [7] 8'00000100 $memory\instruction_memory$rdmux[0][10][152]$b$12859 [7] 2'00 $memory\instruction_memory$rdmux[0][10][152]$b$12859 [7] 1'0 $memory\instruction_memory$rdmux[0][10][152]$b$12859 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][126]$15851:
      Old ports: A=32'11111110000001000010011000100011, B=32'11111110000001000010010000100011, Y=$memory\instruction_memory$rdmux[0][10][63]$a$12591
      New ports: A=1'1, B=1'0, Y=$memory\instruction_memory$rdmux[0][10][63]$a$12591 [9]
      New connections: { $memory\instruction_memory$rdmux[0][10][63]$a$12591 [31:10] $memory\instruction_memory$rdmux[0][10][63]$a$12591 [8:0] } = 31'1111111000000100001001000100011
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][175]$15998:
      Old ports: A=32'11111101100001000010011110000011, B=499747, Y=$memory\instruction_memory$rdmux[0][10][87]$b$12664
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][87]$b$12664 [7] $memory\instruction_memory$rdmux[0][10][87]$b$12664 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][87]$b$12664 [31:8] $memory\instruction_memory$rdmux[0][10][87]$b$12664 [6] $memory\instruction_memory$rdmux[0][10][87]$b$12664 [4:0] } = { $memory\instruction_memory$rdmux[0][10][87]$b$12664 [7] $memory\instruction_memory$rdmux[0][10][87]$b$12664 [7] $memory\instruction_memory$rdmux[0][10][87]$b$12664 [7] $memory\instruction_memory$rdmux[0][10][87]$b$12664 [7] $memory\instruction_memory$rdmux[0][10][87]$b$12664 [7] $memory\instruction_memory$rdmux[0][10][87]$b$12664 [7] 1'0 $memory\instruction_memory$rdmux[0][10][87]$b$12664 [7] $memory\instruction_memory$rdmux[0][10][87]$b$12664 [7] 5'00001 $memory\instruction_memory$rdmux[0][10][87]$b$12664 [5] $memory\instruction_memory$rdmux[0][10][87]$b$12664 [5] $memory\instruction_memory$rdmux[0][10][87]$b$12664 [5] 4'0100 $memory\instruction_memory$rdmux[0][10][87]$b$12664 [7] $memory\instruction_memory$rdmux[0][10][87]$b$12664 [7] $memory\instruction_memory$rdmux[0][10][87]$b$12664 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][215]$16118:
      Old ports: A=1002932115, B=32'11111111000001000000011100010011, Y=$memory\instruction_memory$rdmux[0][10][107]$b$12724
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][107]$b$12724 [26] $memory\instruction_memory$rdmux[0][10][107]$b$12724 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][107]$b$12724 [31:27] $memory\instruction_memory$rdmux[0][10][107]$b$12724 [25:8] $memory\instruction_memory$rdmux[0][10][107]$b$12724 [6:0] } = { $memory\instruction_memory$rdmux[0][10][107]$b$12724 [26] $memory\instruction_memory$rdmux[0][10][107]$b$12724 [26] 5'11111 $memory\instruction_memory$rdmux[0][10][107]$b$12724 [7] $memory\instruction_memory$rdmux[0][10][107]$b$12724 [7] 4'0001 $memory\instruction_memory$rdmux[0][10][107]$b$12724 [7] $memory\instruction_memory$rdmux[0][10][107]$b$12724 [7] $memory\instruction_memory$rdmux[0][10][107]$b$12724 [7] 14'00001110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][37]$15584:
      Old ports: A=32871, B=32'11111100000000010000000100010011, Y=$memory\instruction_memory$rdmux[0][10][18]$b$12457
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][18]$b$12457 [4] $memory\instruction_memory$rdmux[0][10][18]$b$12457 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][18]$b$12457 [31:5] $memory\instruction_memory$rdmux[0][10][18]$b$12457 [3] $memory\instruction_memory$rdmux[0][10][18]$b$12457 [1:0] } = { $memory\instruction_memory$rdmux[0][10][18]$b$12457 [4] $memory\instruction_memory$rdmux[0][10][18]$b$12457 [4] $memory\instruction_memory$rdmux[0][10][18]$b$12457 [4] $memory\instruction_memory$rdmux[0][10][18]$b$12457 [4] $memory\instruction_memory$rdmux[0][10][18]$b$12457 [4] $memory\instruction_memory$rdmux[0][10][18]$b$12457 [4] 9'000000000 $memory\instruction_memory$rdmux[0][10][18]$b$12457 [4] $memory\instruction_memory$rdmux[0][10][18]$b$12457 [2] 6'000000 $memory\instruction_memory$rdmux[0][10][18]$b$12457 [4] 1'0 $memory\instruction_memory$rdmux[0][10][18]$b$12457 [2] $memory\instruction_memory$rdmux[0][10][18]$b$12457 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][248]$16217:
      Old ports: A=11008179, B=32855827, Y=$memory\instruction_memory$rdmux[0][10][124]$a$12774
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][124]$a$12774 [8] $memory\instruction_memory$rdmux[0][10][124]$a$12774 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][124]$a$12774 [31:9] $memory\instruction_memory$rdmux[0][10][124]$a$12774 [7:6] $memory\instruction_memory$rdmux[0][10][124]$a$12774 [4:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][10][124]$a$12774 [8] 1'1 $memory\instruction_memory$rdmux[0][10][124]$a$12774 [8] 1'1 $memory\instruction_memory$rdmux[0][10][124]$a$12774 [8] 2'01 $memory\instruction_memory$rdmux[0][10][124]$a$12774 [5] 1'1 $memory\instruction_memory$rdmux[0][10][124]$a$12774 [5] 1'1 $memory\instruction_memory$rdmux[0][10][124]$a$12774 [5] 1'1 $memory\instruction_memory$rdmux[0][10][124]$a$12774 [5] $memory\instruction_memory$rdmux[0][10][124]$a$12774 [8] $memory\instruction_memory$rdmux[0][10][124]$a$12774 [8] $memory\instruction_memory$rdmux[0][10][124]$a$12774 [5] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][9]$15500:
      Old ports: A=2594707, B=16189363, Y=$memory\instruction_memory$rdmux[0][10][4]$b$12415
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][4]$b$12415 [12] $memory\instruction_memory$rdmux[0][10][4]$b$12415 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][4]$b$12415 [31:13] $memory\instruction_memory$rdmux[0][10][4]$b$12415 [11:6] $memory\instruction_memory$rdmux[0][10][4]$b$12415 [4:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][4]$b$12415 [5] $memory\instruction_memory$rdmux[0][10][4]$b$12415 [5] 1'1 $memory\instruction_memory$rdmux[0][10][4]$b$12415 [5] 4'0111 $memory\instruction_memory$rdmux[0][10][4]$b$12415 [12] 13'0001111010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][36]$15581:
      Old ports: A=62989315, B=67174675, Y=$memory\instruction_memory$rdmux[0][10][18]$a$12456
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][18]$a$12456 [10] $memory\instruction_memory$rdmux[0][10][18]$a$12456 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][18]$a$12456 [31:11] $memory\instruction_memory$rdmux[0][10][18]$a$12456 [9:5] $memory\instruction_memory$rdmux[0][10][18]$a$12456 [3:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][10][18]$a$12456 [4] $memory\instruction_memory$rdmux[0][10][18]$a$12456 [10] $memory\instruction_memory$rdmux[0][10][18]$a$12456 [10] $memory\instruction_memory$rdmux[0][10][18]$a$12456 [10] $memory\instruction_memory$rdmux[0][10][18]$a$12456 [10] 8'00000100 $memory\instruction_memory$rdmux[0][10][18]$a$12456 [10] 3'000 $memory\instruction_memory$rdmux[0][10][18]$a$12456 [4] 7'0000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][202]$16079:
      Old ports: A=1556580243, B=32'11111111000001000000010110010011, Y=$memory\instruction_memory$rdmux[0][10][101]$a$12705
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][101]$a$12705 [24] $memory\instruction_memory$rdmux[0][10][101]$a$12705 [9] }
      New connections: { $memory\instruction_memory$rdmux[0][10][101]$a$12705 [31:25] $memory\instruction_memory$rdmux[0][10][101]$a$12705 [23:10] $memory\instruction_memory$rdmux[0][10][101]$a$12705 [8:0] } = { $memory\instruction_memory$rdmux[0][10][101]$a$12705 [24] 1'1 $memory\instruction_memory$rdmux[0][10][101]$a$12705 [24] 3'111 $memory\instruction_memory$rdmux[0][10][101]$a$12705 [24] $memory\instruction_memory$rdmux[0][10][101]$a$12705 [9] $memory\instruction_memory$rdmux[0][10][101]$a$12705 [9] 4'0001 $memory\instruction_memory$rdmux[0][10][101]$a$12705 [9] $memory\instruction_memory$rdmux[0][10][101]$a$12705 [9] $memory\instruction_memory$rdmux[0][10][101]$a$12705 [9] 14'00001110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][5]$15488:
      Old ports: A=32'11111110111101000010011000100011, B=32'11111100110001000010011110000011, Y=$memory\instruction_memory$rdmux[0][10][2]$b$12409
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][2]$b$12409 [7] $memory\instruction_memory$rdmux[0][10][2]$b$12409 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][2]$b$12409 [31:8] $memory\instruction_memory$rdmux[0][10][2]$b$12409 [6] $memory\instruction_memory$rdmux[0][10][2]$b$12409 [4:0] } = { 6'111111 $memory\instruction_memory$rdmux[0][10][2]$b$12409 [5] 3'011 $memory\instruction_memory$rdmux[0][10][2]$b$12409 [5] $memory\instruction_memory$rdmux[0][10][2]$b$12409 [5] 11'01000010011 $memory\instruction_memory$rdmux[0][10][2]$b$12409 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][0]$15473:
      Old ports: A=19, B=4407, Y=$memory\instruction_memory$rdmux[0][10][0]$a$12402
      New ports: A=1'0, B=1'1, Y=$memory\instruction_memory$rdmux[0][10][0]$a$12402 [2]
      New connections: { $memory\instruction_memory$rdmux[0][10][0]$a$12402 [31:3] $memory\instruction_memory$rdmux[0][10][0]$a$12402 [1:0] } = { 19'0000000000000000000 $memory\instruction_memory$rdmux[0][10][0]$a$12402 [2] 3'000 $memory\instruction_memory$rdmux[0][10][0]$a$12402 [2] 2'00 $memory\instruction_memory$rdmux[0][10][0]$a$12402 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][23]$15542:
      Old ports: A=133171091, B=32'11111000111001111101001011100011, Y=$memory\instruction_memory$rdmux[0][10][11]$b$12436
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][11]$b$12436 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][11]$b$12436 [31:6] $memory\instruction_memory$rdmux[0][10][11]$b$12436 [3:0] } = { $memory\instruction_memory$rdmux[0][10][11]$b$12436 [5] $memory\instruction_memory$rdmux[0][10][11]$b$12436 [5] $memory\instruction_memory$rdmux[0][10][11]$b$12436 [5] $memory\instruction_memory$rdmux[0][10][11]$b$12436 [5] $memory\instruction_memory$rdmux[0][10][11]$b$12436 [5:4] $memory\instruction_memory$rdmux[0][10][11]$b$12436 [4] $memory\instruction_memory$rdmux[0][10][11]$b$12436 [4] 3'111 $memory\instruction_memory$rdmux[0][10][11]$b$12436 [4] 1'0 $memory\instruction_memory$rdmux[0][10][11]$b$12436 [5] $memory\instruction_memory$rdmux[0][10][11]$b$12436 [5] $memory\instruction_memory$rdmux[0][10][11]$b$12436 [5] $memory\instruction_memory$rdmux[0][10][11]$b$12436 [5] $memory\instruction_memory$rdmux[0][10][11]$b$12436 [5] 1'0 $memory\instruction_memory$rdmux[0][10][11]$b$12436 [5] 1'0 $memory\instruction_memory$rdmux[0][10][11]$b$12436 [4] 1'1 $memory\instruction_memory$rdmux[0][10][11]$b$12436 [4] 1'1 $memory\instruction_memory$rdmux[0][10][11]$b$12436 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][164]$15965:
      Old ports: A=32'11111100111101000010110000100011, B=32'11111101100001000010011110000011, Y=$memory\instruction_memory$rdmux[0][10][82]$a$12648
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][82]$a$12648 [7] $memory\instruction_memory$rdmux[0][10][82]$a$12648 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][82]$a$12648 [31:8] $memory\instruction_memory$rdmux[0][10][82]$a$12648 [6] $memory\instruction_memory$rdmux[0][10][82]$a$12648 [4:0] } = { 7'1111110 $memory\instruction_memory$rdmux[0][10][82]$a$12648 [7] 1'1 $memory\instruction_memory$rdmux[0][10][82]$a$12648 [5] $memory\instruction_memory$rdmux[0][10][82]$a$12648 [5] $memory\instruction_memory$rdmux[0][10][82]$a$12648 [5] 8'01000010 $memory\instruction_memory$rdmux[0][10][82]$a$12648 [5] 1'1 $memory\instruction_memory$rdmux[0][10][82]$a$12648 [7] $memory\instruction_memory$rdmux[0][10][82]$a$12648 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][63]$15662:
      Old ports: A=32'11111100000001000010010100000011, B=1522532591, Y=$memory\instruction_memory$rdmux[0][10][31]$b$12496
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][31]$b$12496 [8] $memory\instruction_memory$rdmux[0][10][31]$b$12496 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][31]$b$12496 [31:9] $memory\instruction_memory$rdmux[0][10][31]$b$12496 [7:3] $memory\instruction_memory$rdmux[0][10][31]$b$12496 [1:0] } = { $memory\instruction_memory$rdmux[0][10][31]$b$12496 [8] 1'1 $memory\instruction_memory$rdmux[0][10][31]$b$12496 [8] 2'11 $memory\instruction_memory$rdmux[0][10][31]$b$12496 [8] $memory\instruction_memory$rdmux[0][10][31]$b$12496 [2] 1'0 $memory\instruction_memory$rdmux[0][10][31]$b$12496 [2] $memory\instruction_memory$rdmux[0][10][31]$b$12496 [2] 3'000 $memory\instruction_memory$rdmux[0][10][31]$b$12496 [8] 4'0000 $memory\instruction_memory$rdmux[0][10][31]$b$12496 [8] 2'00 $memory\instruction_memory$rdmux[0][10][31]$b$12496 [8] 1'0 $memory\instruction_memory$rdmux[0][10][31]$b$12496 [2] $memory\instruction_memory$rdmux[0][10][31]$b$12496 [2] $memory\instruction_memory$rdmux[0][10][31]$b$12496 [2] 1'0 $memory\instruction_memory$rdmux[0][10][31]$b$12496 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][11]$15506:
      Old ports: A=16211555, B=32'11111100110001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][5]$b$12418
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][5]$b$12418 [8] $memory\instruction_memory$rdmux[0][10][5]$b$12418 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][5]$b$12418 [31:9] $memory\instruction_memory$rdmux[0][10][5]$b$12418 [7:6] $memory\instruction_memory$rdmux[0][10][5]$b$12418 [4:0] } = { $memory\instruction_memory$rdmux[0][10][5]$b$12418 [8] $memory\instruction_memory$rdmux[0][10][5]$b$12418 [8] $memory\instruction_memory$rdmux[0][10][5]$b$12418 [8] $memory\instruction_memory$rdmux[0][10][5]$b$12418 [8] $memory\instruction_memory$rdmux[0][10][5]$b$12418 [8] $memory\instruction_memory$rdmux[0][10][5]$b$12418 [8] 4'0011 $memory\instruction_memory$rdmux[0][10][5]$b$12418 [5] $memory\instruction_memory$rdmux[0][10][5]$b$12418 [5] 2'01 $memory\instruction_memory$rdmux[0][10][5]$b$12418 [5] $memory\instruction_memory$rdmux[0][10][5]$b$12418 [5] 1'0 $memory\instruction_memory$rdmux[0][10][5]$b$12418 [5] $memory\instruction_memory$rdmux[0][10][5]$b$12418 [8] $memory\instruction_memory$rdmux[0][10][5]$b$12418 [5] $memory\instruction_memory$rdmux[0][10][5]$b$12418 [5] 3'110 $memory\instruction_memory$rdmux[0][10][5]$b$12418 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][288]$16337:
      Old ports: A=134564451, B=263443, Y=$memory\instruction_memory$rdmux[0][10][144]$a$12834
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][144]$a$12834 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][144]$a$12834 [31:6] $memory\instruction_memory$rdmux[0][10][144]$a$12834 [3:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][10][144]$a$12834 [5] 10'0000000010 $memory\instruction_memory$rdmux[0][10][144]$a$12834 [5] 1'0 $memory\instruction_memory$rdmux[0][10][144]$a$12834 [5] 2'00 $memory\instruction_memory$rdmux[0][10][144]$a$12834 [5:4] $memory\instruction_memory$rdmux[0][10][144]$a$12834 [5:4] 1'0 $memory\instruction_memory$rdmux[0][10][144]$a$12834 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][35]$15578:
      Old ports: A=552052259, B=19, Y=$memory\instruction_memory$rdmux[0][10][17]$b$12454
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][17]$b$12454 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][17]$b$12454 [31:6] $memory\instruction_memory$rdmux[0][10][17]$b$12454 [3:0] } = { 2'00 $memory\instruction_memory$rdmux[0][10][17]$b$12454 [5] 5'00000 $memory\instruction_memory$rdmux[0][10][17]$b$12454 [5] $memory\instruction_memory$rdmux[0][10][17]$b$12454 [5] $memory\instruction_memory$rdmux[0][10][17]$b$12454 [5] 2'00 $memory\instruction_memory$rdmux[0][10][17]$b$12454 [5] $memory\instruction_memory$rdmux[0][10][17]$b$12454 [5] $memory\instruction_memory$rdmux[0][10][17]$b$12454 [5] $memory\instruction_memory$rdmux[0][10][17]$b$12454 [5] 1'0 $memory\instruction_memory$rdmux[0][10][17]$b$12454 [5] 2'00 $memory\instruction_memory$rdmux[0][10][17]$b$12454 [5] $memory\instruction_memory$rdmux[0][10][17]$b$12454 [5] 7'0000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][169]$15980:
      Old ports: A=32'11111110111001111101011011100011, B=32'11111101100001000010011110000011, Y=$memory\instruction_memory$rdmux[0][10][84]$b$12655
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][84]$b$12655 [8] $memory\instruction_memory$rdmux[0][10][84]$b$12655 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][84]$b$12655 [31:9] $memory\instruction_memory$rdmux[0][10][84]$b$12655 [7:6] $memory\instruction_memory$rdmux[0][10][84]$b$12655 [4:0] } = { 6'111111 $memory\instruction_memory$rdmux[0][10][84]$b$12655 [5] $memory\instruction_memory$rdmux[0][10][84]$b$12655 [8] 1'1 $memory\instruction_memory$rdmux[0][10][84]$b$12655 [5] $memory\instruction_memory$rdmux[0][10][84]$b$12655 [5] 3'001 $memory\instruction_memory$rdmux[0][10][84]$b$12655 [5] $memory\instruction_memory$rdmux[0][10][84]$b$12655 [5] $memory\instruction_memory$rdmux[0][10][84]$b$12655 [5] $memory\instruction_memory$rdmux[0][10][84]$b$12655 [5] $memory\instruction_memory$rdmux[0][10][84]$b$12655 [8] $memory\instruction_memory$rdmux[0][10][84]$b$12655 [5] 4'0111 $memory\instruction_memory$rdmux[0][10][84]$b$12655 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][224]$16145:
      Old ports: A=492819, B=32'10110010100111111111000011101111, Y=$memory\instruction_memory$rdmux[0][10][112]$a$12738
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][112]$a$12738 [4] $memory\instruction_memory$rdmux[0][10][112]$a$12738 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][112]$a$12738 [31:5] $memory\instruction_memory$rdmux[0][10][112]$a$12738 [3] $memory\instruction_memory$rdmux[0][10][112]$a$12738 [1:0] } = { $memory\instruction_memory$rdmux[0][10][112]$a$12738 [2] 1'0 $memory\instruction_memory$rdmux[0][10][112]$a$12738 [2] $memory\instruction_memory$rdmux[0][10][112]$a$12738 [2] 2'00 $memory\instruction_memory$rdmux[0][10][112]$a$12738 [2] 1'0 $memory\instruction_memory$rdmux[0][10][112]$a$12738 [2] 2'00 $memory\instruction_memory$rdmux[0][10][112]$a$12738 [2] $memory\instruction_memory$rdmux[0][10][112]$a$12738 [2] 4'1111 $memory\instruction_memory$rdmux[0][10][112]$a$12738 [2] $memory\instruction_memory$rdmux[0][10][112]$a$12738 [2] $memory\instruction_memory$rdmux[0][10][112]$a$12738 [2] 1'0 $memory\instruction_memory$rdmux[0][10][112]$a$12738 [4] 1'0 $memory\instruction_memory$rdmux[0][10][112]$a$12738 [4] $memory\instruction_memory$rdmux[0][10][112]$a$12738 [2] $memory\instruction_memory$rdmux[0][10][112]$a$12738 [2] $memory\instruction_memory$rdmux[0][10][112]$a$12738 [2] $memory\instruction_memory$rdmux[0][10][112]$a$12738 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][192]$16049:
      Old ports: A=16189235, B=32'11111111111111111111011110110111, Y=$memory\instruction_memory$rdmux[0][10][96]$a$12690
      New ports: A=1'0, B=1'1, Y=$memory\instruction_memory$rdmux[0][10][96]$a$12690 [2]
      New connections: { $memory\instruction_memory$rdmux[0][10][96]$a$12690 [31:3] $memory\instruction_memory$rdmux[0][10][96]$a$12690 [1:0] } = { $memory\instruction_memory$rdmux[0][10][96]$a$12690 [2] $memory\instruction_memory$rdmux[0][10][96]$a$12690 [2] $memory\instruction_memory$rdmux[0][10][96]$a$12690 [2] $memory\instruction_memory$rdmux[0][10][96]$a$12690 [2] $memory\instruction_memory$rdmux[0][10][96]$a$12690 [2] $memory\instruction_memory$rdmux[0][10][96]$a$12690 [2] $memory\instruction_memory$rdmux[0][10][96]$a$12690 [2] $memory\instruction_memory$rdmux[0][10][96]$a$12690 [2] 4'1111 $memory\instruction_memory$rdmux[0][10][96]$a$12690 [2] 3'111 $memory\instruction_memory$rdmux[0][10][96]$a$12690 [2] $memory\instruction_memory$rdmux[0][10][96]$a$12690 [2] $memory\instruction_memory$rdmux[0][10][96]$a$12690 [2] $memory\instruction_memory$rdmux[0][10][96]$a$12690 [2] 4'0111 $memory\instruction_memory$rdmux[0][10][96]$a$12690 [2] 6'011011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][80]$15713:
      Old ports: A=32'11111101110001000010011110000011, B=549955459, Y=$memory\instruction_memory$rdmux[0][10][40]$a$12522
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][40]$a$12522 [24] $memory\instruction_memory$rdmux[0][10][40]$a$12522 [15] }
      New connections: { $memory\instruction_memory$rdmux[0][10][40]$a$12522 [31:25] $memory\instruction_memory$rdmux[0][10][40]$a$12522 [23:16] $memory\instruction_memory$rdmux[0][10][40]$a$12522 [14:0] } = { $memory\instruction_memory$rdmux[0][10][40]$a$12522 [24] $memory\instruction_memory$rdmux[0][10][40]$a$12522 [24] 1'1 $memory\instruction_memory$rdmux[0][10][40]$a$12522 [24] $memory\instruction_memory$rdmux[0][10][40]$a$12522 [24] $memory\instruction_memory$rdmux[0][10][40]$a$12522 [24] 7'0110001 $memory\instruction_memory$rdmux[0][10][40]$a$12522 [15] $memory\instruction_memory$rdmux[0][10][40]$a$12522 [15] 15'010011110000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][319]$16430:
      Old ports: A=16021395, B=4195731, Y=$memory\instruction_memory$rdmux[0][10][159]$b$12880
      New ports: A=1'1, B=1'0, Y=$memory\instruction_memory$rdmux[0][10][159]$b$12880 [9]
      New connections: { $memory\instruction_memory$rdmux[0][10][159]$b$12880 [31:10] $memory\instruction_memory$rdmux[0][10][159]$b$12880 [8:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][159]$b$12880 [9] 1'1 $memory\instruction_memory$rdmux[0][10][159]$b$12880 [9] $memory\instruction_memory$rdmux[0][10][159]$b$12880 [9] 1'0 $memory\instruction_memory$rdmux[0][10][159]$b$12880 [9] 3'000 $memory\instruction_memory$rdmux[0][10][159]$b$12880 [9] $memory\instruction_memory$rdmux[0][10][159]$b$12880 [9] $memory\instruction_memory$rdmux[0][10][159]$b$12880 [9] 11'01110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][339]$16490:
      Old ports: A=25515283, B=16057651, Y=$memory\instruction_memory$rdmux[0][10][169]$b$12910
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][169]$b$12910 [12] $memory\instruction_memory$rdmux[0][10][169]$b$12910 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][169]$b$12910 [31:13] $memory\instruction_memory$rdmux[0][10][169]$b$12910 [11:6] $memory\instruction_memory$rdmux[0][10][169]$b$12910 [4:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][10][169]$b$12910 [12] 1'1 $memory\instruction_memory$rdmux[0][10][169]$b$12910 [5] $memory\instruction_memory$rdmux[0][10][169]$b$12910 [5] $memory\instruction_memory$rdmux[0][10][169]$b$12910 [5] 5'01010 $memory\instruction_memory$rdmux[0][10][169]$b$12910 [12] 12'001010010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][228]$16157:
      Old ports: A=32'11111110000001000010001000100011, B=32'11111101010001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][114]$a$12744
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][114]$a$12744 [8] $memory\instruction_memory$rdmux[0][10][114]$a$12744 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][114]$a$12744 [31:9] $memory\instruction_memory$rdmux[0][10][114]$a$12744 [7:6] $memory\instruction_memory$rdmux[0][10][114]$a$12744 [4:0] } = { 6'111111 $memory\instruction_memory$rdmux[0][10][114]$a$12744 [5] $memory\instruction_memory$rdmux[0][10][114]$a$12744 [8] 1'0 $memory\instruction_memory$rdmux[0][10][114]$a$12744 [8] 11'00010000100 $memory\instruction_memory$rdmux[0][10][114]$a$12744 [8] 8'10000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][148]$15917:
      Old ports: A=32'11111110111101000010001000100011, B=32'11111110010001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][74]$a$12624
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][74]$a$12624 [8] $memory\instruction_memory$rdmux[0][10][74]$a$12624 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][74]$a$12624 [31:9] $memory\instruction_memory$rdmux[0][10][74]$a$12624 [7:6] $memory\instruction_memory$rdmux[0][10][74]$a$12624 [4:0] } = { 8'11111110 $memory\instruction_memory$rdmux[0][10][74]$a$12624 [5] 1'1 $memory\instruction_memory$rdmux[0][10][74]$a$12624 [5] $memory\instruction_memory$rdmux[0][10][74]$a$12624 [5] 9'010000100 $memory\instruction_memory$rdmux[0][10][74]$a$12624 [8] 8'10000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][93]$15752:
      Old ports: A=34678307, B=42017827, Y=$memory\instruction_memory$rdmux[0][10][46]$b$12541
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][46]$b$12541 [23] $memory\instruction_memory$rdmux[0][10][46]$b$12541 [9] }
      New connections: { $memory\instruction_memory$rdmux[0][10][46]$b$12541 [31:24] $memory\instruction_memory$rdmux[0][10][46]$b$12541 [22:10] $memory\instruction_memory$rdmux[0][10][46]$b$12541 [8:0] } = { 10'0000001000 $memory\instruction_memory$rdmux[0][10][46]$b$12541 [9] 19'0001001001000100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][122]$15839:
      Old ports: A=37823619, B=50397459, Y=$memory\instruction_memory$rdmux[0][10][61]$a$12585
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][61]$a$12585 [7] $memory\instruction_memory$rdmux[0][10][61]$a$12585 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][61]$a$12585 [31:8] $memory\instruction_memory$rdmux[0][10][61]$a$12585 [6:5] $memory\instruction_memory$rdmux[0][10][61]$a$12585 [3:0] } = { 7'0000001 $memory\instruction_memory$rdmux[0][10][61]$a$12585 [4] 1'0 $memory\instruction_memory$rdmux[0][10][61]$a$12585 [7] 8'00000100 $memory\instruction_memory$rdmux[0][10][61]$a$12585 [7] 2'00 $memory\instruction_memory$rdmux[0][10][61]$a$12585 [7] 1'0 $memory\instruction_memory$rdmux[0][10][61]$a$12585 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][151]$15926:
      Old ports: A=32'11111110000001000010011110000011, B=2594707, Y=$memory\instruction_memory$rdmux[0][10][75]$b$12628
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][75]$b$12628 [13] $memory\instruction_memory$rdmux[0][10][75]$b$12628 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][75]$b$12628 [31:14] $memory\instruction_memory$rdmux[0][10][75]$b$12628 [12:5] $memory\instruction_memory$rdmux[0][10][75]$b$12628 [3:0] } = { $memory\instruction_memory$rdmux[0][10][75]$b$12628 [13] $memory\instruction_memory$rdmux[0][10][75]$b$12628 [13] $memory\instruction_memory$rdmux[0][10][75]$b$12628 [13] $memory\instruction_memory$rdmux[0][10][75]$b$12628 [13] $memory\instruction_memory$rdmux[0][10][75]$b$12628 [13] $memory\instruction_memory$rdmux[0][10][75]$b$12628 [13] $memory\instruction_memory$rdmux[0][10][75]$b$12628 [13] 3'000 $memory\instruction_memory$rdmux[0][10][75]$b$12628 [4] 3'001 $memory\instruction_memory$rdmux[0][10][75]$b$12628 [4] $memory\instruction_memory$rdmux[0][10][75]$b$12628 [4] $memory\instruction_memory$rdmux[0][10][75]$b$12628 [4] 1'0 $memory\instruction_memory$rdmux[0][10][75]$b$12628 [4] 11'01111000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][139]$15890:
      Old ports: A=2594707, B=32'11111100110001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][69]$b$12610
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][69]$b$12610 [13] $memory\instruction_memory$rdmux[0][10][69]$b$12610 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][69]$b$12610 [31:14] $memory\instruction_memory$rdmux[0][10][69]$b$12610 [12:5] $memory\instruction_memory$rdmux[0][10][69]$b$12610 [3:0] } = { $memory\instruction_memory$rdmux[0][10][69]$b$12610 [13] $memory\instruction_memory$rdmux[0][10][69]$b$12610 [13] $memory\instruction_memory$rdmux[0][10][69]$b$12610 [13] $memory\instruction_memory$rdmux[0][10][69]$b$12610 [13] $memory\instruction_memory$rdmux[0][10][69]$b$12610 [13] $memory\instruction_memory$rdmux[0][10][69]$b$12610 [13] 2'00 $memory\instruction_memory$rdmux[0][10][69]$b$12610 [13] $memory\instruction_memory$rdmux[0][10][69]$b$12610 [13] $memory\instruction_memory$rdmux[0][10][69]$b$12610 [4] 3'001 $memory\instruction_memory$rdmux[0][10][69]$b$12610 [4] $memory\instruction_memory$rdmux[0][10][69]$b$12610 [4] $memory\instruction_memory$rdmux[0][10][69]$b$12610 [4] 1'0 $memory\instruction_memory$rdmux[0][10][69]$b$12610 [4] 4'0111 $memory\instruction_memory$rdmux[0][10][69]$b$12610 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][19]$15530:
      Old ports: A=2594707, B=16189363, Y=$memory\instruction_memory$rdmux[0][10][9]$b$12430
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][9]$b$12430 [12] $memory\instruction_memory$rdmux[0][10][9]$b$12430 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][9]$b$12430 [31:13] $memory\instruction_memory$rdmux[0][10][9]$b$12430 [11:6] $memory\instruction_memory$rdmux[0][10][9]$b$12430 [4:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][9]$b$12430 [5] $memory\instruction_memory$rdmux[0][10][9]$b$12430 [5] 1'1 $memory\instruction_memory$rdmux[0][10][9]$b$12430 [5] 4'0111 $memory\instruction_memory$rdmux[0][10][9]$b$12430 [12] 13'0001111010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][203]$16082:
      Old ports: A=16091059, B=460179, Y=$memory\instruction_memory$rdmux[0][10][101]$b$12706
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][101]$b$12706 [17] $memory\instruction_memory$rdmux[0][10][101]$b$12706 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][101]$b$12706 [31:18] $memory\instruction_memory$rdmux[0][10][101]$b$12706 [16:6] $memory\instruction_memory$rdmux[0][10][101]$b$12706 [4:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][101]$b$12706 [5] $memory\instruction_memory$rdmux[0][10][101]$b$12706 [5] $memory\instruction_memory$rdmux[0][10][101]$b$12706 [5] $memory\instruction_memory$rdmux[0][10][101]$b$12706 [5] 3'011 $memory\instruction_memory$rdmux[0][10][101]$b$12706 [5] 5'00001 $memory\instruction_memory$rdmux[0][10][101]$b$12706 [5] 8'11010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][219]$16130:
      Old ports: A=329619, B=32'11111110111101000010001000100011, Y=$memory\instruction_memory$rdmux[0][10][109]$b$12730
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][109]$b$12730 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][109]$b$12730 [31:6] $memory\instruction_memory$rdmux[0][10][109]$b$12730 [3:0] } = { $memory\instruction_memory$rdmux[0][10][109]$b$12730 [5] $memory\instruction_memory$rdmux[0][10][109]$b$12730 [5] $memory\instruction_memory$rdmux[0][10][109]$b$12730 [5] $memory\instruction_memory$rdmux[0][10][109]$b$12730 [5] $memory\instruction_memory$rdmux[0][10][109]$b$12730 [5] $memory\instruction_memory$rdmux[0][10][109]$b$12730 [5] $memory\instruction_memory$rdmux[0][10][109]$b$12730 [5] 1'0 $memory\instruction_memory$rdmux[0][10][109]$b$12730 [5] $memory\instruction_memory$rdmux[0][10][109]$b$12730 [5] $memory\instruction_memory$rdmux[0][10][109]$b$12730 [5] $memory\instruction_memory$rdmux[0][10][109]$b$12730 [5] 3'010 $memory\instruction_memory$rdmux[0][10][109]$b$12730 [4] 2'00 $memory\instruction_memory$rdmux[0][10][109]$b$12730 [5] 2'00 $memory\instruction_memory$rdmux[0][10][109]$b$12730 [4] 1'1 $memory\instruction_memory$rdmux[0][10][109]$b$12730 [4] $memory\instruction_memory$rdmux[0][10][109]$b$12730 [4] 5'00011 }
  Optimizing cells in module \instruction_memory.
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][71]$12614:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][71]$a$12615, B=$memory\instruction_memory$rdmux[0][10][71]$b$12616, Y=$memory\instruction_memory$rdmux[0][9][35]$b$10972
      New ports: A={ $memory\instruction_memory$rdmux[0][10][71]$a$12615 [13] 2'00 $memory\instruction_memory$rdmux[0][10][71]$a$12615 [13] $memory\instruction_memory$rdmux[0][10][71]$a$12615 [4] $memory\instruction_memory$rdmux[0][10][71]$a$12615 [4] }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][71]$b$12616 [13] $memory\instruction_memory$rdmux[0][10][71]$b$12616 [4] $memory\instruction_memory$rdmux[0][10][71]$b$12616 [13] 1'0 $memory\instruction_memory$rdmux[0][10][71]$b$12616 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][35]$b$10972 [30] $memory\instruction_memory$rdmux[0][9][35]$b$10972 [24] $memory\instruction_memory$rdmux[0][9][35]$b$10972 [15] $memory\instruction_memory$rdmux[0][9][35]$b$10972 [13] $memory\instruction_memory$rdmux[0][9][35]$b$10972 [7] $memory\instruction_memory$rdmux[0][9][35]$b$10972 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][35]$b$10972 [31] $memory\instruction_memory$rdmux[0][9][35]$b$10972 [29:25] $memory\instruction_memory$rdmux[0][9][35]$b$10972 [23:16] $memory\instruction_memory$rdmux[0][9][35]$b$10972 [14] $memory\instruction_memory$rdmux[0][9][35]$b$10972 [12:8] $memory\instruction_memory$rdmux[0][9][35]$b$10972 [6:5] $memory\instruction_memory$rdmux[0][9][35]$b$10972 [3:0] } = { $memory\instruction_memory$rdmux[0][9][35]$b$10972 [13] $memory\instruction_memory$rdmux[0][9][35]$b$10972 [13] $memory\instruction_memory$rdmux[0][9][35]$b$10972 [13] $memory\instruction_memory$rdmux[0][9][35]$b$10972 [13] $memory\instruction_memory$rdmux[0][9][35]$b$10972 [13] 3'011 $memory\instruction_memory$rdmux[0][9][35]$b$10972 [4] $memory\instruction_memory$rdmux[0][9][35]$b$10972 [7] 2'01 $memory\instruction_memory$rdmux[0][9][35]$b$10972 [4] $memory\instruction_memory$rdmux[0][9][35]$b$10972 [7] 7'0001110 $memory\instruction_memory$rdmux[0][9][35]$b$10972 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][115]$12746:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][115]$a$12747, B=$memory\instruction_memory$rdmux[0][10][115]$b$12748, Y=$memory\instruction_memory$rdmux[0][9][57]$b$11038
      New ports: A={ $memory\instruction_memory$rdmux[0][10][115]$a$12747 [8] $memory\instruction_memory$rdmux[0][10][115]$a$12747 [5] $memory\instruction_memory$rdmux[0][10][115]$a$12747 [5] 2'11 $memory\instruction_memory$rdmux[0][10][115]$a$12747 [5] $memory\instruction_memory$rdmux[0][10][115]$a$12747 [8] 1'1 $memory\instruction_memory$rdmux[0][10][115]$a$12747 [8] 1'0 $memory\instruction_memory$rdmux[0][10][115]$a$12747 [5] 1'0 }, B={ 2'01 $memory\instruction_memory$rdmux[0][10][115]$b$12748 [4] $memory\instruction_memory$rdmux[0][10][115]$b$12748 [5] 3'001 $memory\instruction_memory$rdmux[0][10][115]$b$12748 [4] $memory\instruction_memory$rdmux[0][10][115]$b$12748 [4] $memory\instruction_memory$rdmux[0][10][115]$b$12748 [5] $memory\instruction_memory$rdmux[0][10][115]$b$12748 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][57]$b$11038 [24] $memory\instruction_memory$rdmux[0][9][57]$b$11038 [21:20] $memory\instruction_memory$rdmux[0][9][57]$b$11038 [18] $memory\instruction_memory$rdmux[0][9][57]$b$11038 [13] $memory\instruction_memory$rdmux[0][9][57]$b$11038 [11:8] $memory\instruction_memory$rdmux[0][9][57]$b$11038 [6:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][57]$b$11038 [31:25] $memory\instruction_memory$rdmux[0][9][57]$b$11038 [23:22] $memory\instruction_memory$rdmux[0][9][57]$b$11038 [19] $memory\instruction_memory$rdmux[0][9][57]$b$11038 [17:14] $memory\instruction_memory$rdmux[0][9][57]$b$11038 [12] $memory\instruction_memory$rdmux[0][9][57]$b$11038 [7] $memory\instruction_memory$rdmux[0][9][57]$b$11038 [3:0] } = { $memory\instruction_memory$rdmux[0][9][57]$b$11038 [13] $memory\instruction_memory$rdmux[0][9][57]$b$11038 [13] $memory\instruction_memory$rdmux[0][9][57]$b$11038 [13] $memory\instruction_memory$rdmux[0][9][57]$b$11038 [13] $memory\instruction_memory$rdmux[0][9][57]$b$11038 [13] $memory\instruction_memory$rdmux[0][9][57]$b$11038 [9] $memory\instruction_memory$rdmux[0][9][57]$b$11038 [4] $memory\instruction_memory$rdmux[0][9][57]$b$11038 [5] $memory\instruction_memory$rdmux[0][9][57]$b$11038 [18] 1'0 $memory\instruction_memory$rdmux[0][9][57]$b$11038 [6] $memory\instruction_memory$rdmux[0][9][57]$b$11038 [6] $memory\instruction_memory$rdmux[0][9][57]$b$11038 [6] $memory\instruction_memory$rdmux[0][9][57]$b$11038 [6] $memory\instruction_memory$rdmux[0][9][57]$b$11038 [6] $memory\instruction_memory$rdmux[0][9][57]$b$11038 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][10]$12431:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][10]$a$12432, B=$memory\instruction_memory$rdmux[0][10][10]$b$12433, Y=$memory\instruction_memory$rdmux[0][9][5]$a$10881
      New ports: A={ $memory\instruction_memory$rdmux[0][10][10]$a$12432 [5] $memory\instruction_memory$rdmux[0][10][10]$a$12432 [5] $memory\instruction_memory$rdmux[0][10][10]$a$12432 [7] 1'1 $memory\instruction_memory$rdmux[0][10][10]$a$12432 [7] $memory\instruction_memory$rdmux[0][10][10]$a$12432 [5] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][10]$b$12433 [13] $memory\instruction_memory$rdmux[0][10][10]$b$12433 [4] $memory\instruction_memory$rdmux[0][10][10]$b$12433 [4] $memory\instruction_memory$rdmux[0][10][10]$b$12433 [13] 2'10 $memory\instruction_memory$rdmux[0][10][10]$b$12433 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][5]$a$10881 [22] $memory\instruction_memory$rdmux[0][9][5]$a$10881 [20] $memory\instruction_memory$rdmux[0][9][5]$a$10881 [15] $memory\instruction_memory$rdmux[0][9][5]$a$10881 [13] $memory\instruction_memory$rdmux[0][9][5]$a$10881 [7] $memory\instruction_memory$rdmux[0][9][5]$a$10881 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][5]$a$10881 [31:23] $memory\instruction_memory$rdmux[0][9][5]$a$10881 [21] $memory\instruction_memory$rdmux[0][9][5]$a$10881 [19:16] $memory\instruction_memory$rdmux[0][9][5]$a$10881 [14] $memory\instruction_memory$rdmux[0][9][5]$a$10881 [12:8] $memory\instruction_memory$rdmux[0][9][5]$a$10881 [6] $memory\instruction_memory$rdmux[0][9][5]$a$10881 [3:0] } = { $memory\instruction_memory$rdmux[0][9][5]$a$10881 [22] $memory\instruction_memory$rdmux[0][9][5]$a$10881 [22] $memory\instruction_memory$rdmux[0][9][5]$a$10881 [22] $memory\instruction_memory$rdmux[0][9][5]$a$10881 [22] $memory\instruction_memory$rdmux[0][9][5]$a$10881 [22] $memory\instruction_memory$rdmux[0][9][5]$a$10881 [22] $memory\instruction_memory$rdmux[0][9][5]$a$10881 [22] 1'0 $memory\instruction_memory$rdmux[0][9][5]$a$10881 [5] $memory\instruction_memory$rdmux[0][9][5]$a$10881 [5] 2'01 $memory\instruction_memory$rdmux[0][9][5]$a$10881 [15] $memory\instruction_memory$rdmux[0][9][5]$a$10881 [15] 4'0001 $memory\instruction_memory$rdmux[0][9][5]$a$10881 [7] $memory\instruction_memory$rdmux[0][9][5]$a$10881 [7] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][145]$12836:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][145]$a$12837, B=$memory\instruction_memory$rdmux[0][10][145]$b$12838, Y=$memory\instruction_memory$rdmux[0][9][72]$b$11083
      New ports: A={ $memory\instruction_memory$rdmux[0][10][145]$a$12837 [5] $memory\instruction_memory$rdmux[0][10][145]$a$12837 [7] $memory\instruction_memory$rdmux[0][10][145]$a$12837 [5] $memory\instruction_memory$rdmux[0][10][145]$a$12837 [7] 2'11 $memory\instruction_memory$rdmux[0][10][145]$a$12837 [7] 1'0 $memory\instruction_memory$rdmux[0][10][145]$a$12837 [5] 1'1 }, B={ 3'001 $memory\instruction_memory$rdmux[0][10][145]$b$12838 [5] $memory\instruction_memory$rdmux[0][10][145]$b$12838 [5] 1'0 $memory\instruction_memory$rdmux[0][10][145]$b$12838 [4] $memory\instruction_memory$rdmux[0][10][145]$b$12838 [5] $memory\instruction_memory$rdmux[0][10][145]$b$12838 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][72]$b$11083 [30] $memory\instruction_memory$rdmux[0][9][72]$b$11083 [24:21] $memory\instruction_memory$rdmux[0][9][72]$b$11083 [8:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][72]$b$11083 [31] $memory\instruction_memory$rdmux[0][9][72]$b$11083 [29:25] $memory\instruction_memory$rdmux[0][9][72]$b$11083 [20:9] $memory\instruction_memory$rdmux[0][9][72]$b$11083 [3:0] } = { 3'000 $memory\instruction_memory$rdmux[0][9][72]$b$11083 [22] 4'0000 $memory\instruction_memory$rdmux[0][9][72]$b$11083 [5] $memory\instruction_memory$rdmux[0][9][72]$b$11083 [5] $memory\instruction_memory$rdmux[0][9][72]$b$11083 [5] $memory\instruction_memory$rdmux[0][9][72]$b$11083 [5] $memory\instruction_memory$rdmux[0][9][72]$b$11083 [6] 2'00 $memory\instruction_memory$rdmux[0][9][72]$b$11083 [6] 1'1 $memory\instruction_memory$rdmux[0][9][72]$b$11083 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][168]$12905:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][168]$a$12906, B=$memory\instruction_memory$rdmux[0][10][168]$b$12907, Y=$memory\instruction_memory$rdmux[0][9][84]$a$11118
      New ports: A={ $memory\instruction_memory$rdmux[0][10][168]$a$12906 [4] $memory\instruction_memory$rdmux[0][10][168]$a$12906 [4] $memory\instruction_memory$rdmux[0][10][168]$a$12906 [2] 3'000 $memory\instruction_memory$rdmux[0][10][168]$a$12906 [2] $memory\instruction_memory$rdmux[0][10][168]$a$12906 [4] $memory\instruction_memory$rdmux[0][10][168]$a$12906 [2] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][168]$b$12907 [6] 1'0 $memory\instruction_memory$rdmux[0][10][168]$b$12907 [6] 1'1 $memory\instruction_memory$rdmux[0][10][168]$b$12907 [2] $memory\instruction_memory$rdmux[0][10][168]$b$12907 [6] $memory\instruction_memory$rdmux[0][10][168]$b$12907 [2] $memory\instruction_memory$rdmux[0][10][168]$b$12907 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][84]$a$11118 [17:15] $memory\instruction_memory$rdmux[0][9][84]$a$11118 [13] $memory\instruction_memory$rdmux[0][9][84]$a$11118 [9] $memory\instruction_memory$rdmux[0][9][84]$a$11118 [7:6] $memory\instruction_memory$rdmux[0][9][84]$a$11118 [4] $memory\instruction_memory$rdmux[0][9][84]$a$11118 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][84]$a$11118 [31:18] $memory\instruction_memory$rdmux[0][9][84]$a$11118 [14] $memory\instruction_memory$rdmux[0][9][84]$a$11118 [12:10] $memory\instruction_memory$rdmux[0][9][84]$a$11118 [8] $memory\instruction_memory$rdmux[0][9][84]$a$11118 [5] $memory\instruction_memory$rdmux[0][9][84]$a$11118 [3] $memory\instruction_memory$rdmux[0][9][84]$a$11118 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][9][84]$a$11118 [17] 4'0000 $memory\instruction_memory$rdmux[0][9][84]$a$11118 [13] $memory\instruction_memory$rdmux[0][9][84]$a$11118 [7] $memory\instruction_memory$rdmux[0][9][84]$a$11118 [16] $memory\instruction_memory$rdmux[0][9][84]$a$11118 [13] $memory\instruction_memory$rdmux[0][9][84]$a$11118 [16] $memory\instruction_memory$rdmux[0][9][84]$a$11118 [13] 1'0 $memory\instruction_memory$rdmux[0][9][84]$a$11118 [16] $memory\instruction_memory$rdmux[0][9][84]$a$11118 [13] 2'00 $memory\instruction_memory$rdmux[0][9][84]$a$11118 [4] $memory\instruction_memory$rdmux[0][9][84]$a$11118 [4] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][146]$12839:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][146]$a$12840, B=$memory\instruction_memory$rdmux[0][10][146]$b$12841, Y=$memory\instruction_memory$rdmux[0][9][73]$a$11085
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][146]$a$12840 [5] 1'1 $memory\instruction_memory$rdmux[0][10][146]$a$12840 [4] 1'1 $memory\instruction_memory$rdmux[0][10][146]$a$12840 [4] $memory\instruction_memory$rdmux[0][10][146]$a$12840 [4] $memory\instruction_memory$rdmux[0][10][146]$a$12840 [5] $memory\instruction_memory$rdmux[0][10][146]$a$12840 [5:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][146]$b$12841 [16] $memory\instruction_memory$rdmux[0][10][146]$b$12841 [16] $memory\instruction_memory$rdmux[0][10][146]$b$12841 [16] $memory\instruction_memory$rdmux[0][10][146]$b$12841 [16] 1'0 $memory\instruction_memory$rdmux[0][10][146]$b$12841 [2] 2'00 $memory\instruction_memory$rdmux[0][10][146]$b$12841 [2] 1'1 $memory\instruction_memory$rdmux[0][10][146]$b$12841 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][73]$a$11085 [29:28] $memory\instruction_memory$rdmux[0][9][73]$a$11085 [18] $memory\instruction_memory$rdmux[0][9][73]$a$11085 [16] $memory\instruction_memory$rdmux[0][9][73]$a$11085 [12] $memory\instruction_memory$rdmux[0][9][73]$a$11085 [9] $memory\instruction_memory$rdmux[0][9][73]$a$11085 [7:4] $memory\instruction_memory$rdmux[0][9][73]$a$11085 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][73]$a$11085 [31:30] $memory\instruction_memory$rdmux[0][9][73]$a$11085 [27:19] $memory\instruction_memory$rdmux[0][9][73]$a$11085 [17] $memory\instruction_memory$rdmux[0][9][73]$a$11085 [15:13] $memory\instruction_memory$rdmux[0][9][73]$a$11085 [11:10] $memory\instruction_memory$rdmux[0][9][73]$a$11085 [8] $memory\instruction_memory$rdmux[0][9][73]$a$11085 [3] $memory\instruction_memory$rdmux[0][9][73]$a$11085 [1:0] } = { $memory\instruction_memory$rdmux[0][9][73]$a$11085 [29] $memory\instruction_memory$rdmux[0][9][73]$a$11085 [29] $memory\instruction_memory$rdmux[0][9][73]$a$11085 [16] $memory\instruction_memory$rdmux[0][9][73]$a$11085 [16] $memory\instruction_memory$rdmux[0][9][73]$a$11085 [16] $memory\instruction_memory$rdmux[0][9][73]$a$11085 [16] 1'1 $memory\instruction_memory$rdmux[0][9][73]$a$11085 [7] $memory\instruction_memory$rdmux[0][9][73]$a$11085 [12] $memory\instruction_memory$rdmux[0][9][73]$a$11085 [7] 1'0 $memory\instruction_memory$rdmux[0][9][73]$a$11085 [12] $memory\instruction_memory$rdmux[0][9][73]$a$11085 [6] $memory\instruction_memory$rdmux[0][9][73]$a$11085 [12] $memory\instruction_memory$rdmux[0][9][73]$a$11085 [7] 2'01 $memory\instruction_memory$rdmux[0][9][73]$a$11085 [4] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][49]$12548:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][49]$a$12549, B=$memory\instruction_memory$rdmux[0][10][49]$b$12550, Y=$memory\instruction_memory$rdmux[0][9][24]$b$10939
      New ports: A={ $memory\instruction_memory$rdmux[0][10][49]$a$12549 [13] 1'0 $memory\instruction_memory$rdmux[0][10][49]$a$12549 [13] $memory\instruction_memory$rdmux[0][10][49]$a$12549 [13] $memory\instruction_memory$rdmux[0][10][49]$a$12549 [13] $memory\instruction_memory$rdmux[0][10][49]$a$12549 [4] 2'10 $memory\instruction_memory$rdmux[0][10][49]$a$12549 [4] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][49]$b$12550 [13] 1'1 $memory\instruction_memory$rdmux[0][10][49]$b$12550 [4] $memory\instruction_memory$rdmux[0][10][49]$b$12550 [13] 1'0 $memory\instruction_memory$rdmux[0][10][49]$b$12550 [4] $memory\instruction_memory$rdmux[0][10][49]$b$12550 [4] $memory\instruction_memory$rdmux[0][10][49]$b$12550 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][24]$b$10939 [25:22] $memory\instruction_memory$rdmux[0][9][24]$b$10939 [13:12] $memory\instruction_memory$rdmux[0][9][24]$b$10939 [7] $memory\instruction_memory$rdmux[0][9][24]$b$10939 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][24]$b$10939 [31:26] $memory\instruction_memory$rdmux[0][9][24]$b$10939 [21:14] $memory\instruction_memory$rdmux[0][9][24]$b$10939 [11:8] $memory\instruction_memory$rdmux[0][9][24]$b$10939 [6] $memory\instruction_memory$rdmux[0][9][24]$b$10939 [3:0] } = { $memory\instruction_memory$rdmux[0][9][24]$b$10939 [13] $memory\instruction_memory$rdmux[0][9][24]$b$10939 [13] $memory\instruction_memory$rdmux[0][9][24]$b$10939 [13] $memory\instruction_memory$rdmux[0][9][24]$b$10939 [13] $memory\instruction_memory$rdmux[0][9][24]$b$10939 [13] $memory\instruction_memory$rdmux[0][9][24]$b$10939 [13] $memory\instruction_memory$rdmux[0][9][24]$b$10939 [4] $memory\instruction_memory$rdmux[0][9][24]$b$10939 [5] 2'01 $memory\instruction_memory$rdmux[0][9][24]$b$10939 [4] $memory\instruction_memory$rdmux[0][9][24]$b$10939 [4] $memory\instruction_memory$rdmux[0][9][24]$b$10939 [12] 10'0011100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][41]$12524:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][41]$a$12525, B=$memory\instruction_memory$rdmux[0][10][41]$b$12526, Y=$memory\instruction_memory$rdmux[0][9][20]$b$10927
      New ports: A={ $memory\instruction_memory$rdmux[0][10][41]$a$12525 [24] 1'0 $memory\instruction_memory$rdmux[0][10][41]$a$12525 [24] 1'1 $memory\instruction_memory$rdmux[0][10][41]$a$12525 [15] $memory\instruction_memory$rdmux[0][10][41]$a$12525 [15] 3'110 }, B={ $memory\instruction_memory$rdmux[0][10][41]$b$12526 [8] $memory\instruction_memory$rdmux[0][10][41]$b$12526 [8] 1'0 $memory\instruction_memory$rdmux[0][10][41]$b$12526 [5] $memory\instruction_memory$rdmux[0][10][41]$b$12526 [5] 1'0 $memory\instruction_memory$rdmux[0][10][41]$b$12526 [8] 1'0 $memory\instruction_memory$rdmux[0][10][41]$b$12526 [5] }, Y={ $memory\instruction_memory$rdmux[0][9][20]$b$10927 [26:24] $memory\instruction_memory$rdmux[0][9][20]$b$10927 [22] $memory\instruction_memory$rdmux[0][9][20]$b$10927 [16:15] $memory\instruction_memory$rdmux[0][9][20]$b$10927 [8:7] $memory\instruction_memory$rdmux[0][9][20]$b$10927 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][9][20]$b$10927 [31:27] $memory\instruction_memory$rdmux[0][9][20]$b$10927 [23] $memory\instruction_memory$rdmux[0][9][20]$b$10927 [21:17] $memory\instruction_memory$rdmux[0][9][20]$b$10927 [14:9] $memory\instruction_memory$rdmux[0][9][20]$b$10927 [6] $memory\instruction_memory$rdmux[0][9][20]$b$10927 [4:0] } = { $memory\instruction_memory$rdmux[0][9][20]$b$10927 [26] $memory\instruction_memory$rdmux[0][9][20]$b$10927 [26] $memory\instruction_memory$rdmux[0][9][20]$b$10927 [8] $memory\instruction_memory$rdmux[0][9][20]$b$10927 [26] $memory\instruction_memory$rdmux[0][9][20]$b$10927 [26] $memory\instruction_memory$rdmux[0][9][20]$b$10927 [22] $memory\instruction_memory$rdmux[0][9][20]$b$10927 [5] $memory\instruction_memory$rdmux[0][9][20]$b$10927 [5] 2'01 $memory\instruction_memory$rdmux[0][9][20]$b$10927 [16] $memory\instruction_memory$rdmux[0][9][20]$b$10927 [5] $memory\instruction_memory$rdmux[0][9][20]$b$10927 [8] $memory\instruction_memory$rdmux[0][9][20]$b$10927 [5] $memory\instruction_memory$rdmux[0][9][20]$b$10927 [5] $memory\instruction_memory$rdmux[0][9][20]$b$10927 [8] $memory\instruction_memory$rdmux[0][9][20]$b$10927 [8] $memory\instruction_memory$rdmux[0][9][20]$b$10927 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][86]$12659:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][86]$a$12660, B=$memory\instruction_memory$rdmux[0][10][86]$b$12661, Y=$memory\instruction_memory$rdmux[0][9][43]$a$10995
      New ports: A={ $memory\instruction_memory$rdmux[0][10][86]$a$12660 [4] $memory\instruction_memory$rdmux[0][10][86]$a$12660 [13] 3'110 $memory\instruction_memory$rdmux[0][10][86]$a$12660 [4] }, B={ $memory\instruction_memory$rdmux[0][10][86]$b$12661 [5] 1'1 $memory\instruction_memory$rdmux[0][10][86]$b$12661 [8] 1'0 $memory\instruction_memory$rdmux[0][10][86]$b$12661 [5] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][43]$a$10995 [20] $memory\instruction_memory$rdmux[0][9][43]$a$10995 [13] $memory\instruction_memory$rdmux[0][9][43]$a$10995 [8:7] $memory\instruction_memory$rdmux[0][9][43]$a$10995 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][43]$a$10995 [31:21] $memory\instruction_memory$rdmux[0][9][43]$a$10995 [19:14] $memory\instruction_memory$rdmux[0][9][43]$a$10995 [12:9] $memory\instruction_memory$rdmux[0][9][43]$a$10995 [6] $memory\instruction_memory$rdmux[0][9][43]$a$10995 [3:0] } = { $memory\instruction_memory$rdmux[0][9][43]$a$10995 [13] $memory\instruction_memory$rdmux[0][9][43]$a$10995 [13] $memory\instruction_memory$rdmux[0][9][43]$a$10995 [13] $memory\instruction_memory$rdmux[0][9][43]$a$10995 [13] $memory\instruction_memory$rdmux[0][9][43]$a$10995 [13] $memory\instruction_memory$rdmux[0][9][43]$a$10995 [13] $memory\instruction_memory$rdmux[0][9][43]$a$10995 [13] 1'0 $memory\instruction_memory$rdmux[0][9][43]$a$10995 [13] $memory\instruction_memory$rdmux[0][9][43]$a$10995 [5] $memory\instruction_memory$rdmux[0][9][43]$a$10995 [5] 2'01 $memory\instruction_memory$rdmux[0][9][43]$a$10995 [4] $memory\instruction_memory$rdmux[0][9][43]$a$10995 [4] $memory\instruction_memory$rdmux[0][9][43]$a$10995 [4] 4'0001 $memory\instruction_memory$rdmux[0][9][43]$a$10995 [8] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][57]$12572:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][57]$a$12573, B=$memory\instruction_memory$rdmux[0][10][57]$b$12574, Y=$memory\instruction_memory$rdmux[0][9][28]$b$10951
      New ports: A={ $memory\instruction_memory$rdmux[0][10][57]$a$12573 [4] $memory\instruction_memory$rdmux[0][10][57]$a$12573 [13] $memory\instruction_memory$rdmux[0][10][57]$a$12573 [4] 2'11 $memory\instruction_memory$rdmux[0][10][57]$a$12573 [4] 1'0 $memory\instruction_memory$rdmux[0][10][57]$a$12573 [4] }, B={ $memory\instruction_memory$rdmux[0][10][57]$b$12574 [8] 3'000 $memory\instruction_memory$rdmux[0][10][57]$b$12574 [8] $memory\instruction_memory$rdmux[0][10][57]$b$12574 [5] $memory\instruction_memory$rdmux[0][10][57]$b$12574 [5] 1'1 }, Y={ $memory\instruction_memory$rdmux[0][9][28]$b$10951 [15] $memory\instruction_memory$rdmux[0][9][28]$b$10951 [13:12] $memory\instruction_memory$rdmux[0][9][28]$b$10951 [9:7] $memory\instruction_memory$rdmux[0][9][28]$b$10951 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][28]$b$10951 [31:16] $memory\instruction_memory$rdmux[0][9][28]$b$10951 [14] $memory\instruction_memory$rdmux[0][9][28]$b$10951 [11:10] $memory\instruction_memory$rdmux[0][9][28]$b$10951 [6] $memory\instruction_memory$rdmux[0][9][28]$b$10951 [3:0] } = { $memory\instruction_memory$rdmux[0][9][28]$b$10951 [13] $memory\instruction_memory$rdmux[0][9][28]$b$10951 [13] $memory\instruction_memory$rdmux[0][9][28]$b$10951 [13] $memory\instruction_memory$rdmux[0][9][28]$b$10951 [13] $memory\instruction_memory$rdmux[0][9][28]$b$10951 [13] $memory\instruction_memory$rdmux[0][9][28]$b$10951 [13] 1'0 $memory\instruction_memory$rdmux[0][9][28]$b$10951 [13] $memory\instruction_memory$rdmux[0][9][28]$b$10951 [5] $memory\instruction_memory$rdmux[0][9][28]$b$10951 [5] $memory\instruction_memory$rdmux[0][9][28]$b$10951 [7] $memory\instruction_memory$rdmux[0][9][28]$b$10951 [5] 2'01 $memory\instruction_memory$rdmux[0][9][28]$b$10951 [4] $memory\instruction_memory$rdmux[0][9][28]$b$10951 [7] 8'00100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][5]$12416:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][5]$a$12417, B=$memory\instruction_memory$rdmux[0][10][5]$b$12418, Y=$memory\instruction_memory$rdmux[0][9][2]$b$10873
      New ports: A={ $memory\instruction_memory$rdmux[0][10][5]$a$12417 [22] $memory\instruction_memory$rdmux[0][10][5]$a$12417 [22] $memory\instruction_memory$rdmux[0][10][5]$a$12417 [22] $memory\instruction_memory$rdmux[0][10][5]$a$12417 [7] 1'1 $memory\instruction_memory$rdmux[0][10][5]$a$12417 [7] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][5]$b$12418 [8] 2'01 $memory\instruction_memory$rdmux[0][10][5]$b$12418 [5] $memory\instruction_memory$rdmux[0][10][5]$b$12418 [8] 1'0 $memory\instruction_memory$rdmux[0][10][5]$b$12418 [5] }, Y={ $memory\instruction_memory$rdmux[0][9][2]$b$10873 [26:25] $memory\instruction_memory$rdmux[0][9][2]$b$10873 [22] $memory\instruction_memory$rdmux[0][9][2]$b$10873 [16] $memory\instruction_memory$rdmux[0][9][2]$b$10873 [8:7] $memory\instruction_memory$rdmux[0][9][2]$b$10873 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][9][2]$b$10873 [31:27] $memory\instruction_memory$rdmux[0][9][2]$b$10873 [24:23] $memory\instruction_memory$rdmux[0][9][2]$b$10873 [21:17] $memory\instruction_memory$rdmux[0][9][2]$b$10873 [15:9] $memory\instruction_memory$rdmux[0][9][2]$b$10873 [6] $memory\instruction_memory$rdmux[0][9][2]$b$10873 [4:0] } = { $memory\instruction_memory$rdmux[0][9][2]$b$10873 [26] $memory\instruction_memory$rdmux[0][9][2]$b$10873 [26] $memory\instruction_memory$rdmux[0][9][2]$b$10873 [26] $memory\instruction_memory$rdmux[0][9][2]$b$10873 [26] $memory\instruction_memory$rdmux[0][9][2]$b$10873 [26] 1'0 $memory\instruction_memory$rdmux[0][9][2]$b$10873 [22] $memory\instruction_memory$rdmux[0][9][2]$b$10873 [5] $memory\instruction_memory$rdmux[0][9][2]$b$10873 [5] 2'01 $memory\instruction_memory$rdmux[0][9][2]$b$10873 [16] $memory\instruction_memory$rdmux[0][9][2]$b$10873 [7] $memory\instruction_memory$rdmux[0][9][2]$b$10873 [5] $memory\instruction_memory$rdmux[0][9][2]$b$10873 [8] $memory\instruction_memory$rdmux[0][9][2]$b$10873 [5] $memory\instruction_memory$rdmux[0][9][2]$b$10873 [5] 2'11 $memory\instruction_memory$rdmux[0][9][2]$b$10873 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][80]$12641:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][80]$a$12642, B=$memory\instruction_memory$rdmux[0][10][80]$b$12643, Y=$memory\instruction_memory$rdmux[0][9][40]$a$10986
      New ports: A={ $memory\instruction_memory$rdmux[0][10][80]$a$12642 [4] 1'0 $memory\instruction_memory$rdmux[0][10][80]$a$12642 [4] 1'0 $memory\instruction_memory$rdmux[0][10][80]$a$12642 [2] $memory\instruction_memory$rdmux[0][10][80]$a$12642 [4] $memory\instruction_memory$rdmux[0][10][80]$a$12642 [2] }, B={ $memory\instruction_memory$rdmux[0][10][80]$b$12643 [5:4] 1'1 $memory\instruction_memory$rdmux[0][10][80]$b$12643 [5] $memory\instruction_memory$rdmux[0][10][80]$b$12643 [5:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][40]$a$10986 [26] $memory\instruction_memory$rdmux[0][9][40]$a$10986 [24] $memory\instruction_memory$rdmux[0][9][40]$a$10986 [16] $memory\instruction_memory$rdmux[0][9][40]$a$10986 [9] $memory\instruction_memory$rdmux[0][9][40]$a$10986 [5:4] $memory\instruction_memory$rdmux[0][9][40]$a$10986 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][40]$a$10986 [31:27] $memory\instruction_memory$rdmux[0][9][40]$a$10986 [25] $memory\instruction_memory$rdmux[0][9][40]$a$10986 [23:17] $memory\instruction_memory$rdmux[0][9][40]$a$10986 [15:10] $memory\instruction_memory$rdmux[0][9][40]$a$10986 [8:6] $memory\instruction_memory$rdmux[0][9][40]$a$10986 [3] $memory\instruction_memory$rdmux[0][9][40]$a$10986 [1:0] } = { $memory\instruction_memory$rdmux[0][9][40]$a$10986 [24] $memory\instruction_memory$rdmux[0][9][40]$a$10986 [9] $memory\instruction_memory$rdmux[0][9][40]$a$10986 [9] $memory\instruction_memory$rdmux[0][9][40]$a$10986 [9] $memory\instruction_memory$rdmux[0][9][40]$a$10986 [9] $memory\instruction_memory$rdmux[0][9][40]$a$10986 [9] 3'000 $memory\instruction_memory$rdmux[0][9][40]$a$10986 [9] 3'000 $memory\instruction_memory$rdmux[0][9][40]$a$10986 [2] 1'0 $memory\instruction_memory$rdmux[0][9][40]$a$10986 [9] 2'00 $memory\instruction_memory$rdmux[0][9][40]$a$10986 [9] $memory\instruction_memory$rdmux[0][9][40]$a$10986 [4] 1'0 $memory\instruction_memory$rdmux[0][9][40]$a$10986 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][96]$12689:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][96]$a$12690, B=$memory\instruction_memory$rdmux[0][10][96]$b$12691, Y=$memory\instruction_memory$rdmux[0][9][48]$a$11010
      New ports: A={ $memory\instruction_memory$rdmux[0][10][96]$a$12690 [2] $memory\instruction_memory$rdmux[0][10][96]$a$12690 [2] 1'1 $memory\instruction_memory$rdmux[0][10][96]$a$12690 [2] 1'1 $memory\instruction_memory$rdmux[0][10][96]$a$12690 [2] }, B={ $memory\instruction_memory$rdmux[0][10][96]$b$12691 [25] $memory\instruction_memory$rdmux[0][10][96]$b$12691 [8] $memory\instruction_memory$rdmux[0][10][96]$b$12691 [8] 3'100 }, Y={ $memory\instruction_memory$rdmux[0][9][48]$a$11010 [25] $memory\instruction_memory$rdmux[0][9][48]$a$11010 [15] $memory\instruction_memory$rdmux[0][9][48]$a$11010 [8:7] $memory\instruction_memory$rdmux[0][9][48]$a$11010 [5] $memory\instruction_memory$rdmux[0][9][48]$a$11010 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][48]$a$11010 [31:26] $memory\instruction_memory$rdmux[0][9][48]$a$11010 [24:16] $memory\instruction_memory$rdmux[0][9][48]$a$11010 [14:9] $memory\instruction_memory$rdmux[0][9][48]$a$11010 [6] $memory\instruction_memory$rdmux[0][9][48]$a$11010 [4:3] $memory\instruction_memory$rdmux[0][9][48]$a$11010 [1:0] } = { $memory\instruction_memory$rdmux[0][9][48]$a$11010 [25] $memory\instruction_memory$rdmux[0][9][48]$a$11010 [7] $memory\instruction_memory$rdmux[0][9][48]$a$11010 [7] $memory\instruction_memory$rdmux[0][9][48]$a$11010 [7] $memory\instruction_memory$rdmux[0][9][48]$a$11010 [7] $memory\instruction_memory$rdmux[0][9][48]$a$11010 [7] $memory\instruction_memory$rdmux[0][9][48]$a$11010 [7] $memory\instruction_memory$rdmux[0][9][48]$a$11010 [8] $memory\instruction_memory$rdmux[0][9][48]$a$11010 [8] $memory\instruction_memory$rdmux[0][9][48]$a$11010 [5] $memory\instruction_memory$rdmux[0][9][48]$a$11010 [5] $memory\instruction_memory$rdmux[0][9][48]$a$11010 [2] 1'1 $memory\instruction_memory$rdmux[0][9][48]$a$11010 [8] $memory\instruction_memory$rdmux[0][9][48]$a$11010 [8] $memory\instruction_memory$rdmux[0][9][48]$a$11010 [2] $memory\instruction_memory$rdmux[0][9][48]$a$11010 [2] $memory\instruction_memory$rdmux[0][9][48]$a$11010 [2] 8'01101011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][52]$12557:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][52]$a$12558, B=$memory\instruction_memory$rdmux[0][10][52]$b$12559, Y=$memory\instruction_memory$rdmux[0][9][26]$a$10944
      New ports: A={ $memory\instruction_memory$rdmux[0][10][52]$a$12558 [13] $memory\instruction_memory$rdmux[0][10][52]$a$12558 [13] $memory\instruction_memory$rdmux[0][10][52]$a$12558 [4] 1'0 $memory\instruction_memory$rdmux[0][10][52]$a$12558 [13] $memory\instruction_memory$rdmux[0][10][52]$a$12558 [4] 2'00 $memory\instruction_memory$rdmux[0][10][52]$a$12558 [4] }, B={ $memory\instruction_memory$rdmux[0][10][52]$b$12559 [15] $memory\instruction_memory$rdmux[0][10][52]$b$12559 [5] $memory\instruction_memory$rdmux[0][10][52]$b$12559 [5] $memory\instruction_memory$rdmux[0][10][52]$b$12559 [15] 3'001 $memory\instruction_memory$rdmux[0][10][52]$b$12559 [5] 1'1 }, Y={ $memory\instruction_memory$rdmux[0][9][26]$a$10944 [28] $memory\instruction_memory$rdmux[0][9][26]$a$10944 [22:21] $memory\instruction_memory$rdmux[0][9][26]$a$10944 [15] $memory\instruction_memory$rdmux[0][9][26]$a$10944 [13:12] $memory\instruction_memory$rdmux[0][9][26]$a$10944 [7] $memory\instruction_memory$rdmux[0][9][26]$a$10944 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][26]$a$10944 [31:29] $memory\instruction_memory$rdmux[0][9][26]$a$10944 [27:23] $memory\instruction_memory$rdmux[0][9][26]$a$10944 [20:16] $memory\instruction_memory$rdmux[0][9][26]$a$10944 [14] $memory\instruction_memory$rdmux[0][9][26]$a$10944 [11:8] $memory\instruction_memory$rdmux[0][9][26]$a$10944 [6] $memory\instruction_memory$rdmux[0][9][26]$a$10944 [3:0] } = { $memory\instruction_memory$rdmux[0][9][26]$a$10944 [13] $memory\instruction_memory$rdmux[0][9][26]$a$10944 [13] $memory\instruction_memory$rdmux[0][9][26]$a$10944 [28] $memory\instruction_memory$rdmux[0][9][26]$a$10944 [13] $memory\instruction_memory$rdmux[0][9][26]$a$10944 [13] $memory\instruction_memory$rdmux[0][9][26]$a$10944 [13] 1'0 $memory\instruction_memory$rdmux[0][9][26]$a$10944 [22] $memory\instruction_memory$rdmux[0][9][26]$a$10944 [5] 2'01 $memory\instruction_memory$rdmux[0][9][26]$a$10944 [4] $memory\instruction_memory$rdmux[0][9][26]$a$10944 [4] 10'0011100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][122]$12767:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][122]$a$12768, B=$memory\instruction_memory$rdmux[0][10][122]$b$12769, Y=$memory\instruction_memory$rdmux[0][9][61]$a$11049
      New ports: A={ $memory\instruction_memory$rdmux[0][10][122]$a$12768 [21] $memory\instruction_memory$rdmux[0][10][122]$a$12768 [21] 2'11 $memory\instruction_memory$rdmux[0][10][122]$a$12768 [2] 3'010 $memory\instruction_memory$rdmux[0][10][122]$a$12768 [2] $memory\instruction_memory$rdmux[0][10][122]$a$12768 [2] }, B={ $memory\instruction_memory$rdmux[0][10][122]$b$12769 [2] $memory\instruction_memory$rdmux[0][10][122]$b$12769 [12] $memory\instruction_memory$rdmux[0][10][122]$b$12769 [12] 1'0 $memory\instruction_memory$rdmux[0][10][122]$b$12769 [12] $memory\instruction_memory$rdmux[0][10][122]$b$12769 [2] $memory\instruction_memory$rdmux[0][10][122]$b$12769 [2] 2'10 $memory\instruction_memory$rdmux[0][10][122]$b$12769 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][61]$a$11049 [23] $memory\instruction_memory$rdmux[0][9][61]$a$11049 [21] $memory\instruction_memory$rdmux[0][9][61]$a$11049 [16] $memory\instruction_memory$rdmux[0][9][61]$a$11049 [13:12] $memory\instruction_memory$rdmux[0][9][61]$a$11049 [8] $memory\instruction_memory$rdmux[0][9][61]$a$11049 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][61]$a$11049 [31:24] $memory\instruction_memory$rdmux[0][9][61]$a$11049 [22] $memory\instruction_memory$rdmux[0][9][61]$a$11049 [20:17] $memory\instruction_memory$rdmux[0][9][61]$a$11049 [15:14] $memory\instruction_memory$rdmux[0][9][61]$a$11049 [11:9] $memory\instruction_memory$rdmux[0][9][61]$a$11049 [7:6] $memory\instruction_memory$rdmux[0][9][61]$a$11049 [1:0] } = { $memory\instruction_memory$rdmux[0][9][61]$a$11049 [3] $memory\instruction_memory$rdmux[0][9][61]$a$11049 [3] $memory\instruction_memory$rdmux[0][9][61]$a$11049 [3] $memory\instruction_memory$rdmux[0][9][61]$a$11049 [3] $memory\instruction_memory$rdmux[0][9][61]$a$11049 [3] $memory\instruction_memory$rdmux[0][9][61]$a$11049 [3] $memory\instruction_memory$rdmux[0][9][61]$a$11049 [3] $memory\instruction_memory$rdmux[0][9][61]$a$11049 [12] $memory\instruction_memory$rdmux[0][9][61]$a$11049 [16] $memory\instruction_memory$rdmux[0][9][61]$a$11049 [12] $memory\instruction_memory$rdmux[0][9][61]$a$11049 [3] $memory\instruction_memory$rdmux[0][9][61]$a$11049 [16] $memory\instruction_memory$rdmux[0][9][61]$a$11049 [13] $memory\instruction_memory$rdmux[0][9][61]$a$11049 [13:12] 1'0 $memory\instruction_memory$rdmux[0][9][61]$a$11049 [4] $memory\instruction_memory$rdmux[0][9][61]$a$11049 [4] $memory\instruction_memory$rdmux[0][9][61]$a$11049 [4:3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][113]$12740:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][113]$a$12741, B=$memory\instruction_memory$rdmux[0][10][113]$b$12742, Y=$memory\instruction_memory$rdmux[0][9][56]$b$11035
      New ports: A={ $memory\instruction_memory$rdmux[0][10][113]$a$12741 [2] 2'00 $memory\instruction_memory$rdmux[0][10][113]$a$12741 [4] 1'1 $memory\instruction_memory$rdmux[0][10][113]$a$12741 [2] $memory\instruction_memory$rdmux[0][10][113]$a$12741 [4] $memory\instruction_memory$rdmux[0][10][113]$a$12741 [2] }, B={ $memory\instruction_memory$rdmux[0][10][113]$b$12742 [9] 1'1 $memory\instruction_memory$rdmux[0][10][113]$b$12742 [9] $memory\instruction_memory$rdmux[0][10][113]$b$12742 [9] 3'010 $memory\instruction_memory$rdmux[0][10][113]$b$12742 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][56]$b$11035 [25] $memory\instruction_memory$rdmux[0][9][56]$b$11035 [23] $memory\instruction_memory$rdmux[0][9][56]$b$11035 [13] $memory\instruction_memory$rdmux[0][9][56]$b$11035 [9] $memory\instruction_memory$rdmux[0][9][56]$b$11035 [7] $memory\instruction_memory$rdmux[0][9][56]$b$11035 [5:4] $memory\instruction_memory$rdmux[0][9][56]$b$11035 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][56]$b$11035 [31:26] $memory\instruction_memory$rdmux[0][9][56]$b$11035 [24] $memory\instruction_memory$rdmux[0][9][56]$b$11035 [22:14] $memory\instruction_memory$rdmux[0][9][56]$b$11035 [12:10] $memory\instruction_memory$rdmux[0][9][56]$b$11035 [8] $memory\instruction_memory$rdmux[0][9][56]$b$11035 [6] $memory\instruction_memory$rdmux[0][9][56]$b$11035 [3] $memory\instruction_memory$rdmux[0][9][56]$b$11035 [1:0] } = { $memory\instruction_memory$rdmux[0][9][56]$b$11035 [13] $memory\instruction_memory$rdmux[0][9][56]$b$11035 [13] $memory\instruction_memory$rdmux[0][9][56]$b$11035 [13] $memory\instruction_memory$rdmux[0][9][56]$b$11035 [25] $memory\instruction_memory$rdmux[0][9][56]$b$11035 [13] $memory\instruction_memory$rdmux[0][9][56]$b$11035 [25] 1'0 $memory\instruction_memory$rdmux[0][9][56]$b$11035 [13] $memory\instruction_memory$rdmux[0][9][56]$b$11035 [13] $memory\instruction_memory$rdmux[0][9][56]$b$11035 [13] 1'0 $memory\instruction_memory$rdmux[0][9][56]$b$11035 [9] 1'0 $memory\instruction_memory$rdmux[0][9][56]$b$11035 [4] 4'0000 $memory\instruction_memory$rdmux[0][9][56]$b$11035 [4] $memory\instruction_memory$rdmux[0][9][56]$b$11035 [4] $memory\instruction_memory$rdmux[0][9][56]$b$11035 [2] $memory\instruction_memory$rdmux[0][9][56]$b$11035 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][128]$12785:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][128]$a$12786, B=$memory\instruction_memory$rdmux[0][10][128]$b$12787, Y=$memory\instruction_memory$rdmux[0][9][64]$a$11058
      New ports: A={ $memory\instruction_memory$rdmux[0][10][128]$a$12786 [9] $memory\instruction_memory$rdmux[0][10][128]$a$12786 [2] 2'00 $memory\instruction_memory$rdmux[0][10][128]$a$12786 [9] $memory\instruction_memory$rdmux[0][10][128]$a$12786 [9] 2'10 $memory\instruction_memory$rdmux[0][10][128]$a$12786 [2] }, B={ $memory\instruction_memory$rdmux[0][10][128]$b$12787 [5] $memory\instruction_memory$rdmux[0][10][128]$b$12787 [5] 1'1 $memory\instruction_memory$rdmux[0][10][128]$b$12787 [5:4] 1'0 $memory\instruction_memory$rdmux[0][10][128]$b$12787 [5:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][64]$a$11058 [26] $memory\instruction_memory$rdmux[0][9][64]$a$11058 [23] $memory\instruction_memory$rdmux[0][9][64]$a$11058 [20] $memory\instruction_memory$rdmux[0][9][64]$a$11058 [16] $memory\instruction_memory$rdmux[0][9][64]$a$11058 [10:9] $memory\instruction_memory$rdmux[0][9][64]$a$11058 [5:4] $memory\instruction_memory$rdmux[0][9][64]$a$11058 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][64]$a$11058 [31:27] $memory\instruction_memory$rdmux[0][9][64]$a$11058 [25:24] $memory\instruction_memory$rdmux[0][9][64]$a$11058 [22:21] $memory\instruction_memory$rdmux[0][9][64]$a$11058 [19:17] $memory\instruction_memory$rdmux[0][9][64]$a$11058 [15:11] $memory\instruction_memory$rdmux[0][9][64]$a$11058 [8:6] $memory\instruction_memory$rdmux[0][9][64]$a$11058 [3] $memory\instruction_memory$rdmux[0][9][64]$a$11058 [1:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][9][64]$a$11058 [23] 2'00 $memory\instruction_memory$rdmux[0][9][64]$a$11058 [16] $memory\instruction_memory$rdmux[0][9][64]$a$11058 [9] $memory\instruction_memory$rdmux[0][9][64]$a$11058 [16] $memory\instruction_memory$rdmux[0][9][64]$a$11058 [16] $memory\instruction_memory$rdmux[0][9][64]$a$11058 [9] 4'0000 $memory\instruction_memory$rdmux[0][9][64]$a$11058 [4] 1'0 $memory\instruction_memory$rdmux[0][9][64]$a$11058 [5] $memory\instruction_memory$rdmux[0][9][64]$a$11058 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][141]$12824:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][141]$a$12825, B=$memory\instruction_memory$rdmux[0][10][141]$b$12826, Y=$memory\instruction_memory$rdmux[0][9][70]$b$11077
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][141]$a$12825 [4] 2'00 $memory\instruction_memory$rdmux[0][10][141]$a$12825 [2] $memory\instruction_memory$rdmux[0][10][141]$a$12825 [4] $memory\instruction_memory$rdmux[0][10][141]$a$12825 [2] }, B={ $memory\instruction_memory$rdmux[0][10][141]$b$12826 [16] $memory\instruction_memory$rdmux[0][10][141]$b$12826 [16] $memory\instruction_memory$rdmux[0][10][141]$b$12826 [5] 1'1 $memory\instruction_memory$rdmux[0][10][141]$b$12826 [5] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][70]$b$11077 [25] $memory\instruction_memory$rdmux[0][9][70]$b$11077 [16] $memory\instruction_memory$rdmux[0][9][70]$b$11077 [12] $memory\instruction_memory$rdmux[0][9][70]$b$11077 [9] $memory\instruction_memory$rdmux[0][9][70]$b$11077 [5:4] $memory\instruction_memory$rdmux[0][9][70]$b$11077 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][70]$b$11077 [31:26] $memory\instruction_memory$rdmux[0][9][70]$b$11077 [24:17] $memory\instruction_memory$rdmux[0][9][70]$b$11077 [15:13] $memory\instruction_memory$rdmux[0][9][70]$b$11077 [11:10] $memory\instruction_memory$rdmux[0][9][70]$b$11077 [8:6] $memory\instruction_memory$rdmux[0][9][70]$b$11077 [3] $memory\instruction_memory$rdmux[0][9][70]$b$11077 [1:0] } = { $memory\instruction_memory$rdmux[0][9][70]$b$11077 [25] $memory\instruction_memory$rdmux[0][9][70]$b$11077 [25] $memory\instruction_memory$rdmux[0][9][70]$b$11077 [25] $memory\instruction_memory$rdmux[0][9][70]$b$11077 [25] 1'0 $memory\instruction_memory$rdmux[0][9][70]$b$11077 [25] 1'0 $memory\instruction_memory$rdmux[0][9][70]$b$11077 [9] $memory\instruction_memory$rdmux[0][9][70]$b$11077 [12] $memory\instruction_memory$rdmux[0][9][70]$b$11077 [9] 2'00 $memory\instruction_memory$rdmux[0][9][70]$b$11077 [4] $memory\instruction_memory$rdmux[0][9][70]$b$11077 [4] $memory\instruction_memory$rdmux[0][9][70]$b$11077 [5] 3'000 $memory\instruction_memory$rdmux[0][9][70]$b$11077 [4] $memory\instruction_memory$rdmux[0][9][70]$b$11077 [4] 1'0 $memory\instruction_memory$rdmux[0][9][70]$b$11077 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][157]$12872:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][157]$a$12873, B=$memory\instruction_memory$rdmux[0][10][157]$b$12874, Y=$memory\instruction_memory$rdmux[0][9][78]$b$11101
      New ports: A={ 2'01 $memory\instruction_memory$rdmux[0][10][157]$a$12873 [5] 1'0 $memory\instruction_memory$rdmux[0][10][157]$a$12873 [5] $memory\instruction_memory$rdmux[0][10][157]$a$12873 [7] $memory\instruction_memory$rdmux[0][10][157]$a$12873 [7] 1'0 $memory\instruction_memory$rdmux[0][10][157]$a$12873 [5] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][157]$b$12874 [4] 5'01101 $memory\instruction_memory$rdmux[0][10][157]$b$12874 [4] $memory\instruction_memory$rdmux[0][10][157]$b$12874 [5] $memory\instruction_memory$rdmux[0][10][157]$b$12874 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][78]$b$11101 [24] $memory\instruction_memory$rdmux[0][9][78]$b$11101 [22] $memory\instruction_memory$rdmux[0][9][78]$b$11101 [18] $memory\instruction_memory$rdmux[0][9][78]$b$11101 [16] $memory\instruction_memory$rdmux[0][9][78]$b$11101 [13] $memory\instruction_memory$rdmux[0][9][78]$b$11101 [9] $memory\instruction_memory$rdmux[0][9][78]$b$11101 [7:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][78]$b$11101 [31:25] $memory\instruction_memory$rdmux[0][9][78]$b$11101 [23] $memory\instruction_memory$rdmux[0][9][78]$b$11101 [21:19] $memory\instruction_memory$rdmux[0][9][78]$b$11101 [17] $memory\instruction_memory$rdmux[0][9][78]$b$11101 [15:14] $memory\instruction_memory$rdmux[0][9][78]$b$11101 [12:10] $memory\instruction_memory$rdmux[0][9][78]$b$11101 [8] $memory\instruction_memory$rdmux[0][9][78]$b$11101 [3:0] } = { $memory\instruction_memory$rdmux[0][9][78]$b$11101 [24] $memory\instruction_memory$rdmux[0][9][78]$b$11101 [24] $memory\instruction_memory$rdmux[0][9][78]$b$11101 [24] $memory\instruction_memory$rdmux[0][9][78]$b$11101 [24] $memory\instruction_memory$rdmux[0][9][78]$b$11101 [24] $memory\instruction_memory$rdmux[0][9][78]$b$11101 [24] $memory\instruction_memory$rdmux[0][9][78]$b$11101 [24] $memory\instruction_memory$rdmux[0][9][78]$b$11101 [18] $memory\instruction_memory$rdmux[0][9][78]$b$11101 [18] $memory\instruction_memory$rdmux[0][9][78]$b$11101 [4] 1'0 $memory\instruction_memory$rdmux[0][9][78]$b$11101 [6] $memory\instruction_memory$rdmux[0][9][78]$b$11101 [6:5] $memory\instruction_memory$rdmux[0][9][78]$b$11101 [6] 2'01 $memory\instruction_memory$rdmux[0][9][78]$b$11101 [7] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][170]$12911:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][170]$a$12912, B=$memory\instruction_memory$rdmux[0][10][170]$b$12913, Y=$memory\instruction_memory$rdmux[0][9][85]$a$11121
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][170]$a$12912 [14] $memory\instruction_memory$rdmux[0][10][170]$a$12912 [14] $memory\instruction_memory$rdmux[0][10][170]$a$12912 [4] 2'10 $memory\instruction_memory$rdmux[0][10][170]$a$12912 [4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][170]$b$12913 [4] $memory\instruction_memory$rdmux[0][10][170]$b$12913 [4] 2'00 $memory\instruction_memory$rdmux[0][10][170]$b$12913 [4] 1'1 $memory\instruction_memory$rdmux[0][10][170]$b$12913 [4] $memory\instruction_memory$rdmux[0][10][170]$b$12913 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][85]$a$11121 [17:16] $memory\instruction_memory$rdmux[0][9][85]$a$11121 [14] $memory\instruction_memory$rdmux[0][9][85]$a$11121 [9:8] $memory\instruction_memory$rdmux[0][9][85]$a$11121 [5:4] $memory\instruction_memory$rdmux[0][9][85]$a$11121 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][85]$a$11121 [31:18] $memory\instruction_memory$rdmux[0][9][85]$a$11121 [15] $memory\instruction_memory$rdmux[0][9][85]$a$11121 [13:10] $memory\instruction_memory$rdmux[0][9][85]$a$11121 [7:6] $memory\instruction_memory$rdmux[0][9][85]$a$11121 [3] $memory\instruction_memory$rdmux[0][9][85]$a$11121 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][9][85]$a$11121 [17] 6'000000 $memory\instruction_memory$rdmux[0][9][85]$a$11121 [4] 1'0 $memory\instruction_memory$rdmux[0][9][85]$a$11121 [17] 2'00 $memory\instruction_memory$rdmux[0][9][85]$a$11121 [16] $memory\instruction_memory$rdmux[0][9][85]$a$11121 [2] 3'000 $memory\instruction_memory$rdmux[0][9][85]$a$11121 [8] 1'0 $memory\instruction_memory$rdmux[0][9][85]$a$11121 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][11]$12434:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][11]$a$12435, B=$memory\instruction_memory$rdmux[0][10][11]$b$12436, Y=$memory\instruction_memory$rdmux[0][9][5]$b$10882
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][11]$a$12435 [5] $memory\instruction_memory$rdmux[0][10][11]$a$12435 [5] 2'11 $memory\instruction_memory$rdmux[0][10][11]$a$12435 [8] 2'00 $memory\instruction_memory$rdmux[0][10][11]$a$12435 [5] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][11]$b$12436 [4] 1'1 $memory\instruction_memory$rdmux[0][10][11]$b$12436 [4] $memory\instruction_memory$rdmux[0][10][11]$b$12436 [5] 1'0 $memory\instruction_memory$rdmux[0][10][11]$b$12436 [4] 1'1 $memory\instruction_memory$rdmux[0][10][11]$b$12436 [5] $memory\instruction_memory$rdmux[0][10][11]$b$12436 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][5]$b$10882 [25] $memory\instruction_memory$rdmux[0][9][5]$b$10882 [21:20] $memory\instruction_memory$rdmux[0][9][5]$b$10882 [18] $memory\instruction_memory$rdmux[0][9][5]$b$10882 [13] $memory\instruction_memory$rdmux[0][9][5]$b$10882 [8:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][5]$b$10882 [31:26] $memory\instruction_memory$rdmux[0][9][5]$b$10882 [24:22] $memory\instruction_memory$rdmux[0][9][5]$b$10882 [19] $memory\instruction_memory$rdmux[0][9][5]$b$10882 [17:14] $memory\instruction_memory$rdmux[0][9][5]$b$10882 [12:9] $memory\instruction_memory$rdmux[0][9][5]$b$10882 [3:0] } = { $memory\instruction_memory$rdmux[0][9][5]$b$10882 [18] $memory\instruction_memory$rdmux[0][9][5]$b$10882 [18] $memory\instruction_memory$rdmux[0][9][5]$b$10882 [18] $memory\instruction_memory$rdmux[0][9][5]$b$10882 [18] $memory\instruction_memory$rdmux[0][9][5]$b$10882 [18] $memory\instruction_memory$rdmux[0][9][5]$b$10882 [25] $memory\instruction_memory$rdmux[0][9][5]$b$10882 [4] $memory\instruction_memory$rdmux[0][9][5]$b$10882 [21] 2'10 $memory\instruction_memory$rdmux[0][9][5]$b$10882 [6] $memory\instruction_memory$rdmux[0][9][5]$b$10882 [6] $memory\instruction_memory$rdmux[0][9][5]$b$10882 [6] $memory\instruction_memory$rdmux[0][9][5]$b$10882 [6] $memory\instruction_memory$rdmux[0][9][5]$b$10882 [6] 1'0 $memory\instruction_memory$rdmux[0][9][5]$b$10882 [8] 5'10011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][169]$12908:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][169]$a$12909, B=$memory\instruction_memory$rdmux[0][10][169]$b$12910, Y=$memory\instruction_memory$rdmux[0][9][84]$b$11119
      New ports: A={ 2'00 $memory\instruction_memory$rdmux[0][10][169]$a$12909 [15] $memory\instruction_memory$rdmux[0][10][169]$a$12909 [15] 1'0 $memory\instruction_memory$rdmux[0][10][169]$a$12909 [2] 1'1 $memory\instruction_memory$rdmux[0][10][169]$a$12909 [2] $memory\instruction_memory$rdmux[0][10][169]$a$12909 [2] }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][169]$b$12910 [5] 2'10 $memory\instruction_memory$rdmux[0][10][169]$b$12910 [12] $memory\instruction_memory$rdmux[0][10][169]$b$12910 [12] 1'0 $memory\instruction_memory$rdmux[0][10][169]$b$12910 [5] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][84]$b$11119 [23] $memory\instruction_memory$rdmux[0][9][84]$b$11119 [20] $memory\instruction_memory$rdmux[0][9][84]$b$11119 [16:14] $memory\instruction_memory$rdmux[0][9][84]$b$11119 [12] $memory\instruction_memory$rdmux[0][9][84]$b$11119 [7] $memory\instruction_memory$rdmux[0][9][84]$b$11119 [5] $memory\instruction_memory$rdmux[0][9][84]$b$11119 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][84]$b$11119 [31:24] $memory\instruction_memory$rdmux[0][9][84]$b$11119 [22:21] $memory\instruction_memory$rdmux[0][9][84]$b$11119 [19:17] $memory\instruction_memory$rdmux[0][9][84]$b$11119 [13] $memory\instruction_memory$rdmux[0][9][84]$b$11119 [11:8] $memory\instruction_memory$rdmux[0][9][84]$b$11119 [6] $memory\instruction_memory$rdmux[0][9][84]$b$11119 [4:3] $memory\instruction_memory$rdmux[0][9][84]$b$11119 [1:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][9][84]$b$11119 [14] $memory\instruction_memory$rdmux[0][9][84]$b$11119 [20] $memory\instruction_memory$rdmux[0][9][84]$b$11119 [20] 1'0 $memory\instruction_memory$rdmux[0][9][84]$b$11119 [16:15] 3'001 $memory\instruction_memory$rdmux[0][9][84]$b$11119 [7] 6'101011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][23]$12470:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][23]$a$12471, B=$memory\instruction_memory$rdmux[0][10][23]$b$12472, Y=$memory\instruction_memory$rdmux[0][9][11]$b$10900
      New ports: A={ 2'10 $memory\instruction_memory$rdmux[0][10][23]$a$12471 [7] $memory\instruction_memory$rdmux[0][10][23]$a$12471 [7] $memory\instruction_memory$rdmux[0][10][23]$a$12471 [5] }, B={ $memory\instruction_memory$rdmux[0][10][23]$b$12472 [5] $memory\instruction_memory$rdmux[0][10][23]$b$12472 [7] 1'1 $memory\instruction_memory$rdmux[0][10][23]$b$12472 [7] $memory\instruction_memory$rdmux[0][10][23]$b$12472 [5] }, Y={ $memory\instruction_memory$rdmux[0][9][11]$b$10900 [26] $memory\instruction_memory$rdmux[0][9][11]$b$10900 [15] $memory\instruction_memory$rdmux[0][9][11]$b$10900 [9] $memory\instruction_memory$rdmux[0][9][11]$b$10900 [7] $memory\instruction_memory$rdmux[0][9][11]$b$10900 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][9][11]$b$10900 [31:27] $memory\instruction_memory$rdmux[0][9][11]$b$10900 [25:16] $memory\instruction_memory$rdmux[0][9][11]$b$10900 [14:10] $memory\instruction_memory$rdmux[0][9][11]$b$10900 [8] $memory\instruction_memory$rdmux[0][9][11]$b$10900 [6] $memory\instruction_memory$rdmux[0][9][11]$b$10900 [4:0] } = { $memory\instruction_memory$rdmux[0][9][11]$b$10900 [26] $memory\instruction_memory$rdmux[0][9][11]$b$10900 [26] 1'1 $memory\instruction_memory$rdmux[0][9][11]$b$10900 [26] $memory\instruction_memory$rdmux[0][9][11]$b$10900 [26] 3'001 $memory\instruction_memory$rdmux[0][9][11]$b$10900 [5] $memory\instruction_memory$rdmux[0][9][11]$b$10900 [5] $memory\instruction_memory$rdmux[0][9][11]$b$10900 [5] 2'01 $memory\instruction_memory$rdmux[0][9][11]$b$10900 [15] $memory\instruction_memory$rdmux[0][9][11]$b$10900 [15] 3'010 $memory\instruction_memory$rdmux[0][9][11]$b$10900 [5] 1'1 $memory\instruction_memory$rdmux[0][9][11]$b$10900 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][26]$12479:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][26]$a$12480, B=$memory\instruction_memory$rdmux[0][10][26]$b$12481, Y=$memory\instruction_memory$rdmux[0][9][13]$a$10905
      New ports: A={ $memory\instruction_memory$rdmux[0][10][26]$a$12480 [13] $memory\instruction_memory$rdmux[0][10][26]$a$12480 [4] 1'1 $memory\instruction_memory$rdmux[0][10][26]$a$12480 [13] $memory\instruction_memory$rdmux[0][10][26]$a$12480 [13] 3'110 $memory\instruction_memory$rdmux[0][10][26]$a$12480 [4] $memory\instruction_memory$rdmux[0][10][26]$a$12480 [4] }, B={ 2'11 $memory\instruction_memory$rdmux[0][10][26]$b$12481 [5] 1'0 $memory\instruction_memory$rdmux[0][10][26]$b$12481 [8] $memory\instruction_memory$rdmux[0][10][26]$b$12481 [8] 1'0 $memory\instruction_memory$rdmux[0][10][26]$b$12481 [5] $memory\instruction_memory$rdmux[0][10][26]$b$12481 [5] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][13]$a$10905 [25] $memory\instruction_memory$rdmux[0][9][13]$a$10905 [22] $memory\instruction_memory$rdmux[0][9][13]$a$10905 [16:15] $memory\instruction_memory$rdmux[0][9][13]$a$10905 [13] $memory\instruction_memory$rdmux[0][9][13]$a$10905 [8:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][13]$a$10905 [31:26] $memory\instruction_memory$rdmux[0][9][13]$a$10905 [24:23] $memory\instruction_memory$rdmux[0][9][13]$a$10905 [21:17] $memory\instruction_memory$rdmux[0][9][13]$a$10905 [14] $memory\instruction_memory$rdmux[0][9][13]$a$10905 [12:9] $memory\instruction_memory$rdmux[0][9][13]$a$10905 [3:0] } = { $memory\instruction_memory$rdmux[0][9][13]$a$10905 [13] $memory\instruction_memory$rdmux[0][9][13]$a$10905 [13] $memory\instruction_memory$rdmux[0][9][13]$a$10905 [13] $memory\instruction_memory$rdmux[0][9][13]$a$10905 [13] $memory\instruction_memory$rdmux[0][9][13]$a$10905 [13] $memory\instruction_memory$rdmux[0][9][13]$a$10905 [13] 2'01 $memory\instruction_memory$rdmux[0][9][13]$a$10905 [5] $memory\instruction_memory$rdmux[0][9][13]$a$10905 [5] 2'01 $memory\instruction_memory$rdmux[0][9][13]$a$10905 [16] $memory\instruction_memory$rdmux[0][9][13]$a$10905 [6] $memory\instruction_memory$rdmux[0][9][13]$a$10905 [6] 1'0 $memory\instruction_memory$rdmux[0][9][13]$a$10905 [8] 5'10011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][31]$12494:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][31]$a$12495, B=$memory\instruction_memory$rdmux[0][10][31]$b$12496, Y=$memory\instruction_memory$rdmux[0][9][15]$b$10912
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][31]$a$12495 [15] 1'0 $memory\instruction_memory$rdmux[0][10][31]$a$12495 [9] 4'1110 }, B={ 2'10 $memory\instruction_memory$rdmux[0][10][31]$b$12496 [8] 1'0 $memory\instruction_memory$rdmux[0][10][31]$b$12496 [8] $memory\instruction_memory$rdmux[0][10][31]$b$12496 [2] 1'0 $memory\instruction_memory$rdmux[0][10][31]$b$12496 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][15]$b$10912 [27] $memory\instruction_memory$rdmux[0][9][15]$b$10912 [15] $memory\instruction_memory$rdmux[0][9][15]$b$10912 [13] $memory\instruction_memory$rdmux[0][9][15]$b$10912 [9:7] $memory\instruction_memory$rdmux[0][9][15]$b$10912 [4] $memory\instruction_memory$rdmux[0][9][15]$b$10912 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][15]$b$10912 [31:28] $memory\instruction_memory$rdmux[0][9][15]$b$10912 [26:16] $memory\instruction_memory$rdmux[0][9][15]$b$10912 [14] $memory\instruction_memory$rdmux[0][9][15]$b$10912 [12:10] $memory\instruction_memory$rdmux[0][9][15]$b$10912 [6:5] $memory\instruction_memory$rdmux[0][9][15]$b$10912 [3] $memory\instruction_memory$rdmux[0][9][15]$b$10912 [1:0] } = { $memory\instruction_memory$rdmux[0][9][15]$b$10912 [13] $memory\instruction_memory$rdmux[0][9][15]$b$10912 [27] $memory\instruction_memory$rdmux[0][9][15]$b$10912 [13] $memory\instruction_memory$rdmux[0][9][15]$b$10912 [27] $memory\instruction_memory$rdmux[0][9][15]$b$10912 [13] $memory\instruction_memory$rdmux[0][9][15]$b$10912 [2] 1'0 $memory\instruction_memory$rdmux[0][9][15]$b$10912 [2] $memory\instruction_memory$rdmux[0][9][15]$b$10912 [2] 3'000 $memory\instruction_memory$rdmux[0][9][15]$b$10912 [8] $memory\instruction_memory$rdmux[0][9][15]$b$10912 [15] $memory\instruction_memory$rdmux[0][9][15]$b$10912 [4] 3'000 $memory\instruction_memory$rdmux[0][9][15]$b$10912 [8] $memory\instruction_memory$rdmux[0][9][15]$b$10912 [2] $memory\instruction_memory$rdmux[0][9][15]$b$10912 [2] $memory\instruction_memory$rdmux[0][9][15]$b$10912 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][101]$12704:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][101]$a$12705, B=$memory\instruction_memory$rdmux[0][10][101]$b$12706, Y=$memory\instruction_memory$rdmux[0][9][50]$b$11017
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][101]$a$12705 [24] $memory\instruction_memory$rdmux[0][10][101]$a$12705 [9] $memory\instruction_memory$rdmux[0][10][101]$a$12705 [9] $memory\instruction_memory$rdmux[0][10][101]$a$12705 [9] 1'0 }, B={ 2'00 $memory\instruction_memory$rdmux[0][10][101]$b$12706 [17] 1'1 $memory\instruction_memory$rdmux[0][10][101]$b$12706 [5] $memory\instruction_memory$rdmux[0][10][101]$b$12706 [5] }, Y={ $memory\instruction_memory$rdmux[0][9][50]$b$11017 [26] $memory\instruction_memory$rdmux[0][9][50]$b$11017 [24] $memory\instruction_memory$rdmux[0][9][50]$b$11017 [17:16] $memory\instruction_memory$rdmux[0][9][50]$b$11017 [9] $memory\instruction_memory$rdmux[0][9][50]$b$11017 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][9][50]$b$11017 [31:27] $memory\instruction_memory$rdmux[0][9][50]$b$11017 [25] $memory\instruction_memory$rdmux[0][9][50]$b$11017 [23:18] $memory\instruction_memory$rdmux[0][9][50]$b$11017 [15:10] $memory\instruction_memory$rdmux[0][9][50]$b$11017 [8:6] $memory\instruction_memory$rdmux[0][9][50]$b$11017 [4:0] } = { $memory\instruction_memory$rdmux[0][9][50]$b$11017 [24] $memory\instruction_memory$rdmux[0][9][50]$b$11017 [26] $memory\instruction_memory$rdmux[0][9][50]$b$11017 [24] $memory\instruction_memory$rdmux[0][9][50]$b$11017 [26] $memory\instruction_memory$rdmux[0][9][50]$b$11017 [26] $memory\instruction_memory$rdmux[0][9][50]$b$11017 [24] $memory\instruction_memory$rdmux[0][9][50]$b$11017 [9] $memory\instruction_memory$rdmux[0][9][50]$b$11017 [9] $memory\instruction_memory$rdmux[0][9][50]$b$11017 [5] $memory\instruction_memory$rdmux[0][9][50]$b$11017 [5] 2'01 $memory\instruction_memory$rdmux[0][9][50]$b$11017 [9] 13'0000111010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][29]$12488:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][29]$a$12489, B=$memory\instruction_memory$rdmux[0][10][29]$b$12490, Y=$memory\instruction_memory$rdmux[0][9][14]$b$10909
      New ports: A={ $memory\instruction_memory$rdmux[0][10][29]$a$12489 [4] $memory\instruction_memory$rdmux[0][10][29]$a$12489 [13] 3'110 $memory\instruction_memory$rdmux[0][10][29]$a$12489 [4] }, B={ $memory\instruction_memory$rdmux[0][10][29]$b$12490 [5] 1'1 $memory\instruction_memory$rdmux[0][10][29]$b$12490 [8] 1'0 $memory\instruction_memory$rdmux[0][10][29]$b$12490 [5] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][14]$b$10909 [20] $memory\instruction_memory$rdmux[0][9][14]$b$10909 [13] $memory\instruction_memory$rdmux[0][9][14]$b$10909 [8:7] $memory\instruction_memory$rdmux[0][9][14]$b$10909 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][14]$b$10909 [31:21] $memory\instruction_memory$rdmux[0][9][14]$b$10909 [19:14] $memory\instruction_memory$rdmux[0][9][14]$b$10909 [12:9] $memory\instruction_memory$rdmux[0][9][14]$b$10909 [6] $memory\instruction_memory$rdmux[0][9][14]$b$10909 [3:0] } = { $memory\instruction_memory$rdmux[0][9][14]$b$10909 [13] $memory\instruction_memory$rdmux[0][9][14]$b$10909 [13] $memory\instruction_memory$rdmux[0][9][14]$b$10909 [13] $memory\instruction_memory$rdmux[0][9][14]$b$10909 [13] $memory\instruction_memory$rdmux[0][9][14]$b$10909 [13] $memory\instruction_memory$rdmux[0][9][14]$b$10909 [13] $memory\instruction_memory$rdmux[0][9][14]$b$10909 [13] 1'0 $memory\instruction_memory$rdmux[0][9][14]$b$10909 [5] $memory\instruction_memory$rdmux[0][9][14]$b$10909 [13] $memory\instruction_memory$rdmux[0][9][14]$b$10909 [5] 2'01 $memory\instruction_memory$rdmux[0][9][14]$b$10909 [4] $memory\instruction_memory$rdmux[0][9][14]$b$10909 [4] $memory\instruction_memory$rdmux[0][9][14]$b$10909 [4] 3'000 $memory\instruction_memory$rdmux[0][9][14]$b$10909 [8] 6'100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][36]$12509:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][36]$a$12510, B=$memory\instruction_memory$rdmux[0][10][36]$b$12511, Y=$memory\instruction_memory$rdmux[0][9][18]$a$10920
      New ports: A={ 2'01 $memory\instruction_memory$rdmux[0][10][36]$a$12510 [9] 3'010 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][36]$b$12511 [8] $memory\instruction_memory$rdmux[0][10][36]$b$12511 [8] $memory\instruction_memory$rdmux[0][10][36]$b$12511 [8] $memory\instruction_memory$rdmux[0][10][36]$b$12511 [2] $memory\instruction_memory$rdmux[0][10][36]$b$12511 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][18]$a$10920 [24] $memory\instruction_memory$rdmux[0][9][18]$a$10920 [10:8] $memory\instruction_memory$rdmux[0][9][18]$a$10920 [5] $memory\instruction_memory$rdmux[0][9][18]$a$10920 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][18]$a$10920 [31:25] $memory\instruction_memory$rdmux[0][9][18]$a$10920 [23:11] $memory\instruction_memory$rdmux[0][9][18]$a$10920 [7:6] $memory\instruction_memory$rdmux[0][9][18]$a$10920 [4:3] $memory\instruction_memory$rdmux[0][9][18]$a$10920 [1:0] } = { $memory\instruction_memory$rdmux[0][9][18]$a$10920 [10] $memory\instruction_memory$rdmux[0][9][18]$a$10920 [10] $memory\instruction_memory$rdmux[0][9][18]$a$10920 [10] $memory\instruction_memory$rdmux[0][9][18]$a$10920 [10] $memory\instruction_memory$rdmux[0][9][18]$a$10920 [10] 1'1 $memory\instruction_memory$rdmux[0][9][18]$a$10920 [5] $memory\instruction_memory$rdmux[0][9][18]$a$10920 [8] $memory\instruction_memory$rdmux[0][9][18]$a$10920 [8] 3'000 $memory\instruction_memory$rdmux[0][9][18]$a$10920 [10] 4'0000 $memory\instruction_memory$rdmux[0][9][18]$a$10920 [10] 3'000 $memory\instruction_memory$rdmux[0][9][18]$a$10920 [2] 1'0 $memory\instruction_memory$rdmux[0][9][18]$a$10920 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][3]$12410:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][3]$a$12411, B=$memory\instruction_memory$rdmux[0][10][3]$b$12412, Y=$memory\instruction_memory$rdmux[0][9][1]$b$10870
      New ports: A={ $memory\instruction_memory$rdmux[0][10][3]$a$12411 [5] $memory\instruction_memory$rdmux[0][10][3]$a$12411 [5] $memory\instruction_memory$rdmux[0][10][3]$a$12411 [5] 2'11 $memory\instruction_memory$rdmux[0][10][3]$a$12411 [7] $memory\instruction_memory$rdmux[0][10][3]$a$12411 [7] $memory\instruction_memory$rdmux[0][10][3]$a$12411 [5] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][3]$b$12412 [9] $memory\instruction_memory$rdmux[0][10][3]$b$12412 [2] 1'0 $memory\instruction_memory$rdmux[0][10][3]$b$12412 [9] 1'0 $memory\instruction_memory$rdmux[0][10][3]$b$12412 [9] 2'01 $memory\instruction_memory$rdmux[0][10][3]$b$12412 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][1]$b$10870 [27] $memory\instruction_memory$rdmux[0][9][1]$b$10870 [23] $memory\instruction_memory$rdmux[0][9][1]$b$10870 [20] $memory\instruction_memory$rdmux[0][9][1]$b$10870 [13] $memory\instruction_memory$rdmux[0][9][1]$b$10870 [10:9] $memory\instruction_memory$rdmux[0][9][1]$b$10870 [7] $memory\instruction_memory$rdmux[0][9][1]$b$10870 [5] $memory\instruction_memory$rdmux[0][9][1]$b$10870 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][1]$b$10870 [31:28] $memory\instruction_memory$rdmux[0][9][1]$b$10870 [26:24] $memory\instruction_memory$rdmux[0][9][1]$b$10870 [22:21] $memory\instruction_memory$rdmux[0][9][1]$b$10870 [19:14] $memory\instruction_memory$rdmux[0][9][1]$b$10870 [12:11] $memory\instruction_memory$rdmux[0][9][1]$b$10870 [8] $memory\instruction_memory$rdmux[0][9][1]$b$10870 [6] $memory\instruction_memory$rdmux[0][9][1]$b$10870 [4:3] $memory\instruction_memory$rdmux[0][9][1]$b$10870 [1:0] } = { $memory\instruction_memory$rdmux[0][9][1]$b$10870 [27] $memory\instruction_memory$rdmux[0][9][1]$b$10870 [27] $memory\instruction_memory$rdmux[0][9][1]$b$10870 [27] $memory\instruction_memory$rdmux[0][9][1]$b$10870 [27] $memory\instruction_memory$rdmux[0][9][1]$b$10870 [5] $memory\instruction_memory$rdmux[0][9][1]$b$10870 [5] $memory\instruction_memory$rdmux[0][9][1]$b$10870 [2] $memory\instruction_memory$rdmux[0][9][1]$b$10870 [20] $memory\instruction_memory$rdmux[0][9][1]$b$10870 [20] 1'0 $memory\instruction_memory$rdmux[0][9][1]$b$10870 [13] $memory\instruction_memory$rdmux[0][9][1]$b$10870 [7] $memory\instruction_memory$rdmux[0][9][1]$b$10870 [7] $memory\instruction_memory$rdmux[0][9][1]$b$10870 [7] 3'000 $memory\instruction_memory$rdmux[0][9][1]$b$10870 [7] $memory\instruction_memory$rdmux[0][9][1]$b$10870 [2] 1'0 $memory\instruction_memory$rdmux[0][9][1]$b$10870 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][78]$12635:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][78]$a$12636, B=$memory\instruction_memory$rdmux[0][10][78]$b$12637, Y=$memory\instruction_memory$rdmux[0][9][39]$a$10983
      New ports: A={ $memory\instruction_memory$rdmux[0][10][78]$a$12636 [4] $memory\instruction_memory$rdmux[0][10][78]$a$12636 [13] 3'110 $memory\instruction_memory$rdmux[0][10][78]$a$12636 [4] }, B={ $memory\instruction_memory$rdmux[0][10][78]$b$12637 [5] 1'1 $memory\instruction_memory$rdmux[0][10][78]$b$12637 [8] 1'0 $memory\instruction_memory$rdmux[0][10][78]$b$12637 [5] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][39]$a$10983 [20] $memory\instruction_memory$rdmux[0][9][39]$a$10983 [13] $memory\instruction_memory$rdmux[0][9][39]$a$10983 [8:7] $memory\instruction_memory$rdmux[0][9][39]$a$10983 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][39]$a$10983 [31:21] $memory\instruction_memory$rdmux[0][9][39]$a$10983 [19:14] $memory\instruction_memory$rdmux[0][9][39]$a$10983 [12:9] $memory\instruction_memory$rdmux[0][9][39]$a$10983 [6] $memory\instruction_memory$rdmux[0][9][39]$a$10983 [3:0] } = { $memory\instruction_memory$rdmux[0][9][39]$a$10983 [13] $memory\instruction_memory$rdmux[0][9][39]$a$10983 [13] $memory\instruction_memory$rdmux[0][9][39]$a$10983 [13] $memory\instruction_memory$rdmux[0][9][39]$a$10983 [13] $memory\instruction_memory$rdmux[0][9][39]$a$10983 [13] $memory\instruction_memory$rdmux[0][9][39]$a$10983 [13] $memory\instruction_memory$rdmux[0][9][39]$a$10983 [13] 1'0 $memory\instruction_memory$rdmux[0][9][39]$a$10983 [5] $memory\instruction_memory$rdmux[0][9][39]$a$10983 [5] $memory\instruction_memory$rdmux[0][9][39]$a$10983 [5] 2'01 $memory\instruction_memory$rdmux[0][9][39]$a$10983 [4] $memory\instruction_memory$rdmux[0][9][39]$a$10983 [4] $memory\instruction_memory$rdmux[0][9][39]$a$10983 [4] 3'000 $memory\instruction_memory$rdmux[0][9][39]$a$10983 [8] $memory\instruction_memory$rdmux[0][9][39]$a$10983 [8] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][88]$12665:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][88]$a$12666, B=$memory\instruction_memory$rdmux[0][10][88]$b$12667, Y=$memory\instruction_memory$rdmux[0][9][44]$a$10998
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][88]$a$12666 [4] $memory\instruction_memory$rdmux[0][10][88]$a$12666 [5] 1'1 $memory\instruction_memory$rdmux[0][10][88]$a$12666 [5:4] 1'0 }, B={ 2'11 $memory\instruction_memory$rdmux[0][10][88]$b$12667 [11] $memory\instruction_memory$rdmux[0][10][88]$b$12667 [2] 1'1 $memory\instruction_memory$rdmux[0][10][88]$b$12667 [2] $memory\instruction_memory$rdmux[0][10][88]$b$12667 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][44]$a$10998 [21:20] $memory\instruction_memory$rdmux[0][9][44]$a$10998 [11] $memory\instruction_memory$rdmux[0][9][44]$a$10998 [9] $memory\instruction_memory$rdmux[0][9][44]$a$10998 [5:4] $memory\instruction_memory$rdmux[0][9][44]$a$10998 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][44]$a$10998 [31:22] $memory\instruction_memory$rdmux[0][9][44]$a$10998 [19:12] $memory\instruction_memory$rdmux[0][9][44]$a$10998 [10] $memory\instruction_memory$rdmux[0][9][44]$a$10998 [8:6] $memory\instruction_memory$rdmux[0][9][44]$a$10998 [3] $memory\instruction_memory$rdmux[0][9][44]$a$10998 [1:0] } = { $memory\instruction_memory$rdmux[0][9][44]$a$10998 [5] $memory\instruction_memory$rdmux[0][9][44]$a$10998 [5] $memory\instruction_memory$rdmux[0][9][44]$a$10998 [5] $memory\instruction_memory$rdmux[0][9][44]$a$10998 [5] $memory\instruction_memory$rdmux[0][9][44]$a$10998 [5] $memory\instruction_memory$rdmux[0][9][44]$a$10998 [5] $memory\instruction_memory$rdmux[0][9][44]$a$10998 [2] $memory\instruction_memory$rdmux[0][9][44]$a$10998 [2] $memory\instruction_memory$rdmux[0][9][44]$a$10998 [21] $memory\instruction_memory$rdmux[0][9][44]$a$10998 [21] $memory\instruction_memory$rdmux[0][9][44]$a$10998 [2] $memory\instruction_memory$rdmux[0][9][44]$a$10998 [5] $memory\instruction_memory$rdmux[0][9][44]$a$10998 [2] $memory\instruction_memory$rdmux[0][9][44]$a$10998 [2] $memory\instruction_memory$rdmux[0][9][44]$a$10998 [2] $memory\instruction_memory$rdmux[0][9][44]$a$10998 [2] $memory\instruction_memory$rdmux[0][9][44]$a$10998 [5] $memory\instruction_memory$rdmux[0][9][44]$a$10998 [2] $memory\instruction_memory$rdmux[0][9][44]$a$10998 [4] $memory\instruction_memory$rdmux[0][9][44]$a$10998 [4] $memory\instruction_memory$rdmux[0][9][44]$a$10998 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][136]$12809:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][136]$a$12810, B=$memory\instruction_memory$rdmux[0][10][136]$b$12811, Y=$memory\instruction_memory$rdmux[0][9][68]$a$11070
      New ports: A={ $memory\instruction_memory$rdmux[0][10][136]$a$12810 [8] $memory\instruction_memory$rdmux[0][10][136]$a$12810 [8] 1'0 $memory\instruction_memory$rdmux[0][10][136]$a$12810 [5] $memory\instruction_memory$rdmux[0][10][136]$a$12810 [5] $memory\instruction_memory$rdmux[0][10][136]$a$12810 [8] 1'0 $memory\instruction_memory$rdmux[0][10][136]$a$12810 [5] 1'1 }, B={ 2'01 $memory\instruction_memory$rdmux[0][10][136]$b$12811 [4] 2'01 $memory\instruction_memory$rdmux[0][10][136]$b$12811 [4] $memory\instruction_memory$rdmux[0][10][136]$b$12811 [5] $memory\instruction_memory$rdmux[0][10][136]$b$12811 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][68]$a$11070 [25] $memory\instruction_memory$rdmux[0][9][68]$a$11070 [22] $memory\instruction_memory$rdmux[0][9][68]$a$11070 [20] $memory\instruction_memory$rdmux[0][9][68]$a$11070 [17] $memory\instruction_memory$rdmux[0][9][68]$a$11070 [9:8] $memory\instruction_memory$rdmux[0][9][68]$a$11070 [6:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][68]$a$11070 [31:26] $memory\instruction_memory$rdmux[0][9][68]$a$11070 [24:23] $memory\instruction_memory$rdmux[0][9][68]$a$11070 [21] $memory\instruction_memory$rdmux[0][9][68]$a$11070 [19:18] $memory\instruction_memory$rdmux[0][9][68]$a$11070 [16:10] $memory\instruction_memory$rdmux[0][9][68]$a$11070 [7] $memory\instruction_memory$rdmux[0][9][68]$a$11070 [3:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][9][68]$a$11070 [25] $memory\instruction_memory$rdmux[0][9][68]$a$11070 [8] 3'110 $memory\instruction_memory$rdmux[0][9][68]$a$11070 [9] $memory\instruction_memory$rdmux[0][9][68]$a$11070 [9] $memory\instruction_memory$rdmux[0][9][68]$a$11070 [5] $memory\instruction_memory$rdmux[0][9][68]$a$11070 [9] $memory\instruction_memory$rdmux[0][9][68]$a$11070 [5] $memory\instruction_memory$rdmux[0][9][68]$a$11070 [9] $memory\instruction_memory$rdmux[0][9][68]$a$11070 [6] 1'1 $memory\instruction_memory$rdmux[0][9][68]$a$11070 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][27]$12482:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][27]$a$12483, B=$memory\instruction_memory$rdmux[0][10][27]$b$12484, Y=$memory\instruction_memory$rdmux[0][9][13]$b$10906
      New ports: A={ $memory\instruction_memory$rdmux[0][10][27]$a$12483 [13] 1'0 $memory\instruction_memory$rdmux[0][10][27]$a$12483 [13] $memory\instruction_memory$rdmux[0][10][27]$a$12483 [4] $memory\instruction_memory$rdmux[0][10][27]$a$12483 [13] $memory\instruction_memory$rdmux[0][10][27]$a$12483 [4] 2'10 $memory\instruction_memory$rdmux[0][10][27]$a$12483 [4] }, B={ $memory\instruction_memory$rdmux[0][10][27]$b$12484 [24] $memory\instruction_memory$rdmux[0][10][27]$b$12484 [24] $memory\instruction_memory$rdmux[0][10][27]$b$12484 [5] $memory\instruction_memory$rdmux[0][10][27]$b$12484 [5] 2'00 $memory\instruction_memory$rdmux[0][10][27]$b$12484 [5] $memory\instruction_memory$rdmux[0][10][27]$b$12484 [5] 1'1 }, Y={ $memory\instruction_memory$rdmux[0][9][13]$b$10906 [25:24] $memory\instruction_memory$rdmux[0][9][13]$b$10906 [22] $memory\instruction_memory$rdmux[0][9][13]$b$10906 [16] $memory\instruction_memory$rdmux[0][9][13]$b$10906 [13:12] $memory\instruction_memory$rdmux[0][9][13]$b$10906 [7] $memory\instruction_memory$rdmux[0][9][13]$b$10906 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][13]$b$10906 [31:26] $memory\instruction_memory$rdmux[0][9][13]$b$10906 [23] $memory\instruction_memory$rdmux[0][9][13]$b$10906 [21:17] $memory\instruction_memory$rdmux[0][9][13]$b$10906 [15:14] $memory\instruction_memory$rdmux[0][9][13]$b$10906 [11:8] $memory\instruction_memory$rdmux[0][9][13]$b$10906 [6] $memory\instruction_memory$rdmux[0][9][13]$b$10906 [3:0] } = { $memory\instruction_memory$rdmux[0][9][13]$b$10906 [25] $memory\instruction_memory$rdmux[0][9][13]$b$10906 [25] $memory\instruction_memory$rdmux[0][9][13]$b$10906 [25] $memory\instruction_memory$rdmux[0][9][13]$b$10906 [25] $memory\instruction_memory$rdmux[0][9][13]$b$10906 [25] $memory\instruction_memory$rdmux[0][9][13]$b$10906 [25] $memory\instruction_memory$rdmux[0][9][13]$b$10906 [5] $memory\instruction_memory$rdmux[0][9][13]$b$10906 [16] $memory\instruction_memory$rdmux[0][9][13]$b$10906 [5] 2'01 $memory\instruction_memory$rdmux[0][9][13]$b$10906 [16] $memory\instruction_memory$rdmux[0][9][13]$b$10906 [12] 10'0011100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][149]$12848:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][149]$a$12849, B=$memory\instruction_memory$rdmux[0][10][149]$b$12850, Y=$memory\instruction_memory$rdmux[0][9][74]$b$11089
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][149]$a$12849 [8] $memory\instruction_memory$rdmux[0][10][149]$a$12849 [5] $memory\instruction_memory$rdmux[0][10][149]$a$12849 [8] $memory\instruction_memory$rdmux[0][10][149]$a$12849 [5] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][149]$b$12850 [16] $memory\instruction_memory$rdmux[0][10][149]$b$12850 [16] 2'01 $memory\instruction_memory$rdmux[0][10][149]$b$12850 [2] $memory\instruction_memory$rdmux[0][10][149]$b$12850 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][74]$b$11089 [18] $memory\instruction_memory$rdmux[0][9][74]$b$11089 [16] $memory\instruction_memory$rdmux[0][9][74]$b$11089 [12] $memory\instruction_memory$rdmux[0][9][74]$b$11089 [8] $memory\instruction_memory$rdmux[0][9][74]$b$11089 [5] $memory\instruction_memory$rdmux[0][9][74]$b$11089 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][74]$b$11089 [31:19] $memory\instruction_memory$rdmux[0][9][74]$b$11089 [17] $memory\instruction_memory$rdmux[0][9][74]$b$11089 [15:13] $memory\instruction_memory$rdmux[0][9][74]$b$11089 [11:9] $memory\instruction_memory$rdmux[0][9][74]$b$11089 [7:6] $memory\instruction_memory$rdmux[0][9][74]$b$11089 [4:3] $memory\instruction_memory$rdmux[0][9][74]$b$11089 [1:0] } = { $memory\instruction_memory$rdmux[0][9][74]$b$11089 [8] $memory\instruction_memory$rdmux[0][9][74]$b$11089 [16] $memory\instruction_memory$rdmux[0][9][74]$b$11089 [16] $memory\instruction_memory$rdmux[0][9][74]$b$11089 [16] $memory\instruction_memory$rdmux[0][9][74]$b$11089 [16] $memory\instruction_memory$rdmux[0][9][74]$b$11089 [16] $memory\instruction_memory$rdmux[0][9][74]$b$11089 [16] $memory\instruction_memory$rdmux[0][9][74]$b$11089 [16] 1'1 $memory\instruction_memory$rdmux[0][9][74]$b$11089 [16] $memory\instruction_memory$rdmux[0][9][74]$b$11089 [18] $memory\instruction_memory$rdmux[0][9][74]$b$11089 [16] 3'000 $memory\instruction_memory$rdmux[0][9][74]$b$11089 [12] $memory\instruction_memory$rdmux[0][9][74]$b$11089 [12] 9'010001011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][59]$12578:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][59]$a$12579, B=$memory\instruction_memory$rdmux[0][10][59]$b$12580, Y=$memory\instruction_memory$rdmux[0][9][29]$b$10954
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][59]$a$12579 [5] $memory\instruction_memory$rdmux[0][10][59]$a$12579 [5] 2'11 $memory\instruction_memory$rdmux[0][10][59]$a$12579 [4] $memory\instruction_memory$rdmux[0][10][59]$a$12579 [5:4] $memory\instruction_memory$rdmux[0][10][59]$a$12579 [5:4] }, B={ $memory\instruction_memory$rdmux[0][10][59]$b$12580 [4] 1'1 $memory\instruction_memory$rdmux[0][10][59]$b$12580 [4] $memory\instruction_memory$rdmux[0][10][59]$b$12580 [4] $memory\instruction_memory$rdmux[0][10][59]$b$12580 [13] 1'0 $memory\instruction_memory$rdmux[0][10][59]$b$12580 [13] 2'10 $memory\instruction_memory$rdmux[0][10][59]$b$12580 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][29]$b$10954 [24] $memory\instruction_memory$rdmux[0][9][29]$b$10954 [22:20] $memory\instruction_memory$rdmux[0][9][29]$b$10954 [18] $memory\instruction_memory$rdmux[0][9][29]$b$10954 [15] $memory\instruction_memory$rdmux[0][9][29]$b$10954 [13] $memory\instruction_memory$rdmux[0][9][29]$b$10954 [8] $memory\instruction_memory$rdmux[0][9][29]$b$10954 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][29]$b$10954 [31:25] $memory\instruction_memory$rdmux[0][9][29]$b$10954 [23] $memory\instruction_memory$rdmux[0][9][29]$b$10954 [19] $memory\instruction_memory$rdmux[0][9][29]$b$10954 [17:16] $memory\instruction_memory$rdmux[0][9][29]$b$10954 [14] $memory\instruction_memory$rdmux[0][9][29]$b$10954 [12:9] $memory\instruction_memory$rdmux[0][9][29]$b$10954 [7:6] $memory\instruction_memory$rdmux[0][9][29]$b$10954 [3:0] } = { $memory\instruction_memory$rdmux[0][9][29]$b$10954 [13] $memory\instruction_memory$rdmux[0][9][29]$b$10954 [13] $memory\instruction_memory$rdmux[0][9][29]$b$10954 [13] $memory\instruction_memory$rdmux[0][9][29]$b$10954 [13] $memory\instruction_memory$rdmux[0][9][29]$b$10954 [13] $memory\instruction_memory$rdmux[0][9][29]$b$10954 [22] $memory\instruction_memory$rdmux[0][9][29]$b$10954 [22] $memory\instruction_memory$rdmux[0][9][29]$b$10954 [22] 1'0 $memory\instruction_memory$rdmux[0][9][29]$b$10954 [15] $memory\instruction_memory$rdmux[0][9][29]$b$10954 [15] 5'00011 $memory\instruction_memory$rdmux[0][9][29]$b$10954 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][62]$12587:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][62]$a$12588, B=$memory\instruction_memory$rdmux[0][10][62]$b$12589, Y=$memory\instruction_memory$rdmux[0][9][31]$a$10959
      New ports: A={ $memory\instruction_memory$rdmux[0][10][62]$a$12588 [4] 3'001 $memory\instruction_memory$rdmux[0][10][62]$a$12588 [5] $memory\instruction_memory$rdmux[0][10][62]$a$12588 [5] $memory\instruction_memory$rdmux[0][10][62]$a$12588 [5:4] }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][62]$b$12589 [20] 3'100 $memory\instruction_memory$rdmux[0][10][62]$b$12589 [9] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][31]$a$10959 [26] $memory\instruction_memory$rdmux[0][9][31]$a$10959 [20] $memory\instruction_memory$rdmux[0][9][31]$a$10959 [18] $memory\instruction_memory$rdmux[0][9][31]$a$10959 [16] $memory\instruction_memory$rdmux[0][9][31]$a$10959 [11] $memory\instruction_memory$rdmux[0][9][31]$a$10959 [9] $memory\instruction_memory$rdmux[0][9][31]$a$10959 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][31]$a$10959 [31:27] $memory\instruction_memory$rdmux[0][9][31]$a$10959 [25:21] $memory\instruction_memory$rdmux[0][9][31]$a$10959 [19] $memory\instruction_memory$rdmux[0][9][31]$a$10959 [17] $memory\instruction_memory$rdmux[0][9][31]$a$10959 [15:12] $memory\instruction_memory$rdmux[0][9][31]$a$10959 [10] $memory\instruction_memory$rdmux[0][9][31]$a$10959 [8:6] $memory\instruction_memory$rdmux[0][9][31]$a$10959 [3:0] } = { $memory\instruction_memory$rdmux[0][9][31]$a$10959 [18] $memory\instruction_memory$rdmux[0][9][31]$a$10959 [18] $memory\instruction_memory$rdmux[0][9][31]$a$10959 [18] $memory\instruction_memory$rdmux[0][9][31]$a$10959 [18] $memory\instruction_memory$rdmux[0][9][31]$a$10959 [18] $memory\instruction_memory$rdmux[0][9][31]$a$10959 [11] 1'0 $memory\instruction_memory$rdmux[0][9][31]$a$10959 [5] 1'0 $memory\instruction_memory$rdmux[0][9][31]$a$10959 [18] 4'0000 $memory\instruction_memory$rdmux[0][9][31]$a$10959 [5] 9'010000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][42]$12527:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][42]$a$12528, B=$memory\instruction_memory$rdmux[0][10][42]$b$12529, Y=$memory\instruction_memory$rdmux[0][9][21]$a$10929
      New ports: A={ $memory\instruction_memory$rdmux[0][10][42]$a$12528 [13] $memory\instruction_memory$rdmux[0][10][42]$a$12528 [4] $memory\instruction_memory$rdmux[0][10][42]$a$12528 [13] 2'10 $memory\instruction_memory$rdmux[0][10][42]$a$12528 [4] }, B={ $memory\instruction_memory$rdmux[0][10][42]$b$12529 [5] $memory\instruction_memory$rdmux[0][10][42]$b$12529 [5] 1'1 $memory\instruction_memory$rdmux[0][10][42]$b$12529 [7] $memory\instruction_memory$rdmux[0][10][42]$b$12529 [5] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][21]$a$10929 [22] $memory\instruction_memory$rdmux[0][9][21]$a$10929 [20] $memory\instruction_memory$rdmux[0][9][21]$a$10929 [13] $memory\instruction_memory$rdmux[0][9][21]$a$10929 [7] $memory\instruction_memory$rdmux[0][9][21]$a$10929 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][21]$a$10929 [31:23] $memory\instruction_memory$rdmux[0][9][21]$a$10929 [21] $memory\instruction_memory$rdmux[0][9][21]$a$10929 [19:14] $memory\instruction_memory$rdmux[0][9][21]$a$10929 [12:8] $memory\instruction_memory$rdmux[0][9][21]$a$10929 [6] $memory\instruction_memory$rdmux[0][9][21]$a$10929 [3:0] } = { $memory\instruction_memory$rdmux[0][9][21]$a$10929 [13] $memory\instruction_memory$rdmux[0][9][21]$a$10929 [13] $memory\instruction_memory$rdmux[0][9][21]$a$10929 [13] $memory\instruction_memory$rdmux[0][9][21]$a$10929 [13] $memory\instruction_memory$rdmux[0][9][21]$a$10929 [13] $memory\instruction_memory$rdmux[0][9][21]$a$10929 [13] $memory\instruction_memory$rdmux[0][9][21]$a$10929 [13] 1'0 $memory\instruction_memory$rdmux[0][9][21]$a$10929 [13] $memory\instruction_memory$rdmux[0][9][21]$a$10929 [5] 2'01 $memory\instruction_memory$rdmux[0][9][21]$a$10929 [4] $memory\instruction_memory$rdmux[0][9][21]$a$10929 [4] $memory\instruction_memory$rdmux[0][9][21]$a$10929 [4] 5'00011 $memory\instruction_memory$rdmux[0][9][21]$a$10929 [7] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][150]$12851:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][150]$a$12852, B=$memory\instruction_memory$rdmux[0][10][150]$b$12853, Y=$memory\instruction_memory$rdmux[0][9][75]$a$11091
      New ports: A={ 2'00 $memory\instruction_memory$rdmux[0][10][150]$a$12852 [7] 1'1 $memory\instruction_memory$rdmux[0][10][150]$a$12852 [5] $memory\instruction_memory$rdmux[0][10][150]$a$12852 [5] 1'1 $memory\instruction_memory$rdmux[0][10][150]$a$12852 [7] $memory\instruction_memory$rdmux[0][10][150]$a$12852 [5] 1'0 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][150]$b$12853 [14] $memory\instruction_memory$rdmux[0][10][150]$b$12853 [14] $memory\instruction_memory$rdmux[0][10][150]$b$12853 [14] $memory\instruction_memory$rdmux[0][10][150]$b$12853 [14] 3'000 $memory\instruction_memory$rdmux[0][10][150]$b$12853 [2] $memory\instruction_memory$rdmux[0][10][150]$b$12853 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][75]$a$11091 [31] $memory\instruction_memory$rdmux[0][9][75]$a$11091 [25] $memory\instruction_memory$rdmux[0][9][75]$a$11091 [20] $memory\instruction_memory$rdmux[0][9][75]$a$11091 [18] $memory\instruction_memory$rdmux[0][9][75]$a$11091 [14:13] $memory\instruction_memory$rdmux[0][9][75]$a$11091 [8:7] $memory\instruction_memory$rdmux[0][9][75]$a$11091 [5] $memory\instruction_memory$rdmux[0][9][75]$a$11091 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][75]$a$11091 [30:26] $memory\instruction_memory$rdmux[0][9][75]$a$11091 [24:21] $memory\instruction_memory$rdmux[0][9][75]$a$11091 [19] $memory\instruction_memory$rdmux[0][9][75]$a$11091 [17:15] $memory\instruction_memory$rdmux[0][9][75]$a$11091 [12:9] $memory\instruction_memory$rdmux[0][9][75]$a$11091 [6] $memory\instruction_memory$rdmux[0][9][75]$a$11091 [4:3] $memory\instruction_memory$rdmux[0][9][75]$a$11091 [1:0] } = { $memory\instruction_memory$rdmux[0][9][75]$a$11091 [25] $memory\instruction_memory$rdmux[0][9][75]$a$11091 [25] $memory\instruction_memory$rdmux[0][9][75]$a$11091 [25] $memory\instruction_memory$rdmux[0][9][75]$a$11091 [25] $memory\instruction_memory$rdmux[0][9][75]$a$11091 [25] $memory\instruction_memory$rdmux[0][9][75]$a$11091 [20] $memory\instruction_memory$rdmux[0][9][75]$a$11091 [14] $memory\instruction_memory$rdmux[0][9][75]$a$11091 [20] $memory\instruction_memory$rdmux[0][9][75]$a$11091 [18] 1'0 $memory\instruction_memory$rdmux[0][9][75]$a$11091 [7] $memory\instruction_memory$rdmux[0][9][75]$a$11091 [7] $memory\instruction_memory$rdmux[0][9][75]$a$11091 [7] $memory\instruction_memory$rdmux[0][9][75]$a$11091 [8] 2'01 $memory\instruction_memory$rdmux[0][9][75]$a$11091 [7] 5'01011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][32]$12497:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][32]$a$12498, B=$memory\instruction_memory$rdmux[0][10][32]$b$12499, Y=$memory\instruction_memory$rdmux[0][9][16]$a$10914
      New ports: A={ 2'01 $memory\instruction_memory$rdmux[0][10][32]$a$12498 [5] 1'0 $memory\instruction_memory$rdmux[0][10][32]$a$12498 [4] $memory\instruction_memory$rdmux[0][10][32]$a$12498 [5:4] }, B={ $memory\instruction_memory$rdmux[0][10][32]$b$12499 [4] $memory\instruction_memory$rdmux[0][10][32]$b$12499 [4] $memory\instruction_memory$rdmux[0][10][32]$b$12499 [4] $memory\instruction_memory$rdmux[0][10][32]$b$12499 [13] 2'10 $memory\instruction_memory$rdmux[0][10][32]$b$12499 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][16]$a$10914 [20] $memory\instruction_memory$rdmux[0][9][16]$a$10914 [16:15] $memory\instruction_memory$rdmux[0][9][16]$a$10914 [13] $memory\instruction_memory$rdmux[0][9][16]$a$10914 [7] $memory\instruction_memory$rdmux[0][9][16]$a$10914 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][16]$a$10914 [31:21] $memory\instruction_memory$rdmux[0][9][16]$a$10914 [19:17] $memory\instruction_memory$rdmux[0][9][16]$a$10914 [14] $memory\instruction_memory$rdmux[0][9][16]$a$10914 [12:8] $memory\instruction_memory$rdmux[0][9][16]$a$10914 [6] $memory\instruction_memory$rdmux[0][9][16]$a$10914 [3:0] } = { $memory\instruction_memory$rdmux[0][9][16]$a$10914 [13] $memory\instruction_memory$rdmux[0][9][16]$a$10914 [13] $memory\instruction_memory$rdmux[0][9][16]$a$10914 [13] $memory\instruction_memory$rdmux[0][9][16]$a$10914 [13] $memory\instruction_memory$rdmux[0][9][16]$a$10914 [13] $memory\instruction_memory$rdmux[0][9][16]$a$10914 [13] $memory\instruction_memory$rdmux[0][9][16]$a$10914 [13] 1'0 $memory\instruction_memory$rdmux[0][9][16]$a$10914 [13] 4'0001 $memory\instruction_memory$rdmux[0][9][16]$a$10914 [15] $memory\instruction_memory$rdmux[0][9][16]$a$10914 [5] $memory\instruction_memory$rdmux[0][9][16]$a$10914 [5] $memory\instruction_memory$rdmux[0][9][16]$a$10914 [5] $memory\instruction_memory$rdmux[0][9][16]$a$10914 [7] $memory\instruction_memory$rdmux[0][9][16]$a$10914 [7] $memory\instruction_memory$rdmux[0][9][16]$a$10914 [7] $memory\instruction_memory$rdmux[0][9][16]$a$10914 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][95]$12686:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][95]$a$12687, B=$memory\instruction_memory$rdmux[0][10][95]$b$12688, Y=$memory\instruction_memory$rdmux[0][9][47]$b$11008
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][95]$a$12687 [4] $memory\instruction_memory$rdmux[0][10][95]$a$12687 [4] 1'1 $memory\instruction_memory$rdmux[0][10][95]$a$12687 [4:3] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][95]$b$12688 [24] $memory\instruction_memory$rdmux[0][10][95]$b$12688 [24] 1'0 $memory\instruction_memory$rdmux[0][10][95]$b$12688 [7] 3'100 }, Y={ $memory\instruction_memory$rdmux[0][9][47]$b$11008 [26] $memory\instruction_memory$rdmux[0][9][47]$b$11008 [24] $memory\instruction_memory$rdmux[0][9][47]$b$11008 [21] $memory\instruction_memory$rdmux[0][9][47]$b$11008 [7] $memory\instruction_memory$rdmux[0][9][47]$b$11008 [4:2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][47]$b$11008 [31:27] $memory\instruction_memory$rdmux[0][9][47]$b$11008 [25] $memory\instruction_memory$rdmux[0][9][47]$b$11008 [23:22] $memory\instruction_memory$rdmux[0][9][47]$b$11008 [20:8] $memory\instruction_memory$rdmux[0][9][47]$b$11008 [6:5] $memory\instruction_memory$rdmux[0][9][47]$b$11008 [1:0] } = { $memory\instruction_memory$rdmux[0][9][47]$b$11008 [26] $memory\instruction_memory$rdmux[0][9][47]$b$11008 [26] $memory\instruction_memory$rdmux[0][9][47]$b$11008 [24] 3'111 $memory\instruction_memory$rdmux[0][9][47]$b$11008 [7] $memory\instruction_memory$rdmux[0][9][47]$b$11008 [7] $memory\instruction_memory$rdmux[0][9][47]$b$11008 [2] $memory\instruction_memory$rdmux[0][9][47]$b$11008 [2] 1'1 $memory\instruction_memory$rdmux[0][9][47]$b$11008 [7] $memory\instruction_memory$rdmux[0][9][47]$b$11008 [7] $memory\instruction_memory$rdmux[0][9][47]$b$11008 [7] $memory\instruction_memory$rdmux[0][9][47]$b$11008 [2] $memory\instruction_memory$rdmux[0][9][47]$b$11008 [2] $memory\instruction_memory$rdmux[0][9][47]$b$11008 [2] 1'0 $memory\instruction_memory$rdmux[0][9][47]$b$11008 [4] $memory\instruction_memory$rdmux[0][9][47]$b$11008 [4] $memory\instruction_memory$rdmux[0][9][47]$b$11008 [4:2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][25]$12476:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][25]$a$12477, B=$memory\instruction_memory$rdmux[0][10][25]$b$12478, Y=$memory\instruction_memory$rdmux[0][9][12]$b$10903
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][25]$a$12477 [7] 2'01 $memory\instruction_memory$rdmux[0][10][25]$a$12477 [7] 1'0 $memory\instruction_memory$rdmux[0][10][25]$a$12477 [7] $memory\instruction_memory$rdmux[0][10][25]$a$12477 [7] 1'0 $memory\instruction_memory$rdmux[0][10][25]$a$12477 [2] }, B={ $memory\instruction_memory$rdmux[0][10][25]$b$12478 [24] $memory\instruction_memory$rdmux[0][10][25]$b$12478 [24] $memory\instruction_memory$rdmux[0][10][25]$b$12478 [24] 2'00 $memory\instruction_memory$rdmux[0][10][25]$b$12478 [7] 1'1 $memory\instruction_memory$rdmux[0][10][25]$b$12478 [7] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][12]$b$10903 [26:24] $memory\instruction_memory$rdmux[0][9][12]$b$10903 [22] $memory\instruction_memory$rdmux[0][9][12]$b$10903 [13:12] $memory\instruction_memory$rdmux[0][9][12]$b$10903 [8:7] $memory\instruction_memory$rdmux[0][9][12]$b$10903 [4] $memory\instruction_memory$rdmux[0][9][12]$b$10903 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][12]$b$10903 [31:27] $memory\instruction_memory$rdmux[0][9][12]$b$10903 [23] $memory\instruction_memory$rdmux[0][9][12]$b$10903 [21:14] $memory\instruction_memory$rdmux[0][9][12]$b$10903 [11:9] $memory\instruction_memory$rdmux[0][9][12]$b$10903 [6:5] $memory\instruction_memory$rdmux[0][9][12]$b$10903 [3] $memory\instruction_memory$rdmux[0][9][12]$b$10903 [1:0] } = { $memory\instruction_memory$rdmux[0][9][12]$b$10903 [25] $memory\instruction_memory$rdmux[0][9][12]$b$10903 [25] $memory\instruction_memory$rdmux[0][9][12]$b$10903 [25] $memory\instruction_memory$rdmux[0][9][12]$b$10903 [25] $memory\instruction_memory$rdmux[0][9][12]$b$10903 [25] $memory\instruction_memory$rdmux[0][9][12]$b$10903 [2] $memory\instruction_memory$rdmux[0][9][12]$b$10903 [12] 2'00 $memory\instruction_memory$rdmux[0][9][12]$b$10903 [8] $memory\instruction_memory$rdmux[0][9][12]$b$10903 [12] $memory\instruction_memory$rdmux[0][9][12]$b$10903 [12] $memory\instruction_memory$rdmux[0][9][12]$b$10903 [12] 2'00 $memory\instruction_memory$rdmux[0][9][12]$b$10903 [8] $memory\instruction_memory$rdmux[0][9][12]$b$10903 [8] $memory\instruction_memory$rdmux[0][9][12]$b$10903 [2] $memory\instruction_memory$rdmux[0][9][12]$b$10903 [2] $memory\instruction_memory$rdmux[0][9][12]$b$10903 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][43]$12530:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][43]$a$12531, B=$memory\instruction_memory$rdmux[0][10][43]$b$12532, Y=$memory\instruction_memory$rdmux[0][9][21]$b$10930
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][43]$a$12531 [5] $memory\instruction_memory$rdmux[0][10][43]$a$12531 [5] 2'11 $memory\instruction_memory$rdmux[0][10][43]$a$12531 [4] $memory\instruction_memory$rdmux[0][10][43]$a$12531 [5:4] $memory\instruction_memory$rdmux[0][10][43]$a$12531 [5:4] }, B={ $memory\instruction_memory$rdmux[0][10][43]$b$12532 [4] 1'1 $memory\instruction_memory$rdmux[0][10][43]$b$12532 [4] 1'0 $memory\instruction_memory$rdmux[0][10][43]$b$12532 [13] 1'0 $memory\instruction_memory$rdmux[0][10][43]$b$12532 [13] 2'10 $memory\instruction_memory$rdmux[0][10][43]$b$12532 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][21]$b$10930 [24:23] $memory\instruction_memory$rdmux[0][9][21]$b$10930 [21:20] $memory\instruction_memory$rdmux[0][9][21]$b$10930 [18] $memory\instruction_memory$rdmux[0][9][21]$b$10930 [15] $memory\instruction_memory$rdmux[0][9][21]$b$10930 [13] $memory\instruction_memory$rdmux[0][9][21]$b$10930 [8] $memory\instruction_memory$rdmux[0][9][21]$b$10930 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][21]$b$10930 [31:25] $memory\instruction_memory$rdmux[0][9][21]$b$10930 [22] $memory\instruction_memory$rdmux[0][9][21]$b$10930 [19] $memory\instruction_memory$rdmux[0][9][21]$b$10930 [17:16] $memory\instruction_memory$rdmux[0][9][21]$b$10930 [14] $memory\instruction_memory$rdmux[0][9][21]$b$10930 [12:9] $memory\instruction_memory$rdmux[0][9][21]$b$10930 [7:6] $memory\instruction_memory$rdmux[0][9][21]$b$10930 [3:0] } = { $memory\instruction_memory$rdmux[0][9][21]$b$10930 [13] $memory\instruction_memory$rdmux[0][9][21]$b$10930 [13] $memory\instruction_memory$rdmux[0][9][21]$b$10930 [13] $memory\instruction_memory$rdmux[0][9][21]$b$10930 [13] $memory\instruction_memory$rdmux[0][9][21]$b$10930 [13] $memory\instruction_memory$rdmux[0][9][21]$b$10930 [23] $memory\instruction_memory$rdmux[0][9][21]$b$10930 [23] $memory\instruction_memory$rdmux[0][9][21]$b$10930 [21] 1'0 $memory\instruction_memory$rdmux[0][9][21]$b$10930 [15] $memory\instruction_memory$rdmux[0][9][21]$b$10930 [15] 4'0001 $memory\instruction_memory$rdmux[0][9][21]$b$10930 [8] $memory\instruction_memory$rdmux[0][9][21]$b$10930 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][117]$12752:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][117]$a$12753, B=$memory\instruction_memory$rdmux[0][10][117]$b$12754, Y=$memory\instruction_memory$rdmux[0][9][58]$b$11041
      New ports: A={ $memory\instruction_memory$rdmux[0][10][117]$a$12753 [13] $memory\instruction_memory$rdmux[0][10][117]$a$12753 [13] 3'010 $memory\instruction_memory$rdmux[0][10][117]$a$12753 [2] }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][117]$b$12754 [13] 2'10 $memory\instruction_memory$rdmux[0][10][117]$b$12754 [4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][58]$b$11041 [18] $memory\instruction_memory$rdmux[0][9][58]$b$11041 [13] $memory\instruction_memory$rdmux[0][9][58]$b$11041 [7] $memory\instruction_memory$rdmux[0][9][58]$b$11041 [5:4] $memory\instruction_memory$rdmux[0][9][58]$b$11041 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][58]$b$11041 [31:19] $memory\instruction_memory$rdmux[0][9][58]$b$11041 [17:14] $memory\instruction_memory$rdmux[0][9][58]$b$11041 [12:8] $memory\instruction_memory$rdmux[0][9][58]$b$11041 [6] $memory\instruction_memory$rdmux[0][9][58]$b$11041 [3] $memory\instruction_memory$rdmux[0][9][58]$b$11041 [1:0] } = { $memory\instruction_memory$rdmux[0][9][58]$b$11041 [13] $memory\instruction_memory$rdmux[0][9][58]$b$11041 [13] $memory\instruction_memory$rdmux[0][9][58]$b$11041 [13] $memory\instruction_memory$rdmux[0][9][58]$b$11041 [13] $memory\instruction_memory$rdmux[0][9][58]$b$11041 [13] $memory\instruction_memory$rdmux[0][9][58]$b$11041 [13] $memory\instruction_memory$rdmux[0][9][58]$b$11041 [13] $memory\instruction_memory$rdmux[0][9][58]$b$11041 [2] 3'000 $memory\instruction_memory$rdmux[0][9][58]$b$11041 [4] 1'0 $memory\instruction_memory$rdmux[0][9][58]$b$11041 [4] $memory\instruction_memory$rdmux[0][9][58]$b$11041 [4] $memory\instruction_memory$rdmux[0][9][58]$b$11041 [4] 3'000 $memory\instruction_memory$rdmux[0][9][58]$b$11041 [7] $memory\instruction_memory$rdmux[0][9][58]$b$11041 [7] $memory\instruction_memory$rdmux[0][9][58]$b$11041 [7] $memory\instruction_memory$rdmux[0][9][58]$b$11041 [2] $memory\instruction_memory$rdmux[0][9][58]$b$11041 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][13]$12440:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][13]$a$12441, B=$memory\instruction_memory$rdmux[0][10][13]$b$12442, Y=$memory\instruction_memory$rdmux[0][9][6]$b$10885
      New ports: A={ $memory\instruction_memory$rdmux[0][10][13]$a$12441 [22] 2'10 $memory\instruction_memory$rdmux[0][10][13]$a$12441 [7] 2'00 }, B={ 2'10 $memory\instruction_memory$rdmux[0][10][13]$b$12442 [12] $memory\instruction_memory$rdmux[0][10][13]$b$12442 [5] $memory\instruction_memory$rdmux[0][10][13]$b$12442 [5] 1'1 }, Y={ $memory\instruction_memory$rdmux[0][9][6]$b$10885 [22] $memory\instruction_memory$rdmux[0][9][6]$b$10885 [13:12] $memory\instruction_memory$rdmux[0][9][6]$b$10885 [7] $memory\instruction_memory$rdmux[0][9][6]$b$10885 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][6]$b$10885 [31:23] $memory\instruction_memory$rdmux[0][9][6]$b$10885 [21:14] $memory\instruction_memory$rdmux[0][9][6]$b$10885 [11:8] $memory\instruction_memory$rdmux[0][9][6]$b$10885 [6] $memory\instruction_memory$rdmux[0][9][6]$b$10885 [3:0] } = { $memory\instruction_memory$rdmux[0][9][6]$b$10885 [13] $memory\instruction_memory$rdmux[0][9][6]$b$10885 [13] $memory\instruction_memory$rdmux[0][9][6]$b$10885 [13] $memory\instruction_memory$rdmux[0][9][6]$b$10885 [13] $memory\instruction_memory$rdmux[0][9][6]$b$10885 [13] $memory\instruction_memory$rdmux[0][9][6]$b$10885 [13] $memory\instruction_memory$rdmux[0][9][6]$b$10885 [13:12] 1'1 $memory\instruction_memory$rdmux[0][9][6]$b$10885 [4] $memory\instruction_memory$rdmux[0][9][6]$b$10885 [4] 2'01 $memory\instruction_memory$rdmux[0][9][6]$b$10885 [4] $memory\instruction_memory$rdmux[0][9][6]$b$10885 [4] $memory\instruction_memory$rdmux[0][9][6]$b$10885 [12] $memory\instruction_memory$rdmux[0][9][6]$b$10885 [12] 9'011100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][166]$12899:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][166]$a$12900, B=$memory\instruction_memory$rdmux[0][10][166]$b$12901, Y=$memory\instruction_memory$rdmux[0][9][83]$a$11115
      New ports: A={ $memory\instruction_memory$rdmux[0][10][166]$a$12900 [4] $memory\instruction_memory$rdmux[0][10][166]$a$12900 [4] $memory\instruction_memory$rdmux[0][10][166]$a$12900 [2] 2'00 $memory\instruction_memory$rdmux[0][10][166]$a$12900 [2] 1'1 $memory\instruction_memory$rdmux[0][10][166]$a$12900 [4] $memory\instruction_memory$rdmux[0][10][166]$a$12900 [2] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][166]$b$12901 [15] $memory\instruction_memory$rdmux[0][10][166]$b$12901 [15] $memory\instruction_memory$rdmux[0][10][166]$b$12901 [2] 2'10 $memory\instruction_memory$rdmux[0][10][166]$b$12901 [2] 1'1 $memory\instruction_memory$rdmux[0][10][166]$b$12901 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][83]$a$11115 [21] $memory\instruction_memory$rdmux[0][9][83]$a$11115 [16:15] $memory\instruction_memory$rdmux[0][9][83]$a$11115 [12] $memory\instruction_memory$rdmux[0][9][83]$a$11115 [7:4] $memory\instruction_memory$rdmux[0][9][83]$a$11115 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][83]$a$11115 [31:22] $memory\instruction_memory$rdmux[0][9][83]$a$11115 [20:17] $memory\instruction_memory$rdmux[0][9][83]$a$11115 [14:13] $memory\instruction_memory$rdmux[0][9][83]$a$11115 [11:8] $memory\instruction_memory$rdmux[0][9][83]$a$11115 [3] $memory\instruction_memory$rdmux[0][9][83]$a$11115 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][9][83]$a$11115 [21] 6'000000 $memory\instruction_memory$rdmux[0][9][83]$a$11115 [21] 3'000 $memory\instruction_memory$rdmux[0][9][83]$a$11115 [16] $memory\instruction_memory$rdmux[0][9][83]$a$11115 [16] 3'000 $memory\instruction_memory$rdmux[0][9][83]$a$11115 [4] $memory\instruction_memory$rdmux[0][9][83]$a$11115 [7] $memory\instruction_memory$rdmux[0][9][83]$a$11115 [4] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][152]$12857:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][152]$a$12858, B=$memory\instruction_memory$rdmux[0][10][152]$b$12859, Y=$memory\instruction_memory$rdmux[0][9][76]$a$11094
      New ports: A={ $memory\instruction_memory$rdmux[0][10][152]$a$12858 [7] 1'1 $memory\instruction_memory$rdmux[0][10][152]$a$12858 [5] $memory\instruction_memory$rdmux[0][10][152]$a$12858 [5] $memory\instruction_memory$rdmux[0][10][152]$a$12858 [7] 1'1 $memory\instruction_memory$rdmux[0][10][152]$a$12858 [5] $memory\instruction_memory$rdmux[0][10][152]$a$12858 [7] $memory\instruction_memory$rdmux[0][10][152]$a$12858 [5] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][152]$b$12859 [4] 2'01 $memory\instruction_memory$rdmux[0][10][152]$b$12859 [7] 1'0 $memory\instruction_memory$rdmux[0][10][152]$b$12859 [7] $memory\instruction_memory$rdmux[0][10][152]$b$12859 [4] $memory\instruction_memory$rdmux[0][10][152]$b$12859 [7] 1'0 $memory\instruction_memory$rdmux[0][10][152]$b$12859 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][76]$a$11094 [24] $memory\instruction_memory$rdmux[0][9][76]$a$11094 [18] $memory\instruction_memory$rdmux[0][9][76]$a$11094 [16] $memory\instruction_memory$rdmux[0][9][76]$a$11094 [13:12] $memory\instruction_memory$rdmux[0][9][76]$a$11094 [10] $memory\instruction_memory$rdmux[0][9][76]$a$11094 [8:7] $memory\instruction_memory$rdmux[0][9][76]$a$11094 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][76]$a$11094 [31:25] $memory\instruction_memory$rdmux[0][9][76]$a$11094 [23:19] $memory\instruction_memory$rdmux[0][9][76]$a$11094 [17] $memory\instruction_memory$rdmux[0][9][76]$a$11094 [15:14] $memory\instruction_memory$rdmux[0][9][76]$a$11094 [11] $memory\instruction_memory$rdmux[0][9][76]$a$11094 [9] $memory\instruction_memory$rdmux[0][9][76]$a$11094 [6] $memory\instruction_memory$rdmux[0][9][76]$a$11094 [3:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][9][76]$a$11094 [18] $memory\instruction_memory$rdmux[0][9][76]$a$11094 [7] $memory\instruction_memory$rdmux[0][9][76]$a$11094 [12] $memory\instruction_memory$rdmux[0][9][76]$a$11094 [18] 2'00 $memory\instruction_memory$rdmux[0][9][76]$a$11094 [12] $memory\instruction_memory$rdmux[0][9][76]$a$11094 [5] 7'0000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][21]$12464:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][21]$a$12465, B=$memory\instruction_memory$rdmux[0][10][21]$b$12466, Y=$memory\instruction_memory$rdmux[0][9][10]$b$10897
      New ports: A={ 2'11 $memory\instruction_memory$rdmux[0][10][21]$a$12465 [8] $memory\instruction_memory$rdmux[0][10][21]$a$12465 [2] }, B={ $memory\instruction_memory$rdmux[0][10][21]$b$12466 [8] $memory\instruction_memory$rdmux[0][10][21]$b$12466 [2] $memory\instruction_memory$rdmux[0][10][21]$b$12466 [8] $memory\instruction_memory$rdmux[0][10][21]$b$12466 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][10]$b$10897 [23:22] $memory\instruction_memory$rdmux[0][9][10]$b$10897 [8] $memory\instruction_memory$rdmux[0][9][10]$b$10897 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][10]$b$10897 [31:24] $memory\instruction_memory$rdmux[0][9][10]$b$10897 [21:9] $memory\instruction_memory$rdmux[0][9][10]$b$10897 [7:3] $memory\instruction_memory$rdmux[0][9][10]$b$10897 [1:0] } = { 3'111 $memory\instruction_memory$rdmux[0][9][10]$b$10897 [8] 1'1 $memory\instruction_memory$rdmux[0][9][10]$b$10897 [8] $memory\instruction_memory$rdmux[0][9][10]$b$10897 [2] $memory\instruction_memory$rdmux[0][9][10]$b$10897 [2] 1'0 $memory\instruction_memory$rdmux[0][9][10]$b$10897 [2] $memory\instruction_memory$rdmux[0][9][10]$b$10897 [2] 1'1 $memory\instruction_memory$rdmux[0][9][10]$b$10897 [2] $memory\instruction_memory$rdmux[0][9][10]$b$10897 [2] $memory\instruction_memory$rdmux[0][9][10]$b$10897 [2] $memory\instruction_memory$rdmux[0][9][10]$b$10897 [2] 1'1 $memory\instruction_memory$rdmux[0][9][10]$b$10897 [2] 1'0 $memory\instruction_memory$rdmux[0][9][10]$b$10897 [8] 1'0 $memory\instruction_memory$rdmux[0][9][10]$b$10897 [2] $memory\instruction_memory$rdmux[0][9][10]$b$10897 [2] $memory\instruction_memory$rdmux[0][9][10]$b$10897 [2] 1'0 $memory\instruction_memory$rdmux[0][9][10]$b$10897 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][34]$12503:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][34]$a$12504, B=$memory\instruction_memory$rdmux[0][10][34]$b$12505, Y=$memory\instruction_memory$rdmux[0][9][17]$a$10917
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][34]$a$12504 [10] 1'1 $memory\instruction_memory$rdmux[0][10][34]$a$12504 [10] $memory\instruction_memory$rdmux[0][10][34]$a$12504 [4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][34]$b$12505 [4] $memory\instruction_memory$rdmux[0][10][34]$b$12505 [4] $memory\instruction_memory$rdmux[0][10][34]$b$12505 [4] 1'0 $memory\instruction_memory$rdmux[0][10][34]$b$12505 [4] $memory\instruction_memory$rdmux[0][10][34]$b$12505 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][17]$a$10917 [27] $memory\instruction_memory$rdmux[0][9][17]$a$10917 [24] $memory\instruction_memory$rdmux[0][9][17]$a$10917 [16] $memory\instruction_memory$rdmux[0][9][17]$a$10917 [10] $memory\instruction_memory$rdmux[0][9][17]$a$10917 [4] $memory\instruction_memory$rdmux[0][9][17]$a$10917 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][17]$a$10917 [31:28] $memory\instruction_memory$rdmux[0][9][17]$a$10917 [26:25] $memory\instruction_memory$rdmux[0][9][17]$a$10917 [23:17] $memory\instruction_memory$rdmux[0][9][17]$a$10917 [15:11] $memory\instruction_memory$rdmux[0][9][17]$a$10917 [9:5] $memory\instruction_memory$rdmux[0][9][17]$a$10917 [3] $memory\instruction_memory$rdmux[0][9][17]$a$10917 [1:0] } = { $memory\instruction_memory$rdmux[0][9][17]$a$10917 [27] $memory\instruction_memory$rdmux[0][9][17]$a$10917 [27] $memory\instruction_memory$rdmux[0][9][17]$a$10917 [27] $memory\instruction_memory$rdmux[0][9][17]$a$10917 [27] $memory\instruction_memory$rdmux[0][9][17]$a$10917 [4] $memory\instruction_memory$rdmux[0][9][17]$a$10917 [10] $memory\instruction_memory$rdmux[0][9][17]$a$10917 [10] 6'000000 $memory\instruction_memory$rdmux[0][9][17]$a$10917 [2] 1'0 $memory\instruction_memory$rdmux[0][9][17]$a$10917 [10] 3'000 $memory\instruction_memory$rdmux[0][9][17]$a$10917 [4] 1'0 $memory\instruction_memory$rdmux[0][9][17]$a$10917 [2] $memory\instruction_memory$rdmux[0][9][17]$a$10917 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][155]$12866:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][155]$a$12867, B=$memory\instruction_memory$rdmux[0][10][155]$b$12868, Y=$memory\instruction_memory$rdmux[0][9][77]$b$11098
      New ports: A={ $memory\instruction_memory$rdmux[0][10][155]$a$12867 [4] 1'1 $memory\instruction_memory$rdmux[0][10][155]$a$12867 [5] $memory\instruction_memory$rdmux[0][10][155]$a$12867 [5:4] $memory\instruction_memory$rdmux[0][10][155]$a$12867 [5:4] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][155]$b$12868 [8] $memory\instruction_memory$rdmux[0][10][155]$b$12868 [22] $memory\instruction_memory$rdmux[0][10][155]$b$12868 [8] $memory\instruction_memory$rdmux[0][10][155]$b$12868 [8] 2'01 }, Y={ $memory\instruction_memory$rdmux[0][9][77]$b$11098 [27] $memory\instruction_memory$rdmux[0][9][77]$b$11098 [23:22] $memory\instruction_memory$rdmux[0][9][77]$b$11098 [16] $memory\instruction_memory$rdmux[0][9][77]$b$11098 [8] $memory\instruction_memory$rdmux[0][9][77]$b$11098 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][77]$b$11098 [31:28] $memory\instruction_memory$rdmux[0][9][77]$b$11098 [26:24] $memory\instruction_memory$rdmux[0][9][77]$b$11098 [21:17] $memory\instruction_memory$rdmux[0][9][77]$b$11098 [15:9] $memory\instruction_memory$rdmux[0][9][77]$b$11098 [7:6] $memory\instruction_memory$rdmux[0][9][77]$b$11098 [3:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][9][77]$b$11098 [5] $memory\instruction_memory$rdmux[0][9][77]$b$11098 [8] $memory\instruction_memory$rdmux[0][9][77]$b$11098 [16] $memory\instruction_memory$rdmux[0][9][77]$b$11098 [4] 1'0 $memory\instruction_memory$rdmux[0][9][77]$b$11098 [16] $memory\instruction_memory$rdmux[0][9][77]$b$11098 [5] $memory\instruction_memory$rdmux[0][9][77]$b$11098 [5] $memory\instruction_memory$rdmux[0][9][77]$b$11098 [5] 1'0 $memory\instruction_memory$rdmux[0][9][77]$b$11098 [5] 1'0 $memory\instruction_memory$rdmux[0][9][77]$b$11098 [4] $memory\instruction_memory$rdmux[0][9][77]$b$11098 [4] $memory\instruction_memory$rdmux[0][9][77]$b$11098 [4] $memory\instruction_memory$rdmux[0][9][77]$b$11098 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][97]$12692:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][97]$a$12693, B=$memory\instruction_memory$rdmux[0][10][97]$b$12694, Y=$memory\instruction_memory$rdmux[0][9][48]$b$11011
      New ports: A={ $memory\instruction_memory$rdmux[0][10][97]$a$12693 [16] $memory\instruction_memory$rdmux[0][10][97]$a$12693 [5] $memory\instruction_memory$rdmux[0][10][97]$a$12693 [5] 1'1 $memory\instruction_memory$rdmux[0][10][97]$a$12693 [5] 2'10 }, B={ 3'110 $memory\instruction_memory$rdmux[0][10][97]$b$12694 [2] $memory\instruction_memory$rdmux[0][10][97]$b$12694 [2] $memory\instruction_memory$rdmux[0][10][97]$b$12694 [4] $memory\instruction_memory$rdmux[0][10][97]$b$12694 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][48]$b$11011 [16:15] $memory\instruction_memory$rdmux[0][9][48]$b$11011 [9] $memory\instruction_memory$rdmux[0][9][48]$b$11011 [7] $memory\instruction_memory$rdmux[0][9][48]$b$11011 [5:4] $memory\instruction_memory$rdmux[0][9][48]$b$11011 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][48]$b$11011 [31:17] $memory\instruction_memory$rdmux[0][9][48]$b$11011 [14:10] $memory\instruction_memory$rdmux[0][9][48]$b$11011 [8] $memory\instruction_memory$rdmux[0][9][48]$b$11011 [6] $memory\instruction_memory$rdmux[0][9][48]$b$11011 [3] $memory\instruction_memory$rdmux[0][9][48]$b$11011 [1:0] } = { $memory\instruction_memory$rdmux[0][9][48]$b$11011 [2] $memory\instruction_memory$rdmux[0][9][48]$b$11011 [2] 1'0 $memory\instruction_memory$rdmux[0][9][48]$b$11011 [2] $memory\instruction_memory$rdmux[0][9][48]$b$11011 [2] $memory\instruction_memory$rdmux[0][9][48]$b$11011 [2] 2'00 $memory\instruction_memory$rdmux[0][9][48]$b$11011 [9] $memory\instruction_memory$rdmux[0][9][48]$b$11011 [9] $memory\instruction_memory$rdmux[0][9][48]$b$11011 [9] $memory\instruction_memory$rdmux[0][9][48]$b$11011 [5] $memory\instruction_memory$rdmux[0][9][48]$b$11011 [2] 2'11 $memory\instruction_memory$rdmux[0][9][48]$b$11011 [2] $memory\instruction_memory$rdmux[0][9][48]$b$11011 [2] $memory\instruction_memory$rdmux[0][9][48]$b$11011 [2] 1'0 $memory\instruction_memory$rdmux[0][9][48]$b$11011 [4] $memory\instruction_memory$rdmux[0][9][48]$b$11011 [4] $memory\instruction_memory$rdmux[0][9][48]$b$11011 [2] $memory\instruction_memory$rdmux[0][9][48]$b$11011 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][153]$12860:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][153]$a$12861, B=$memory\instruction_memory$rdmux[0][10][153]$b$12862, Y=$memory\instruction_memory$rdmux[0][9][76]$b$11095
      New ports: A={ $memory\instruction_memory$rdmux[0][10][153]$a$12861 [4] $memory\instruction_memory$rdmux[0][10][153]$a$12861 [2] 2'01 $memory\instruction_memory$rdmux[0][10][153]$a$12861 [4] 1'0 $memory\instruction_memory$rdmux[0][10][153]$a$12861 [2] }, B={ 2'00 $memory\instruction_memory$rdmux[0][10][153]$b$12862 [4] $memory\instruction_memory$rdmux[0][10][153]$b$12862 [2] $memory\instruction_memory$rdmux[0][10][153]$b$12862 [4] $memory\instruction_memory$rdmux[0][10][153]$b$12862 [2] $memory\instruction_memory$rdmux[0][10][153]$b$12862 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][76]$b$11095 [21] $memory\instruction_memory$rdmux[0][9][76]$b$11095 [15] $memory\instruction_memory$rdmux[0][9][76]$b$11095 [8] $memory\instruction_memory$rdmux[0][9][76]$b$11095 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][76]$b$11095 [31:22] $memory\instruction_memory$rdmux[0][9][76]$b$11095 [20:16] $memory\instruction_memory$rdmux[0][9][76]$b$11095 [14:9] $memory\instruction_memory$rdmux[0][9][76]$b$11095 [7:6] $memory\instruction_memory$rdmux[0][9][76]$b$11095 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][9][76]$b$11095 [21] 2'00 $memory\instruction_memory$rdmux[0][9][76]$b$11095 [3] 1'0 $memory\instruction_memory$rdmux[0][9][76]$b$11095 [3] 1'0 $memory\instruction_memory$rdmux[0][9][76]$b$11095 [21] 3'000 $memory\instruction_memory$rdmux[0][9][76]$b$11095 [8] 6'000000 $memory\instruction_memory$rdmux[0][9][76]$b$11095 [4] 1'0 $memory\instruction_memory$rdmux[0][9][76]$b$11095 [3:2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][124]$12773:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][124]$a$12774, B=$memory\instruction_memory$rdmux[0][10][124]$b$12775, Y=$memory\instruction_memory$rdmux[0][9][62]$a$11052
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][124]$a$12774 [8] 1'1 $memory\instruction_memory$rdmux[0][10][124]$a$12774 [5] $memory\instruction_memory$rdmux[0][10][124]$a$12774 [5] $memory\instruction_memory$rdmux[0][10][124]$a$12774 [8] $memory\instruction_memory$rdmux[0][10][124]$a$12774 [8] $memory\instruction_memory$rdmux[0][10][124]$a$12774 [5] }, B={ $memory\instruction_memory$rdmux[0][10][124]$b$12775 [22] $memory\instruction_memory$rdmux[0][10][124]$b$12775 [22] $memory\instruction_memory$rdmux[0][10][124]$b$12775 [5] 3'101 $memory\instruction_memory$rdmux[0][10][124]$b$12775 [5] $memory\instruction_memory$rdmux[0][10][124]$b$12775 [5] }, Y={ $memory\instruction_memory$rdmux[0][9][62]$a$11052 [25] $memory\instruction_memory$rdmux[0][9][62]$a$11052 [22] $memory\instruction_memory$rdmux[0][9][62]$a$11052 [16] $memory\instruction_memory$rdmux[0][9][62]$a$11052 [13] $memory\instruction_memory$rdmux[0][9][62]$a$11052 [11] $memory\instruction_memory$rdmux[0][9][62]$a$11052 [9:8] $memory\instruction_memory$rdmux[0][9][62]$a$11052 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][9][62]$a$11052 [31:26] $memory\instruction_memory$rdmux[0][9][62]$a$11052 [24:23] $memory\instruction_memory$rdmux[0][9][62]$a$11052 [21:17] $memory\instruction_memory$rdmux[0][9][62]$a$11052 [15:14] $memory\instruction_memory$rdmux[0][9][62]$a$11052 [12] $memory\instruction_memory$rdmux[0][9][62]$a$11052 [10] $memory\instruction_memory$rdmux[0][9][62]$a$11052 [7:6] $memory\instruction_memory$rdmux[0][9][62]$a$11052 [4:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][9][62]$a$11052 [25] $memory\instruction_memory$rdmux[0][9][62]$a$11052 [25] $memory\instruction_memory$rdmux[0][9][62]$a$11052 [22] 2'11 $memory\instruction_memory$rdmux[0][9][62]$a$11052 [9] 2'01 $memory\instruction_memory$rdmux[0][9][62]$a$11052 [13] $memory\instruction_memory$rdmux[0][9][62]$a$11052 [5] 2'11 $memory\instruction_memory$rdmux[0][9][62]$a$11052 [9] $memory\instruction_memory$rdmux[0][9][62]$a$11052 [5] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][54]$12563:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][54]$a$12564, B=$memory\instruction_memory$rdmux[0][10][54]$b$12565, Y=$memory\instruction_memory$rdmux[0][9][27]$a$10947
      New ports: A={ $memory\instruction_memory$rdmux[0][10][54]$a$12564 [5] 1'1 $memory\instruction_memory$rdmux[0][10][54]$a$12564 [5] $memory\instruction_memory$rdmux[0][10][54]$a$12564 [8] 1'0 $memory\instruction_memory$rdmux[0][10][54]$a$12564 [8] $memory\instruction_memory$rdmux[0][10][54]$a$12564 [5] $memory\instruction_memory$rdmux[0][10][54]$a$12564 [5] 2'10 }, B={ 2'00 $memory\instruction_memory$rdmux[0][10][54]$b$12565 [4] 1'0 $memory\instruction_memory$rdmux[0][10][54]$b$12565 [4] $memory\instruction_memory$rdmux[0][10][54]$b$12565 [4] 1'1 $memory\instruction_memory$rdmux[0][10][54]$b$12565 [2] $memory\instruction_memory$rdmux[0][10][54]$b$12565 [4] $memory\instruction_memory$rdmux[0][10][54]$b$12565 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][27]$a$10947 [20] $memory\instruction_memory$rdmux[0][9][27]$a$10947 [17:15] $memory\instruction_memory$rdmux[0][9][27]$a$10947 [9:7] $memory\instruction_memory$rdmux[0][9][27]$a$10947 [5:4] $memory\instruction_memory$rdmux[0][9][27]$a$10947 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][27]$a$10947 [31:21] $memory\instruction_memory$rdmux[0][9][27]$a$10947 [19:18] $memory\instruction_memory$rdmux[0][9][27]$a$10947 [14:10] $memory\instruction_memory$rdmux[0][9][27]$a$10947 [6] $memory\instruction_memory$rdmux[0][9][27]$a$10947 [3] $memory\instruction_memory$rdmux[0][9][27]$a$10947 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][9][27]$a$10947 [2] 1'0 $memory\instruction_memory$rdmux[0][9][27]$a$10947 [2] 4'0000 $memory\instruction_memory$rdmux[0][9][27]$a$10947 [5] $memory\instruction_memory$rdmux[0][9][27]$a$10947 [20] $memory\instruction_memory$rdmux[0][9][27]$a$10947 [20] 1'0 $memory\instruction_memory$rdmux[0][9][27]$a$10947 [4] 4'0000 $memory\instruction_memory$rdmux[0][9][27]$a$10947 [4] $memory\instruction_memory$rdmux[0][9][27]$a$10947 [2] $memory\instruction_memory$rdmux[0][9][27]$a$10947 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][56]$12569:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][56]$a$12570, B=$memory\instruction_memory$rdmux[0][10][56]$b$12571, Y=$memory\instruction_memory$rdmux[0][9][28]$a$10950
      New ports: A={ $memory\instruction_memory$rdmux[0][10][56]$a$12570 [15] 1'0 $memory\instruction_memory$rdmux[0][10][56]$a$12570 [5] 1'1 $memory\instruction_memory$rdmux[0][10][56]$a$12570 [15] 2'01 $memory\instruction_memory$rdmux[0][10][56]$a$12570 [5] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][56]$b$12571 [8] $memory\instruction_memory$rdmux[0][10][56]$b$12571 [8] $memory\instruction_memory$rdmux[0][10][56]$b$12571 [8] $memory\instruction_memory$rdmux[0][10][56]$b$12571 [15] $memory\instruction_memory$rdmux[0][10][56]$b$12571 [15] 1'1 $memory\instruction_memory$rdmux[0][10][56]$b$12571 [8] 2'00 }, Y={ $memory\instruction_memory$rdmux[0][9][28]$a$10950 [28] $memory\instruction_memory$rdmux[0][9][28]$a$10950 [25] $memory\instruction_memory$rdmux[0][9][28]$a$10950 [22] $memory\instruction_memory$rdmux[0][9][28]$a$10950 [16:15] $memory\instruction_memory$rdmux[0][9][28]$a$10950 [13] $memory\instruction_memory$rdmux[0][9][28]$a$10950 [8] $memory\instruction_memory$rdmux[0][9][28]$a$10950 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][28]$a$10950 [31:29] $memory\instruction_memory$rdmux[0][9][28]$a$10950 [27:26] $memory\instruction_memory$rdmux[0][9][28]$a$10950 [24:23] $memory\instruction_memory$rdmux[0][9][28]$a$10950 [21:17] $memory\instruction_memory$rdmux[0][9][28]$a$10950 [14] $memory\instruction_memory$rdmux[0][9][28]$a$10950 [12:9] $memory\instruction_memory$rdmux[0][9][28]$a$10950 [7:6] $memory\instruction_memory$rdmux[0][9][28]$a$10950 [3:0] } = { $memory\instruction_memory$rdmux[0][9][28]$a$10950 [25] $memory\instruction_memory$rdmux[0][9][28]$a$10950 [28] $memory\instruction_memory$rdmux[0][9][28]$a$10950 [25] $memory\instruction_memory$rdmux[0][9][28]$a$10950 [25] $memory\instruction_memory$rdmux[0][9][28]$a$10950 [25] 1'0 $memory\instruction_memory$rdmux[0][9][28]$a$10950 [22] $memory\instruction_memory$rdmux[0][9][28]$a$10950 [5] $memory\instruction_memory$rdmux[0][9][28]$a$10950 [5] 2'01 $memory\instruction_memory$rdmux[0][9][28]$a$10950 [16] 11'00011100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][159]$12878:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][159]$a$12879, B=$memory\instruction_memory$rdmux[0][10][159]$b$12880, Y=$memory\instruction_memory$rdmux[0][9][79]$b$11104
      New ports: A={ 2'01 $memory\instruction_memory$rdmux[0][10][159]$a$12879 [4] 1'0 $memory\instruction_memory$rdmux[0][10][159]$a$12879 [6] 1'1 $memory\instruction_memory$rdmux[0][10][159]$a$12879 [4] }, B={ $memory\instruction_memory$rdmux[0][10][159]$b$12880 [9] $memory\instruction_memory$rdmux[0][10][159]$b$12880 [9] $memory\instruction_memory$rdmux[0][10][159]$b$12880 [9] 4'1001 }, Y={ $memory\instruction_memory$rdmux[0][9][79]$b$11104 [20] $memory\instruction_memory$rdmux[0][9][79]$b$11104 [18] $memory\instruction_memory$rdmux[0][9][79]$b$11104 [9:8] $memory\instruction_memory$rdmux[0][9][79]$b$11104 [6:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][79]$b$11104 [31:21] $memory\instruction_memory$rdmux[0][9][79]$b$11104 [19] $memory\instruction_memory$rdmux[0][9][79]$b$11104 [17:10] $memory\instruction_memory$rdmux[0][9][79]$b$11104 [7] $memory\instruction_memory$rdmux[0][9][79]$b$11104 [3:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][9][79]$b$11104 [6] 1'0 $memory\instruction_memory$rdmux[0][9][79]$b$11104 [9] $memory\instruction_memory$rdmux[0][9][79]$b$11104 [4] $memory\instruction_memory$rdmux[0][9][79]$b$11104 [20] 1'0 $memory\instruction_memory$rdmux[0][9][79]$b$11104 [6] $memory\instruction_memory$rdmux[0][9][79]$b$11104 [6] $memory\instruction_memory$rdmux[0][9][79]$b$11104 [6] $memory\instruction_memory$rdmux[0][9][79]$b$11104 [9] $memory\instruction_memory$rdmux[0][9][79]$b$11104 [9] $memory\instruction_memory$rdmux[0][9][79]$b$11104 [9] 2'01 $memory\instruction_memory$rdmux[0][9][79]$b$11104 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][77]$12632:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][77]$a$12633, B=$memory\instruction_memory$rdmux[0][10][77]$b$12634, Y=$memory\instruction_memory$rdmux[0][9][38]$b$10981
      New ports: A={ $memory\instruction_memory$rdmux[0][10][77]$a$12633 [13] 1'0 $memory\instruction_memory$rdmux[0][10][77]$a$12633 [4] $memory\instruction_memory$rdmux[0][10][77]$a$12633 [4] $memory\instruction_memory$rdmux[0][10][77]$a$12633 [13] $memory\instruction_memory$rdmux[0][10][77]$a$12633 [4] 2'10 $memory\instruction_memory$rdmux[0][10][77]$a$12633 [4] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][77]$b$12634 [4] $memory\instruction_memory$rdmux[0][10][77]$b$12634 [13] 1'1 $memory\instruction_memory$rdmux[0][10][77]$b$12634 [13] 1'0 $memory\instruction_memory$rdmux[0][10][77]$b$12634 [4] 1'1 $memory\instruction_memory$rdmux[0][10][77]$b$12634 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][38]$b$10981 [25] $memory\instruction_memory$rdmux[0][9][38]$b$10981 [20] $memory\instruction_memory$rdmux[0][9][38]$b$10981 [16:15] $memory\instruction_memory$rdmux[0][9][38]$b$10981 [13:12] $memory\instruction_memory$rdmux[0][9][38]$b$10981 [7] $memory\instruction_memory$rdmux[0][9][38]$b$10981 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][38]$b$10981 [31:26] $memory\instruction_memory$rdmux[0][9][38]$b$10981 [24:21] $memory\instruction_memory$rdmux[0][9][38]$b$10981 [19:17] $memory\instruction_memory$rdmux[0][9][38]$b$10981 [14] $memory\instruction_memory$rdmux[0][9][38]$b$10981 [11:8] $memory\instruction_memory$rdmux[0][9][38]$b$10981 [6] $memory\instruction_memory$rdmux[0][9][38]$b$10981 [3:0] } = { $memory\instruction_memory$rdmux[0][9][38]$b$10981 [25] $memory\instruction_memory$rdmux[0][9][38]$b$10981 [25] $memory\instruction_memory$rdmux[0][9][38]$b$10981 [25] $memory\instruction_memory$rdmux[0][9][38]$b$10981 [25] $memory\instruction_memory$rdmux[0][9][38]$b$10981 [25] $memory\instruction_memory$rdmux[0][9][38]$b$10981 [25] 1'0 $memory\instruction_memory$rdmux[0][9][38]$b$10981 [5] $memory\instruction_memory$rdmux[0][9][38]$b$10981 [5] $memory\instruction_memory$rdmux[0][9][38]$b$10981 [15] 2'01 $memory\instruction_memory$rdmux[0][9][38]$b$10981 [15] 2'00 $memory\instruction_memory$rdmux[0][9][38]$b$10981 [7] $memory\instruction_memory$rdmux[0][9][38]$b$10981 [7] $memory\instruction_memory$rdmux[0][9][38]$b$10981 [7] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][37]$12512:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][37]$a$12513, B=$memory\instruction_memory$rdmux[0][10][37]$b$12514, Y=$memory\instruction_memory$rdmux[0][9][18]$b$10921
      New ports: A={ $memory\instruction_memory$rdmux[0][10][37]$a$12513 [13] $memory\instruction_memory$rdmux[0][10][37]$a$12513 [13] $memory\instruction_memory$rdmux[0][10][37]$a$12513 [4] $memory\instruction_memory$rdmux[0][10][37]$a$12513 [4] $memory\instruction_memory$rdmux[0][10][37]$a$12513 [13] $memory\instruction_memory$rdmux[0][10][37]$a$12513 [4] 1'0 $memory\instruction_memory$rdmux[0][10][37]$a$12513 [4] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][37]$b$12514 [4] 1'1 $memory\instruction_memory$rdmux[0][10][37]$b$12514 [13] $memory\instruction_memory$rdmux[0][10][37]$b$12514 [13] 1'0 $memory\instruction_memory$rdmux[0][10][37]$b$12514 [4] $memory\instruction_memory$rdmux[0][10][37]$b$12514 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][18]$b$10921 [25] $memory\instruction_memory$rdmux[0][9][18]$b$10921 [23] $memory\instruction_memory$rdmux[0][9][18]$b$10921 [16:15] $memory\instruction_memory$rdmux[0][9][18]$b$10921 [13:12] $memory\instruction_memory$rdmux[0][9][18]$b$10921 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][18]$b$10921 [31:26] $memory\instruction_memory$rdmux[0][9][18]$b$10921 [24] $memory\instruction_memory$rdmux[0][9][18]$b$10921 [22:17] $memory\instruction_memory$rdmux[0][9][18]$b$10921 [14] $memory\instruction_memory$rdmux[0][9][18]$b$10921 [11:6] $memory\instruction_memory$rdmux[0][9][18]$b$10921 [3:0] } = { $memory\instruction_memory$rdmux[0][9][18]$b$10921 [25] $memory\instruction_memory$rdmux[0][9][18]$b$10921 [25] $memory\instruction_memory$rdmux[0][9][18]$b$10921 [25] $memory\instruction_memory$rdmux[0][9][18]$b$10921 [25] $memory\instruction_memory$rdmux[0][9][18]$b$10921 [25] $memory\instruction_memory$rdmux[0][9][18]$b$10921 [25] 1'0 $memory\instruction_memory$rdmux[0][9][18]$b$10921 [5:4] $memory\instruction_memory$rdmux[0][9][18]$b$10921 [5] 2'01 $memory\instruction_memory$rdmux[0][9][18]$b$10921 [16] 11'00111100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][39]$12518:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][39]$a$12519, B=$memory\instruction_memory$rdmux[0][10][39]$b$12520, Y=$memory\instruction_memory$rdmux[0][9][19]$b$10924
      New ports: A={ 2'01 $memory\instruction_memory$rdmux[0][10][39]$a$12519 [12] 1'0 $memory\instruction_memory$rdmux[0][10][39]$a$12519 [12] 1'1 $memory\instruction_memory$rdmux[0][10][39]$a$12519 [5] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][39]$b$12520 [5] $memory\instruction_memory$rdmux[0][10][39]$b$12520 [5] $memory\instruction_memory$rdmux[0][10][39]$b$12520 [7] 2'10 $memory\instruction_memory$rdmux[0][10][39]$b$12520 [7] $memory\instruction_memory$rdmux[0][10][39]$b$12520 [5] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][19]$b$10924 [25] $memory\instruction_memory$rdmux[0][9][19]$b$10924 [21] $memory\instruction_memory$rdmux[0][9][19]$b$10924 [15] $memory\instruction_memory$rdmux[0][9][19]$b$10924 [13:12] $memory\instruction_memory$rdmux[0][9][19]$b$10924 [7] $memory\instruction_memory$rdmux[0][9][19]$b$10924 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][19]$b$10924 [31:26] $memory\instruction_memory$rdmux[0][9][19]$b$10924 [24:22] $memory\instruction_memory$rdmux[0][9][19]$b$10924 [20:16] $memory\instruction_memory$rdmux[0][9][19]$b$10924 [14] $memory\instruction_memory$rdmux[0][9][19]$b$10924 [11:8] $memory\instruction_memory$rdmux[0][9][19]$b$10924 [6] $memory\instruction_memory$rdmux[0][9][19]$b$10924 [3:0] } = { $memory\instruction_memory$rdmux[0][9][19]$b$10924 [25] $memory\instruction_memory$rdmux[0][9][19]$b$10924 [25] $memory\instruction_memory$rdmux[0][9][19]$b$10924 [25] $memory\instruction_memory$rdmux[0][9][19]$b$10924 [25] $memory\instruction_memory$rdmux[0][9][19]$b$10924 [25] $memory\instruction_memory$rdmux[0][9][19]$b$10924 [25] 1'0 $memory\instruction_memory$rdmux[0][9][19]$b$10924 [5] $memory\instruction_memory$rdmux[0][9][19]$b$10924 [5] $memory\instruction_memory$rdmux[0][9][19]$b$10924 [5] 2'01 $memory\instruction_memory$rdmux[0][9][19]$b$10924 [7] $memory\instruction_memory$rdmux[0][9][19]$b$10924 [7] 2'00 $memory\instruction_memory$rdmux[0][9][19]$b$10924 [7] $memory\instruction_memory$rdmux[0][9][19]$b$10924 [7] $memory\instruction_memory$rdmux[0][9][19]$b$10924 [7] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][44]$12533:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][44]$a$12534, B=$memory\instruction_memory$rdmux[0][10][44]$b$12535, Y=$memory\instruction_memory$rdmux[0][9][22]$a$10932
      New ports: A={ 2'11 $memory\instruction_memory$rdmux[0][10][44]$a$12534 [8] $memory\instruction_memory$rdmux[0][10][44]$a$12534 [5] 1'1 $memory\instruction_memory$rdmux[0][10][44]$a$12534 [5] $memory\instruction_memory$rdmux[0][10][44]$a$12534 [8] $memory\instruction_memory$rdmux[0][10][44]$a$12534 [5] $memory\instruction_memory$rdmux[0][10][44]$a$12534 [5] 2'00 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][44]$b$12535 [2] 2'00 $memory\instruction_memory$rdmux[0][10][44]$b$12535 [4] $memory\instruction_memory$rdmux[0][10][44]$b$12535 [4] $memory\instruction_memory$rdmux[0][10][44]$b$12535 [4] 1'1 $memory\instruction_memory$rdmux[0][10][44]$b$12535 [2] $memory\instruction_memory$rdmux[0][10][44]$b$12535 [4] $memory\instruction_memory$rdmux[0][10][44]$b$12535 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][22]$a$10932 [27] $memory\instruction_memory$rdmux[0][9][22]$a$10932 [22] $memory\instruction_memory$rdmux[0][9][22]$a$10932 [13:12] $memory\instruction_memory$rdmux[0][9][22]$a$10932 [10:7] $memory\instruction_memory$rdmux[0][9][22]$a$10932 [5:4] $memory\instruction_memory$rdmux[0][9][22]$a$10932 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][22]$a$10932 [31:28] $memory\instruction_memory$rdmux[0][9][22]$a$10932 [26:23] $memory\instruction_memory$rdmux[0][9][22]$a$10932 [21:14] $memory\instruction_memory$rdmux[0][9][22]$a$10932 [11] $memory\instruction_memory$rdmux[0][9][22]$a$10932 [6] $memory\instruction_memory$rdmux[0][9][22]$a$10932 [3] $memory\instruction_memory$rdmux[0][9][22]$a$10932 [1:0] } = { $memory\instruction_memory$rdmux[0][9][22]$a$10932 [27] $memory\instruction_memory$rdmux[0][9][22]$a$10932 [22] $memory\instruction_memory$rdmux[0][9][22]$a$10932 [22] $memory\instruction_memory$rdmux[0][9][22]$a$10932 [27] $memory\instruction_memory$rdmux[0][9][22]$a$10932 [13] $memory\instruction_memory$rdmux[0][9][22]$a$10932 [13] $memory\instruction_memory$rdmux[0][9][22]$a$10932 [2] $memory\instruction_memory$rdmux[0][9][22]$a$10932 [22] $memory\instruction_memory$rdmux[0][9][22]$a$10932 [12] 2'00 $memory\instruction_memory$rdmux[0][9][22]$a$10932 [10] $memory\instruction_memory$rdmux[0][9][22]$a$10932 [12] $memory\instruction_memory$rdmux[0][9][22]$a$10932 [9] $memory\instruction_memory$rdmux[0][9][22]$a$10932 [12] $memory\instruction_memory$rdmux[0][9][22]$a$10932 [12] 1'0 $memory\instruction_memory$rdmux[0][9][22]$a$10932 [5] $memory\instruction_memory$rdmux[0][9][22]$a$10932 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][4]$12413:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][4]$a$12414, B=$memory\instruction_memory$rdmux[0][10][4]$b$12415, Y=$memory\instruction_memory$rdmux[0][9][2]$a$10872
      New ports: A={ $memory\instruction_memory$rdmux[0][10][4]$a$12414 [7] $memory\instruction_memory$rdmux[0][10][4]$a$12414 [23] 3'110 $memory\instruction_memory$rdmux[0][10][4]$a$12414 [7] 2'00 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][4]$b$12415 [5] $memory\instruction_memory$rdmux[0][10][4]$b$12415 [5] 1'0 $memory\instruction_memory$rdmux[0][10][4]$b$12415 [12] 1'1 $memory\instruction_memory$rdmux[0][10][4]$b$12415 [5] 1'1 }, Y={ $memory\instruction_memory$rdmux[0][9][2]$a$10872 [25] $memory\instruction_memory$rdmux[0][9][2]$a$10872 [23:22] $memory\instruction_memory$rdmux[0][9][2]$a$10872 [13:12] $memory\instruction_memory$rdmux[0][9][2]$a$10872 [7] $memory\instruction_memory$rdmux[0][9][2]$a$10872 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][2]$a$10872 [31:26] $memory\instruction_memory$rdmux[0][9][2]$a$10872 [24] $memory\instruction_memory$rdmux[0][9][2]$a$10872 [21:14] $memory\instruction_memory$rdmux[0][9][2]$a$10872 [11:8] $memory\instruction_memory$rdmux[0][9][2]$a$10872 [6] $memory\instruction_memory$rdmux[0][9][2]$a$10872 [3:0] } = { $memory\instruction_memory$rdmux[0][9][2]$a$10872 [13] $memory\instruction_memory$rdmux[0][9][2]$a$10872 [13] $memory\instruction_memory$rdmux[0][9][2]$a$10872 [13] $memory\instruction_memory$rdmux[0][9][2]$a$10872 [13] $memory\instruction_memory$rdmux[0][9][2]$a$10872 [13] $memory\instruction_memory$rdmux[0][9][2]$a$10872 [13] 1'0 $memory\instruction_memory$rdmux[0][9][2]$a$10872 [4] $memory\instruction_memory$rdmux[0][9][2]$a$10872 [5] 2'01 $memory\instruction_memory$rdmux[0][9][2]$a$10872 [4] $memory\instruction_memory$rdmux[0][9][2]$a$10872 [4] $memory\instruction_memory$rdmux[0][9][2]$a$10872 [12] 10'0011100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][147]$12842:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][147]$a$12843, B=$memory\instruction_memory$rdmux[0][10][147]$b$12844, Y=$memory\instruction_memory$rdmux[0][9][73]$b$11086
      New ports: A={ $memory\instruction_memory$rdmux[0][10][147]$a$12843 [8] $memory\instruction_memory$rdmux[0][10][147]$a$12843 [8] 1'0 $memory\instruction_memory$rdmux[0][10][147]$a$12843 [5] $memory\instruction_memory$rdmux[0][10][147]$a$12843 [8] $memory\instruction_memory$rdmux[0][10][147]$a$12843 [5] 2'10 }, B={ $memory\instruction_memory$rdmux[0][10][147]$b$12844 [2] $memory\instruction_memory$rdmux[0][10][147]$b$12844 [4] $memory\instruction_memory$rdmux[0][10][147]$b$12844 [4] $memory\instruction_memory$rdmux[0][10][147]$b$12844 [4] 2'01 $memory\instruction_memory$rdmux[0][10][147]$b$12844 [4] $memory\instruction_memory$rdmux[0][10][147]$b$12844 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][73]$b$11086 [24] $memory\instruction_memory$rdmux[0][9][73]$b$11086 [22] $memory\instruction_memory$rdmux[0][9][73]$b$11086 [13:12] $memory\instruction_memory$rdmux[0][9][73]$b$11086 [8] $memory\instruction_memory$rdmux[0][9][73]$b$11086 [5:4] $memory\instruction_memory$rdmux[0][9][73]$b$11086 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][73]$b$11086 [31:25] $memory\instruction_memory$rdmux[0][9][73]$b$11086 [23] $memory\instruction_memory$rdmux[0][9][73]$b$11086 [21:14] $memory\instruction_memory$rdmux[0][9][73]$b$11086 [11:9] $memory\instruction_memory$rdmux[0][9][73]$b$11086 [7:6] $memory\instruction_memory$rdmux[0][9][73]$b$11086 [3] $memory\instruction_memory$rdmux[0][9][73]$b$11086 [1:0] } = { $memory\instruction_memory$rdmux[0][9][73]$b$11086 [8] $memory\instruction_memory$rdmux[0][9][73]$b$11086 [8] $memory\instruction_memory$rdmux[0][9][73]$b$11086 [8] $memory\instruction_memory$rdmux[0][9][73]$b$11086 [8] $memory\instruction_memory$rdmux[0][9][73]$b$11086 [8] $memory\instruction_memory$rdmux[0][9][73]$b$11086 [8] $memory\instruction_memory$rdmux[0][9][73]$b$11086 [8] $memory\instruction_memory$rdmux[0][9][73]$b$11086 [4] $memory\instruction_memory$rdmux[0][9][73]$b$11086 [4] $memory\instruction_memory$rdmux[0][9][73]$b$11086 [8] 1'0 $memory\instruction_memory$rdmux[0][9][73]$b$11086 [4] $memory\instruction_memory$rdmux[0][9][73]$b$11086 [8] $memory\instruction_memory$rdmux[0][9][73]$b$11086 [8] 1'0 $memory\instruction_memory$rdmux[0][9][73]$b$11086 [13] 1'0 $memory\instruction_memory$rdmux[0][9][73]$b$11086 [4] $memory\instruction_memory$rdmux[0][9][73]$b$11086 [8] 1'0 $memory\instruction_memory$rdmux[0][9][73]$b$11086 [2] $memory\instruction_memory$rdmux[0][9][73]$b$11086 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][103]$12710:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][103]$a$12711, B=$memory\instruction_memory$rdmux[0][10][103]$b$12712, Y=$memory\instruction_memory$rdmux[0][9][51]$b$11020
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][103]$a$12711 [5] 1'0 $memory\instruction_memory$rdmux[0][10][103]$a$12711 [5] $memory\instruction_memory$rdmux[0][10][103]$a$12711 [5:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][103]$b$12712 [2] 3'110 $memory\instruction_memory$rdmux[0][10][103]$b$12712 [2] 1'1 $memory\instruction_memory$rdmux[0][10][103]$b$12712 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][51]$b$11020 [20] $memory\instruction_memory$rdmux[0][9][51]$b$11020 [16:15] $memory\instruction_memory$rdmux[0][9][51]$b$11020 [6:4] $memory\instruction_memory$rdmux[0][9][51]$b$11020 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][51]$b$11020 [31:21] $memory\instruction_memory$rdmux[0][9][51]$b$11020 [19:17] $memory\instruction_memory$rdmux[0][9][51]$b$11020 [14:7] $memory\instruction_memory$rdmux[0][9][51]$b$11020 [3] $memory\instruction_memory$rdmux[0][9][51]$b$11020 [1:0] } = { $memory\instruction_memory$rdmux[0][9][51]$b$11020 [2] $memory\instruction_memory$rdmux[0][9][51]$b$11020 [15] $memory\instruction_memory$rdmux[0][9][51]$b$11020 [2] $memory\instruction_memory$rdmux[0][9][51]$b$11020 [15] $memory\instruction_memory$rdmux[0][9][51]$b$11020 [15] $memory\instruction_memory$rdmux[0][9][51]$b$11020 [15] $memory\instruction_memory$rdmux[0][9][51]$b$11020 [5] $memory\instruction_memory$rdmux[0][9][51]$b$11020 [2] $memory\instruction_memory$rdmux[0][9][51]$b$11020 [16] $memory\instruction_memory$rdmux[0][9][51]$b$11020 [16] $memory\instruction_memory$rdmux[0][9][51]$b$11020 [5] $memory\instruction_memory$rdmux[0][9][51]$b$11020 [2] $memory\instruction_memory$rdmux[0][9][51]$b$11020 [16] $memory\instruction_memory$rdmux[0][9][51]$b$11020 [16] $memory\instruction_memory$rdmux[0][9][51]$b$11020 [2] $memory\instruction_memory$rdmux[0][9][51]$b$11020 [2] $memory\instruction_memory$rdmux[0][9][51]$b$11020 [5] $memory\instruction_memory$rdmux[0][9][51]$b$11020 [6] $memory\instruction_memory$rdmux[0][9][51]$b$11020 [4] 1'1 $memory\instruction_memory$rdmux[0][9][51]$b$11020 [4] $memory\instruction_memory$rdmux[0][9][51]$b$11020 [4] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][104]$12713:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][104]$a$12714, B=$memory\instruction_memory$rdmux[0][10][104]$b$12715, Y=$memory\instruction_memory$rdmux[0][9][52]$a$11022
      New ports: A={ $memory\instruction_memory$rdmux[0][10][104]$a$12714 [24] $memory\instruction_memory$rdmux[0][10][104]$a$12714 [24] $memory\instruction_memory$rdmux[0][10][104]$a$12714 [5] $memory\instruction_memory$rdmux[0][10][104]$a$12714 [5] 2'01 $memory\instruction_memory$rdmux[0][10][104]$a$12714 [5] 2'10 }, B={ $memory\instruction_memory$rdmux[0][10][104]$b$12715 [2] 5'00110 $memory\instruction_memory$rdmux[0][10][104]$b$12715 [2] $memory\instruction_memory$rdmux[0][10][104]$b$12715 [4] $memory\instruction_memory$rdmux[0][10][104]$b$12715 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][52]$a$11022 [25:24] $memory\instruction_memory$rdmux[0][9][52]$a$11022 [21] $memory\instruction_memory$rdmux[0][9][52]$a$11022 [16:15] $memory\instruction_memory$rdmux[0][9][52]$a$11022 [9] $memory\instruction_memory$rdmux[0][9][52]$a$11022 [5:4] $memory\instruction_memory$rdmux[0][9][52]$a$11022 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][52]$a$11022 [31:26] $memory\instruction_memory$rdmux[0][9][52]$a$11022 [23:22] $memory\instruction_memory$rdmux[0][9][52]$a$11022 [20:17] $memory\instruction_memory$rdmux[0][9][52]$a$11022 [14:10] $memory\instruction_memory$rdmux[0][9][52]$a$11022 [8:6] $memory\instruction_memory$rdmux[0][9][52]$a$11022 [3] $memory\instruction_memory$rdmux[0][9][52]$a$11022 [1:0] } = { $memory\instruction_memory$rdmux[0][9][52]$a$11022 [25:24] $memory\instruction_memory$rdmux[0][9][52]$a$11022 [25] $memory\instruction_memory$rdmux[0][9][52]$a$11022 [25] $memory\instruction_memory$rdmux[0][9][52]$a$11022 [25:24] $memory\instruction_memory$rdmux[0][9][52]$a$11022 [21] $memory\instruction_memory$rdmux[0][9][52]$a$11022 [21] $memory\instruction_memory$rdmux[0][9][52]$a$11022 [5] $memory\instruction_memory$rdmux[0][9][52]$a$11022 [2] 1'1 $memory\instruction_memory$rdmux[0][9][52]$a$11022 [16] $memory\instruction_memory$rdmux[0][9][52]$a$11022 [2] $memory\instruction_memory$rdmux[0][9][52]$a$11022 [2] $memory\instruction_memory$rdmux[0][9][52]$a$11022 [2] 1'0 $memory\instruction_memory$rdmux[0][9][52]$a$11022 [4] $memory\instruction_memory$rdmux[0][9][52]$a$11022 [4] $memory\instruction_memory$rdmux[0][9][52]$a$11022 [5] $memory\instruction_memory$rdmux[0][9][52]$a$11022 [2] $memory\instruction_memory$rdmux[0][9][52]$a$11022 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][109]$12728:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][109]$a$12729, B=$memory\instruction_memory$rdmux[0][10][109]$b$12730, Y=$memory\instruction_memory$rdmux[0][9][54]$b$11029
      New ports: A={ $memory\instruction_memory$rdmux[0][10][109]$a$12729 [4] $memory\instruction_memory$rdmux[0][10][109]$a$12729 [4] 2'00 $memory\instruction_memory$rdmux[0][10][109]$a$12729 [2] $memory\instruction_memory$rdmux[0][10][109]$a$12729 [2] $memory\instruction_memory$rdmux[0][10][109]$a$12729 [4] $memory\instruction_memory$rdmux[0][10][109]$a$12729 [2] }, B={ 2'10 $memory\instruction_memory$rdmux[0][10][109]$b$12730 [5] 1'1 $memory\instruction_memory$rdmux[0][10][109]$b$12730 [4] $memory\instruction_memory$rdmux[0][10][109]$b$12730 [5:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][54]$b$11029 [18] $memory\instruction_memory$rdmux[0][9][54]$b$11029 [15] $memory\instruction_memory$rdmux[0][9][54]$b$11029 [13] $memory\instruction_memory$rdmux[0][9][54]$b$11029 [9] $memory\instruction_memory$rdmux[0][9][54]$b$11029 [7] $memory\instruction_memory$rdmux[0][9][54]$b$11029 [5:4] $memory\instruction_memory$rdmux[0][9][54]$b$11029 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][54]$b$11029 [31:19] $memory\instruction_memory$rdmux[0][9][54]$b$11029 [17:16] $memory\instruction_memory$rdmux[0][9][54]$b$11029 [14] $memory\instruction_memory$rdmux[0][9][54]$b$11029 [12:10] $memory\instruction_memory$rdmux[0][9][54]$b$11029 [8] $memory\instruction_memory$rdmux[0][9][54]$b$11029 [6] $memory\instruction_memory$rdmux[0][9][54]$b$11029 [3] $memory\instruction_memory$rdmux[0][9][54]$b$11029 [1:0] } = { $memory\instruction_memory$rdmux[0][9][54]$b$11029 [13] $memory\instruction_memory$rdmux[0][9][54]$b$11029 [13] $memory\instruction_memory$rdmux[0][9][54]$b$11029 [13] $memory\instruction_memory$rdmux[0][9][54]$b$11029 [5] $memory\instruction_memory$rdmux[0][9][54]$b$11029 [5] $memory\instruction_memory$rdmux[0][9][54]$b$11029 [13] $memory\instruction_memory$rdmux[0][9][54]$b$11029 [13] $memory\instruction_memory$rdmux[0][9][54]$b$11029 [2] $memory\instruction_memory$rdmux[0][9][54]$b$11029 [5] $memory\instruction_memory$rdmux[0][9][54]$b$11029 [5] $memory\instruction_memory$rdmux[0][9][54]$b$11029 [13] $memory\instruction_memory$rdmux[0][9][54]$b$11029 [13] 1'0 $memory\instruction_memory$rdmux[0][9][54]$b$11029 [15] $memory\instruction_memory$rdmux[0][9][54]$b$11029 [4] 3'000 $memory\instruction_memory$rdmux[0][9][54]$b$11029 [4] $memory\instruction_memory$rdmux[0][9][54]$b$11029 [4] $memory\instruction_memory$rdmux[0][9][54]$b$11029 [2] $memory\instruction_memory$rdmux[0][9][54]$b$11029 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][51]$12554:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][51]$a$12555, B=$memory\instruction_memory$rdmux[0][10][51]$b$12556, Y=$memory\instruction_memory$rdmux[0][9][25]$b$10942
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][51]$a$12555 [4] $memory\instruction_memory$rdmux[0][10][51]$a$12555 [13] 1'1 $memory\instruction_memory$rdmux[0][10][51]$a$12555 [4] $memory\instruction_memory$rdmux[0][10][51]$a$12555 [4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][51]$b$12556 [13] $memory\instruction_memory$rdmux[0][10][51]$b$12556 [13] $memory\instruction_memory$rdmux[0][10][51]$b$12556 [13] $memory\instruction_memory$rdmux[0][10][51]$b$12556 [2] 1'1 $memory\instruction_memory$rdmux[0][10][51]$b$12556 [2] $memory\instruction_memory$rdmux[0][10][51]$b$12556 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][25]$b$10942 [17] $memory\instruction_memory$rdmux[0][9][25]$b$10942 [15] $memory\instruction_memory$rdmux[0][9][25]$b$10942 [13] $memory\instruction_memory$rdmux[0][9][25]$b$10942 [8] $memory\instruction_memory$rdmux[0][9][25]$b$10942 [5:4] $memory\instruction_memory$rdmux[0][9][25]$b$10942 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][25]$b$10942 [31:18] $memory\instruction_memory$rdmux[0][9][25]$b$10942 [16] $memory\instruction_memory$rdmux[0][9][25]$b$10942 [14] $memory\instruction_memory$rdmux[0][9][25]$b$10942 [12:9] $memory\instruction_memory$rdmux[0][9][25]$b$10942 [7:6] $memory\instruction_memory$rdmux[0][9][25]$b$10942 [3] $memory\instruction_memory$rdmux[0][9][25]$b$10942 [1:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][9][25]$b$10942 [15] $memory\instruction_memory$rdmux[0][9][25]$b$10942 [15] $memory\instruction_memory$rdmux[0][9][25]$b$10942 [15] 2'00 $memory\instruction_memory$rdmux[0][9][25]$b$10942 [17] $memory\instruction_memory$rdmux[0][9][25]$b$10942 [13] 1'0 $memory\instruction_memory$rdmux[0][9][25]$b$10942 [2] 1'0 $memory\instruction_memory$rdmux[0][9][25]$b$10942 [8] $memory\instruction_memory$rdmux[0][9][25]$b$10942 [8] $memory\instruction_memory$rdmux[0][9][25]$b$10942 [2] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][60]$12581:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][60]$a$12582, B=$memory\instruction_memory$rdmux[0][10][60]$b$12583, Y=$memory\instruction_memory$rdmux[0][9][30]$a$10956
      New ports: A={ $memory\instruction_memory$rdmux[0][10][60]$a$12582 [5] 2'00 $memory\instruction_memory$rdmux[0][10][60]$a$12582 [5] $memory\instruction_memory$rdmux[0][10][60]$a$12582 [5:4] }, B={ 2'11 $memory\instruction_memory$rdmux[0][10][60]$b$12583 [10] $memory\instruction_memory$rdmux[0][10][60]$b$12583 [7] 2'00 }, Y={ $memory\instruction_memory$rdmux[0][9][30]$a$10956 [16] $memory\instruction_memory$rdmux[0][9][30]$a$10956 [13] $memory\instruction_memory$rdmux[0][9][30]$a$10956 [10] $memory\instruction_memory$rdmux[0][9][30]$a$10956 [7] $memory\instruction_memory$rdmux[0][9][30]$a$10956 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][30]$a$10956 [31:17] $memory\instruction_memory$rdmux[0][9][30]$a$10956 [15:14] $memory\instruction_memory$rdmux[0][9][30]$a$10956 [12:11] $memory\instruction_memory$rdmux[0][9][30]$a$10956 [9:8] $memory\instruction_memory$rdmux[0][9][30]$a$10956 [6] $memory\instruction_memory$rdmux[0][9][30]$a$10956 [3:0] } = { $memory\instruction_memory$rdmux[0][9][30]$a$10956 [5] $memory\instruction_memory$rdmux[0][9][30]$a$10956 [5] $memory\instruction_memory$rdmux[0][9][30]$a$10956 [5] $memory\instruction_memory$rdmux[0][9][30]$a$10956 [5] 1'0 $memory\instruction_memory$rdmux[0][9][30]$a$10956 [5] $memory\instruction_memory$rdmux[0][9][30]$a$10956 [13] 1'0 $memory\instruction_memory$rdmux[0][9][30]$a$10956 [16] $memory\instruction_memory$rdmux[0][9][30]$a$10956 [7] $memory\instruction_memory$rdmux[0][9][30]$a$10956 [5] 2'00 $memory\instruction_memory$rdmux[0][9][30]$a$10956 [5] $memory\instruction_memory$rdmux[0][9][30]$a$10956 [5] $memory\instruction_memory$rdmux[0][9][30]$a$10956 [5] $memory\instruction_memory$rdmux[0][9][30]$a$10956 [5] $memory\instruction_memory$rdmux[0][9][30]$a$10956 [5] $memory\instruction_memory$rdmux[0][9][30]$a$10956 [5] 2'00 $memory\instruction_memory$rdmux[0][9][30]$a$10956 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][111]$12734:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][111]$a$12735, B=$memory\instruction_memory$rdmux[0][10][111]$b$12736, Y=$memory\instruction_memory$rdmux[0][9][55]$b$11032
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][111]$a$12735 [2] 2'11 $memory\instruction_memory$rdmux[0][10][111]$a$12735 [2] $memory\instruction_memory$rdmux[0][10][111]$a$12735 [2] }, B={ $memory\instruction_memory$rdmux[0][10][111]$b$12736 [24] $memory\instruction_memory$rdmux[0][10][111]$b$12736 [24] 1'0 $memory\instruction_memory$rdmux[0][10][111]$b$12736 [5] $memory\instruction_memory$rdmux[0][10][111]$b$12736 [5] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][55]$b$11032 [25:24] $memory\instruction_memory$rdmux[0][9][55]$b$11032 [15] $memory\instruction_memory$rdmux[0][9][55]$b$11032 [7] $memory\instruction_memory$rdmux[0][9][55]$b$11032 [5] $memory\instruction_memory$rdmux[0][9][55]$b$11032 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][55]$b$11032 [31:26] $memory\instruction_memory$rdmux[0][9][55]$b$11032 [23:16] $memory\instruction_memory$rdmux[0][9][55]$b$11032 [14:8] $memory\instruction_memory$rdmux[0][9][55]$b$11032 [6] $memory\instruction_memory$rdmux[0][9][55]$b$11032 [4:3] $memory\instruction_memory$rdmux[0][9][55]$b$11032 [1:0] } = { $memory\instruction_memory$rdmux[0][9][55]$b$11032 [24] $memory\instruction_memory$rdmux[0][9][55]$b$11032 [24] $memory\instruction_memory$rdmux[0][9][55]$b$11032 [24] $memory\instruction_memory$rdmux[0][9][55]$b$11032 [25] $memory\instruction_memory$rdmux[0][9][55]$b$11032 [25:24] $memory\instruction_memory$rdmux[0][9][55]$b$11032 [7] $memory\instruction_memory$rdmux[0][9][55]$b$11032 [7] $memory\instruction_memory$rdmux[0][9][55]$b$11032 [5] $memory\instruction_memory$rdmux[0][9][55]$b$11032 [5] $memory\instruction_memory$rdmux[0][9][55]$b$11032 [2] 1'1 $memory\instruction_memory$rdmux[0][9][55]$b$11032 [7] $memory\instruction_memory$rdmux[0][9][55]$b$11032 [7] $memory\instruction_memory$rdmux[0][9][55]$b$11032 [2] $memory\instruction_memory$rdmux[0][9][55]$b$11032 [2] $memory\instruction_memory$rdmux[0][9][55]$b$11032 [2] 9'011101011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][67]$12602:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][67]$a$12603, B=$memory\instruction_memory$rdmux[0][10][67]$b$12604, Y=$memory\instruction_memory$rdmux[0][9][33]$b$10966
      New ports: A={ 2'11 $memory\instruction_memory$rdmux[0][10][67]$a$12603 [5] $memory\instruction_memory$rdmux[0][10][67]$a$12603 [8] $memory\instruction_memory$rdmux[0][10][67]$a$12603 [5] $memory\instruction_memory$rdmux[0][10][67]$a$12603 [8] 1'1 $memory\instruction_memory$rdmux[0][10][67]$a$12603 [5] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][67]$b$12604 [15] $memory\instruction_memory$rdmux[0][10][67]$b$12604 [13] $memory\instruction_memory$rdmux[0][10][67]$b$12604 [15] $memory\instruction_memory$rdmux[0][10][67]$b$12604 [13] 5'11001 }, Y={ $memory\instruction_memory$rdmux[0][9][33]$b$10966 [30] $memory\instruction_memory$rdmux[0][9][33]$b$10966 [26] $memory\instruction_memory$rdmux[0][9][33]$b$10966 [15] $memory\instruction_memory$rdmux[0][9][33]$b$10966 [13:12] $memory\instruction_memory$rdmux[0][9][33]$b$10966 [8:7] $memory\instruction_memory$rdmux[0][9][33]$b$10966 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][33]$b$10966 [31] $memory\instruction_memory$rdmux[0][9][33]$b$10966 [29:27] $memory\instruction_memory$rdmux[0][9][33]$b$10966 [25:16] $memory\instruction_memory$rdmux[0][9][33]$b$10966 [14] $memory\instruction_memory$rdmux[0][9][33]$b$10966 [11:9] $memory\instruction_memory$rdmux[0][9][33]$b$10966 [6] $memory\instruction_memory$rdmux[0][9][33]$b$10966 [3:0] } = { $memory\instruction_memory$rdmux[0][9][33]$b$10966 [7] $memory\instruction_memory$rdmux[0][9][33]$b$10966 [7] $memory\instruction_memory$rdmux[0][9][33]$b$10966 [7] $memory\instruction_memory$rdmux[0][9][33]$b$10966 [7] $memory\instruction_memory$rdmux[0][9][33]$b$10966 [13] $memory\instruction_memory$rdmux[0][9][33]$b$10966 [4] 2'11 $memory\instruction_memory$rdmux[0][9][33]$b$10966 [12] $memory\instruction_memory$rdmux[0][9][33]$b$10966 [4] 2'01 $memory\instruction_memory$rdmux[0][9][33]$b$10966 [12] $memory\instruction_memory$rdmux[0][9][33]$b$10966 [12] $memory\instruction_memory$rdmux[0][9][33]$b$10966 [12] 3'011 $memory\instruction_memory$rdmux[0][9][33]$b$10966 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][33]$12500:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][33]$a$12501, B=$memory\instruction_memory$rdmux[0][10][33]$b$12502, Y=$memory\instruction_memory$rdmux[0][9][16]$b$10915
      New ports: A={ $memory\instruction_memory$rdmux[0][10][33]$a$12501 [2] 3'000 $memory\instruction_memory$rdmux[0][10][33]$a$12501 [4] $memory\instruction_memory$rdmux[0][10][33]$a$12501 [4] $memory\instruction_memory$rdmux[0][10][33]$a$12501 [4] $memory\instruction_memory$rdmux[0][10][33]$a$12501 [2] }, B={ $memory\instruction_memory$rdmux[0][10][33]$b$12502 [7] 1'1 $memory\instruction_memory$rdmux[0][10][33]$b$12502 [4] $memory\instruction_memory$rdmux[0][10][33]$b$12502 [7] 1'0 $memory\instruction_memory$rdmux[0][10][33]$b$12502 [7] $memory\instruction_memory$rdmux[0][10][33]$b$12502 [4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][16]$b$10915 [23] $memory\instruction_memory$rdmux[0][9][16]$b$10915 [16:15] $memory\instruction_memory$rdmux[0][9][16]$b$10915 [13] $memory\instruction_memory$rdmux[0][9][16]$b$10915 [9] $memory\instruction_memory$rdmux[0][9][16]$b$10915 [7] $memory\instruction_memory$rdmux[0][9][16]$b$10915 [4] $memory\instruction_memory$rdmux[0][9][16]$b$10915 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][16]$b$10915 [31:24] $memory\instruction_memory$rdmux[0][9][16]$b$10915 [22:17] $memory\instruction_memory$rdmux[0][9][16]$b$10915 [14] $memory\instruction_memory$rdmux[0][9][16]$b$10915 [12:10] $memory\instruction_memory$rdmux[0][9][16]$b$10915 [8] $memory\instruction_memory$rdmux[0][9][16]$b$10915 [6:5] $memory\instruction_memory$rdmux[0][9][16]$b$10915 [3] $memory\instruction_memory$rdmux[0][9][16]$b$10915 [1:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][9][16]$b$10915 [13] $memory\instruction_memory$rdmux[0][9][16]$b$10915 [13] $memory\instruction_memory$rdmux[0][9][16]$b$10915 [13] 3'000 $memory\instruction_memory$rdmux[0][9][16]$b$10915 [15] $memory\instruction_memory$rdmux[0][9][16]$b$10915 [15] 3'000 $memory\instruction_memory$rdmux[0][9][16]$b$10915 [4] $memory\instruction_memory$rdmux[0][9][16]$b$10915 [4] $memory\instruction_memory$rdmux[0][9][16]$b$10915 [2] $memory\instruction_memory$rdmux[0][9][16]$b$10915 [2] $memory\instruction_memory$rdmux[0][9][16]$b$10915 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][6]$12419:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][6]$a$12420, B=$memory\instruction_memory$rdmux[0][10][6]$b$12421, Y=$memory\instruction_memory$rdmux[0][9][3]$a$10875
      New ports: A={ $memory\instruction_memory$rdmux[0][10][6]$a$12420 [13] $memory\instruction_memory$rdmux[0][10][6]$a$12420 [13] $memory\instruction_memory$rdmux[0][10][6]$a$12420 [4] $memory\instruction_memory$rdmux[0][10][6]$a$12420 [4] $memory\instruction_memory$rdmux[0][10][6]$a$12420 [13] $memory\instruction_memory$rdmux[0][10][6]$a$12420 [4] 1'0 $memory\instruction_memory$rdmux[0][10][6]$a$12420 [4] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][6]$b$12421 [4] 1'1 $memory\instruction_memory$rdmux[0][10][6]$b$12421 [13] $memory\instruction_memory$rdmux[0][10][6]$b$12421 [13] 1'0 $memory\instruction_memory$rdmux[0][10][6]$b$12421 [4] $memory\instruction_memory$rdmux[0][10][6]$b$12421 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][3]$a$10875 [25] $memory\instruction_memory$rdmux[0][9][3]$a$10875 [22] $memory\instruction_memory$rdmux[0][9][3]$a$10875 [16:15] $memory\instruction_memory$rdmux[0][9][3]$a$10875 [13:12] $memory\instruction_memory$rdmux[0][9][3]$a$10875 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][3]$a$10875 [31:26] $memory\instruction_memory$rdmux[0][9][3]$a$10875 [24:23] $memory\instruction_memory$rdmux[0][9][3]$a$10875 [21:17] $memory\instruction_memory$rdmux[0][9][3]$a$10875 [14] $memory\instruction_memory$rdmux[0][9][3]$a$10875 [11:6] $memory\instruction_memory$rdmux[0][9][3]$a$10875 [3:0] } = { $memory\instruction_memory$rdmux[0][9][3]$a$10875 [25] $memory\instruction_memory$rdmux[0][9][3]$a$10875 [25] $memory\instruction_memory$rdmux[0][9][3]$a$10875 [25] $memory\instruction_memory$rdmux[0][9][3]$a$10875 [25] $memory\instruction_memory$rdmux[0][9][3]$a$10875 [25] $memory\instruction_memory$rdmux[0][9][3]$a$10875 [25] 1'0 $memory\instruction_memory$rdmux[0][9][3]$a$10875 [5:4] $memory\instruction_memory$rdmux[0][9][3]$a$10875 [5] 2'01 $memory\instruction_memory$rdmux[0][9][3]$a$10875 [16] 11'00111100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][72]$12617:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][72]$a$12618, B=$memory\instruction_memory$rdmux[0][10][72]$b$12619, Y=$memory\instruction_memory$rdmux[0][9][36]$a$10974
      New ports: A={ $memory\instruction_memory$rdmux[0][10][72]$a$12618 [8] 2'01 $memory\instruction_memory$rdmux[0][10][72]$a$12618 [5] $memory\instruction_memory$rdmux[0][10][72]$a$12618 [5] 1'1 $memory\instruction_memory$rdmux[0][10][72]$a$12618 [8] 1'0 $memory\instruction_memory$rdmux[0][10][72]$a$12618 [5] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][72]$b$12619 [13] $memory\instruction_memory$rdmux[0][10][72]$b$12619 [13] 1'0 $memory\instruction_memory$rdmux[0][10][72]$b$12619 [13] $memory\instruction_memory$rdmux[0][10][72]$b$12619 [4] $memory\instruction_memory$rdmux[0][10][72]$b$12619 [13] 3'110 $memory\instruction_memory$rdmux[0][10][72]$b$12619 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][36]$a$10974 [26:25] $memory\instruction_memory$rdmux[0][9][36]$a$10974 [23:22] $memory\instruction_memory$rdmux[0][9][36]$a$10974 [15] $memory\instruction_memory$rdmux[0][9][36]$a$10974 [13] $memory\instruction_memory$rdmux[0][9][36]$a$10974 [8:7] $memory\instruction_memory$rdmux[0][9][36]$a$10974 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][36]$a$10974 [31:27] $memory\instruction_memory$rdmux[0][9][36]$a$10974 [24] $memory\instruction_memory$rdmux[0][9][36]$a$10974 [21:16] $memory\instruction_memory$rdmux[0][9][36]$a$10974 [14] $memory\instruction_memory$rdmux[0][9][36]$a$10974 [12:9] $memory\instruction_memory$rdmux[0][9][36]$a$10974 [6] $memory\instruction_memory$rdmux[0][9][36]$a$10974 [3:0] } = { $memory\instruction_memory$rdmux[0][9][36]$a$10974 [26] $memory\instruction_memory$rdmux[0][9][36]$a$10974 [26] $memory\instruction_memory$rdmux[0][9][36]$a$10974 [26] $memory\instruction_memory$rdmux[0][9][36]$a$10974 [26] $memory\instruction_memory$rdmux[0][9][36]$a$10974 [26] 1'0 $memory\instruction_memory$rdmux[0][9][36]$a$10974 [15] 3'001 $memory\instruction_memory$rdmux[0][9][36]$a$10974 [15] $memory\instruction_memory$rdmux[0][9][36]$a$10974 [15] 1'0 $memory\instruction_memory$rdmux[0][9][36]$a$10974 [4] 1'0 $memory\instruction_memory$rdmux[0][9][36]$a$10974 [8] $memory\instruction_memory$rdmux[0][9][36]$a$10974 [8] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][139]$12818:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][139]$a$12819, B=$memory\instruction_memory$rdmux[0][10][139]$b$12820, Y=$memory\instruction_memory$rdmux[0][9][69]$b$11074
      New ports: A={ $memory\instruction_memory$rdmux[0][10][139]$a$12819 [8] 1'0 $memory\instruction_memory$rdmux[0][10][139]$a$12819 [5] $memory\instruction_memory$rdmux[0][10][139]$a$12819 [5] $memory\instruction_memory$rdmux[0][10][139]$a$12819 [8] 2'10 $memory\instruction_memory$rdmux[0][10][139]$a$12819 [5] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][139]$b$12820 [4] 2'10 $memory\instruction_memory$rdmux[0][10][139]$b$12820 [4] 2'00 $memory\instruction_memory$rdmux[0][10][139]$b$12820 [5] $memory\instruction_memory$rdmux[0][10][139]$b$12820 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][69]$b$11074 [24] $memory\instruction_memory$rdmux[0][9][69]$b$11074 [21] $memory\instruction_memory$rdmux[0][9][69]$b$11074 [13] $memory\instruction_memory$rdmux[0][9][69]$b$11074 [9:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][69]$b$11074 [31:25] $memory\instruction_memory$rdmux[0][9][69]$b$11074 [23:22] $memory\instruction_memory$rdmux[0][9][69]$b$11074 [20:14] $memory\instruction_memory$rdmux[0][9][69]$b$11074 [12:10] $memory\instruction_memory$rdmux[0][9][69]$b$11074 [3:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][9][69]$b$11074 [24] 1'0 $memory\instruction_memory$rdmux[0][9][69]$b$11074 [6:5] 1'1 $memory\instruction_memory$rdmux[0][9][69]$b$11074 [8] 1'0 $memory\instruction_memory$rdmux[0][9][69]$b$11074 [5] $memory\instruction_memory$rdmux[0][9][69]$b$11074 [13] $memory\instruction_memory$rdmux[0][9][69]$b$11074 [6:5] $memory\instruction_memory$rdmux[0][9][69]$b$11074 [5] 2'00 $memory\instruction_memory$rdmux[0][9][69]$b$11074 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][15]$12446:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][15]$a$12447, B=$memory\instruction_memory$rdmux[0][10][15]$b$12448, Y=$memory\instruction_memory$rdmux[0][9][7]$b$10888
      New ports: A={ $memory\instruction_memory$rdmux[0][10][15]$a$12447 [8] 1'1 $memory\instruction_memory$rdmux[0][10][15]$a$12447 [8] 1'0 $memory\instruction_memory$rdmux[0][10][15]$a$12447 [5] }, B={ $memory\instruction_memory$rdmux[0][10][15]$b$12448 [25] $memory\instruction_memory$rdmux[0][10][15]$b$12448 [7] 1'1 $memory\instruction_memory$rdmux[0][10][15]$b$12448 [7] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][7]$b$10888 [25] $memory\instruction_memory$rdmux[0][9][7]$b$10888 [22] $memory\instruction_memory$rdmux[0][9][7]$b$10888 [8:7] $memory\instruction_memory$rdmux[0][9][7]$b$10888 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][9][7]$b$10888 [31:26] $memory\instruction_memory$rdmux[0][9][7]$b$10888 [24:23] $memory\instruction_memory$rdmux[0][9][7]$b$10888 [21:9] $memory\instruction_memory$rdmux[0][9][7]$b$10888 [6] $memory\instruction_memory$rdmux[0][9][7]$b$10888 [4:0] } = { $memory\instruction_memory$rdmux[0][9][7]$b$10888 [8] $memory\instruction_memory$rdmux[0][9][7]$b$10888 [8] 1'1 $memory\instruction_memory$rdmux[0][9][7]$b$10888 [8] $memory\instruction_memory$rdmux[0][9][7]$b$10888 [8] $memory\instruction_memory$rdmux[0][9][7]$b$10888 [8] 2'01 $memory\instruction_memory$rdmux[0][9][7]$b$10888 [5] 3'001 $memory\instruction_memory$rdmux[0][9][7]$b$10888 [5] $memory\instruction_memory$rdmux[0][9][7]$b$10888 [5] $memory\instruction_memory$rdmux[0][9][7]$b$10888 [5] 4'0100 $memory\instruction_memory$rdmux[0][9][7]$b$10888 [8] $memory\instruction_memory$rdmux[0][9][7]$b$10888 [8] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][7]$12422:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][7]$a$12423, B=$memory\instruction_memory$rdmux[0][10][7]$b$12424, Y=$memory\instruction_memory$rdmux[0][9][3]$b$10876
      New ports: A={ $memory\instruction_memory$rdmux[0][10][7]$a$12423 [5] 1'1 $memory\instruction_memory$rdmux[0][10][7]$a$12423 [5] 1'1 $memory\instruction_memory$rdmux[0][10][7]$a$12423 [8] 1'0 $memory\instruction_memory$rdmux[0][10][7]$a$12423 [5] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][7]$b$12424 [13] 1'0 $memory\instruction_memory$rdmux[0][10][7]$b$12424 [4] $memory\instruction_memory$rdmux[0][10][7]$b$12424 [13] 3'110 $memory\instruction_memory$rdmux[0][10][7]$b$12424 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][3]$b$10876 [25] $memory\instruction_memory$rdmux[0][9][3]$b$10876 [23] $memory\instruction_memory$rdmux[0][9][3]$b$10876 [21] $memory\instruction_memory$rdmux[0][9][3]$b$10876 [13] $memory\instruction_memory$rdmux[0][9][3]$b$10876 [8:7] $memory\instruction_memory$rdmux[0][9][3]$b$10876 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][3]$b$10876 [31:26] $memory\instruction_memory$rdmux[0][9][3]$b$10876 [24] $memory\instruction_memory$rdmux[0][9][3]$b$10876 [22] $memory\instruction_memory$rdmux[0][9][3]$b$10876 [20:14] $memory\instruction_memory$rdmux[0][9][3]$b$10876 [12:9] $memory\instruction_memory$rdmux[0][9][3]$b$10876 [6] $memory\instruction_memory$rdmux[0][9][3]$b$10876 [3:0] } = { $memory\instruction_memory$rdmux[0][9][3]$b$10876 [13] $memory\instruction_memory$rdmux[0][9][3]$b$10876 [13] $memory\instruction_memory$rdmux[0][9][3]$b$10876 [13] $memory\instruction_memory$rdmux[0][9][3]$b$10876 [13] $memory\instruction_memory$rdmux[0][9][3]$b$10876 [13] $memory\instruction_memory$rdmux[0][9][3]$b$10876 [13] 1'0 $memory\instruction_memory$rdmux[0][9][3]$b$10876 [13] $memory\instruction_memory$rdmux[0][9][3]$b$10876 [5] 2'01 $memory\instruction_memory$rdmux[0][9][3]$b$10876 [4] $memory\instruction_memory$rdmux[0][9][3]$b$10876 [4] $memory\instruction_memory$rdmux[0][9][3]$b$10876 [4] 1'0 $memory\instruction_memory$rdmux[0][9][3]$b$10876 [4] 8'01100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][45]$12536:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][45]$a$12537, B=$memory\instruction_memory$rdmux[0][10][45]$b$12538, Y=$memory\instruction_memory$rdmux[0][9][22]$b$10933
      New ports: A={ $memory\instruction_memory$rdmux[0][10][45]$a$12537 [7] 1'0 $memory\instruction_memory$rdmux[0][10][45]$a$12537 [4] $memory\instruction_memory$rdmux[0][10][45]$a$12537 [7] $memory\instruction_memory$rdmux[0][10][45]$a$12537 [4] $memory\instruction_memory$rdmux[0][10][45]$a$12537 [7] $memory\instruction_memory$rdmux[0][10][45]$a$12537 [4] }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][45]$b$12538 [4] 1'0 $memory\instruction_memory$rdmux[0][10][45]$b$12538 [10] $memory\instruction_memory$rdmux[0][10][45]$b$12538 [10] 1'0 $memory\instruction_memory$rdmux[0][10][45]$b$12538 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][22]$b$10933 [25:24] $memory\instruction_memory$rdmux[0][9][22]$b$10933 [15] $memory\instruction_memory$rdmux[0][9][22]$b$10933 [13] $memory\instruction_memory$rdmux[0][9][22]$b$10933 [10] $memory\instruction_memory$rdmux[0][9][22]$b$10933 [7] $memory\instruction_memory$rdmux[0][9][22]$b$10933 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][22]$b$10933 [31:26] $memory\instruction_memory$rdmux[0][9][22]$b$10933 [23:16] $memory\instruction_memory$rdmux[0][9][22]$b$10933 [14] $memory\instruction_memory$rdmux[0][9][22]$b$10933 [12:11] $memory\instruction_memory$rdmux[0][9][22]$b$10933 [9:8] $memory\instruction_memory$rdmux[0][9][22]$b$10933 [6:5] $memory\instruction_memory$rdmux[0][9][22]$b$10933 [3:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][9][22]$b$10933 [13] $memory\instruction_memory$rdmux[0][9][22]$b$10933 [7] 3'000 $memory\instruction_memory$rdmux[0][9][22]$b$10933 [15] $memory\instruction_memory$rdmux[0][9][22]$b$10933 [15] 5'10000 $memory\instruction_memory$rdmux[0][9][22]$b$10933 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][83]$12650:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][83]$a$12651, B=$memory\instruction_memory$rdmux[0][10][83]$b$12652, Y=$memory\instruction_memory$rdmux[0][9][41]$b$10990
      New ports: A={ 2'00 $memory\instruction_memory$rdmux[0][10][83]$a$12651 [7] $memory\instruction_memory$rdmux[0][10][83]$a$12651 [7] $memory\instruction_memory$rdmux[0][10][83]$a$12651 [7] $memory\instruction_memory$rdmux[0][10][83]$a$12651 [2] 1'0 $memory\instruction_memory$rdmux[0][10][83]$a$12651 [2] }, B={ $memory\instruction_memory$rdmux[0][10][83]$b$12652 [5] 1'1 $memory\instruction_memory$rdmux[0][10][83]$b$12652 [5] 1'1 $memory\instruction_memory$rdmux[0][10][83]$b$12652 [4] $memory\instruction_memory$rdmux[0][10][83]$b$12652 [5:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][41]$b$10990 [21:20] $memory\instruction_memory$rdmux[0][9][41]$b$10990 [13] $memory\instruction_memory$rdmux[0][9][41]$b$10990 [9] $memory\instruction_memory$rdmux[0][9][41]$b$10990 [7] $memory\instruction_memory$rdmux[0][9][41]$b$10990 [5:4] $memory\instruction_memory$rdmux[0][9][41]$b$10990 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][41]$b$10990 [31:22] $memory\instruction_memory$rdmux[0][9][41]$b$10990 [19:14] $memory\instruction_memory$rdmux[0][9][41]$b$10990 [12:10] $memory\instruction_memory$rdmux[0][9][41]$b$10990 [8] $memory\instruction_memory$rdmux[0][9][41]$b$10990 [6] $memory\instruction_memory$rdmux[0][9][41]$b$10990 [3] $memory\instruction_memory$rdmux[0][9][41]$b$10990 [1:0] } = { $memory\instruction_memory$rdmux[0][9][41]$b$10990 [13] $memory\instruction_memory$rdmux[0][9][41]$b$10990 [13] $memory\instruction_memory$rdmux[0][9][41]$b$10990 [13] $memory\instruction_memory$rdmux[0][9][41]$b$10990 [13] $memory\instruction_memory$rdmux[0][9][41]$b$10990 [13] $memory\instruction_memory$rdmux[0][9][41]$b$10990 [13] $memory\instruction_memory$rdmux[0][9][41]$b$10990 [13] $memory\instruction_memory$rdmux[0][9][41]$b$10990 [2] $memory\instruction_memory$rdmux[0][9][41]$b$10990 [13] $memory\instruction_memory$rdmux[0][9][41]$b$10990 [13] 1'0 $memory\instruction_memory$rdmux[0][9][41]$b$10990 [9] $memory\instruction_memory$rdmux[0][9][41]$b$10990 [4] $memory\instruction_memory$rdmux[0][9][41]$b$10990 [4] $memory\instruction_memory$rdmux[0][9][41]$b$10990 [4] 3'000 $memory\instruction_memory$rdmux[0][9][41]$b$10990 [9] $memory\instruction_memory$rdmux[0][9][41]$b$10990 [7] $memory\instruction_memory$rdmux[0][9][41]$b$10990 [2] $memory\instruction_memory$rdmux[0][9][41]$b$10990 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][35]$12506:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][35]$a$12507, B=$memory\instruction_memory$rdmux[0][10][35]$b$12508, Y=$memory\instruction_memory$rdmux[0][9][17]$b$10918
      New ports: A={ $memory\instruction_memory$rdmux[0][10][35]$a$12507 [23] $memory\instruction_memory$rdmux[0][10][35]$a$12507 [9] 2'10 $memory\instruction_memory$rdmux[0][10][35]$a$12507 [9] 2'10 }, B={ $memory\instruction_memory$rdmux[0][10][35]$b$12508 [5] 1'0 $memory\instruction_memory$rdmux[0][10][35]$b$12508 [4] $memory\instruction_memory$rdmux[0][10][35]$b$12508 [5] $memory\instruction_memory$rdmux[0][10][35]$b$12508 [5] $memory\instruction_memory$rdmux[0][10][35]$b$12508 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][17]$b$10918 [23] $memory\instruction_memory$rdmux[0][9][17]$b$10918 [20] $memory\instruction_memory$rdmux[0][9][17]$b$10918 [16] $memory\instruction_memory$rdmux[0][9][17]$b$10918 [11] $memory\instruction_memory$rdmux[0][9][17]$b$10918 [9] $memory\instruction_memory$rdmux[0][9][17]$b$10918 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][17]$b$10918 [31:24] $memory\instruction_memory$rdmux[0][9][17]$b$10918 [22:21] $memory\instruction_memory$rdmux[0][9][17]$b$10918 [19:17] $memory\instruction_memory$rdmux[0][9][17]$b$10918 [15:12] $memory\instruction_memory$rdmux[0][9][17]$b$10918 [10] $memory\instruction_memory$rdmux[0][9][17]$b$10918 [8:6] $memory\instruction_memory$rdmux[0][9][17]$b$10918 [3:0] } = { $memory\instruction_memory$rdmux[0][9][17]$b$10918 [11] $memory\instruction_memory$rdmux[0][9][17]$b$10918 [11] $memory\instruction_memory$rdmux[0][9][17]$b$10918 [11] $memory\instruction_memory$rdmux[0][9][17]$b$10918 [11] $memory\instruction_memory$rdmux[0][9][17]$b$10918 [11] $memory\instruction_memory$rdmux[0][9][17]$b$10918 [11] $memory\instruction_memory$rdmux[0][9][17]$b$10918 [16] $memory\instruction_memory$rdmux[0][9][17]$b$10918 [4] 1'0 $memory\instruction_memory$rdmux[0][9][17]$b$10918 [11] 1'0 $memory\instruction_memory$rdmux[0][9][17]$b$10918 [11] 3'000 $memory\instruction_memory$rdmux[0][9][17]$b$10918 [5] 9'010000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][85]$12656:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][85]$a$12657, B=$memory\instruction_memory$rdmux[0][10][85]$b$12658, Y=$memory\instruction_memory$rdmux[0][9][42]$b$10993
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][85]$a$12657 [4] 1'1 $memory\instruction_memory$rdmux[0][10][85]$a$12657 [5] $memory\instruction_memory$rdmux[0][10][85]$a$12657 [5:4] $memory\instruction_memory$rdmux[0][10][85]$a$12657 [5:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][85]$b$12658 [10] $memory\instruction_memory$rdmux[0][10][85]$b$12658 [2] 2'00 $memory\instruction_memory$rdmux[0][10][85]$b$12658 [10] $memory\instruction_memory$rdmux[0][10][85]$b$12658 [10] 2'10 $memory\instruction_memory$rdmux[0][10][85]$b$12658 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][42]$b$10993 [28] $memory\instruction_memory$rdmux[0][9][42]$b$10993 [24] $memory\instruction_memory$rdmux[0][9][42]$b$10993 [21] $memory\instruction_memory$rdmux[0][9][42]$b$10993 [15] $memory\instruction_memory$rdmux[0][9][42]$b$10993 [13] $memory\instruction_memory$rdmux[0][9][42]$b$10993 [10] $memory\instruction_memory$rdmux[0][9][42]$b$10993 [5:4] $memory\instruction_memory$rdmux[0][9][42]$b$10993 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][42]$b$10993 [31:29] $memory\instruction_memory$rdmux[0][9][42]$b$10993 [27:25] $memory\instruction_memory$rdmux[0][9][42]$b$10993 [23:22] $memory\instruction_memory$rdmux[0][9][42]$b$10993 [20:16] $memory\instruction_memory$rdmux[0][9][42]$b$10993 [14] $memory\instruction_memory$rdmux[0][9][42]$b$10993 [12:11] $memory\instruction_memory$rdmux[0][9][42]$b$10993 [9:6] $memory\instruction_memory$rdmux[0][9][42]$b$10993 [3] $memory\instruction_memory$rdmux[0][9][42]$b$10993 [1:0] } = { $memory\instruction_memory$rdmux[0][9][42]$b$10993 [28] $memory\instruction_memory$rdmux[0][9][42]$b$10993 [28] $memory\instruction_memory$rdmux[0][9][42]$b$10993 [28] $memory\instruction_memory$rdmux[0][9][42]$b$10993 [10] $memory\instruction_memory$rdmux[0][9][42]$b$10993 [10] $memory\instruction_memory$rdmux[0][9][42]$b$10993 [10] $memory\instruction_memory$rdmux[0][9][42]$b$10993 [21] $memory\instruction_memory$rdmux[0][9][42]$b$10993 [21] $memory\instruction_memory$rdmux[0][9][42]$b$10993 [4] 1'0 $memory\instruction_memory$rdmux[0][9][42]$b$10993 [13] $memory\instruction_memory$rdmux[0][9][42]$b$10993 [15] $memory\instruction_memory$rdmux[0][9][42]$b$10993 [15] 3'000 $memory\instruction_memory$rdmux[0][9][42]$b$10993 [4] $memory\instruction_memory$rdmux[0][9][42]$b$10993 [4] 1'0 $memory\instruction_memory$rdmux[0][9][42]$b$10993 [2] $memory\instruction_memory$rdmux[0][9][42]$b$10993 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][100]$12701:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][100]$a$12702, B=$memory\instruction_memory$rdmux[0][10][100]$b$12703, Y=$memory\instruction_memory$rdmux[0][9][50]$a$11016
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [26] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [7] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [7] 2'00 }, B={ $memory\instruction_memory$rdmux[0][10][100]$b$12703 [2] $memory\instruction_memory$rdmux[0][10][100]$b$12703 [2] 1'1 $memory\instruction_memory$rdmux[0][10][100]$b$12703 [2] 1'1 $memory\instruction_memory$rdmux[0][10][100]$b$12703 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][50]$a$11016 [26] $memory\instruction_memory$rdmux[0][9][50]$a$11016 [24] $memory\instruction_memory$rdmux[0][9][50]$a$11016 [16] $memory\instruction_memory$rdmux[0][9][50]$a$11016 [7] $memory\instruction_memory$rdmux[0][9][50]$a$11016 [5] $memory\instruction_memory$rdmux[0][9][50]$a$11016 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][50]$a$11016 [31:27] $memory\instruction_memory$rdmux[0][9][50]$a$11016 [25] $memory\instruction_memory$rdmux[0][9][50]$a$11016 [23:17] $memory\instruction_memory$rdmux[0][9][50]$a$11016 [15:8] $memory\instruction_memory$rdmux[0][9][50]$a$11016 [6] $memory\instruction_memory$rdmux[0][9][50]$a$11016 [4:3] $memory\instruction_memory$rdmux[0][9][50]$a$11016 [1:0] } = { $memory\instruction_memory$rdmux[0][9][50]$a$11016 [26] $memory\instruction_memory$rdmux[0][9][50]$a$11016 [26] $memory\instruction_memory$rdmux[0][9][50]$a$11016 [24] $memory\instruction_memory$rdmux[0][9][50]$a$11016 [24] $memory\instruction_memory$rdmux[0][9][50]$a$11016 [24] $memory\instruction_memory$rdmux[0][9][50]$a$11016 [24] $memory\instruction_memory$rdmux[0][9][50]$a$11016 [16] $memory\instruction_memory$rdmux[0][9][50]$a$11016 [16] $memory\instruction_memory$rdmux[0][9][50]$a$11016 [5] $memory\instruction_memory$rdmux[0][9][50]$a$11016 [5] $memory\instruction_memory$rdmux[0][9][50]$a$11016 [2] 1'1 $memory\instruction_memory$rdmux[0][9][50]$a$11016 [16] $memory\instruction_memory$rdmux[0][9][50]$a$11016 [7] $memory\instruction_memory$rdmux[0][9][50]$a$11016 [2] $memory\instruction_memory$rdmux[0][9][50]$a$11016 [2] $memory\instruction_memory$rdmux[0][9][50]$a$11016 [2] 9'011101011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][19]$12458:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][19]$a$12459, B=$memory\instruction_memory$rdmux[0][10][19]$b$12460, Y=$memory\instruction_memory$rdmux[0][9][9]$b$10894
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][19]$a$12459 [23] $memory\instruction_memory$rdmux[0][10][19]$a$12459 [9] 3'011 $memory\instruction_memory$rdmux[0][10][19]$a$12459 [9] 2'10 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][19]$b$12460 [5] 1'0 $memory\instruction_memory$rdmux[0][10][19]$b$12460 [5:4] 1'0 $memory\instruction_memory$rdmux[0][10][19]$b$12460 [5] $memory\instruction_memory$rdmux[0][10][19]$b$12460 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][9]$b$10894 [26] $memory\instruction_memory$rdmux[0][9][9]$b$10894 [23] $memory\instruction_memory$rdmux[0][9][9]$b$10894 [20] $memory\instruction_memory$rdmux[0][9][9]$b$10894 [18] $memory\instruction_memory$rdmux[0][9][9]$b$10894 [16] $memory\instruction_memory$rdmux[0][9][9]$b$10894 [11] $memory\instruction_memory$rdmux[0][9][9]$b$10894 [9] $memory\instruction_memory$rdmux[0][9][9]$b$10894 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][9]$b$10894 [31:27] $memory\instruction_memory$rdmux[0][9][9]$b$10894 [25:24] $memory\instruction_memory$rdmux[0][9][9]$b$10894 [22:21] $memory\instruction_memory$rdmux[0][9][9]$b$10894 [19] $memory\instruction_memory$rdmux[0][9][9]$b$10894 [17] $memory\instruction_memory$rdmux[0][9][9]$b$10894 [15:12] $memory\instruction_memory$rdmux[0][9][9]$b$10894 [10] $memory\instruction_memory$rdmux[0][9][9]$b$10894 [8:6] $memory\instruction_memory$rdmux[0][9][9]$b$10894 [3:0] } = { $memory\instruction_memory$rdmux[0][9][9]$b$10894 [18] $memory\instruction_memory$rdmux[0][9][9]$b$10894 [18] $memory\instruction_memory$rdmux[0][9][9]$b$10894 [18] $memory\instruction_memory$rdmux[0][9][9]$b$10894 [18] $memory\instruction_memory$rdmux[0][9][9]$b$10894 [18] $memory\instruction_memory$rdmux[0][9][9]$b$10894 [11] 2'00 $memory\instruction_memory$rdmux[0][9][9]$b$10894 [18] 4'0000 $memory\instruction_memory$rdmux[0][9][9]$b$10894 [5] 9'010000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][90]$12671:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][90]$a$12672, B=$memory\instruction_memory$rdmux[0][10][90]$b$12673, Y=$memory\instruction_memory$rdmux[0][9][45]$a$11001
      New ports: A={ $memory\instruction_memory$rdmux[0][10][90]$a$12672 [7] $memory\instruction_memory$rdmux[0][10][90]$a$12672 [29] 3'001 $memory\instruction_memory$rdmux[0][10][90]$a$12672 [7] }, B={ 3'001 $memory\instruction_memory$rdmux[0][10][90]$b$12673 [15] 1'0 $memory\instruction_memory$rdmux[0][10][90]$b$12673 [7] }, Y={ $memory\instruction_memory$rdmux[0][9][45]$a$11001 [30:29] $memory\instruction_memory$rdmux[0][9][45]$a$11001 [16:15] $memory\instruction_memory$rdmux[0][9][45]$a$11001 [9] $memory\instruction_memory$rdmux[0][9][45]$a$11001 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][9][45]$a$11001 [31] $memory\instruction_memory$rdmux[0][9][45]$a$11001 [28:17] $memory\instruction_memory$rdmux[0][9][45]$a$11001 [14:10] $memory\instruction_memory$rdmux[0][9][45]$a$11001 [8] $memory\instruction_memory$rdmux[0][9][45]$a$11001 [6:0] } = { $memory\instruction_memory$rdmux[0][9][45]$a$11001 [9] $memory\instruction_memory$rdmux[0][9][45]$a$11001 [9] $memory\instruction_memory$rdmux[0][9][45]$a$11001 [9] $memory\instruction_memory$rdmux[0][9][45]$a$11001 [9] 2'00 $memory\instruction_memory$rdmux[0][9][45]$a$11001 [9] $memory\instruction_memory$rdmux[0][9][45]$a$11001 [9] 4'0001 $memory\instruction_memory$rdmux[0][9][45]$a$11001 [16] 13'0000110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][148]$12845:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][148]$a$12846, B=$memory\instruction_memory$rdmux[0][10][148]$b$12847, Y=$memory\instruction_memory$rdmux[0][9][74]$a$11088
      New ports: A={ $memory\instruction_memory$rdmux[0][10][148]$a$12846 [8] $memory\instruction_memory$rdmux[0][10][148]$a$12846 [8] 2'10 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][148]$b$12847 [2] 1'0 $memory\instruction_memory$rdmux[0][10][148]$b$12847 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][74]$a$11088 [9:7] $memory\instruction_memory$rdmux[0][9][74]$a$11088 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][74]$a$11088 [31:10] $memory\instruction_memory$rdmux[0][9][74]$a$11088 [6:3] $memory\instruction_memory$rdmux[0][9][74]$a$11088 [1:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][9][74]$a$11088 [2] 14'00000000000010 $memory\instruction_memory$rdmux[0][9][74]$a$11088 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][160]$12881:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][160]$a$12882, B=$memory\instruction_memory$rdmux[0][10][160]$b$12883, Y=$memory\instruction_memory$rdmux[0][9][80]$a$11106
      New ports: A={ $memory\instruction_memory$rdmux[0][10][160]$a$12882 [5] $memory\instruction_memory$rdmux[0][10][160]$a$12882 [5] 4'0010 $memory\instruction_memory$rdmux[0][10][160]$a$12882 [5:4] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][160]$b$12883 [4] $memory\instruction_memory$rdmux[0][10][160]$b$12883 [5] 1'1 $memory\instruction_memory$rdmux[0][10][160]$b$12883 [4] $memory\instruction_memory$rdmux[0][10][160]$b$12883 [4] $memory\instruction_memory$rdmux[0][10][160]$b$12883 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][80]$a$11106 [21:20] $memory\instruction_memory$rdmux[0][9][80]$a$11106 [14] $memory\instruction_memory$rdmux[0][9][80]$a$11106 [12] $memory\instruction_memory$rdmux[0][9][80]$a$11106 [9:8] $memory\instruction_memory$rdmux[0][9][80]$a$11106 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][80]$a$11106 [31:22] $memory\instruction_memory$rdmux[0][9][80]$a$11106 [19:15] $memory\instruction_memory$rdmux[0][9][80]$a$11106 [13] $memory\instruction_memory$rdmux[0][9][80]$a$11106 [11:10] $memory\instruction_memory$rdmux[0][9][80]$a$11106 [7:6] $memory\instruction_memory$rdmux[0][9][80]$a$11106 [3:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][9][80]$a$11106 [21] $memory\instruction_memory$rdmux[0][9][80]$a$11106 [4] 3'011 $memory\instruction_memory$rdmux[0][9][80]$a$11106 [5] 2'10 $memory\instruction_memory$rdmux[0][9][80]$a$11106 [5] $memory\instruction_memory$rdmux[0][9][80]$a$11106 [9] $memory\instruction_memory$rdmux[0][9][80]$a$11106 [4] $memory\instruction_memory$rdmux[0][9][80]$a$11106 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][99]$12698:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][99]$a$12699, B=$memory\instruction_memory$rdmux[0][10][99]$b$12700, Y=$memory\instruction_memory$rdmux[0][9][49]$b$11014
      New ports: A={ $memory\instruction_memory$rdmux[0][10][99]$a$12699 [24] $memory\instruction_memory$rdmux[0][10][99]$a$12699 [7] 1'1 $memory\instruction_memory$rdmux[0][10][99]$a$12699 [7] 2'00 }, B={ $memory\instruction_memory$rdmux[0][10][99]$b$12700 [2] 1'1 $memory\instruction_memory$rdmux[0][10][99]$b$12700 [2] $memory\instruction_memory$rdmux[0][10][99]$b$12700 [2] 1'1 $memory\instruction_memory$rdmux[0][10][99]$b$12700 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][49]$b$11014 [24] $memory\instruction_memory$rdmux[0][9][49]$b$11014 [16] $memory\instruction_memory$rdmux[0][9][49]$b$11014 [8:7] $memory\instruction_memory$rdmux[0][9][49]$b$11014 [5] $memory\instruction_memory$rdmux[0][9][49]$b$11014 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][49]$b$11014 [31:25] $memory\instruction_memory$rdmux[0][9][49]$b$11014 [23:17] $memory\instruction_memory$rdmux[0][9][49]$b$11014 [15:9] $memory\instruction_memory$rdmux[0][9][49]$b$11014 [6] $memory\instruction_memory$rdmux[0][9][49]$b$11014 [4:3] $memory\instruction_memory$rdmux[0][9][49]$b$11014 [1:0] } = { $memory\instruction_memory$rdmux[0][9][49]$b$11014 [24] $memory\instruction_memory$rdmux[0][9][49]$b$11014 [24] $memory\instruction_memory$rdmux[0][9][49]$b$11014 [24] $memory\instruction_memory$rdmux[0][9][49]$b$11014 [8] $memory\instruction_memory$rdmux[0][9][49]$b$11014 [8] $memory\instruction_memory$rdmux[0][9][49]$b$11014 [24] $memory\instruction_memory$rdmux[0][9][49]$b$11014 [8] $memory\instruction_memory$rdmux[0][9][49]$b$11014 [16] $memory\instruction_memory$rdmux[0][9][49]$b$11014 [16] $memory\instruction_memory$rdmux[0][9][49]$b$11014 [5] $memory\instruction_memory$rdmux[0][9][49]$b$11014 [5] $memory\instruction_memory$rdmux[0][9][49]$b$11014 [2] 1'1 $memory\instruction_memory$rdmux[0][9][49]$b$11014 [16] $memory\instruction_memory$rdmux[0][9][49]$b$11014 [7] $memory\instruction_memory$rdmux[0][9][49]$b$11014 [2] $memory\instruction_memory$rdmux[0][9][49]$b$11014 [2] $memory\instruction_memory$rdmux[0][9][49]$b$11014 [2] 8'01101011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][28]$12485:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][28]$a$12486, B=$memory\instruction_memory$rdmux[0][10][28]$b$12487, Y=$memory\instruction_memory$rdmux[0][9][14]$a$10908
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][28]$a$12486 [5] $memory\instruction_memory$rdmux[0][10][28]$a$12486 [7] 1'1 $memory\instruction_memory$rdmux[0][10][28]$a$12486 [7] $memory\instruction_memory$rdmux[0][10][28]$a$12486 [5] }, B={ $memory\instruction_memory$rdmux[0][10][28]$b$12487 [5] 2'10 $memory\instruction_memory$rdmux[0][10][28]$b$12487 [7] $memory\instruction_memory$rdmux[0][10][28]$b$12487 [7] $memory\instruction_memory$rdmux[0][10][28]$b$12487 [5] }, Y={ $memory\instruction_memory$rdmux[0][9][14]$a$10908 [23:22] $memory\instruction_memory$rdmux[0][9][14]$a$10908 [15] $memory\instruction_memory$rdmux[0][9][14]$a$10908 [9] $memory\instruction_memory$rdmux[0][9][14]$a$10908 [7] $memory\instruction_memory$rdmux[0][9][14]$a$10908 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][9][14]$a$10908 [31:24] $memory\instruction_memory$rdmux[0][9][14]$a$10908 [21:16] $memory\instruction_memory$rdmux[0][9][14]$a$10908 [14:10] $memory\instruction_memory$rdmux[0][9][14]$a$10908 [8] $memory\instruction_memory$rdmux[0][9][14]$a$10908 [6] $memory\instruction_memory$rdmux[0][9][14]$a$10908 [4:0] } = { 8'11111110 $memory\instruction_memory$rdmux[0][9][14]$a$10908 [5] $memory\instruction_memory$rdmux[0][9][14]$a$10908 [5] 2'01 $memory\instruction_memory$rdmux[0][9][14]$a$10908 [15] $memory\instruction_memory$rdmux[0][9][14]$a$10908 [15] 5'01001 $memory\instruction_memory$rdmux[0][9][14]$a$10908 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][158]$12875:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][158]$a$12876, B=$memory\instruction_memory$rdmux[0][10][158]$b$12877, Y=$memory\instruction_memory$rdmux[0][9][79]$a$11103
      New ports: A={ $memory\instruction_memory$rdmux[0][10][158]$a$12876 [2] $memory\instruction_memory$rdmux[0][10][158]$a$12876 [12] $memory\instruction_memory$rdmux[0][10][158]$a$12876 [12] 1'0 $memory\instruction_memory$rdmux[0][10][158]$a$12876 [12] $memory\instruction_memory$rdmux[0][10][158]$a$12876 [2] 2'01 $memory\instruction_memory$rdmux[0][10][158]$a$12876 [2] }, B={ $memory\instruction_memory$rdmux[0][10][158]$b$12877 [17] $memory\instruction_memory$rdmux[0][10][158]$b$12877 [17] 1'1 $memory\instruction_memory$rdmux[0][10][158]$b$12877 [17] $memory\instruction_memory$rdmux[0][10][158]$b$12877 [7] 1'1 $memory\instruction_memory$rdmux[0][10][158]$b$12877 [7] 2'00 }, Y={ $memory\instruction_memory$rdmux[0][9][79]$a$11103 [26] $memory\instruction_memory$rdmux[0][9][79]$a$11103 [23] $memory\instruction_memory$rdmux[0][9][79]$a$11103 [18:17] $memory\instruction_memory$rdmux[0][9][79]$a$11103 [12] $memory\instruction_memory$rdmux[0][9][79]$a$11103 [9] $memory\instruction_memory$rdmux[0][9][79]$a$11103 [7] $memory\instruction_memory$rdmux[0][9][79]$a$11103 [5] $memory\instruction_memory$rdmux[0][9][79]$a$11103 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][79]$a$11103 [31:27] $memory\instruction_memory$rdmux[0][9][79]$a$11103 [25:24] $memory\instruction_memory$rdmux[0][9][79]$a$11103 [22:19] $memory\instruction_memory$rdmux[0][9][79]$a$11103 [16:13] $memory\instruction_memory$rdmux[0][9][79]$a$11103 [11:10] $memory\instruction_memory$rdmux[0][9][79]$a$11103 [8] $memory\instruction_memory$rdmux[0][9][79]$a$11103 [6] $memory\instruction_memory$rdmux[0][9][79]$a$11103 [4:3] $memory\instruction_memory$rdmux[0][9][79]$a$11103 [1:0] } = { $memory\instruction_memory$rdmux[0][9][79]$a$11103 [26] $memory\instruction_memory$rdmux[0][9][79]$a$11103 [26] $memory\instruction_memory$rdmux[0][9][79]$a$11103 [26] $memory\instruction_memory$rdmux[0][9][79]$a$11103 [26] $memory\instruction_memory$rdmux[0][9][79]$a$11103 [26] $memory\instruction_memory$rdmux[0][9][79]$a$11103 [17] $memory\instruction_memory$rdmux[0][9][79]$a$11103 [17] $memory\instruction_memory$rdmux[0][9][79]$a$11103 [18] $memory\instruction_memory$rdmux[0][9][79]$a$11103 [18] $memory\instruction_memory$rdmux[0][9][79]$a$11103 [18] 3'000 $memory\instruction_memory$rdmux[0][9][79]$a$11103 [7] $memory\instruction_memory$rdmux[0][9][79]$a$11103 [7] 2'01 $memory\instruction_memory$rdmux[0][9][79]$a$11103 [7] 5'01011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][64]$12593:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][64]$a$12594, B=$memory\instruction_memory$rdmux[0][10][64]$b$12595, Y=$memory\instruction_memory$rdmux[0][9][32]$a$10962
      New ports: A={ $memory\instruction_memory$rdmux[0][10][64]$a$12594 [13] $memory\instruction_memory$rdmux[0][10][64]$a$12594 [13] $memory\instruction_memory$rdmux[0][10][64]$a$12594 [4] $memory\instruction_memory$rdmux[0][10][64]$a$12594 [13] $memory\instruction_memory$rdmux[0][10][64]$a$12594 [4] $memory\instruction_memory$rdmux[0][10][64]$a$12594 [4] 1'0 $memory\instruction_memory$rdmux[0][10][64]$a$12594 [4] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][64]$b$12595 [4] $memory\instruction_memory$rdmux[0][10][64]$b$12595 [13] $memory\instruction_memory$rdmux[0][10][64]$b$12595 [13] 2'01 $memory\instruction_memory$rdmux[0][10][64]$b$12595 [4] $memory\instruction_memory$rdmux[0][10][64]$b$12595 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][32]$a$10962 [26] $memory\instruction_memory$rdmux[0][9][32]$a$10962 [22] $memory\instruction_memory$rdmux[0][9][32]$a$10962 [15] $memory\instruction_memory$rdmux[0][9][32]$a$10962 [13:12] $memory\instruction_memory$rdmux[0][9][32]$a$10962 [7] $memory\instruction_memory$rdmux[0][9][32]$a$10962 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][32]$a$10962 [31:27] $memory\instruction_memory$rdmux[0][9][32]$a$10962 [25:23] $memory\instruction_memory$rdmux[0][9][32]$a$10962 [21:16] $memory\instruction_memory$rdmux[0][9][32]$a$10962 [14] $memory\instruction_memory$rdmux[0][9][32]$a$10962 [11:8] $memory\instruction_memory$rdmux[0][9][32]$a$10962 [6] $memory\instruction_memory$rdmux[0][9][32]$a$10962 [3:0] } = { $memory\instruction_memory$rdmux[0][9][32]$a$10962 [26] $memory\instruction_memory$rdmux[0][9][32]$a$10962 [26] $memory\instruction_memory$rdmux[0][9][32]$a$10962 [26] $memory\instruction_memory$rdmux[0][9][32]$a$10962 [26] $memory\instruction_memory$rdmux[0][9][32]$a$10962 [26] 2'00 $memory\instruction_memory$rdmux[0][9][32]$a$10962 [22] $memory\instruction_memory$rdmux[0][9][32]$a$10962 [4] $memory\instruction_memory$rdmux[0][9][32]$a$10962 [5] 2'01 $memory\instruction_memory$rdmux[0][9][32]$a$10962 [7] $memory\instruction_memory$rdmux[0][9][32]$a$10962 [7] 10'0011100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][107]$12722:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][107]$a$12723, B=$memory\instruction_memory$rdmux[0][10][107]$b$12724, Y=$memory\instruction_memory$rdmux[0][9][53]$b$11026
      New ports: A={ $memory\instruction_memory$rdmux[0][10][107]$a$12723 [2] 1'1 $memory\instruction_memory$rdmux[0][10][107]$a$12723 [2] $memory\instruction_memory$rdmux[0][10][107]$a$12723 [6] 1'1 $memory\instruction_memory$rdmux[0][10][107]$a$12723 [2] $memory\instruction_memory$rdmux[0][10][107]$a$12723 [2] }, B={ $memory\instruction_memory$rdmux[0][10][107]$b$12724 [26] $memory\instruction_memory$rdmux[0][10][107]$b$12724 [7] $memory\instruction_memory$rdmux[0][10][107]$b$12724 [7] 4'0010 }, Y={ $memory\instruction_memory$rdmux[0][9][53]$b$11026 [26] $memory\instruction_memory$rdmux[0][9][53]$b$11026 [16] $memory\instruction_memory$rdmux[0][9][53]$b$11026 [7:4] $memory\instruction_memory$rdmux[0][9][53]$b$11026 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][53]$b$11026 [31:27] $memory\instruction_memory$rdmux[0][9][53]$b$11026 [25:17] $memory\instruction_memory$rdmux[0][9][53]$b$11026 [15:8] $memory\instruction_memory$rdmux[0][9][53]$b$11026 [3] $memory\instruction_memory$rdmux[0][9][53]$b$11026 [1:0] } = { $memory\instruction_memory$rdmux[0][9][53]$b$11026 [26] $memory\instruction_memory$rdmux[0][9][53]$b$11026 [26] $memory\instruction_memory$rdmux[0][9][53]$b$11026 [4] $memory\instruction_memory$rdmux[0][9][53]$b$11026 [4] $memory\instruction_memory$rdmux[0][9][53]$b$11026 [4] 1'1 $memory\instruction_memory$rdmux[0][9][53]$b$11026 [4] $memory\instruction_memory$rdmux[0][9][53]$b$11026 [16] $memory\instruction_memory$rdmux[0][9][53]$b$11026 [16] $memory\instruction_memory$rdmux[0][9][53]$b$11026 [5] $memory\instruction_memory$rdmux[0][9][53]$b$11026 [5] $memory\instruction_memory$rdmux[0][9][53]$b$11026 [2] 1'1 $memory\instruction_memory$rdmux[0][9][53]$b$11026 [16] $memory\instruction_memory$rdmux[0][9][53]$b$11026 [7] $memory\instruction_memory$rdmux[0][9][53]$b$11026 [2] $memory\instruction_memory$rdmux[0][9][53]$b$11026 [2] $memory\instruction_memory$rdmux[0][9][53]$b$11026 [5] $memory\instruction_memory$rdmux[0][9][53]$b$11026 [6] $memory\instruction_memory$rdmux[0][9][53]$b$11026 [4] 1'1 $memory\instruction_memory$rdmux[0][9][53]$b$11026 [4] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][89]$12668:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][89]$a$12669, B=$memory\instruction_memory$rdmux[0][10][89]$b$12670, Y=$memory\instruction_memory$rdmux[0][9][44]$b$10999
      New ports: A={ $memory\instruction_memory$rdmux[0][10][89]$a$12669 [25] 1'1 $memory\instruction_memory$rdmux[0][10][89]$a$12669 [25] $memory\instruction_memory$rdmux[0][10][89]$a$12669 [7] $memory\instruction_memory$rdmux[0][10][89]$a$12669 [7] 1'1 $memory\instruction_memory$rdmux[0][10][89]$a$12669 [7] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][89]$b$12670 [26] $memory\instruction_memory$rdmux[0][10][89]$b$12670 [26] 4'0100 $memory\instruction_memory$rdmux[0][10][89]$b$12670 [5] $memory\instruction_memory$rdmux[0][10][89]$b$12670 [5] }, Y={ $memory\instruction_memory$rdmux[0][9][44]$b$10999 [31] $memory\instruction_memory$rdmux[0][9][44]$b$10999 [26:25] $memory\instruction_memory$rdmux[0][9][44]$b$10999 [22] $memory\instruction_memory$rdmux[0][9][44]$b$10999 [15] $memory\instruction_memory$rdmux[0][9][44]$b$10999 [8:7] $memory\instruction_memory$rdmux[0][9][44]$b$10999 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][9][44]$b$10999 [30:27] $memory\instruction_memory$rdmux[0][9][44]$b$10999 [24:23] $memory\instruction_memory$rdmux[0][9][44]$b$10999 [21:16] $memory\instruction_memory$rdmux[0][9][44]$b$10999 [14:9] $memory\instruction_memory$rdmux[0][9][44]$b$10999 [6] $memory\instruction_memory$rdmux[0][9][44]$b$10999 [4:0] } = { $memory\instruction_memory$rdmux[0][9][44]$b$10999 [8] $memory\instruction_memory$rdmux[0][9][44]$b$10999 [8] $memory\instruction_memory$rdmux[0][9][44]$b$10999 [26] $memory\instruction_memory$rdmux[0][9][44]$b$10999 [26] $memory\instruction_memory$rdmux[0][9][44]$b$10999 [8] $memory\instruction_memory$rdmux[0][9][44]$b$10999 [22] $memory\instruction_memory$rdmux[0][9][44]$b$10999 [5] $memory\instruction_memory$rdmux[0][9][44]$b$10999 [5] 2'01 $memory\instruction_memory$rdmux[0][9][44]$b$10999 [7] $memory\instruction_memory$rdmux[0][9][44]$b$10999 [7] 12'000011010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][12]$12437:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][12]$a$12438, B=$memory\instruction_memory$rdmux[0][10][12]$b$12439, Y=$memory\instruction_memory$rdmux[0][9][6]$a$10884
      New ports: A={ $memory\instruction_memory$rdmux[0][10][12]$a$12438 [22] 2'11 $memory\instruction_memory$rdmux[0][10][12]$a$12438 [7] 2'00 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][12]$b$12439 [13] $memory\instruction_memory$rdmux[0][10][12]$b$12439 [4] $memory\instruction_memory$rdmux[0][10][12]$b$12439 [4] 1'1 $memory\instruction_memory$rdmux[0][10][12]$b$12439 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][6]$a$10884 [22] $memory\instruction_memory$rdmux[0][9][6]$a$10884 [13] $memory\instruction_memory$rdmux[0][9][6]$a$10884 [8:7] $memory\instruction_memory$rdmux[0][9][6]$a$10884 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][6]$a$10884 [31:23] $memory\instruction_memory$rdmux[0][9][6]$a$10884 [21:14] $memory\instruction_memory$rdmux[0][9][6]$a$10884 [12:9] $memory\instruction_memory$rdmux[0][9][6]$a$10884 [6] $memory\instruction_memory$rdmux[0][9][6]$a$10884 [3:0] } = { $memory\instruction_memory$rdmux[0][9][6]$a$10884 [13] 1'1 $memory\instruction_memory$rdmux[0][9][6]$a$10884 [13] $memory\instruction_memory$rdmux[0][9][6]$a$10884 [13] $memory\instruction_memory$rdmux[0][9][6]$a$10884 [13] $memory\instruction_memory$rdmux[0][9][6]$a$10884 [13] $memory\instruction_memory$rdmux[0][9][6]$a$10884 [13] 2'01 $memory\instruction_memory$rdmux[0][9][6]$a$10884 [5] $memory\instruction_memory$rdmux[0][9][6]$a$10884 [5] 2'01 $memory\instruction_memory$rdmux[0][9][6]$a$10884 [4] $memory\instruction_memory$rdmux[0][9][6]$a$10884 [4] 4'0000 $memory\instruction_memory$rdmux[0][9][6]$a$10884 [8] $memory\instruction_memory$rdmux[0][9][6]$a$10884 [8] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][142]$12827:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][142]$a$12828, B=$memory\instruction_memory$rdmux[0][10][142]$b$12829, Y=$memory\instruction_memory$rdmux[0][9][71]$a$11079
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][142]$a$12828 [2] $memory\instruction_memory$rdmux[0][10][142]$a$12828 [2] 2'00 $memory\instruction_memory$rdmux[0][10][142]$a$12828 [2] $memory\instruction_memory$rdmux[0][10][142]$a$12828 [4] $memory\instruction_memory$rdmux[0][10][142]$a$12828 [2] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][142]$b$12829 [23] $memory\instruction_memory$rdmux[0][10][142]$b$12829 [9] 1'1 $memory\instruction_memory$rdmux[0][10][142]$b$12829 [9] 3'100 }, Y={ $memory\instruction_memory$rdmux[0][9][71]$a$11079 [25] $memory\instruction_memory$rdmux[0][9][71]$a$11079 [23] $memory\instruction_memory$rdmux[0][9][71]$a$11079 [20] $memory\instruction_memory$rdmux[0][9][71]$a$11079 [10:9] $memory\instruction_memory$rdmux[0][9][71]$a$11079 [5:4] $memory\instruction_memory$rdmux[0][9][71]$a$11079 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][71]$a$11079 [31:26] $memory\instruction_memory$rdmux[0][9][71]$a$11079 [24] $memory\instruction_memory$rdmux[0][9][71]$a$11079 [22:21] $memory\instruction_memory$rdmux[0][9][71]$a$11079 [19:11] $memory\instruction_memory$rdmux[0][9][71]$a$11079 [8:6] $memory\instruction_memory$rdmux[0][9][71]$a$11079 [3] $memory\instruction_memory$rdmux[0][9][71]$a$11079 [1:0] } = { $memory\instruction_memory$rdmux[0][9][71]$a$11079 [25] $memory\instruction_memory$rdmux[0][9][71]$a$11079 [25] $memory\instruction_memory$rdmux[0][9][71]$a$11079 [25] $memory\instruction_memory$rdmux[0][9][71]$a$11079 [25] $memory\instruction_memory$rdmux[0][9][71]$a$11079 [25] $memory\instruction_memory$rdmux[0][9][71]$a$11079 [25] $memory\instruction_memory$rdmux[0][9][71]$a$11079 [4] 2'00 $memory\instruction_memory$rdmux[0][9][71]$a$11079 [2] $memory\instruction_memory$rdmux[0][9][71]$a$11079 [2] $memory\instruction_memory$rdmux[0][9][71]$a$11079 [2] 1'1 $memory\instruction_memory$rdmux[0][9][71]$a$11079 [2] $memory\instruction_memory$rdmux[0][9][71]$a$11079 [2] $memory\instruction_memory$rdmux[0][9][71]$a$11079 [5] $memory\instruction_memory$rdmux[0][9][71]$a$11079 [2] 1'0 $memory\instruction_memory$rdmux[0][9][71]$a$11079 [4] 1'0 $memory\instruction_memory$rdmux[0][9][71]$a$11079 [2] $memory\instruction_memory$rdmux[0][9][71]$a$11079 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][132]$12797:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][132]$a$12798, B=$memory\instruction_memory$rdmux[0][10][132]$b$12799, Y=$memory\instruction_memory$rdmux[0][9][66]$a$11064
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][132]$a$12798 [5] 1'1 $memory\instruction_memory$rdmux[0][10][132]$a$12798 [5] $memory\instruction_memory$rdmux[0][10][132]$a$12798 [5] $memory\instruction_memory$rdmux[0][10][132]$a$12798 [5:4] 1'0 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][132]$b$12799 [2] $memory\instruction_memory$rdmux[0][10][132]$b$12799 [9] $memory\instruction_memory$rdmux[0][10][132]$b$12799 [9] 3'010 $memory\instruction_memory$rdmux[0][10][132]$b$12799 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][66]$a$11064 [16] $memory\instruction_memory$rdmux[0][9][66]$a$11064 [13] $memory\instruction_memory$rdmux[0][9][66]$a$11064 [10:9] $memory\instruction_memory$rdmux[0][9][66]$a$11064 [7] $memory\instruction_memory$rdmux[0][9][66]$a$11064 [5:4] $memory\instruction_memory$rdmux[0][9][66]$a$11064 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][66]$a$11064 [31:17] $memory\instruction_memory$rdmux[0][9][66]$a$11064 [15:14] $memory\instruction_memory$rdmux[0][9][66]$a$11064 [12:11] $memory\instruction_memory$rdmux[0][9][66]$a$11064 [8] $memory\instruction_memory$rdmux[0][9][66]$a$11064 [6] $memory\instruction_memory$rdmux[0][9][66]$a$11064 [3] $memory\instruction_memory$rdmux[0][9][66]$a$11064 [1:0] } = { $memory\instruction_memory$rdmux[0][9][66]$a$11064 [13] $memory\instruction_memory$rdmux[0][9][66]$a$11064 [13] $memory\instruction_memory$rdmux[0][9][66]$a$11064 [13] $memory\instruction_memory$rdmux[0][9][66]$a$11064 [13] $memory\instruction_memory$rdmux[0][9][66]$a$11064 [13] $memory\instruction_memory$rdmux[0][9][66]$a$11064 [2] $memory\instruction_memory$rdmux[0][9][66]$a$11064 [7] 1'0 $memory\instruction_memory$rdmux[0][9][66]$a$11064 [13] $memory\instruction_memory$rdmux[0][9][66]$a$11064 [7] $memory\instruction_memory$rdmux[0][9][66]$a$11064 [7] $memory\instruction_memory$rdmux[0][9][66]$a$11064 [13] $memory\instruction_memory$rdmux[0][9][66]$a$11064 [13] $memory\instruction_memory$rdmux[0][9][66]$a$11064 [16] $memory\instruction_memory$rdmux[0][9][66]$a$11064 [16] $memory\instruction_memory$rdmux[0][9][66]$a$11064 [13] $memory\instruction_memory$rdmux[0][9][66]$a$11064 [13] $memory\instruction_memory$rdmux[0][9][66]$a$11064 [5] 1'0 $memory\instruction_memory$rdmux[0][9][66]$a$11064 [4] $memory\instruction_memory$rdmux[0][9][66]$a$11064 [5] $memory\instruction_memory$rdmux[0][9][66]$a$11064 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][92]$12677:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][92]$a$12678, B=$memory\instruction_memory$rdmux[0][10][92]$b$12679, Y=$memory\instruction_memory$rdmux[0][9][46]$a$11004
      New ports: A={ $memory\instruction_memory$rdmux[0][10][92]$a$12678 [7] $memory\instruction_memory$rdmux[0][10][92]$a$12678 [5] 2'01 $memory\instruction_memory$rdmux[0][10][92]$a$12678 [7] $memory\instruction_memory$rdmux[0][10][92]$a$12678 [5] }, B={ 2'01 $memory\instruction_memory$rdmux[0][10][92]$b$12679 [15] 1'0 $memory\instruction_memory$rdmux[0][10][92]$b$12679 [7] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][46]$a$11004 [26] $memory\instruction_memory$rdmux[0][9][46]$a$11004 [16:15] $memory\instruction_memory$rdmux[0][9][46]$a$11004 [9] $memory\instruction_memory$rdmux[0][9][46]$a$11004 [7] $memory\instruction_memory$rdmux[0][9][46]$a$11004 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][9][46]$a$11004 [31:27] $memory\instruction_memory$rdmux[0][9][46]$a$11004 [25:17] $memory\instruction_memory$rdmux[0][9][46]$a$11004 [14:10] $memory\instruction_memory$rdmux[0][9][46]$a$11004 [8] $memory\instruction_memory$rdmux[0][9][46]$a$11004 [6] $memory\instruction_memory$rdmux[0][9][46]$a$11004 [4:0] } = { $memory\instruction_memory$rdmux[0][9][46]$a$11004 [26] 1'0 $memory\instruction_memory$rdmux[0][9][46]$a$11004 [26] $memory\instruction_memory$rdmux[0][9][46]$a$11004 [26] $memory\instruction_memory$rdmux[0][9][46]$a$11004 [26] 2'00 $memory\instruction_memory$rdmux[0][9][46]$a$11004 [9] $memory\instruction_memory$rdmux[0][9][46]$a$11004 [9] $memory\instruction_memory$rdmux[0][9][46]$a$11004 [5] $memory\instruction_memory$rdmux[0][9][46]$a$11004 [5] 2'01 $memory\instruction_memory$rdmux[0][9][46]$a$11004 [16] 12'000011010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][82]$12647:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][82]$a$12648, B=$memory\instruction_memory$rdmux[0][10][82]$b$12649, Y=$memory\instruction_memory$rdmux[0][9][41]$a$10989
      New ports: A={ 3'010 $memory\instruction_memory$rdmux[0][10][82]$a$12648 [5] 1'1 $memory\instruction_memory$rdmux[0][10][82]$a$12648 [7] $memory\instruction_memory$rdmux[0][10][82]$a$12648 [7] $memory\instruction_memory$rdmux[0][10][82]$a$12648 [5] }, B={ $memory\instruction_memory$rdmux[0][10][82]$b$12649 [9] 1'0 $memory\instruction_memory$rdmux[0][10][82]$b$12649 [15] 1'0 $memory\instruction_memory$rdmux[0][10][82]$b$12649 [9] $memory\instruction_memory$rdmux[0][10][82]$b$12649 [9] 2'01 }, Y={ $memory\instruction_memory$rdmux[0][9][41]$a$10989 [25] $memory\instruction_memory$rdmux[0][9][41]$a$10989 [23] $memory\instruction_memory$rdmux[0][9][41]$a$10989 [15] $memory\instruction_memory$rdmux[0][9][41]$a$10989 [11:9] $memory\instruction_memory$rdmux[0][9][41]$a$10989 [7] $memory\instruction_memory$rdmux[0][9][41]$a$10989 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][9][41]$a$10989 [31:26] $memory\instruction_memory$rdmux[0][9][41]$a$10989 [24] $memory\instruction_memory$rdmux[0][9][41]$a$10989 [22:16] $memory\instruction_memory$rdmux[0][9][41]$a$10989 [14:12] $memory\instruction_memory$rdmux[0][9][41]$a$10989 [8] $memory\instruction_memory$rdmux[0][9][41]$a$10989 [6] $memory\instruction_memory$rdmux[0][9][41]$a$10989 [4:0] } = { $memory\instruction_memory$rdmux[0][9][41]$a$10989 [10] $memory\instruction_memory$rdmux[0][9][41]$a$10989 [10] $memory\instruction_memory$rdmux[0][9][41]$a$10989 [10] $memory\instruction_memory$rdmux[0][9][41]$a$10989 [10] $memory\instruction_memory$rdmux[0][9][41]$a$10989 [10] $memory\instruction_memory$rdmux[0][9][41]$a$10989 [10] $memory\instruction_memory$rdmux[0][9][41]$a$10989 [7] $memory\instruction_memory$rdmux[0][9][41]$a$10989 [11] $memory\instruction_memory$rdmux[0][9][41]$a$10989 [11] $memory\instruction_memory$rdmux[0][9][41]$a$10989 [11] 2'01 $memory\instruction_memory$rdmux[0][9][41]$a$10989 [15] $memory\instruction_memory$rdmux[0][9][41]$a$10989 [15] 3'010 $memory\instruction_memory$rdmux[0][9][41]$a$10989 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][110]$12731:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][110]$a$12732, B=$memory\instruction_memory$rdmux[0][10][110]$b$12733, Y=$memory\instruction_memory$rdmux[0][9][55]$a$11031
      New ports: A={ 3'110 $memory\instruction_memory$rdmux[0][10][110]$a$12732 [8] $memory\instruction_memory$rdmux[0][10][110]$a$12732 [8] 1'0 $memory\instruction_memory$rdmux[0][10][110]$a$12732 [8] $memory\instruction_memory$rdmux[0][10][110]$a$12732 [8] $memory\instruction_memory$rdmux[0][10][110]$a$12732 [2] 1'0 $memory\instruction_memory$rdmux[0][10][110]$a$12732 [2] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][110]$b$12733 [5] 1'1 $memory\instruction_memory$rdmux[0][10][110]$b$12733 [5] 1'0 $memory\instruction_memory$rdmux[0][10][110]$b$12733 [5] 1'1 $memory\instruction_memory$rdmux[0][10][110]$b$12733 [4] $memory\instruction_memory$rdmux[0][10][110]$b$12733 [5:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][55]$a$11031 [26] $memory\instruction_memory$rdmux[0][9][55]$a$11031 [22] $memory\instruction_memory$rdmux[0][9][55]$a$11031 [20] $memory\instruction_memory$rdmux[0][9][55]$a$11031 [18] $memory\instruction_memory$rdmux[0][9][55]$a$11031 [13] $memory\instruction_memory$rdmux[0][9][55]$a$11031 [11] $memory\instruction_memory$rdmux[0][9][55]$a$11031 [9:8] $memory\instruction_memory$rdmux[0][9][55]$a$11031 [5:4] $memory\instruction_memory$rdmux[0][9][55]$a$11031 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][55]$a$11031 [31:27] $memory\instruction_memory$rdmux[0][9][55]$a$11031 [25:23] $memory\instruction_memory$rdmux[0][9][55]$a$11031 [21] $memory\instruction_memory$rdmux[0][9][55]$a$11031 [19] $memory\instruction_memory$rdmux[0][9][55]$a$11031 [17:14] $memory\instruction_memory$rdmux[0][9][55]$a$11031 [12] $memory\instruction_memory$rdmux[0][9][55]$a$11031 [10] $memory\instruction_memory$rdmux[0][9][55]$a$11031 [7:6] $memory\instruction_memory$rdmux[0][9][55]$a$11031 [3] $memory\instruction_memory$rdmux[0][9][55]$a$11031 [1:0] } = { $memory\instruction_memory$rdmux[0][9][55]$a$11031 [13] $memory\instruction_memory$rdmux[0][9][55]$a$11031 [13] $memory\instruction_memory$rdmux[0][9][55]$a$11031 [13] $memory\instruction_memory$rdmux[0][9][55]$a$11031 [13] $memory\instruction_memory$rdmux[0][9][55]$a$11031 [13] $memory\instruction_memory$rdmux[0][9][55]$a$11031 [11] 1'0 $memory\instruction_memory$rdmux[0][9][55]$a$11031 [18] $memory\instruction_memory$rdmux[0][9][55]$a$11031 [20] 1'0 $memory\instruction_memory$rdmux[0][9][55]$a$11031 [11] $memory\instruction_memory$rdmux[0][9][55]$a$11031 [11] 2'00 $memory\instruction_memory$rdmux[0][9][55]$a$11031 [11] $memory\instruction_memory$rdmux[0][9][55]$a$11031 [8] $memory\instruction_memory$rdmux[0][9][55]$a$11031 [4] $memory\instruction_memory$rdmux[0][9][55]$a$11031 [5] $memory\instruction_memory$rdmux[0][9][55]$a$11031 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][98]$12695:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][98]$a$12696, B=$memory\instruction_memory$rdmux[0][10][98]$b$12697, Y=$memory\instruction_memory$rdmux[0][9][49]$a$11013
      New ports: A={ 2'10 $memory\instruction_memory$rdmux[0][10][98]$a$12696 [8] $memory\instruction_memory$rdmux[0][10][98]$a$12696 [8] $memory\instruction_memory$rdmux[0][10][98]$a$12696 [2] 1'0 $memory\instruction_memory$rdmux[0][10][98]$a$12696 [2] $memory\instruction_memory$rdmux[0][10][98]$a$12696 [2] }, B={ $memory\instruction_memory$rdmux[0][10][98]$b$12697 [2] $memory\instruction_memory$rdmux[0][10][98]$b$12697 [2] 1'1 $memory\instruction_memory$rdmux[0][10][98]$b$12697 [2] 3'110 $memory\instruction_memory$rdmux[0][10][98]$b$12697 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][49]$a$11013 [26] $memory\instruction_memory$rdmux[0][9][49]$a$11013 [12] $memory\instruction_memory$rdmux[0][9][49]$a$11013 [10] $memory\instruction_memory$rdmux[0][9][49]$a$11013 [8:7] $memory\instruction_memory$rdmux[0][9][49]$a$11013 [4:2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][49]$a$11013 [31:27] $memory\instruction_memory$rdmux[0][9][49]$a$11013 [25:13] $memory\instruction_memory$rdmux[0][9][49]$a$11013 [11] $memory\instruction_memory$rdmux[0][9][49]$a$11013 [9] $memory\instruction_memory$rdmux[0][9][49]$a$11013 [6:5] $memory\instruction_memory$rdmux[0][9][49]$a$11013 [1:0] } = { $memory\instruction_memory$rdmux[0][9][49]$a$11013 [8] $memory\instruction_memory$rdmux[0][9][49]$a$11013 [8] $memory\instruction_memory$rdmux[0][9][49]$a$11013 [26] $memory\instruction_memory$rdmux[0][9][49]$a$11013 [8] $memory\instruction_memory$rdmux[0][9][49]$a$11013 [26] $memory\instruction_memory$rdmux[0][9][49]$a$11013 [12] $memory\instruction_memory$rdmux[0][9][49]$a$11013 [8] $memory\instruction_memory$rdmux[0][9][49]$a$11013 [12] $memory\instruction_memory$rdmux[0][9][49]$a$11013 [12] $memory\instruction_memory$rdmux[0][9][49]$a$11013 [12] $memory\instruction_memory$rdmux[0][9][49]$a$11013 [12] $memory\instruction_memory$rdmux[0][9][49]$a$11013 [12] $memory\instruction_memory$rdmux[0][9][49]$a$11013 [10] $memory\instruction_memory$rdmux[0][9][49]$a$11013 [12] $memory\instruction_memory$rdmux[0][9][49]$a$11013 [4] $memory\instruction_memory$rdmux[0][9][49]$a$11013 [12] $memory\instruction_memory$rdmux[0][9][49]$a$11013 [12] $memory\instruction_memory$rdmux[0][9][49]$a$11013 [8] 1'0 $memory\instruction_memory$rdmux[0][9][49]$a$11013 [4:2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][30]$12491:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][30]$a$12492, B=$memory\instruction_memory$rdmux[0][10][30]$b$12493, Y=$memory\instruction_memory$rdmux[0][9][15]$a$10911
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][30]$a$12492 [5] 1'1 $memory\instruction_memory$rdmux[0][10][30]$a$12492 [5] 1'0 $memory\instruction_memory$rdmux[0][10][30]$a$12492 [5:4] 1'1 $memory\instruction_memory$rdmux[0][10][30]$a$12492 [5:4] 1'0 }, B={ 3'110 $memory\instruction_memory$rdmux[0][10][30]$b$12493 [8] $memory\instruction_memory$rdmux[0][10][30]$b$12493 [8] 1'0 $memory\instruction_memory$rdmux[0][10][30]$b$12493 [8] $memory\instruction_memory$rdmux[0][10][30]$b$12493 [2] $memory\instruction_memory$rdmux[0][10][30]$b$12493 [2] 1'0 $memory\instruction_memory$rdmux[0][10][30]$b$12493 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][15]$a$10911 [26] $memory\instruction_memory$rdmux[0][9][15]$a$10911 [23] $memory\instruction_memory$rdmux[0][9][15]$a$10911 [21] $memory\instruction_memory$rdmux[0][9][15]$a$10911 [18] $memory\instruction_memory$rdmux[0][9][15]$a$10911 [13] $memory\instruction_memory$rdmux[0][9][15]$a$10911 [11] $memory\instruction_memory$rdmux[0][9][15]$a$10911 [8:7] $memory\instruction_memory$rdmux[0][9][15]$a$10911 [5:4] $memory\instruction_memory$rdmux[0][9][15]$a$10911 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][15]$a$10911 [31:27] $memory\instruction_memory$rdmux[0][9][15]$a$10911 [25:24] $memory\instruction_memory$rdmux[0][9][15]$a$10911 [22] $memory\instruction_memory$rdmux[0][9][15]$a$10911 [20:19] $memory\instruction_memory$rdmux[0][9][15]$a$10911 [17:14] $memory\instruction_memory$rdmux[0][9][15]$a$10911 [12] $memory\instruction_memory$rdmux[0][9][15]$a$10911 [10:9] $memory\instruction_memory$rdmux[0][9][15]$a$10911 [6] $memory\instruction_memory$rdmux[0][9][15]$a$10911 [3] $memory\instruction_memory$rdmux[0][9][15]$a$10911 [1:0] } = { $memory\instruction_memory$rdmux[0][9][15]$a$10911 [18] $memory\instruction_memory$rdmux[0][9][15]$a$10911 [23] $memory\instruction_memory$rdmux[0][9][15]$a$10911 [23] $memory\instruction_memory$rdmux[0][9][15]$a$10911 [18] $memory\instruction_memory$rdmux[0][9][15]$a$10911 [23] $memory\instruction_memory$rdmux[0][9][15]$a$10911 [23] $memory\instruction_memory$rdmux[0][9][15]$a$10911 [2] $memory\instruction_memory$rdmux[0][9][15]$a$10911 [18] 2'00 $memory\instruction_memory$rdmux[0][9][15]$a$10911 [11] $memory\instruction_memory$rdmux[0][9][15]$a$10911 [11] $memory\instruction_memory$rdmux[0][9][15]$a$10911 [11] $memory\instruction_memory$rdmux[0][9][15]$a$10911 [11] $memory\instruction_memory$rdmux[0][9][15]$a$10911 [11] $memory\instruction_memory$rdmux[0][9][15]$a$10911 [8] $memory\instruction_memory$rdmux[0][9][15]$a$10911 [4] $memory\instruction_memory$rdmux[0][9][15]$a$10911 [5] $memory\instruction_memory$rdmux[0][9][15]$a$10911 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][121]$12764:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][121]$a$12765, B=$memory\instruction_memory$rdmux[0][10][121]$b$12766, Y=$memory\instruction_memory$rdmux[0][9][60]$b$11047
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][121]$a$12765 [5] 1'1 $memory\instruction_memory$rdmux[0][10][121]$a$12765 [5] 1'0 $memory\instruction_memory$rdmux[0][10][121]$a$12765 [4] 1'1 $memory\instruction_memory$rdmux[0][10][121]$a$12765 [5:4] }, B={ 2'11 $memory\instruction_memory$rdmux[0][10][121]$b$12766 [4] $memory\instruction_memory$rdmux[0][10][121]$b$12766 [7] $memory\instruction_memory$rdmux[0][10][121]$b$12766 [7] 1'1 $memory\instruction_memory$rdmux[0][10][121]$b$12766 [7] 1'0 $memory\instruction_memory$rdmux[0][10][121]$b$12766 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][60]$b$11047 [24:23] $memory\instruction_memory$rdmux[0][9][60]$b$11047 [21] $memory\instruction_memory$rdmux[0][9][60]$b$11047 [18] $memory\instruction_memory$rdmux[0][9][60]$b$11047 [13] $memory\instruction_memory$rdmux[0][9][60]$b$11047 [8:7] $memory\instruction_memory$rdmux[0][9][60]$b$11047 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][60]$b$11047 [31:25] $memory\instruction_memory$rdmux[0][9][60]$b$11047 [22] $memory\instruction_memory$rdmux[0][9][60]$b$11047 [20:19] $memory\instruction_memory$rdmux[0][9][60]$b$11047 [17:14] $memory\instruction_memory$rdmux[0][9][60]$b$11047 [12:9] $memory\instruction_memory$rdmux[0][9][60]$b$11047 [6] $memory\instruction_memory$rdmux[0][9][60]$b$11047 [3:0] } = { $memory\instruction_memory$rdmux[0][9][60]$b$11047 [18] $memory\instruction_memory$rdmux[0][9][60]$b$11047 [18] $memory\instruction_memory$rdmux[0][9][60]$b$11047 [7] $memory\instruction_memory$rdmux[0][9][60]$b$11047 [7] 2'11 $memory\instruction_memory$rdmux[0][9][60]$b$11047 [21] $memory\instruction_memory$rdmux[0][9][60]$b$11047 [21] $memory\instruction_memory$rdmux[0][9][60]$b$11047 [4] 1'0 $memory\instruction_memory$rdmux[0][9][60]$b$11047 [5] $memory\instruction_memory$rdmux[0][9][60]$b$11047 [5] $memory\instruction_memory$rdmux[0][9][60]$b$11047 [5] $memory\instruction_memory$rdmux[0][9][60]$b$11047 [5] $memory\instruction_memory$rdmux[0][9][60]$b$11047 [5] 3'011 $memory\instruction_memory$rdmux[0][9][60]$b$11047 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][138]$12815:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][138]$a$12816, B=$memory\instruction_memory$rdmux[0][10][138]$b$12817, Y=$memory\instruction_memory$rdmux[0][9][69]$a$11073
      New ports: A={ $memory\instruction_memory$rdmux[0][10][138]$a$12816 [4] 1'1 $memory\instruction_memory$rdmux[0][10][138]$a$12816 [4] $memory\instruction_memory$rdmux[0][10][138]$a$12816 [2] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][138]$b$12817 [2] $memory\instruction_memory$rdmux[0][10][138]$b$12817 [4] $memory\instruction_memory$rdmux[0][10][138]$b$12817 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][69]$a$11073 [16] $memory\instruction_memory$rdmux[0][9][69]$a$11073 [5:4] $memory\instruction_memory$rdmux[0][9][69]$a$11073 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][69]$a$11073 [31:17] $memory\instruction_memory$rdmux[0][9][69]$a$11073 [15:6] $memory\instruction_memory$rdmux[0][9][69]$a$11073 [3] $memory\instruction_memory$rdmux[0][9][69]$a$11073 [1:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][9][69]$a$11073 [16] 1'0 $memory\instruction_memory$rdmux[0][9][69]$a$11073 [16] 2'00 $memory\instruction_memory$rdmux[0][9][69]$a$11073 [16] $memory\instruction_memory$rdmux[0][9][69]$a$11073 [16] $memory\instruction_memory$rdmux[0][9][69]$a$11073 [5] 4'0000 $memory\instruction_memory$rdmux[0][9][69]$a$11073 [4] 1'0 $memory\instruction_memory$rdmux[0][9][69]$a$11073 [4] 1'0 $memory\instruction_memory$rdmux[0][9][69]$a$11073 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][126]$12779:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][126]$a$12780, B=$memory\instruction_memory$rdmux[0][10][126]$b$12781, Y=$memory\instruction_memory$rdmux[0][9][63]$a$11055
      New ports: A={ 2'01 $memory\instruction_memory$rdmux[0][10][126]$a$12780 [15] $memory\instruction_memory$rdmux[0][10][126]$a$12780 [15] $memory\instruction_memory$rdmux[0][10][126]$a$12780 [9] 2'10 }, B={ $memory\instruction_memory$rdmux[0][10][126]$b$12781 [5] 2'00 $memory\instruction_memory$rdmux[0][10][126]$b$12781 [5] 1'0 $memory\instruction_memory$rdmux[0][10][126]$b$12781 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][63]$a$11055 [19] $memory\instruction_memory$rdmux[0][9][63]$a$11055 [17:15] $memory\instruction_memory$rdmux[0][9][63]$a$11055 [9] $memory\instruction_memory$rdmux[0][9][63]$a$11055 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][63]$a$11055 [31:20] $memory\instruction_memory$rdmux[0][9][63]$a$11055 [18] $memory\instruction_memory$rdmux[0][9][63]$a$11055 [14:10] $memory\instruction_memory$rdmux[0][9][63]$a$11055 [8:6] $memory\instruction_memory$rdmux[0][9][63]$a$11055 [3:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][9][63]$a$11055 [5] 5'00000 $memory\instruction_memory$rdmux[0][9][63]$a$11055 [17] 2'00 $memory\instruction_memory$rdmux[0][9][63]$a$11055 [5] 1'0 $memory\instruction_memory$rdmux[0][9][63]$a$11055 [4] $memory\instruction_memory$rdmux[0][9][63]$a$11055 [4] 1'0 $memory\instruction_memory$rdmux[0][9][63]$a$11055 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][24]$12473:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][24]$a$12474, B=$memory\instruction_memory$rdmux[0][10][24]$b$12475, Y=$memory\instruction_memory$rdmux[0][9][12]$a$10902
      New ports: A={ $memory\instruction_memory$rdmux[0][10][24]$a$12474 [22] $memory\instruction_memory$rdmux[0][10][24]$a$12474 [15] $memory\instruction_memory$rdmux[0][10][24]$a$12474 [22] 1'0 $memory\instruction_memory$rdmux[0][10][24]$a$12474 [15] 3'110 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][24]$b$12475 [20] $memory\instruction_memory$rdmux[0][10][24]$b$12475 [20] $memory\instruction_memory$rdmux[0][10][24]$b$12475 [20] 1'0 $memory\instruction_memory$rdmux[0][10][24]$b$12475 [9] 2'01 }, Y={ $memory\instruction_memory$rdmux[0][9][12]$a$10902 [26] $memory\instruction_memory$rdmux[0][9][12]$a$10902 [23:22] $memory\instruction_memory$rdmux[0][9][12]$a$10902 [20] $memory\instruction_memory$rdmux[0][9][12]$a$10902 [15] $memory\instruction_memory$rdmux[0][9][12]$a$10902 [9] $memory\instruction_memory$rdmux[0][9][12]$a$10902 [7] $memory\instruction_memory$rdmux[0][9][12]$a$10902 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][9][12]$a$10902 [31:27] $memory\instruction_memory$rdmux[0][9][12]$a$10902 [25:24] $memory\instruction_memory$rdmux[0][9][12]$a$10902 [21] $memory\instruction_memory$rdmux[0][9][12]$a$10902 [19:16] $memory\instruction_memory$rdmux[0][9][12]$a$10902 [14:10] $memory\instruction_memory$rdmux[0][9][12]$a$10902 [8] $memory\instruction_memory$rdmux[0][9][12]$a$10902 [6] $memory\instruction_memory$rdmux[0][9][12]$a$10902 [4:0] } = { $memory\instruction_memory$rdmux[0][9][12]$a$10902 [26] $memory\instruction_memory$rdmux[0][9][12]$a$10902 [26] 1'1 $memory\instruction_memory$rdmux[0][9][12]$a$10902 [26] $memory\instruction_memory$rdmux[0][9][12]$a$10902 [26] $memory\instruction_memory$rdmux[0][9][12]$a$10902 [5] 1'0 $memory\instruction_memory$rdmux[0][9][12]$a$10902 [20] 2'01 $memory\instruction_memory$rdmux[0][9][12]$a$10902 [15] $memory\instruction_memory$rdmux[0][9][12]$a$10902 [15] 4'0100 $memory\instruction_memory$rdmux[0][9][12]$a$10902 [7] $memory\instruction_memory$rdmux[0][9][12]$a$10902 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][84]$12653:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][84]$a$12654, B=$memory\instruction_memory$rdmux[0][10][84]$b$12655, Y=$memory\instruction_memory$rdmux[0][9][42]$a$10992
      New ports: A={ 2'01 $memory\instruction_memory$rdmux[0][10][84]$a$12654 [4] $memory\instruction_memory$rdmux[0][10][84]$a$12654 [13] $memory\instruction_memory$rdmux[0][10][84]$a$12654 [13] 1'1 $memory\instruction_memory$rdmux[0][10][84]$a$12654 [4] 1'0 $memory\instruction_memory$rdmux[0][10][84]$a$12654 [4] }, B={ $memory\instruction_memory$rdmux[0][10][84]$b$12655 [8] $memory\instruction_memory$rdmux[0][10][84]$b$12655 [5] $memory\instruction_memory$rdmux[0][10][84]$b$12655 [5] 1'1 $memory\instruction_memory$rdmux[0][10][84]$b$12655 [8] $memory\instruction_memory$rdmux[0][10][84]$b$12655 [8] 1'1 $memory\instruction_memory$rdmux[0][10][84]$b$12655 [5] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][42]$a$10992 [24] $memory\instruction_memory$rdmux[0][9][42]$a$10992 [22:21] $memory\instruction_memory$rdmux[0][9][42]$a$10992 [18] $memory\instruction_memory$rdmux[0][9][42]$a$10992 [13] $memory\instruction_memory$rdmux[0][9][42]$a$10992 [8:7] $memory\instruction_memory$rdmux[0][9][42]$a$10992 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][42]$a$10992 [31:25] $memory\instruction_memory$rdmux[0][9][42]$a$10992 [23] $memory\instruction_memory$rdmux[0][9][42]$a$10992 [20:19] $memory\instruction_memory$rdmux[0][9][42]$a$10992 [17:14] $memory\instruction_memory$rdmux[0][9][42]$a$10992 [12:9] $memory\instruction_memory$rdmux[0][9][42]$a$10992 [6] $memory\instruction_memory$rdmux[0][9][42]$a$10992 [3:0] } = { $memory\instruction_memory$rdmux[0][9][42]$a$10992 [18] $memory\instruction_memory$rdmux[0][9][42]$a$10992 [18] 4'1111 $memory\instruction_memory$rdmux[0][9][42]$a$10992 [22] $memory\instruction_memory$rdmux[0][9][42]$a$10992 [18] $memory\instruction_memory$rdmux[0][9][42]$a$10992 [4] 1'0 $memory\instruction_memory$rdmux[0][9][42]$a$10992 [5] $memory\instruction_memory$rdmux[0][9][42]$a$10992 [5] $memory\instruction_memory$rdmux[0][9][42]$a$10992 [5] $memory\instruction_memory$rdmux[0][9][42]$a$10992 [5] $memory\instruction_memory$rdmux[0][9][42]$a$10992 [5] 3'011 $memory\instruction_memory$rdmux[0][9][42]$a$10992 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][137]$12812:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][137]$a$12813, B=$memory\instruction_memory$rdmux[0][10][137]$b$12814, Y=$memory\instruction_memory$rdmux[0][9][68]$b$11071
      New ports: A={ 3'001 $memory\instruction_memory$rdmux[0][10][137]$a$12813 [4] $memory\instruction_memory$rdmux[0][10][137]$a$12813 [5:4] $memory\instruction_memory$rdmux[0][10][137]$a$12813 [5] $memory\instruction_memory$rdmux[0][10][137]$a$12813 [5:4] 1'0 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][137]$b$12814 [14] $memory\instruction_memory$rdmux[0][10][137]$b$12814 [14] $memory\instruction_memory$rdmux[0][10][137]$b$12814 [14] $memory\instruction_memory$rdmux[0][10][137]$b$12814 [14] 2'00 $memory\instruction_memory$rdmux[0][10][137]$b$12814 [2] 1'1 $memory\instruction_memory$rdmux[0][10][137]$b$12814 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][68]$b$11071 [31] $memory\instruction_memory$rdmux[0][9][68]$b$11071 [25] $memory\instruction_memory$rdmux[0][9][68]$b$11071 [22] $memory\instruction_memory$rdmux[0][9][68]$b$11071 [20] $memory\instruction_memory$rdmux[0][9][68]$b$11071 [14] $memory\instruction_memory$rdmux[0][9][68]$b$11071 [7:4] $memory\instruction_memory$rdmux[0][9][68]$b$11071 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][68]$b$11071 [30:26] $memory\instruction_memory$rdmux[0][9][68]$b$11071 [24:23] $memory\instruction_memory$rdmux[0][9][68]$b$11071 [21] $memory\instruction_memory$rdmux[0][9][68]$b$11071 [19:15] $memory\instruction_memory$rdmux[0][9][68]$b$11071 [13:8] $memory\instruction_memory$rdmux[0][9][68]$b$11071 [3] $memory\instruction_memory$rdmux[0][9][68]$b$11071 [1:0] } = { $memory\instruction_memory$rdmux[0][9][68]$b$11071 [25] $memory\instruction_memory$rdmux[0][9][68]$b$11071 [25] $memory\instruction_memory$rdmux[0][9][68]$b$11071 [25] $memory\instruction_memory$rdmux[0][9][68]$b$11071 [20] $memory\instruction_memory$rdmux[0][9][68]$b$11071 [25] $memory\instruction_memory$rdmux[0][9][68]$b$11071 [20] $memory\instruction_memory$rdmux[0][9][68]$b$11071 [22] $memory\instruction_memory$rdmux[0][9][68]$b$11071 [14] 1'0 $memory\instruction_memory$rdmux[0][9][68]$b$11071 [14] 1'0 $memory\instruction_memory$rdmux[0][9][68]$b$11071 [14] $memory\instruction_memory$rdmux[0][9][68]$b$11071 [6] $memory\instruction_memory$rdmux[0][9][68]$b$11071 [6] $memory\instruction_memory$rdmux[0][9][68]$b$11071 [6] $memory\instruction_memory$rdmux[0][9][68]$b$11071 [6] 1'1 $memory\instruction_memory$rdmux[0][9][68]$b$11071 [6] $memory\instruction_memory$rdmux[0][9][68]$b$11071 [4] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][133]$12800:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][133]$a$12801, B=$memory\instruction_memory$rdmux[0][10][133]$b$12802, Y=$memory\instruction_memory$rdmux[0][9][66]$b$11065
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][133]$a$12801 [5] $memory\instruction_memory$rdmux[0][10][133]$a$12801 [5:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][133]$b$12802 [7] $memory\instruction_memory$rdmux[0][10][133]$b$12802 [7] 2'10 $memory\instruction_memory$rdmux[0][10][133]$b$12802 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][66]$b$11065 [11] $memory\instruction_memory$rdmux[0][9][66]$b$11065 [7] $memory\instruction_memory$rdmux[0][9][66]$b$11065 [5:4] $memory\instruction_memory$rdmux[0][9][66]$b$11065 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][66]$b$11065 [31:12] $memory\instruction_memory$rdmux[0][9][66]$b$11065 [10:8] $memory\instruction_memory$rdmux[0][9][66]$b$11065 [6] $memory\instruction_memory$rdmux[0][9][66]$b$11065 [3] $memory\instruction_memory$rdmux[0][9][66]$b$11065 [1:0] } = { $memory\instruction_memory$rdmux[0][9][66]$b$11065 [7] $memory\instruction_memory$rdmux[0][9][66]$b$11065 [7] $memory\instruction_memory$rdmux[0][9][66]$b$11065 [7] $memory\instruction_memory$rdmux[0][9][66]$b$11065 [7] $memory\instruction_memory$rdmux[0][9][66]$b$11065 [7] $memory\instruction_memory$rdmux[0][9][66]$b$11065 [7] 5'00000 $memory\instruction_memory$rdmux[0][9][66]$b$11065 [4] 1'0 $memory\instruction_memory$rdmux[0][9][66]$b$11065 [7] $memory\instruction_memory$rdmux[0][9][66]$b$11065 [11] $memory\instruction_memory$rdmux[0][9][66]$b$11065 [7] $memory\instruction_memory$rdmux[0][9][66]$b$11065 [5] 3'000 $memory\instruction_memory$rdmux[0][9][66]$b$11065 [4] $memory\instruction_memory$rdmux[0][9][66]$b$11065 [7] $memory\instruction_memory$rdmux[0][9][66]$b$11065 [4] $memory\instruction_memory$rdmux[0][9][66]$b$11065 [5] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][38]$12515:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][38]$a$12516, B=$memory\instruction_memory$rdmux[0][10][38]$b$12517, Y=$memory\instruction_memory$rdmux[0][9][19]$a$10923
      New ports: A={ 2'10 $memory\instruction_memory$rdmux[0][10][38]$a$12516 [5] $memory\instruction_memory$rdmux[0][10][38]$a$12516 [5] 1'1 $memory\instruction_memory$rdmux[0][10][38]$a$12516 [7] $memory\instruction_memory$rdmux[0][10][38]$a$12516 [7] $memory\instruction_memory$rdmux[0][10][38]$a$12516 [5] 1'0 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][38]$b$12517 [13] $memory\instruction_memory$rdmux[0][10][38]$b$12517 [13] $memory\instruction_memory$rdmux[0][10][38]$b$12517 [4] $memory\instruction_memory$rdmux[0][10][38]$b$12517 [13] 1'1 $memory\instruction_memory$rdmux[0][10][38]$b$12517 [4] 1'0 $memory\instruction_memory$rdmux[0][10][38]$b$12517 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][19]$a$10923 [25:24] $memory\instruction_memory$rdmux[0][9][19]$a$10923 [22] $memory\instruction_memory$rdmux[0][9][19]$a$10923 [20] $memory\instruction_memory$rdmux[0][9][19]$a$10923 [13] $memory\instruction_memory$rdmux[0][9][19]$a$10923 [8:7] $memory\instruction_memory$rdmux[0][9][19]$a$10923 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][19]$a$10923 [31:26] $memory\instruction_memory$rdmux[0][9][19]$a$10923 [23] $memory\instruction_memory$rdmux[0][9][19]$a$10923 [21] $memory\instruction_memory$rdmux[0][9][19]$a$10923 [19:14] $memory\instruction_memory$rdmux[0][9][19]$a$10923 [12:9] $memory\instruction_memory$rdmux[0][9][19]$a$10923 [6] $memory\instruction_memory$rdmux[0][9][19]$a$10923 [3:0] } = { $memory\instruction_memory$rdmux[0][9][19]$a$10923 [13] $memory\instruction_memory$rdmux[0][9][19]$a$10923 [13] $memory\instruction_memory$rdmux[0][9][19]$a$10923 [13] $memory\instruction_memory$rdmux[0][9][19]$a$10923 [13] $memory\instruction_memory$rdmux[0][9][19]$a$10923 [13] $memory\instruction_memory$rdmux[0][9][19]$a$10923 [13] $memory\instruction_memory$rdmux[0][9][19]$a$10923 [13] $memory\instruction_memory$rdmux[0][9][19]$a$10923 [5] 2'01 $memory\instruction_memory$rdmux[0][9][19]$a$10923 [4] $memory\instruction_memory$rdmux[0][9][19]$a$10923 [4] $memory\instruction_memory$rdmux[0][9][19]$a$10923 [4] 3'000 $memory\instruction_memory$rdmux[0][9][19]$a$10923 [8] 6'100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][58]$12575:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][58]$a$12576, B=$memory\instruction_memory$rdmux[0][10][58]$b$12577, Y=$memory\instruction_memory$rdmux[0][9][29]$a$10953
      New ports: A={ $memory\instruction_memory$rdmux[0][10][58]$a$12576 [2] 1'0 $memory\instruction_memory$rdmux[0][10][58]$a$12576 [4] 2'00 $memory\instruction_memory$rdmux[0][10][58]$a$12576 [4] 1'1 $memory\instruction_memory$rdmux[0][10][58]$a$12576 [2] $memory\instruction_memory$rdmux[0][10][58]$a$12576 [4] $memory\instruction_memory$rdmux[0][10][58]$a$12576 [2] }, B={ $memory\instruction_memory$rdmux[0][10][58]$b$12577 [7] $memory\instruction_memory$rdmux[0][10][58]$b$12577 [7] 1'1 $memory\instruction_memory$rdmux[0][10][58]$b$12577 [5] 1'1 $memory\instruction_memory$rdmux[0][10][58]$b$12577 [7] $memory\instruction_memory$rdmux[0][10][58]$b$12577 [7] $memory\instruction_memory$rdmux[0][10][58]$b$12577 [5] 2'00 }, Y={ $memory\instruction_memory$rdmux[0][9][29]$a$10953 [26:25] $memory\instruction_memory$rdmux[0][9][29]$a$10953 [18] $memory\instruction_memory$rdmux[0][9][29]$a$10953 [15] $memory\instruction_memory$rdmux[0][9][29]$a$10953 [13] $memory\instruction_memory$rdmux[0][9][29]$a$10953 [8:7] $memory\instruction_memory$rdmux[0][9][29]$a$10953 [5:4] $memory\instruction_memory$rdmux[0][9][29]$a$10953 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][29]$a$10953 [31:27] $memory\instruction_memory$rdmux[0][9][29]$a$10953 [24:19] $memory\instruction_memory$rdmux[0][9][29]$a$10953 [17:16] $memory\instruction_memory$rdmux[0][9][29]$a$10953 [14] $memory\instruction_memory$rdmux[0][9][29]$a$10953 [12:9] $memory\instruction_memory$rdmux[0][9][29]$a$10953 [6] $memory\instruction_memory$rdmux[0][9][29]$a$10953 [3] $memory\instruction_memory$rdmux[0][9][29]$a$10953 [1:0] } = { $memory\instruction_memory$rdmux[0][9][29]$a$10953 [25] $memory\instruction_memory$rdmux[0][9][29]$a$10953 [26:25] $memory\instruction_memory$rdmux[0][9][29]$a$10953 [25] $memory\instruction_memory$rdmux[0][9][29]$a$10953 [26] $memory\instruction_memory$rdmux[0][9][29]$a$10953 [2] $memory\instruction_memory$rdmux[0][9][29]$a$10953 [13] $memory\instruction_memory$rdmux[0][9][29]$a$10953 [13] $memory\instruction_memory$rdmux[0][9][29]$a$10953 [15] $memory\instruction_memory$rdmux[0][9][29]$a$10953 [15] 2'00 $memory\instruction_memory$rdmux[0][9][29]$a$10953 [4] 3'000 $memory\instruction_memory$rdmux[0][9][29]$a$10953 [8] $memory\instruction_memory$rdmux[0][9][29]$a$10953 [8] $memory\instruction_memory$rdmux[0][9][29]$a$10953 [2] $memory\instruction_memory$rdmux[0][9][29]$a$10953 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][22]$12467:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][22]$a$12468, B=$memory\instruction_memory$rdmux[0][10][22]$b$12469, Y=$memory\instruction_memory$rdmux[0][9][11]$a$10899
      New ports: A={ $memory\instruction_memory$rdmux[0][10][22]$a$12468 [8] 1'1 $memory\instruction_memory$rdmux[0][10][22]$a$12468 [2] 1'0 $memory\instruction_memory$rdmux[0][10][22]$a$12468 [8] $memory\instruction_memory$rdmux[0][10][22]$a$12468 [2] $memory\instruction_memory$rdmux[0][10][22]$a$12468 [2] }, B={ $memory\instruction_memory$rdmux[0][10][22]$b$12469 [22] $memory\instruction_memory$rdmux[0][10][22]$b$12469 [22] $memory\instruction_memory$rdmux[0][10][22]$b$12469 [15] 4'1110 }, Y={ $memory\instruction_memory$rdmux[0][9][11]$a$10899 [26] $memory\instruction_memory$rdmux[0][9][11]$a$10899 [22] $memory\instruction_memory$rdmux[0][9][11]$a$10899 [15] $memory\instruction_memory$rdmux[0][9][11]$a$10899 [9:7] $memory\instruction_memory$rdmux[0][9][11]$a$10899 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][11]$a$10899 [31:27] $memory\instruction_memory$rdmux[0][9][11]$a$10899 [25:23] $memory\instruction_memory$rdmux[0][9][11]$a$10899 [21:16] $memory\instruction_memory$rdmux[0][9][11]$a$10899 [14:10] $memory\instruction_memory$rdmux[0][9][11]$a$10899 [6:3] $memory\instruction_memory$rdmux[0][9][11]$a$10899 [1:0] } = { $memory\instruction_memory$rdmux[0][9][11]$a$10899 [22] $memory\instruction_memory$rdmux[0][9][11]$a$10899 [22] 1'1 $memory\instruction_memory$rdmux[0][9][11]$a$10899 [26] $memory\instruction_memory$rdmux[0][9][11]$a$10899 [22] $memory\instruction_memory$rdmux[0][9][11]$a$10899 [2] 1'0 $memory\instruction_memory$rdmux[0][9][11]$a$10899 [7] 1'0 $memory\instruction_memory$rdmux[0][9][11]$a$10899 [2] $memory\instruction_memory$rdmux[0][9][11]$a$10899 [2] 1'1 $memory\instruction_memory$rdmux[0][9][11]$a$10899 [15] $memory\instruction_memory$rdmux[0][9][11]$a$10899 [15] $memory\instruction_memory$rdmux[0][9][11]$a$10899 [2] 1'1 $memory\instruction_memory$rdmux[0][9][11]$a$10899 [2] 1'0 $memory\instruction_memory$rdmux[0][9][11]$a$10899 [8] $memory\instruction_memory$rdmux[0][9][11]$a$10899 [2] $memory\instruction_memory$rdmux[0][9][11]$a$10899 [2] 1'0 $memory\instruction_memory$rdmux[0][9][11]$a$10899 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][1]$12404:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][1]$a$12405, B=$memory\instruction_memory$rdmux[0][10][1]$b$12406, Y=$memory\instruction_memory$rdmux[0][9][0]$b$10867
      New ports: A={ $memory\instruction_memory$rdmux[0][10][1]$a$12405 [4] $memory\instruction_memory$rdmux[0][10][1]$a$12405 [4] 2'01 $memory\instruction_memory$rdmux[0][10][1]$a$12405 [5] $memory\instruction_memory$rdmux[0][10][1]$a$12405 [5:4] $memory\instruction_memory$rdmux[0][10][1]$a$12405 [5:4] }, B={ $memory\instruction_memory$rdmux[0][10][1]$b$12406 [5] 1'1 $memory\instruction_memory$rdmux[0][10][1]$b$12406 [5:4] 3'010 $memory\instruction_memory$rdmux[0][10][1]$b$12406 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][0]$b$10867 [27:26] $memory\instruction_memory$rdmux[0][9][0]$b$10867 [18] $memory\instruction_memory$rdmux[0][9][0]$b$10867 [16] $memory\instruction_memory$rdmux[0][9][0]$b$10867 [11:10] $memory\instruction_memory$rdmux[0][9][0]$b$10867 [8] $memory\instruction_memory$rdmux[0][9][0]$b$10867 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][0]$b$10867 [31:28] $memory\instruction_memory$rdmux[0][9][0]$b$10867 [25:19] $memory\instruction_memory$rdmux[0][9][0]$b$10867 [17] $memory\instruction_memory$rdmux[0][9][0]$b$10867 [15:12] $memory\instruction_memory$rdmux[0][9][0]$b$10867 [9] $memory\instruction_memory$rdmux[0][9][0]$b$10867 [7:6] $memory\instruction_memory$rdmux[0][9][0]$b$10867 [3:0] } = { $memory\instruction_memory$rdmux[0][9][0]$b$10867 [27] $memory\instruction_memory$rdmux[0][9][0]$b$10867 [27] $memory\instruction_memory$rdmux[0][9][0]$b$10867 [27] $memory\instruction_memory$rdmux[0][9][0]$b$10867 [27] $memory\instruction_memory$rdmux[0][9][0]$b$10867 [11] 1'0 $memory\instruction_memory$rdmux[0][9][0]$b$10867 [5] 1'0 $memory\instruction_memory$rdmux[0][9][0]$b$10867 [18] 5'00000 $memory\instruction_memory$rdmux[0][9][0]$b$10867 [5] 1'0 $memory\instruction_memory$rdmux[0][9][0]$b$10867 [5] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][116]$12749:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][116]$a$12750, B=$memory\instruction_memory$rdmux[0][10][116]$b$12751, Y=$memory\instruction_memory$rdmux[0][9][58]$a$11040
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][116]$a$12750 [7] 3'001 $memory\instruction_memory$rdmux[0][10][116]$a$12750 [5] 1'1 $memory\instruction_memory$rdmux[0][10][116]$a$12750 [7] $memory\instruction_memory$rdmux[0][10][116]$a$12750 [7] $memory\instruction_memory$rdmux[0][10][116]$a$12750 [5] 1'0 }, B={ 3'011 $memory\instruction_memory$rdmux[0][10][116]$b$12751 [5] $memory\instruction_memory$rdmux[0][10][116]$b$12751 [5] 1'0 $memory\instruction_memory$rdmux[0][10][116]$b$12751 [4] $memory\instruction_memory$rdmux[0][10][116]$b$12751 [4] 1'0 $memory\instruction_memory$rdmux[0][10][116]$b$12751 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][58]$a$11040 [28] $memory\instruction_memory$rdmux[0][9][58]$a$11040 [23] $memory\instruction_memory$rdmux[0][9][58]$a$11040 [21] $memory\instruction_memory$rdmux[0][9][58]$a$11040 [15] $memory\instruction_memory$rdmux[0][9][58]$a$11040 [13] $memory\instruction_memory$rdmux[0][9][58]$a$11040 [11] $memory\instruction_memory$rdmux[0][9][58]$a$11040 [9:7] $memory\instruction_memory$rdmux[0][9][58]$a$11040 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][58]$a$11040 [31:29] $memory\instruction_memory$rdmux[0][9][58]$a$11040 [27:24] $memory\instruction_memory$rdmux[0][9][58]$a$11040 [22] $memory\instruction_memory$rdmux[0][9][58]$a$11040 [20:16] $memory\instruction_memory$rdmux[0][9][58]$a$11040 [14] $memory\instruction_memory$rdmux[0][9][58]$a$11040 [12] $memory\instruction_memory$rdmux[0][9][58]$a$11040 [10] $memory\instruction_memory$rdmux[0][9][58]$a$11040 [6] $memory\instruction_memory$rdmux[0][9][58]$a$11040 [3:0] } = { $memory\instruction_memory$rdmux[0][9][58]$a$11040 [28] $memory\instruction_memory$rdmux[0][9][58]$a$11040 [28] $memory\instruction_memory$rdmux[0][9][58]$a$11040 [28] $memory\instruction_memory$rdmux[0][9][58]$a$11040 [9] $memory\instruction_memory$rdmux[0][9][58]$a$11040 [9] $memory\instruction_memory$rdmux[0][9][58]$a$11040 [4] $memory\instruction_memory$rdmux[0][9][58]$a$11040 [8] $memory\instruction_memory$rdmux[0][9][58]$a$11040 [21] $memory\instruction_memory$rdmux[0][9][58]$a$11040 [4] 1'0 $memory\instruction_memory$rdmux[0][9][58]$a$11040 [13] $memory\instruction_memory$rdmux[0][9][58]$a$11040 [15] $memory\instruction_memory$rdmux[0][9][58]$a$11040 [15] 2'00 $memory\instruction_memory$rdmux[0][9][58]$a$11040 [8] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][123]$12770:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][123]$a$12771, B=$memory\instruction_memory$rdmux[0][10][123]$b$12772, Y=$memory\instruction_memory$rdmux[0][9][61]$b$11050
      New ports: A={ $memory\instruction_memory$rdmux[0][10][123]$a$12771 [7] 2'10 $memory\instruction_memory$rdmux[0][10][123]$a$12771 [12] 2'01 $memory\instruction_memory$rdmux[0][10][123]$a$12771 [7] $memory\instruction_memory$rdmux[0][10][123]$a$12771 [7] }, B={ 2'10 $memory\instruction_memory$rdmux[0][10][123]$b$12772 [7] $memory\instruction_memory$rdmux[0][10][123]$b$12772 [7] $memory\instruction_memory$rdmux[0][10][123]$b$12772 [11] $memory\instruction_memory$rdmux[0][10][123]$b$12772 [7] 1'0 $memory\instruction_memory$rdmux[0][10][123]$b$12772 [7] }, Y={ $memory\instruction_memory$rdmux[0][9][61]$b$11050 [23] $memory\instruction_memory$rdmux[0][9][61]$b$11050 [16] $memory\instruction_memory$rdmux[0][9][61]$b$11050 [13:11] $memory\instruction_memory$rdmux[0][9][61]$b$11050 [9:7] }
      New connections: { $memory\instruction_memory$rdmux[0][9][61]$b$11050 [31:24] $memory\instruction_memory$rdmux[0][9][61]$b$11050 [22:17] $memory\instruction_memory$rdmux[0][9][61]$b$11050 [15:14] $memory\instruction_memory$rdmux[0][9][61]$b$11050 [10] $memory\instruction_memory$rdmux[0][9][61]$b$11050 [6:0] } = { $memory\instruction_memory$rdmux[0][9][61]$b$11050 [8] $memory\instruction_memory$rdmux[0][9][61]$b$11050 [8] $memory\instruction_memory$rdmux[0][9][61]$b$11050 [8] $memory\instruction_memory$rdmux[0][9][61]$b$11050 [8] $memory\instruction_memory$rdmux[0][9][61]$b$11050 [23] $memory\instruction_memory$rdmux[0][9][61]$b$11050 [23] $memory\instruction_memory$rdmux[0][9][61]$b$11050 [23] 5'11110 $memory\instruction_memory$rdmux[0][9][61]$b$11050 [9] $memory\instruction_memory$rdmux[0][9][61]$b$11050 [7] $memory\instruction_memory$rdmux[0][9][61]$b$11050 [9] $memory\instruction_memory$rdmux[0][9][61]$b$11050 [12] $memory\instruction_memory$rdmux[0][9][61]$b$11050 [9] 7'0010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][119]$12758:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][119]$a$12759, B=$memory\instruction_memory$rdmux[0][10][119]$b$12760, Y=$memory\instruction_memory$rdmux[0][9][59]$b$11044
      New ports: A={ $memory\instruction_memory$rdmux[0][10][119]$a$12759 [7] $memory\instruction_memory$rdmux[0][10][119]$a$12759 [5] 2'10 $memory\instruction_memory$rdmux[0][10][119]$a$12759 [7] $memory\instruction_memory$rdmux[0][10][119]$a$12759 [7] $memory\instruction_memory$rdmux[0][10][119]$a$12759 [5] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][119]$b$12760 [2] 1'0 $memory\instruction_memory$rdmux[0][10][119]$b$12760 [9] $memory\instruction_memory$rdmux[0][10][119]$b$12760 [9] $memory\instruction_memory$rdmux[0][10][119]$b$12760 [9] 2'01 $memory\instruction_memory$rdmux[0][10][119]$b$12760 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][59]$b$11044 [24] $memory\instruction_memory$rdmux[0][9][59]$b$11044 [15] $memory\instruction_memory$rdmux[0][9][59]$b$11044 [13] $memory\instruction_memory$rdmux[0][9][59]$b$11044 [11] $memory\instruction_memory$rdmux[0][9][59]$b$11044 [9] $memory\instruction_memory$rdmux[0][9][59]$b$11044 [7] $memory\instruction_memory$rdmux[0][9][59]$b$11044 [5] $memory\instruction_memory$rdmux[0][9][59]$b$11044 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][59]$b$11044 [31:25] $memory\instruction_memory$rdmux[0][9][59]$b$11044 [23:16] $memory\instruction_memory$rdmux[0][9][59]$b$11044 [14] $memory\instruction_memory$rdmux[0][9][59]$b$11044 [12] $memory\instruction_memory$rdmux[0][9][59]$b$11044 [10] $memory\instruction_memory$rdmux[0][9][59]$b$11044 [8] $memory\instruction_memory$rdmux[0][9][59]$b$11044 [6] $memory\instruction_memory$rdmux[0][9][59]$b$11044 [4:3] $memory\instruction_memory$rdmux[0][9][59]$b$11044 [1:0] } = { $memory\instruction_memory$rdmux[0][9][59]$b$11044 [9] $memory\instruction_memory$rdmux[0][9][59]$b$11044 [9] $memory\instruction_memory$rdmux[0][9][59]$b$11044 [9] $memory\instruction_memory$rdmux[0][9][59]$b$11044 [9] $memory\instruction_memory$rdmux[0][9][59]$b$11044 [9] $memory\instruction_memory$rdmux[0][9][59]$b$11044 [9] 1'0 $memory\instruction_memory$rdmux[0][9][59]$b$11044 [7] 4'0000 $memory\instruction_memory$rdmux[0][9][59]$b$11044 [13] $memory\instruction_memory$rdmux[0][9][59]$b$11044 [15] $memory\instruction_memory$rdmux[0][9][59]$b$11044 [15] 2'00 $memory\instruction_memory$rdmux[0][9][59]$b$11044 [9] $memory\instruction_memory$rdmux[0][9][59]$b$11044 [7] $memory\instruction_memory$rdmux[0][9][59]$b$11044 [2] 1'0 $memory\instruction_memory$rdmux[0][9][59]$b$11044 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][171]$12914:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][171]$a$12915, B=$memory\instruction_memory$rdmux[0][10][171]$b$12916, Y=$memory\instruction_memory$rdmux[0][9][85]$b$11122
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][171]$a$12915 [15] $memory\instruction_memory$rdmux[0][10][171]$a$12915 [15] 1'0 $memory\instruction_memory$rdmux[0][10][171]$a$12915 [2] 1'1 $memory\instruction_memory$rdmux[0][10][171]$a$12915 [2] $memory\instruction_memory$rdmux[0][10][171]$a$12915 [2] }, B={ $memory\instruction_memory$rdmux[0][10][171]$b$12916 [5] 2'10 $memory\instruction_memory$rdmux[0][10][171]$b$12916 [12] $memory\instruction_memory$rdmux[0][10][171]$b$12916 [12] 1'0 $memory\instruction_memory$rdmux[0][10][171]$b$12916 [5] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][85]$b$11122 [20] $memory\instruction_memory$rdmux[0][9][85]$b$11122 [16:14] $memory\instruction_memory$rdmux[0][9][85]$b$11122 [12] $memory\instruction_memory$rdmux[0][9][85]$b$11122 [7] $memory\instruction_memory$rdmux[0][9][85]$b$11122 [5] $memory\instruction_memory$rdmux[0][9][85]$b$11122 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][85]$b$11122 [31:21] $memory\instruction_memory$rdmux[0][9][85]$b$11122 [19:17] $memory\instruction_memory$rdmux[0][9][85]$b$11122 [13] $memory\instruction_memory$rdmux[0][9][85]$b$11122 [11:8] $memory\instruction_memory$rdmux[0][9][85]$b$11122 [6] $memory\instruction_memory$rdmux[0][9][85]$b$11122 [4:3] $memory\instruction_memory$rdmux[0][9][85]$b$11122 [1:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][9][85]$b$11122 [14] $memory\instruction_memory$rdmux[0][9][85]$b$11122 [20] $memory\instruction_memory$rdmux[0][9][85]$b$11122 [20] $memory\instruction_memory$rdmux[0][9][85]$b$11122 [20] 1'0 $memory\instruction_memory$rdmux[0][9][85]$b$11122 [16:15] 3'001 $memory\instruction_memory$rdmux[0][9][85]$b$11122 [7] 6'101011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][165]$12896:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][165]$a$12897, B=$memory\instruction_memory$rdmux[0][10][165]$b$12898, Y=$memory\instruction_memory$rdmux[0][9][82]$b$11113
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][165]$a$12897 [15] $memory\instruction_memory$rdmux[0][10][165]$a$12897 [15] 2'01 $memory\instruction_memory$rdmux[0][10][165]$a$12897 [2] 1'1 $memory\instruction_memory$rdmux[0][10][165]$a$12897 [2] }, B={ $memory\instruction_memory$rdmux[0][10][165]$b$12898 [4] 2'10 $memory\instruction_memory$rdmux[0][10][165]$b$12898 [14] 1'0 $memory\instruction_memory$rdmux[0][10][165]$b$12898 [4] $memory\instruction_memory$rdmux[0][10][165]$b$12898 [4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][82]$b$11113 [20] $memory\instruction_memory$rdmux[0][9][82]$b$11113 [16:14] $memory\instruction_memory$rdmux[0][9][82]$b$11113 [7] $memory\instruction_memory$rdmux[0][9][82]$b$11113 [5:4] $memory\instruction_memory$rdmux[0][9][82]$b$11113 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][82]$b$11113 [31:21] $memory\instruction_memory$rdmux[0][9][82]$b$11113 [19:17] $memory\instruction_memory$rdmux[0][9][82]$b$11113 [13:8] $memory\instruction_memory$rdmux[0][9][82]$b$11113 [6] $memory\instruction_memory$rdmux[0][9][82]$b$11113 [3] $memory\instruction_memory$rdmux[0][9][82]$b$11113 [1:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][9][82]$b$11113 [20] $memory\instruction_memory$rdmux[0][9][82]$b$11113 [20] $memory\instruction_memory$rdmux[0][9][82]$b$11113 [20] 1'0 $memory\instruction_memory$rdmux[0][9][82]$b$11113 [16:15] 1'0 $memory\instruction_memory$rdmux[0][9][82]$b$11113 [2] 2'01 $memory\instruction_memory$rdmux[0][9][82]$b$11113 [7] 5'10011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][108]$12725:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][108]$a$12726, B=$memory\instruction_memory$rdmux[0][10][108]$b$12727, Y=$memory\instruction_memory$rdmux[0][9][54]$a$11028
      New ports: A={ $memory\instruction_memory$rdmux[0][10][108]$a$12726 [5] 1'1 $memory\instruction_memory$rdmux[0][10][108]$a$12726 [15] $memory\instruction_memory$rdmux[0][10][108]$a$12726 [5] $memory\instruction_memory$rdmux[0][10][108]$a$12726 [5] $memory\instruction_memory$rdmux[0][10][108]$a$12726 [5] 2'10 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][108]$b$12727 [2] $memory\instruction_memory$rdmux[0][10][108]$b$12727 [2] $memory\instruction_memory$rdmux[0][10][108]$b$12727 [4] 1'1 $memory\instruction_memory$rdmux[0][10][108]$b$12727 [2] $memory\instruction_memory$rdmux[0][10][108]$b$12727 [4] $memory\instruction_memory$rdmux[0][10][108]$b$12727 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][54]$a$11028 [21] $memory\instruction_memory$rdmux[0][9][54]$a$11028 [17] $memory\instruction_memory$rdmux[0][9][54]$a$11028 [15] $memory\instruction_memory$rdmux[0][9][54]$a$11028 [9] $memory\instruction_memory$rdmux[0][9][54]$a$11028 [7] $memory\instruction_memory$rdmux[0][9][54]$a$11028 [5:4] $memory\instruction_memory$rdmux[0][9][54]$a$11028 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][54]$a$11028 [31:22] $memory\instruction_memory$rdmux[0][9][54]$a$11028 [20:18] $memory\instruction_memory$rdmux[0][9][54]$a$11028 [16] $memory\instruction_memory$rdmux[0][9][54]$a$11028 [14:10] $memory\instruction_memory$rdmux[0][9][54]$a$11028 [8] $memory\instruction_memory$rdmux[0][9][54]$a$11028 [6] $memory\instruction_memory$rdmux[0][9][54]$a$11028 [3] $memory\instruction_memory$rdmux[0][9][54]$a$11028 [1:0] } = { $memory\instruction_memory$rdmux[0][9][54]$a$11028 [2] 1'0 $memory\instruction_memory$rdmux[0][9][54]$a$11028 [2] $memory\instruction_memory$rdmux[0][9][54]$a$11028 [2] 1'0 $memory\instruction_memory$rdmux[0][9][54]$a$11028 [2] $memory\instruction_memory$rdmux[0][9][54]$a$11028 [2] 1'0 $memory\instruction_memory$rdmux[0][9][54]$a$11028 [21] $memory\instruction_memory$rdmux[0][9][54]$a$11028 [5] $memory\instruction_memory$rdmux[0][9][54]$a$11028 [5] $memory\instruction_memory$rdmux[0][9][54]$a$11028 [2] 2'11 $memory\instruction_memory$rdmux[0][9][54]$a$11028 [2] $memory\instruction_memory$rdmux[0][9][54]$a$11028 [2] $memory\instruction_memory$rdmux[0][9][54]$a$11028 [2] 1'0 $memory\instruction_memory$rdmux[0][9][54]$a$11028 [4] $memory\instruction_memory$rdmux[0][9][54]$a$11028 [4] $memory\instruction_memory$rdmux[0][9][54]$a$11028 [2] $memory\instruction_memory$rdmux[0][9][54]$a$11028 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][131]$12794:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][131]$a$12795, B=$memory\instruction_memory$rdmux[0][10][131]$b$12796, Y=$memory\instruction_memory$rdmux[0][9][65]$b$11062
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][131]$a$12795 [14] $memory\instruction_memory$rdmux[0][10][131]$a$12795 [9] 1'0 $memory\instruction_memory$rdmux[0][10][131]$a$12795 [14] 2'01 $memory\instruction_memory$rdmux[0][10][131]$a$12795 [9] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][131]$b$12796 [22] $memory\instruction_memory$rdmux[0][10][131]$b$12796 [22] $memory\instruction_memory$rdmux[0][10][131]$b$12796 [7] 2'11 $memory\instruction_memory$rdmux[0][10][131]$b$12796 [7] 2'00 $memory\instruction_memory$rdmux[0][10][131]$b$12796 [7] }, Y={ $memory\instruction_memory$rdmux[0][9][65]$b$11062 [23:22] $memory\instruction_memory$rdmux[0][9][65]$b$11062 [16:13] $memory\instruction_memory$rdmux[0][9][65]$b$11062 [10:9] $memory\instruction_memory$rdmux[0][9][65]$b$11062 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][9][65]$b$11062 [31:24] $memory\instruction_memory$rdmux[0][9][65]$b$11062 [21:17] $memory\instruction_memory$rdmux[0][9][65]$b$11062 [12:11] $memory\instruction_memory$rdmux[0][9][65]$b$11062 [8] $memory\instruction_memory$rdmux[0][9][65]$b$11062 [6:0] } = { $memory\instruction_memory$rdmux[0][9][65]$b$11062 [7] $memory\instruction_memory$rdmux[0][9][65]$b$11062 [7] $memory\instruction_memory$rdmux[0][9][65]$b$11062 [7] $memory\instruction_memory$rdmux[0][9][65]$b$11062 [7] $memory\instruction_memory$rdmux[0][9][65]$b$11062 [7] $memory\instruction_memory$rdmux[0][9][65]$b$11062 [7] 1'0 $memory\instruction_memory$rdmux[0][9][65]$b$11062 [13] $memory\instruction_memory$rdmux[0][9][65]$b$11062 [9] $memory\instruction_memory$rdmux[0][9][65]$b$11062 [7] 3'011 $memory\instruction_memory$rdmux[0][9][65]$b$11062 [9] 9'101100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][144]$12833:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][144]$a$12834, B=$memory\instruction_memory$rdmux[0][10][144]$b$12835, Y=$memory\instruction_memory$rdmux[0][9][72]$a$11082
      New ports: A={ 2'01 $memory\instruction_memory$rdmux[0][10][144]$a$12834 [5] $memory\instruction_memory$rdmux[0][10][144]$a$12834 [5] 1'0 $memory\instruction_memory$rdmux[0][10][144]$a$12834 [5:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][144]$b$12835 [4] 2'00 $memory\instruction_memory$rdmux[0][10][144]$b$12835 [4] 1'1 $memory\instruction_memory$rdmux[0][10][144]$b$12835 [2] $memory\instruction_memory$rdmux[0][10][144]$b$12835 [4] $memory\instruction_memory$rdmux[0][10][144]$b$12835 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][72]$a$11082 [21] $memory\instruction_memory$rdmux[0][9][72]$a$11082 [18] $memory\instruction_memory$rdmux[0][9][72]$a$11082 [11] $memory\instruction_memory$rdmux[0][9][72]$a$11082 [9] $memory\instruction_memory$rdmux[0][9][72]$a$11082 [7] $memory\instruction_memory$rdmux[0][9][72]$a$11082 [5:4] $memory\instruction_memory$rdmux[0][9][72]$a$11082 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][72]$a$11082 [31:22] $memory\instruction_memory$rdmux[0][9][72]$a$11082 [20:19] $memory\instruction_memory$rdmux[0][9][72]$a$11082 [17:12] $memory\instruction_memory$rdmux[0][9][72]$a$11082 [10] $memory\instruction_memory$rdmux[0][9][72]$a$11082 [8] $memory\instruction_memory$rdmux[0][9][72]$a$11082 [6] $memory\instruction_memory$rdmux[0][9][72]$a$11082 [3] $memory\instruction_memory$rdmux[0][9][72]$a$11082 [1:0] } = { 3'000 $memory\instruction_memory$rdmux[0][9][72]$a$11082 [2] $memory\instruction_memory$rdmux[0][9][72]$a$11082 [9] 1'0 $memory\instruction_memory$rdmux[0][9][72]$a$11082 [2] $memory\instruction_memory$rdmux[0][9][72]$a$11082 [7] $memory\instruction_memory$rdmux[0][9][72]$a$11082 [21] $memory\instruction_memory$rdmux[0][9][72]$a$11082 [7] 3'000 $memory\instruction_memory$rdmux[0][9][72]$a$11082 [11] 1'0 $memory\instruction_memory$rdmux[0][9][72]$a$11082 [11] 2'00 $memory\instruction_memory$rdmux[0][9][72]$a$11082 [4] $memory\instruction_memory$rdmux[0][9][72]$a$11082 [4] $memory\instruction_memory$rdmux[0][9][72]$a$11082 [5] $memory\instruction_memory$rdmux[0][9][72]$a$11082 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][154]$12863:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][154]$a$12864, B=$memory\instruction_memory$rdmux[0][10][154]$b$12865, Y=$memory\instruction_memory$rdmux[0][9][77]$a$11097
      New ports: A={ $memory\instruction_memory$rdmux[0][10][154]$a$12864 [7] 1'1 $memory\instruction_memory$rdmux[0][10][154]$a$12864 [7] 1'0 $memory\instruction_memory$rdmux[0][10][154]$a$12864 [5] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][154]$b$12865 [4] $memory\instruction_memory$rdmux[0][10][154]$b$12865 [5] 1'1 $memory\instruction_memory$rdmux[0][10][154]$b$12865 [5] $memory\instruction_memory$rdmux[0][10][154]$b$12865 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][77]$a$11097 [24:23] $memory\instruction_memory$rdmux[0][9][77]$a$11097 [7:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][77]$a$11097 [31:25] $memory\instruction_memory$rdmux[0][9][77]$a$11097 [22:8] $memory\instruction_memory$rdmux[0][9][77]$a$11097 [3:0] } = { $memory\instruction_memory$rdmux[0][9][77]$a$11097 [6:5] $memory\instruction_memory$rdmux[0][9][77]$a$11097 [6] $memory\instruction_memory$rdmux[0][9][77]$a$11097 [6] $memory\instruction_memory$rdmux[0][9][77]$a$11097 [24] $memory\instruction_memory$rdmux[0][9][77]$a$11097 [6] $memory\instruction_memory$rdmux[0][9][77]$a$11097 [6] $memory\instruction_memory$rdmux[0][9][77]$a$11097 [7] 3'100 $memory\instruction_memory$rdmux[0][9][77]$a$11097 [5] $memory\instruction_memory$rdmux[0][9][77]$a$11097 [5] $memory\instruction_memory$rdmux[0][9][77]$a$11097 [5] $memory\instruction_memory$rdmux[0][9][77]$a$11097 [5] $memory\instruction_memory$rdmux[0][9][77]$a$11097 [6] 1'0 $memory\instruction_memory$rdmux[0][9][77]$a$11097 [6] $memory\instruction_memory$rdmux[0][9][77]$a$11097 [6] $memory\instruction_memory$rdmux[0][9][77]$a$11097 [4] $memory\instruction_memory$rdmux[0][9][77]$a$11097 [4] $memory\instruction_memory$rdmux[0][9][77]$a$11097 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][167]$12902:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][167]$a$12903, B=$memory\instruction_memory$rdmux[0][10][167]$b$12904, Y=$memory\instruction_memory$rdmux[0][9][83]$b$11116
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][167]$a$12903 [12] $memory\instruction_memory$rdmux[0][10][167]$a$12903 [12] 1'0 $memory\instruction_memory$rdmux[0][10][167]$a$12903 [5] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][167]$b$12904 [14] $memory\instruction_memory$rdmux[0][10][167]$b$12904 [14] 1'0 $memory\instruction_memory$rdmux[0][10][167]$b$12904 [4] 1'0 $memory\instruction_memory$rdmux[0][10][167]$b$12904 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][83]$b$11116 [16] $memory\instruction_memory$rdmux[0][9][83]$b$11116 [14] $memory\instruction_memory$rdmux[0][9][83]$b$11116 [12] $memory\instruction_memory$rdmux[0][9][83]$b$11116 [9] $memory\instruction_memory$rdmux[0][9][83]$b$11116 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][83]$b$11116 [31:17] $memory\instruction_memory$rdmux[0][9][83]$b$11116 [15] $memory\instruction_memory$rdmux[0][9][83]$b$11116 [13] $memory\instruction_memory$rdmux[0][9][83]$b$11116 [11:10] $memory\instruction_memory$rdmux[0][9][83]$b$11116 [8:6] $memory\instruction_memory$rdmux[0][9][83]$b$11116 [3:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][9][83]$b$11116 [9] $memory\instruction_memory$rdmux[0][9][83]$b$11116 [4] $memory\instruction_memory$rdmux[0][9][83]$b$11116 [5] $memory\instruction_memory$rdmux[0][9][83]$b$11116 [5] $memory\instruction_memory$rdmux[0][9][83]$b$11116 [5] 1'0 $memory\instruction_memory$rdmux[0][9][83]$b$11116 [16] 12'000011000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][17]$12452:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][17]$a$12453, B=$memory\instruction_memory$rdmux[0][10][17]$b$12454, Y=$memory\instruction_memory$rdmux[0][9][8]$b$10891
      New ports: A={ $memory\instruction_memory$rdmux[0][10][17]$a$12453 [24] 2'11 $memory\instruction_memory$rdmux[0][10][17]$a$12453 [7] 2'00 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][17]$b$12454 [5] 2'00 $memory\instruction_memory$rdmux[0][10][17]$b$12454 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][8]$b$10891 [24] $memory\instruction_memory$rdmux[0][9][8]$b$10891 [9:7] $memory\instruction_memory$rdmux[0][9][8]$b$10891 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][8]$b$10891 [31:25] $memory\instruction_memory$rdmux[0][9][8]$b$10891 [23:10] $memory\instruction_memory$rdmux[0][9][8]$b$10891 [6] $memory\instruction_memory$rdmux[0][9][8]$b$10891 [3:0] } = { $memory\instruction_memory$rdmux[0][9][8]$b$10891 [8] $memory\instruction_memory$rdmux[0][9][8]$b$10891 [8] $memory\instruction_memory$rdmux[0][9][8]$b$10891 [9:8] $memory\instruction_memory$rdmux[0][9][8]$b$10891 [8] $memory\instruction_memory$rdmux[0][9][8]$b$10891 [8] 1'0 $memory\instruction_memory$rdmux[0][9][8]$b$10891 [9] $memory\instruction_memory$rdmux[0][9][8]$b$10891 [9] $memory\instruction_memory$rdmux[0][9][8]$b$10891 [5] 2'00 $memory\instruction_memory$rdmux[0][9][8]$b$10891 [9] $memory\instruction_memory$rdmux[0][9][8]$b$10891 [5] $memory\instruction_memory$rdmux[0][9][8]$b$10891 [5] $memory\instruction_memory$rdmux[0][9][8]$b$10891 [5] 1'0 $memory\instruction_memory$rdmux[0][9][8]$b$10891 [9] 2'00 $memory\instruction_memory$rdmux[0][9][8]$b$10891 [9] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][18]$12455:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][18]$a$12456, B=$memory\instruction_memory$rdmux[0][10][18]$b$12457, Y=$memory\instruction_memory$rdmux[0][9][9]$a$10893
      New ports: A={ 2'01 $memory\instruction_memory$rdmux[0][10][18]$a$12456 [10] $memory\instruction_memory$rdmux[0][10][18]$a$12456 [4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][18]$b$12457 [4] $memory\instruction_memory$rdmux[0][10][18]$b$12457 [4] 1'0 $memory\instruction_memory$rdmux[0][10][18]$b$12457 [4] $memory\instruction_memory$rdmux[0][10][18]$b$12457 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][9]$a$10893 [27] $memory\instruction_memory$rdmux[0][9][9]$a$10893 [16] $memory\instruction_memory$rdmux[0][9][9]$a$10893 [10] $memory\instruction_memory$rdmux[0][9][9]$a$10893 [4] $memory\instruction_memory$rdmux[0][9][9]$a$10893 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][9]$a$10893 [31:28] $memory\instruction_memory$rdmux[0][9][9]$a$10893 [26:17] $memory\instruction_memory$rdmux[0][9][9]$a$10893 [15:11] $memory\instruction_memory$rdmux[0][9][9]$a$10893 [9:5] $memory\instruction_memory$rdmux[0][9][9]$a$10893 [3] $memory\instruction_memory$rdmux[0][9][9]$a$10893 [1:0] } = { $memory\instruction_memory$rdmux[0][9][9]$a$10893 [27] $memory\instruction_memory$rdmux[0][9][9]$a$10893 [27] $memory\instruction_memory$rdmux[0][9][9]$a$10893 [27] $memory\instruction_memory$rdmux[0][9][9]$a$10893 [27] $memory\instruction_memory$rdmux[0][9][9]$a$10893 [4] $memory\instruction_memory$rdmux[0][9][9]$a$10893 [10] $memory\instruction_memory$rdmux[0][9][9]$a$10893 [10] $memory\instruction_memory$rdmux[0][9][9]$a$10893 [10] $memory\instruction_memory$rdmux[0][9][9]$a$10893 [10] 5'00000 $memory\instruction_memory$rdmux[0][9][9]$a$10893 [2] 1'0 $memory\instruction_memory$rdmux[0][9][9]$a$10893 [10] 3'000 $memory\instruction_memory$rdmux[0][9][9]$a$10893 [4] 1'0 $memory\instruction_memory$rdmux[0][9][9]$a$10893 [2] $memory\instruction_memory$rdmux[0][9][9]$a$10893 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][130]$12791:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][130]$a$12792, B=$memory\instruction_memory$rdmux[0][10][130]$b$12793, Y=$memory\instruction_memory$rdmux[0][9][65]$a$11061
      New ports: A={ $memory\instruction_memory$rdmux[0][10][130]$a$12792 [10] $memory\instruction_memory$rdmux[0][10][130]$a$12792 [10:9] $memory\instruction_memory$rdmux[0][10][130]$a$12792 [9] $memory\instruction_memory$rdmux[0][10][130]$a$12792 [10] $memory\instruction_memory$rdmux[0][10][130]$a$12792 [10:9] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][130]$b$12793 [7] 1'1 $memory\instruction_memory$rdmux[0][10][130]$b$12793 [7] $memory\instruction_memory$rdmux[0][10][130]$b$12793 [10] 1'0 $memory\instruction_memory$rdmux[0][10][130]$b$12793 [10] 1'0 $memory\instruction_memory$rdmux[0][10][130]$b$12793 [7] }, Y={ $memory\instruction_memory$rdmux[0][9][65]$a$11061 [25] $memory\instruction_memory$rdmux[0][9][65]$a$11061 [17] $memory\instruction_memory$rdmux[0][9][65]$a$11061 [15] $memory\instruction_memory$rdmux[0][9][65]$a$11061 [12:9] $memory\instruction_memory$rdmux[0][9][65]$a$11061 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][9][65]$a$11061 [31:26] $memory\instruction_memory$rdmux[0][9][65]$a$11061 [24:18] $memory\instruction_memory$rdmux[0][9][65]$a$11061 [16] $memory\instruction_memory$rdmux[0][9][65]$a$11061 [14:13] $memory\instruction_memory$rdmux[0][9][65]$a$11061 [8] $memory\instruction_memory$rdmux[0][9][65]$a$11061 [6:0] } = { $memory\instruction_memory$rdmux[0][9][65]$a$11061 [7] $memory\instruction_memory$rdmux[0][9][65]$a$11061 [7] $memory\instruction_memory$rdmux[0][9][65]$a$11061 [7] $memory\instruction_memory$rdmux[0][9][65]$a$11061 [7] $memory\instruction_memory$rdmux[0][9][65]$a$11061 [7] $memory\instruction_memory$rdmux[0][9][65]$a$11061 [15] 1'0 $memory\instruction_memory$rdmux[0][9][65]$a$11061 [11] $memory\instruction_memory$rdmux[0][9][65]$a$11061 [11] 1'0 $memory\instruction_memory$rdmux[0][9][65]$a$11061 [11] $memory\instruction_memory$rdmux[0][9][65]$a$11061 [9] $memory\instruction_memory$rdmux[0][9][65]$a$11061 [17] $memory\instruction_memory$rdmux[0][9][65]$a$11061 [7] 10'0001100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][40]$12521:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][40]$a$12522, B=$memory\instruction_memory$rdmux[0][10][40]$b$12523, Y=$memory\instruction_memory$rdmux[0][9][20]$a$10926
      New ports: A={ $memory\instruction_memory$rdmux[0][10][40]$a$12522 [24] 1'0 $memory\instruction_memory$rdmux[0][10][40]$a$12522 [24] 1'1 $memory\instruction_memory$rdmux[0][10][40]$a$12522 [15] 3'110 }, B={ $memory\instruction_memory$rdmux[0][10][40]$b$12523 [8] 2'10 $memory\instruction_memory$rdmux[0][10][40]$b$12523 [5] $memory\instruction_memory$rdmux[0][10][40]$b$12523 [5] $memory\instruction_memory$rdmux[0][10][40]$b$12523 [8] 1'0 $memory\instruction_memory$rdmux[0][10][40]$b$12523 [5] }, Y={ $memory\instruction_memory$rdmux[0][9][20]$a$10926 [26:23] $memory\instruction_memory$rdmux[0][9][20]$a$10926 [15] $memory\instruction_memory$rdmux[0][9][20]$a$10926 [8:7] $memory\instruction_memory$rdmux[0][9][20]$a$10926 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][9][20]$a$10926 [31:27] $memory\instruction_memory$rdmux[0][9][20]$a$10926 [22:16] $memory\instruction_memory$rdmux[0][9][20]$a$10926 [14:9] $memory\instruction_memory$rdmux[0][9][20]$a$10926 [6] $memory\instruction_memory$rdmux[0][9][20]$a$10926 [4:0] } = { $memory\instruction_memory$rdmux[0][9][20]$a$10926 [26] $memory\instruction_memory$rdmux[0][9][20]$a$10926 [26] $memory\instruction_memory$rdmux[0][9][20]$a$10926 [8] $memory\instruction_memory$rdmux[0][9][20]$a$10926 [26] $memory\instruction_memory$rdmux[0][9][20]$a$10926 [26] 1'1 $memory\instruction_memory$rdmux[0][9][20]$a$10926 [5] 3'001 $memory\instruction_memory$rdmux[0][9][20]$a$10926 [15] $memory\instruction_memory$rdmux[0][9][20]$a$10926 [15] $memory\instruction_memory$rdmux[0][9][20]$a$10926 [5] $memory\instruction_memory$rdmux[0][9][20]$a$10926 [8] $memory\instruction_memory$rdmux[0][9][20]$a$10926 [5] 1'0 $memory\instruction_memory$rdmux[0][9][20]$a$10926 [8] $memory\instruction_memory$rdmux[0][9][20]$a$10926 [8] $memory\instruction_memory$rdmux[0][9][20]$a$10926 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][46]$12539:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][46]$a$12540, B=$memory\instruction_memory$rdmux[0][10][46]$b$12541, Y=$memory\instruction_memory$rdmux[0][9][23]$a$10935
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][46]$a$12540 [4] 2'00 $memory\instruction_memory$rdmux[0][10][46]$a$12540 [2] $memory\instruction_memory$rdmux[0][10][46]$a$12540 [4] $memory\instruction_memory$rdmux[0][10][46]$a$12540 [2] }, B={ $memory\instruction_memory$rdmux[0][10][46]$b$12541 [23] 2'11 $memory\instruction_memory$rdmux[0][10][46]$b$12541 [9] 3'100 }, Y={ $memory\instruction_memory$rdmux[0][9][23]$a$10935 [23] $memory\instruction_memory$rdmux[0][9][23]$a$10935 [16] $memory\instruction_memory$rdmux[0][9][23]$a$10935 [10:9] $memory\instruction_memory$rdmux[0][9][23]$a$10935 [5:4] $memory\instruction_memory$rdmux[0][9][23]$a$10935 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][23]$a$10935 [31:24] $memory\instruction_memory$rdmux[0][9][23]$a$10935 [22:17] $memory\instruction_memory$rdmux[0][9][23]$a$10935 [15:11] $memory\instruction_memory$rdmux[0][9][23]$a$10935 [8:6] $memory\instruction_memory$rdmux[0][9][23]$a$10935 [3] $memory\instruction_memory$rdmux[0][9][23]$a$10935 [1:0] } = { $memory\instruction_memory$rdmux[0][9][23]$a$10935 [4] $memory\instruction_memory$rdmux[0][9][23]$a$10935 [4] $memory\instruction_memory$rdmux[0][9][23]$a$10935 [4] $memory\instruction_memory$rdmux[0][9][23]$a$10935 [4] $memory\instruction_memory$rdmux[0][9][23]$a$10935 [4] $memory\instruction_memory$rdmux[0][9][23]$a$10935 [4] $memory\instruction_memory$rdmux[0][9][23]$a$10935 [10] $memory\instruction_memory$rdmux[0][9][23]$a$10935 [4] 2'00 $memory\instruction_memory$rdmux[0][9][23]$a$10935 [9] 3'000 $memory\instruction_memory$rdmux[0][9][23]$a$10935 [2] 1'0 $memory\instruction_memory$rdmux[0][9][23]$a$10935 [10] 2'00 $memory\instruction_memory$rdmux[0][9][23]$a$10935 [4] 1'0 $memory\instruction_memory$rdmux[0][9][23]$a$10935 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][50]$12551:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][50]$a$12552, B=$memory\instruction_memory$rdmux[0][10][50]$b$12553, Y=$memory\instruction_memory$rdmux[0][9][25]$a$10941
      New ports: A={ $memory\instruction_memory$rdmux[0][10][50]$a$12552 [7] $memory\instruction_memory$rdmux[0][10][50]$a$12552 [7] 3'000 $memory\instruction_memory$rdmux[0][10][50]$a$12552 [7] $memory\instruction_memory$rdmux[0][10][50]$a$12552 [2] $memory\instruction_memory$rdmux[0][10][50]$a$12552 [2] $memory\instruction_memory$rdmux[0][10][50]$a$12552 [7] $memory\instruction_memory$rdmux[0][10][50]$a$12552 [2] $memory\instruction_memory$rdmux[0][10][50]$a$12552 [2] }, B={ $memory\instruction_memory$rdmux[0][10][50]$b$12553 [8] 2'11 $memory\instruction_memory$rdmux[0][10][50]$b$12553 [8:7] 1'0 $memory\instruction_memory$rdmux[0][10][50]$b$12553 [7] $memory\instruction_memory$rdmux[0][10][50]$b$12553 [8:7] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][25]$a$10941 [28] $memory\instruction_memory$rdmux[0][9][25]$a$10941 [18:15] $memory\instruction_memory$rdmux[0][9][25]$a$10941 [13:12] $memory\instruction_memory$rdmux[0][9][25]$a$10941 [8:7] $memory\instruction_memory$rdmux[0][9][25]$a$10941 [4] $memory\instruction_memory$rdmux[0][9][25]$a$10941 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][25]$a$10941 [31:29] $memory\instruction_memory$rdmux[0][9][25]$a$10941 [27:19] $memory\instruction_memory$rdmux[0][9][25]$a$10941 [14] $memory\instruction_memory$rdmux[0][9][25]$a$10941 [11:9] $memory\instruction_memory$rdmux[0][9][25]$a$10941 [6:5] $memory\instruction_memory$rdmux[0][9][25]$a$10941 [3] $memory\instruction_memory$rdmux[0][9][25]$a$10941 [1:0] } = { $memory\instruction_memory$rdmux[0][9][25]$a$10941 [13] $memory\instruction_memory$rdmux[0][9][25]$a$10941 [13] $memory\instruction_memory$rdmux[0][9][25]$a$10941 [13] $memory\instruction_memory$rdmux[0][9][25]$a$10941 [13] $memory\instruction_memory$rdmux[0][9][25]$a$10941 [13] $memory\instruction_memory$rdmux[0][9][25]$a$10941 [13] 1'0 $memory\instruction_memory$rdmux[0][9][25]$a$10941 [13] $memory\instruction_memory$rdmux[0][9][25]$a$10941 [13] $memory\instruction_memory$rdmux[0][9][25]$a$10941 [15] 7'0000110 $memory\instruction_memory$rdmux[0][9][25]$a$10941 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][162]$12887:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][162]$a$12888, B=$memory\instruction_memory$rdmux[0][10][162]$b$12889, Y=$memory\instruction_memory$rdmux[0][9][81]$a$11109
      New ports: A={ $memory\instruction_memory$rdmux[0][10][162]$a$12888 [7] 1'1 $memory\instruction_memory$rdmux[0][10][162]$a$12888 [7] $memory\instruction_memory$rdmux[0][10][162]$a$12888 [7] 3'100 }, B={ $memory\instruction_memory$rdmux[0][10][162]$b$12889 [3] $memory\instruction_memory$rdmux[0][10][162]$b$12889 [3] $memory\instruction_memory$rdmux[0][10][162]$b$12889 [4] 1'0 $memory\instruction_memory$rdmux[0][10][162]$b$12889 [4:3] 1'1 }, Y={ $memory\instruction_memory$rdmux[0][9][81]$a$11109 [13:12] $memory\instruction_memory$rdmux[0][9][81]$a$11109 [8:7] $memory\instruction_memory$rdmux[0][9][81]$a$11109 [4:2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][81]$a$11109 [31:14] $memory\instruction_memory$rdmux[0][9][81]$a$11109 [11:9] $memory\instruction_memory$rdmux[0][9][81]$a$11109 [6:5] $memory\instruction_memory$rdmux[0][9][81]$a$11109 [1:0] } = { $memory\instruction_memory$rdmux[0][9][81]$a$11109 [3] $memory\instruction_memory$rdmux[0][9][81]$a$11109 [3] $memory\instruction_memory$rdmux[0][9][81]$a$11109 [3] $memory\instruction_memory$rdmux[0][9][81]$a$11109 [3] $memory\instruction_memory$rdmux[0][9][81]$a$11109 [7] $memory\instruction_memory$rdmux[0][9][81]$a$11109 [7] $memory\instruction_memory$rdmux[0][9][81]$a$11109 [13] $memory\instruction_memory$rdmux[0][9][81]$a$11109 [7] $memory\instruction_memory$rdmux[0][9][81]$a$11109 [4] $memory\instruction_memory$rdmux[0][9][81]$a$11109 [13] $memory\instruction_memory$rdmux[0][9][81]$a$11109 [7] $memory\instruction_memory$rdmux[0][9][81]$a$11109 [12] $memory\instruction_memory$rdmux[0][9][81]$a$11109 [3] $memory\instruction_memory$rdmux[0][9][81]$a$11109 [12] $memory\instruction_memory$rdmux[0][9][81]$a$11109 [13] $memory\instruction_memory$rdmux[0][9][81]$a$11109 [13] $memory\instruction_memory$rdmux[0][9][81]$a$11109 [3] $memory\instruction_memory$rdmux[0][9][81]$a$11109 [12] 1'0 $memory\instruction_memory$rdmux[0][9][81]$a$11109 [4] $memory\instruction_memory$rdmux[0][9][81]$a$11109 [7] $memory\instruction_memory$rdmux[0][9][81]$a$11109 [3:2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][74]$12623:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][74]$a$12624, B=$memory\instruction_memory$rdmux[0][10][74]$b$12625, Y=$memory\instruction_memory$rdmux[0][9][37]$a$10977
      New ports: A={ $memory\instruction_memory$rdmux[0][10][74]$a$12624 [5] $memory\instruction_memory$rdmux[0][10][74]$a$12624 [5] 2'11 $memory\instruction_memory$rdmux[0][10][74]$a$12624 [8] 1'1 $memory\instruction_memory$rdmux[0][10][74]$a$12624 [8] 2'00 $memory\instruction_memory$rdmux[0][10][74]$a$12624 [5] 1'0 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][74]$b$12625 [4] $memory\instruction_memory$rdmux[0][10][74]$b$12625 [5] 2'01 $memory\instruction_memory$rdmux[0][10][74]$b$12625 [4] $memory\instruction_memory$rdmux[0][10][74]$b$12625 [4] 1'1 $memory\instruction_memory$rdmux[0][10][74]$b$12625 [5] $memory\instruction_memory$rdmux[0][10][74]$b$12625 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][37]$a$10977 [21:20] $memory\instruction_memory$rdmux[0][9][37]$a$10977 [18] $memory\instruction_memory$rdmux[0][9][37]$a$10977 [13] $memory\instruction_memory$rdmux[0][9][37]$a$10977 [10:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][37]$a$10977 [31:22] $memory\instruction_memory$rdmux[0][9][37]$a$10977 [19] $memory\instruction_memory$rdmux[0][9][37]$a$10977 [17:14] $memory\instruction_memory$rdmux[0][9][37]$a$10977 [12:11] $memory\instruction_memory$rdmux[0][9][37]$a$10977 [3:0] } = { $memory\instruction_memory$rdmux[0][9][37]$a$10977 [18] $memory\instruction_memory$rdmux[0][9][37]$a$10977 [18] $memory\instruction_memory$rdmux[0][9][37]$a$10977 [18] $memory\instruction_memory$rdmux[0][9][37]$a$10977 [18] $memory\instruction_memory$rdmux[0][9][37]$a$10977 [18] $memory\instruction_memory$rdmux[0][9][37]$a$10977 [9] 1'1 $memory\instruction_memory$rdmux[0][9][37]$a$10977 [4] $memory\instruction_memory$rdmux[0][9][37]$a$10977 [21] 2'10 $memory\instruction_memory$rdmux[0][9][37]$a$10977 [6] $memory\instruction_memory$rdmux[0][9][37]$a$10977 [6] $memory\instruction_memory$rdmux[0][9][37]$a$10977 [6] $memory\instruction_memory$rdmux[0][9][37]$a$10977 [6] $memory\instruction_memory$rdmux[0][9][37]$a$10977 [6] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][69]$12608:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][69]$a$12609, B=$memory\instruction_memory$rdmux[0][10][69]$b$12610, Y=$memory\instruction_memory$rdmux[0][9][34]$b$10969
      New ports: A={ $memory\instruction_memory$rdmux[0][10][69]$a$12609 [7] 2'01 $memory\instruction_memory$rdmux[0][10][69]$a$12609 [7] $memory\instruction_memory$rdmux[0][10][69]$a$12609 [7] $memory\instruction_memory$rdmux[0][10][69]$a$12609 [7] 1'0 $memory\instruction_memory$rdmux[0][10][69]$a$12609 [2] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][69]$b$12610 [13] $memory\instruction_memory$rdmux[0][10][69]$b$12610 [13] $memory\instruction_memory$rdmux[0][10][69]$b$12610 [13] 1'1 $memory\instruction_memory$rdmux[0][10][69]$b$12610 [4] $memory\instruction_memory$rdmux[0][10][69]$b$12610 [4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][34]$b$10969 [25] $memory\instruction_memory$rdmux[0][9][34]$b$10969 [23:22] $memory\instruction_memory$rdmux[0][9][34]$b$10969 [13] $memory\instruction_memory$rdmux[0][9][34]$b$10969 [8:7] $memory\instruction_memory$rdmux[0][9][34]$b$10969 [4] $memory\instruction_memory$rdmux[0][9][34]$b$10969 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][34]$b$10969 [31:26] $memory\instruction_memory$rdmux[0][9][34]$b$10969 [24] $memory\instruction_memory$rdmux[0][9][34]$b$10969 [21:14] $memory\instruction_memory$rdmux[0][9][34]$b$10969 [12:9] $memory\instruction_memory$rdmux[0][9][34]$b$10969 [6:5] $memory\instruction_memory$rdmux[0][9][34]$b$10969 [3] $memory\instruction_memory$rdmux[0][9][34]$b$10969 [1:0] } = { $memory\instruction_memory$rdmux[0][9][34]$b$10969 [13] $memory\instruction_memory$rdmux[0][9][34]$b$10969 [13] $memory\instruction_memory$rdmux[0][9][34]$b$10969 [13] $memory\instruction_memory$rdmux[0][9][34]$b$10969 [13] $memory\instruction_memory$rdmux[0][9][34]$b$10969 [13] $memory\instruction_memory$rdmux[0][9][34]$b$10969 [22] $memory\instruction_memory$rdmux[0][9][34]$b$10969 [2] $memory\instruction_memory$rdmux[0][9][34]$b$10969 [4] 2'00 $memory\instruction_memory$rdmux[0][9][34]$b$10969 [8] $memory\instruction_memory$rdmux[0][9][34]$b$10969 [4] $memory\instruction_memory$rdmux[0][9][34]$b$10969 [4] $memory\instruction_memory$rdmux[0][9][34]$b$10969 [4] 1'0 $memory\instruction_memory$rdmux[0][9][34]$b$10969 [4] 1'0 $memory\instruction_memory$rdmux[0][9][34]$b$10969 [8] $memory\instruction_memory$rdmux[0][9][34]$b$10969 [8] $memory\instruction_memory$rdmux[0][9][34]$b$10969 [2] $memory\instruction_memory$rdmux[0][9][34]$b$10969 [2] $memory\instruction_memory$rdmux[0][9][34]$b$10969 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][73]$12620:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][73]$a$12621, B=$memory\instruction_memory$rdmux[0][10][73]$b$12622, Y=$memory\instruction_memory$rdmux[0][9][36]$b$10975
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][73]$a$12621 [4] $memory\instruction_memory$rdmux[0][10][73]$a$12621 [4] 1'1 $memory\instruction_memory$rdmux[0][10][73]$a$12621 [13] $memory\instruction_memory$rdmux[0][10][73]$a$12621 [13] $memory\instruction_memory$rdmux[0][10][73]$a$12621 [4] 1'1 $memory\instruction_memory$rdmux[0][10][73]$a$12621 [4] }, B={ $memory\instruction_memory$rdmux[0][10][73]$b$12622 [13] $memory\instruction_memory$rdmux[0][10][73]$b$12622 [13] 1'0 $memory\instruction_memory$rdmux[0][10][73]$b$12622 [4] $memory\instruction_memory$rdmux[0][10][73]$b$12622 [4] $memory\instruction_memory$rdmux[0][10][73]$b$12622 [13] 2'10 $memory\instruction_memory$rdmux[0][10][73]$b$12622 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][36]$b$10975 [25] $memory\instruction_memory$rdmux[0][9][36]$b$10975 [22:21] $memory\instruction_memory$rdmux[0][9][36]$b$10975 [16:15] $memory\instruction_memory$rdmux[0][9][36]$b$10975 [13] $memory\instruction_memory$rdmux[0][9][36]$b$10975 [7] $memory\instruction_memory$rdmux[0][9][36]$b$10975 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][36]$b$10975 [31:26] $memory\instruction_memory$rdmux[0][9][36]$b$10975 [24:23] $memory\instruction_memory$rdmux[0][9][36]$b$10975 [20:17] $memory\instruction_memory$rdmux[0][9][36]$b$10975 [14] $memory\instruction_memory$rdmux[0][9][36]$b$10975 [12:8] $memory\instruction_memory$rdmux[0][9][36]$b$10975 [6] $memory\instruction_memory$rdmux[0][9][36]$b$10975 [3:0] } = { $memory\instruction_memory$rdmux[0][9][36]$b$10975 [25] $memory\instruction_memory$rdmux[0][9][36]$b$10975 [25] $memory\instruction_memory$rdmux[0][9][36]$b$10975 [25] $memory\instruction_memory$rdmux[0][9][36]$b$10975 [25] $memory\instruction_memory$rdmux[0][9][36]$b$10975 [25] $memory\instruction_memory$rdmux[0][9][36]$b$10975 [25] 1'0 $memory\instruction_memory$rdmux[0][9][36]$b$10975 [21] $memory\instruction_memory$rdmux[0][9][36]$b$10975 [4] 2'01 $memory\instruction_memory$rdmux[0][9][36]$b$10975 [16] 3'000 $memory\instruction_memory$rdmux[0][9][36]$b$10975 [7] $memory\instruction_memory$rdmux[0][9][36]$b$10975 [7] $memory\instruction_memory$rdmux[0][9][36]$b$10975 [7] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][135]$12806:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][135]$a$12807, B=$memory\instruction_memory$rdmux[0][10][135]$b$12808, Y=$memory\instruction_memory$rdmux[0][9][67]$b$11068
      New ports: A={ $memory\instruction_memory$rdmux[0][10][135]$a$12807 [2] 2'00 $memory\instruction_memory$rdmux[0][10][135]$a$12807 [8] $memory\instruction_memory$rdmux[0][10][135]$a$12807 [8] 1'0 $memory\instruction_memory$rdmux[0][10][135]$a$12807 [2] }, B={ 2'11 $memory\instruction_memory$rdmux[0][10][135]$b$12808 [12] $memory\instruction_memory$rdmux[0][10][135]$b$12808 [12] 1'1 $memory\instruction_memory$rdmux[0][10][135]$b$12808 [7] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][67]$b$11068 [23] $memory\instruction_memory$rdmux[0][9][67]$b$11068 [17] $memory\instruction_memory$rdmux[0][9][67]$b$11068 [13:12] $memory\instruction_memory$rdmux[0][9][67]$b$11068 [8:7] $memory\instruction_memory$rdmux[0][9][67]$b$11068 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][67]$b$11068 [31:24] $memory\instruction_memory$rdmux[0][9][67]$b$11068 [22:18] $memory\instruction_memory$rdmux[0][9][67]$b$11068 [16:14] $memory\instruction_memory$rdmux[0][9][67]$b$11068 [11:9] $memory\instruction_memory$rdmux[0][9][67]$b$11068 [6:3] $memory\instruction_memory$rdmux[0][9][67]$b$11068 [1:0] } = { $memory\instruction_memory$rdmux[0][9][67]$b$11068 [7] $memory\instruction_memory$rdmux[0][9][67]$b$11068 [7] $memory\instruction_memory$rdmux[0][9][67]$b$11068 [7] $memory\instruction_memory$rdmux[0][9][67]$b$11068 [7] $memory\instruction_memory$rdmux[0][9][67]$b$11068 [17] $memory\instruction_memory$rdmux[0][9][67]$b$11068 [17] $memory\instruction_memory$rdmux[0][9][67]$b$11068 [17] $memory\instruction_memory$rdmux[0][9][67]$b$11068 [8] $memory\instruction_memory$rdmux[0][9][67]$b$11068 [8] $memory\instruction_memory$rdmux[0][9][67]$b$11068 [8] $memory\instruction_memory$rdmux[0][9][67]$b$11068 [8] 1'0 $memory\instruction_memory$rdmux[0][9][67]$b$11068 [8] $memory\instruction_memory$rdmux[0][9][67]$b$11068 [12] 1'0 $memory\instruction_memory$rdmux[0][9][67]$b$11068 [12] 4'0110 $memory\instruction_memory$rdmux[0][9][67]$b$11068 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][91]$12674:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][91]$a$12675, B=$memory\instruction_memory$rdmux[0][10][91]$b$12676, Y=$memory\instruction_memory$rdmux[0][9][45]$b$11002
      New ports: A={ $memory\instruction_memory$rdmux[0][10][91]$a$12675 [4] 1'1 $memory\instruction_memory$rdmux[0][10][91]$a$12675 [4] $memory\instruction_memory$rdmux[0][10][91]$a$12675 [4] 1'1 $memory\instruction_memory$rdmux[0][10][91]$a$12675 [4:3] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][91]$b$12676 [24] $memory\instruction_memory$rdmux[0][10][91]$b$12676 [24] $memory\instruction_memory$rdmux[0][10][91]$b$12676 [7] 1'0 $memory\instruction_memory$rdmux[0][10][91]$b$12676 [7] 3'100 }, Y={ $memory\instruction_memory$rdmux[0][9][45]$b$11002 [29] $memory\instruction_memory$rdmux[0][9][45]$b$11002 [24:23] $memory\instruction_memory$rdmux[0][9][45]$b$11002 [21] $memory\instruction_memory$rdmux[0][9][45]$b$11002 [7] $memory\instruction_memory$rdmux[0][9][45]$b$11002 [4:2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][45]$b$11002 [31:30] $memory\instruction_memory$rdmux[0][9][45]$b$11002 [28:25] $memory\instruction_memory$rdmux[0][9][45]$b$11002 [22] $memory\instruction_memory$rdmux[0][9][45]$b$11002 [20:8] $memory\instruction_memory$rdmux[0][9][45]$b$11002 [6:5] $memory\instruction_memory$rdmux[0][9][45]$b$11002 [1:0] } = { $memory\instruction_memory$rdmux[0][9][45]$b$11002 [24] 2'11 $memory\instruction_memory$rdmux[0][9][45]$b$11002 [4] $memory\instruction_memory$rdmux[0][9][45]$b$11002 [4] $memory\instruction_memory$rdmux[0][9][45]$b$11002 [24] $memory\instruction_memory$rdmux[0][9][45]$b$11002 [7] $memory\instruction_memory$rdmux[0][9][45]$b$11002 [2] $memory\instruction_memory$rdmux[0][9][45]$b$11002 [2] 1'1 $memory\instruction_memory$rdmux[0][9][45]$b$11002 [7] $memory\instruction_memory$rdmux[0][9][45]$b$11002 [7] $memory\instruction_memory$rdmux[0][9][45]$b$11002 [7] $memory\instruction_memory$rdmux[0][9][45]$b$11002 [2] $memory\instruction_memory$rdmux[0][9][45]$b$11002 [2] $memory\instruction_memory$rdmux[0][9][45]$b$11002 [2] 1'0 $memory\instruction_memory$rdmux[0][9][45]$b$11002 [4] $memory\instruction_memory$rdmux[0][9][45]$b$11002 [4] $memory\instruction_memory$rdmux[0][9][45]$b$11002 [4:2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][61]$12584:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][61]$a$12585, B=$memory\instruction_memory$rdmux[0][10][61]$b$12586, Y=$memory\instruction_memory$rdmux[0][9][30]$b$10957
      New ports: A={ 2'01 $memory\instruction_memory$rdmux[0][10][61]$a$12585 [4] 1'1 $memory\instruction_memory$rdmux[0][10][61]$a$12585 [7] $memory\instruction_memory$rdmux[0][10][61]$a$12585 [4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][61]$b$12586 [4] 2'00 $memory\instruction_memory$rdmux[0][10][61]$b$12586 [4] 1'0 $memory\instruction_memory$rdmux[0][10][61]$b$12586 [4] $memory\instruction_memory$rdmux[0][10][61]$b$12586 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][30]$b$10957 [26:24] $memory\instruction_memory$rdmux[0][9][30]$b$10957 [16] $memory\instruction_memory$rdmux[0][9][30]$b$10957 [7] $memory\instruction_memory$rdmux[0][9][30]$b$10957 [4] $memory\instruction_memory$rdmux[0][9][30]$b$10957 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][30]$b$10957 [31:27] $memory\instruction_memory$rdmux[0][9][30]$b$10957 [23:17] $memory\instruction_memory$rdmux[0][9][30]$b$10957 [15:8] $memory\instruction_memory$rdmux[0][9][30]$b$10957 [6:5] $memory\instruction_memory$rdmux[0][9][30]$b$10957 [3] $memory\instruction_memory$rdmux[0][9][30]$b$10957 [1:0] } = { $memory\instruction_memory$rdmux[0][9][30]$b$10957 [26] $memory\instruction_memory$rdmux[0][9][30]$b$10957 [26] $memory\instruction_memory$rdmux[0][9][30]$b$10957 [26] $memory\instruction_memory$rdmux[0][9][30]$b$10957 [26] $memory\instruction_memory$rdmux[0][9][30]$b$10957 [26] 1'0 $memory\instruction_memory$rdmux[0][9][30]$b$10957 [7] 5'00000 $memory\instruction_memory$rdmux[0][9][30]$b$10957 [2] 1'0 $memory\instruction_memory$rdmux[0][9][30]$b$10957 [7] 2'00 $memory\instruction_memory$rdmux[0][9][30]$b$10957 [7] 1'0 $memory\instruction_memory$rdmux[0][9][30]$b$10957 [4] $memory\instruction_memory$rdmux[0][9][30]$b$10957 [2] $memory\instruction_memory$rdmux[0][9][30]$b$10957 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][0]$12401:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][0]$a$12402, B=$memory\instruction_memory$rdmux[0][10][0]$b$12403, Y=$memory\instruction_memory$rdmux[0][9][0]$a$10866
      New ports: A={ 2'00 $memory\instruction_memory$rdmux[0][10][0]$a$12402 [2] $memory\instruction_memory$rdmux[0][10][0]$a$12402 [2] 2'10 $memory\instruction_memory$rdmux[0][10][0]$a$12402 [2] }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [4] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [4] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [4] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [2] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][0]$a$10866 [30] $memory\instruction_memory$rdmux[0][9][0]$a$10866 [16] $memory\instruction_memory$rdmux[0][9][0]$a$10866 [12] $memory\instruction_memory$rdmux[0][9][0]$a$10866 [8] $memory\instruction_memory$rdmux[0][9][0]$a$10866 [4:2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][0]$a$10866 [31] $memory\instruction_memory$rdmux[0][9][0]$a$10866 [29:17] $memory\instruction_memory$rdmux[0][9][0]$a$10866 [15:13] $memory\instruction_memory$rdmux[0][9][0]$a$10866 [11:9] $memory\instruction_memory$rdmux[0][9][0]$a$10866 [7:5] $memory\instruction_memory$rdmux[0][9][0]$a$10866 [1:0] } = { 3'000 $memory\instruction_memory$rdmux[0][9][0]$a$10866 [3] $memory\instruction_memory$rdmux[0][9][0]$a$10866 [3] $memory\instruction_memory$rdmux[0][9][0]$a$10866 [3] $memory\instruction_memory$rdmux[0][9][0]$a$10866 [3] $memory\instruction_memory$rdmux[0][9][0]$a$10866 [3] $memory\instruction_memory$rdmux[0][9][0]$a$10866 [3] 12'000000000000 $memory\instruction_memory$rdmux[0][9][0]$a$10866 [3:2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][48]$12545:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][48]$a$12546, B=$memory\instruction_memory$rdmux[0][10][48]$b$12547, Y=$memory\instruction_memory$rdmux[0][9][24]$a$10938
      New ports: A={ 2'01 $memory\instruction_memory$rdmux[0][10][48]$a$12546 [20] 3'110 $memory\instruction_memory$rdmux[0][10][48]$a$12546 [9] 1'0 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][48]$b$12547 [2] 1'0 $memory\instruction_memory$rdmux[0][10][48]$b$12547 [9] 1'0 $memory\instruction_memory$rdmux[0][10][48]$b$12547 [9] $memory\instruction_memory$rdmux[0][10][48]$b$12547 [9] $memory\instruction_memory$rdmux[0][10][48]$b$12547 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][24]$a$10938 [25] $memory\instruction_memory$rdmux[0][9][24]$a$10938 [22] $memory\instruction_memory$rdmux[0][9][24]$a$10938 [20] $memory\instruction_memory$rdmux[0][9][24]$a$10938 [13] $memory\instruction_memory$rdmux[0][9][24]$a$10938 [11:9] $memory\instruction_memory$rdmux[0][9][24]$a$10938 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][24]$a$10938 [31:26] $memory\instruction_memory$rdmux[0][9][24]$a$10938 [24:23] $memory\instruction_memory$rdmux[0][9][24]$a$10938 [21] $memory\instruction_memory$rdmux[0][9][24]$a$10938 [19:14] $memory\instruction_memory$rdmux[0][9][24]$a$10938 [12] $memory\instruction_memory$rdmux[0][9][24]$a$10938 [8:3] $memory\instruction_memory$rdmux[0][9][24]$a$10938 [1:0] } = { $memory\instruction_memory$rdmux[0][9][24]$a$10938 [13] $memory\instruction_memory$rdmux[0][9][24]$a$10938 [13] $memory\instruction_memory$rdmux[0][9][24]$a$10938 [13] $memory\instruction_memory$rdmux[0][9][24]$a$10938 [13] 1'1 $memory\instruction_memory$rdmux[0][9][24]$a$10938 [13] 1'0 $memory\instruction_memory$rdmux[0][9][24]$a$10938 [22] 2'00 $memory\instruction_memory$rdmux[0][9][24]$a$10938 [13] 7'0000000 $memory\instruction_memory$rdmux[0][9][24]$a$10938 [2] 2'10 $memory\instruction_memory$rdmux[0][9][24]$a$10938 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][53]$12560:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][53]$a$12561, B=$memory\instruction_memory$rdmux[0][10][53]$b$12562, Y=$memory\instruction_memory$rdmux[0][9][26]$b$10945
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][53]$a$12561 [8] $memory\instruction_memory$rdmux[0][10][53]$a$12561 [8] $memory\instruction_memory$rdmux[0][10][53]$a$12561 [15] 1'1 $memory\instruction_memory$rdmux[0][10][53]$a$12561 [8] 2'10 }, B={ $memory\instruction_memory$rdmux[0][10][53]$b$12562 [13] 1'0 $memory\instruction_memory$rdmux[0][10][53]$b$12562 [13] $memory\instruction_memory$rdmux[0][10][53]$b$12562 [4] $memory\instruction_memory$rdmux[0][10][53]$b$12562 [13] 1'1 $memory\instruction_memory$rdmux[0][10][53]$b$12562 [4] $memory\instruction_memory$rdmux[0][10][53]$b$12562 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][26]$b$10945 [24:22] $memory\instruction_memory$rdmux[0][9][26]$b$10945 [15] $memory\instruction_memory$rdmux[0][9][26]$b$10945 [13] $memory\instruction_memory$rdmux[0][9][26]$b$10945 [8:7] $memory\instruction_memory$rdmux[0][9][26]$b$10945 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][26]$b$10945 [31:25] $memory\instruction_memory$rdmux[0][9][26]$b$10945 [21:16] $memory\instruction_memory$rdmux[0][9][26]$b$10945 [14] $memory\instruction_memory$rdmux[0][9][26]$b$10945 [12:9] $memory\instruction_memory$rdmux[0][9][26]$b$10945 [6:5] $memory\instruction_memory$rdmux[0][9][26]$b$10945 [3:0] } = { $memory\instruction_memory$rdmux[0][9][26]$b$10945 [22] $memory\instruction_memory$rdmux[0][9][26]$b$10945 [22] $memory\instruction_memory$rdmux[0][9][26]$b$10945 [22] $memory\instruction_memory$rdmux[0][9][26]$b$10945 [22] $memory\instruction_memory$rdmux[0][9][26]$b$10945 [22] $memory\instruction_memory$rdmux[0][9][26]$b$10945 [22] $memory\instruction_memory$rdmux[0][9][26]$b$10945 [23] $memory\instruction_memory$rdmux[0][9][26]$b$10945 [4] 3'001 $memory\instruction_memory$rdmux[0][9][26]$b$10945 [15] $memory\instruction_memory$rdmux[0][9][26]$b$10945 [15] 1'0 $memory\instruction_memory$rdmux[0][9][26]$b$10945 [4] 9'011000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][70]$12611:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][70]$a$12612, B=$memory\instruction_memory$rdmux[0][10][70]$b$12613, Y=$memory\instruction_memory$rdmux[0][9][35]$a$10971
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][70]$a$12612 [4] 1'1 $memory\instruction_memory$rdmux[0][10][70]$a$12612 [13] $memory\instruction_memory$rdmux[0][10][70]$a$12612 [13] 1'0 $memory\instruction_memory$rdmux[0][10][70]$a$12612 [4] $memory\instruction_memory$rdmux[0][10][70]$a$12612 [4] $memory\instruction_memory$rdmux[0][10][70]$a$12612 [4] }, B={ $memory\instruction_memory$rdmux[0][10][70]$b$12613 [13] $memory\instruction_memory$rdmux[0][10][70]$b$12613 [13] $memory\instruction_memory$rdmux[0][10][70]$b$12613 [4] $memory\instruction_memory$rdmux[0][10][70]$b$12613 [4] $memory\instruction_memory$rdmux[0][10][70]$b$12613 [13] $memory\instruction_memory$rdmux[0][10][70]$b$12613 [4] 2'10 $memory\instruction_memory$rdmux[0][10][70]$b$12613 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][35]$a$10971 [25] $memory\instruction_memory$rdmux[0][9][35]$a$10971 [22] $memory\instruction_memory$rdmux[0][9][35]$a$10971 [16:15] $memory\instruction_memory$rdmux[0][9][35]$a$10971 [13:12] $memory\instruction_memory$rdmux[0][9][35]$a$10971 [8] $memory\instruction_memory$rdmux[0][9][35]$a$10971 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][35]$a$10971 [31:26] $memory\instruction_memory$rdmux[0][9][35]$a$10971 [24:23] $memory\instruction_memory$rdmux[0][9][35]$a$10971 [21:17] $memory\instruction_memory$rdmux[0][9][35]$a$10971 [14] $memory\instruction_memory$rdmux[0][9][35]$a$10971 [11:9] $memory\instruction_memory$rdmux[0][9][35]$a$10971 [7:6] $memory\instruction_memory$rdmux[0][9][35]$a$10971 [3:0] } = { $memory\instruction_memory$rdmux[0][9][35]$a$10971 [25] $memory\instruction_memory$rdmux[0][9][35]$a$10971 [25] $memory\instruction_memory$rdmux[0][9][35]$a$10971 [25] $memory\instruction_memory$rdmux[0][9][35]$a$10971 [25] $memory\instruction_memory$rdmux[0][9][35]$a$10971 [25] $memory\instruction_memory$rdmux[0][9][35]$a$10971 [25] 1'0 $memory\instruction_memory$rdmux[0][9][35]$a$10971 [5:4] $memory\instruction_memory$rdmux[0][9][35]$a$10971 [5] 2'01 $memory\instruction_memory$rdmux[0][9][35]$a$10971 [16] 10'0011100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][125]$12776:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][125]$a$12777, B=$memory\instruction_memory$rdmux[0][10][125]$b$12778, Y=$memory\instruction_memory$rdmux[0][9][62]$b$11053
      New ports: A={ $memory\instruction_memory$rdmux[0][10][125]$a$12777 [5] 2'11 $memory\instruction_memory$rdmux[0][10][125]$a$12777 [4] 2'00 $memory\instruction_memory$rdmux[0][10][125]$a$12777 [5:4] }, B={ $memory\instruction_memory$rdmux[0][10][125]$b$12778 [12:11] $memory\instruction_memory$rdmux[0][10][125]$b$12778 [12] $memory\instruction_memory$rdmux[0][10][125]$b$12778 [12:11] 3'110 }, Y={ $memory\instruction_memory$rdmux[0][9][62]$b$11053 [26] $memory\instruction_memory$rdmux[0][9][62]$b$11053 [24] $memory\instruction_memory$rdmux[0][9][62]$b$11053 [15] $memory\instruction_memory$rdmux[0][9][62]$b$11053 [12:11] $memory\instruction_memory$rdmux[0][9][62]$b$11053 [9] $memory\instruction_memory$rdmux[0][9][62]$b$11053 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][62]$b$11053 [31:27] $memory\instruction_memory$rdmux[0][9][62]$b$11053 [25] $memory\instruction_memory$rdmux[0][9][62]$b$11053 [23:16] $memory\instruction_memory$rdmux[0][9][62]$b$11053 [14:13] $memory\instruction_memory$rdmux[0][9][62]$b$11053 [10] $memory\instruction_memory$rdmux[0][9][62]$b$11053 [8:6] $memory\instruction_memory$rdmux[0][9][62]$b$11053 [3:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][9][62]$b$11053 [4] $memory\instruction_memory$rdmux[0][9][62]$b$11053 [4] $memory\instruction_memory$rdmux[0][9][62]$b$11053 [4] $memory\instruction_memory$rdmux[0][9][62]$b$11053 [4] 2'01 $memory\instruction_memory$rdmux[0][9][62]$b$11053 [5:4] $memory\instruction_memory$rdmux[0][9][62]$b$11053 [4] 2'01 $memory\instruction_memory$rdmux[0][9][62]$b$11053 [4] $memory\instruction_memory$rdmux[0][9][62]$b$11053 [4] $memory\instruction_memory$rdmux[0][9][62]$b$11053 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][66]$12599:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][66]$a$12600, B=$memory\instruction_memory$rdmux[0][10][66]$b$12601, Y=$memory\instruction_memory$rdmux[0][9][33]$a$10965
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][66]$a$12600 [5] $memory\instruction_memory$rdmux[0][10][66]$a$12600 [5] 2'11 $memory\instruction_memory$rdmux[0][10][66]$a$12600 [4] $memory\instruction_memory$rdmux[0][10][66]$a$12600 [5:4] $memory\instruction_memory$rdmux[0][10][66]$a$12600 [5:4] }, B={ $memory\instruction_memory$rdmux[0][10][66]$b$12601 [4] 1'1 $memory\instruction_memory$rdmux[0][10][66]$b$12601 [4] $memory\instruction_memory$rdmux[0][10][66]$b$12601 [4] $memory\instruction_memory$rdmux[0][10][66]$b$12601 [13] 1'0 $memory\instruction_memory$rdmux[0][10][66]$b$12601 [13] 2'10 $memory\instruction_memory$rdmux[0][10][66]$b$12601 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][33]$a$10965 [24:23] $memory\instruction_memory$rdmux[0][9][33]$a$10965 [21:20] $memory\instruction_memory$rdmux[0][9][33]$a$10965 [18] $memory\instruction_memory$rdmux[0][9][33]$a$10965 [15] $memory\instruction_memory$rdmux[0][9][33]$a$10965 [13] $memory\instruction_memory$rdmux[0][9][33]$a$10965 [8] $memory\instruction_memory$rdmux[0][9][33]$a$10965 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][33]$a$10965 [31:25] $memory\instruction_memory$rdmux[0][9][33]$a$10965 [22] $memory\instruction_memory$rdmux[0][9][33]$a$10965 [19] $memory\instruction_memory$rdmux[0][9][33]$a$10965 [17:16] $memory\instruction_memory$rdmux[0][9][33]$a$10965 [14] $memory\instruction_memory$rdmux[0][9][33]$a$10965 [12:9] $memory\instruction_memory$rdmux[0][9][33]$a$10965 [7:6] $memory\instruction_memory$rdmux[0][9][33]$a$10965 [3:0] } = { $memory\instruction_memory$rdmux[0][9][33]$a$10965 [13] $memory\instruction_memory$rdmux[0][9][33]$a$10965 [13] $memory\instruction_memory$rdmux[0][9][33]$a$10965 [13] $memory\instruction_memory$rdmux[0][9][33]$a$10965 [13] $memory\instruction_memory$rdmux[0][9][33]$a$10965 [13] $memory\instruction_memory$rdmux[0][9][33]$a$10965 [23] $memory\instruction_memory$rdmux[0][9][33]$a$10965 [23] $memory\instruction_memory$rdmux[0][9][33]$a$10965 [21] 1'0 $memory\instruction_memory$rdmux[0][9][33]$a$10965 [15] $memory\instruction_memory$rdmux[0][9][33]$a$10965 [15] 4'0001 $memory\instruction_memory$rdmux[0][9][33]$a$10965 [8] $memory\instruction_memory$rdmux[0][9][33]$a$10965 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][75]$12626:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][75]$a$12627, B=$memory\instruction_memory$rdmux[0][10][75]$b$12628, Y=$memory\instruction_memory$rdmux[0][9][37]$b$10978
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][75]$a$12627 [13] $memory\instruction_memory$rdmux[0][10][75]$a$12627 [13] 3'010 $memory\instruction_memory$rdmux[0][10][75]$a$12627 [2] }, B={ $memory\instruction_memory$rdmux[0][10][75]$b$12628 [13] 1'1 $memory\instruction_memory$rdmux[0][10][75]$b$12628 [13] 2'10 $memory\instruction_memory$rdmux[0][10][75]$b$12628 [4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][37]$b$10978 [25] $memory\instruction_memory$rdmux[0][9][37]$b$10978 [18] $memory\instruction_memory$rdmux[0][9][37]$b$10978 [13] $memory\instruction_memory$rdmux[0][9][37]$b$10978 [7] $memory\instruction_memory$rdmux[0][9][37]$b$10978 [5:4] $memory\instruction_memory$rdmux[0][9][37]$b$10978 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][37]$b$10978 [31:26] $memory\instruction_memory$rdmux[0][9][37]$b$10978 [24:19] $memory\instruction_memory$rdmux[0][9][37]$b$10978 [17:14] $memory\instruction_memory$rdmux[0][9][37]$b$10978 [12:8] $memory\instruction_memory$rdmux[0][9][37]$b$10978 [6] $memory\instruction_memory$rdmux[0][9][37]$b$10978 [3] $memory\instruction_memory$rdmux[0][9][37]$b$10978 [1:0] } = { $memory\instruction_memory$rdmux[0][9][37]$b$10978 [13] $memory\instruction_memory$rdmux[0][9][37]$b$10978 [13] $memory\instruction_memory$rdmux[0][9][37]$b$10978 [13] $memory\instruction_memory$rdmux[0][9][37]$b$10978 [13] $memory\instruction_memory$rdmux[0][9][37]$b$10978 [13] $memory\instruction_memory$rdmux[0][9][37]$b$10978 [13] $memory\instruction_memory$rdmux[0][9][37]$b$10978 [2] $memory\instruction_memory$rdmux[0][9][37]$b$10978 [2] 1'0 $memory\instruction_memory$rdmux[0][9][37]$b$10978 [4] 2'00 $memory\instruction_memory$rdmux[0][9][37]$b$10978 [4] $memory\instruction_memory$rdmux[0][9][37]$b$10978 [4] $memory\instruction_memory$rdmux[0][9][37]$b$10978 [4] 1'0 $memory\instruction_memory$rdmux[0][9][37]$b$10978 [4] 1'0 $memory\instruction_memory$rdmux[0][9][37]$b$10978 [7] $memory\instruction_memory$rdmux[0][9][37]$b$10978 [7] $memory\instruction_memory$rdmux[0][9][37]$b$10978 [7] $memory\instruction_memory$rdmux[0][9][37]$b$10978 [2] $memory\instruction_memory$rdmux[0][9][37]$b$10978 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][76]$12629:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][76]$a$12630, B=$memory\instruction_memory$rdmux[0][10][76]$b$12631, Y=$memory\instruction_memory$rdmux[0][9][38]$a$10980
      New ports: A={ $memory\instruction_memory$rdmux[0][10][76]$a$12630 [13] 2'11 $memory\instruction_memory$rdmux[0][10][76]$a$12630 [4] 1'0 $memory\instruction_memory$rdmux[0][10][76]$a$12630 [13] 1'1 $memory\instruction_memory$rdmux[0][10][76]$a$12630 [4] $memory\instruction_memory$rdmux[0][10][76]$a$12630 [4] }, B={ $memory\instruction_memory$rdmux[0][10][76]$b$12631 [7] $memory\instruction_memory$rdmux[0][10][76]$b$12631 [7] 1'0 $memory\instruction_memory$rdmux[0][10][76]$b$12631 [8] $memory\instruction_memory$rdmux[0][10][76]$b$12631 [8] 1'1 $memory\instruction_memory$rdmux[0][10][76]$b$12631 [8:7] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][38]$a$10980 [26] $memory\instruction_memory$rdmux[0][9][38]$a$10980 [23:22] $memory\instruction_memory$rdmux[0][9][38]$a$10980 [16:15] $memory\instruction_memory$rdmux[0][9][38]$a$10980 [13] $memory\instruction_memory$rdmux[0][9][38]$a$10980 [8:7] $memory\instruction_memory$rdmux[0][9][38]$a$10980 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][38]$a$10980 [31:27] $memory\instruction_memory$rdmux[0][9][38]$a$10980 [25:24] $memory\instruction_memory$rdmux[0][9][38]$a$10980 [21:17] $memory\instruction_memory$rdmux[0][9][38]$a$10980 [14] $memory\instruction_memory$rdmux[0][9][38]$a$10980 [12:9] $memory\instruction_memory$rdmux[0][9][38]$a$10980 [6:5] $memory\instruction_memory$rdmux[0][9][38]$a$10980 [3:0] } = { $memory\instruction_memory$rdmux[0][9][38]$a$10980 [26] $memory\instruction_memory$rdmux[0][9][38]$a$10980 [26] $memory\instruction_memory$rdmux[0][9][38]$a$10980 [26] $memory\instruction_memory$rdmux[0][9][38]$a$10980 [26] $memory\instruction_memory$rdmux[0][9][38]$a$10980 [26] 2'00 $memory\instruction_memory$rdmux[0][9][38]$a$10980 [4] $memory\instruction_memory$rdmux[0][9][38]$a$10980 [4] 2'01 $memory\instruction_memory$rdmux[0][9][38]$a$10980 [16] 6'000110 $memory\instruction_memory$rdmux[0][9][38]$a$10980 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][102]$12707:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][102]$a$12708, B=$memory\instruction_memory$rdmux[0][10][102]$b$12709, Y=$memory\instruction_memory$rdmux[0][9][51]$a$11019
      New ports: A={ 3'001 $memory\instruction_memory$rdmux[0][10][102]$a$12708 [2] $memory\instruction_memory$rdmux[0][10][102]$a$12708 [4] 1'0 $memory\instruction_memory$rdmux[0][10][102]$a$12708 [4] $memory\instruction_memory$rdmux[0][10][102]$a$12708 [2] $memory\instruction_memory$rdmux[0][10][102]$a$12708 [4] $memory\instruction_memory$rdmux[0][10][102]$a$12708 [2] }, B={ $memory\instruction_memory$rdmux[0][10][102]$b$12709 [8] $memory\instruction_memory$rdmux[0][10][102]$b$12709 [5] 4'0111 $memory\instruction_memory$rdmux[0][10][102]$b$12709 [8] $memory\instruction_memory$rdmux[0][10][102]$b$12709 [5] 2'00 }, Y={ $memory\instruction_memory$rdmux[0][9][51]$a$11019 [22:21] $memory\instruction_memory$rdmux[0][9][51]$a$11019 [15] $memory\instruction_memory$rdmux[0][9][51]$a$11019 [13] $memory\instruction_memory$rdmux[0][9][51]$a$11019 [10:8] $memory\instruction_memory$rdmux[0][9][51]$a$11019 [5:4] $memory\instruction_memory$rdmux[0][9][51]$a$11019 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][51]$a$11019 [31:23] $memory\instruction_memory$rdmux[0][9][51]$a$11019 [20:16] $memory\instruction_memory$rdmux[0][9][51]$a$11019 [14] $memory\instruction_memory$rdmux[0][9][51]$a$11019 [12:11] $memory\instruction_memory$rdmux[0][9][51]$a$11019 [7:6] $memory\instruction_memory$rdmux[0][9][51]$a$11019 [3] $memory\instruction_memory$rdmux[0][9][51]$a$11019 [1:0] } = { $memory\instruction_memory$rdmux[0][9][51]$a$11019 [13] $memory\instruction_memory$rdmux[0][9][51]$a$11019 [9] $memory\instruction_memory$rdmux[0][9][51]$a$11019 [13] $memory\instruction_memory$rdmux[0][9][51]$a$11019 [9] $memory\instruction_memory$rdmux[0][9][51]$a$11019 [13] $memory\instruction_memory$rdmux[0][9][51]$a$11019 [13] 2'00 $memory\instruction_memory$rdmux[0][9][51]$a$11019 [13] $memory\instruction_memory$rdmux[0][9][51]$a$11019 [2] $memory\instruction_memory$rdmux[0][9][51]$a$11019 [2] 1'1 $memory\instruction_memory$rdmux[0][9][51]$a$11019 [15] $memory\instruction_memory$rdmux[0][9][51]$a$11019 [15] $memory\instruction_memory$rdmux[0][9][51]$a$11019 [2] $memory\instruction_memory$rdmux[0][9][51]$a$11019 [2] 1'0 $memory\instruction_memory$rdmux[0][9][51]$a$11019 [2] $memory\instruction_memory$rdmux[0][9][51]$a$11019 [2] $memory\instruction_memory$rdmux[0][9][51]$a$11019 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][55]$12566:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][55]$a$12567, B=$memory\instruction_memory$rdmux[0][10][55]$b$12568, Y=$memory\instruction_memory$rdmux[0][9][27]$b$10948
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][55]$a$12567 [13] $memory\instruction_memory$rdmux[0][10][55]$a$12567 [13] 1'0 $memory\instruction_memory$rdmux[0][10][55]$a$12567 [13] $memory\instruction_memory$rdmux[0][10][55]$a$12567 [13] $memory\instruction_memory$rdmux[0][10][55]$a$12567 [2] 1'1 $memory\instruction_memory$rdmux[0][10][55]$a$12567 [2] $memory\instruction_memory$rdmux[0][10][55]$a$12567 [2] }, B={ $memory\instruction_memory$rdmux[0][10][55]$b$12568 [13] $memory\instruction_memory$rdmux[0][10][55]$b$12568 [4] 1'1 $memory\instruction_memory$rdmux[0][10][55]$b$12568 [4] 1'0 $memory\instruction_memory$rdmux[0][10][55]$b$12568 [13] 2'10 $memory\instruction_memory$rdmux[0][10][55]$b$12568 [4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][27]$b$10948 [25] $memory\instruction_memory$rdmux[0][9][27]$b$10948 [21] $memory\instruction_memory$rdmux[0][9][27]$b$10948 [18] $memory\instruction_memory$rdmux[0][9][27]$b$10948 [16:15] $memory\instruction_memory$rdmux[0][9][27]$b$10948 [13] $memory\instruction_memory$rdmux[0][9][27]$b$10948 [8] $memory\instruction_memory$rdmux[0][9][27]$b$10948 [5:4] $memory\instruction_memory$rdmux[0][9][27]$b$10948 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][27]$b$10948 [31:26] $memory\instruction_memory$rdmux[0][9][27]$b$10948 [24:22] $memory\instruction_memory$rdmux[0][9][27]$b$10948 [20:19] $memory\instruction_memory$rdmux[0][9][27]$b$10948 [17] $memory\instruction_memory$rdmux[0][9][27]$b$10948 [14] $memory\instruction_memory$rdmux[0][9][27]$b$10948 [12:9] $memory\instruction_memory$rdmux[0][9][27]$b$10948 [7:6] $memory\instruction_memory$rdmux[0][9][27]$b$10948 [3] $memory\instruction_memory$rdmux[0][9][27]$b$10948 [1:0] } = { $memory\instruction_memory$rdmux[0][9][27]$b$10948 [25] $memory\instruction_memory$rdmux[0][9][27]$b$10948 [25] $memory\instruction_memory$rdmux[0][9][27]$b$10948 [25] $memory\instruction_memory$rdmux[0][9][27]$b$10948 [25] $memory\instruction_memory$rdmux[0][9][27]$b$10948 [25] $memory\instruction_memory$rdmux[0][9][27]$b$10948 [25] 1'0 $memory\instruction_memory$rdmux[0][9][27]$b$10948 [13] $memory\instruction_memory$rdmux[0][9][27]$b$10948 [13] $memory\instruction_memory$rdmux[0][9][27]$b$10948 [15] 1'0 $memory\instruction_memory$rdmux[0][9][27]$b$10948 [16] 1'0 $memory\instruction_memory$rdmux[0][9][27]$b$10948 [4] 1'0 $memory\instruction_memory$rdmux[0][9][27]$b$10948 [8] $memory\instruction_memory$rdmux[0][9][27]$b$10948 [8] $memory\instruction_memory$rdmux[0][9][27]$b$10948 [2] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][81]$12644:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][81]$a$12645, B=$memory\instruction_memory$rdmux[0][10][81]$b$12646, Y=$memory\instruction_memory$rdmux[0][9][40]$b$10987
      New ports: A={ 2'01 $memory\instruction_memory$rdmux[0][10][81]$a$12645 [4] $memory\instruction_memory$rdmux[0][10][81]$a$12645 [5] 3'110 $memory\instruction_memory$rdmux[0][10][81]$a$12645 [5:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][81]$b$12646 [16] 3'000 $memory\instruction_memory$rdmux[0][10][81]$b$12646 [16] $memory\instruction_memory$rdmux[0][10][81]$b$12646 [2] 1'1 $memory\instruction_memory$rdmux[0][10][81]$b$12646 [2] 1'1 $memory\instruction_memory$rdmux[0][10][81]$b$12646 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][40]$b$10987 [31] $memory\instruction_memory$rdmux[0][9][40]$b$10987 [25:23] $memory\instruction_memory$rdmux[0][9][40]$b$10987 [16] $memory\instruction_memory$rdmux[0][9][40]$b$10987 [10] $memory\instruction_memory$rdmux[0][9][40]$b$10987 [8] $memory\instruction_memory$rdmux[0][9][40]$b$10987 [5:4] $memory\instruction_memory$rdmux[0][9][40]$b$10987 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][40]$b$10987 [30:26] $memory\instruction_memory$rdmux[0][9][40]$b$10987 [22:17] $memory\instruction_memory$rdmux[0][9][40]$b$10987 [15:11] $memory\instruction_memory$rdmux[0][9][40]$b$10987 [9] $memory\instruction_memory$rdmux[0][9][40]$b$10987 [7:6] $memory\instruction_memory$rdmux[0][9][40]$b$10987 [3] $memory\instruction_memory$rdmux[0][9][40]$b$10987 [1:0] } = { $memory\instruction_memory$rdmux[0][9][40]$b$10987 [25] $memory\instruction_memory$rdmux[0][9][40]$b$10987 [25] $memory\instruction_memory$rdmux[0][9][40]$b$10987 [16] $memory\instruction_memory$rdmux[0][9][40]$b$10987 [16] $memory\instruction_memory$rdmux[0][9][40]$b$10987 [25] 8'00000000 $memory\instruction_memory$rdmux[0][9][40]$b$10987 [5] 2'00 $memory\instruction_memory$rdmux[0][9][40]$b$10987 [2] $memory\instruction_memory$rdmux[0][9][40]$b$10987 [2] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][87]$12662:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][87]$a$12663, B=$memory\instruction_memory$rdmux[0][10][87]$b$12664, Y=$memory\instruction_memory$rdmux[0][9][43]$b$10996
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][87]$a$12663 [5] 1'1 $memory\instruction_memory$rdmux[0][10][87]$a$12663 [5] 1'0 $memory\instruction_memory$rdmux[0][10][87]$a$12663 [4] 1'1 $memory\instruction_memory$rdmux[0][10][87]$a$12663 [5] $memory\instruction_memory$rdmux[0][10][87]$a$12663 [5:4] }, B={ $memory\instruction_memory$rdmux[0][10][87]$b$12664 [7] $memory\instruction_memory$rdmux[0][10][87]$b$12664 [7] 3'011 $memory\instruction_memory$rdmux[0][10][87]$b$12664 [7] $memory\instruction_memory$rdmux[0][10][87]$b$12664 [7] 1'0 $memory\instruction_memory$rdmux[0][10][87]$b$12664 [5] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][43]$b$10996 [24:23] $memory\instruction_memory$rdmux[0][9][43]$b$10996 [21] $memory\instruction_memory$rdmux[0][9][43]$b$10996 [18] $memory\instruction_memory$rdmux[0][9][43]$b$10996 [13] $memory\instruction_memory$rdmux[0][9][43]$b$10996 [8:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][43]$b$10996 [31:25] $memory\instruction_memory$rdmux[0][9][43]$b$10996 [22] $memory\instruction_memory$rdmux[0][9][43]$b$10996 [20:19] $memory\instruction_memory$rdmux[0][9][43]$b$10996 [17:14] $memory\instruction_memory$rdmux[0][9][43]$b$10996 [12:9] $memory\instruction_memory$rdmux[0][9][43]$b$10996 [3:0] } = { $memory\instruction_memory$rdmux[0][9][43]$b$10996 [23] $memory\instruction_memory$rdmux[0][9][43]$b$10996 [23] $memory\instruction_memory$rdmux[0][9][43]$b$10996 [7] $memory\instruction_memory$rdmux[0][9][43]$b$10996 [7] $memory\instruction_memory$rdmux[0][9][43]$b$10996 [7] $memory\instruction_memory$rdmux[0][9][43]$b$10996 [7] $memory\instruction_memory$rdmux[0][9][43]$b$10996 [21] $memory\instruction_memory$rdmux[0][9][43]$b$10996 [21] $memory\instruction_memory$rdmux[0][9][43]$b$10996 [4] 1'0 $memory\instruction_memory$rdmux[0][9][43]$b$10996 [5] $memory\instruction_memory$rdmux[0][9][43]$b$10996 [5] $memory\instruction_memory$rdmux[0][9][43]$b$10996 [5] $memory\instruction_memory$rdmux[0][9][43]$b$10996 [6] $memory\instruction_memory$rdmux[0][9][43]$b$10996 [6] 1'0 $memory\instruction_memory$rdmux[0][9][43]$b$10996 [7] $memory\instruction_memory$rdmux[0][9][43]$b$10996 [7] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][8]$12425:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][8]$a$12426, B=$memory\instruction_memory$rdmux[0][10][8]$b$12427, Y=$memory\instruction_memory$rdmux[0][9][4]$a$10878
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][8]$a$12426 [4] 1'1 $memory\instruction_memory$rdmux[0][10][8]$a$12426 [13] $memory\instruction_memory$rdmux[0][10][8]$a$12426 [13] 3'110 $memory\instruction_memory$rdmux[0][10][8]$a$12426 [4] $memory\instruction_memory$rdmux[0][10][8]$a$12426 [4] }, B={ $memory\instruction_memory$rdmux[0][10][8]$b$12427 [8] 1'1 $memory\instruction_memory$rdmux[0][10][8]$b$12427 [5] $memory\instruction_memory$rdmux[0][10][8]$b$12427 [5] $memory\instruction_memory$rdmux[0][10][8]$b$12427 [8] $memory\instruction_memory$rdmux[0][10][8]$b$12427 [8] 1'0 $memory\instruction_memory$rdmux[0][10][8]$b$12427 [5] $memory\instruction_memory$rdmux[0][10][8]$b$12427 [5] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][4]$a$10878 [25] $memory\instruction_memory$rdmux[0][9][4]$a$10878 [23] $memory\instruction_memory$rdmux[0][9][4]$a$10878 [16:15] $memory\instruction_memory$rdmux[0][9][4]$a$10878 [13] $memory\instruction_memory$rdmux[0][9][4]$a$10878 [8:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][4]$a$10878 [31:26] $memory\instruction_memory$rdmux[0][9][4]$a$10878 [24] $memory\instruction_memory$rdmux[0][9][4]$a$10878 [22:17] $memory\instruction_memory$rdmux[0][9][4]$a$10878 [14] $memory\instruction_memory$rdmux[0][9][4]$a$10878 [12:9] $memory\instruction_memory$rdmux[0][9][4]$a$10878 [3:0] } = { $memory\instruction_memory$rdmux[0][9][4]$a$10878 [25] $memory\instruction_memory$rdmux[0][9][4]$a$10878 [25] $memory\instruction_memory$rdmux[0][9][4]$a$10878 [25] $memory\instruction_memory$rdmux[0][9][4]$a$10878 [25] $memory\instruction_memory$rdmux[0][9][4]$a$10878 [25] $memory\instruction_memory$rdmux[0][9][4]$a$10878 [25] 1'0 $memory\instruction_memory$rdmux[0][9][4]$a$10878 [5] $memory\instruction_memory$rdmux[0][9][4]$a$10878 [5:4] 2'01 $memory\instruction_memory$rdmux[0][9][4]$a$10878 [16] $memory\instruction_memory$rdmux[0][9][4]$a$10878 [6] $memory\instruction_memory$rdmux[0][9][4]$a$10878 [6] $memory\instruction_memory$rdmux[0][9][4]$a$10878 [6] 6'110011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][47]$12542:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][47]$a$12543, B=$memory\instruction_memory$rdmux[0][10][47]$b$12544, Y=$memory\instruction_memory$rdmux[0][9][23]$b$10936
      New ports: A={ $memory\instruction_memory$rdmux[0][10][47]$a$12543 [5] 2'10 $memory\instruction_memory$rdmux[0][10][47]$a$12543 [4] $memory\instruction_memory$rdmux[0][10][47]$a$12543 [5] $memory\instruction_memory$rdmux[0][10][47]$a$12543 [5:4] }, B={ $memory\instruction_memory$rdmux[0][10][47]$b$12544 [20] 3'011 $memory\instruction_memory$rdmux[0][10][47]$b$12544 [9] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][23]$b$10936 [20] $memory\instruction_memory$rdmux[0][9][23]$b$10936 [16] $memory\instruction_memory$rdmux[0][9][23]$b$10936 [11:9] $memory\instruction_memory$rdmux[0][9][23]$b$10936 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][23]$b$10936 [31:21] $memory\instruction_memory$rdmux[0][9][23]$b$10936 [19:17] $memory\instruction_memory$rdmux[0][9][23]$b$10936 [15:12] $memory\instruction_memory$rdmux[0][9][23]$b$10936 [8:6] $memory\instruction_memory$rdmux[0][9][23]$b$10936 [3:0] } = { $memory\instruction_memory$rdmux[0][9][23]$b$10936 [11] $memory\instruction_memory$rdmux[0][9][23]$b$10936 [11] $memory\instruction_memory$rdmux[0][9][23]$b$10936 [11] $memory\instruction_memory$rdmux[0][9][23]$b$10936 [11] $memory\instruction_memory$rdmux[0][9][23]$b$10936 [11] $memory\instruction_memory$rdmux[0][9][23]$b$10936 [11] $memory\instruction_memory$rdmux[0][9][23]$b$10936 [16] $memory\instruction_memory$rdmux[0][9][23]$b$10936 [4] $memory\instruction_memory$rdmux[0][9][23]$b$10936 [5] 1'0 $memory\instruction_memory$rdmux[0][9][23]$b$10936 [11] 1'0 $memory\instruction_memory$rdmux[0][9][23]$b$10936 [11] 3'000 $memory\instruction_memory$rdmux[0][9][23]$b$10936 [5] 8'00000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][63]$12590:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][63]$a$12591, B=$memory\instruction_memory$rdmux[0][10][63]$b$12592, Y=$memory\instruction_memory$rdmux[0][9][31]$b$10960
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][63]$a$12591 [9] 3'010 }, B={ $memory\instruction_memory$rdmux[0][10][63]$b$12592 [7] $memory\instruction_memory$rdmux[0][10][63]$b$12592 [7] $memory\instruction_memory$rdmux[0][10][63]$b$12592 [7] $memory\instruction_memory$rdmux[0][10][63]$b$12592 [2] $memory\instruction_memory$rdmux[0][10][63]$b$12592 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][31]$b$10960 [10:9] $memory\instruction_memory$rdmux[0][9][31]$b$10960 [7] $memory\instruction_memory$rdmux[0][9][31]$b$10960 [5] $memory\instruction_memory$rdmux[0][9][31]$b$10960 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][31]$b$10960 [31:11] $memory\instruction_memory$rdmux[0][9][31]$b$10960 [8] $memory\instruction_memory$rdmux[0][9][31]$b$10960 [6] $memory\instruction_memory$rdmux[0][9][31]$b$10960 [4:3] $memory\instruction_memory$rdmux[0][9][31]$b$10960 [1:0] } = { $memory\instruction_memory$rdmux[0][9][31]$b$10960 [10] $memory\instruction_memory$rdmux[0][9][31]$b$10960 [10] $memory\instruction_memory$rdmux[0][9][31]$b$10960 [10] $memory\instruction_memory$rdmux[0][9][31]$b$10960 [10] $memory\instruction_memory$rdmux[0][9][31]$b$10960 [10] $memory\instruction_memory$rdmux[0][9][31]$b$10960 [10] 1'1 $memory\instruction_memory$rdmux[0][9][31]$b$10960 [2] $memory\instruction_memory$rdmux[0][9][31]$b$10960 [7] 4'0000 $memory\instruction_memory$rdmux[0][9][31]$b$10960 [10] 4'0000 $memory\instruction_memory$rdmux[0][9][31]$b$10960 [10] 2'00 $memory\instruction_memory$rdmux[0][9][31]$b$10960 [7] $memory\instruction_memory$rdmux[0][9][31]$b$10960 [2] 1'0 $memory\instruction_memory$rdmux[0][9][31]$b$10960 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][151]$12854:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][151]$a$12855, B=$memory\instruction_memory$rdmux[0][10][151]$b$12856, Y=$memory\instruction_memory$rdmux[0][9][75]$b$11092
      New ports: A={ $memory\instruction_memory$rdmux[0][10][151]$a$12855 [20] $memory\instruction_memory$rdmux[0][10][151]$a$12855 [20] $memory\instruction_memory$rdmux[0][10][151]$a$12855 [12] 3'101 }, B={ $memory\instruction_memory$rdmux[0][10][151]$b$12856 [7] 2'00 $memory\instruction_memory$rdmux[0][10][151]$b$12856 [10] $memory\instruction_memory$rdmux[0][10][151]$b$12856 [7] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][75]$b$11092 [22] $memory\instruction_memory$rdmux[0][9][75]$b$11092 [20] $memory\instruction_memory$rdmux[0][9][75]$b$11092 [12] $memory\instruction_memory$rdmux[0][9][75]$b$11092 [10] $memory\instruction_memory$rdmux[0][9][75]$b$11092 [7] $memory\instruction_memory$rdmux[0][9][75]$b$11092 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][75]$b$11092 [31:23] $memory\instruction_memory$rdmux[0][9][75]$b$11092 [21] $memory\instruction_memory$rdmux[0][9][75]$b$11092 [19:13] $memory\instruction_memory$rdmux[0][9][75]$b$11092 [11] $memory\instruction_memory$rdmux[0][9][75]$b$11092 [9:8] $memory\instruction_memory$rdmux[0][9][75]$b$11092 [6:5] $memory\instruction_memory$rdmux[0][9][75]$b$11092 [3:0] } = { 9'000000001 $memory\instruction_memory$rdmux[0][9][75]$b$11092 [20] 1'0 $memory\instruction_memory$rdmux[0][9][75]$b$11092 [4] 3'010 $memory\instruction_memory$rdmux[0][9][75]$b$11092 [4] 3'100 $memory\instruction_memory$rdmux[0][9][75]$b$11092 [4] 1'0 $memory\instruction_memory$rdmux[0][9][75]$b$11092 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][118]$12755:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][118]$a$12756, B=$memory\instruction_memory$rdmux[0][10][118]$b$12757, Y=$memory\instruction_memory$rdmux[0][9][59]$a$11043
      New ports: A={ $memory\instruction_memory$rdmux[0][10][118]$a$12756 [5] $memory\instruction_memory$rdmux[0][10][118]$a$12756 [5] 2'11 $memory\instruction_memory$rdmux[0][10][118]$a$12756 [8] $memory\instruction_memory$rdmux[0][10][118]$a$12756 [8] 2'00 $memory\instruction_memory$rdmux[0][10][118]$a$12756 [5] 1'0 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][118]$b$12757 [4] $memory\instruction_memory$rdmux[0][10][118]$b$12757 [5] 2'01 $memory\instruction_memory$rdmux[0][10][118]$b$12757 [4] 1'1 $memory\instruction_memory$rdmux[0][10][118]$b$12757 [5] $memory\instruction_memory$rdmux[0][10][118]$b$12757 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][59]$a$11043 [21:20] $memory\instruction_memory$rdmux[0][9][59]$a$11043 [18] $memory\instruction_memory$rdmux[0][9][59]$a$11043 [13] $memory\instruction_memory$rdmux[0][9][59]$a$11043 [9:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][59]$a$11043 [31:22] $memory\instruction_memory$rdmux[0][9][59]$a$11043 [19] $memory\instruction_memory$rdmux[0][9][59]$a$11043 [17:14] $memory\instruction_memory$rdmux[0][9][59]$a$11043 [12:10] $memory\instruction_memory$rdmux[0][9][59]$a$11043 [3:0] } = { $memory\instruction_memory$rdmux[0][9][59]$a$11043 [18] $memory\instruction_memory$rdmux[0][9][59]$a$11043 [18] 6'111110 $memory\instruction_memory$rdmux[0][9][59]$a$11043 [5] $memory\instruction_memory$rdmux[0][9][59]$a$11043 [21] 1'0 $memory\instruction_memory$rdmux[0][9][59]$a$11043 [6] $memory\instruction_memory$rdmux[0][9][59]$a$11043 [6] $memory\instruction_memory$rdmux[0][9][59]$a$11043 [6] $memory\instruction_memory$rdmux[0][9][59]$a$11043 [6] $memory\instruction_memory$rdmux[0][9][59]$a$11043 [6] 1'0 $memory\instruction_memory$rdmux[0][9][59]$a$11043 [9] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][143]$12830:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][143]$a$12831, B=$memory\instruction_memory$rdmux[0][10][143]$b$12832, Y=$memory\instruction_memory$rdmux[0][9][71]$b$11080
      New ports: A={ $memory\instruction_memory$rdmux[0][10][143]$a$12831 [13] $memory\instruction_memory$rdmux[0][10][143]$a$12831 [13] $memory\instruction_memory$rdmux[0][10][143]$a$12831 [6] 1'0 $memory\instruction_memory$rdmux[0][10][143]$a$12831 [6] 2'10 }, B={ $memory\instruction_memory$rdmux[0][10][143]$b$12832 [7] 2'01 $memory\instruction_memory$rdmux[0][10][143]$b$12832 [7] 3'001 }, Y={ $memory\instruction_memory$rdmux[0][9][71]$b$11080 [20] $memory\instruction_memory$rdmux[0][9][71]$b$11080 [13] $memory\instruction_memory$rdmux[0][9][71]$b$11080 [10] $memory\instruction_memory$rdmux[0][9][71]$b$11080 [7:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][71]$b$11080 [31:21] $memory\instruction_memory$rdmux[0][9][71]$b$11080 [19:14] $memory\instruction_memory$rdmux[0][9][71]$b$11080 [12:11] $memory\instruction_memory$rdmux[0][9][71]$b$11080 [9:8] $memory\instruction_memory$rdmux[0][9][71]$b$11080 [3:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][9][71]$b$11080 [6] 1'0 $memory\instruction_memory$rdmux[0][9][71]$b$11080 [7] $memory\instruction_memory$rdmux[0][9][71]$b$11080 [20] $memory\instruction_memory$rdmux[0][9][71]$b$11080 [7] $memory\instruction_memory$rdmux[0][9][71]$b$11080 [7] 1'0 $memory\instruction_memory$rdmux[0][9][71]$b$11080 [10] 3'010 $memory\instruction_memory$rdmux[0][9][71]$b$11080 [7] $memory\instruction_memory$rdmux[0][9][71]$b$11080 [7] 1'0 $memory\instruction_memory$rdmux[0][9][71]$b$11080 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][161]$12884:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][161]$a$12885, B=$memory\instruction_memory$rdmux[0][10][161]$b$12886, Y=$memory\instruction_memory$rdmux[0][9][80]$b$11107
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][161]$a$12885 [8] $memory\instruction_memory$rdmux[0][10][161]$a$12885 [8] 1'0 $memory\instruction_memory$rdmux[0][10][161]$a$12885 [5] $memory\instruction_memory$rdmux[0][10][161]$a$12885 [5] $memory\instruction_memory$rdmux[0][10][161]$a$12885 [5] 1'1 $memory\instruction_memory$rdmux[0][10][161]$a$12885 [8] 1'1 $memory\instruction_memory$rdmux[0][10][161]$a$12885 [5] }, B={ $memory\instruction_memory$rdmux[0][10][161]$b$12886 [12] 2'10 $memory\instruction_memory$rdmux[0][10][161]$b$12886 [5] 2'10 $memory\instruction_memory$rdmux[0][10][161]$b$12886 [12] $memory\instruction_memory$rdmux[0][10][161]$b$12886 [5] $memory\instruction_memory$rdmux[0][10][161]$b$12886 [5] 1'0 $memory\instruction_memory$rdmux[0][10][161]$b$12886 [5] }, Y={ $memory\instruction_memory$rdmux[0][9][80]$b$11107 [22:20] $memory\instruction_memory$rdmux[0][9][80]$b$11107 [16:15] $memory\instruction_memory$rdmux[0][9][80]$b$11107 [13:12] $memory\instruction_memory$rdmux[0][9][80]$b$11107 [9:7] $memory\instruction_memory$rdmux[0][9][80]$b$11107 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][9][80]$b$11107 [31:23] $memory\instruction_memory$rdmux[0][9][80]$b$11107 [19:17] $memory\instruction_memory$rdmux[0][9][80]$b$11107 [14] $memory\instruction_memory$rdmux[0][9][80]$b$11107 [11:10] $memory\instruction_memory$rdmux[0][9][80]$b$11107 [6] $memory\instruction_memory$rdmux[0][9][80]$b$11107 [4:0] } = { 1'0 $memory\instruction_memory$rdmux[0][9][80]$b$11107 [16] 2'00 $memory\instruction_memory$rdmux[0][9][80]$b$11107 [20] 2'00 $memory\instruction_memory$rdmux[0][9][80]$b$11107 [20] $memory\instruction_memory$rdmux[0][9][80]$b$11107 [9] 1'0 $memory\instruction_memory$rdmux[0][9][80]$b$11107 [15] $memory\instruction_memory$rdmux[0][9][80]$b$11107 [15] $memory\instruction_memory$rdmux[0][9][80]$b$11107 [13] 8'01010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][129]$12788:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][129]$a$12789, B=$memory\instruction_memory$rdmux[0][10][129]$b$12790, Y=$memory\instruction_memory$rdmux[0][9][64]$b$11059
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][129]$a$12789 [4] $memory\instruction_memory$rdmux[0][10][129]$a$12789 [5] $memory\instruction_memory$rdmux[0][10][129]$a$12789 [5:4] 1'0 }, B={ 3'000 $memory\instruction_memory$rdmux[0][10][129]$b$12790 [2] $memory\instruction_memory$rdmux[0][10][129]$b$12790 [4] $memory\instruction_memory$rdmux[0][10][129]$b$12790 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][64]$b$11059 [25] $memory\instruction_memory$rdmux[0][9][64]$b$11059 [20] $memory\instruction_memory$rdmux[0][9][64]$b$11059 [7] $memory\instruction_memory$rdmux[0][9][64]$b$11059 [5:4] $memory\instruction_memory$rdmux[0][9][64]$b$11059 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][64]$b$11059 [31:26] $memory\instruction_memory$rdmux[0][9][64]$b$11059 [24:21] $memory\instruction_memory$rdmux[0][9][64]$b$11059 [19:8] $memory\instruction_memory$rdmux[0][9][64]$b$11059 [6] $memory\instruction_memory$rdmux[0][9][64]$b$11059 [3] $memory\instruction_memory$rdmux[0][9][64]$b$11059 [1:0] } = { $memory\instruction_memory$rdmux[0][9][64]$b$11059 [25] $memory\instruction_memory$rdmux[0][9][64]$b$11059 [25] $memory\instruction_memory$rdmux[0][9][64]$b$11059 [25] $memory\instruction_memory$rdmux[0][9][64]$b$11059 [25] $memory\instruction_memory$rdmux[0][9][64]$b$11059 [25] $memory\instruction_memory$rdmux[0][9][64]$b$11059 [25] $memory\instruction_memory$rdmux[0][9][64]$b$11059 [20] $memory\instruction_memory$rdmux[0][9][64]$b$11059 [20] $memory\instruction_memory$rdmux[0][9][64]$b$11059 [20] $memory\instruction_memory$rdmux[0][9][64]$b$11059 [4] 1'0 $memory\instruction_memory$rdmux[0][9][64]$b$11059 [7] $memory\instruction_memory$rdmux[0][9][64]$b$11059 [7] $memory\instruction_memory$rdmux[0][9][64]$b$11059 [7] $memory\instruction_memory$rdmux[0][9][64]$b$11059 [2] 4'0000 $memory\instruction_memory$rdmux[0][9][64]$b$11059 [4] 1'0 $memory\instruction_memory$rdmux[0][9][64]$b$11059 [4] $memory\instruction_memory$rdmux[0][9][64]$b$11059 [5] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][105]$12716:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][105]$a$12717, B=$memory\instruction_memory$rdmux[0][10][105]$b$12718, Y=$memory\instruction_memory$rdmux[0][9][52]$b$11023
      New ports: A={ $memory\instruction_memory$rdmux[0][10][105]$a$12717 [15] $memory\instruction_memory$rdmux[0][10][105]$a$12717 [7] $memory\instruction_memory$rdmux[0][10][105]$a$12717 [7] 2'10 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][105]$b$12718 [4] 1'1 $memory\instruction_memory$rdmux[0][10][105]$b$12718 [4] $memory\instruction_memory$rdmux[0][10][105]$b$12718 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][52]$b$11023 [15] $memory\instruction_memory$rdmux[0][9][52]$b$11023 [9] $memory\instruction_memory$rdmux[0][9][52]$b$11023 [7] $memory\instruction_memory$rdmux[0][9][52]$b$11023 [4] $memory\instruction_memory$rdmux[0][9][52]$b$11023 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][52]$b$11023 [31:16] $memory\instruction_memory$rdmux[0][9][52]$b$11023 [14:10] $memory\instruction_memory$rdmux[0][9][52]$b$11023 [8] $memory\instruction_memory$rdmux[0][9][52]$b$11023 [6:5] $memory\instruction_memory$rdmux[0][9][52]$b$11023 [3] $memory\instruction_memory$rdmux[0][9][52]$b$11023 [1:0] } = { 3'000 $memory\instruction_memory$rdmux[0][9][52]$b$11023 [2] $memory\instruction_memory$rdmux[0][9][52]$b$11023 [2] $memory\instruction_memory$rdmux[0][9][52]$b$11023 [2] 1'0 $memory\instruction_memory$rdmux[0][9][52]$b$11023 [2] $memory\instruction_memory$rdmux[0][9][52]$b$11023 [2] 4'0000 $memory\instruction_memory$rdmux[0][9][52]$b$11023 [4] $memory\instruction_memory$rdmux[0][9][52]$b$11023 [15] $memory\instruction_memory$rdmux[0][9][52]$b$11023 [4] 4'0000 $memory\instruction_memory$rdmux[0][9][52]$b$11023 [4] $memory\instruction_memory$rdmux[0][9][52]$b$11023 [4] $memory\instruction_memory$rdmux[0][9][52]$b$11023 [2] $memory\instruction_memory$rdmux[0][9][52]$b$11023 [2] $memory\instruction_memory$rdmux[0][9][52]$b$11023 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][172]$12917:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][172]$a$12918, B=$memory\instruction_memory$rdmux[0][10][172]$b$12919, Y=$memory\instruction_memory$rdmux[0][9][86]$a$11124
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][172]$a$12918 [14] $memory\instruction_memory$rdmux[0][10][172]$a$12918 [14] $memory\instruction_memory$rdmux[0][10][172]$a$12918 [4] 2'10 $memory\instruction_memory$rdmux[0][10][172]$a$12918 [4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][172]$b$12919 [4] $memory\instruction_memory$rdmux[0][10][172]$b$12919 [4] 2'00 $memory\instruction_memory$rdmux[0][10][172]$b$12919 [4] 1'1 $memory\instruction_memory$rdmux[0][10][172]$b$12919 [4] $memory\instruction_memory$rdmux[0][10][172]$b$12919 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][86]$a$11124 [17:16] $memory\instruction_memory$rdmux[0][9][86]$a$11124 [14] $memory\instruction_memory$rdmux[0][9][86]$a$11124 [9:8] $memory\instruction_memory$rdmux[0][9][86]$a$11124 [5:4] $memory\instruction_memory$rdmux[0][9][86]$a$11124 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][86]$a$11124 [31:18] $memory\instruction_memory$rdmux[0][9][86]$a$11124 [15] $memory\instruction_memory$rdmux[0][9][86]$a$11124 [13:10] $memory\instruction_memory$rdmux[0][9][86]$a$11124 [7:6] $memory\instruction_memory$rdmux[0][9][86]$a$11124 [3] $memory\instruction_memory$rdmux[0][9][86]$a$11124 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][9][86]$a$11124 [17] 5'00000 $memory\instruction_memory$rdmux[0][9][86]$a$11124 [9] $memory\instruction_memory$rdmux[0][9][86]$a$11124 [17] 1'0 $memory\instruction_memory$rdmux[0][9][86]$a$11124 [17] 2'00 $memory\instruction_memory$rdmux[0][9][86]$a$11124 [16] $memory\instruction_memory$rdmux[0][9][86]$a$11124 [2] 3'000 $memory\instruction_memory$rdmux[0][9][86]$a$11124 [8] 1'0 $memory\instruction_memory$rdmux[0][9][86]$a$11124 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][68]$12605:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][68]$a$12606, B=$memory\instruction_memory$rdmux[0][10][68]$b$12607, Y=$memory\instruction_memory$rdmux[0][9][34]$a$10968
      New ports: A={ $memory\instruction_memory$rdmux[0][10][68]$a$12606 [12] 1'0 $memory\instruction_memory$rdmux[0][10][68]$a$12606 [5] 1'0 $memory\instruction_memory$rdmux[0][10][68]$a$12606 [12] 2'01 $memory\instruction_memory$rdmux[0][10][68]$a$12606 [5] 1'1 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][68]$b$12607 [25] $memory\instruction_memory$rdmux[0][10][68]$b$12607 [10] 2'10 $memory\instruction_memory$rdmux[0][10][68]$b$12607 [10] $memory\instruction_memory$rdmux[0][10][68]$b$12607 [10] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][34]$a$10968 [30] $memory\instruction_memory$rdmux[0][9][34]$a$10968 [25] $memory\instruction_memory$rdmux[0][9][34]$a$10968 [23] $memory\instruction_memory$rdmux[0][9][34]$a$10968 [13:10] $memory\instruction_memory$rdmux[0][9][34]$a$10968 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][34]$a$10968 [31] $memory\instruction_memory$rdmux[0][9][34]$a$10968 [29:26] $memory\instruction_memory$rdmux[0][9][34]$a$10968 [24] $memory\instruction_memory$rdmux[0][9][34]$a$10968 [22:14] $memory\instruction_memory$rdmux[0][9][34]$a$10968 [9:6] $memory\instruction_memory$rdmux[0][9][34]$a$10968 [3:0] } = { $memory\instruction_memory$rdmux[0][9][34]$a$10968 [13] $memory\instruction_memory$rdmux[0][9][34]$a$10968 [13] $memory\instruction_memory$rdmux[0][9][34]$a$10968 [13] $memory\instruction_memory$rdmux[0][9][34]$a$10968 [13] $memory\instruction_memory$rdmux[0][9][34]$a$10968 [13] 1'0 $memory\instruction_memory$rdmux[0][9][34]$a$10968 [10] $memory\instruction_memory$rdmux[0][9][34]$a$10968 [10] $memory\instruction_memory$rdmux[0][9][34]$a$10968 [10] 2'01 $memory\instruction_memory$rdmux[0][9][34]$a$10968 [4] $memory\instruction_memory$rdmux[0][9][34]$a$10968 [4] $memory\instruction_memory$rdmux[0][9][34]$a$10968 [12] $memory\instruction_memory$rdmux[0][9][34]$a$10968 [12] 1'1 $memory\instruction_memory$rdmux[0][9][34]$a$10968 [4] $memory\instruction_memory$rdmux[0][9][34]$a$10968 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][2]$12407:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][2]$a$12408, B=$memory\instruction_memory$rdmux[0][10][2]$b$12409, Y=$memory\instruction_memory$rdmux[0][9][1]$a$10869
      New ports: A={ $memory\instruction_memory$rdmux[0][10][2]$a$12408 [22] $memory\instruction_memory$rdmux[0][10][2]$a$12408 [15] 2'10 }, B={ 2'10 $memory\instruction_memory$rdmux[0][10][2]$b$12409 [7] $memory\instruction_memory$rdmux[0][10][2]$b$12409 [5] }, Y={ $memory\instruction_memory$rdmux[0][9][1]$a$10869 [22] $memory\instruction_memory$rdmux[0][9][1]$a$10869 [15] $memory\instruction_memory$rdmux[0][9][1]$a$10869 [7] $memory\instruction_memory$rdmux[0][9][1]$a$10869 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][9][1]$a$10869 [31:23] $memory\instruction_memory$rdmux[0][9][1]$a$10869 [21:16] $memory\instruction_memory$rdmux[0][9][1]$a$10869 [14:8] $memory\instruction_memory$rdmux[0][9][1]$a$10869 [6] $memory\instruction_memory$rdmux[0][9][1]$a$10869 [4:0] } = { $memory\instruction_memory$rdmux[0][9][1]$a$10869 [22] $memory\instruction_memory$rdmux[0][9][1]$a$10869 [22] $memory\instruction_memory$rdmux[0][9][1]$a$10869 [22] $memory\instruction_memory$rdmux[0][9][1]$a$10869 [22] $memory\instruction_memory$rdmux[0][9][1]$a$10869 [22] $memory\instruction_memory$rdmux[0][9][1]$a$10869 [22] $memory\instruction_memory$rdmux[0][9][1]$a$10869 [5] 1'0 $memory\instruction_memory$rdmux[0][9][1]$a$10869 [22] $memory\instruction_memory$rdmux[0][9][1]$a$10869 [5] $memory\instruction_memory$rdmux[0][9][1]$a$10869 [5] 2'01 $memory\instruction_memory$rdmux[0][9][1]$a$10869 [15] $memory\instruction_memory$rdmux[0][9][1]$a$10869 [15] 6'010011 $memory\instruction_memory$rdmux[0][9][1]$a$10869 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][65]$12596:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][65]$a$12597, B=$memory\instruction_memory$rdmux[0][10][65]$b$12598, Y=$memory\instruction_memory$rdmux[0][9][32]$b$10963
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][65]$a$12597 [13] 1'1 $memory\instruction_memory$rdmux[0][10][65]$a$12597 [4] $memory\instruction_memory$rdmux[0][10][65]$a$12597 [4] $memory\instruction_memory$rdmux[0][10][65]$a$12597 [4] }, B={ $memory\instruction_memory$rdmux[0][10][65]$b$12598 [5] 1'1 $memory\instruction_memory$rdmux[0][10][65]$b$12598 [7] $memory\instruction_memory$rdmux[0][10][65]$b$12598 [7] $memory\instruction_memory$rdmux[0][10][65]$b$12598 [5] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][32]$b$10963 [22] $memory\instruction_memory$rdmux[0][9][32]$b$10963 [13] $memory\instruction_memory$rdmux[0][9][32]$b$10963 [8:7] $memory\instruction_memory$rdmux[0][9][32]$b$10963 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][32]$b$10963 [31:23] $memory\instruction_memory$rdmux[0][9][32]$b$10963 [21:14] $memory\instruction_memory$rdmux[0][9][32]$b$10963 [12:9] $memory\instruction_memory$rdmux[0][9][32]$b$10963 [6] $memory\instruction_memory$rdmux[0][9][32]$b$10963 [3:0] } = { $memory\instruction_memory$rdmux[0][9][32]$b$10963 [13] $memory\instruction_memory$rdmux[0][9][32]$b$10963 [13] $memory\instruction_memory$rdmux[0][9][32]$b$10963 [13] $memory\instruction_memory$rdmux[0][9][32]$b$10963 [13] $memory\instruction_memory$rdmux[0][9][32]$b$10963 [13] $memory\instruction_memory$rdmux[0][9][32]$b$10963 [13] $memory\instruction_memory$rdmux[0][9][32]$b$10963 [13] 2'01 $memory\instruction_memory$rdmux[0][9][32]$b$10963 [5] $memory\instruction_memory$rdmux[0][9][32]$b$10963 [5] 2'01 $memory\instruction_memory$rdmux[0][9][32]$b$10963 [4] $memory\instruction_memory$rdmux[0][9][32]$b$10963 [4] 11'00001100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][9]$12428:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][9]$a$12429, B=$memory\instruction_memory$rdmux[0][10][9]$b$12430, Y=$memory\instruction_memory$rdmux[0][9][4]$b$10879
      New ports: A={ $memory\instruction_memory$rdmux[0][10][9]$a$12429 [7] $memory\instruction_memory$rdmux[0][10][9]$a$12429 [23] 3'110 $memory\instruction_memory$rdmux[0][10][9]$a$12429 [7] 2'00 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][9]$b$12430 [5] $memory\instruction_memory$rdmux[0][10][9]$b$12430 [5] 1'0 $memory\instruction_memory$rdmux[0][10][9]$b$12430 [12] 1'1 $memory\instruction_memory$rdmux[0][10][9]$b$12430 [5] 1'1 }, Y={ $memory\instruction_memory$rdmux[0][9][4]$b$10879 [25] $memory\instruction_memory$rdmux[0][9][4]$b$10879 [23:22] $memory\instruction_memory$rdmux[0][9][4]$b$10879 [13:12] $memory\instruction_memory$rdmux[0][9][4]$b$10879 [7] $memory\instruction_memory$rdmux[0][9][4]$b$10879 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][4]$b$10879 [31:26] $memory\instruction_memory$rdmux[0][9][4]$b$10879 [24] $memory\instruction_memory$rdmux[0][9][4]$b$10879 [21:14] $memory\instruction_memory$rdmux[0][9][4]$b$10879 [11:8] $memory\instruction_memory$rdmux[0][9][4]$b$10879 [6] $memory\instruction_memory$rdmux[0][9][4]$b$10879 [3:0] } = { $memory\instruction_memory$rdmux[0][9][4]$b$10879 [13] $memory\instruction_memory$rdmux[0][9][4]$b$10879 [13] $memory\instruction_memory$rdmux[0][9][4]$b$10879 [13] $memory\instruction_memory$rdmux[0][9][4]$b$10879 [13] $memory\instruction_memory$rdmux[0][9][4]$b$10879 [13] $memory\instruction_memory$rdmux[0][9][4]$b$10879 [13] 1'0 $memory\instruction_memory$rdmux[0][9][4]$b$10879 [4] $memory\instruction_memory$rdmux[0][9][4]$b$10879 [5] 2'01 $memory\instruction_memory$rdmux[0][9][4]$b$10879 [4] $memory\instruction_memory$rdmux[0][9][4]$b$10879 [4] $memory\instruction_memory$rdmux[0][9][4]$b$10879 [12] 10'0011100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][93]$12680:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][93]$a$12681, B=$memory\instruction_memory$rdmux[0][10][93]$b$12682, Y=$memory\instruction_memory$rdmux[0][9][46]$b$11005
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][93]$a$12681 [4] $memory\instruction_memory$rdmux[0][10][93]$a$12681 [4] 1'1 $memory\instruction_memory$rdmux[0][10][93]$a$12681 [4:3] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][93]$b$12682 [26] $memory\instruction_memory$rdmux[0][10][93]$b$12682 [26] 1'0 $memory\instruction_memory$rdmux[0][10][93]$b$12682 [7] 3'100 }, Y={ $memory\instruction_memory$rdmux[0][9][46]$b$11005 [30] $memory\instruction_memory$rdmux[0][9][46]$b$11005 [26] $memory\instruction_memory$rdmux[0][9][46]$b$11005 [21] $memory\instruction_memory$rdmux[0][9][46]$b$11005 [7] $memory\instruction_memory$rdmux[0][9][46]$b$11005 [4:2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][46]$b$11005 [31] $memory\instruction_memory$rdmux[0][9][46]$b$11005 [29:27] $memory\instruction_memory$rdmux[0][9][46]$b$11005 [25:22] $memory\instruction_memory$rdmux[0][9][46]$b$11005 [20:8] $memory\instruction_memory$rdmux[0][9][46]$b$11005 [6:5] $memory\instruction_memory$rdmux[0][9][46]$b$11005 [1:0] } = { $memory\instruction_memory$rdmux[0][9][46]$b$11005 [30] 1'1 $memory\instruction_memory$rdmux[0][9][46]$b$11005 [4] $memory\instruction_memory$rdmux[0][9][46]$b$11005 [4] $memory\instruction_memory$rdmux[0][9][46]$b$11005 [4] $memory\instruction_memory$rdmux[0][9][46]$b$11005 [4] $memory\instruction_memory$rdmux[0][9][46]$b$11005 [7] $memory\instruction_memory$rdmux[0][9][46]$b$11005 [7] $memory\instruction_memory$rdmux[0][9][46]$b$11005 [2] $memory\instruction_memory$rdmux[0][9][46]$b$11005 [2] 1'1 $memory\instruction_memory$rdmux[0][9][46]$b$11005 [7] $memory\instruction_memory$rdmux[0][9][46]$b$11005 [7] $memory\instruction_memory$rdmux[0][9][46]$b$11005 [7] $memory\instruction_memory$rdmux[0][9][46]$b$11005 [2] $memory\instruction_memory$rdmux[0][9][46]$b$11005 [2] $memory\instruction_memory$rdmux[0][9][46]$b$11005 [2] 1'0 $memory\instruction_memory$rdmux[0][9][46]$b$11005 [4] $memory\instruction_memory$rdmux[0][9][46]$b$11005 [4] $memory\instruction_memory$rdmux[0][9][46]$b$11005 [4:2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][79]$12638:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][79]$a$12639, B=$memory\instruction_memory$rdmux[0][10][79]$b$12640, Y=$memory\instruction_memory$rdmux[0][9][39]$b$10984
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][79]$a$12639 [5] 1'0 $memory\instruction_memory$rdmux[0][10][79]$a$12639 [4] $memory\instruction_memory$rdmux[0][10][79]$a$12639 [4] 1'1 $memory\instruction_memory$rdmux[0][10][79]$a$12639 [5:4] }, B={ $memory\instruction_memory$rdmux[0][10][79]$b$12640 [10] $memory\instruction_memory$rdmux[0][10][79]$b$12640 [10] $memory\instruction_memory$rdmux[0][10][79]$b$12640 [10] $memory\instruction_memory$rdmux[0][10][79]$b$12640 [10] 3'000 $memory\instruction_memory$rdmux[0][10][79]$b$12640 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][39]$b$10984 [22] $memory\instruction_memory$rdmux[0][9][39]$b$10984 [16] $memory\instruction_memory$rdmux[0][9][39]$b$10984 [13] $memory\instruction_memory$rdmux[0][9][39]$b$10984 [10] $memory\instruction_memory$rdmux[0][9][39]$b$10984 [8:7] $memory\instruction_memory$rdmux[0][9][39]$b$10984 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][39]$b$10984 [31:23] $memory\instruction_memory$rdmux[0][9][39]$b$10984 [21:17] $memory\instruction_memory$rdmux[0][9][39]$b$10984 [15:14] $memory\instruction_memory$rdmux[0][9][39]$b$10984 [12:11] $memory\instruction_memory$rdmux[0][9][39]$b$10984 [9] $memory\instruction_memory$rdmux[0][9][39]$b$10984 [6] $memory\instruction_memory$rdmux[0][9][39]$b$10984 [3:0] } = { $memory\instruction_memory$rdmux[0][9][39]$b$10984 [5] $memory\instruction_memory$rdmux[0][9][39]$b$10984 [5] $memory\instruction_memory$rdmux[0][9][39]$b$10984 [5] $memory\instruction_memory$rdmux[0][9][39]$b$10984 [5] $memory\instruction_memory$rdmux[0][9][39]$b$10984 [5] $memory\instruction_memory$rdmux[0][9][39]$b$10984 [7] $memory\instruction_memory$rdmux[0][9][39]$b$10984 [10] $memory\instruction_memory$rdmux[0][9][39]$b$10984 [10] $memory\instruction_memory$rdmux[0][9][39]$b$10984 [22] $memory\instruction_memory$rdmux[0][9][39]$b$10984 [7] $memory\instruction_memory$rdmux[0][9][39]$b$10984 [8] 1'0 $memory\instruction_memory$rdmux[0][9][39]$b$10984 [5] $memory\instruction_memory$rdmux[0][9][39]$b$10984 [5] $memory\instruction_memory$rdmux[0][9][39]$b$10984 [5] $memory\instruction_memory$rdmux[0][9][39]$b$10984 [5] $memory\instruction_memory$rdmux[0][9][39]$b$10984 [5] 1'0 $memory\instruction_memory$rdmux[0][9][39]$b$10984 [7] $memory\instruction_memory$rdmux[0][9][39]$b$10984 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][114]$12743:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][114]$a$12744, B=$memory\instruction_memory$rdmux[0][10][114]$b$12745, Y=$memory\instruction_memory$rdmux[0][9][57]$a$11037
      New ports: A={ $memory\instruction_memory$rdmux[0][10][114]$a$12744 [5] $memory\instruction_memory$rdmux[0][10][114]$a$12744 [8] 1'1 $memory\instruction_memory$rdmux[0][10][114]$a$12744 [8] 1'0 $memory\instruction_memory$rdmux[0][10][114]$a$12744 [5] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][114]$b$12745 [13] 1'0 $memory\instruction_memory$rdmux[0][10][114]$b$12745 [13] 2'11 $memory\instruction_memory$rdmux[0][10][114]$b$12745 [4] $memory\instruction_memory$rdmux[0][10][114]$b$12745 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][57]$a$11037 [25:24] $memory\instruction_memory$rdmux[0][9][57]$a$11037 [13] $memory\instruction_memory$rdmux[0][9][57]$a$11037 [8:7] $memory\instruction_memory$rdmux[0][9][57]$a$11037 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][57]$a$11037 [31:26] $memory\instruction_memory$rdmux[0][9][57]$a$11037 [23:14] $memory\instruction_memory$rdmux[0][9][57]$a$11037 [12:9] $memory\instruction_memory$rdmux[0][9][57]$a$11037 [6] $memory\instruction_memory$rdmux[0][9][57]$a$11037 [3:0] } = { $memory\instruction_memory$rdmux[0][9][57]$a$11037 [13] $memory\instruction_memory$rdmux[0][9][57]$a$11037 [13] $memory\instruction_memory$rdmux[0][9][57]$a$11037 [13] $memory\instruction_memory$rdmux[0][9][57]$a$11037 [13] $memory\instruction_memory$rdmux[0][9][57]$a$11037 [13] $memory\instruction_memory$rdmux[0][9][57]$a$11037 [13] $memory\instruction_memory$rdmux[0][9][57]$a$11037 [4] $memory\instruction_memory$rdmux[0][9][57]$a$11037 [8] $memory\instruction_memory$rdmux[0][9][57]$a$11037 [4] $memory\instruction_memory$rdmux[0][9][57]$a$11037 [4] 2'01 $memory\instruction_memory$rdmux[0][9][57]$a$11037 [4] $memory\instruction_memory$rdmux[0][9][57]$a$11037 [4] 4'0000 $memory\instruction_memory$rdmux[0][9][57]$a$11037 [8] 6'100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][20]$12461:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][20]$a$12462, B=$memory\instruction_memory$rdmux[0][10][20]$b$12463, Y=$memory\instruction_memory$rdmux[0][9][10]$a$10896
      New ports: A={ 2'01 $memory\instruction_memory$rdmux[0][10][20]$a$12462 [9] $memory\instruction_memory$rdmux[0][10][20]$a$12462 [10] $memory\instruction_memory$rdmux[0][10][20]$a$12462 [10] $memory\instruction_memory$rdmux[0][10][20]$a$12462 [10:9] }, B={ $memory\instruction_memory$rdmux[0][10][20]$b$12463 [9] $memory\instruction_memory$rdmux[0][10][20]$b$12463 [20] $memory\instruction_memory$rdmux[0][10][20]$b$12463 [20] 1'0 $memory\instruction_memory$rdmux[0][10][20]$b$12463 [20] $memory\instruction_memory$rdmux[0][10][20]$b$12463 [9] $memory\instruction_memory$rdmux[0][10][20]$b$12463 [9] }, Y={ $memory\instruction_memory$rdmux[0][9][10]$a$10896 [25] $memory\instruction_memory$rdmux[0][9][10]$a$10896 [23:20] $memory\instruction_memory$rdmux[0][9][10]$a$10896 [10:9] }
      New connections: { $memory\instruction_memory$rdmux[0][9][10]$a$10896 [31:26] $memory\instruction_memory$rdmux[0][9][10]$a$10896 [24] $memory\instruction_memory$rdmux[0][9][10]$a$10896 [19:11] $memory\instruction_memory$rdmux[0][9][10]$a$10896 [8:0] } = 25'1111110010000100000100011
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][164]$12893:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][164]$a$12894, B=$memory\instruction_memory$rdmux[0][10][164]$b$12895, Y=$memory\instruction_memory$rdmux[0][9][82]$a$11112
      New ports: A={ 2'11 $memory\instruction_memory$rdmux[0][10][164]$a$12894 [5] 1'0 $memory\instruction_memory$rdmux[0][10][164]$a$12894 [4] $memory\instruction_memory$rdmux[0][10][164]$a$12894 [4] $memory\instruction_memory$rdmux[0][10][164]$a$12894 [5:4] }, B={ $memory\instruction_memory$rdmux[0][10][164]$b$12895 [5] 2'00 $memory\instruction_memory$rdmux[0][10][164]$b$12895 [5] 2'10 $memory\instruction_memory$rdmux[0][10][164]$b$12895 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][82]$a$11112 [21:20] $memory\instruction_memory$rdmux[0][9][82]$a$11112 [12:11] $memory\instruction_memory$rdmux[0][9][82]$a$11112 [9] $memory\instruction_memory$rdmux[0][9][82]$a$11112 [7] $memory\instruction_memory$rdmux[0][9][82]$a$11112 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][82]$a$11112 [31:22] $memory\instruction_memory$rdmux[0][9][82]$a$11112 [19:13] $memory\instruction_memory$rdmux[0][9][82]$a$11112 [10] $memory\instruction_memory$rdmux[0][9][82]$a$11112 [8] $memory\instruction_memory$rdmux[0][9][82]$a$11112 [6] $memory\instruction_memory$rdmux[0][9][82]$a$11112 [3:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][9][82]$a$11112 [7] $memory\instruction_memory$rdmux[0][9][82]$a$11112 [20] $memory\instruction_memory$rdmux[0][9][82]$a$11112 [4] $memory\instruction_memory$rdmux[0][9][82]$a$11112 [7] $memory\instruction_memory$rdmux[0][9][82]$a$11112 [21:20] 1'0 $memory\instruction_memory$rdmux[0][9][82]$a$11112 [5] $memory\instruction_memory$rdmux[0][9][82]$a$11112 [11] $memory\instruction_memory$rdmux[0][9][82]$a$11112 [5] $memory\instruction_memory$rdmux[0][9][82]$a$11112 [11] $memory\instruction_memory$rdmux[0][9][82]$a$11112 [5] $memory\instruction_memory$rdmux[0][9][82]$a$11112 [5] 1'1 $memory\instruction_memory$rdmux[0][9][82]$a$11112 [4] $memory\instruction_memory$rdmux[0][9][82]$a$11112 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][94]$12683:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][94]$a$12684, B=$memory\instruction_memory$rdmux[0][10][94]$b$12685, Y=$memory\instruction_memory$rdmux[0][9][47]$a$11007
      New ports: A={ $memory\instruction_memory$rdmux[0][10][94]$a$12684 [7] $memory\instruction_memory$rdmux[0][10][94]$a$12684 [5] 2'01 $memory\instruction_memory$rdmux[0][10][94]$a$12684 [7] $memory\instruction_memory$rdmux[0][10][94]$a$12684 [5] }, B={ 2'01 $memory\instruction_memory$rdmux[0][10][94]$b$12685 [15] 1'0 $memory\instruction_memory$rdmux[0][10][94]$b$12685 [7] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][47]$a$11007 [26] $memory\instruction_memory$rdmux[0][9][47]$a$11007 [16:15] $memory\instruction_memory$rdmux[0][9][47]$a$11007 [9] $memory\instruction_memory$rdmux[0][9][47]$a$11007 [7] $memory\instruction_memory$rdmux[0][9][47]$a$11007 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][9][47]$a$11007 [31:27] $memory\instruction_memory$rdmux[0][9][47]$a$11007 [25:17] $memory\instruction_memory$rdmux[0][9][47]$a$11007 [14:10] $memory\instruction_memory$rdmux[0][9][47]$a$11007 [8] $memory\instruction_memory$rdmux[0][9][47]$a$11007 [6] $memory\instruction_memory$rdmux[0][9][47]$a$11007 [4:0] } = { $memory\instruction_memory$rdmux[0][9][47]$a$11007 [26] 2'00 $memory\instruction_memory$rdmux[0][9][47]$a$11007 [26] $memory\instruction_memory$rdmux[0][9][47]$a$11007 [26] 2'00 $memory\instruction_memory$rdmux[0][9][47]$a$11007 [9] $memory\instruction_memory$rdmux[0][9][47]$a$11007 [9] $memory\instruction_memory$rdmux[0][9][47]$a$11007 [5] $memory\instruction_memory$rdmux[0][9][47]$a$11007 [5] 2'01 $memory\instruction_memory$rdmux[0][9][47]$a$11007 [16] 12'000011010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][106]$12719:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][106]$a$12720, B=$memory\instruction_memory$rdmux[0][10][106]$b$12721, Y=$memory\instruction_memory$rdmux[0][9][53]$a$11025
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][106]$a$12720 [9] $memory\instruction_memory$rdmux[0][10][106]$a$12720 [9] $memory\instruction_memory$rdmux[0][10][106]$a$12720 [9] $memory\instruction_memory$rdmux[0][10][106]$a$12720 [9] 3'010 $memory\instruction_memory$rdmux[0][10][106]$a$12720 [2] }, B={ $memory\instruction_memory$rdmux[0][10][106]$b$12721 [13] $memory\instruction_memory$rdmux[0][10][106]$b$12721 [4] 1'0 $memory\instruction_memory$rdmux[0][10][106]$b$12721 [13] 3'110 $memory\instruction_memory$rdmux[0][10][106]$b$12721 [4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][53]$a$11025 [27] $memory\instruction_memory$rdmux[0][9][53]$a$11025 [21:20] $memory\instruction_memory$rdmux[0][9][53]$a$11025 [13] $memory\instruction_memory$rdmux[0][9][53]$a$11025 [9:8] $memory\instruction_memory$rdmux[0][9][53]$a$11025 [5:4] $memory\instruction_memory$rdmux[0][9][53]$a$11025 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][53]$a$11025 [31:28] $memory\instruction_memory$rdmux[0][9][53]$a$11025 [26:22] $memory\instruction_memory$rdmux[0][9][53]$a$11025 [19:14] $memory\instruction_memory$rdmux[0][9][53]$a$11025 [12:10] $memory\instruction_memory$rdmux[0][9][53]$a$11025 [7:6] $memory\instruction_memory$rdmux[0][9][53]$a$11025 [3] $memory\instruction_memory$rdmux[0][9][53]$a$11025 [1:0] } = { $memory\instruction_memory$rdmux[0][9][53]$a$11025 [13] $memory\instruction_memory$rdmux[0][9][53]$a$11025 [13] $memory\instruction_memory$rdmux[0][9][53]$a$11025 [13] $memory\instruction_memory$rdmux[0][9][53]$a$11025 [13] $memory\instruction_memory$rdmux[0][9][53]$a$11025 [13] $memory\instruction_memory$rdmux[0][9][53]$a$11025 [20] 1'0 $memory\instruction_memory$rdmux[0][9][53]$a$11025 [13] $memory\instruction_memory$rdmux[0][9][53]$a$11025 [13] 1'0 $memory\instruction_memory$rdmux[0][9][53]$a$11025 [13] 6'000000 $memory\instruction_memory$rdmux[0][9][53]$a$11025 [8] $memory\instruction_memory$rdmux[0][9][53]$a$11025 [4] $memory\instruction_memory$rdmux[0][9][53]$a$11025 [2] $memory\instruction_memory$rdmux[0][9][53]$a$11025 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][112]$12737:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][112]$a$12738, B=$memory\instruction_memory$rdmux[0][10][112]$b$12739, Y=$memory\instruction_memory$rdmux[0][9][56]$a$11034
      New ports: A={ 2'10 $memory\instruction_memory$rdmux[0][10][112]$a$12738 [2] $memory\instruction_memory$rdmux[0][10][112]$a$12738 [4] $memory\instruction_memory$rdmux[0][10][112]$a$12738 [2] }, B={ $memory\instruction_memory$rdmux[0][10][112]$b$12739 [15] $memory\instruction_memory$rdmux[0][10][112]$b$12739 [7] $memory\instruction_memory$rdmux[0][10][112]$b$12739 [7] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][56]$a$11034 [15] $memory\instruction_memory$rdmux[0][9][56]$a$11034 [9] $memory\instruction_memory$rdmux[0][9][56]$a$11034 [7] $memory\instruction_memory$rdmux[0][9][56]$a$11034 [4] $memory\instruction_memory$rdmux[0][9][56]$a$11034 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][56]$a$11034 [31:16] $memory\instruction_memory$rdmux[0][9][56]$a$11034 [14:10] $memory\instruction_memory$rdmux[0][9][56]$a$11034 [8] $memory\instruction_memory$rdmux[0][9][56]$a$11034 [6:5] $memory\instruction_memory$rdmux[0][9][56]$a$11034 [3] $memory\instruction_memory$rdmux[0][9][56]$a$11034 [1:0] } = { $memory\instruction_memory$rdmux[0][9][56]$a$11034 [2] 1'0 $memory\instruction_memory$rdmux[0][9][56]$a$11034 [2] $memory\instruction_memory$rdmux[0][9][56]$a$11034 [2] 2'00 $memory\instruction_memory$rdmux[0][9][56]$a$11034 [2] 1'0 $memory\instruction_memory$rdmux[0][9][56]$a$11034 [2] 2'00 $memory\instruction_memory$rdmux[0][9][56]$a$11034 [2] $memory\instruction_memory$rdmux[0][9][56]$a$11034 [2] 1'1 $memory\instruction_memory$rdmux[0][9][56]$a$11034 [15] 1'1 $memory\instruction_memory$rdmux[0][9][56]$a$11034 [2] $memory\instruction_memory$rdmux[0][9][56]$a$11034 [2] $memory\instruction_memory$rdmux[0][9][56]$a$11034 [2] 1'0 $memory\instruction_memory$rdmux[0][9][56]$a$11034 [4] $memory\instruction_memory$rdmux[0][9][56]$a$11034 [4] $memory\instruction_memory$rdmux[0][9][56]$a$11034 [2] $memory\instruction_memory$rdmux[0][9][56]$a$11034 [2] $memory\instruction_memory$rdmux[0][9][56]$a$11034 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][120]$12761:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][120]$a$12762, B=$memory\instruction_memory$rdmux[0][10][120]$b$12763, Y=$memory\instruction_memory$rdmux[0][9][60]$a$11046
      New ports: A={ $memory\instruction_memory$rdmux[0][10][120]$a$12762 [13] $memory\instruction_memory$rdmux[0][10][120]$a$12762 [4] $memory\instruction_memory$rdmux[0][10][120]$a$12762 [13] 3'110 $memory\instruction_memory$rdmux[0][10][120]$a$12762 [4] }, B={ $memory\instruction_memory$rdmux[0][10][120]$b$12763 [8] $memory\instruction_memory$rdmux[0][10][120]$b$12763 [5] 1'1 $memory\instruction_memory$rdmux[0][10][120]$b$12763 [8] 1'0 $memory\instruction_memory$rdmux[0][10][120]$b$12763 [5] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][60]$a$11046 [24] $memory\instruction_memory$rdmux[0][9][60]$a$11046 [20] $memory\instruction_memory$rdmux[0][9][60]$a$11046 [13] $memory\instruction_memory$rdmux[0][9][60]$a$11046 [8:7] $memory\instruction_memory$rdmux[0][9][60]$a$11046 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][60]$a$11046 [31:25] $memory\instruction_memory$rdmux[0][9][60]$a$11046 [23:21] $memory\instruction_memory$rdmux[0][9][60]$a$11046 [19:14] $memory\instruction_memory$rdmux[0][9][60]$a$11046 [12:9] $memory\instruction_memory$rdmux[0][9][60]$a$11046 [6] $memory\instruction_memory$rdmux[0][9][60]$a$11046 [3:0] } = { $memory\instruction_memory$rdmux[0][9][60]$a$11046 [13] $memory\instruction_memory$rdmux[0][9][60]$a$11046 [13] $memory\instruction_memory$rdmux[0][9][60]$a$11046 [13] $memory\instruction_memory$rdmux[0][9][60]$a$11046 [13] $memory\instruction_memory$rdmux[0][9][60]$a$11046 [13] $memory\instruction_memory$rdmux[0][9][60]$a$11046 [13] 1'0 $memory\instruction_memory$rdmux[0][9][60]$a$11046 [13] $memory\instruction_memory$rdmux[0][9][60]$a$11046 [13] $memory\instruction_memory$rdmux[0][9][60]$a$11046 [5] 2'01 $memory\instruction_memory$rdmux[0][9][60]$a$11046 [4] $memory\instruction_memory$rdmux[0][9][60]$a$11046 [4] $memory\instruction_memory$rdmux[0][9][60]$a$11046 [4] 2'00 $memory\instruction_memory$rdmux[0][9][60]$a$11046 [5] 7'1100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][127]$12782:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][127]$a$12783, B=$memory\instruction_memory$rdmux[0][10][127]$b$12784, Y=$memory\instruction_memory$rdmux[0][9][63]$b$11056
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][127]$a$12783 [4] 2'00 $memory\instruction_memory$rdmux[0][10][127]$a$12783 [2] $memory\instruction_memory$rdmux[0][10][127]$a$12783 [4] $memory\instruction_memory$rdmux[0][10][127]$a$12783 [2] }, B={ $memory\instruction_memory$rdmux[0][10][127]$b$12784 [10] $memory\instruction_memory$rdmux[0][10][127]$b$12784 [10:9] 4'1100 }, Y={ $memory\instruction_memory$rdmux[0][9][63]$b$11056 [11:9] $memory\instruction_memory$rdmux[0][9][63]$b$11056 [7] $memory\instruction_memory$rdmux[0][9][63]$b$11056 [5:4] $memory\instruction_memory$rdmux[0][9][63]$b$11056 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][63]$b$11056 [31:12] $memory\instruction_memory$rdmux[0][9][63]$b$11056 [8] $memory\instruction_memory$rdmux[0][9][63]$b$11056 [6] $memory\instruction_memory$rdmux[0][9][63]$b$11056 [3] $memory\instruction_memory$rdmux[0][9][63]$b$11056 [1:0] } = { $memory\instruction_memory$rdmux[0][9][63]$b$11056 [7] $memory\instruction_memory$rdmux[0][9][63]$b$11056 [7] $memory\instruction_memory$rdmux[0][9][63]$b$11056 [7] $memory\instruction_memory$rdmux[0][9][63]$b$11056 [7] $memory\instruction_memory$rdmux[0][9][63]$b$11056 [7] $memory\instruction_memory$rdmux[0][9][63]$b$11056 [7] $memory\instruction_memory$rdmux[0][9][63]$b$11056 [7] 3'000 $memory\instruction_memory$rdmux[0][9][63]$b$11056 [4] 2'00 $memory\instruction_memory$rdmux[0][9][63]$b$11056 [7] $memory\instruction_memory$rdmux[0][9][63]$b$11056 [7] $memory\instruction_memory$rdmux[0][9][63]$b$11056 [11] $memory\instruction_memory$rdmux[0][9][63]$b$11056 [5] 2'00 $memory\instruction_memory$rdmux[0][9][63]$b$11056 [11] $memory\instruction_memory$rdmux[0][9][63]$b$11056 [4] $memory\instruction_memory$rdmux[0][9][63]$b$11056 [5] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][134]$12803:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][134]$a$12804, B=$memory\instruction_memory$rdmux[0][10][134]$b$12805, Y=$memory\instruction_memory$rdmux[0][9][67]$a$11067
      New ports: A=3'001, B={ $memory\instruction_memory$rdmux[0][10][134]$b$12805 [4] $memory\instruction_memory$rdmux[0][10][134]$b$12805 [2] $memory\instruction_memory$rdmux[0][10][134]$b$12805 [2] }, Y=$memory\instruction_memory$rdmux[0][9][67]$a$11067 [4:2]
      New connections: { $memory\instruction_memory$rdmux[0][9][67]$a$11067 [31:5] $memory\instruction_memory$rdmux[0][9][67]$a$11067 [1:0] } = { $memory\instruction_memory$rdmux[0][9][67]$a$11067 [3] $memory\instruction_memory$rdmux[0][9][67]$a$11067 [3] $memory\instruction_memory$rdmux[0][9][67]$a$11067 [3] $memory\instruction_memory$rdmux[0][9][67]$a$11067 [3] $memory\instruction_memory$rdmux[0][9][67]$a$11067 [3] $memory\instruction_memory$rdmux[0][9][67]$a$11067 [3] 2'00 $memory\instruction_memory$rdmux[0][9][67]$a$11067 [3] $memory\instruction_memory$rdmux[0][9][67]$a$11067 [3] 1'0 $memory\instruction_memory$rdmux[0][9][67]$a$11067 [3] $memory\instruction_memory$rdmux[0][9][67]$a$11067 [3] $memory\instruction_memory$rdmux[0][9][67]$a$11067 [3] $memory\instruction_memory$rdmux[0][9][67]$a$11067 [3] $memory\instruction_memory$rdmux[0][9][67]$a$11067 [3:2] $memory\instruction_memory$rdmux[0][9][67]$a$11067 [3] $memory\instruction_memory$rdmux[0][9][67]$a$11067 [3] $memory\instruction_memory$rdmux[0][9][67]$a$11067 [3] 1'0 $memory\instruction_memory$rdmux[0][9][67]$a$11067 [4] $memory\instruction_memory$rdmux[0][9][67]$a$11067 [4] 1'0 $memory\instruction_memory$rdmux[0][9][67]$a$11067 [4] $memory\instruction_memory$rdmux[0][9][67]$a$11067 [2] $memory\instruction_memory$rdmux[0][9][67]$a$11067 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][140]$12821:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][140]$a$12822, B=$memory\instruction_memory$rdmux[0][10][140]$b$12823, Y=$memory\instruction_memory$rdmux[0][9][70]$a$11076
      New ports: A={ $memory\instruction_memory$rdmux[0][10][140]$a$12822 [30] 1'1 $memory\instruction_memory$rdmux[0][10][140]$a$12822 [12] $memory\instruction_memory$rdmux[0][10][140]$a$12822 [12] 3'101 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][140]$b$12823 [6] 1'0 $memory\instruction_memory$rdmux[0][10][140]$b$12823 [6] 1'0 $memory\instruction_memory$rdmux[0][10][140]$b$12823 [6] $memory\instruction_memory$rdmux[0][10][140]$b$12823 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][70]$a$11076 [30] $memory\instruction_memory$rdmux[0][9][70]$a$11076 [17] $memory\instruction_memory$rdmux[0][9][70]$a$11076 [14] $memory\instruction_memory$rdmux[0][9][70]$a$11076 [12] $memory\instruction_memory$rdmux[0][9][70]$a$11076 [9] $memory\instruction_memory$rdmux[0][9][70]$a$11076 [6] $memory\instruction_memory$rdmux[0][9][70]$a$11076 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][70]$a$11076 [31] $memory\instruction_memory$rdmux[0][9][70]$a$11076 [29:18] $memory\instruction_memory$rdmux[0][9][70]$a$11076 [16:15] $memory\instruction_memory$rdmux[0][9][70]$a$11076 [13] $memory\instruction_memory$rdmux[0][9][70]$a$11076 [11:10] $memory\instruction_memory$rdmux[0][9][70]$a$11076 [8:7] $memory\instruction_memory$rdmux[0][9][70]$a$11076 [5] $memory\instruction_memory$rdmux[0][9][70]$a$11076 [3:0] } = { $memory\instruction_memory$rdmux[0][9][70]$a$11076 [6] $memory\instruction_memory$rdmux[0][9][70]$a$11076 [6] $memory\instruction_memory$rdmux[0][9][70]$a$11076 [6] $memory\instruction_memory$rdmux[0][9][70]$a$11076 [6] $memory\instruction_memory$rdmux[0][9][70]$a$11076 [6] $memory\instruction_memory$rdmux[0][9][70]$a$11076 [6] 1'0 $memory\instruction_memory$rdmux[0][9][70]$a$11076 [4] $memory\instruction_memory$rdmux[0][9][70]$a$11076 [4] $memory\instruction_memory$rdmux[0][9][70]$a$11076 [4] 2'00 $memory\instruction_memory$rdmux[0][9][70]$a$11076 [17] $memory\instruction_memory$rdmux[0][9][70]$a$11076 [6] $memory\instruction_memory$rdmux[0][9][70]$a$11076 [12] 2'00 $memory\instruction_memory$rdmux[0][9][70]$a$11076 [4] $memory\instruction_memory$rdmux[0][9][70]$a$11076 [4] $memory\instruction_memory$rdmux[0][9][70]$a$11076 [6] 5'10011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][14]$12443:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][14]$a$12444, B=$memory\instruction_memory$rdmux[0][10][14]$b$12445, Y=$memory\instruction_memory$rdmux[0][9][7]$a$10887
      New ports: A={ $memory\instruction_memory$rdmux[0][10][14]$a$12444 [12] $memory\instruction_memory$rdmux[0][10][14]$a$12444 [5] 2'10 $memory\instruction_memory$rdmux[0][10][14]$a$12444 [12] 2'01 $memory\instruction_memory$rdmux[0][10][14]$a$12444 [5] 1'1 }, B={ 2'11 $memory\instruction_memory$rdmux[0][10][14]$b$12445 [5] 2'10 $memory\instruction_memory$rdmux[0][10][14]$b$12445 [5] $memory\instruction_memory$rdmux[0][10][14]$b$12445 [7] $memory\instruction_memory$rdmux[0][10][14]$b$12445 [5] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][7]$a$10887 [30] $memory\instruction_memory$rdmux[0][9][7]$a$10887 [22] $memory\instruction_memory$rdmux[0][9][7]$a$10887 [20] $memory\instruction_memory$rdmux[0][9][7]$a$10887 [13:11] $memory\instruction_memory$rdmux[0][9][7]$a$10887 [7] $memory\instruction_memory$rdmux[0][9][7]$a$10887 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][7]$a$10887 [31] $memory\instruction_memory$rdmux[0][9][7]$a$10887 [29:23] $memory\instruction_memory$rdmux[0][9][7]$a$10887 [21] $memory\instruction_memory$rdmux[0][9][7]$a$10887 [19:14] $memory\instruction_memory$rdmux[0][9][7]$a$10887 [10:8] $memory\instruction_memory$rdmux[0][9][7]$a$10887 [6] $memory\instruction_memory$rdmux[0][9][7]$a$10887 [3:0] } = { $memory\instruction_memory$rdmux[0][9][7]$a$10887 [13] $memory\instruction_memory$rdmux[0][9][7]$a$10887 [13] $memory\instruction_memory$rdmux[0][9][7]$a$10887 [13] $memory\instruction_memory$rdmux[0][9][7]$a$10887 [13] $memory\instruction_memory$rdmux[0][9][7]$a$10887 [13] 2'00 $memory\instruction_memory$rdmux[0][9][7]$a$10887 [22] $memory\instruction_memory$rdmux[0][9][7]$a$10887 [5] 2'01 $memory\instruction_memory$rdmux[0][9][7]$a$10887 [4] $memory\instruction_memory$rdmux[0][9][7]$a$10887 [4] $memory\instruction_memory$rdmux[0][9][7]$a$10887 [12] $memory\instruction_memory$rdmux[0][9][7]$a$10887 [12] 2'11 $memory\instruction_memory$rdmux[0][9][7]$a$10887 [7] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][156]$12869:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][156]$a$12870, B=$memory\instruction_memory$rdmux[0][10][156]$b$12871, Y=$memory\instruction_memory$rdmux[0][9][78]$a$11100
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][156]$a$12870 [15] 2'00 $memory\instruction_memory$rdmux[0][10][156]$a$12870 [8] $memory\instruction_memory$rdmux[0][10][156]$a$12870 [8] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][156]$b$12871 [14] 1'0 $memory\instruction_memory$rdmux[0][10][156]$b$12871 [14] $memory\instruction_memory$rdmux[0][10][156]$b$12871 [7] 1'1 $memory\instruction_memory$rdmux[0][10][156]$b$12871 [7] $memory\instruction_memory$rdmux[0][10][156]$b$12871 [7] }, Y={ $memory\instruction_memory$rdmux[0][9][78]$a$11100 [18] $memory\instruction_memory$rdmux[0][9][78]$a$11100 [15:12] $memory\instruction_memory$rdmux[0][9][78]$a$11100 [8:7] }
      New connections: { $memory\instruction_memory$rdmux[0][9][78]$a$11100 [31:19] $memory\instruction_memory$rdmux[0][9][78]$a$11100 [17:16] $memory\instruction_memory$rdmux[0][9][78]$a$11100 [11:9] $memory\instruction_memory$rdmux[0][9][78]$a$11100 [6:0] } = { 1'0 $memory\instruction_memory$rdmux[0][9][78]$a$11100 [15] 7'0000001 $memory\instruction_memory$rdmux[0][9][78]$a$11100 [12] $memory\instruction_memory$rdmux[0][9][78]$a$11100 [7] $memory\instruction_memory$rdmux[0][9][78]$a$11100 [12] 1'0 $memory\instruction_memory$rdmux[0][9][78]$a$11100 [15] 3'001 $memory\instruction_memory$rdmux[0][9][78]$a$11100 [7] 7'0110011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][163]$12890:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][163]$a$12891, B=$memory\instruction_memory$rdmux[0][10][163]$b$12892, Y=$memory\instruction_memory$rdmux[0][9][81]$b$11110
      New ports: A={ $memory\instruction_memory$rdmux[0][10][163]$a$12891 [8] 1'1 $memory\instruction_memory$rdmux[0][10][163]$a$12891 [8] 1'1 $memory\instruction_memory$rdmux[0][10][163]$a$12891 [8] $memory\instruction_memory$rdmux[0][10][163]$a$12891 [5] $memory\instruction_memory$rdmux[0][10][163]$a$12891 [8] 1'0 $memory\instruction_memory$rdmux[0][10][163]$a$12891 [5] 3'100 }, B={ 2'00 $memory\instruction_memory$rdmux[0][10][163]$b$12892 [3] $memory\instruction_memory$rdmux[0][10][163]$b$12892 [3] 1'1 $memory\instruction_memory$rdmux[0][10][163]$b$12892 [3] $memory\instruction_memory$rdmux[0][10][163]$b$12892 [4] $memory\instruction_memory$rdmux[0][10][163]$b$12892 [4] 1'1 $memory\instruction_memory$rdmux[0][10][163]$b$12892 [4:3] 1'1 }, Y={ $memory\instruction_memory$rdmux[0][9][81]$b$11110 [25] $memory\instruction_memory$rdmux[0][9][81]$b$11110 [21:20] $memory\instruction_memory$rdmux[0][9][81]$b$11110 [18] $memory\instruction_memory$rdmux[0][9][81]$b$11110 [16] $memory\instruction_memory$rdmux[0][9][81]$b$11110 [12] $memory\instruction_memory$rdmux[0][9][81]$b$11110 [8:7] $memory\instruction_memory$rdmux[0][9][81]$b$11110 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][81]$b$11110 [31:26] $memory\instruction_memory$rdmux[0][9][81]$b$11110 [24:22] $memory\instruction_memory$rdmux[0][9][81]$b$11110 [19] $memory\instruction_memory$rdmux[0][9][81]$b$11110 [17] $memory\instruction_memory$rdmux[0][9][81]$b$11110 [15:13] $memory\instruction_memory$rdmux[0][9][81]$b$11110 [11:9] $memory\instruction_memory$rdmux[0][9][81]$b$11110 [6] $memory\instruction_memory$rdmux[0][9][81]$b$11110 [1:0] } = { $memory\instruction_memory$rdmux[0][9][81]$b$11110 [20] $memory\instruction_memory$rdmux[0][9][81]$b$11110 [20] $memory\instruction_memory$rdmux[0][9][81]$b$11110 [20] $memory\instruction_memory$rdmux[0][9][81]$b$11110 [20] $memory\instruction_memory$rdmux[0][9][81]$b$11110 [25] $memory\instruction_memory$rdmux[0][9][81]$b$11110 [25] $memory\instruction_memory$rdmux[0][9][81]$b$11110 [20] $memory\instruction_memory$rdmux[0][9][81]$b$11110 [21:20] $memory\instruction_memory$rdmux[0][9][81]$b$11110 [3] $memory\instruction_memory$rdmux[0][9][81]$b$11110 [3] $memory\instruction_memory$rdmux[0][9][81]$b$11110 [3] $memory\instruction_memory$rdmux[0][9][81]$b$11110 [12] $memory\instruction_memory$rdmux[0][9][81]$b$11110 [12] 1'0 $memory\instruction_memory$rdmux[0][9][81]$b$11110 [4] $memory\instruction_memory$rdmux[0][9][81]$b$11110 [7] $memory\instruction_memory$rdmux[0][9][81]$b$11110 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][16]$12449:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][16]$a$12450, B=$memory\instruction_memory$rdmux[0][10][16]$b$12451, Y=$memory\instruction_memory$rdmux[0][9][8]$a$10890
      New ports: A={ 2'01 $memory\instruction_memory$rdmux[0][10][16]$a$12450 [7] 1'1 $memory\instruction_memory$rdmux[0][10][16]$a$12450 [7] $memory\instruction_memory$rdmux[0][10][16]$a$12450 [7] $memory\instruction_memory$rdmux[0][10][16]$a$12450 [5] }, B={ $memory\instruction_memory$rdmux[0][10][16]$b$12451 [8] $memory\instruction_memory$rdmux[0][10][16]$b$12451 [5] 1'1 $memory\instruction_memory$rdmux[0][10][16]$b$12451 [8] $memory\instruction_memory$rdmux[0][10][16]$b$12451 [8] 1'0 $memory\instruction_memory$rdmux[0][10][16]$b$12451 [5] }, Y={ $memory\instruction_memory$rdmux[0][9][8]$a$10890 [25] $memory\instruction_memory$rdmux[0][9][8]$a$10890 [22] $memory\instruction_memory$rdmux[0][9][8]$a$10890 [10:7] $memory\instruction_memory$rdmux[0][9][8]$a$10890 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][9][8]$a$10890 [31:26] $memory\instruction_memory$rdmux[0][9][8]$a$10890 [24:23] $memory\instruction_memory$rdmux[0][9][8]$a$10890 [21:11] $memory\instruction_memory$rdmux[0][9][8]$a$10890 [6] $memory\instruction_memory$rdmux[0][9][8]$a$10890 [4:0] } = { $memory\instruction_memory$rdmux[0][9][8]$a$10890 [8] $memory\instruction_memory$rdmux[0][9][8]$a$10890 [8] 1'1 $memory\instruction_memory$rdmux[0][9][8]$a$10890 [8] $memory\instruction_memory$rdmux[0][9][8]$a$10890 [8] $memory\instruction_memory$rdmux[0][9][8]$a$10890 [8] 1'0 $memory\instruction_memory$rdmux[0][9][8]$a$10890 [22] $memory\instruction_memory$rdmux[0][9][8]$a$10890 [5] 3'001 $memory\instruction_memory$rdmux[0][9][8]$a$10890 [5] $memory\instruction_memory$rdmux[0][9][8]$a$10890 [5] $memory\instruction_memory$rdmux[0][9][8]$a$10890 [5] 10'0100000011 }
  Optimizing cells in module \instruction_memory.
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][0]$10865:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][0]$a$10866, B=$memory\instruction_memory$rdmux[0][9][0]$b$10867, Y=$memory\instruction_memory$rdmux[0][8][0]$a$10098
      New ports: A={ $memory\instruction_memory$rdmux[0][9][0]$a$10866 [30] 1'0 $memory\instruction_memory$rdmux[0][9][0]$a$10866 [3] $memory\instruction_memory$rdmux[0][9][0]$a$10866 [3] $memory\instruction_memory$rdmux[0][9][0]$a$10866 [3] $memory\instruction_memory$rdmux[0][9][0]$a$10866 [3] 1'0 $memory\instruction_memory$rdmux[0][9][0]$a$10866 [16] $memory\instruction_memory$rdmux[0][9][0]$a$10866 [12] 3'000 $memory\instruction_memory$rdmux[0][9][0]$a$10866 [8] $memory\instruction_memory$rdmux[0][9][0]$a$10866 [2] $memory\instruction_memory$rdmux[0][9][0]$a$10866 [4:2] }, B={ $memory\instruction_memory$rdmux[0][9][0]$b$10867 [27] $memory\instruction_memory$rdmux[0][9][0]$b$10867 [27] $memory\instruction_memory$rdmux[0][9][0]$b$10867 [27:26] $memory\instruction_memory$rdmux[0][9][0]$b$10867 [11] $memory\instruction_memory$rdmux[0][9][0]$b$10867 [5] $memory\instruction_memory$rdmux[0][9][0]$b$10867 [18] $memory\instruction_memory$rdmux[0][9][0]$b$10867 [16] 1'0 $memory\instruction_memory$rdmux[0][9][0]$b$10867 [11:10] $memory\instruction_memory$rdmux[0][9][0]$b$10867 [5] $memory\instruction_memory$rdmux[0][9][0]$b$10867 [8] $memory\instruction_memory$rdmux[0][9][0]$b$10867 [5:4] 2'00 }, Y={ $memory\instruction_memory$rdmux[0][8][0]$a$10098 [30] $memory\instruction_memory$rdmux[0][8][0]$a$10098 [28:25] $memory\instruction_memory$rdmux[0][8][0]$a$10098 [23] $memory\instruction_memory$rdmux[0][8][0]$a$10098 [18] $memory\instruction_memory$rdmux[0][8][0]$a$10098 [16] $memory\instruction_memory$rdmux[0][8][0]$a$10098 [12:8] $memory\instruction_memory$rdmux[0][8][0]$a$10098 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][0]$a$10098 [31] $memory\instruction_memory$rdmux[0][8][0]$a$10098 [29] $memory\instruction_memory$rdmux[0][8][0]$a$10098 [24] $memory\instruction_memory$rdmux[0][8][0]$a$10098 [22:19] $memory\instruction_memory$rdmux[0][8][0]$a$10098 [17] $memory\instruction_memory$rdmux[0][8][0]$a$10098 [15:13] $memory\instruction_memory$rdmux[0][8][0]$a$10098 [7:6] $memory\instruction_memory$rdmux[0][8][0]$a$10098 [1:0] } = { $memory\instruction_memory$rdmux[0][8][0]$a$10098 [28] $memory\instruction_memory$rdmux[0][8][0]$a$10098 [28] $memory\instruction_memory$rdmux[0][8][0]$a$10098 [3] $memory\instruction_memory$rdmux[0][8][0]$a$10098 [3] $memory\instruction_memory$rdmux[0][8][0]$a$10098 [18] 5'00000 $memory\instruction_memory$rdmux[0][8][0]$a$10098 [9] 1'0 $memory\instruction_memory$rdmux[0][8][0]$a$10098 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][10]$10895:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][10]$a$10896, B=$memory\instruction_memory$rdmux[0][9][10]$b$10897, Y=$memory\instruction_memory$rdmux[0][8][5]$a$10113
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][9][10]$a$10896 [25] $memory\instruction_memory$rdmux[0][9][10]$a$10896 [23:20] $memory\instruction_memory$rdmux[0][9][10]$a$10896 [10:9] 3'010 }, B={ $memory\instruction_memory$rdmux[0][9][10]$b$10897 [8] $memory\instruction_memory$rdmux[0][9][10]$b$10897 [2] $memory\instruction_memory$rdmux[0][9][10]$b$10897 [23:22] 1'0 $memory\instruction_memory$rdmux[0][9][10]$b$10897 [2] $memory\instruction_memory$rdmux[0][9][10]$b$10897 [8] 1'0 $memory\instruction_memory$rdmux[0][9][10]$b$10897 [8] $memory\instruction_memory$rdmux[0][9][10]$b$10897 [2] $memory\instruction_memory$rdmux[0][9][10]$b$10897 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][5]$a$10113 [26:25] $memory\instruction_memory$rdmux[0][8][5]$a$10113 [23:20] $memory\instruction_memory$rdmux[0][8][5]$a$10113 [10:8] $memory\instruction_memory$rdmux[0][8][5]$a$10113 [5] $memory\instruction_memory$rdmux[0][8][5]$a$10113 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][5]$a$10113 [31:27] $memory\instruction_memory$rdmux[0][8][5]$a$10113 [24] $memory\instruction_memory$rdmux[0][8][5]$a$10113 [19:11] $memory\instruction_memory$rdmux[0][8][5]$a$10113 [7:6] $memory\instruction_memory$rdmux[0][8][5]$a$10113 [4:3] $memory\instruction_memory$rdmux[0][8][5]$a$10113 [1:0] } = { 3'111 $memory\instruction_memory$rdmux[0][8][5]$a$10113 [26] 1'1 $memory\instruction_memory$rdmux[0][8][5]$a$10113 [2] $memory\instruction_memory$rdmux[0][8][5]$a$10113 [2] 1'1 $memory\instruction_memory$rdmux[0][8][5]$a$10113 [2] $memory\instruction_memory$rdmux[0][8][5]$a$10113 [2] $memory\instruction_memory$rdmux[0][8][5]$a$10113 [2] $memory\instruction_memory$rdmux[0][8][5]$a$10113 [2] 1'1 $memory\instruction_memory$rdmux[0][8][5]$a$10113 [2] 1'0 $memory\instruction_memory$rdmux[0][8][5]$a$10113 [2] $memory\instruction_memory$rdmux[0][8][5]$a$10113 [2] 1'0 $memory\instruction_memory$rdmux[0][8][5]$a$10113 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][11]$10898:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][11]$a$10899, B=$memory\instruction_memory$rdmux[0][9][11]$b$10900, Y=$memory\instruction_memory$rdmux[0][8][5]$b$10114
      New ports: A={ $memory\instruction_memory$rdmux[0][9][11]$a$10899 [22] $memory\instruction_memory$rdmux[0][9][11]$a$10899 [26] $memory\instruction_memory$rdmux[0][9][11]$a$10899 [7] $memory\instruction_memory$rdmux[0][9][11]$a$10899 [22] $memory\instruction_memory$rdmux[0][9][11]$a$10899 [15] 1'0 $memory\instruction_memory$rdmux[0][9][11]$a$10899 [8] $memory\instruction_memory$rdmux[0][9][11]$a$10899 [9:7] $memory\instruction_memory$rdmux[0][9][11]$a$10899 [2] $memory\instruction_memory$rdmux[0][9][11]$a$10899 [2] }, B={ $memory\instruction_memory$rdmux[0][9][11]$b$10900 [26] $memory\instruction_memory$rdmux[0][9][11]$b$10900 [26] 1'1 $memory\instruction_memory$rdmux[0][9][11]$b$10900 [5] $memory\instruction_memory$rdmux[0][9][11]$b$10900 [15] $memory\instruction_memory$rdmux[0][9][11]$b$10900 [5] 1'1 $memory\instruction_memory$rdmux[0][9][11]$b$10900 [9] $memory\instruction_memory$rdmux[0][9][11]$b$10900 [7] $memory\instruction_memory$rdmux[0][9][11]$b$10900 [7] $memory\instruction_memory$rdmux[0][9][11]$b$10900 [5] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][8][5]$b$10114 [27:26] $memory\instruction_memory$rdmux[0][8][5]$b$10114 [23:22] $memory\instruction_memory$rdmux[0][8][5]$b$10114 [15] $memory\instruction_memory$rdmux[0][8][5]$b$10114 [11:7] $memory\instruction_memory$rdmux[0][8][5]$b$10114 [5] $memory\instruction_memory$rdmux[0][8][5]$b$10114 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][5]$b$10114 [31:28] $memory\instruction_memory$rdmux[0][8][5]$b$10114 [25:24] $memory\instruction_memory$rdmux[0][8][5]$b$10114 [21:16] $memory\instruction_memory$rdmux[0][8][5]$b$10114 [14:12] $memory\instruction_memory$rdmux[0][8][5]$b$10114 [6] $memory\instruction_memory$rdmux[0][8][5]$b$10114 [4:3] $memory\instruction_memory$rdmux[0][8][5]$b$10114 [1:0] } = { $memory\instruction_memory$rdmux[0][8][5]$b$10114 [27] $memory\instruction_memory$rdmux[0][8][5]$b$10114 [27] 1'1 $memory\instruction_memory$rdmux[0][8][5]$b$10114 [26] $memory\instruction_memory$rdmux[0][8][5]$b$10114 [2] 1'0 $memory\instruction_memory$rdmux[0][8][5]$b$10114 [11] $memory\instruction_memory$rdmux[0][8][5]$b$10114 [5] $memory\instruction_memory$rdmux[0][8][5]$b$10114 [2] 1'1 $memory\instruction_memory$rdmux[0][8][5]$b$10114 [15] $memory\instruction_memory$rdmux[0][8][5]$b$10114 [15] $memory\instruction_memory$rdmux[0][8][5]$b$10114 [2] 1'1 $memory\instruction_memory$rdmux[0][8][5]$b$10114 [2] $memory\instruction_memory$rdmux[0][8][5]$b$10114 [2] 1'0 $memory\instruction_memory$rdmux[0][8][5]$b$10114 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][12]$10901:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][12]$a$10902, B=$memory\instruction_memory$rdmux[0][9][12]$b$10903, Y=$memory\instruction_memory$rdmux[0][8][6]$a$10116
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][9][12]$a$10902 [26] $memory\instruction_memory$rdmux[0][9][12]$a$10902 [26] $memory\instruction_memory$rdmux[0][9][12]$a$10902 [5] 1'0 $memory\instruction_memory$rdmux[0][9][12]$a$10902 [23:22] $memory\instruction_memory$rdmux[0][9][12]$a$10902 [20] $memory\instruction_memory$rdmux[0][9][12]$a$10902 [20] 1'1 $memory\instruction_memory$rdmux[0][9][12]$a$10902 [15] 2'10 $memory\instruction_memory$rdmux[0][9][12]$a$10902 [9] $memory\instruction_memory$rdmux[0][9][12]$a$10902 [7] $memory\instruction_memory$rdmux[0][9][12]$a$10902 [7] $memory\instruction_memory$rdmux[0][9][12]$a$10902 [5] 2'00 }, B={ $memory\instruction_memory$rdmux[0][9][12]$b$10903 [25] $memory\instruction_memory$rdmux[0][9][12]$b$10903 [25] $memory\instruction_memory$rdmux[0][9][12]$b$10903 [26:24] $memory\instruction_memory$rdmux[0][9][12]$b$10903 [2] $memory\instruction_memory$rdmux[0][9][12]$b$10903 [22] $memory\instruction_memory$rdmux[0][9][12]$b$10903 [12] 1'0 $memory\instruction_memory$rdmux[0][9][12]$b$10903 [8] $memory\instruction_memory$rdmux[0][9][12]$b$10903 [12] $memory\instruction_memory$rdmux[0][9][12]$b$10903 [13:12] $memory\instruction_memory$rdmux[0][9][12]$b$10903 [8] $memory\instruction_memory$rdmux[0][9][12]$b$10903 [8:7] $memory\instruction_memory$rdmux[0][9][12]$b$10903 [2] $memory\instruction_memory$rdmux[0][9][12]$b$10903 [4] $memory\instruction_memory$rdmux[0][9][12]$b$10903 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][6]$a$10116 [29] $memory\instruction_memory$rdmux[0][8][6]$a$10116 [27:20] $memory\instruction_memory$rdmux[0][8][6]$a$10116 [18] $memory\instruction_memory$rdmux[0][8][6]$a$10116 [15] $memory\instruction_memory$rdmux[0][8][6]$a$10116 [13:12] $memory\instruction_memory$rdmux[0][8][6]$a$10116 [9:7] $memory\instruction_memory$rdmux[0][8][6]$a$10116 [5:4] $memory\instruction_memory$rdmux[0][8][6]$a$10116 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][6]$a$10116 [31:30] $memory\instruction_memory$rdmux[0][8][6]$a$10116 [28] $memory\instruction_memory$rdmux[0][8][6]$a$10116 [19] $memory\instruction_memory$rdmux[0][8][6]$a$10116 [17:16] $memory\instruction_memory$rdmux[0][8][6]$a$10116 [14] $memory\instruction_memory$rdmux[0][8][6]$a$10116 [11:10] $memory\instruction_memory$rdmux[0][8][6]$a$10116 [6] $memory\instruction_memory$rdmux[0][8][6]$a$10116 [3] $memory\instruction_memory$rdmux[0][8][6]$a$10116 [1:0] } = { $memory\instruction_memory$rdmux[0][8][6]$a$10116 [27] $memory\instruction_memory$rdmux[0][8][6]$a$10116 [27] $memory\instruction_memory$rdmux[0][8][6]$a$10116 [27] 1'0 $memory\instruction_memory$rdmux[0][8][6]$a$10116 [15] $memory\instruction_memory$rdmux[0][8][6]$a$10116 [15] 2'00 $memory\instruction_memory$rdmux[0][8][6]$a$10116 [8] $memory\instruction_memory$rdmux[0][8][6]$a$10116 [2] $memory\instruction_memory$rdmux[0][8][6]$a$10116 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][13]$10904:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][13]$a$10905, B=$memory\instruction_memory$rdmux[0][9][13]$b$10906, Y=$memory\instruction_memory$rdmux[0][8][6]$b$10117
      New ports: A={ $memory\instruction_memory$rdmux[0][9][13]$a$10905 [13] $memory\instruction_memory$rdmux[0][9][13]$a$10905 [25] 2'01 $memory\instruction_memory$rdmux[0][9][13]$a$10905 [22] $memory\instruction_memory$rdmux[0][9][13]$a$10905 [5] $memory\instruction_memory$rdmux[0][9][13]$a$10905 [16:15] $memory\instruction_memory$rdmux[0][9][13]$a$10905 [13] $memory\instruction_memory$rdmux[0][9][13]$a$10905 [6] $memory\instruction_memory$rdmux[0][9][13]$a$10905 [8:4] }, B={ $memory\instruction_memory$rdmux[0][9][13]$b$10906 [25] $memory\instruction_memory$rdmux[0][9][13]$b$10906 [25:24] $memory\instruction_memory$rdmux[0][9][13]$b$10906 [5] $memory\instruction_memory$rdmux[0][9][13]$b$10906 [22] $memory\instruction_memory$rdmux[0][9][13]$b$10906 [16] $memory\instruction_memory$rdmux[0][9][13]$b$10906 [16] $memory\instruction_memory$rdmux[0][9][13]$b$10906 [12] $memory\instruction_memory$rdmux[0][9][13]$b$10906 [13:12] 1'1 $memory\instruction_memory$rdmux[0][9][13]$b$10906 [7] 1'0 $memory\instruction_memory$rdmux[0][9][13]$b$10906 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][8][6]$b$10117 [26:21] $memory\instruction_memory$rdmux[0][8][6]$b$10117 [16:15] $memory\instruction_memory$rdmux[0][8][6]$b$10117 [13:12] $memory\instruction_memory$rdmux[0][8][6]$b$10117 [8:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][6]$b$10117 [31:27] $memory\instruction_memory$rdmux[0][8][6]$b$10117 [20:17] $memory\instruction_memory$rdmux[0][8][6]$b$10117 [14] $memory\instruction_memory$rdmux[0][8][6]$b$10117 [11:9] $memory\instruction_memory$rdmux[0][8][6]$b$10117 [3:0] } = { $memory\instruction_memory$rdmux[0][8][6]$b$10117 [26] $memory\instruction_memory$rdmux[0][8][6]$b$10117 [26] $memory\instruction_memory$rdmux[0][8][6]$b$10117 [26] $memory\instruction_memory$rdmux[0][8][6]$b$10117 [26] $memory\instruction_memory$rdmux[0][8][6]$b$10117 [26] $memory\instruction_memory$rdmux[0][8][6]$b$10117 [5] 2'01 $memory\instruction_memory$rdmux[0][8][6]$b$10117 [16] $memory\instruction_memory$rdmux[0][8][6]$b$10117 [6] 1'0 $memory\instruction_memory$rdmux[0][8][6]$b$10117 [8] 5'10011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][14]$10907:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][14]$a$10908, B=$memory\instruction_memory$rdmux[0][9][14]$b$10909, Y=$memory\instruction_memory$rdmux[0][8][7]$a$10119
      New ports: A={ $memory\instruction_memory$rdmux[0][9][14]$a$10908 [23:22] $memory\instruction_memory$rdmux[0][9][14]$a$10908 [5] $memory\instruction_memory$rdmux[0][9][14]$a$10908 [15] 2'11 $memory\instruction_memory$rdmux[0][9][14]$a$10908 [9] $memory\instruction_memory$rdmux[0][9][14]$a$10908 [7] $memory\instruction_memory$rdmux[0][9][14]$a$10908 [7] $memory\instruction_memory$rdmux[0][9][14]$a$10908 [5] 1'0 }, B={ $memory\instruction_memory$rdmux[0][9][14]$b$10909 [5] $memory\instruction_memory$rdmux[0][9][14]$b$10909 [13] $memory\instruction_memory$rdmux[0][9][14]$b$10909 [20] $memory\instruction_memory$rdmux[0][9][14]$b$10909 [4] $memory\instruction_memory$rdmux[0][9][14]$b$10909 [13] $memory\instruction_memory$rdmux[0][9][14]$b$10909 [8] 1'1 $memory\instruction_memory$rdmux[0][9][14]$b$10909 [8:7] $memory\instruction_memory$rdmux[0][9][14]$b$10909 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][8][7]$a$10119 [23:22] $memory\instruction_memory$rdmux[0][8][7]$a$10119 [20] $memory\instruction_memory$rdmux[0][8][7]$a$10119 [15] $memory\instruction_memory$rdmux[0][8][7]$a$10119 [13] $memory\instruction_memory$rdmux[0][8][7]$a$10119 [10:7] $memory\instruction_memory$rdmux[0][8][7]$a$10119 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][7]$a$10119 [31:24] $memory\instruction_memory$rdmux[0][8][7]$a$10119 [21] $memory\instruction_memory$rdmux[0][8][7]$a$10119 [19:16] $memory\instruction_memory$rdmux[0][8][7]$a$10119 [14] $memory\instruction_memory$rdmux[0][8][7]$a$10119 [12:11] $memory\instruction_memory$rdmux[0][8][7]$a$10119 [6] $memory\instruction_memory$rdmux[0][8][7]$a$10119 [3:0] } = { $memory\instruction_memory$rdmux[0][8][7]$a$10119 [13] $memory\instruction_memory$rdmux[0][8][7]$a$10119 [13] $memory\instruction_memory$rdmux[0][8][7]$a$10119 [13] $memory\instruction_memory$rdmux[0][8][7]$a$10119 [13] $memory\instruction_memory$rdmux[0][8][7]$a$10119 [13] $memory\instruction_memory$rdmux[0][8][7]$a$10119 [13] $memory\instruction_memory$rdmux[0][8][7]$a$10119 [13] 1'0 $memory\instruction_memory$rdmux[0][8][7]$a$10119 [5] 2'01 $memory\instruction_memory$rdmux[0][8][7]$a$10119 [15] $memory\instruction_memory$rdmux[0][8][7]$a$10119 [15] 8'00000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][15]$10910:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][15]$a$10911, B=$memory\instruction_memory$rdmux[0][9][15]$b$10912, Y=$memory\instruction_memory$rdmux[0][8][7]$b$10120
      New ports: A={ $memory\instruction_memory$rdmux[0][9][15]$a$10911 [18] $memory\instruction_memory$rdmux[0][9][15]$a$10911 [23] $memory\instruction_memory$rdmux[0][9][15]$a$10911 [18] $memory\instruction_memory$rdmux[0][9][15]$a$10911 [23] $memory\instruction_memory$rdmux[0][9][15]$a$10911 [26] $memory\instruction_memory$rdmux[0][9][15]$a$10911 [2] $memory\instruction_memory$rdmux[0][9][15]$a$10911 [23] $memory\instruction_memory$rdmux[0][9][15]$a$10911 [18] $memory\instruction_memory$rdmux[0][9][15]$a$10911 [21] $memory\instruction_memory$rdmux[0][9][15]$a$10911 [18] $memory\instruction_memory$rdmux[0][9][15]$a$10911 [11] $memory\instruction_memory$rdmux[0][9][15]$a$10911 [11] $memory\instruction_memory$rdmux[0][9][15]$a$10911 [13] $memory\instruction_memory$rdmux[0][9][15]$a$10911 [11] $memory\instruction_memory$rdmux[0][9][15]$a$10911 [4] $memory\instruction_memory$rdmux[0][9][15]$a$10911 [8:7] $memory\instruction_memory$rdmux[0][9][15]$a$10911 [5:4] $memory\instruction_memory$rdmux[0][9][15]$a$10911 [2] }, B={ $memory\instruction_memory$rdmux[0][9][15]$b$10912 [13] $memory\instruction_memory$rdmux[0][9][15]$b$10912 [13] $memory\instruction_memory$rdmux[0][9][15]$b$10912 [27] $memory\instruction_memory$rdmux[0][9][15]$b$10912 [27] $memory\instruction_memory$rdmux[0][9][15]$b$10912 [13] 1'0 $memory\instruction_memory$rdmux[0][9][15]$b$10912 [2] $memory\instruction_memory$rdmux[0][9][15]$b$10912 [2] 1'0 $memory\instruction_memory$rdmux[0][9][15]$b$10912 [8] $memory\instruction_memory$rdmux[0][9][15]$b$10912 [4] $memory\instruction_memory$rdmux[0][9][15]$b$10912 [15] $memory\instruction_memory$rdmux[0][9][15]$b$10912 [13] 1'0 $memory\instruction_memory$rdmux[0][9][15]$b$10912 [9:7] $memory\instruction_memory$rdmux[0][9][15]$b$10912 [2] $memory\instruction_memory$rdmux[0][9][15]$b$10912 [4] $memory\instruction_memory$rdmux[0][9][15]$b$10912 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][7]$b$10120 [31] $memory\instruction_memory$rdmux[0][8][7]$b$10120 [29:26] $memory\instruction_memory$rdmux[0][8][7]$b$10120 [24:21] $memory\instruction_memory$rdmux[0][8][7]$b$10120 [18] $memory\instruction_memory$rdmux[0][8][7]$b$10120 [16:15] $memory\instruction_memory$rdmux[0][8][7]$b$10120 [13] $memory\instruction_memory$rdmux[0][8][7]$b$10120 [11] $memory\instruction_memory$rdmux[0][8][7]$b$10120 [9:7] $memory\instruction_memory$rdmux[0][8][7]$b$10120 [5:4] $memory\instruction_memory$rdmux[0][8][7]$b$10120 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][7]$b$10120 [30] $memory\instruction_memory$rdmux[0][8][7]$b$10120 [25] $memory\instruction_memory$rdmux[0][8][7]$b$10120 [20:19] $memory\instruction_memory$rdmux[0][8][7]$b$10120 [17] $memory\instruction_memory$rdmux[0][8][7]$b$10120 [14] $memory\instruction_memory$rdmux[0][8][7]$b$10120 [12] $memory\instruction_memory$rdmux[0][8][7]$b$10120 [10] $memory\instruction_memory$rdmux[0][8][7]$b$10120 [6] $memory\instruction_memory$rdmux[0][8][7]$b$10120 [3] $memory\instruction_memory$rdmux[0][8][7]$b$10120 [1:0] } = { $memory\instruction_memory$rdmux[0][8][7]$b$10120 [27] $memory\instruction_memory$rdmux[0][8][7]$b$10120 [23] 2'00 $memory\instruction_memory$rdmux[0][8][7]$b$10120 [15] $memory\instruction_memory$rdmux[0][8][7]$b$10120 [11] $memory\instruction_memory$rdmux[0][8][7]$b$10120 [11] $memory\instruction_memory$rdmux[0][8][7]$b$10120 [8] $memory\instruction_memory$rdmux[0][8][7]$b$10120 [5] $memory\instruction_memory$rdmux[0][8][7]$b$10120 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][16]$10913:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][16]$a$10914, B=$memory\instruction_memory$rdmux[0][9][16]$b$10915, Y=$memory\instruction_memory$rdmux[0][8][8]$a$10122
      New ports: A={ $memory\instruction_memory$rdmux[0][9][16]$a$10914 [13] $memory\instruction_memory$rdmux[0][9][16]$a$10914 [13] 1'0 $memory\instruction_memory$rdmux[0][9][16]$a$10914 [20] 1'1 $memory\instruction_memory$rdmux[0][9][16]$a$10914 [16:15] $memory\instruction_memory$rdmux[0][9][16]$a$10914 [13] $memory\instruction_memory$rdmux[0][9][16]$a$10914 [5] $memory\instruction_memory$rdmux[0][9][16]$a$10914 [7] $memory\instruction_memory$rdmux[0][9][16]$a$10914 [7] $memory\instruction_memory$rdmux[0][9][16]$a$10914 [7] $memory\instruction_memory$rdmux[0][9][16]$a$10914 [5:4] 1'0 }, B={ 1'0 $memory\instruction_memory$rdmux[0][9][16]$b$10915 [23] $memory\instruction_memory$rdmux[0][9][16]$b$10915 [13] 1'0 $memory\instruction_memory$rdmux[0][9][16]$b$10915 [15] $memory\instruction_memory$rdmux[0][9][16]$b$10915 [16:15] $memory\instruction_memory$rdmux[0][9][16]$b$10915 [13] 1'0 $memory\instruction_memory$rdmux[0][9][16]$b$10915 [9] $memory\instruction_memory$rdmux[0][9][16]$b$10915 [4] $memory\instruction_memory$rdmux[0][9][16]$b$10915 [7] $memory\instruction_memory$rdmux[0][9][16]$b$10915 [2] $memory\instruction_memory$rdmux[0][9][16]$b$10915 [4] $memory\instruction_memory$rdmux[0][9][16]$b$10915 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][8]$a$10122 [26] $memory\instruction_memory$rdmux[0][8][8]$a$10122 [23:22] $memory\instruction_memory$rdmux[0][8][8]$a$10122 [20] $memory\instruction_memory$rdmux[0][8][8]$a$10122 [18] $memory\instruction_memory$rdmux[0][8][8]$a$10122 [16:15] $memory\instruction_memory$rdmux[0][8][8]$a$10122 [13] $memory\instruction_memory$rdmux[0][8][8]$a$10122 [11] $memory\instruction_memory$rdmux[0][8][8]$a$10122 [9:7] $memory\instruction_memory$rdmux[0][8][8]$a$10122 [5:4] $memory\instruction_memory$rdmux[0][8][8]$a$10122 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][8]$a$10122 [31:27] $memory\instruction_memory$rdmux[0][8][8]$a$10122 [25:24] $memory\instruction_memory$rdmux[0][8][8]$a$10122 [21] $memory\instruction_memory$rdmux[0][8][8]$a$10122 [19] $memory\instruction_memory$rdmux[0][8][8]$a$10122 [17] $memory\instruction_memory$rdmux[0][8][8]$a$10122 [14] $memory\instruction_memory$rdmux[0][8][8]$a$10122 [12] $memory\instruction_memory$rdmux[0][8][8]$a$10122 [10] $memory\instruction_memory$rdmux[0][8][8]$a$10122 [6] $memory\instruction_memory$rdmux[0][8][8]$a$10122 [3] $memory\instruction_memory$rdmux[0][8][8]$a$10122 [1:0] } = { $memory\instruction_memory$rdmux[0][8][8]$a$10122 [26] $memory\instruction_memory$rdmux[0][8][8]$a$10122 [26] $memory\instruction_memory$rdmux[0][8][8]$a$10122 [26] $memory\instruction_memory$rdmux[0][8][8]$a$10122 [26] $memory\instruction_memory$rdmux[0][8][8]$a$10122 [26] $memory\instruction_memory$rdmux[0][8][8]$a$10122 [13] $memory\instruction_memory$rdmux[0][8][8]$a$10122 [22] 2'00 $memory\instruction_memory$rdmux[0][8][8]$a$10122 [15] $memory\instruction_memory$rdmux[0][8][8]$a$10122 [11] $memory\instruction_memory$rdmux[0][8][8]$a$10122 [11] $memory\instruction_memory$rdmux[0][8][8]$a$10122 [8] $memory\instruction_memory$rdmux[0][8][8]$a$10122 [5] $memory\instruction_memory$rdmux[0][8][8]$a$10122 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][17]$10916:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][17]$a$10917, B=$memory\instruction_memory$rdmux[0][9][17]$b$10918, Y=$memory\instruction_memory$rdmux[0][8][8]$b$10123
      New ports: A={ $memory\instruction_memory$rdmux[0][9][17]$a$10917 [27] $memory\instruction_memory$rdmux[0][9][17]$a$10917 [4] $memory\instruction_memory$rdmux[0][9][17]$a$10917 [10] $memory\instruction_memory$rdmux[0][9][17]$a$10917 [24] $memory\instruction_memory$rdmux[0][9][17]$a$10917 [10] 1'0 $memory\instruction_memory$rdmux[0][9][17]$a$10917 [16] $memory\instruction_memory$rdmux[0][9][17]$a$10917 [10] 1'0 $memory\instruction_memory$rdmux[0][9][17]$a$10917 [10] 1'0 $memory\instruction_memory$rdmux[0][9][17]$a$10917 [4] $memory\instruction_memory$rdmux[0][9][17]$a$10917 [2] $memory\instruction_memory$rdmux[0][9][17]$a$10917 [4] $memory\instruction_memory$rdmux[0][9][17]$a$10917 [2] }, B={ $memory\instruction_memory$rdmux[0][9][17]$b$10918 [11] $memory\instruction_memory$rdmux[0][9][17]$b$10918 [11] $memory\instruction_memory$rdmux[0][9][17]$b$10918 [16] $memory\instruction_memory$rdmux[0][9][17]$b$10918 [4] $memory\instruction_memory$rdmux[0][9][17]$b$10918 [23] $memory\instruction_memory$rdmux[0][9][17]$b$10918 [20] $memory\instruction_memory$rdmux[0][9][17]$b$10918 [16] $memory\instruction_memory$rdmux[0][9][17]$b$10918 [5] $memory\instruction_memory$rdmux[0][9][17]$b$10918 [11] 1'1 $memory\instruction_memory$rdmux[0][9][17]$b$10918 [9] 1'0 $memory\instruction_memory$rdmux[0][9][17]$b$10918 [5:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][8][8]$b$10123 [27:23] $memory\instruction_memory$rdmux[0][8][8]$b$10123 [20] $memory\instruction_memory$rdmux[0][8][8]$b$10123 [16] $memory\instruction_memory$rdmux[0][8][8]$b$10123 [13] $memory\instruction_memory$rdmux[0][8][8]$b$10123 [11:8] $memory\instruction_memory$rdmux[0][8][8]$b$10123 [5:4] $memory\instruction_memory$rdmux[0][8][8]$b$10123 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][8]$b$10123 [31:28] $memory\instruction_memory$rdmux[0][8][8]$b$10123 [22:21] $memory\instruction_memory$rdmux[0][8][8]$b$10123 [19:17] $memory\instruction_memory$rdmux[0][8][8]$b$10123 [15:14] $memory\instruction_memory$rdmux[0][8][8]$b$10123 [12] $memory\instruction_memory$rdmux[0][8][8]$b$10123 [7:6] $memory\instruction_memory$rdmux[0][8][8]$b$10123 [3] $memory\instruction_memory$rdmux[0][8][8]$b$10123 [1:0] } = { $memory\instruction_memory$rdmux[0][8][8]$b$10123 [27] $memory\instruction_memory$rdmux[0][8][8]$b$10123 [27] $memory\instruction_memory$rdmux[0][8][8]$b$10123 [27] $memory\instruction_memory$rdmux[0][8][8]$b$10123 [27] 1'0 $memory\instruction_memory$rdmux[0][8][8]$b$10123 [11] 1'0 $memory\instruction_memory$rdmux[0][8][8]$b$10123 [11] 1'0 $memory\instruction_memory$rdmux[0][8][8]$b$10123 [2] 3'000 $memory\instruction_memory$rdmux[0][8][8]$b$10123 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][18]$10919:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][18]$a$10920, B=$memory\instruction_memory$rdmux[0][9][18]$b$10921, Y=$memory\instruction_memory$rdmux[0][8][9]$a$10125
      New ports: A={ $memory\instruction_memory$rdmux[0][9][18]$a$10920 [10] 1'1 $memory\instruction_memory$rdmux[0][9][18]$a$10920 [5] $memory\instruction_memory$rdmux[0][9][18]$a$10920 [24] $memory\instruction_memory$rdmux[0][9][18]$a$10920 [8] $memory\instruction_memory$rdmux[0][9][18]$a$10920 [8] 3'000 $memory\instruction_memory$rdmux[0][9][18]$a$10920 [10] 1'0 $memory\instruction_memory$rdmux[0][9][18]$a$10920 [10:8] 1'0 $memory\instruction_memory$rdmux[0][9][18]$a$10920 [5] 1'0 $memory\instruction_memory$rdmux[0][9][18]$a$10920 [2] }, B={ $memory\instruction_memory$rdmux[0][9][18]$b$10921 [25] $memory\instruction_memory$rdmux[0][9][18]$b$10921 [25] $memory\instruction_memory$rdmux[0][9][18]$b$10921 [25] 1'0 $memory\instruction_memory$rdmux[0][9][18]$b$10921 [23] $memory\instruction_memory$rdmux[0][9][18]$b$10921 [5] $memory\instruction_memory$rdmux[0][9][18]$b$10921 [5] $memory\instruction_memory$rdmux[0][9][18]$b$10921 [16:15] $memory\instruction_memory$rdmux[0][9][18]$b$10921 [13:12] 4'1111 $memory\instruction_memory$rdmux[0][9][18]$b$10921 [5:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][8][9]$a$10125 [27:22] $memory\instruction_memory$rdmux[0][8][9]$a$10125 [20] $memory\instruction_memory$rdmux[0][8][9]$a$10125 [16:15] $memory\instruction_memory$rdmux[0][8][9]$a$10125 [13:12] $memory\instruction_memory$rdmux[0][8][9]$a$10125 [10:7] $memory\instruction_memory$rdmux[0][8][9]$a$10125 [5:4] $memory\instruction_memory$rdmux[0][8][9]$a$10125 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][9]$a$10125 [31:28] $memory\instruction_memory$rdmux[0][8][9]$a$10125 [21] $memory\instruction_memory$rdmux[0][8][9]$a$10125 [19:17] $memory\instruction_memory$rdmux[0][8][9]$a$10125 [14] $memory\instruction_memory$rdmux[0][8][9]$a$10125 [11] $memory\instruction_memory$rdmux[0][8][9]$a$10125 [6] $memory\instruction_memory$rdmux[0][8][9]$a$10125 [3] $memory\instruction_memory$rdmux[0][8][9]$a$10125 [1:0] } = { $memory\instruction_memory$rdmux[0][8][9]$a$10125 [27] $memory\instruction_memory$rdmux[0][8][9]$a$10125 [27] $memory\instruction_memory$rdmux[0][8][9]$a$10125 [27] $memory\instruction_memory$rdmux[0][8][9]$a$10125 [27] $memory\instruction_memory$rdmux[0][8][9]$a$10125 [4] 1'0 $memory\instruction_memory$rdmux[0][8][9]$a$10125 [10] $memory\instruction_memory$rdmux[0][8][9]$a$10125 [16] 2'00 $memory\instruction_memory$rdmux[0][8][9]$a$10125 [2] $memory\instruction_memory$rdmux[0][8][9]$a$10125 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][19]$10922:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][19]$a$10923, B=$memory\instruction_memory$rdmux[0][9][19]$b$10924, Y=$memory\instruction_memory$rdmux[0][8][9]$b$10126
      New ports: A={ $memory\instruction_memory$rdmux[0][9][19]$a$10923 [13] $memory\instruction_memory$rdmux[0][9][19]$a$10923 [25:24] $memory\instruction_memory$rdmux[0][9][19]$a$10923 [13] $memory\instruction_memory$rdmux[0][9][19]$a$10923 [22] $memory\instruction_memory$rdmux[0][9][19]$a$10923 [5] $memory\instruction_memory$rdmux[0][9][19]$a$10923 [20] $memory\instruction_memory$rdmux[0][9][19]$a$10923 [4] $memory\instruction_memory$rdmux[0][9][19]$a$10923 [4] $memory\instruction_memory$rdmux[0][9][19]$a$10923 [13] 2'01 $memory\instruction_memory$rdmux[0][9][19]$a$10923 [8:7] $memory\instruction_memory$rdmux[0][9][19]$a$10923 [5:4] }, B={ $memory\instruction_memory$rdmux[0][9][19]$b$10924 [25] $memory\instruction_memory$rdmux[0][9][19]$b$10924 [25] 1'0 $memory\instruction_memory$rdmux[0][9][19]$b$10924 [5] $memory\instruction_memory$rdmux[0][9][19]$b$10924 [5] $memory\instruction_memory$rdmux[0][9][19]$b$10924 [21] $memory\instruction_memory$rdmux[0][9][19]$b$10924 [5] $memory\instruction_memory$rdmux[0][9][19]$b$10924 [7] $memory\instruction_memory$rdmux[0][9][19]$b$10924 [15] $memory\instruction_memory$rdmux[0][9][19]$b$10924 [13:12] $memory\instruction_memory$rdmux[0][9][19]$b$10924 [7] $memory\instruction_memory$rdmux[0][9][19]$b$10924 [7] $memory\instruction_memory$rdmux[0][9][19]$b$10924 [7] $memory\instruction_memory$rdmux[0][9][19]$b$10924 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][8][9]$b$10126 [26:20] $memory\instruction_memory$rdmux[0][8][9]$b$10126 [16:15] $memory\instruction_memory$rdmux[0][8][9]$b$10126 [13:12] $memory\instruction_memory$rdmux[0][8][9]$b$10126 [9:7] $memory\instruction_memory$rdmux[0][8][9]$b$10126 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][9]$b$10126 [31:27] $memory\instruction_memory$rdmux[0][8][9]$b$10126 [19:17] $memory\instruction_memory$rdmux[0][8][9]$b$10126 [14] $memory\instruction_memory$rdmux[0][8][9]$b$10126 [11:10] $memory\instruction_memory$rdmux[0][8][9]$b$10126 [6] $memory\instruction_memory$rdmux[0][8][9]$b$10126 [3:0] } = { $memory\instruction_memory$rdmux[0][8][9]$b$10126 [26] $memory\instruction_memory$rdmux[0][8][9]$b$10126 [26] $memory\instruction_memory$rdmux[0][8][9]$b$10126 [26] $memory\instruction_memory$rdmux[0][8][9]$b$10126 [26] $memory\instruction_memory$rdmux[0][8][9]$b$10126 [26] 2'01 $memory\instruction_memory$rdmux[0][8][9]$b$10126 [16] 2'00 $memory\instruction_memory$rdmux[0][8][9]$b$10126 [8] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][1]$10868:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][1]$a$10869, B=$memory\instruction_memory$rdmux[0][9][1]$b$10870, Y=$memory\instruction_memory$rdmux[0][8][0]$b$10099
      New ports: A={ $memory\instruction_memory$rdmux[0][9][1]$a$10869 [22] $memory\instruction_memory$rdmux[0][9][1]$a$10869 [22] $memory\instruction_memory$rdmux[0][9][1]$a$10869 [22] $memory\instruction_memory$rdmux[0][9][1]$a$10869 [22] $memory\instruction_memory$rdmux[0][9][1]$a$10869 [5] $memory\instruction_memory$rdmux[0][9][1]$a$10869 [15] 3'111 $memory\instruction_memory$rdmux[0][9][1]$a$10869 [7] $memory\instruction_memory$rdmux[0][9][1]$a$10869 [5] 1'0 }, B={ $memory\instruction_memory$rdmux[0][9][1]$b$10870 [27] $memory\instruction_memory$rdmux[0][9][1]$b$10870 [5] $memory\instruction_memory$rdmux[0][9][1]$b$10870 [23] $memory\instruction_memory$rdmux[0][9][1]$b$10870 [20] $memory\instruction_memory$rdmux[0][9][1]$b$10870 [20] $memory\instruction_memory$rdmux[0][9][1]$b$10870 [7] $memory\instruction_memory$rdmux[0][9][1]$b$10870 [13] $memory\instruction_memory$rdmux[0][9][1]$b$10870 [10:9] $memory\instruction_memory$rdmux[0][9][1]$b$10870 [7] $memory\instruction_memory$rdmux[0][9][1]$b$10870 [5] $memory\instruction_memory$rdmux[0][9][1]$b$10870 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][0]$b$10099 [27:26] $memory\instruction_memory$rdmux[0][8][0]$b$10099 [23:22] $memory\instruction_memory$rdmux[0][8][0]$b$10099 [20] $memory\instruction_memory$rdmux[0][8][0]$b$10099 [15] $memory\instruction_memory$rdmux[0][8][0]$b$10099 [13] $memory\instruction_memory$rdmux[0][8][0]$b$10099 [10:9] $memory\instruction_memory$rdmux[0][8][0]$b$10099 [7] $memory\instruction_memory$rdmux[0][8][0]$b$10099 [5] $memory\instruction_memory$rdmux[0][8][0]$b$10099 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][0]$b$10099 [31:28] $memory\instruction_memory$rdmux[0][8][0]$b$10099 [25:24] $memory\instruction_memory$rdmux[0][8][0]$b$10099 [21] $memory\instruction_memory$rdmux[0][8][0]$b$10099 [19:16] $memory\instruction_memory$rdmux[0][8][0]$b$10099 [14] $memory\instruction_memory$rdmux[0][8][0]$b$10099 [12:11] $memory\instruction_memory$rdmux[0][8][0]$b$10099 [8] $memory\instruction_memory$rdmux[0][8][0]$b$10099 [6] $memory\instruction_memory$rdmux[0][8][0]$b$10099 [4:3] $memory\instruction_memory$rdmux[0][8][0]$b$10099 [1:0] } = { $memory\instruction_memory$rdmux[0][8][0]$b$10099 [27] $memory\instruction_memory$rdmux[0][8][0]$b$10099 [27] $memory\instruction_memory$rdmux[0][8][0]$b$10099 [27] $memory\instruction_memory$rdmux[0][8][0]$b$10099 [27] $memory\instruction_memory$rdmux[0][8][0]$b$10099 [5] $memory\instruction_memory$rdmux[0][8][0]$b$10099 [2] $memory\instruction_memory$rdmux[0][8][0]$b$10099 [20] 1'0 $memory\instruction_memory$rdmux[0][8][0]$b$10099 [13] $memory\instruction_memory$rdmux[0][8][0]$b$10099 [15] $memory\instruction_memory$rdmux[0][8][0]$b$10099 [15] 3'000 $memory\instruction_memory$rdmux[0][8][0]$b$10099 [7] $memory\instruction_memory$rdmux[0][8][0]$b$10099 [2] 1'0 $memory\instruction_memory$rdmux[0][8][0]$b$10099 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][20]$10925:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][20]$a$10926, B=$memory\instruction_memory$rdmux[0][9][20]$b$10927, Y=$memory\instruction_memory$rdmux[0][8][10]$a$10128
      New ports: A={ $memory\instruction_memory$rdmux[0][9][20]$a$10926 [26:23] 1'1 $memory\instruction_memory$rdmux[0][9][20]$a$10926 [15] $memory\instruction_memory$rdmux[0][9][20]$a$10926 [15] 1'0 $memory\instruction_memory$rdmux[0][9][20]$a$10926 [8:7] $memory\instruction_memory$rdmux[0][9][20]$a$10926 [5] }, B={ $memory\instruction_memory$rdmux[0][9][20]$b$10927 [26:24] $memory\instruction_memory$rdmux[0][9][20]$b$10927 [22] $memory\instruction_memory$rdmux[0][9][20]$b$10927 [22] $memory\instruction_memory$rdmux[0][9][20]$b$10927 [16:15] $memory\instruction_memory$rdmux[0][9][20]$b$10927 [5] $memory\instruction_memory$rdmux[0][9][20]$b$10927 [8:7] $memory\instruction_memory$rdmux[0][9][20]$b$10927 [5] }, Y={ $memory\instruction_memory$rdmux[0][8][10]$a$10128 [26:22] $memory\instruction_memory$rdmux[0][8][10]$a$10128 [16:15] $memory\instruction_memory$rdmux[0][8][10]$a$10128 [11] $memory\instruction_memory$rdmux[0][8][10]$a$10128 [8:7] $memory\instruction_memory$rdmux[0][8][10]$a$10128 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][8][10]$a$10128 [31:27] $memory\instruction_memory$rdmux[0][8][10]$a$10128 [21:17] $memory\instruction_memory$rdmux[0][8][10]$a$10128 [14:12] $memory\instruction_memory$rdmux[0][8][10]$a$10128 [10:9] $memory\instruction_memory$rdmux[0][8][10]$a$10128 [6] $memory\instruction_memory$rdmux[0][8][10]$a$10128 [4:0] } = { $memory\instruction_memory$rdmux[0][8][10]$a$10128 [26] $memory\instruction_memory$rdmux[0][8][10]$a$10128 [26] $memory\instruction_memory$rdmux[0][8][10]$a$10128 [8] $memory\instruction_memory$rdmux[0][8][10]$a$10128 [26] $memory\instruction_memory$rdmux[0][8][10]$a$10128 [26] $memory\instruction_memory$rdmux[0][8][10]$a$10128 [5] $memory\instruction_memory$rdmux[0][8][10]$a$10128 [11] 2'01 $memory\instruction_memory$rdmux[0][8][10]$a$10128 [16] $memory\instruction_memory$rdmux[0][8][10]$a$10128 [5] $memory\instruction_memory$rdmux[0][8][10]$a$10128 [8] $memory\instruction_memory$rdmux[0][8][10]$a$10128 [5] $memory\instruction_memory$rdmux[0][8][10]$a$10128 [8] $memory\instruction_memory$rdmux[0][8][10]$a$10128 [8] $memory\instruction_memory$rdmux[0][8][10]$a$10128 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][21]$10928:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][21]$a$10929, B=$memory\instruction_memory$rdmux[0][9][21]$b$10930, Y=$memory\instruction_memory$rdmux[0][8][10]$b$10129
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][9][21]$a$10929 [13] $memory\instruction_memory$rdmux[0][9][21]$a$10929 [22] $memory\instruction_memory$rdmux[0][9][21]$a$10929 [5] $memory\instruction_memory$rdmux[0][9][21]$a$10929 [20] 1'1 $memory\instruction_memory$rdmux[0][9][21]$a$10929 [4] $memory\instruction_memory$rdmux[0][9][21]$a$10929 [13] 1'1 $memory\instruction_memory$rdmux[0][9][21]$a$10929 [7] $memory\instruction_memory$rdmux[0][9][21]$a$10929 [7] $memory\instruction_memory$rdmux[0][9][21]$a$10929 [5:4] }, B={ $memory\instruction_memory$rdmux[0][9][21]$b$10930 [24:23] $memory\instruction_memory$rdmux[0][9][21]$b$10930 [21] $memory\instruction_memory$rdmux[0][9][21]$b$10930 [21:20] $memory\instruction_memory$rdmux[0][9][21]$b$10930 [18] $memory\instruction_memory$rdmux[0][9][21]$b$10930 [15] $memory\instruction_memory$rdmux[0][9][21]$b$10930 [13] $memory\instruction_memory$rdmux[0][9][21]$b$10930 [8] $memory\instruction_memory$rdmux[0][9][21]$b$10930 [8] $memory\instruction_memory$rdmux[0][9][21]$b$10930 [4] $memory\instruction_memory$rdmux[0][9][21]$b$10930 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][8][10]$b$10129 [24:20] $memory\instruction_memory$rdmux[0][8][10]$b$10129 [18] $memory\instruction_memory$rdmux[0][8][10]$b$10129 [15] $memory\instruction_memory$rdmux[0][8][10]$b$10129 [13] $memory\instruction_memory$rdmux[0][8][10]$b$10129 [9:7] $memory\instruction_memory$rdmux[0][8][10]$b$10129 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][10]$b$10129 [31:25] $memory\instruction_memory$rdmux[0][8][10]$b$10129 [19] $memory\instruction_memory$rdmux[0][8][10]$b$10129 [17:16] $memory\instruction_memory$rdmux[0][8][10]$b$10129 [14] $memory\instruction_memory$rdmux[0][8][10]$b$10129 [12:10] $memory\instruction_memory$rdmux[0][8][10]$b$10129 [6] $memory\instruction_memory$rdmux[0][8][10]$b$10129 [3:0] } = { $memory\instruction_memory$rdmux[0][8][10]$b$10129 [13] $memory\instruction_memory$rdmux[0][8][10]$b$10129 [13] $memory\instruction_memory$rdmux[0][8][10]$b$10129 [13] $memory\instruction_memory$rdmux[0][8][10]$b$10129 [13] $memory\instruction_memory$rdmux[0][8][10]$b$10129 [13] $memory\instruction_memory$rdmux[0][8][10]$b$10129 [23] $memory\instruction_memory$rdmux[0][8][10]$b$10129 [23] 1'0 $memory\instruction_memory$rdmux[0][8][10]$b$10129 [15] $memory\instruction_memory$rdmux[0][8][10]$b$10129 [15] 9'000100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][22]$10931:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][22]$a$10932, B=$memory\instruction_memory$rdmux[0][9][22]$b$10933, Y=$memory\instruction_memory$rdmux[0][8][11]$a$10131
      New ports: A={ $memory\instruction_memory$rdmux[0][9][22]$a$10932 [22] $memory\instruction_memory$rdmux[0][9][22]$a$10932 [27] $memory\instruction_memory$rdmux[0][9][22]$a$10932 [13] $memory\instruction_memory$rdmux[0][9][22]$a$10932 [13] $memory\instruction_memory$rdmux[0][9][22]$a$10932 [2] $memory\instruction_memory$rdmux[0][9][22]$a$10932 [22] $memory\instruction_memory$rdmux[0][9][22]$a$10932 [22] $memory\instruction_memory$rdmux[0][9][22]$a$10932 [10:9] $memory\instruction_memory$rdmux[0][9][22]$a$10932 [12] $memory\instruction_memory$rdmux[0][9][22]$a$10932 [13:12] $memory\instruction_memory$rdmux[0][9][22]$a$10932 [10:7] $memory\instruction_memory$rdmux[0][9][22]$a$10932 [5:4] $memory\instruction_memory$rdmux[0][9][22]$a$10932 [2] }, B={ 3'000 $memory\instruction_memory$rdmux[0][9][22]$b$10933 [25:24] $memory\instruction_memory$rdmux[0][9][22]$b$10933 [13] $memory\instruction_memory$rdmux[0][9][22]$b$10933 [7] $memory\instruction_memory$rdmux[0][9][22]$b$10933 [15] 1'1 $memory\instruction_memory$rdmux[0][9][22]$b$10933 [15] $memory\instruction_memory$rdmux[0][9][22]$b$10933 [13] 1'0 $memory\instruction_memory$rdmux[0][9][22]$b$10933 [10] 1'0 $memory\instruction_memory$rdmux[0][9][22]$b$10933 [4] $memory\instruction_memory$rdmux[0][9][22]$b$10933 [7] 1'0 $memory\instruction_memory$rdmux[0][9][22]$b$10933 [4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][8][11]$a$10131 [29] $memory\instruction_memory$rdmux[0][8][11]$a$10131 [27:22] $memory\instruction_memory$rdmux[0][8][11]$a$10131 [18] $memory\instruction_memory$rdmux[0][8][11]$a$10131 [16:15] $memory\instruction_memory$rdmux[0][8][11]$a$10131 [13:12] $memory\instruction_memory$rdmux[0][8][11]$a$10131 [10:7] $memory\instruction_memory$rdmux[0][8][11]$a$10131 [5:4] $memory\instruction_memory$rdmux[0][8][11]$a$10131 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][11]$a$10131 [31:30] $memory\instruction_memory$rdmux[0][8][11]$a$10131 [28] $memory\instruction_memory$rdmux[0][8][11]$a$10131 [21:19] $memory\instruction_memory$rdmux[0][8][11]$a$10131 [17] $memory\instruction_memory$rdmux[0][8][11]$a$10131 [14] $memory\instruction_memory$rdmux[0][8][11]$a$10131 [11] $memory\instruction_memory$rdmux[0][8][11]$a$10131 [6] $memory\instruction_memory$rdmux[0][8][11]$a$10131 [3] $memory\instruction_memory$rdmux[0][8][11]$a$10131 [1:0] } = { $memory\instruction_memory$rdmux[0][8][11]$a$10131 [27] $memory\instruction_memory$rdmux[0][8][11]$a$10131 [29] $memory\instruction_memory$rdmux[0][8][11]$a$10131 [27] $memory\instruction_memory$rdmux[0][8][11]$a$10131 [12] 2'00 $memory\instruction_memory$rdmux[0][8][11]$a$10131 [15] $memory\instruction_memory$rdmux[0][8][11]$a$10131 [12] 1'0 $memory\instruction_memory$rdmux[0][8][11]$a$10131 [5] $memory\instruction_memory$rdmux[0][8][11]$a$10131 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][23]$10934:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][23]$a$10935, B=$memory\instruction_memory$rdmux[0][9][23]$b$10936, Y=$memory\instruction_memory$rdmux[0][8][11]$b$10132
      New ports: A={ $memory\instruction_memory$rdmux[0][9][23]$a$10935 [4] $memory\instruction_memory$rdmux[0][9][23]$a$10935 [10] $memory\instruction_memory$rdmux[0][9][23]$a$10935 [23] $memory\instruction_memory$rdmux[0][9][23]$a$10935 [9] $memory\instruction_memory$rdmux[0][9][23]$a$10935 [16] $memory\instruction_memory$rdmux[0][9][23]$a$10935 [10] 1'0 $memory\instruction_memory$rdmux[0][9][23]$a$10935 [10:9] $memory\instruction_memory$rdmux[0][9][23]$a$10935 [4] $memory\instruction_memory$rdmux[0][9][23]$a$10935 [5:4] $memory\instruction_memory$rdmux[0][9][23]$a$10935 [2] }, B={ $memory\instruction_memory$rdmux[0][9][23]$b$10936 [11] $memory\instruction_memory$rdmux[0][9][23]$b$10936 [16] $memory\instruction_memory$rdmux[0][9][23]$b$10936 [5] $memory\instruction_memory$rdmux[0][9][23]$b$10936 [20] $memory\instruction_memory$rdmux[0][9][23]$b$10936 [16] $memory\instruction_memory$rdmux[0][9][23]$b$10936 [5] $memory\instruction_memory$rdmux[0][9][23]$b$10936 [11:9] 1'0 $memory\instruction_memory$rdmux[0][9][23]$b$10936 [5:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][8][11]$b$10132 [26:25] $memory\instruction_memory$rdmux[0][8][11]$b$10132 [23] $memory\instruction_memory$rdmux[0][8][11]$b$10132 [20] $memory\instruction_memory$rdmux[0][8][11]$b$10132 [16] $memory\instruction_memory$rdmux[0][8][11]$b$10132 [13] $memory\instruction_memory$rdmux[0][8][11]$b$10132 [11:8] $memory\instruction_memory$rdmux[0][8][11]$b$10132 [5:4] $memory\instruction_memory$rdmux[0][8][11]$b$10132 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][11]$b$10132 [31:27] $memory\instruction_memory$rdmux[0][8][11]$b$10132 [24] $memory\instruction_memory$rdmux[0][8][11]$b$10132 [22:21] $memory\instruction_memory$rdmux[0][8][11]$b$10132 [19:17] $memory\instruction_memory$rdmux[0][8][11]$b$10132 [15:14] $memory\instruction_memory$rdmux[0][8][11]$b$10132 [12] $memory\instruction_memory$rdmux[0][8][11]$b$10132 [7:6] $memory\instruction_memory$rdmux[0][8][11]$b$10132 [3] $memory\instruction_memory$rdmux[0][8][11]$b$10132 [1:0] } = { $memory\instruction_memory$rdmux[0][8][11]$b$10132 [26] $memory\instruction_memory$rdmux[0][8][11]$b$10132 [26] $memory\instruction_memory$rdmux[0][8][11]$b$10132 [26] $memory\instruction_memory$rdmux[0][8][11]$b$10132 [26] $memory\instruction_memory$rdmux[0][8][11]$b$10132 [26] $memory\instruction_memory$rdmux[0][8][11]$b$10132 [4] 1'0 $memory\instruction_memory$rdmux[0][8][11]$b$10132 [11] 1'0 $memory\instruction_memory$rdmux[0][8][11]$b$10132 [11] 1'0 $memory\instruction_memory$rdmux[0][8][11]$b$10132 [2] 3'000 $memory\instruction_memory$rdmux[0][8][11]$b$10132 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][24]$10937:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][24]$a$10938, B=$memory\instruction_memory$rdmux[0][9][24]$b$10939, Y=$memory\instruction_memory$rdmux[0][8][12]$a$10134
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][9][24]$a$10938 [25] 1'0 $memory\instruction_memory$rdmux[0][9][24]$a$10938 [22] $memory\instruction_memory$rdmux[0][9][24]$a$10938 [22] $memory\instruction_memory$rdmux[0][9][24]$a$10938 [20] $memory\instruction_memory$rdmux[0][9][24]$a$10938 [13] $memory\instruction_memory$rdmux[0][9][24]$a$10938 [13] 1'0 $memory\instruction_memory$rdmux[0][9][24]$a$10938 [11:9] 4'0010 $memory\instruction_memory$rdmux[0][9][24]$a$10938 [2] }, B={ $memory\instruction_memory$rdmux[0][9][24]$b$10939 [13] $memory\instruction_memory$rdmux[0][9][24]$b$10939 [25:22] $memory\instruction_memory$rdmux[0][9][24]$b$10939 [5] 1'1 $memory\instruction_memory$rdmux[0][9][24]$b$10939 [13:12] 4'0111 $memory\instruction_memory$rdmux[0][9][24]$b$10939 [7] $memory\instruction_memory$rdmux[0][9][24]$b$10939 [5:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][8][12]$a$10134 [27] $memory\instruction_memory$rdmux[0][8][12]$a$10134 [25:22] $memory\instruction_memory$rdmux[0][8][12]$a$10134 [20] $memory\instruction_memory$rdmux[0][8][12]$a$10134 [18] $memory\instruction_memory$rdmux[0][8][12]$a$10134 [13:7] $memory\instruction_memory$rdmux[0][8][12]$a$10134 [5:4] $memory\instruction_memory$rdmux[0][8][12]$a$10134 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][12]$a$10134 [31:28] $memory\instruction_memory$rdmux[0][8][12]$a$10134 [26] $memory\instruction_memory$rdmux[0][8][12]$a$10134 [21] $memory\instruction_memory$rdmux[0][8][12]$a$10134 [19] $memory\instruction_memory$rdmux[0][8][12]$a$10134 [17:14] $memory\instruction_memory$rdmux[0][8][12]$a$10134 [6] $memory\instruction_memory$rdmux[0][8][12]$a$10134 [3] $memory\instruction_memory$rdmux[0][8][12]$a$10134 [1:0] } = { $memory\instruction_memory$rdmux[0][8][12]$a$10134 [13] $memory\instruction_memory$rdmux[0][8][12]$a$10134 [13] $memory\instruction_memory$rdmux[0][8][12]$a$10134 [13] $memory\instruction_memory$rdmux[0][8][12]$a$10134 [13] $memory\instruction_memory$rdmux[0][8][12]$a$10134 [13] $memory\instruction_memory$rdmux[0][8][12]$a$10134 [4] 1'0 $memory\instruction_memory$rdmux[0][8][12]$a$10134 [4] $memory\instruction_memory$rdmux[0][8][12]$a$10134 [4] $memory\instruction_memory$rdmux[0][8][12]$a$10134 [12] 1'0 $memory\instruction_memory$rdmux[0][8][12]$a$10134 [2] $memory\instruction_memory$rdmux[0][8][12]$a$10134 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][25]$10940:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][25]$a$10941, B=$memory\instruction_memory$rdmux[0][9][25]$b$10942, Y=$memory\instruction_memory$rdmux[0][8][12]$b$10135
      New ports: A={ $memory\instruction_memory$rdmux[0][9][25]$a$10941 [28] $memory\instruction_memory$rdmux[0][9][25]$a$10941 [13] $memory\instruction_memory$rdmux[0][9][25]$a$10941 [13] $memory\instruction_memory$rdmux[0][9][25]$a$10941 [18:15] $memory\instruction_memory$rdmux[0][9][25]$a$10941 [13:12] 1'1 $memory\instruction_memory$rdmux[0][9][25]$a$10941 [8:7] $memory\instruction_memory$rdmux[0][9][25]$a$10941 [2] $memory\instruction_memory$rdmux[0][9][25]$a$10941 [4] $memory\instruction_memory$rdmux[0][9][25]$a$10941 [2] }, B={ 2'00 $memory\instruction_memory$rdmux[0][9][25]$b$10942 [15] $memory\instruction_memory$rdmux[0][9][25]$b$10942 [17] $memory\instruction_memory$rdmux[0][9][25]$b$10942 [17] $memory\instruction_memory$rdmux[0][9][25]$b$10942 [13] $memory\instruction_memory$rdmux[0][9][25]$b$10942 [15] $memory\instruction_memory$rdmux[0][9][25]$b$10942 [13] $memory\instruction_memory$rdmux[0][9][25]$b$10942 [2] $memory\instruction_memory$rdmux[0][9][25]$b$10942 [8] $memory\instruction_memory$rdmux[0][9][25]$b$10942 [8] $memory\instruction_memory$rdmux[0][9][25]$b$10942 [2] $memory\instruction_memory$rdmux[0][9][25]$b$10942 [5:4] $memory\instruction_memory$rdmux[0][9][25]$b$10942 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][12]$b$10135 [28] $memory\instruction_memory$rdmux[0][8][12]$b$10135 [25] $memory\instruction_memory$rdmux[0][8][12]$b$10135 [22] $memory\instruction_memory$rdmux[0][8][12]$b$10135 [18:15] $memory\instruction_memory$rdmux[0][8][12]$b$10135 [13:12] $memory\instruction_memory$rdmux[0][8][12]$b$10135 [9:7] $memory\instruction_memory$rdmux[0][8][12]$b$10135 [5:4] $memory\instruction_memory$rdmux[0][8][12]$b$10135 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][12]$b$10135 [31:29] $memory\instruction_memory$rdmux[0][8][12]$b$10135 [27:26] $memory\instruction_memory$rdmux[0][8][12]$b$10135 [24:23] $memory\instruction_memory$rdmux[0][8][12]$b$10135 [21:19] $memory\instruction_memory$rdmux[0][8][12]$b$10135 [14] $memory\instruction_memory$rdmux[0][8][12]$b$10135 [11:10] $memory\instruction_memory$rdmux[0][8][12]$b$10135 [6] $memory\instruction_memory$rdmux[0][8][12]$b$10135 [3] $memory\instruction_memory$rdmux[0][8][12]$b$10135 [1:0] } = { $memory\instruction_memory$rdmux[0][8][12]$b$10135 [25] $memory\instruction_memory$rdmux[0][8][12]$b$10135 [25] $memory\instruction_memory$rdmux[0][8][12]$b$10135 [25] $memory\instruction_memory$rdmux[0][8][12]$b$10135 [25] $memory\instruction_memory$rdmux[0][8][12]$b$10135 [25] 1'0 $memory\instruction_memory$rdmux[0][8][12]$b$10135 [22] $memory\instruction_memory$rdmux[0][8][12]$b$10135 [15] 4'0000 $memory\instruction_memory$rdmux[0][8][12]$b$10135 [9] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][26]$10943:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][26]$a$10944, B=$memory\instruction_memory$rdmux[0][9][26]$b$10945, Y=$memory\instruction_memory$rdmux[0][8][13]$a$10137
      New ports: A={ $memory\instruction_memory$rdmux[0][9][26]$a$10944 [28] $memory\instruction_memory$rdmux[0][9][26]$a$10944 [13] $memory\instruction_memory$rdmux[0][9][26]$a$10944 [13] 1'0 $memory\instruction_memory$rdmux[0][9][26]$a$10944 [22] $memory\instruction_memory$rdmux[0][9][26]$a$10944 [22:21] $memory\instruction_memory$rdmux[0][9][26]$a$10944 [4] $memory\instruction_memory$rdmux[0][9][26]$a$10944 [15] $memory\instruction_memory$rdmux[0][9][26]$a$10944 [13:12] 1'1 $memory\instruction_memory$rdmux[0][9][26]$a$10944 [7] $memory\instruction_memory$rdmux[0][9][26]$a$10944 [5:4] }, B={ $memory\instruction_memory$rdmux[0][9][26]$b$10945 [22] $memory\instruction_memory$rdmux[0][9][26]$b$10945 [22] $memory\instruction_memory$rdmux[0][9][26]$b$10945 [23] $memory\instruction_memory$rdmux[0][9][26]$b$10945 [24:22] $memory\instruction_memory$rdmux[0][9][26]$b$10945 [4] $memory\instruction_memory$rdmux[0][9][26]$b$10945 [15] $memory\instruction_memory$rdmux[0][9][26]$b$10945 [15] $memory\instruction_memory$rdmux[0][9][26]$b$10945 [13] $memory\instruction_memory$rdmux[0][9][26]$b$10945 [4] $memory\instruction_memory$rdmux[0][9][26]$b$10945 [8:7] 1'0 $memory\instruction_memory$rdmux[0][9][26]$b$10945 [4] }, Y={ $memory\instruction_memory$rdmux[0][8][13]$a$10137 [28] $memory\instruction_memory$rdmux[0][8][13]$a$10137 [26:21] $memory\instruction_memory$rdmux[0][8][13]$a$10137 [16:15] $memory\instruction_memory$rdmux[0][8][13]$a$10137 [13:12] $memory\instruction_memory$rdmux[0][8][13]$a$10137 [8:7] $memory\instruction_memory$rdmux[0][8][13]$a$10137 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][13]$a$10137 [31:29] $memory\instruction_memory$rdmux[0][8][13]$a$10137 [27] $memory\instruction_memory$rdmux[0][8][13]$a$10137 [20:17] $memory\instruction_memory$rdmux[0][8][13]$a$10137 [14] $memory\instruction_memory$rdmux[0][8][13]$a$10137 [11:9] $memory\instruction_memory$rdmux[0][8][13]$a$10137 [6] $memory\instruction_memory$rdmux[0][8][13]$a$10137 [3:0] } = { $memory\instruction_memory$rdmux[0][8][13]$a$10137 [26] $memory\instruction_memory$rdmux[0][8][13]$a$10137 [26] $memory\instruction_memory$rdmux[0][8][13]$a$10137 [28] $memory\instruction_memory$rdmux[0][8][13]$a$10137 [26] $memory\instruction_memory$rdmux[0][8][13]$a$10137 [5] 2'01 $memory\instruction_memory$rdmux[0][8][13]$a$10137 [16] 9'001100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][27]$10946:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][27]$a$10947, B=$memory\instruction_memory$rdmux[0][9][27]$b$10948, Y=$memory\instruction_memory$rdmux[0][8][13]$b$10138
      New ports: A={ $memory\instruction_memory$rdmux[0][9][27]$a$10947 [2] 1'0 $memory\instruction_memory$rdmux[0][9][27]$a$10947 [5] $memory\instruction_memory$rdmux[0][9][27]$a$10947 [20] $memory\instruction_memory$rdmux[0][9][27]$a$10947 [20] $memory\instruction_memory$rdmux[0][9][27]$a$10947 [20] $memory\instruction_memory$rdmux[0][9][27]$a$10947 [4] $memory\instruction_memory$rdmux[0][9][27]$a$10947 [17:15] 2'00 $memory\instruction_memory$rdmux[0][9][27]$a$10947 [4] $memory\instruction_memory$rdmux[0][9][27]$a$10947 [9:7] $memory\instruction_memory$rdmux[0][9][27]$a$10947 [5:4] $memory\instruction_memory$rdmux[0][9][27]$a$10947 [2] $memory\instruction_memory$rdmux[0][9][27]$a$10947 [2] }, B={ $memory\instruction_memory$rdmux[0][9][27]$b$10948 [25] $memory\instruction_memory$rdmux[0][9][27]$b$10948 [25] $memory\instruction_memory$rdmux[0][9][27]$b$10948 [13] $memory\instruction_memory$rdmux[0][9][27]$b$10948 [13] $memory\instruction_memory$rdmux[0][9][27]$b$10948 [21] $memory\instruction_memory$rdmux[0][9][27]$b$10948 [15] $memory\instruction_memory$rdmux[0][9][27]$b$10948 [18] $memory\instruction_memory$rdmux[0][9][27]$b$10948 [16] $memory\instruction_memory$rdmux[0][9][27]$b$10948 [16:15] $memory\instruction_memory$rdmux[0][9][27]$b$10948 [13] $memory\instruction_memory$rdmux[0][9][27]$b$10948 [4] $memory\instruction_memory$rdmux[0][9][27]$b$10948 [8] $memory\instruction_memory$rdmux[0][9][27]$b$10948 [8] $memory\instruction_memory$rdmux[0][9][27]$b$10948 [8] $memory\instruction_memory$rdmux[0][9][27]$b$10948 [2] $memory\instruction_memory$rdmux[0][9][27]$b$10948 [5:4] 1'0 $memory\instruction_memory$rdmux[0][9][27]$b$10948 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][13]$b$10138 [28] $memory\instruction_memory$rdmux[0][8][13]$b$10138 [25] $memory\instruction_memory$rdmux[0][8][13]$b$10138 [23:20] $memory\instruction_memory$rdmux[0][8][13]$b$10138 [18:15] $memory\instruction_memory$rdmux[0][8][13]$b$10138 [13:12] $memory\instruction_memory$rdmux[0][8][13]$b$10138 [10:7] $memory\instruction_memory$rdmux[0][8][13]$b$10138 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][13]$b$10138 [31:29] $memory\instruction_memory$rdmux[0][8][13]$b$10138 [27:26] $memory\instruction_memory$rdmux[0][8][13]$b$10138 [24] $memory\instruction_memory$rdmux[0][8][13]$b$10138 [19] $memory\instruction_memory$rdmux[0][8][13]$b$10138 [14] $memory\instruction_memory$rdmux[0][8][13]$b$10138 [11] $memory\instruction_memory$rdmux[0][8][13]$b$10138 [6] $memory\instruction_memory$rdmux[0][8][13]$b$10138 [1:0] } = { $memory\instruction_memory$rdmux[0][8][13]$b$10138 [25] $memory\instruction_memory$rdmux[0][8][13]$b$10138 [28] $memory\instruction_memory$rdmux[0][8][13]$b$10138 [25] $memory\instruction_memory$rdmux[0][8][13]$b$10138 [25] $memory\instruction_memory$rdmux[0][8][13]$b$10138 [25] 4'0000 $memory\instruction_memory$rdmux[0][8][13]$b$10138 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][28]$10949:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][28]$a$10950, B=$memory\instruction_memory$rdmux[0][9][28]$b$10951, Y=$memory\instruction_memory$rdmux[0][8][14]$a$10140
      New ports: A={ $memory\instruction_memory$rdmux[0][9][28]$a$10950 [28] $memory\instruction_memory$rdmux[0][9][28]$a$10950 [25] $memory\instruction_memory$rdmux[0][9][28]$a$10950 [25] 1'0 $memory\instruction_memory$rdmux[0][9][28]$a$10950 [22] $memory\instruction_memory$rdmux[0][9][28]$a$10950 [5] $memory\instruction_memory$rdmux[0][9][28]$a$10950 [16] $memory\instruction_memory$rdmux[0][9][28]$a$10950 [16:15] $memory\instruction_memory$rdmux[0][9][28]$a$10950 [13] 2'01 $memory\instruction_memory$rdmux[0][9][28]$a$10950 [8] 1'1 $memory\instruction_memory$rdmux[0][9][28]$a$10950 [5:4] }, B={ $memory\instruction_memory$rdmux[0][9][28]$b$10951 [13] $memory\instruction_memory$rdmux[0][9][28]$b$10951 [13] 1'0 $memory\instruction_memory$rdmux[0][9][28]$b$10951 [13] $memory\instruction_memory$rdmux[0][9][28]$b$10951 [5] $memory\instruction_memory$rdmux[0][9][28]$b$10951 [7] $memory\instruction_memory$rdmux[0][9][28]$b$10951 [4] $memory\instruction_memory$rdmux[0][9][28]$b$10951 [7] $memory\instruction_memory$rdmux[0][9][28]$b$10951 [15] $memory\instruction_memory$rdmux[0][9][28]$b$10951 [13:12] $memory\instruction_memory$rdmux[0][9][28]$b$10951 [9:7] $memory\instruction_memory$rdmux[0][9][28]$b$10951 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][8][14]$a$10140 [28] $memory\instruction_memory$rdmux[0][8][14]$a$10140 [26:24] $memory\instruction_memory$rdmux[0][8][14]$a$10140 [22:21] $memory\instruction_memory$rdmux[0][8][14]$a$10140 [17:15] $memory\instruction_memory$rdmux[0][8][14]$a$10140 [13:12] $memory\instruction_memory$rdmux[0][8][14]$a$10140 [9:7] $memory\instruction_memory$rdmux[0][8][14]$a$10140 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][14]$a$10140 [31:29] $memory\instruction_memory$rdmux[0][8][14]$a$10140 [27] $memory\instruction_memory$rdmux[0][8][14]$a$10140 [23] $memory\instruction_memory$rdmux[0][8][14]$a$10140 [20:18] $memory\instruction_memory$rdmux[0][8][14]$a$10140 [14] $memory\instruction_memory$rdmux[0][8][14]$a$10140 [11:10] $memory\instruction_memory$rdmux[0][8][14]$a$10140 [6] $memory\instruction_memory$rdmux[0][8][14]$a$10140 [3:0] } = { $memory\instruction_memory$rdmux[0][8][14]$a$10140 [26] $memory\instruction_memory$rdmux[0][8][14]$a$10140 [28] $memory\instruction_memory$rdmux[0][8][14]$a$10140 [26] $memory\instruction_memory$rdmux[0][8][14]$a$10140 [26] $memory\instruction_memory$rdmux[0][8][14]$a$10140 [22] $memory\instruction_memory$rdmux[0][8][14]$a$10140 [5] 10'0100100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][29]$10952:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][29]$a$10953, B=$memory\instruction_memory$rdmux[0][9][29]$b$10954, Y=$memory\instruction_memory$rdmux[0][8][14]$b$10141
      New ports: A={ $memory\instruction_memory$rdmux[0][9][29]$a$10953 [25] $memory\instruction_memory$rdmux[0][9][29]$a$10953 [26] $memory\instruction_memory$rdmux[0][9][29]$a$10953 [26:25] $memory\instruction_memory$rdmux[0][9][29]$a$10953 [2] $memory\instruction_memory$rdmux[0][9][29]$a$10953 [13] $memory\instruction_memory$rdmux[0][9][29]$a$10953 [15] $memory\instruction_memory$rdmux[0][9][29]$a$10953 [15] $memory\instruction_memory$rdmux[0][9][29]$a$10953 [18] 1'0 $memory\instruction_memory$rdmux[0][9][29]$a$10953 [4] $memory\instruction_memory$rdmux[0][9][29]$a$10953 [15] $memory\instruction_memory$rdmux[0][9][29]$a$10953 [13] $memory\instruction_memory$rdmux[0][9][29]$a$10953 [8] $memory\instruction_memory$rdmux[0][9][29]$a$10953 [8:7] $memory\instruction_memory$rdmux[0][9][29]$a$10953 [5:4] $memory\instruction_memory$rdmux[0][9][29]$a$10953 [2] }, B={ $memory\instruction_memory$rdmux[0][9][29]$b$10954 [13] $memory\instruction_memory$rdmux[0][9][29]$b$10954 [13] $memory\instruction_memory$rdmux[0][9][29]$b$10954 [22] $memory\instruction_memory$rdmux[0][9][29]$b$10954 [22] $memory\instruction_memory$rdmux[0][9][29]$b$10954 [24] $memory\instruction_memory$rdmux[0][9][29]$b$10954 [22:20] $memory\instruction_memory$rdmux[0][9][29]$b$10954 [18] $memory\instruction_memory$rdmux[0][9][29]$b$10954 [15] $memory\instruction_memory$rdmux[0][9][29]$b$10954 [15] $memory\instruction_memory$rdmux[0][9][29]$b$10954 [15] $memory\instruction_memory$rdmux[0][9][29]$b$10954 [13] 1'1 $memory\instruction_memory$rdmux[0][9][29]$b$10954 [8] $memory\instruction_memory$rdmux[0][9][29]$b$10954 [4] $memory\instruction_memory$rdmux[0][9][29]$b$10954 [5:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][8][14]$b$10141 [28:24] $memory\instruction_memory$rdmux[0][8][14]$b$10141 [22:20] $memory\instruction_memory$rdmux[0][8][14]$b$10141 [18:15] $memory\instruction_memory$rdmux[0][8][14]$b$10141 [13] $memory\instruction_memory$rdmux[0][8][14]$b$10141 [9:7] $memory\instruction_memory$rdmux[0][8][14]$b$10141 [5:4] $memory\instruction_memory$rdmux[0][8][14]$b$10141 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][14]$b$10141 [31:29] $memory\instruction_memory$rdmux[0][8][14]$b$10141 [23] $memory\instruction_memory$rdmux[0][8][14]$b$10141 [19] $memory\instruction_memory$rdmux[0][8][14]$b$10141 [14] $memory\instruction_memory$rdmux[0][8][14]$b$10141 [12:10] $memory\instruction_memory$rdmux[0][8][14]$b$10141 [6] $memory\instruction_memory$rdmux[0][8][14]$b$10141 [3] $memory\instruction_memory$rdmux[0][8][14]$b$10141 [1:0] } = { $memory\instruction_memory$rdmux[0][8][14]$b$10141 [28:27] $memory\instruction_memory$rdmux[0][8][14]$b$10141 [28] $memory\instruction_memory$rdmux[0][8][14]$b$10141 [22] 4'0000 $memory\instruction_memory$rdmux[0][8][14]$b$10141 [9] $memory\instruction_memory$rdmux[0][8][14]$b$10141 [2] $memory\instruction_memory$rdmux[0][8][14]$b$10141 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][2]$10871:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][2]$a$10872, B=$memory\instruction_memory$rdmux[0][9][2]$b$10873, Y=$memory\instruction_memory$rdmux[0][8][1]$a$10101
      New ports: A={ $memory\instruction_memory$rdmux[0][9][2]$a$10872 [13] $memory\instruction_memory$rdmux[0][9][2]$a$10872 [25] $memory\instruction_memory$rdmux[0][9][2]$a$10872 [23:22] $memory\instruction_memory$rdmux[0][9][2]$a$10872 [4] $memory\instruction_memory$rdmux[0][9][2]$a$10872 [4] $memory\instruction_memory$rdmux[0][9][2]$a$10872 [12] $memory\instruction_memory$rdmux[0][9][2]$a$10872 [13:12] 1'1 $memory\instruction_memory$rdmux[0][9][2]$a$10872 [7] 1'0 $memory\instruction_memory$rdmux[0][9][2]$a$10872 [5:4] }, B={ $memory\instruction_memory$rdmux[0][9][2]$b$10873 [26:25] $memory\instruction_memory$rdmux[0][9][2]$b$10873 [22] $memory\instruction_memory$rdmux[0][9][2]$b$10873 [22] $memory\instruction_memory$rdmux[0][9][2]$b$10873 [5] $memory\instruction_memory$rdmux[0][9][2]$b$10873 [16] $memory\instruction_memory$rdmux[0][9][2]$b$10873 [7] $memory\instruction_memory$rdmux[0][9][2]$b$10873 [8] $memory\instruction_memory$rdmux[0][9][2]$b$10873 [5] $memory\instruction_memory$rdmux[0][9][2]$b$10873 [8:7] $memory\instruction_memory$rdmux[0][9][2]$b$10873 [5] $memory\instruction_memory$rdmux[0][9][2]$b$10873 [5] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][8][1]$a$10101 [26:25] $memory\instruction_memory$rdmux[0][8][1]$a$10101 [23:21] $memory\instruction_memory$rdmux[0][8][1]$a$10101 [16:15] $memory\instruction_memory$rdmux[0][8][1]$a$10101 [13:12] $memory\instruction_memory$rdmux[0][8][1]$a$10101 [8:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][1]$a$10101 [31:27] $memory\instruction_memory$rdmux[0][8][1]$a$10101 [24] $memory\instruction_memory$rdmux[0][8][1]$a$10101 [20:17] $memory\instruction_memory$rdmux[0][8][1]$a$10101 [14] $memory\instruction_memory$rdmux[0][8][1]$a$10101 [11:9] $memory\instruction_memory$rdmux[0][8][1]$a$10101 [3:0] } = { $memory\instruction_memory$rdmux[0][8][1]$a$10101 [26] $memory\instruction_memory$rdmux[0][8][1]$a$10101 [26] $memory\instruction_memory$rdmux[0][8][1]$a$10101 [26] $memory\instruction_memory$rdmux[0][8][1]$a$10101 [26] $memory\instruction_memory$rdmux[0][8][1]$a$10101 [26] 1'0 $memory\instruction_memory$rdmux[0][8][1]$a$10101 [5] 2'01 $memory\instruction_memory$rdmux[0][8][1]$a$10101 [16] $memory\instruction_memory$rdmux[0][8][1]$a$10101 [6] $memory\instruction_memory$rdmux[0][8][1]$a$10101 [6] 6'110011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][30]$10955:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][30]$a$10956, B=$memory\instruction_memory$rdmux[0][9][30]$b$10957, Y=$memory\instruction_memory$rdmux[0][8][15]$a$10143
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][9][30]$a$10956 [5] $memory\instruction_memory$rdmux[0][9][30]$a$10956 [13] 1'0 $memory\instruction_memory$rdmux[0][9][30]$a$10956 [16] $memory\instruction_memory$rdmux[0][9][30]$a$10956 [16] $memory\instruction_memory$rdmux[0][9][30]$a$10956 [13] $memory\instruction_memory$rdmux[0][9][30]$a$10956 [5] $memory\instruction_memory$rdmux[0][9][30]$a$10956 [10] 1'0 $memory\instruction_memory$rdmux[0][9][30]$a$10956 [7] $memory\instruction_memory$rdmux[0][9][30]$a$10956 [5:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][9][30]$b$10957 [26] $memory\instruction_memory$rdmux[0][9][30]$b$10957 [26:24] 1'0 $memory\instruction_memory$rdmux[0][9][30]$b$10957 [16] $memory\instruction_memory$rdmux[0][9][30]$b$10957 [7] 1'0 $memory\instruction_memory$rdmux[0][9][30]$b$10957 [7] $memory\instruction_memory$rdmux[0][9][30]$b$10957 [4] $memory\instruction_memory$rdmux[0][9][30]$b$10957 [7] $memory\instruction_memory$rdmux[0][9][30]$b$10957 [2] $memory\instruction_memory$rdmux[0][9][30]$b$10957 [4] $memory\instruction_memory$rdmux[0][9][30]$b$10957 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][15]$a$10143 [27:23] $memory\instruction_memory$rdmux[0][8][15]$a$10143 [16] $memory\instruction_memory$rdmux[0][8][15]$a$10143 [13] $memory\instruction_memory$rdmux[0][8][15]$a$10143 [11:10] $memory\instruction_memory$rdmux[0][8][15]$a$10143 [8:7] $memory\instruction_memory$rdmux[0][8][15]$a$10143 [5:4] $memory\instruction_memory$rdmux[0][8][15]$a$10143 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][15]$a$10143 [31:28] $memory\instruction_memory$rdmux[0][8][15]$a$10143 [22:17] $memory\instruction_memory$rdmux[0][8][15]$a$10143 [15:14] $memory\instruction_memory$rdmux[0][8][15]$a$10143 [12] $memory\instruction_memory$rdmux[0][8][15]$a$10143 [9] $memory\instruction_memory$rdmux[0][8][15]$a$10143 [6] $memory\instruction_memory$rdmux[0][8][15]$a$10143 [3] $memory\instruction_memory$rdmux[0][8][15]$a$10143 [1:0] } = { $memory\instruction_memory$rdmux[0][8][15]$a$10143 [26] $memory\instruction_memory$rdmux[0][8][15]$a$10143 [26] $memory\instruction_memory$rdmux[0][8][15]$a$10143 [26] $memory\instruction_memory$rdmux[0][8][15]$a$10143 [26] $memory\instruction_memory$rdmux[0][8][15]$a$10143 [7] $memory\instruction_memory$rdmux[0][8][15]$a$10143 [11] 2'00 $memory\instruction_memory$rdmux[0][8][15]$a$10143 [11] $memory\instruction_memory$rdmux[0][8][15]$a$10143 [11] $memory\instruction_memory$rdmux[0][8][15]$a$10143 [5] $memory\instruction_memory$rdmux[0][8][15]$a$10143 [11] $memory\instruction_memory$rdmux[0][8][15]$a$10143 [11] 1'0 $memory\instruction_memory$rdmux[0][8][15]$a$10143 [5] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][31]$10958:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][31]$a$10959, B=$memory\instruction_memory$rdmux[0][9][31]$b$10960, Y=$memory\instruction_memory$rdmux[0][8][15]$b$10144
      New ports: A={ $memory\instruction_memory$rdmux[0][9][31]$a$10959 [26] $memory\instruction_memory$rdmux[0][9][31]$a$10959 [11] $memory\instruction_memory$rdmux[0][9][31]$a$10959 [5] $memory\instruction_memory$rdmux[0][9][31]$a$10959 [18] $memory\instruction_memory$rdmux[0][9][31]$a$10959 [20] $memory\instruction_memory$rdmux[0][9][31]$a$10959 [18] $memory\instruction_memory$rdmux[0][9][31]$a$10959 [16] $memory\instruction_memory$rdmux[0][9][31]$a$10959 [5] $memory\instruction_memory$rdmux[0][9][31]$a$10959 [11] 1'1 $memory\instruction_memory$rdmux[0][9][31]$a$10959 [9] 1'0 $memory\instruction_memory$rdmux[0][9][31]$a$10959 [5:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][9][31]$b$10960 [10] 1'1 $memory\instruction_memory$rdmux[0][9][31]$b$10960 [7] 2'00 $memory\instruction_memory$rdmux[0][9][31]$b$10960 [10] 1'0 $memory\instruction_memory$rdmux[0][9][31]$b$10960 [10] 1'0 $memory\instruction_memory$rdmux[0][9][31]$b$10960 [10:9] $memory\instruction_memory$rdmux[0][9][31]$b$10960 [7] $memory\instruction_memory$rdmux[0][9][31]$b$10960 [5] 1'0 $memory\instruction_memory$rdmux[0][9][31]$b$10960 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][15]$b$10144 [26:25] $memory\instruction_memory$rdmux[0][8][15]$b$10144 [23] $memory\instruction_memory$rdmux[0][8][15]$b$10144 [21:20] $memory\instruction_memory$rdmux[0][8][15]$b$10144 [18] $memory\instruction_memory$rdmux[0][8][15]$b$10144 [16] $memory\instruction_memory$rdmux[0][8][15]$b$10144 [13] $memory\instruction_memory$rdmux[0][8][15]$b$10144 [11:9] $memory\instruction_memory$rdmux[0][8][15]$b$10144 [7] $memory\instruction_memory$rdmux[0][8][15]$b$10144 [5:4] $memory\instruction_memory$rdmux[0][8][15]$b$10144 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][15]$b$10144 [31:27] $memory\instruction_memory$rdmux[0][8][15]$b$10144 [24] $memory\instruction_memory$rdmux[0][8][15]$b$10144 [22] $memory\instruction_memory$rdmux[0][8][15]$b$10144 [19] $memory\instruction_memory$rdmux[0][8][15]$b$10144 [17] $memory\instruction_memory$rdmux[0][8][15]$b$10144 [15:14] $memory\instruction_memory$rdmux[0][8][15]$b$10144 [12] $memory\instruction_memory$rdmux[0][8][15]$b$10144 [8] $memory\instruction_memory$rdmux[0][8][15]$b$10144 [6] $memory\instruction_memory$rdmux[0][8][15]$b$10144 [3] $memory\instruction_memory$rdmux[0][8][15]$b$10144 [1:0] } = { $memory\instruction_memory$rdmux[0][8][15]$b$10144 [18] $memory\instruction_memory$rdmux[0][8][15]$b$10144 [18] $memory\instruction_memory$rdmux[0][8][15]$b$10144 [18] $memory\instruction_memory$rdmux[0][8][15]$b$10144 [18] $memory\instruction_memory$rdmux[0][8][15]$b$10144 [18] $memory\instruction_memory$rdmux[0][8][15]$b$10144 [2] 6'000000 $memory\instruction_memory$rdmux[0][8][15]$b$10144 [7] $memory\instruction_memory$rdmux[0][8][15]$b$10144 [2] $memory\instruction_memory$rdmux[0][8][15]$b$10144 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][32]$10961:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][32]$a$10962, B=$memory\instruction_memory$rdmux[0][9][32]$b$10963, Y=$memory\instruction_memory$rdmux[0][8][16]$a$10146
      New ports: A={ $memory\instruction_memory$rdmux[0][9][32]$a$10962 [26] 1'0 $memory\instruction_memory$rdmux[0][9][32]$a$10962 [22] $memory\instruction_memory$rdmux[0][9][32]$a$10962 [22] $memory\instruction_memory$rdmux[0][9][32]$a$10962 [4] $memory\instruction_memory$rdmux[0][9][32]$a$10962 [7] $memory\instruction_memory$rdmux[0][9][32]$a$10962 [15] $memory\instruction_memory$rdmux[0][9][32]$a$10962 [13:12] 1'1 $memory\instruction_memory$rdmux[0][9][32]$a$10962 [7] $memory\instruction_memory$rdmux[0][9][32]$a$10962 [5:4] }, B={ $memory\instruction_memory$rdmux[0][9][32]$b$10963 [13] $memory\instruction_memory$rdmux[0][9][32]$b$10963 [13] 1'1 $memory\instruction_memory$rdmux[0][9][32]$b$10963 [22] $memory\instruction_memory$rdmux[0][9][32]$b$10963 [5:4] 1'0 $memory\instruction_memory$rdmux[0][9][32]$b$10963 [13] 1'0 $memory\instruction_memory$rdmux[0][9][32]$b$10963 [8:7] $memory\instruction_memory$rdmux[0][9][32]$b$10963 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][8][16]$a$10146 [26:25] $memory\instruction_memory$rdmux[0][8][16]$a$10146 [23:21] $memory\instruction_memory$rdmux[0][8][16]$a$10146 [16:15] $memory\instruction_memory$rdmux[0][8][16]$a$10146 [13:12] $memory\instruction_memory$rdmux[0][8][16]$a$10146 [8:7] $memory\instruction_memory$rdmux[0][8][16]$a$10146 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][16]$a$10146 [31:27] $memory\instruction_memory$rdmux[0][8][16]$a$10146 [24] $memory\instruction_memory$rdmux[0][8][16]$a$10146 [20:17] $memory\instruction_memory$rdmux[0][8][16]$a$10146 [14] $memory\instruction_memory$rdmux[0][8][16]$a$10146 [11:9] $memory\instruction_memory$rdmux[0][8][16]$a$10146 [6] $memory\instruction_memory$rdmux[0][8][16]$a$10146 [3:0] } = { $memory\instruction_memory$rdmux[0][8][16]$a$10146 [26] $memory\instruction_memory$rdmux[0][8][16]$a$10146 [26] $memory\instruction_memory$rdmux[0][8][16]$a$10146 [26] $memory\instruction_memory$rdmux[0][8][16]$a$10146 [26] $memory\instruction_memory$rdmux[0][8][16]$a$10146 [26] 1'0 $memory\instruction_memory$rdmux[0][8][16]$a$10146 [5] 2'01 $memory\instruction_memory$rdmux[0][8][16]$a$10146 [16] 9'001100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][33]$10964:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][33]$a$10965, B=$memory\instruction_memory$rdmux[0][9][33]$b$10966, Y=$memory\instruction_memory$rdmux[0][8][16]$b$10147
      New ports: A={ $memory\instruction_memory$rdmux[0][9][33]$a$10965 [13] $memory\instruction_memory$rdmux[0][9][33]$a$10965 [13] $memory\instruction_memory$rdmux[0][9][33]$a$10965 [23] $memory\instruction_memory$rdmux[0][9][33]$a$10965 [23] $memory\instruction_memory$rdmux[0][9][33]$a$10965 [24:23] $memory\instruction_memory$rdmux[0][9][33]$a$10965 [21] $memory\instruction_memory$rdmux[0][9][33]$a$10965 [21:20] $memory\instruction_memory$rdmux[0][9][33]$a$10965 [18] $memory\instruction_memory$rdmux[0][9][33]$a$10965 [15] $memory\instruction_memory$rdmux[0][9][33]$a$10965 [15] $memory\instruction_memory$rdmux[0][9][33]$a$10965 [13] 1'0 $memory\instruction_memory$rdmux[0][9][33]$a$10965 [8] $memory\instruction_memory$rdmux[0][9][33]$a$10965 [8] $memory\instruction_memory$rdmux[0][9][33]$a$10965 [4] 1'0 $memory\instruction_memory$rdmux[0][9][33]$a$10965 [5:4] }, B={ $memory\instruction_memory$rdmux[0][9][33]$b$10966 [30] $memory\instruction_memory$rdmux[0][9][33]$b$10966 [7] $memory\instruction_memory$rdmux[0][9][33]$b$10966 [26] $memory\instruction_memory$rdmux[0][9][33]$b$10966 [13] $memory\instruction_memory$rdmux[0][9][33]$b$10966 [4] 2'11 $memory\instruction_memory$rdmux[0][9][33]$b$10966 [12] $memory\instruction_memory$rdmux[0][9][33]$b$10966 [4] 1'1 $memory\instruction_memory$rdmux[0][9][33]$b$10966 [12] $memory\instruction_memory$rdmux[0][9][33]$b$10966 [15] $memory\instruction_memory$rdmux[0][9][33]$b$10966 [13:12] 1'1 $memory\instruction_memory$rdmux[0][9][33]$b$10966 [8:7] $memory\instruction_memory$rdmux[0][9][33]$b$10966 [5] $memory\instruction_memory$rdmux[0][9][33]$b$10966 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][8][16]$b$10147 [30] $memory\instruction_memory$rdmux[0][8][16]$b$10147 [27:20] $memory\instruction_memory$rdmux[0][8][16]$b$10147 [18] $memory\instruction_memory$rdmux[0][8][16]$b$10147 [16:15] $memory\instruction_memory$rdmux[0][8][16]$b$10147 [13:12] $memory\instruction_memory$rdmux[0][8][16]$b$10147 [9:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][16]$b$10147 [31] $memory\instruction_memory$rdmux[0][8][16]$b$10147 [29:28] $memory\instruction_memory$rdmux[0][8][16]$b$10147 [19] $memory\instruction_memory$rdmux[0][8][16]$b$10147 [17] $memory\instruction_memory$rdmux[0][8][16]$b$10147 [14] $memory\instruction_memory$rdmux[0][8][16]$b$10147 [11:10] $memory\instruction_memory$rdmux[0][8][16]$b$10147 [3:0] } = { $memory\instruction_memory$rdmux[0][8][16]$b$10147 [27] $memory\instruction_memory$rdmux[0][8][16]$b$10147 [27] $memory\instruction_memory$rdmux[0][8][16]$b$10147 [27] 1'0 $memory\instruction_memory$rdmux[0][8][16]$b$10147 [16] $memory\instruction_memory$rdmux[0][8][16]$b$10147 [12] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][34]$10967:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][34]$a$10968, B=$memory\instruction_memory$rdmux[0][9][34]$b$10969, Y=$memory\instruction_memory$rdmux[0][8][17]$a$10149
      New ports: A={ $memory\instruction_memory$rdmux[0][9][34]$a$10968 [30] $memory\instruction_memory$rdmux[0][9][34]$a$10968 [13] $memory\instruction_memory$rdmux[0][9][34]$a$10968 [25] $memory\instruction_memory$rdmux[0][9][34]$a$10968 [23] $memory\instruction_memory$rdmux[0][9][34]$a$10968 [10] $memory\instruction_memory$rdmux[0][9][34]$a$10968 [10] $memory\instruction_memory$rdmux[0][9][34]$a$10968 [10] $memory\instruction_memory$rdmux[0][9][34]$a$10968 [12] $memory\instruction_memory$rdmux[0][9][34]$a$10968 [13:10] 1'1 $memory\instruction_memory$rdmux[0][9][34]$a$10968 [4] $memory\instruction_memory$rdmux[0][9][34]$a$10968 [4] $memory\instruction_memory$rdmux[0][9][34]$a$10968 [5:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][9][34]$b$10969 [13] $memory\instruction_memory$rdmux[0][9][34]$b$10969 [22] $memory\instruction_memory$rdmux[0][9][34]$b$10969 [25] $memory\instruction_memory$rdmux[0][9][34]$b$10969 [23:22] $memory\instruction_memory$rdmux[0][9][34]$b$10969 [4] 2'00 $memory\instruction_memory$rdmux[0][9][34]$b$10969 [13] $memory\instruction_memory$rdmux[0][9][34]$b$10969 [4] 1'0 $memory\instruction_memory$rdmux[0][9][34]$b$10969 [8] $memory\instruction_memory$rdmux[0][9][34]$b$10969 [8] $memory\instruction_memory$rdmux[0][9][34]$b$10969 [8:7] $memory\instruction_memory$rdmux[0][9][34]$b$10969 [2] $memory\instruction_memory$rdmux[0][9][34]$b$10969 [4] $memory\instruction_memory$rdmux[0][9][34]$b$10969 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][17]$a$10149 [30] $memory\instruction_memory$rdmux[0][8][17]$a$10149 [26:25] $memory\instruction_memory$rdmux[0][8][17]$a$10149 [23:20] $memory\instruction_memory$rdmux[0][8][17]$a$10149 [14:7] $memory\instruction_memory$rdmux[0][8][17]$a$10149 [5:4] $memory\instruction_memory$rdmux[0][8][17]$a$10149 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][17]$a$10149 [31] $memory\instruction_memory$rdmux[0][8][17]$a$10149 [29:27] $memory\instruction_memory$rdmux[0][8][17]$a$10149 [24] $memory\instruction_memory$rdmux[0][8][17]$a$10149 [19:15] $memory\instruction_memory$rdmux[0][8][17]$a$10149 [6] $memory\instruction_memory$rdmux[0][8][17]$a$10149 [3] $memory\instruction_memory$rdmux[0][8][17]$a$10149 [1:0] } = { $memory\instruction_memory$rdmux[0][8][17]$a$10149 [13] $memory\instruction_memory$rdmux[0][8][17]$a$10149 [13] $memory\instruction_memory$rdmux[0][8][17]$a$10149 [13] $memory\instruction_memory$rdmux[0][8][17]$a$10149 [13] $memory\instruction_memory$rdmux[0][8][17]$a$10149 [2] 1'0 $memory\instruction_memory$rdmux[0][8][17]$a$10149 [9] $memory\instruction_memory$rdmux[0][8][17]$a$10149 [4] $memory\instruction_memory$rdmux[0][8][17]$a$10149 [4] $memory\instruction_memory$rdmux[0][8][17]$a$10149 [12] $memory\instruction_memory$rdmux[0][8][17]$a$10149 [2] $memory\instruction_memory$rdmux[0][8][17]$a$10149 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][35]$10970:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][35]$a$10971, B=$memory\instruction_memory$rdmux[0][9][35]$b$10972, Y=$memory\instruction_memory$rdmux[0][8][17]$b$10150
      New ports: A={ $memory\instruction_memory$rdmux[0][9][35]$a$10971 [25] $memory\instruction_memory$rdmux[0][9][35]$a$10971 [25] $memory\instruction_memory$rdmux[0][9][35]$a$10971 [25] 1'0 $memory\instruction_memory$rdmux[0][9][35]$a$10971 [5] $memory\instruction_memory$rdmux[0][9][35]$a$10971 [22] $memory\instruction_memory$rdmux[0][9][35]$a$10971 [5] $memory\instruction_memory$rdmux[0][9][35]$a$10971 [16] $memory\instruction_memory$rdmux[0][9][35]$a$10971 [16:15] $memory\instruction_memory$rdmux[0][9][35]$a$10971 [13:12] $memory\instruction_memory$rdmux[0][9][35]$a$10971 [8] 1'1 $memory\instruction_memory$rdmux[0][9][35]$a$10971 [5:4] }, B={ $memory\instruction_memory$rdmux[0][9][35]$b$10972 [30] $memory\instruction_memory$rdmux[0][9][35]$b$10972 [13] 1'0 $memory\instruction_memory$rdmux[0][9][35]$b$10972 [24] 2'11 $memory\instruction_memory$rdmux[0][9][35]$b$10972 [7] $memory\instruction_memory$rdmux[0][9][35]$b$10972 [4] $memory\instruction_memory$rdmux[0][9][35]$b$10972 [7] $memory\instruction_memory$rdmux[0][9][35]$b$10972 [15] $memory\instruction_memory$rdmux[0][9][35]$b$10972 [13] 2'01 $memory\instruction_memory$rdmux[0][9][35]$b$10972 [7] $memory\instruction_memory$rdmux[0][9][35]$b$10972 [4] $memory\instruction_memory$rdmux[0][9][35]$b$10972 [4] }, Y={ $memory\instruction_memory$rdmux[0][8][17]$b$10150 [30] $memory\instruction_memory$rdmux[0][8][17]$b$10150 [26:22] $memory\instruction_memory$rdmux[0][8][17]$b$10150 [20] $memory\instruction_memory$rdmux[0][8][17]$b$10150 [17:15] $memory\instruction_memory$rdmux[0][8][17]$b$10150 [13:12] $memory\instruction_memory$rdmux[0][8][17]$b$10150 [8:7] $memory\instruction_memory$rdmux[0][8][17]$b$10150 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][17]$b$10150 [31] $memory\instruction_memory$rdmux[0][8][17]$b$10150 [29:27] $memory\instruction_memory$rdmux[0][8][17]$b$10150 [21] $memory\instruction_memory$rdmux[0][8][17]$b$10150 [19:18] $memory\instruction_memory$rdmux[0][8][17]$b$10150 [14] $memory\instruction_memory$rdmux[0][8][17]$b$10150 [11:9] $memory\instruction_memory$rdmux[0][8][17]$b$10150 [6] $memory\instruction_memory$rdmux[0][8][17]$b$10150 [3:0] } = { $memory\instruction_memory$rdmux[0][8][17]$b$10150 [26] $memory\instruction_memory$rdmux[0][8][17]$b$10150 [26] $memory\instruction_memory$rdmux[0][8][17]$b$10150 [26] $memory\instruction_memory$rdmux[0][8][17]$b$10150 [26] $memory\instruction_memory$rdmux[0][8][17]$b$10150 [4] 11'01001100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][36]$10973:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][36]$a$10974, B=$memory\instruction_memory$rdmux[0][9][36]$b$10975, Y=$memory\instruction_memory$rdmux[0][8][18]$a$10152
      New ports: A={ $memory\instruction_memory$rdmux[0][9][36]$a$10974 [26:25] $memory\instruction_memory$rdmux[0][9][36]$a$10974 [23:22] $memory\instruction_memory$rdmux[0][9][36]$a$10974 [15] 1'0 $memory\instruction_memory$rdmux[0][9][36]$a$10974 [15] $memory\instruction_memory$rdmux[0][9][36]$a$10974 [15] $memory\instruction_memory$rdmux[0][9][36]$a$10974 [13] $memory\instruction_memory$rdmux[0][9][36]$a$10974 [4] $memory\instruction_memory$rdmux[0][9][36]$a$10974 [8:7] $memory\instruction_memory$rdmux[0][9][36]$a$10974 [5:4] }, B={ $memory\instruction_memory$rdmux[0][9][36]$b$10975 [25] $memory\instruction_memory$rdmux[0][9][36]$b$10975 [25] $memory\instruction_memory$rdmux[0][9][36]$b$10975 [21] $memory\instruction_memory$rdmux[0][9][36]$b$10975 [22:21] $memory\instruction_memory$rdmux[0][9][36]$b$10975 [4] $memory\instruction_memory$rdmux[0][9][36]$b$10975 [16:15] $memory\instruction_memory$rdmux[0][9][36]$b$10975 [13] 1'0 $memory\instruction_memory$rdmux[0][9][36]$b$10975 [7] $memory\instruction_memory$rdmux[0][9][36]$b$10975 [7] $memory\instruction_memory$rdmux[0][9][36]$b$10975 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][8][18]$a$10152 [26:25] $memory\instruction_memory$rdmux[0][8][18]$a$10152 [23:20] $memory\instruction_memory$rdmux[0][8][18]$a$10152 [16:15] $memory\instruction_memory$rdmux[0][8][18]$a$10152 [13:12] $memory\instruction_memory$rdmux[0][8][18]$a$10152 [8:7] $memory\instruction_memory$rdmux[0][8][18]$a$10152 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][18]$a$10152 [31:27] $memory\instruction_memory$rdmux[0][8][18]$a$10152 [24] $memory\instruction_memory$rdmux[0][8][18]$a$10152 [19:17] $memory\instruction_memory$rdmux[0][8][18]$a$10152 [14] $memory\instruction_memory$rdmux[0][8][18]$a$10152 [11:9] $memory\instruction_memory$rdmux[0][8][18]$a$10152 [6] $memory\instruction_memory$rdmux[0][8][18]$a$10152 [3:0] } = { $memory\instruction_memory$rdmux[0][8][18]$a$10152 [26] $memory\instruction_memory$rdmux[0][8][18]$a$10152 [26] $memory\instruction_memory$rdmux[0][8][18]$a$10152 [26] $memory\instruction_memory$rdmux[0][8][18]$a$10152 [26] $memory\instruction_memory$rdmux[0][8][18]$a$10152 [26] 3'001 $memory\instruction_memory$rdmux[0][8][18]$a$10152 [16] 2'00 $memory\instruction_memory$rdmux[0][8][18]$a$10152 [8] $memory\instruction_memory$rdmux[0][8][18]$a$10152 [8] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][37]$10976:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][37]$a$10977, B=$memory\instruction_memory$rdmux[0][9][37]$b$10978, Y=$memory\instruction_memory$rdmux[0][8][18]$b$10153
      New ports: A={ $memory\instruction_memory$rdmux[0][9][37]$a$10977 [18] $memory\instruction_memory$rdmux[0][9][37]$a$10977 [9] 1'1 $memory\instruction_memory$rdmux[0][9][37]$a$10977 [4] $memory\instruction_memory$rdmux[0][9][37]$a$10977 [21] 1'1 $memory\instruction_memory$rdmux[0][9][37]$a$10977 [21:20] $memory\instruction_memory$rdmux[0][9][37]$a$10977 [18] $memory\instruction_memory$rdmux[0][9][37]$a$10977 [6] $memory\instruction_memory$rdmux[0][9][37]$a$10977 [13] $memory\instruction_memory$rdmux[0][9][37]$a$10977 [6] $memory\instruction_memory$rdmux[0][9][37]$a$10977 [10:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][9][37]$b$10978 [13] $memory\instruction_memory$rdmux[0][9][37]$b$10978 [13] $memory\instruction_memory$rdmux[0][9][37]$b$10978 [25] $memory\instruction_memory$rdmux[0][9][37]$b$10978 [2] $memory\instruction_memory$rdmux[0][9][37]$b$10978 [2] 1'0 $memory\instruction_memory$rdmux[0][9][37]$b$10978 [4] 1'0 $memory\instruction_memory$rdmux[0][9][37]$b$10978 [18] 1'0 $memory\instruction_memory$rdmux[0][9][37]$b$10978 [13] $memory\instruction_memory$rdmux[0][9][37]$b$10978 [4] $memory\instruction_memory$rdmux[0][9][37]$b$10978 [7] $memory\instruction_memory$rdmux[0][9][37]$b$10978 [7] $memory\instruction_memory$rdmux[0][9][37]$b$10978 [7] $memory\instruction_memory$rdmux[0][9][37]$b$10978 [7] $memory\instruction_memory$rdmux[0][9][37]$b$10978 [2] $memory\instruction_memory$rdmux[0][9][37]$b$10978 [5:4] $memory\instruction_memory$rdmux[0][9][37]$b$10978 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][18]$b$10153 [27:20] $memory\instruction_memory$rdmux[0][8][18]$b$10153 [18] $memory\instruction_memory$rdmux[0][8][18]$b$10153 [14:12] $memory\instruction_memory$rdmux[0][8][18]$b$10153 [10:4] $memory\instruction_memory$rdmux[0][8][18]$b$10153 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][18]$b$10153 [31:28] $memory\instruction_memory$rdmux[0][8][18]$b$10153 [19] $memory\instruction_memory$rdmux[0][8][18]$b$10153 [17:15] $memory\instruction_memory$rdmux[0][8][18]$b$10153 [11] $memory\instruction_memory$rdmux[0][8][18]$b$10153 [3] $memory\instruction_memory$rdmux[0][8][18]$b$10153 [1:0] } = { $memory\instruction_memory$rdmux[0][8][18]$b$10153 [27] $memory\instruction_memory$rdmux[0][8][18]$b$10153 [27] $memory\instruction_memory$rdmux[0][8][18]$b$10153 [27] $memory\instruction_memory$rdmux[0][8][18]$b$10153 [27] 1'0 $memory\instruction_memory$rdmux[0][8][18]$b$10153 [12] $memory\instruction_memory$rdmux[0][8][18]$b$10153 [12] $memory\instruction_memory$rdmux[0][8][18]$b$10153 [12] 1'0 $memory\instruction_memory$rdmux[0][8][18]$b$10153 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][38]$10979:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][38]$a$10980, B=$memory\instruction_memory$rdmux[0][9][38]$b$10981, Y=$memory\instruction_memory$rdmux[0][8][19]$a$10155
      New ports: A={ $memory\instruction_memory$rdmux[0][9][38]$a$10980 [26] 1'0 $memory\instruction_memory$rdmux[0][9][38]$a$10980 [23:22] $memory\instruction_memory$rdmux[0][9][38]$a$10980 [4] $memory\instruction_memory$rdmux[0][9][38]$a$10980 [4] $memory\instruction_memory$rdmux[0][9][38]$a$10980 [16] $memory\instruction_memory$rdmux[0][9][38]$a$10980 [16:15] $memory\instruction_memory$rdmux[0][9][38]$a$10980 [13] 2'01 $memory\instruction_memory$rdmux[0][9][38]$a$10980 [8:7] $memory\instruction_memory$rdmux[0][9][38]$a$10980 [4] $memory\instruction_memory$rdmux[0][9][38]$a$10980 [4] }, B={ $memory\instruction_memory$rdmux[0][9][38]$b$10981 [25] $memory\instruction_memory$rdmux[0][9][38]$b$10981 [25] $memory\instruction_memory$rdmux[0][9][38]$b$10981 [5] $memory\instruction_memory$rdmux[0][9][38]$b$10981 [5] $memory\instruction_memory$rdmux[0][9][38]$b$10981 [15] $memory\instruction_memory$rdmux[0][9][38]$b$10981 [20] $memory\instruction_memory$rdmux[0][9][38]$b$10981 [15] $memory\instruction_memory$rdmux[0][9][38]$b$10981 [16:15] $memory\instruction_memory$rdmux[0][9][38]$b$10981 [13:12] $memory\instruction_memory$rdmux[0][9][38]$b$10981 [7] $memory\instruction_memory$rdmux[0][9][38]$b$10981 [7] $memory\instruction_memory$rdmux[0][9][38]$b$10981 [7] $memory\instruction_memory$rdmux[0][9][38]$b$10981 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][8][19]$a$10155 [26:25] $memory\instruction_memory$rdmux[0][8][19]$a$10155 [23:20] $memory\instruction_memory$rdmux[0][8][19]$a$10155 [17:15] $memory\instruction_memory$rdmux[0][8][19]$a$10155 [13:12] $memory\instruction_memory$rdmux[0][8][19]$a$10155 [9:7] $memory\instruction_memory$rdmux[0][8][19]$a$10155 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][19]$a$10155 [31:27] $memory\instruction_memory$rdmux[0][8][19]$a$10155 [24] $memory\instruction_memory$rdmux[0][8][19]$a$10155 [19:18] $memory\instruction_memory$rdmux[0][8][19]$a$10155 [14] $memory\instruction_memory$rdmux[0][8][19]$a$10155 [11:10] $memory\instruction_memory$rdmux[0][8][19]$a$10155 [6] $memory\instruction_memory$rdmux[0][8][19]$a$10155 [3:0] } = { $memory\instruction_memory$rdmux[0][8][19]$a$10155 [26] $memory\instruction_memory$rdmux[0][8][19]$a$10155 [26] $memory\instruction_memory$rdmux[0][8][19]$a$10155 [26] $memory\instruction_memory$rdmux[0][8][19]$a$10155 [26] $memory\instruction_memory$rdmux[0][8][19]$a$10155 [26] 5'00100 $memory\instruction_memory$rdmux[0][8][19]$a$10155 [9] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][39]$10982:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][39]$a$10983, B=$memory\instruction_memory$rdmux[0][9][39]$b$10984, Y=$memory\instruction_memory$rdmux[0][8][19]$b$10156
      New ports: A={ $memory\instruction_memory$rdmux[0][9][39]$a$10983 [13] $memory\instruction_memory$rdmux[0][9][39]$a$10983 [13] $memory\instruction_memory$rdmux[0][9][39]$a$10983 [13] 1'0 $memory\instruction_memory$rdmux[0][9][39]$a$10983 [5] $memory\instruction_memory$rdmux[0][9][39]$a$10983 [5] $memory\instruction_memory$rdmux[0][9][39]$a$10983 [20] 1'1 $memory\instruction_memory$rdmux[0][9][39]$a$10983 [4] $memory\instruction_memory$rdmux[0][9][39]$a$10983 [4] $memory\instruction_memory$rdmux[0][9][39]$a$10983 [13] $memory\instruction_memory$rdmux[0][9][39]$a$10983 [8] $memory\instruction_memory$rdmux[0][9][39]$a$10983 [8] $memory\instruction_memory$rdmux[0][9][39]$a$10983 [8:7] 1'0 $memory\instruction_memory$rdmux[0][9][39]$a$10983 [5:4] }, B={ $memory\instruction_memory$rdmux[0][9][39]$b$10984 [5] $memory\instruction_memory$rdmux[0][9][39]$b$10984 [7] $memory\instruction_memory$rdmux[0][9][39]$b$10984 [10] $memory\instruction_memory$rdmux[0][9][39]$b$10984 [10] $memory\instruction_memory$rdmux[0][9][39]$b$10984 [22] $memory\instruction_memory$rdmux[0][9][39]$b$10984 [7] $memory\instruction_memory$rdmux[0][9][39]$b$10984 [8] $memory\instruction_memory$rdmux[0][9][39]$b$10984 [5] $memory\instruction_memory$rdmux[0][9][39]$b$10984 [16] $memory\instruction_memory$rdmux[0][9][39]$b$10984 [5] $memory\instruction_memory$rdmux[0][9][39]$b$10984 [13] $memory\instruction_memory$rdmux[0][9][39]$b$10984 [10] $memory\instruction_memory$rdmux[0][9][39]$b$10984 [7] $memory\instruction_memory$rdmux[0][9][39]$b$10984 [8:7] $memory\instruction_memory$rdmux[0][9][39]$b$10984 [5] $memory\instruction_memory$rdmux[0][9][39]$b$10984 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][8][19]$b$10156 [27:24] $memory\instruction_memory$rdmux[0][8][19]$b$10156 [22:20] $memory\instruction_memory$rdmux[0][8][19]$b$10156 [18] $memory\instruction_memory$rdmux[0][8][19]$b$10156 [16:15] $memory\instruction_memory$rdmux[0][8][19]$b$10156 [13] $memory\instruction_memory$rdmux[0][8][19]$b$10156 [10:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][19]$b$10156 [31:28] $memory\instruction_memory$rdmux[0][8][19]$b$10156 [23] $memory\instruction_memory$rdmux[0][8][19]$b$10156 [19] $memory\instruction_memory$rdmux[0][8][19]$b$10156 [17] $memory\instruction_memory$rdmux[0][8][19]$b$10156 [14] $memory\instruction_memory$rdmux[0][8][19]$b$10156 [12:11] $memory\instruction_memory$rdmux[0][8][19]$b$10156 [3:0] } = { $memory\instruction_memory$rdmux[0][8][19]$b$10156 [27] $memory\instruction_memory$rdmux[0][8][19]$b$10156 [27] $memory\instruction_memory$rdmux[0][8][19]$b$10156 [27] $memory\instruction_memory$rdmux[0][8][19]$b$10156 [27] $memory\instruction_memory$rdmux[0][8][19]$b$10156 [22] 1'0 $memory\instruction_memory$rdmux[0][8][19]$b$10156 [15] $memory\instruction_memory$rdmux[0][8][19]$b$10156 [6] $memory\instruction_memory$rdmux[0][8][19]$b$10156 [6] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][3]$10874:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][3]$a$10875, B=$memory\instruction_memory$rdmux[0][9][3]$b$10876, Y=$memory\instruction_memory$rdmux[0][8][1]$b$10102
      New ports: A={ $memory\instruction_memory$rdmux[0][9][3]$a$10875 [25] $memory\instruction_memory$rdmux[0][9][3]$a$10875 [25] $memory\instruction_memory$rdmux[0][9][3]$a$10875 [5] $memory\instruction_memory$rdmux[0][9][3]$a$10875 [22] $memory\instruction_memory$rdmux[0][9][3]$a$10875 [4] $memory\instruction_memory$rdmux[0][9][3]$a$10875 [16:15] $memory\instruction_memory$rdmux[0][9][3]$a$10875 [13:12] 2'11 $memory\instruction_memory$rdmux[0][9][3]$a$10875 [5:4] }, B={ $memory\instruction_memory$rdmux[0][9][3]$b$10876 [13] $memory\instruction_memory$rdmux[0][9][3]$b$10876 [25] $memory\instruction_memory$rdmux[0][9][3]$b$10876 [23] $memory\instruction_memory$rdmux[0][9][3]$b$10876 [13] $memory\instruction_memory$rdmux[0][9][3]$b$10876 [21] $memory\instruction_memory$rdmux[0][9][3]$b$10876 [4] $memory\instruction_memory$rdmux[0][9][3]$b$10876 [4] $memory\instruction_memory$rdmux[0][9][3]$b$10876 [13] $memory\instruction_memory$rdmux[0][9][3]$b$10876 [4] $memory\instruction_memory$rdmux[0][9][3]$b$10876 [8:7] $memory\instruction_memory$rdmux[0][9][3]$b$10876 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][8][1]$b$10102 [26:25] $memory\instruction_memory$rdmux[0][8][1]$b$10102 [23:21] $memory\instruction_memory$rdmux[0][8][1]$b$10102 [16:15] $memory\instruction_memory$rdmux[0][8][1]$b$10102 [13:12] $memory\instruction_memory$rdmux[0][8][1]$b$10102 [8:7] $memory\instruction_memory$rdmux[0][8][1]$b$10102 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][1]$b$10102 [31:27] $memory\instruction_memory$rdmux[0][8][1]$b$10102 [24] $memory\instruction_memory$rdmux[0][8][1]$b$10102 [20:17] $memory\instruction_memory$rdmux[0][8][1]$b$10102 [14] $memory\instruction_memory$rdmux[0][8][1]$b$10102 [11:9] $memory\instruction_memory$rdmux[0][8][1]$b$10102 [6] $memory\instruction_memory$rdmux[0][8][1]$b$10102 [3:0] } = { $memory\instruction_memory$rdmux[0][8][1]$b$10102 [26] $memory\instruction_memory$rdmux[0][8][1]$b$10102 [26] $memory\instruction_memory$rdmux[0][8][1]$b$10102 [26] $memory\instruction_memory$rdmux[0][8][1]$b$10102 [26] $memory\instruction_memory$rdmux[0][8][1]$b$10102 [26] 1'0 $memory\instruction_memory$rdmux[0][8][1]$b$10102 [5] 2'01 $memory\instruction_memory$rdmux[0][8][1]$b$10102 [16] 9'001100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][40]$10985:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][40]$a$10986, B=$memory\instruction_memory$rdmux[0][9][40]$b$10987, Y=$memory\instruction_memory$rdmux[0][8][20]$a$10158
      New ports: A={ $memory\instruction_memory$rdmux[0][9][40]$a$10986 [24] $memory\instruction_memory$rdmux[0][9][40]$a$10986 [9] $memory\instruction_memory$rdmux[0][9][40]$a$10986 [26] $memory\instruction_memory$rdmux[0][9][40]$a$10986 [9] $memory\instruction_memory$rdmux[0][9][40]$a$10986 [24] 1'0 $memory\instruction_memory$rdmux[0][9][40]$a$10986 [9] $memory\instruction_memory$rdmux[0][9][40]$a$10986 [16] $memory\instruction_memory$rdmux[0][9][40]$a$10986 [9] $memory\instruction_memory$rdmux[0][9][40]$a$10986 [9] $memory\instruction_memory$rdmux[0][9][40]$a$10986 [9] $memory\instruction_memory$rdmux[0][9][40]$a$10986 [4] 1'0 $memory\instruction_memory$rdmux[0][9][40]$a$10986 [2] $memory\instruction_memory$rdmux[0][9][40]$a$10986 [5:4] $memory\instruction_memory$rdmux[0][9][40]$a$10986 [2] }, B={ $memory\instruction_memory$rdmux[0][9][40]$b$10987 [31] $memory\instruction_memory$rdmux[0][9][40]$b$10987 [16] $memory\instruction_memory$rdmux[0][9][40]$b$10987 [25] $memory\instruction_memory$rdmux[0][9][40]$b$10987 [25:23] 1'0 $memory\instruction_memory$rdmux[0][9][40]$b$10987 [16] $memory\instruction_memory$rdmux[0][9][40]$b$10987 [5] $memory\instruction_memory$rdmux[0][9][40]$b$10987 [10] $memory\instruction_memory$rdmux[0][9][40]$b$10987 [2] $memory\instruction_memory$rdmux[0][9][40]$b$10987 [8] $memory\instruction_memory$rdmux[0][9][40]$b$10987 [2] 1'0 $memory\instruction_memory$rdmux[0][9][40]$b$10987 [5:4] $memory\instruction_memory$rdmux[0][9][40]$b$10987 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][20]$a$10158 [31] $memory\instruction_memory$rdmux[0][8][20]$a$10158 [27:23] $memory\instruction_memory$rdmux[0][8][20]$a$10158 [20] $memory\instruction_memory$rdmux[0][8][20]$a$10158 [16] $memory\instruction_memory$rdmux[0][8][20]$a$10158 [13] $memory\instruction_memory$rdmux[0][8][20]$a$10158 [10:4] $memory\instruction_memory$rdmux[0][8][20]$a$10158 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][20]$a$10158 [30:28] $memory\instruction_memory$rdmux[0][8][20]$a$10158 [22:21] $memory\instruction_memory$rdmux[0][8][20]$a$10158 [19:17] $memory\instruction_memory$rdmux[0][8][20]$a$10158 [15:14] $memory\instruction_memory$rdmux[0][8][20]$a$10158 [12:11] $memory\instruction_memory$rdmux[0][8][20]$a$10158 [3] $memory\instruction_memory$rdmux[0][8][20]$a$10158 [1:0] } = { $memory\instruction_memory$rdmux[0][8][20]$a$10158 [25] $memory\instruction_memory$rdmux[0][8][20]$a$10158 [25] $memory\instruction_memory$rdmux[0][8][20]$a$10158 [27] 5'00000 $memory\instruction_memory$rdmux[0][8][20]$a$10158 [6] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][41]$10988:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][41]$a$10989, B=$memory\instruction_memory$rdmux[0][9][41]$b$10990, Y=$memory\instruction_memory$rdmux[0][8][20]$b$10159
      New ports: A={ $memory\instruction_memory$rdmux[0][9][41]$a$10989 [10] $memory\instruction_memory$rdmux[0][9][41]$a$10989 [25] $memory\instruction_memory$rdmux[0][9][41]$a$10989 [7] $memory\instruction_memory$rdmux[0][9][41]$a$10989 [23] $memory\instruction_memory$rdmux[0][9][41]$a$10989 [11] $memory\instruction_memory$rdmux[0][9][41]$a$10989 [11] $memory\instruction_memory$rdmux[0][9][41]$a$10989 [11] 1'1 $memory\instruction_memory$rdmux[0][9][41]$a$10989 [15] 1'1 $memory\instruction_memory$rdmux[0][9][41]$a$10989 [11:9] $memory\instruction_memory$rdmux[0][9][41]$a$10989 [7] $memory\instruction_memory$rdmux[0][9][41]$a$10989 [5] 2'00 }, B={ $memory\instruction_memory$rdmux[0][9][41]$b$10990 [13] $memory\instruction_memory$rdmux[0][9][41]$b$10990 [13] $memory\instruction_memory$rdmux[0][9][41]$b$10990 [2] $memory\instruction_memory$rdmux[0][9][41]$b$10990 [13] $memory\instruction_memory$rdmux[0][9][41]$b$10990 [13] $memory\instruction_memory$rdmux[0][9][41]$b$10990 [21:20] $memory\instruction_memory$rdmux[0][9][41]$b$10990 [9] $memory\instruction_memory$rdmux[0][9][41]$b$10990 [4] $memory\instruction_memory$rdmux[0][9][41]$b$10990 [13] 1'0 $memory\instruction_memory$rdmux[0][9][41]$b$10990 [9] $memory\instruction_memory$rdmux[0][9][41]$b$10990 [9] $memory\instruction_memory$rdmux[0][9][41]$b$10990 [7] $memory\instruction_memory$rdmux[0][9][41]$b$10990 [5:4] $memory\instruction_memory$rdmux[0][9][41]$b$10990 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][20]$b$10159 [26:20] $memory\instruction_memory$rdmux[0][8][20]$b$10159 [18] $memory\instruction_memory$rdmux[0][8][20]$b$10159 [15] $memory\instruction_memory$rdmux[0][8][20]$b$10159 [13] $memory\instruction_memory$rdmux[0][8][20]$b$10159 [11:9] $memory\instruction_memory$rdmux[0][8][20]$b$10159 [7] $memory\instruction_memory$rdmux[0][8][20]$b$10159 [5:4] $memory\instruction_memory$rdmux[0][8][20]$b$10159 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][20]$b$10159 [31:27] $memory\instruction_memory$rdmux[0][8][20]$b$10159 [19] $memory\instruction_memory$rdmux[0][8][20]$b$10159 [17:16] $memory\instruction_memory$rdmux[0][8][20]$b$10159 [14] $memory\instruction_memory$rdmux[0][8][20]$b$10159 [12] $memory\instruction_memory$rdmux[0][8][20]$b$10159 [8] $memory\instruction_memory$rdmux[0][8][20]$b$10159 [6] $memory\instruction_memory$rdmux[0][8][20]$b$10159 [3] $memory\instruction_memory$rdmux[0][8][20]$b$10159 [1:0] } = { $memory\instruction_memory$rdmux[0][8][20]$b$10159 [26] $memory\instruction_memory$rdmux[0][8][20]$b$10159 [26] $memory\instruction_memory$rdmux[0][8][20]$b$10159 [26] $memory\instruction_memory$rdmux[0][8][20]$b$10159 [26] $memory\instruction_memory$rdmux[0][8][20]$b$10159 [26] 1'0 $memory\instruction_memory$rdmux[0][8][20]$b$10159 [15] $memory\instruction_memory$rdmux[0][8][20]$b$10159 [15] 2'00 $memory\instruction_memory$rdmux[0][8][20]$b$10159 [7] $memory\instruction_memory$rdmux[0][8][20]$b$10159 [2] $memory\instruction_memory$rdmux[0][8][20]$b$10159 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][42]$10991:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][42]$a$10992, B=$memory\instruction_memory$rdmux[0][9][42]$b$10993, Y=$memory\instruction_memory$rdmux[0][8][21]$a$10161
      New ports: A={ $memory\instruction_memory$rdmux[0][9][42]$a$10992 [18] 1'1 $memory\instruction_memory$rdmux[0][9][42]$a$10992 [22] $memory\instruction_memory$rdmux[0][9][42]$a$10992 [24] $memory\instruction_memory$rdmux[0][9][42]$a$10992 [18] $memory\instruction_memory$rdmux[0][9][42]$a$10992 [22:21] $memory\instruction_memory$rdmux[0][9][42]$a$10992 [18] $memory\instruction_memory$rdmux[0][9][42]$a$10992 [5] $memory\instruction_memory$rdmux[0][9][42]$a$10992 [13] $memory\instruction_memory$rdmux[0][9][42]$a$10992 [5] 2'11 $memory\instruction_memory$rdmux[0][9][42]$a$10992 [8:7] $memory\instruction_memory$rdmux[0][9][42]$a$10992 [5] $memory\instruction_memory$rdmux[0][9][42]$a$10992 [5:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][9][42]$b$10993 [28] $memory\instruction_memory$rdmux[0][9][42]$b$10993 [28] $memory\instruction_memory$rdmux[0][9][42]$b$10993 [10] $memory\instruction_memory$rdmux[0][9][42]$b$10993 [24] $memory\instruction_memory$rdmux[0][9][42]$b$10993 [21] $memory\instruction_memory$rdmux[0][9][42]$b$10993 [21] $memory\instruction_memory$rdmux[0][9][42]$b$10993 [21] $memory\instruction_memory$rdmux[0][9][42]$b$10993 [13] $memory\instruction_memory$rdmux[0][9][42]$b$10993 [15] $memory\instruction_memory$rdmux[0][9][42]$b$10993 [13] 1'0 $memory\instruction_memory$rdmux[0][9][42]$b$10993 [10] $memory\instruction_memory$rdmux[0][9][42]$b$10993 [4] $memory\instruction_memory$rdmux[0][9][42]$b$10993 [4] 1'0 $memory\instruction_memory$rdmux[0][9][42]$b$10993 [2] $memory\instruction_memory$rdmux[0][9][42]$b$10993 [5:4] $memory\instruction_memory$rdmux[0][9][42]$b$10993 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][21]$a$10161 [30] $memory\instruction_memory$rdmux[0][8][21]$a$10161 [28] $memory\instruction_memory$rdmux[0][8][21]$a$10161 [25:21] $memory\instruction_memory$rdmux[0][8][21]$a$10161 [18] $memory\instruction_memory$rdmux[0][8][21]$a$10161 [15] $memory\instruction_memory$rdmux[0][8][21]$a$10161 [13:12] $memory\instruction_memory$rdmux[0][8][21]$a$10161 [10:4] $memory\instruction_memory$rdmux[0][8][21]$a$10161 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][21]$a$10161 [31] $memory\instruction_memory$rdmux[0][8][21]$a$10161 [29] $memory\instruction_memory$rdmux[0][8][21]$a$10161 [27:26] $memory\instruction_memory$rdmux[0][8][21]$a$10161 [20:19] $memory\instruction_memory$rdmux[0][8][21]$a$10161 [17:16] $memory\instruction_memory$rdmux[0][8][21]$a$10161 [14] $memory\instruction_memory$rdmux[0][8][21]$a$10161 [11] $memory\instruction_memory$rdmux[0][8][21]$a$10161 [3] $memory\instruction_memory$rdmux[0][8][21]$a$10161 [1:0] } = { $memory\instruction_memory$rdmux[0][8][21]$a$10161 [30] $memory\instruction_memory$rdmux[0][8][21]$a$10161 [28] $memory\instruction_memory$rdmux[0][8][21]$a$10161 [10] $memory\instruction_memory$rdmux[0][8][21]$a$10161 [10] $memory\instruction_memory$rdmux[0][8][21]$a$10161 [4] 1'0 $memory\instruction_memory$rdmux[0][8][21]$a$10161 [15] $memory\instruction_memory$rdmux[0][8][21]$a$10161 [15] $memory\instruction_memory$rdmux[0][8][21]$a$10161 [12] 1'0 $memory\instruction_memory$rdmux[0][8][21]$a$10161 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][43]$10994:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][43]$a$10995, B=$memory\instruction_memory$rdmux[0][9][43]$b$10996, Y=$memory\instruction_memory$rdmux[0][8][21]$b$10162
      New ports: A={ $memory\instruction_memory$rdmux[0][9][43]$a$10995 [13] $memory\instruction_memory$rdmux[0][9][43]$a$10995 [13] 1'0 $memory\instruction_memory$rdmux[0][9][43]$a$10995 [13] $memory\instruction_memory$rdmux[0][9][43]$a$10995 [5] $memory\instruction_memory$rdmux[0][9][43]$a$10995 [20] 1'1 $memory\instruction_memory$rdmux[0][9][43]$a$10995 [4] $memory\instruction_memory$rdmux[0][9][43]$a$10995 [13] 1'1 $memory\instruction_memory$rdmux[0][9][43]$a$10995 [8] $memory\instruction_memory$rdmux[0][9][43]$a$10995 [8:7] 1'0 $memory\instruction_memory$rdmux[0][9][43]$a$10995 [5:4] }, B={ $memory\instruction_memory$rdmux[0][9][43]$b$10996 [7] $memory\instruction_memory$rdmux[0][9][43]$b$10996 [21] $memory\instruction_memory$rdmux[0][9][43]$b$10996 [24:23] $memory\instruction_memory$rdmux[0][9][43]$b$10996 [21] $memory\instruction_memory$rdmux[0][9][43]$b$10996 [4] $memory\instruction_memory$rdmux[0][9][43]$b$10996 [18] $memory\instruction_memory$rdmux[0][9][43]$b$10996 [5] $memory\instruction_memory$rdmux[0][9][43]$b$10996 [13] $memory\instruction_memory$rdmux[0][9][43]$b$10996 [7] $memory\instruction_memory$rdmux[0][9][43]$b$10996 [7] $memory\instruction_memory$rdmux[0][9][43]$b$10996 [8:4] }, Y={ $memory\instruction_memory$rdmux[0][8][21]$b$10162 [26:23] $memory\instruction_memory$rdmux[0][8][21]$b$10162 [21:20] $memory\instruction_memory$rdmux[0][8][21]$b$10162 [18] $memory\instruction_memory$rdmux[0][8][21]$b$10162 [15] $memory\instruction_memory$rdmux[0][8][21]$b$10162 [13] $memory\instruction_memory$rdmux[0][8][21]$b$10162 [10:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][21]$b$10162 [31:27] $memory\instruction_memory$rdmux[0][8][21]$b$10162 [22] $memory\instruction_memory$rdmux[0][8][21]$b$10162 [19] $memory\instruction_memory$rdmux[0][8][21]$b$10162 [17:16] $memory\instruction_memory$rdmux[0][8][21]$b$10162 [14] $memory\instruction_memory$rdmux[0][8][21]$b$10162 [12:11] $memory\instruction_memory$rdmux[0][8][21]$b$10162 [3:0] } = { $memory\instruction_memory$rdmux[0][8][21]$b$10162 [23] $memory\instruction_memory$rdmux[0][8][21]$b$10162 [23] $memory\instruction_memory$rdmux[0][8][21]$b$10162 [26] $memory\instruction_memory$rdmux[0][8][21]$b$10162 [26] $memory\instruction_memory$rdmux[0][8][21]$b$10162 [26] $memory\instruction_memory$rdmux[0][8][21]$b$10162 [21] 1'0 $memory\instruction_memory$rdmux[0][8][21]$b$10162 [15] $memory\instruction_memory$rdmux[0][8][21]$b$10162 [15] $memory\instruction_memory$rdmux[0][8][21]$b$10162 [6] $memory\instruction_memory$rdmux[0][8][21]$b$10162 [6] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][44]$10997:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][44]$a$10998, B=$memory\instruction_memory$rdmux[0][9][44]$b$10999, Y=$memory\instruction_memory$rdmux[0][8][22]$a$10164
      New ports: A={ $memory\instruction_memory$rdmux[0][9][44]$a$10998 [5] $memory\instruction_memory$rdmux[0][9][44]$a$10998 [5] $memory\instruction_memory$rdmux[0][9][44]$a$10998 [5] $memory\instruction_memory$rdmux[0][9][44]$a$10998 [2] $memory\instruction_memory$rdmux[0][9][44]$a$10998 [2] $memory\instruction_memory$rdmux[0][9][44]$a$10998 [21] $memory\instruction_memory$rdmux[0][9][44]$a$10998 [21:20] $memory\instruction_memory$rdmux[0][9][44]$a$10998 [5] $memory\instruction_memory$rdmux[0][9][44]$a$10998 [2] $memory\instruction_memory$rdmux[0][9][44]$a$10998 [2] $memory\instruction_memory$rdmux[0][9][44]$a$10998 [5] $memory\instruction_memory$rdmux[0][9][44]$a$10998 [11] $memory\instruction_memory$rdmux[0][9][44]$a$10998 [9] $memory\instruction_memory$rdmux[0][9][44]$a$10998 [4] $memory\instruction_memory$rdmux[0][9][44]$a$10998 [4] $memory\instruction_memory$rdmux[0][9][44]$a$10998 [5:4] $memory\instruction_memory$rdmux[0][9][44]$a$10998 [2] }, B={ $memory\instruction_memory$rdmux[0][9][44]$b$10999 [31] $memory\instruction_memory$rdmux[0][9][44]$b$10999 [8] $memory\instruction_memory$rdmux[0][9][44]$b$10999 [26:25] $memory\instruction_memory$rdmux[0][9][44]$b$10999 [8] $memory\instruction_memory$rdmux[0][9][44]$b$10999 [22] $memory\instruction_memory$rdmux[0][9][44]$b$10999 [5] $memory\instruction_memory$rdmux[0][9][44]$b$10999 [5] 1'1 $memory\instruction_memory$rdmux[0][9][44]$b$10999 [7] $memory\instruction_memory$rdmux[0][9][44]$b$10999 [15] 3'001 $memory\instruction_memory$rdmux[0][9][44]$b$10999 [8:7] $memory\instruction_memory$rdmux[0][9][44]$b$10999 [5] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][8][22]$a$10164 [31] $memory\instruction_memory$rdmux[0][8][22]$a$10164 [29] $memory\instruction_memory$rdmux[0][8][22]$a$10164 [26:24] $memory\instruction_memory$rdmux[0][8][22]$a$10164 [22:20] $memory\instruction_memory$rdmux[0][8][22]$a$10164 [18] $memory\instruction_memory$rdmux[0][8][22]$a$10164 [16:15] $memory\instruction_memory$rdmux[0][8][22]$a$10164 [13] $memory\instruction_memory$rdmux[0][8][22]$a$10164 [11] $memory\instruction_memory$rdmux[0][8][22]$a$10164 [9:7] $memory\instruction_memory$rdmux[0][8][22]$a$10164 [5:4] $memory\instruction_memory$rdmux[0][8][22]$a$10164 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][22]$a$10164 [30] $memory\instruction_memory$rdmux[0][8][22]$a$10164 [28:27] $memory\instruction_memory$rdmux[0][8][22]$a$10164 [23] $memory\instruction_memory$rdmux[0][8][22]$a$10164 [19] $memory\instruction_memory$rdmux[0][8][22]$a$10164 [17] $memory\instruction_memory$rdmux[0][8][22]$a$10164 [14] $memory\instruction_memory$rdmux[0][8][22]$a$10164 [12] $memory\instruction_memory$rdmux[0][8][22]$a$10164 [10] $memory\instruction_memory$rdmux[0][8][22]$a$10164 [6] $memory\instruction_memory$rdmux[0][8][22]$a$10164 [3] $memory\instruction_memory$rdmux[0][8][22]$a$10164 [1:0] } = { $memory\instruction_memory$rdmux[0][8][22]$a$10164 [29] $memory\instruction_memory$rdmux[0][8][22]$a$10164 [26] $memory\instruction_memory$rdmux[0][8][22]$a$10164 [26] $memory\instruction_memory$rdmux[0][8][22]$a$10164 [22] $memory\instruction_memory$rdmux[0][8][22]$a$10164 [2] $memory\instruction_memory$rdmux[0][8][22]$a$10164 [16] $memory\instruction_memory$rdmux[0][8][22]$a$10164 [2] $memory\instruction_memory$rdmux[0][8][22]$a$10164 [2] $memory\instruction_memory$rdmux[0][8][22]$a$10164 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][45]$11000:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][45]$a$11001, B=$memory\instruction_memory$rdmux[0][9][45]$b$11002, Y=$memory\instruction_memory$rdmux[0][8][22]$b$10165
      New ports: A={ $memory\instruction_memory$rdmux[0][9][45]$a$11001 [9] $memory\instruction_memory$rdmux[0][9][45]$a$11001 [30:29] $memory\instruction_memory$rdmux[0][9][45]$a$11001 [9] 1'0 $memory\instruction_memory$rdmux[0][9][45]$a$11001 [9] $memory\instruction_memory$rdmux[0][9][45]$a$11001 [9] 1'0 $memory\instruction_memory$rdmux[0][9][45]$a$11001 [16:15] $memory\instruction_memory$rdmux[0][9][45]$a$11001 [9] $memory\instruction_memory$rdmux[0][9][45]$a$11001 [7] 3'100 }, B={ $memory\instruction_memory$rdmux[0][9][45]$b$11002 [24] 1'1 $memory\instruction_memory$rdmux[0][9][45]$b$11002 [29] 1'1 $memory\instruction_memory$rdmux[0][9][45]$b$11002 [24:23] $memory\instruction_memory$rdmux[0][9][45]$b$11002 [7] $memory\instruction_memory$rdmux[0][9][45]$b$11002 [21] $memory\instruction_memory$rdmux[0][9][45]$b$11002 [7] $memory\instruction_memory$rdmux[0][9][45]$b$11002 [7] $memory\instruction_memory$rdmux[0][9][45]$b$11002 [4] $memory\instruction_memory$rdmux[0][9][45]$b$11002 [7] $memory\instruction_memory$rdmux[0][9][45]$b$11002 [4:2] }, Y={ $memory\instruction_memory$rdmux[0][8][22]$b$10165 [31:28] $memory\instruction_memory$rdmux[0][8][22]$b$10165 [24:21] $memory\instruction_memory$rdmux[0][8][22]$b$10165 [16:15] $memory\instruction_memory$rdmux[0][8][22]$b$10165 [9] $memory\instruction_memory$rdmux[0][8][22]$b$10165 [7] $memory\instruction_memory$rdmux[0][8][22]$b$10165 [4:2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][22]$b$10165 [27:25] $memory\instruction_memory$rdmux[0][8][22]$b$10165 [20:17] $memory\instruction_memory$rdmux[0][8][22]$b$10165 [14:10] $memory\instruction_memory$rdmux[0][8][22]$b$10165 [8] $memory\instruction_memory$rdmux[0][8][22]$b$10165 [6:5] $memory\instruction_memory$rdmux[0][8][22]$b$10165 [1:0] } = { $memory\instruction_memory$rdmux[0][8][22]$b$10165 [9] $memory\instruction_memory$rdmux[0][8][22]$b$10165 [9] $memory\instruction_memory$rdmux[0][8][22]$b$10165 [24] $memory\instruction_memory$rdmux[0][8][22]$b$10165 [2] $memory\instruction_memory$rdmux[0][8][22]$b$10165 [2] 1'1 $memory\instruction_memory$rdmux[0][8][22]$b$10165 [16] $memory\instruction_memory$rdmux[0][8][22]$b$10165 [2] $memory\instruction_memory$rdmux[0][8][22]$b$10165 [2] $memory\instruction_memory$rdmux[0][8][22]$b$10165 [2] 1'0 $memory\instruction_memory$rdmux[0][8][22]$b$10165 [4] $memory\instruction_memory$rdmux[0][8][22]$b$10165 [4:2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][46]$11003:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][46]$a$11004, B=$memory\instruction_memory$rdmux[0][9][46]$b$11005, Y=$memory\instruction_memory$rdmux[0][8][23]$a$10167
      New ports: A={ $memory\instruction_memory$rdmux[0][9][46]$a$11004 [26] 1'0 $memory\instruction_memory$rdmux[0][9][46]$a$11004 [26] $memory\instruction_memory$rdmux[0][9][46]$a$11004 [26] $memory\instruction_memory$rdmux[0][9][46]$a$11004 [26] 1'0 $memory\instruction_memory$rdmux[0][9][46]$a$11004 [9] $memory\instruction_memory$rdmux[0][9][46]$a$11004 [5] $memory\instruction_memory$rdmux[0][9][46]$a$11004 [16:15] $memory\instruction_memory$rdmux[0][9][46]$a$11004 [9] $memory\instruction_memory$rdmux[0][9][46]$a$11004 [7] $memory\instruction_memory$rdmux[0][9][46]$a$11004 [5] 3'100 }, B={ $memory\instruction_memory$rdmux[0][9][46]$b$11005 [30] $memory\instruction_memory$rdmux[0][9][46]$b$11005 [30] 1'1 $memory\instruction_memory$rdmux[0][9][46]$b$11005 [4] $memory\instruction_memory$rdmux[0][9][46]$b$11005 [26] $memory\instruction_memory$rdmux[0][9][46]$b$11005 [4] $memory\instruction_memory$rdmux[0][9][46]$b$11005 [7] $memory\instruction_memory$rdmux[0][9][46]$b$11005 [21] $memory\instruction_memory$rdmux[0][9][46]$b$11005 [7] $memory\instruction_memory$rdmux[0][9][46]$b$11005 [7] $memory\instruction_memory$rdmux[0][9][46]$b$11005 [4] $memory\instruction_memory$rdmux[0][9][46]$b$11005 [7] $memory\instruction_memory$rdmux[0][9][46]$b$11005 [2] $memory\instruction_memory$rdmux[0][9][46]$b$11005 [4:2] }, Y={ $memory\instruction_memory$rdmux[0][8][23]$a$10167 [31:29] $memory\instruction_memory$rdmux[0][8][23]$a$10167 [27:26] $memory\instruction_memory$rdmux[0][8][23]$a$10167 [24] $memory\instruction_memory$rdmux[0][8][23]$a$10167 [22:21] $memory\instruction_memory$rdmux[0][8][23]$a$10167 [16:15] $memory\instruction_memory$rdmux[0][8][23]$a$10167 [9] $memory\instruction_memory$rdmux[0][8][23]$a$10167 [7] $memory\instruction_memory$rdmux[0][8][23]$a$10167 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][23]$a$10167 [28] $memory\instruction_memory$rdmux[0][8][23]$a$10167 [25] $memory\instruction_memory$rdmux[0][8][23]$a$10167 [23] $memory\instruction_memory$rdmux[0][8][23]$a$10167 [20:17] $memory\instruction_memory$rdmux[0][8][23]$a$10167 [14:10] $memory\instruction_memory$rdmux[0][8][23]$a$10167 [8] $memory\instruction_memory$rdmux[0][8][23]$a$10167 [6] $memory\instruction_memory$rdmux[0][8][23]$a$10167 [1:0] } = { $memory\instruction_memory$rdmux[0][8][23]$a$10167 [27] $memory\instruction_memory$rdmux[0][8][23]$a$10167 [24] $memory\instruction_memory$rdmux[0][8][23]$a$10167 [22] $memory\instruction_memory$rdmux[0][8][23]$a$10167 [5] $memory\instruction_memory$rdmux[0][8][23]$a$10167 [2] 1'1 $memory\instruction_memory$rdmux[0][8][23]$a$10167 [16] $memory\instruction_memory$rdmux[0][8][23]$a$10167 [2] $memory\instruction_memory$rdmux[0][8][23]$a$10167 [2] $memory\instruction_memory$rdmux[0][8][23]$a$10167 [2] 1'0 $memory\instruction_memory$rdmux[0][8][23]$a$10167 [4] $memory\instruction_memory$rdmux[0][8][23]$a$10167 [4:3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][47]$11006:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][47]$a$11007, B=$memory\instruction_memory$rdmux[0][9][47]$b$11008, Y=$memory\instruction_memory$rdmux[0][8][23]$b$10168
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][9][47]$a$11007 [26] $memory\instruction_memory$rdmux[0][9][47]$a$11007 [26] 2'00 $memory\instruction_memory$rdmux[0][9][47]$a$11007 [9] $memory\instruction_memory$rdmux[0][9][47]$a$11007 [5] $memory\instruction_memory$rdmux[0][9][47]$a$11007 [16:15] $memory\instruction_memory$rdmux[0][9][47]$a$11007 [9] $memory\instruction_memory$rdmux[0][9][47]$a$11007 [7] $memory\instruction_memory$rdmux[0][9][47]$a$11007 [5] 3'100 }, B={ $memory\instruction_memory$rdmux[0][9][47]$b$11008 [26] 1'1 $memory\instruction_memory$rdmux[0][9][47]$b$11008 [26] 1'1 $memory\instruction_memory$rdmux[0][9][47]$b$11008 [24] $memory\instruction_memory$rdmux[0][9][47]$b$11008 [7] $memory\instruction_memory$rdmux[0][9][47]$b$11008 [21] $memory\instruction_memory$rdmux[0][9][47]$b$11008 [7] $memory\instruction_memory$rdmux[0][9][47]$b$11008 [7] $memory\instruction_memory$rdmux[0][9][47]$b$11008 [4] $memory\instruction_memory$rdmux[0][9][47]$b$11008 [7] $memory\instruction_memory$rdmux[0][9][47]$b$11008 [2] $memory\instruction_memory$rdmux[0][9][47]$b$11008 [4:2] }, Y={ $memory\instruction_memory$rdmux[0][8][23]$b$10168 [30] $memory\instruction_memory$rdmux[0][8][23]$b$10168 [27:24] $memory\instruction_memory$rdmux[0][8][23]$b$10168 [22:21] $memory\instruction_memory$rdmux[0][8][23]$b$10168 [16:15] $memory\instruction_memory$rdmux[0][8][23]$b$10168 [9] $memory\instruction_memory$rdmux[0][8][23]$b$10168 [7] $memory\instruction_memory$rdmux[0][8][23]$b$10168 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][23]$b$10168 [31] $memory\instruction_memory$rdmux[0][8][23]$b$10168 [29:28] $memory\instruction_memory$rdmux[0][8][23]$b$10168 [23] $memory\instruction_memory$rdmux[0][8][23]$b$10168 [20:17] $memory\instruction_memory$rdmux[0][8][23]$b$10168 [14:10] $memory\instruction_memory$rdmux[0][8][23]$b$10168 [8] $memory\instruction_memory$rdmux[0][8][23]$b$10168 [6] $memory\instruction_memory$rdmux[0][8][23]$b$10168 [1:0] } = { $memory\instruction_memory$rdmux[0][8][23]$b$10168 [26] $memory\instruction_memory$rdmux[0][8][23]$b$10168 [24] $memory\instruction_memory$rdmux[0][8][23]$b$10168 [27] $memory\instruction_memory$rdmux[0][8][23]$b$10168 [22] $memory\instruction_memory$rdmux[0][8][23]$b$10168 [5] $memory\instruction_memory$rdmux[0][8][23]$b$10168 [2] 1'1 $memory\instruction_memory$rdmux[0][8][23]$b$10168 [16] $memory\instruction_memory$rdmux[0][8][23]$b$10168 [2] $memory\instruction_memory$rdmux[0][8][23]$b$10168 [2] $memory\instruction_memory$rdmux[0][8][23]$b$10168 [2] 1'0 $memory\instruction_memory$rdmux[0][8][23]$b$10168 [4] $memory\instruction_memory$rdmux[0][8][23]$b$10168 [4:3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][48]$11009:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][48]$a$11010, B=$memory\instruction_memory$rdmux[0][9][48]$b$11011, Y=$memory\instruction_memory$rdmux[0][8][24]$a$10170
      New ports: A={ $memory\instruction_memory$rdmux[0][9][48]$a$11010 [25] $memory\instruction_memory$rdmux[0][9][48]$a$11010 [7] $memory\instruction_memory$rdmux[0][9][48]$a$11010 [25] $memory\instruction_memory$rdmux[0][9][48]$a$11010 [7] $memory\instruction_memory$rdmux[0][9][48]$a$11010 [8] $memory\instruction_memory$rdmux[0][9][48]$a$11010 [5] $memory\instruction_memory$rdmux[0][9][48]$a$11010 [8] $memory\instruction_memory$rdmux[0][9][48]$a$11010 [8] $memory\instruction_memory$rdmux[0][9][48]$a$11010 [15] 1'1 $memory\instruction_memory$rdmux[0][9][48]$a$11010 [8:7] $memory\instruction_memory$rdmux[0][9][48]$a$11010 [5] 2'10 $memory\instruction_memory$rdmux[0][9][48]$a$11010 [2] }, B={ $memory\instruction_memory$rdmux[0][9][48]$b$11011 [2] $memory\instruction_memory$rdmux[0][9][48]$b$11011 [2] 2'00 $memory\instruction_memory$rdmux[0][9][48]$b$11011 [9] $memory\instruction_memory$rdmux[0][9][48]$b$11011 [9] 1'1 $memory\instruction_memory$rdmux[0][9][48]$b$11011 [16:15] $memory\instruction_memory$rdmux[0][9][48]$b$11011 [9] $memory\instruction_memory$rdmux[0][9][48]$b$11011 [4] $memory\instruction_memory$rdmux[0][9][48]$b$11011 [7] $memory\instruction_memory$rdmux[0][9][48]$b$11011 [5:4] $memory\instruction_memory$rdmux[0][9][48]$b$11011 [2] $memory\instruction_memory$rdmux[0][9][48]$b$11011 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][24]$a$10170 [31] $memory\instruction_memory$rdmux[0][8][24]$a$10170 [26:24] $memory\instruction_memory$rdmux[0][8][24]$a$10170 [22:21] $memory\instruction_memory$rdmux[0][8][24]$a$10170 [17:15] $memory\instruction_memory$rdmux[0][8][24]$a$10170 [9:7] $memory\instruction_memory$rdmux[0][8][24]$a$10170 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][24]$a$10170 [30:27] $memory\instruction_memory$rdmux[0][8][24]$a$10170 [23] $memory\instruction_memory$rdmux[0][8][24]$a$10170 [20:18] $memory\instruction_memory$rdmux[0][8][24]$a$10170 [14:10] $memory\instruction_memory$rdmux[0][8][24]$a$10170 [6] $memory\instruction_memory$rdmux[0][8][24]$a$10170 [1:0] } = { $memory\instruction_memory$rdmux[0][8][24]$a$10170 [26] $memory\instruction_memory$rdmux[0][8][24]$a$10170 [24] $memory\instruction_memory$rdmux[0][8][24]$a$10170 [26] $memory\instruction_memory$rdmux[0][8][24]$a$10170 [26] $memory\instruction_memory$rdmux[0][8][24]$a$10170 [22] $memory\instruction_memory$rdmux[0][8][24]$a$10170 [5] $memory\instruction_memory$rdmux[0][8][24]$a$10170 [2] 1'1 $memory\instruction_memory$rdmux[0][8][24]$a$10170 [2] $memory\instruction_memory$rdmux[0][8][24]$a$10170 [2] $memory\instruction_memory$rdmux[0][8][24]$a$10170 [2] 1'0 $memory\instruction_memory$rdmux[0][8][24]$a$10170 [4:3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][49]$11012:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][49]$a$11013, B=$memory\instruction_memory$rdmux[0][9][49]$b$11014, Y=$memory\instruction_memory$rdmux[0][8][24]$b$10171
      New ports: A={ $memory\instruction_memory$rdmux[0][9][49]$a$11013 [26] $memory\instruction_memory$rdmux[0][9][49]$a$11013 [26] $memory\instruction_memory$rdmux[0][9][49]$a$11013 [12] $memory\instruction_memory$rdmux[0][9][49]$a$11013 [8] $memory\instruction_memory$rdmux[0][9][49]$a$11013 [12] $memory\instruction_memory$rdmux[0][9][49]$a$11013 [12] $memory\instruction_memory$rdmux[0][9][49]$a$11013 [4] $memory\instruction_memory$rdmux[0][9][49]$a$11013 [12] $memory\instruction_memory$rdmux[0][9][49]$a$11013 [8] $memory\instruction_memory$rdmux[0][9][49]$a$11013 [12] $memory\instruction_memory$rdmux[0][9][49]$a$11013 [10] $memory\instruction_memory$rdmux[0][9][49]$a$11013 [8:7] $memory\instruction_memory$rdmux[0][9][49]$a$11013 [2] $memory\instruction_memory$rdmux[0][9][49]$a$11013 [4:2] }, B={ $memory\instruction_memory$rdmux[0][9][49]$b$11014 [8] $memory\instruction_memory$rdmux[0][9][49]$b$11014 [24] $memory\instruction_memory$rdmux[0][9][49]$b$11014 [8] $memory\instruction_memory$rdmux[0][9][49]$b$11014 [24] $memory\instruction_memory$rdmux[0][9][49]$b$11014 [5] $memory\instruction_memory$rdmux[0][9][49]$b$11014 [16] $memory\instruction_memory$rdmux[0][9][49]$b$11014 [16] $memory\instruction_memory$rdmux[0][9][49]$b$11014 [7] $memory\instruction_memory$rdmux[0][9][49]$b$11014 [2] $memory\instruction_memory$rdmux[0][9][49]$b$11014 [2] 1'1 $memory\instruction_memory$rdmux[0][9][49]$b$11014 [8:7] $memory\instruction_memory$rdmux[0][9][49]$b$11014 [5] 2'10 $memory\instruction_memory$rdmux[0][9][49]$b$11014 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][24]$b$10171 [27:24] $memory\instruction_memory$rdmux[0][8][24]$b$10171 [20] $memory\instruction_memory$rdmux[0][8][24]$b$10171 [17:15] $memory\instruction_memory$rdmux[0][8][24]$b$10171 [13:12] $memory\instruction_memory$rdmux[0][8][24]$b$10171 [10] $memory\instruction_memory$rdmux[0][8][24]$b$10171 [8:7] $memory\instruction_memory$rdmux[0][8][24]$b$10171 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][24]$b$10171 [31:28] $memory\instruction_memory$rdmux[0][8][24]$b$10171 [23:21] $memory\instruction_memory$rdmux[0][8][24]$b$10171 [19:18] $memory\instruction_memory$rdmux[0][8][24]$b$10171 [14] $memory\instruction_memory$rdmux[0][8][24]$b$10171 [11] $memory\instruction_memory$rdmux[0][8][24]$b$10171 [9] $memory\instruction_memory$rdmux[0][8][24]$b$10171 [6] $memory\instruction_memory$rdmux[0][8][24]$b$10171 [1:0] } = { $memory\instruction_memory$rdmux[0][8][24]$b$10171 [24] $memory\instruction_memory$rdmux[0][8][24]$b$10171 [24] $memory\instruction_memory$rdmux[0][8][24]$b$10171 [26] $memory\instruction_memory$rdmux[0][8][24]$b$10171 [8] $memory\instruction_memory$rdmux[0][8][24]$b$10171 [17] $memory\instruction_memory$rdmux[0][8][24]$b$10171 [17] $memory\instruction_memory$rdmux[0][8][24]$b$10171 [20] $memory\instruction_memory$rdmux[0][8][24]$b$10171 [12] $memory\instruction_memory$rdmux[0][8][24]$b$10171 [10] $memory\instruction_memory$rdmux[0][8][24]$b$10171 [12] 1'0 $memory\instruction_memory$rdmux[0][8][24]$b$10171 [4:3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][4]$10877:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][4]$a$10878, B=$memory\instruction_memory$rdmux[0][9][4]$b$10879, Y=$memory\instruction_memory$rdmux[0][8][2]$a$10104
      New ports: A={ $memory\instruction_memory$rdmux[0][9][4]$a$10878 [25] $memory\instruction_memory$rdmux[0][9][4]$a$10878 [25] $memory\instruction_memory$rdmux[0][9][4]$a$10878 [23] $memory\instruction_memory$rdmux[0][9][4]$a$10878 [5] $memory\instruction_memory$rdmux[0][9][4]$a$10878 [5:4] $memory\instruction_memory$rdmux[0][9][4]$a$10878 [16:15] $memory\instruction_memory$rdmux[0][9][4]$a$10878 [13] $memory\instruction_memory$rdmux[0][9][4]$a$10878 [6] $memory\instruction_memory$rdmux[0][9][4]$a$10878 [8:4] }, B={ $memory\instruction_memory$rdmux[0][9][4]$b$10879 [13] $memory\instruction_memory$rdmux[0][9][4]$b$10879 [25] $memory\instruction_memory$rdmux[0][9][4]$b$10879 [23:22] $memory\instruction_memory$rdmux[0][9][4]$b$10879 [4] $memory\instruction_memory$rdmux[0][9][4]$b$10879 [5:4] $memory\instruction_memory$rdmux[0][9][4]$b$10879 [12] $memory\instruction_memory$rdmux[0][9][4]$b$10879 [13:12] 1'1 $memory\instruction_memory$rdmux[0][9][4]$b$10879 [7] 1'0 $memory\instruction_memory$rdmux[0][9][4]$b$10879 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][8][2]$a$10104 [26:25] $memory\instruction_memory$rdmux[0][8][2]$a$10104 [23:20] $memory\instruction_memory$rdmux[0][8][2]$a$10104 [16:15] $memory\instruction_memory$rdmux[0][8][2]$a$10104 [13:12] $memory\instruction_memory$rdmux[0][8][2]$a$10104 [8:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][2]$a$10104 [31:27] $memory\instruction_memory$rdmux[0][8][2]$a$10104 [24] $memory\instruction_memory$rdmux[0][8][2]$a$10104 [19:17] $memory\instruction_memory$rdmux[0][8][2]$a$10104 [14] $memory\instruction_memory$rdmux[0][8][2]$a$10104 [11:9] $memory\instruction_memory$rdmux[0][8][2]$a$10104 [3:0] } = { $memory\instruction_memory$rdmux[0][8][2]$a$10104 [26] $memory\instruction_memory$rdmux[0][8][2]$a$10104 [26] $memory\instruction_memory$rdmux[0][8][2]$a$10104 [26] $memory\instruction_memory$rdmux[0][8][2]$a$10104 [26] $memory\instruction_memory$rdmux[0][8][2]$a$10104 [26] 3'001 $memory\instruction_memory$rdmux[0][8][2]$a$10104 [16] $memory\instruction_memory$rdmux[0][8][2]$a$10104 [6] $memory\instruction_memory$rdmux[0][8][2]$a$10104 [6] 6'110011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][50]$11015:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][50]$a$11016, B=$memory\instruction_memory$rdmux[0][9][50]$b$11017, Y=$memory\instruction_memory$rdmux[0][8][25]$a$10173
      New ports: A={ $memory\instruction_memory$rdmux[0][9][50]$a$11016 [26] $memory\instruction_memory$rdmux[0][9][50]$a$11016 [24] $memory\instruction_memory$rdmux[0][9][50]$a$11016 [26] $memory\instruction_memory$rdmux[0][9][50]$a$11016 [24] $memory\instruction_memory$rdmux[0][9][50]$a$11016 [16] $memory\instruction_memory$rdmux[0][9][50]$a$11016 [16] $memory\instruction_memory$rdmux[0][9][50]$a$11016 [16] $memory\instruction_memory$rdmux[0][9][50]$a$11016 [7] 1'1 $memory\instruction_memory$rdmux[0][9][50]$a$11016 [7] $memory\instruction_memory$rdmux[0][9][50]$a$11016 [5] $memory\instruction_memory$rdmux[0][9][50]$a$11016 [2] }, B={ $memory\instruction_memory$rdmux[0][9][50]$b$11017 [24] $memory\instruction_memory$rdmux[0][9][50]$b$11017 [26] $memory\instruction_memory$rdmux[0][9][50]$b$11017 [26] $memory\instruction_memory$rdmux[0][9][50]$b$11017 [24] $memory\instruction_memory$rdmux[0][9][50]$b$11017 [9] $memory\instruction_memory$rdmux[0][9][50]$b$11017 [17:16] $memory\instruction_memory$rdmux[0][9][50]$b$11017 [9] $memory\instruction_memory$rdmux[0][9][50]$b$11017 [9] 1'1 $memory\instruction_memory$rdmux[0][9][50]$b$11017 [5] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][8][25]$a$10173 [31] $memory\instruction_memory$rdmux[0][8][25]$a$10173 [27:26] $memory\instruction_memory$rdmux[0][8][25]$a$10173 [24] $memory\instruction_memory$rdmux[0][8][25]$a$10173 [22] $memory\instruction_memory$rdmux[0][8][25]$a$10173 [17:15] $memory\instruction_memory$rdmux[0][8][25]$a$10173 [9] $memory\instruction_memory$rdmux[0][8][25]$a$10173 [7] $memory\instruction_memory$rdmux[0][8][25]$a$10173 [5] $memory\instruction_memory$rdmux[0][8][25]$a$10173 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][25]$a$10173 [30:28] $memory\instruction_memory$rdmux[0][8][25]$a$10173 [25] $memory\instruction_memory$rdmux[0][8][25]$a$10173 [23] $memory\instruction_memory$rdmux[0][8][25]$a$10173 [21:18] $memory\instruction_memory$rdmux[0][8][25]$a$10173 [14:10] $memory\instruction_memory$rdmux[0][8][25]$a$10173 [8] $memory\instruction_memory$rdmux[0][8][25]$a$10173 [6] $memory\instruction_memory$rdmux[0][8][25]$a$10173 [4:3] $memory\instruction_memory$rdmux[0][8][25]$a$10173 [1:0] } = { $memory\instruction_memory$rdmux[0][8][25]$a$10173 [26] $memory\instruction_memory$rdmux[0][8][25]$a$10173 [24] $memory\instruction_memory$rdmux[0][8][25]$a$10173 [27] $memory\instruction_memory$rdmux[0][8][25]$a$10173 [24] $memory\instruction_memory$rdmux[0][8][25]$a$10173 [22] $memory\instruction_memory$rdmux[0][8][25]$a$10173 [5] $memory\instruction_memory$rdmux[0][8][25]$a$10173 [5] $memory\instruction_memory$rdmux[0][8][25]$a$10173 [2] 1'1 $memory\instruction_memory$rdmux[0][8][25]$a$10173 [2] $memory\instruction_memory$rdmux[0][8][25]$a$10173 [2] $memory\instruction_memory$rdmux[0][8][25]$a$10173 [2] 8'01101011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][51]$11018:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][51]$a$11019, B=$memory\instruction_memory$rdmux[0][9][51]$b$11020, Y=$memory\instruction_memory$rdmux[0][8][25]$b$10174
      New ports: A={ $memory\instruction_memory$rdmux[0][9][51]$a$11019 [9] $memory\instruction_memory$rdmux[0][9][51]$a$11019 [13] 2'00 $memory\instruction_memory$rdmux[0][9][51]$a$11019 [13] $memory\instruction_memory$rdmux[0][9][51]$a$11019 [22:21] $memory\instruction_memory$rdmux[0][9][51]$a$11019 [2] 1'1 $memory\instruction_memory$rdmux[0][9][51]$a$11019 [15] $memory\instruction_memory$rdmux[0][9][51]$a$11019 [15] $memory\instruction_memory$rdmux[0][9][51]$a$11019 [13] $memory\instruction_memory$rdmux[0][9][51]$a$11019 [2] 1'0 $memory\instruction_memory$rdmux[0][9][51]$a$11019 [10:8] $memory\instruction_memory$rdmux[0][9][51]$a$11019 [2] $memory\instruction_memory$rdmux[0][9][51]$a$11019 [2] $memory\instruction_memory$rdmux[0][9][51]$a$11019 [5:4] $memory\instruction_memory$rdmux[0][9][51]$a$11019 [2] $memory\instruction_memory$rdmux[0][9][51]$a$11019 [2] }, B={ $memory\instruction_memory$rdmux[0][9][51]$b$11020 [15] $memory\instruction_memory$rdmux[0][9][51]$b$11020 [15] $memory\instruction_memory$rdmux[0][9][51]$b$11020 [5] $memory\instruction_memory$rdmux[0][9][51]$b$11020 [2] $memory\instruction_memory$rdmux[0][9][51]$b$11020 [16] $memory\instruction_memory$rdmux[0][9][51]$b$11020 [16] $memory\instruction_memory$rdmux[0][9][51]$b$11020 [5] $memory\instruction_memory$rdmux[0][9][51]$b$11020 [20] $memory\instruction_memory$rdmux[0][9][51]$b$11020 [16] $memory\instruction_memory$rdmux[0][9][51]$b$11020 [16:15] $memory\instruction_memory$rdmux[0][9][51]$b$11020 [2] $memory\instruction_memory$rdmux[0][9][51]$b$11020 [5] $memory\instruction_memory$rdmux[0][9][51]$b$11020 [6] $memory\instruction_memory$rdmux[0][9][51]$b$11020 [4] 1'1 $memory\instruction_memory$rdmux[0][9][51]$b$11020 [4] $memory\instruction_memory$rdmux[0][9][51]$b$11020 [4] $memory\instruction_memory$rdmux[0][9][51]$b$11020 [6:4] 1'0 $memory\instruction_memory$rdmux[0][9][51]$b$11020 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][25]$b$10174 [28] $memory\instruction_memory$rdmux[0][8][25]$b$10174 [26:20] $memory\instruction_memory$rdmux[0][8][25]$b$10174 [18] $memory\instruction_memory$rdmux[0][8][25]$b$10174 [16:15] $memory\instruction_memory$rdmux[0][8][25]$b$10174 [13:2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][25]$b$10174 [31:29] $memory\instruction_memory$rdmux[0][8][25]$b$10174 [27] $memory\instruction_memory$rdmux[0][8][25]$b$10174 [19] $memory\instruction_memory$rdmux[0][8][25]$b$10174 [17] $memory\instruction_memory$rdmux[0][8][25]$b$10174 [14] $memory\instruction_memory$rdmux[0][8][25]$b$10174 [1:0] } = { $memory\instruction_memory$rdmux[0][8][25]$b$10174 [13] $memory\instruction_memory$rdmux[0][8][25]$b$10174 [28] $memory\instruction_memory$rdmux[0][8][25]$b$10174 [13] $memory\instruction_memory$rdmux[0][8][25]$b$10174 [26] $memory\instruction_memory$rdmux[0][8][25]$b$10174 [2] $memory\instruction_memory$rdmux[0][8][25]$b$10174 [16] $memory\instruction_memory$rdmux[0][8][25]$b$10174 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][52]$11021:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][52]$a$11022, B=$memory\instruction_memory$rdmux[0][9][52]$b$11023, Y=$memory\instruction_memory$rdmux[0][8][26]$a$10176
      New ports: A={ $memory\instruction_memory$rdmux[0][9][52]$a$11022 [24] $memory\instruction_memory$rdmux[0][9][52]$a$11022 [25] $memory\instruction_memory$rdmux[0][9][52]$a$11022 [25:24] $memory\instruction_memory$rdmux[0][9][52]$a$11022 [21] $memory\instruction_memory$rdmux[0][9][52]$a$11022 [21] $memory\instruction_memory$rdmux[0][9][52]$a$11022 [5] 1'1 $memory\instruction_memory$rdmux[0][9][52]$a$11022 [16] $memory\instruction_memory$rdmux[0][9][52]$a$11022 [16:15] $memory\instruction_memory$rdmux[0][9][52]$a$11022 [2] $memory\instruction_memory$rdmux[0][9][52]$a$11022 [9] $memory\instruction_memory$rdmux[0][9][52]$a$11022 [5] $memory\instruction_memory$rdmux[0][9][52]$a$11022 [5:4] $memory\instruction_memory$rdmux[0][9][52]$a$11022 [2] }, B={ 1'0 $memory\instruction_memory$rdmux[0][9][52]$b$11023 [2] 1'0 $memory\instruction_memory$rdmux[0][9][52]$b$11023 [2] $memory\instruction_memory$rdmux[0][9][52]$b$11023 [2] 2'00 $memory\instruction_memory$rdmux[0][9][52]$b$11023 [4] $memory\instruction_memory$rdmux[0][9][52]$b$11023 [15] $memory\instruction_memory$rdmux[0][9][52]$b$11023 [4] $memory\instruction_memory$rdmux[0][9][52]$b$11023 [15] 1'0 $memory\instruction_memory$rdmux[0][9][52]$b$11023 [9] $memory\instruction_memory$rdmux[0][9][52]$b$11023 [7] $memory\instruction_memory$rdmux[0][9][52]$b$11023 [2] $memory\instruction_memory$rdmux[0][9][52]$b$11023 [4] $memory\instruction_memory$rdmux[0][9][52]$b$11023 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][26]$a$10176 [30] $memory\instruction_memory$rdmux[0][8][26]$a$10176 [27] $memory\instruction_memory$rdmux[0][8][26]$a$10176 [25:23] $memory\instruction_memory$rdmux[0][8][26]$a$10176 [21:20] $memory\instruction_memory$rdmux[0][8][26]$a$10176 [18:15] $memory\instruction_memory$rdmux[0][8][26]$a$10176 [12] $memory\instruction_memory$rdmux[0][8][26]$a$10176 [9] $memory\instruction_memory$rdmux[0][8][26]$a$10176 [7] $memory\instruction_memory$rdmux[0][8][26]$a$10176 [5:4] $memory\instruction_memory$rdmux[0][8][26]$a$10176 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][26]$a$10176 [31] $memory\instruction_memory$rdmux[0][8][26]$a$10176 [29:28] $memory\instruction_memory$rdmux[0][8][26]$a$10176 [26] $memory\instruction_memory$rdmux[0][8][26]$a$10176 [22] $memory\instruction_memory$rdmux[0][8][26]$a$10176 [19] $memory\instruction_memory$rdmux[0][8][26]$a$10176 [14:13] $memory\instruction_memory$rdmux[0][8][26]$a$10176 [11:10] $memory\instruction_memory$rdmux[0][8][26]$a$10176 [8] $memory\instruction_memory$rdmux[0][8][26]$a$10176 [6] $memory\instruction_memory$rdmux[0][8][26]$a$10176 [3] $memory\instruction_memory$rdmux[0][8][26]$a$10176 [1:0] } = { $memory\instruction_memory$rdmux[0][8][26]$a$10176 [25] $memory\instruction_memory$rdmux[0][8][26]$a$10176 [25] $memory\instruction_memory$rdmux[0][8][26]$a$10176 [27] $memory\instruction_memory$rdmux[0][8][26]$a$10176 [24] $memory\instruction_memory$rdmux[0][8][26]$a$10176 [21] $memory\instruction_memory$rdmux[0][8][26]$a$10176 [12] $memory\instruction_memory$rdmux[0][8][26]$a$10176 [12] $memory\instruction_memory$rdmux[0][8][26]$a$10176 [12] 1'0 $memory\instruction_memory$rdmux[0][8][26]$a$10176 [4] $memory\instruction_memory$rdmux[0][8][26]$a$10176 [4] $memory\instruction_memory$rdmux[0][8][26]$a$10176 [2] $memory\instruction_memory$rdmux[0][8][26]$a$10176 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][53]$11024:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][53]$a$11025, B=$memory\instruction_memory$rdmux[0][9][53]$b$11026, Y=$memory\instruction_memory$rdmux[0][8][26]$b$10177
      New ports: A={ $memory\instruction_memory$rdmux[0][9][53]$a$11025 [13] $memory\instruction_memory$rdmux[0][9][53]$a$11025 [27] $memory\instruction_memory$rdmux[0][9][53]$a$11025 [13] $memory\instruction_memory$rdmux[0][9][53]$a$11025 [20] 1'0 $memory\instruction_memory$rdmux[0][9][53]$a$11025 [13] $memory\instruction_memory$rdmux[0][9][53]$a$11025 [21:20] $memory\instruction_memory$rdmux[0][9][53]$a$11025 [13] 3'000 $memory\instruction_memory$rdmux[0][9][53]$a$11025 [13] 2'00 $memory\instruction_memory$rdmux[0][9][53]$a$11025 [9:8] $memory\instruction_memory$rdmux[0][9][53]$a$11025 [4] $memory\instruction_memory$rdmux[0][9][53]$a$11025 [2] $memory\instruction_memory$rdmux[0][9][53]$a$11025 [5:4] $memory\instruction_memory$rdmux[0][9][53]$a$11025 [2] $memory\instruction_memory$rdmux[0][9][53]$a$11025 [2] }, B={ $memory\instruction_memory$rdmux[0][9][53]$b$11026 [4] $memory\instruction_memory$rdmux[0][9][53]$b$11026 [4] $memory\instruction_memory$rdmux[0][9][53]$b$11026 [26] 1'1 $memory\instruction_memory$rdmux[0][9][53]$b$11026 [4] $memory\instruction_memory$rdmux[0][9][53]$b$11026 [16] $memory\instruction_memory$rdmux[0][9][53]$b$11026 [5] $memory\instruction_memory$rdmux[0][9][53]$b$11026 [5] 1'1 $memory\instruction_memory$rdmux[0][9][53]$b$11026 [16] $memory\instruction_memory$rdmux[0][9][53]$b$11026 [7] $memory\instruction_memory$rdmux[0][9][53]$b$11026 [2] $memory\instruction_memory$rdmux[0][9][53]$b$11026 [2] $memory\instruction_memory$rdmux[0][9][53]$b$11026 [5] $memory\instruction_memory$rdmux[0][9][53]$b$11026 [6] 1'1 $memory\instruction_memory$rdmux[0][9][53]$b$11026 [4] $memory\instruction_memory$rdmux[0][9][53]$b$11026 [7:4] 1'0 $memory\instruction_memory$rdmux[0][9][53]$b$11026 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][26]$b$10177 [28:24] $memory\instruction_memory$rdmux[0][8][26]$b$10177 [22:20] $memory\instruction_memory$rdmux[0][8][26]$b$10177 [18] $memory\instruction_memory$rdmux[0][8][26]$b$10177 [16:11] $memory\instruction_memory$rdmux[0][8][26]$b$10177 [9:2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][26]$b$10177 [31:29] $memory\instruction_memory$rdmux[0][8][26]$b$10177 [23] $memory\instruction_memory$rdmux[0][8][26]$b$10177 [19] $memory\instruction_memory$rdmux[0][8][26]$b$10177 [17] $memory\instruction_memory$rdmux[0][8][26]$b$10177 [10] $memory\instruction_memory$rdmux[0][8][26]$b$10177 [1:0] } = { $memory\instruction_memory$rdmux[0][8][26]$b$10177 [26] $memory\instruction_memory$rdmux[0][8][26]$b$10177 [26] $memory\instruction_memory$rdmux[0][8][26]$b$10177 [28] $memory\instruction_memory$rdmux[0][8][26]$b$10177 [22] $memory\instruction_memory$rdmux[0][8][26]$b$10177 [14] $memory\instruction_memory$rdmux[0][8][26]$b$10177 [16] $memory\instruction_memory$rdmux[0][8][26]$b$10177 [8] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][54]$11027:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][54]$a$11028, B=$memory\instruction_memory$rdmux[0][9][54]$b$11029, Y=$memory\instruction_memory$rdmux[0][8][27]$a$10179
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][9][54]$a$11028 [2] 2'00 $memory\instruction_memory$rdmux[0][9][54]$a$11028 [21] $memory\instruction_memory$rdmux[0][9][54]$a$11028 [21] $memory\instruction_memory$rdmux[0][9][54]$a$11028 [5] 1'1 $memory\instruction_memory$rdmux[0][9][54]$a$11028 [17] 1'1 $memory\instruction_memory$rdmux[0][9][54]$a$11028 [15] $memory\instruction_memory$rdmux[0][9][54]$a$11028 [2] $memory\instruction_memory$rdmux[0][9][54]$a$11028 [2] $memory\instruction_memory$rdmux[0][9][54]$a$11028 [9] $memory\instruction_memory$rdmux[0][9][54]$a$11028 [7] $memory\instruction_memory$rdmux[0][9][54]$a$11028 [5:4] $memory\instruction_memory$rdmux[0][9][54]$a$11028 [2] }, B={ $memory\instruction_memory$rdmux[0][9][54]$b$11029 [13] $memory\instruction_memory$rdmux[0][9][54]$b$11029 [5] $memory\instruction_memory$rdmux[0][9][54]$b$11029 [5] $memory\instruction_memory$rdmux[0][9][54]$b$11029 [2] $memory\instruction_memory$rdmux[0][9][54]$b$11029 [5] $memory\instruction_memory$rdmux[0][9][54]$b$11029 [13] $memory\instruction_memory$rdmux[0][9][54]$b$11029 [13] $memory\instruction_memory$rdmux[0][9][54]$b$11029 [18] $memory\instruction_memory$rdmux[0][9][54]$b$11029 [15] $memory\instruction_memory$rdmux[0][9][54]$b$11029 [4] $memory\instruction_memory$rdmux[0][9][54]$b$11029 [15] $memory\instruction_memory$rdmux[0][9][54]$b$11029 [13] 1'0 $memory\instruction_memory$rdmux[0][9][54]$b$11029 [9] $memory\instruction_memory$rdmux[0][9][54]$b$11029 [7] $memory\instruction_memory$rdmux[0][9][54]$b$11029 [5:4] $memory\instruction_memory$rdmux[0][9][54]$b$11029 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][27]$a$10179 [30] $memory\instruction_memory$rdmux[0][8][27]$a$10179 [28:27] $memory\instruction_memory$rdmux[0][8][27]$a$10179 [24:23] $memory\instruction_memory$rdmux[0][8][27]$a$10179 [21:20] $memory\instruction_memory$rdmux[0][8][27]$a$10179 [18:15] $memory\instruction_memory$rdmux[0][8][27]$a$10179 [13:12] $memory\instruction_memory$rdmux[0][8][27]$a$10179 [9] $memory\instruction_memory$rdmux[0][8][27]$a$10179 [7] $memory\instruction_memory$rdmux[0][8][27]$a$10179 [5:4] $memory\instruction_memory$rdmux[0][8][27]$a$10179 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][27]$a$10179 [31] $memory\instruction_memory$rdmux[0][8][27]$a$10179 [29] $memory\instruction_memory$rdmux[0][8][27]$a$10179 [26:25] $memory\instruction_memory$rdmux[0][8][27]$a$10179 [22] $memory\instruction_memory$rdmux[0][8][27]$a$10179 [19] $memory\instruction_memory$rdmux[0][8][27]$a$10179 [14] $memory\instruction_memory$rdmux[0][8][27]$a$10179 [11:10] $memory\instruction_memory$rdmux[0][8][27]$a$10179 [8] $memory\instruction_memory$rdmux[0][8][27]$a$10179 [6] $memory\instruction_memory$rdmux[0][8][27]$a$10179 [3] $memory\instruction_memory$rdmux[0][8][27]$a$10179 [1:0] } = { $memory\instruction_memory$rdmux[0][8][27]$a$10179 [13] $memory\instruction_memory$rdmux[0][8][27]$a$10179 [13] $memory\instruction_memory$rdmux[0][8][27]$a$10179 [13] $memory\instruction_memory$rdmux[0][8][27]$a$10179 [13] $memory\instruction_memory$rdmux[0][8][27]$a$10179 [5] $memory\instruction_memory$rdmux[0][8][27]$a$10179 [12] $memory\instruction_memory$rdmux[0][8][27]$a$10179 [12] 1'0 $memory\instruction_memory$rdmux[0][8][27]$a$10179 [4] $memory\instruction_memory$rdmux[0][8][27]$a$10179 [4] $memory\instruction_memory$rdmux[0][8][27]$a$10179 [2] $memory\instruction_memory$rdmux[0][8][27]$a$10179 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][55]$11030:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][55]$a$11031, B=$memory\instruction_memory$rdmux[0][9][55]$b$11032, Y=$memory\instruction_memory$rdmux[0][8][27]$b$10180
      New ports: A={ $memory\instruction_memory$rdmux[0][9][55]$a$11031 [13] $memory\instruction_memory$rdmux[0][9][55]$a$11031 [13] $memory\instruction_memory$rdmux[0][9][55]$a$11031 [26] $memory\instruction_memory$rdmux[0][9][55]$a$11031 [11] 1'0 $memory\instruction_memory$rdmux[0][9][55]$a$11031 [18] $memory\instruction_memory$rdmux[0][9][55]$a$11031 [22] $memory\instruction_memory$rdmux[0][9][55]$a$11031 [20] $memory\instruction_memory$rdmux[0][9][55]$a$11031 [18] $memory\instruction_memory$rdmux[0][9][55]$a$11031 [11] 2'00 $memory\instruction_memory$rdmux[0][9][55]$a$11031 [13] $memory\instruction_memory$rdmux[0][9][55]$a$11031 [11] $memory\instruction_memory$rdmux[0][9][55]$a$11031 [11] $memory\instruction_memory$rdmux[0][9][55]$a$11031 [9:8] $memory\instruction_memory$rdmux[0][9][55]$a$11031 [4] $memory\instruction_memory$rdmux[0][9][55]$a$11031 [5] $memory\instruction_memory$rdmux[0][9][55]$a$11031 [5:4] $memory\instruction_memory$rdmux[0][9][55]$a$11031 [2] $memory\instruction_memory$rdmux[0][9][55]$a$11031 [2] }, B={ $memory\instruction_memory$rdmux[0][9][55]$b$11032 [24] $memory\instruction_memory$rdmux[0][9][55]$b$11032 [25:24] $memory\instruction_memory$rdmux[0][9][55]$b$11032 [25:24] $memory\instruction_memory$rdmux[0][9][55]$b$11032 [7] $memory\instruction_memory$rdmux[0][9][55]$b$11032 [7] $memory\instruction_memory$rdmux[0][9][55]$b$11032 [5] 1'1 $memory\instruction_memory$rdmux[0][9][55]$b$11032 [7] $memory\instruction_memory$rdmux[0][9][55]$b$11032 [15] $memory\instruction_memory$rdmux[0][9][55]$b$11032 [2] $memory\instruction_memory$rdmux[0][9][55]$b$11032 [2] $memory\instruction_memory$rdmux[0][9][55]$b$11032 [2] 3'011 $memory\instruction_memory$rdmux[0][9][55]$b$11032 [7] 1'0 $memory\instruction_memory$rdmux[0][9][55]$b$11032 [5] 2'10 $memory\instruction_memory$rdmux[0][9][55]$b$11032 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][27]$b$10180 [29] $memory\instruction_memory$rdmux[0][8][27]$b$10180 [27:22] $memory\instruction_memory$rdmux[0][8][27]$b$10180 [20] $memory\instruction_memory$rdmux[0][8][27]$b$10180 [18] $memory\instruction_memory$rdmux[0][8][27]$b$10180 [16:11] $memory\instruction_memory$rdmux[0][8][27]$b$10180 [9:2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][27]$b$10180 [31:30] $memory\instruction_memory$rdmux[0][8][27]$b$10180 [28] $memory\instruction_memory$rdmux[0][8][27]$b$10180 [21] $memory\instruction_memory$rdmux[0][8][27]$b$10180 [19] $memory\instruction_memory$rdmux[0][8][27]$b$10180 [17] $memory\instruction_memory$rdmux[0][8][27]$b$10180 [10] $memory\instruction_memory$rdmux[0][8][27]$b$10180 [1:0] } = { $memory\instruction_memory$rdmux[0][8][27]$b$10180 [29] $memory\instruction_memory$rdmux[0][8][27]$b$10180 [29] $memory\instruction_memory$rdmux[0][8][27]$b$10180 [27] $memory\instruction_memory$rdmux[0][8][27]$b$10180 [20] $memory\instruction_memory$rdmux[0][8][27]$b$10180 [14] $memory\instruction_memory$rdmux[0][8][27]$b$10180 [16] $memory\instruction_memory$rdmux[0][8][27]$b$10180 [8] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][56]$11033:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][56]$a$11034, B=$memory\instruction_memory$rdmux[0][9][56]$b$11035, Y=$memory\instruction_memory$rdmux[0][8][28]$a$10182
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][9][56]$a$11034 [2] $memory\instruction_memory$rdmux[0][9][56]$a$11034 [2] 3'011 $memory\instruction_memory$rdmux[0][9][56]$a$11034 [15] $memory\instruction_memory$rdmux[0][9][56]$a$11034 [2] $memory\instruction_memory$rdmux[0][9][56]$a$11034 [2] $memory\instruction_memory$rdmux[0][9][56]$a$11034 [9] $memory\instruction_memory$rdmux[0][9][56]$a$11034 [7] $memory\instruction_memory$rdmux[0][9][56]$a$11034 [2] $memory\instruction_memory$rdmux[0][9][56]$a$11034 [4] $memory\instruction_memory$rdmux[0][9][56]$a$11034 [2] }, B={ $memory\instruction_memory$rdmux[0][9][56]$b$11035 [25] $memory\instruction_memory$rdmux[0][9][56]$b$11035 [25] $memory\instruction_memory$rdmux[0][9][56]$b$11035 [23] $memory\instruction_memory$rdmux[0][9][56]$b$11035 [13] $memory\instruction_memory$rdmux[0][9][56]$b$11035 [9] $memory\instruction_memory$rdmux[0][9][56]$b$11035 [4] 1'0 $memory\instruction_memory$rdmux[0][9][56]$b$11035 [13] 1'0 $memory\instruction_memory$rdmux[0][9][56]$b$11035 [9] $memory\instruction_memory$rdmux[0][9][56]$b$11035 [7] $memory\instruction_memory$rdmux[0][9][56]$b$11035 [5:4] $memory\instruction_memory$rdmux[0][9][56]$b$11035 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][28]$a$10182 [26:25] $memory\instruction_memory$rdmux[0][8][28]$a$10182 [23] $memory\instruction_memory$rdmux[0][8][28]$a$10182 [21] $memory\instruction_memory$rdmux[0][8][28]$a$10182 [18] $memory\instruction_memory$rdmux[0][8][28]$a$10182 [16:15] $memory\instruction_memory$rdmux[0][8][28]$a$10182 [13:12] $memory\instruction_memory$rdmux[0][8][28]$a$10182 [9] $memory\instruction_memory$rdmux[0][8][28]$a$10182 [7] $memory\instruction_memory$rdmux[0][8][28]$a$10182 [5:4] $memory\instruction_memory$rdmux[0][8][28]$a$10182 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][28]$a$10182 [31:27] $memory\instruction_memory$rdmux[0][8][28]$a$10182 [24] $memory\instruction_memory$rdmux[0][8][28]$a$10182 [22] $memory\instruction_memory$rdmux[0][8][28]$a$10182 [20:19] $memory\instruction_memory$rdmux[0][8][28]$a$10182 [17] $memory\instruction_memory$rdmux[0][8][28]$a$10182 [14] $memory\instruction_memory$rdmux[0][8][28]$a$10182 [11:10] $memory\instruction_memory$rdmux[0][8][28]$a$10182 [8] $memory\instruction_memory$rdmux[0][8][28]$a$10182 [6] $memory\instruction_memory$rdmux[0][8][28]$a$10182 [3] $memory\instruction_memory$rdmux[0][8][28]$a$10182 [1:0] } = { $memory\instruction_memory$rdmux[0][8][28]$a$10182 [13] $memory\instruction_memory$rdmux[0][8][28]$a$10182 [21] $memory\instruction_memory$rdmux[0][8][28]$a$10182 [13] $memory\instruction_memory$rdmux[0][8][28]$a$10182 [25] $memory\instruction_memory$rdmux[0][8][28]$a$10182 [21] 1'0 $memory\instruction_memory$rdmux[0][8][28]$a$10182 [21] $memory\instruction_memory$rdmux[0][8][28]$a$10182 [13:12] $memory\instruction_memory$rdmux[0][8][28]$a$10182 [15] $memory\instruction_memory$rdmux[0][8][28]$a$10182 [12] 1'0 $memory\instruction_memory$rdmux[0][8][28]$a$10182 [4] $memory\instruction_memory$rdmux[0][8][28]$a$10182 [4] $memory\instruction_memory$rdmux[0][8][28]$a$10182 [2] $memory\instruction_memory$rdmux[0][8][28]$a$10182 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][57]$11036:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][57]$a$11037, B=$memory\instruction_memory$rdmux[0][9][57]$b$11038, Y=$memory\instruction_memory$rdmux[0][8][28]$b$10183
      New ports: A={ $memory\instruction_memory$rdmux[0][9][57]$a$11037 [13] $memory\instruction_memory$rdmux[0][9][57]$a$11037 [25:24] $memory\instruction_memory$rdmux[0][9][57]$a$11037 [4] $memory\instruction_memory$rdmux[0][9][57]$a$11037 [8] $memory\instruction_memory$rdmux[0][9][57]$a$11037 [4] $memory\instruction_memory$rdmux[0][9][57]$a$11037 [4] 1'1 $memory\instruction_memory$rdmux[0][9][57]$a$11037 [4] $memory\instruction_memory$rdmux[0][9][57]$a$11037 [13] 1'0 $memory\instruction_memory$rdmux[0][9][57]$a$11037 [8] 1'1 $memory\instruction_memory$rdmux[0][9][57]$a$11037 [8:7] 1'0 $memory\instruction_memory$rdmux[0][9][57]$a$11037 [5:4] }, B={ $memory\instruction_memory$rdmux[0][9][57]$b$11038 [9] $memory\instruction_memory$rdmux[0][9][57]$b$11038 [4] $memory\instruction_memory$rdmux[0][9][57]$b$11038 [24] $memory\instruction_memory$rdmux[0][9][57]$b$11038 [5] $memory\instruction_memory$rdmux[0][9][57]$b$11038 [18] $memory\instruction_memory$rdmux[0][9][57]$b$11038 [21:20] $memory\instruction_memory$rdmux[0][9][57]$b$11038 [18] $memory\instruction_memory$rdmux[0][9][57]$b$11038 [6] $memory\instruction_memory$rdmux[0][9][57]$b$11038 [13] $memory\instruction_memory$rdmux[0][9][57]$b$11038 [11:8] $memory\instruction_memory$rdmux[0][9][57]$b$11038 [4] $memory\instruction_memory$rdmux[0][9][57]$b$11038 [6:4] }, Y={ $memory\instruction_memory$rdmux[0][8][28]$b$10183 [26:20] $memory\instruction_memory$rdmux[0][8][28]$b$10183 [18] $memory\instruction_memory$rdmux[0][8][28]$b$10183 [16] $memory\instruction_memory$rdmux[0][8][28]$b$10183 [13] $memory\instruction_memory$rdmux[0][8][28]$b$10183 [11:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][28]$b$10183 [31:27] $memory\instruction_memory$rdmux[0][8][28]$b$10183 [19] $memory\instruction_memory$rdmux[0][8][28]$b$10183 [17] $memory\instruction_memory$rdmux[0][8][28]$b$10183 [15:14] $memory\instruction_memory$rdmux[0][8][28]$b$10183 [12] $memory\instruction_memory$rdmux[0][8][28]$b$10183 [3:0] } = { $memory\instruction_memory$rdmux[0][8][28]$b$10183 [13] $memory\instruction_memory$rdmux[0][8][28]$b$10183 [13] $memory\instruction_memory$rdmux[0][8][28]$b$10183 [13] $memory\instruction_memory$rdmux[0][8][28]$b$10183 [13] $memory\instruction_memory$rdmux[0][8][28]$b$10183 [13] 1'0 $memory\instruction_memory$rdmux[0][8][28]$b$10183 [16] $memory\instruction_memory$rdmux[0][8][28]$b$10183 [6] $memory\instruction_memory$rdmux[0][8][28]$b$10183 [6] $memory\instruction_memory$rdmux[0][8][28]$b$10183 [6] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][58]$11039:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][58]$a$11040, B=$memory\instruction_memory$rdmux[0][9][58]$b$11041, Y=$memory\instruction_memory$rdmux[0][8][29]$a$10185
      New ports: A={ $memory\instruction_memory$rdmux[0][9][58]$a$11040 [28] $memory\instruction_memory$rdmux[0][9][58]$a$11040 [9] $memory\instruction_memory$rdmux[0][9][58]$a$11040 [4] $memory\instruction_memory$rdmux[0][9][58]$a$11040 [8] $memory\instruction_memory$rdmux[0][9][58]$a$11040 [23] $memory\instruction_memory$rdmux[0][9][58]$a$11040 [21] $memory\instruction_memory$rdmux[0][9][58]$a$11040 [13] $memory\instruction_memory$rdmux[0][9][58]$a$11040 [15] $memory\instruction_memory$rdmux[0][9][58]$a$11040 [13] $memory\instruction_memory$rdmux[0][9][58]$a$11040 [11] $memory\instruction_memory$rdmux[0][9][58]$a$11040 [9:7] $memory\instruction_memory$rdmux[0][9][58]$a$11040 [5:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][9][58]$b$11041 [13] $memory\instruction_memory$rdmux[0][9][58]$b$11041 [13] $memory\instruction_memory$rdmux[0][9][58]$b$11041 [13] $memory\instruction_memory$rdmux[0][9][58]$b$11041 [2] 2'00 $memory\instruction_memory$rdmux[0][9][58]$b$11041 [18] $memory\instruction_memory$rdmux[0][9][58]$b$11041 [4] $memory\instruction_memory$rdmux[0][9][58]$b$11041 [13] 1'0 $memory\instruction_memory$rdmux[0][9][58]$b$11041 [7] $memory\instruction_memory$rdmux[0][9][58]$b$11041 [7] $memory\instruction_memory$rdmux[0][9][58]$b$11041 [7] $memory\instruction_memory$rdmux[0][9][58]$b$11041 [5:4] $memory\instruction_memory$rdmux[0][9][58]$b$11041 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][29]$a$10185 [28] $memory\instruction_memory$rdmux[0][8][29]$a$10185 [26:23] $memory\instruction_memory$rdmux[0][8][29]$a$10185 [21] $memory\instruction_memory$rdmux[0][8][29]$a$10185 [18] $memory\instruction_memory$rdmux[0][8][29]$a$10185 [15] $memory\instruction_memory$rdmux[0][8][29]$a$10185 [13] $memory\instruction_memory$rdmux[0][8][29]$a$10185 [11] $memory\instruction_memory$rdmux[0][8][29]$a$10185 [9:7] $memory\instruction_memory$rdmux[0][8][29]$a$10185 [5:4] $memory\instruction_memory$rdmux[0][8][29]$a$10185 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][29]$a$10185 [31:29] $memory\instruction_memory$rdmux[0][8][29]$a$10185 [27] $memory\instruction_memory$rdmux[0][8][29]$a$10185 [22] $memory\instruction_memory$rdmux[0][8][29]$a$10185 [20:19] $memory\instruction_memory$rdmux[0][8][29]$a$10185 [17:16] $memory\instruction_memory$rdmux[0][8][29]$a$10185 [14] $memory\instruction_memory$rdmux[0][8][29]$a$10185 [12] $memory\instruction_memory$rdmux[0][8][29]$a$10185 [10] $memory\instruction_memory$rdmux[0][8][29]$a$10185 [6] $memory\instruction_memory$rdmux[0][8][29]$a$10185 [3] $memory\instruction_memory$rdmux[0][8][29]$a$10185 [1:0] } = { $memory\instruction_memory$rdmux[0][8][29]$a$10185 [28] $memory\instruction_memory$rdmux[0][8][29]$a$10185 [28] $memory\instruction_memory$rdmux[0][8][29]$a$10185 [28] $memory\instruction_memory$rdmux[0][8][29]$a$10185 [26] $memory\instruction_memory$rdmux[0][8][29]$a$10185 [21] $memory\instruction_memory$rdmux[0][8][29]$a$10185 [4] 1'0 $memory\instruction_memory$rdmux[0][8][29]$a$10185 [15] $memory\instruction_memory$rdmux[0][8][29]$a$10185 [15] 2'00 $memory\instruction_memory$rdmux[0][8][29]$a$10185 [8] $memory\instruction_memory$rdmux[0][8][29]$a$10185 [2] $memory\instruction_memory$rdmux[0][8][29]$a$10185 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][59]$11042:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][59]$a$11043, B=$memory\instruction_memory$rdmux[0][9][59]$b$11044, Y=$memory\instruction_memory$rdmux[0][8][29]$b$10186
      New ports: A={ $memory\instruction_memory$rdmux[0][9][59]$a$11043 [18] 3'110 $memory\instruction_memory$rdmux[0][9][59]$a$11043 [5] $memory\instruction_memory$rdmux[0][9][59]$a$11043 [21:20] $memory\instruction_memory$rdmux[0][9][59]$a$11043 [18] $memory\instruction_memory$rdmux[0][9][59]$a$11043 [6] $memory\instruction_memory$rdmux[0][9][59]$a$11043 [13] $memory\instruction_memory$rdmux[0][9][59]$a$11043 [6] 1'0 $memory\instruction_memory$rdmux[0][9][59]$a$11043 [9:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][9][59]$b$11044 [9] $memory\instruction_memory$rdmux[0][9][59]$b$11044 [9] 1'0 $memory\instruction_memory$rdmux[0][9][59]$b$11044 [24] $memory\instruction_memory$rdmux[0][9][59]$b$11044 [7] 2'00 $memory\instruction_memory$rdmux[0][9][59]$b$11044 [13] $memory\instruction_memory$rdmux[0][9][59]$b$11044 [15] $memory\instruction_memory$rdmux[0][9][59]$b$11044 [13] 1'0 $memory\instruction_memory$rdmux[0][9][59]$b$11044 [11] $memory\instruction_memory$rdmux[0][9][59]$b$11044 [9] $memory\instruction_memory$rdmux[0][9][59]$b$11044 [7] $memory\instruction_memory$rdmux[0][9][59]$b$11044 [7] $memory\instruction_memory$rdmux[0][9][59]$b$11044 [2] $memory\instruction_memory$rdmux[0][9][59]$b$11044 [5] 1'0 $memory\instruction_memory$rdmux[0][9][59]$b$11044 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][29]$b$10186 [30] $memory\instruction_memory$rdmux[0][8][29]$b$10186 [26:23] $memory\instruction_memory$rdmux[0][8][29]$b$10186 [21:20] $memory\instruction_memory$rdmux[0][8][29]$b$10186 [18] $memory\instruction_memory$rdmux[0][8][29]$b$10186 [15] $memory\instruction_memory$rdmux[0][8][29]$b$10186 [13:11] $memory\instruction_memory$rdmux[0][8][29]$b$10186 [9:4] $memory\instruction_memory$rdmux[0][8][29]$b$10186 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][29]$b$10186 [31] $memory\instruction_memory$rdmux[0][8][29]$b$10186 [29:27] $memory\instruction_memory$rdmux[0][8][29]$b$10186 [22] $memory\instruction_memory$rdmux[0][8][29]$b$10186 [19] $memory\instruction_memory$rdmux[0][8][29]$b$10186 [17:16] $memory\instruction_memory$rdmux[0][8][29]$b$10186 [14] $memory\instruction_memory$rdmux[0][8][29]$b$10186 [10] $memory\instruction_memory$rdmux[0][8][29]$b$10186 [3] $memory\instruction_memory$rdmux[0][8][29]$b$10186 [1:0] } = { $memory\instruction_memory$rdmux[0][8][29]$b$10186 [30] $memory\instruction_memory$rdmux[0][8][29]$b$10186 [26] $memory\instruction_memory$rdmux[0][8][29]$b$10186 [26] $memory\instruction_memory$rdmux[0][8][29]$b$10186 [26] $memory\instruction_memory$rdmux[0][8][29]$b$10186 [21] 1'0 $memory\instruction_memory$rdmux[0][8][29]$b$10186 [15] $memory\instruction_memory$rdmux[0][8][29]$b$10186 [15] $memory\instruction_memory$rdmux[0][8][29]$b$10186 [12] $memory\instruction_memory$rdmux[0][8][29]$b$10186 [9] $memory\instruction_memory$rdmux[0][8][29]$b$10186 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][5]$10880:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][5]$a$10881, B=$memory\instruction_memory$rdmux[0][9][5]$b$10882, Y=$memory\instruction_memory$rdmux[0][8][2]$b$10105
      New ports: A={ $memory\instruction_memory$rdmux[0][9][5]$a$10881 [22] $memory\instruction_memory$rdmux[0][9][5]$a$10881 [22] 1'0 $memory\instruction_memory$rdmux[0][9][5]$a$10881 [22] $memory\instruction_memory$rdmux[0][9][5]$a$10881 [5] $memory\instruction_memory$rdmux[0][9][5]$a$10881 [20] 1'1 $memory\instruction_memory$rdmux[0][9][5]$a$10881 [15] $memory\instruction_memory$rdmux[0][9][5]$a$10881 [13] 1'1 $memory\instruction_memory$rdmux[0][9][5]$a$10881 [7] $memory\instruction_memory$rdmux[0][9][5]$a$10881 [7] $memory\instruction_memory$rdmux[0][9][5]$a$10881 [7] 1'0 $memory\instruction_memory$rdmux[0][9][5]$a$10881 [5:4] }, B={ $memory\instruction_memory$rdmux[0][9][5]$b$10882 [18] $memory\instruction_memory$rdmux[0][9][5]$b$10882 [25] $memory\instruction_memory$rdmux[0][9][5]$b$10882 [4] 1'1 $memory\instruction_memory$rdmux[0][9][5]$b$10882 [21:20] $memory\instruction_memory$rdmux[0][9][5]$b$10882 [18] $memory\instruction_memory$rdmux[0][9][5]$b$10882 [6] $memory\instruction_memory$rdmux[0][9][5]$b$10882 [13] $memory\instruction_memory$rdmux[0][9][5]$b$10882 [8] 1'1 $memory\instruction_memory$rdmux[0][9][5]$b$10882 [8:4] }, Y={ $memory\instruction_memory$rdmux[0][8][2]$b$10105 [27] $memory\instruction_memory$rdmux[0][8][2]$b$10105 [25:24] $memory\instruction_memory$rdmux[0][8][2]$b$10105 [22:20] $memory\instruction_memory$rdmux[0][8][2]$b$10105 [18] $memory\instruction_memory$rdmux[0][8][2]$b$10105 [15] $memory\instruction_memory$rdmux[0][8][2]$b$10105 [13] $memory\instruction_memory$rdmux[0][8][2]$b$10105 [10:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][2]$b$10105 [31:28] $memory\instruction_memory$rdmux[0][8][2]$b$10105 [26] $memory\instruction_memory$rdmux[0][8][2]$b$10105 [23] $memory\instruction_memory$rdmux[0][8][2]$b$10105 [19] $memory\instruction_memory$rdmux[0][8][2]$b$10105 [17:16] $memory\instruction_memory$rdmux[0][8][2]$b$10105 [14] $memory\instruction_memory$rdmux[0][8][2]$b$10105 [12:11] $memory\instruction_memory$rdmux[0][8][2]$b$10105 [3:0] } = { $memory\instruction_memory$rdmux[0][8][2]$b$10105 [27] $memory\instruction_memory$rdmux[0][8][2]$b$10105 [27] $memory\instruction_memory$rdmux[0][8][2]$b$10105 [27] $memory\instruction_memory$rdmux[0][8][2]$b$10105 [27] $memory\instruction_memory$rdmux[0][8][2]$b$10105 [25] $memory\instruction_memory$rdmux[0][8][2]$b$10105 [21] 1'0 $memory\instruction_memory$rdmux[0][8][2]$b$10105 [15] $memory\instruction_memory$rdmux[0][8][2]$b$10105 [15] $memory\instruction_memory$rdmux[0][8][2]$b$10105 [6] $memory\instruction_memory$rdmux[0][8][2]$b$10105 [6] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][60]$11045:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][60]$a$11046, B=$memory\instruction_memory$rdmux[0][9][60]$b$11047, Y=$memory\instruction_memory$rdmux[0][8][30]$a$10188
      New ports: A={ $memory\instruction_memory$rdmux[0][9][60]$a$11046 [13] $memory\instruction_memory$rdmux[0][9][60]$a$11046 [13] $memory\instruction_memory$rdmux[0][9][60]$a$11046 [13] 1'0 $memory\instruction_memory$rdmux[0][9][60]$a$11046 [24] $memory\instruction_memory$rdmux[0][9][60]$a$11046 [13] $memory\instruction_memory$rdmux[0][9][60]$a$11046 [13] $memory\instruction_memory$rdmux[0][9][60]$a$11046 [5] $memory\instruction_memory$rdmux[0][9][60]$a$11046 [20] 1'1 $memory\instruction_memory$rdmux[0][9][60]$a$11046 [4] $memory\instruction_memory$rdmux[0][9][60]$a$11046 [13] $memory\instruction_memory$rdmux[0][9][60]$a$11046 [5] $memory\instruction_memory$rdmux[0][9][60]$a$11046 [8:7] 1'0 $memory\instruction_memory$rdmux[0][9][60]$a$11046 [5:4] }, B={ $memory\instruction_memory$rdmux[0][9][60]$b$11047 [18] $memory\instruction_memory$rdmux[0][9][60]$b$11047 [7] 1'1 $memory\instruction_memory$rdmux[0][9][60]$b$11047 [21] $memory\instruction_memory$rdmux[0][9][60]$b$11047 [24:23] $memory\instruction_memory$rdmux[0][9][60]$b$11047 [21] $memory\instruction_memory$rdmux[0][9][60]$b$11047 [21] $memory\instruction_memory$rdmux[0][9][60]$b$11047 [4] $memory\instruction_memory$rdmux[0][9][60]$b$11047 [18] $memory\instruction_memory$rdmux[0][9][60]$b$11047 [5] $memory\instruction_memory$rdmux[0][9][60]$b$11047 [13] 1'0 $memory\instruction_memory$rdmux[0][9][60]$b$11047 [8:7] $memory\instruction_memory$rdmux[0][9][60]$b$11047 [5] $memory\instruction_memory$rdmux[0][9][60]$b$11047 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][8][30]$a$10188 [30] $memory\instruction_memory$rdmux[0][8][30]$a$10188 [28] $memory\instruction_memory$rdmux[0][8][30]$a$10188 [26:20] $memory\instruction_memory$rdmux[0][8][30]$a$10188 [18] $memory\instruction_memory$rdmux[0][8][30]$a$10188 [15] $memory\instruction_memory$rdmux[0][8][30]$a$10188 [13] $memory\instruction_memory$rdmux[0][8][30]$a$10188 [11] $memory\instruction_memory$rdmux[0][8][30]$a$10188 [8:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][30]$a$10188 [31] $memory\instruction_memory$rdmux[0][8][30]$a$10188 [29] $memory\instruction_memory$rdmux[0][8][30]$a$10188 [27] $memory\instruction_memory$rdmux[0][8][30]$a$10188 [19] $memory\instruction_memory$rdmux[0][8][30]$a$10188 [17:16] $memory\instruction_memory$rdmux[0][8][30]$a$10188 [14] $memory\instruction_memory$rdmux[0][8][30]$a$10188 [12] $memory\instruction_memory$rdmux[0][8][30]$a$10188 [10:9] $memory\instruction_memory$rdmux[0][8][30]$a$10188 [3:0] } = { $memory\instruction_memory$rdmux[0][8][30]$a$10188 [30] $memory\instruction_memory$rdmux[0][8][30]$a$10188 [28] $memory\instruction_memory$rdmux[0][8][30]$a$10188 [26] 1'0 $memory\instruction_memory$rdmux[0][8][30]$a$10188 [15] $memory\instruction_memory$rdmux[0][8][30]$a$10188 [15] $memory\instruction_memory$rdmux[0][8][30]$a$10188 [6] $memory\instruction_memory$rdmux[0][8][30]$a$10188 [6] 6'110011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][61]$11048:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][61]$a$11049, B=$memory\instruction_memory$rdmux[0][9][61]$b$11050, Y=$memory\instruction_memory$rdmux[0][8][30]$b$10189
      New ports: A={ $memory\instruction_memory$rdmux[0][9][61]$a$11049 [3] $memory\instruction_memory$rdmux[0][9][61]$a$11049 [3] $memory\instruction_memory$rdmux[0][9][61]$a$11049 [23] $memory\instruction_memory$rdmux[0][9][61]$a$11049 [16] $memory\instruction_memory$rdmux[0][9][61]$a$11049 [21] $memory\instruction_memory$rdmux[0][9][61]$a$11049 [12] $memory\instruction_memory$rdmux[0][9][61]$a$11049 [16] $memory\instruction_memory$rdmux[0][9][61]$a$11049 [13] $memory\instruction_memory$rdmux[0][9][61]$a$11049 [16] $memory\instruction_memory$rdmux[0][9][61]$a$11049 [13] $memory\instruction_memory$rdmux[0][9][61]$a$11049 [13:12] 1'0 $memory\instruction_memory$rdmux[0][9][61]$a$11049 [4] $memory\instruction_memory$rdmux[0][9][61]$a$11049 [8] $memory\instruction_memory$rdmux[0][9][61]$a$11049 [4] $memory\instruction_memory$rdmux[0][9][61]$a$11049 [5:2] }, B={ $memory\instruction_memory$rdmux[0][9][61]$b$11050 [8] $memory\instruction_memory$rdmux[0][9][61]$b$11050 [23] $memory\instruction_memory$rdmux[0][9][61]$b$11050 [23] 3'111 $memory\instruction_memory$rdmux[0][9][61]$b$11050 [9] $memory\instruction_memory$rdmux[0][9][61]$b$11050 [7] $memory\instruction_memory$rdmux[0][9][61]$b$11050 [16] $memory\instruction_memory$rdmux[0][9][61]$b$11050 [9] $memory\instruction_memory$rdmux[0][9][61]$b$11050 [13:11] $memory\instruction_memory$rdmux[0][9][61]$b$11050 [9:7] 4'0100 }, Y={ $memory\instruction_memory$rdmux[0][8][30]$b$10189 [28] $memory\instruction_memory$rdmux[0][8][30]$b$10189 [25] $memory\instruction_memory$rdmux[0][8][30]$b$10189 [23:20] $memory\instruction_memory$rdmux[0][8][30]$b$10189 [18:15] $memory\instruction_memory$rdmux[0][8][30]$b$10189 [13:11] $memory\instruction_memory$rdmux[0][8][30]$b$10189 [9:7] $memory\instruction_memory$rdmux[0][8][30]$b$10189 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][30]$b$10189 [31:29] $memory\instruction_memory$rdmux[0][8][30]$b$10189 [27:26] $memory\instruction_memory$rdmux[0][8][30]$b$10189 [24] $memory\instruction_memory$rdmux[0][8][30]$b$10189 [19] $memory\instruction_memory$rdmux[0][8][30]$b$10189 [14] $memory\instruction_memory$rdmux[0][8][30]$b$10189 [10] $memory\instruction_memory$rdmux[0][8][30]$b$10189 [6] $memory\instruction_memory$rdmux[0][8][30]$b$10189 [1:0] } = { $memory\instruction_memory$rdmux[0][8][30]$b$10189 [28] $memory\instruction_memory$rdmux[0][8][30]$b$10189 [28] $memory\instruction_memory$rdmux[0][8][30]$b$10189 [28] $memory\instruction_memory$rdmux[0][8][30]$b$10189 [25] $memory\instruction_memory$rdmux[0][8][30]$b$10189 [25] $memory\instruction_memory$rdmux[0][8][30]$b$10189 [20] $memory\instruction_memory$rdmux[0][8][30]$b$10189 [3] $memory\instruction_memory$rdmux[0][8][30]$b$10189 [12] $memory\instruction_memory$rdmux[0][8][30]$b$10189 [9] $memory\instruction_memory$rdmux[0][8][30]$b$10189 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][62]$11051:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][62]$a$11052, B=$memory\instruction_memory$rdmux[0][9][62]$b$11053, Y=$memory\instruction_memory$rdmux[0][8][31]$a$10191
      New ports: A={ $memory\instruction_memory$rdmux[0][9][62]$a$11052 [25] $memory\instruction_memory$rdmux[0][9][62]$a$11052 [25] $memory\instruction_memory$rdmux[0][9][62]$a$11052 [22] $memory\instruction_memory$rdmux[0][9][62]$a$11052 [22] $memory\instruction_memory$rdmux[0][9][62]$a$11052 [9] $memory\instruction_memory$rdmux[0][9][62]$a$11052 [13] $memory\instruction_memory$rdmux[0][9][62]$a$11052 [16] $memory\instruction_memory$rdmux[0][9][62]$a$11052 [5] $memory\instruction_memory$rdmux[0][9][62]$a$11052 [13] 1'1 $memory\instruction_memory$rdmux[0][9][62]$a$11052 [11] $memory\instruction_memory$rdmux[0][9][62]$a$11052 [9] $memory\instruction_memory$rdmux[0][9][62]$a$11052 [9:8] $memory\instruction_memory$rdmux[0][9][62]$a$11052 [5] 1'0 $memory\instruction_memory$rdmux[0][9][62]$a$11052 [5] 1'1 }, B={ $memory\instruction_memory$rdmux[0][9][62]$b$11053 [26] 1'0 $memory\instruction_memory$rdmux[0][9][62]$b$11053 [24] $memory\instruction_memory$rdmux[0][9][62]$b$11053 [4] $memory\instruction_memory$rdmux[0][9][62]$b$11053 [4] $memory\instruction_memory$rdmux[0][9][62]$b$11053 [5:4] $memory\instruction_memory$rdmux[0][9][62]$b$11053 [15] 1'0 $memory\instruction_memory$rdmux[0][9][62]$b$11053 [12:11] 1'1 $memory\instruction_memory$rdmux[0][9][62]$b$11053 [9] $memory\instruction_memory$rdmux[0][9][62]$b$11053 [4] $memory\instruction_memory$rdmux[0][9][62]$b$11053 [4] $memory\instruction_memory$rdmux[0][9][62]$b$11053 [5] $memory\instruction_memory$rdmux[0][9][62]$b$11053 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][8][31]$a$10191 [26:24] $memory\instruction_memory$rdmux[0][8][31]$a$10191 [22] $memory\instruction_memory$rdmux[0][8][31]$a$10191 [20] $memory\instruction_memory$rdmux[0][8][31]$a$10191 [17:15] $memory\instruction_memory$rdmux[0][8][31]$a$10191 [13:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][31]$a$10191 [31:27] $memory\instruction_memory$rdmux[0][8][31]$a$10191 [23] $memory\instruction_memory$rdmux[0][8][31]$a$10191 [21] $memory\instruction_memory$rdmux[0][8][31]$a$10191 [19:18] $memory\instruction_memory$rdmux[0][8][31]$a$10191 [14] $memory\instruction_memory$rdmux[0][8][31]$a$10191 [3:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][8][31]$a$10191 [25] $memory\instruction_memory$rdmux[0][8][31]$a$10191 [4] $memory\instruction_memory$rdmux[0][8][31]$a$10191 [4] 2'01 $memory\instruction_memory$rdmux[0][8][31]$a$10191 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][63]$11054:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][63]$a$11055, B=$memory\instruction_memory$rdmux[0][9][63]$b$11056, Y=$memory\instruction_memory$rdmux[0][8][31]$b$10192
      New ports: A={ $memory\instruction_memory$rdmux[0][9][63]$a$11055 [5] 1'0 $memory\instruction_memory$rdmux[0][9][63]$a$11055 [19] $memory\instruction_memory$rdmux[0][9][63]$a$11055 [17:15] $memory\instruction_memory$rdmux[0][9][63]$a$11055 [5] 1'0 $memory\instruction_memory$rdmux[0][9][63]$a$11055 [4] $memory\instruction_memory$rdmux[0][9][63]$a$11055 [9] 1'0 $memory\instruction_memory$rdmux[0][9][63]$a$11055 [5:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][9][63]$b$11056 [7] $memory\instruction_memory$rdmux[0][9][63]$b$11056 [4] 1'0 $memory\instruction_memory$rdmux[0][9][63]$b$11056 [7] $memory\instruction_memory$rdmux[0][9][63]$b$11056 [11] $memory\instruction_memory$rdmux[0][9][63]$b$11056 [5] $memory\instruction_memory$rdmux[0][9][63]$b$11056 [11] $memory\instruction_memory$rdmux[0][9][63]$b$11056 [11:9] $memory\instruction_memory$rdmux[0][9][63]$b$11056 [7] $memory\instruction_memory$rdmux[0][9][63]$b$11056 [5:4] $memory\instruction_memory$rdmux[0][9][63]$b$11056 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][31]$b$10192 [25] $memory\instruction_memory$rdmux[0][8][31]$b$10192 [21] $memory\instruction_memory$rdmux[0][8][31]$b$10192 [19] $memory\instruction_memory$rdmux[0][8][31]$b$10192 [17:15] $memory\instruction_memory$rdmux[0][8][31]$b$10192 [12:9] $memory\instruction_memory$rdmux[0][8][31]$b$10192 [7] $memory\instruction_memory$rdmux[0][8][31]$b$10192 [5:4] $memory\instruction_memory$rdmux[0][8][31]$b$10192 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][31]$b$10192 [31:26] $memory\instruction_memory$rdmux[0][8][31]$b$10192 [24:22] $memory\instruction_memory$rdmux[0][8][31]$b$10192 [20] $memory\instruction_memory$rdmux[0][8][31]$b$10192 [18] $memory\instruction_memory$rdmux[0][8][31]$b$10192 [14:13] $memory\instruction_memory$rdmux[0][8][31]$b$10192 [8] $memory\instruction_memory$rdmux[0][8][31]$b$10192 [6] $memory\instruction_memory$rdmux[0][8][31]$b$10192 [3] $memory\instruction_memory$rdmux[0][8][31]$b$10192 [1:0] } = { $memory\instruction_memory$rdmux[0][8][31]$b$10192 [7] $memory\instruction_memory$rdmux[0][8][31]$b$10192 [7] $memory\instruction_memory$rdmux[0][8][31]$b$10192 [7] $memory\instruction_memory$rdmux[0][8][31]$b$10192 [7] $memory\instruction_memory$rdmux[0][8][31]$b$10192 [7] $memory\instruction_memory$rdmux[0][8][31]$b$10192 [7] 4'0000 $memory\instruction_memory$rdmux[0][8][31]$b$10192 [17] 2'00 $memory\instruction_memory$rdmux[0][8][31]$b$10192 [4] $memory\instruction_memory$rdmux[0][8][31]$b$10192 [5] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][64]$11057:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][64]$a$11058, B=$memory\instruction_memory$rdmux[0][9][64]$b$11059, Y=$memory\instruction_memory$rdmux[0][8][32]$a$10194
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][9][64]$a$11058 [26] $memory\instruction_memory$rdmux[0][9][64]$a$11058 [23] $memory\instruction_memory$rdmux[0][9][64]$a$11058 [23] 1'0 $memory\instruction_memory$rdmux[0][9][64]$a$11058 [16] $memory\instruction_memory$rdmux[0][9][64]$a$11058 [20] $memory\instruction_memory$rdmux[0][9][64]$a$11058 [16] $memory\instruction_memory$rdmux[0][9][64]$a$11058 [9] $memory\instruction_memory$rdmux[0][9][64]$a$11058 [10:9] 1'0 $memory\instruction_memory$rdmux[0][9][64]$a$11058 [5:4] $memory\instruction_memory$rdmux[0][9][64]$a$11058 [2] $memory\instruction_memory$rdmux[0][9][64]$a$11058 [2] }, B={ $memory\instruction_memory$rdmux[0][9][64]$b$11059 [25] $memory\instruction_memory$rdmux[0][9][64]$b$11059 [25] $memory\instruction_memory$rdmux[0][9][64]$b$11059 [25] $memory\instruction_memory$rdmux[0][9][64]$b$11059 [20] $memory\instruction_memory$rdmux[0][9][64]$b$11059 [20] $memory\instruction_memory$rdmux[0][9][64]$b$11059 [4] $memory\instruction_memory$rdmux[0][9][64]$b$11059 [20] $memory\instruction_memory$rdmux[0][9][64]$b$11059 [7] $memory\instruction_memory$rdmux[0][9][64]$b$11059 [2] $memory\instruction_memory$rdmux[0][9][64]$b$11059 [4] 1'0 $memory\instruction_memory$rdmux[0][9][64]$b$11059 [7] $memory\instruction_memory$rdmux[0][9][64]$b$11059 [5:4] 1'0 $memory\instruction_memory$rdmux[0][9][64]$b$11059 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][32]$a$10194 [27:25] $memory\instruction_memory$rdmux[0][8][32]$a$10194 [23:20] $memory\instruction_memory$rdmux[0][8][32]$a$10194 [16:15] $memory\instruction_memory$rdmux[0][8][32]$a$10194 [10:9] $memory\instruction_memory$rdmux[0][8][32]$a$10194 [7] $memory\instruction_memory$rdmux[0][8][32]$a$10194 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][32]$a$10194 [31:28] $memory\instruction_memory$rdmux[0][8][32]$a$10194 [24] $memory\instruction_memory$rdmux[0][8][32]$a$10194 [19:17] $memory\instruction_memory$rdmux[0][8][32]$a$10194 [14:11] $memory\instruction_memory$rdmux[0][8][32]$a$10194 [8] $memory\instruction_memory$rdmux[0][8][32]$a$10194 [6] $memory\instruction_memory$rdmux[0][8][32]$a$10194 [1:0] } = { $memory\instruction_memory$rdmux[0][8][32]$a$10194 [27] $memory\instruction_memory$rdmux[0][8][32]$a$10194 [27] $memory\instruction_memory$rdmux[0][8][32]$a$10194 [27] $memory\instruction_memory$rdmux[0][8][32]$a$10194 [27] $memory\instruction_memory$rdmux[0][8][32]$a$10194 [22] $memory\instruction_memory$rdmux[0][8][32]$a$10194 [9] $memory\instruction_memory$rdmux[0][8][32]$a$10194 [16] $memory\instruction_memory$rdmux[0][8][32]$a$10194 [16] 4'0000 $memory\instruction_memory$rdmux[0][8][32]$a$10194 [4] $memory\instruction_memory$rdmux[0][8][32]$a$10194 [5] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][65]$11060:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][65]$a$11061, B=$memory\instruction_memory$rdmux[0][9][65]$b$11062, Y=$memory\instruction_memory$rdmux[0][8][32]$b$10195
      New ports: A={ $memory\instruction_memory$rdmux[0][9][65]$a$11061 [15] $memory\instruction_memory$rdmux[0][9][65]$a$11061 [25] $memory\instruction_memory$rdmux[0][9][65]$a$11061 [11] $memory\instruction_memory$rdmux[0][9][65]$a$11061 [11] 1'0 $memory\instruction_memory$rdmux[0][9][65]$a$11061 [11] $memory\instruction_memory$rdmux[0][9][65]$a$11061 [9] $memory\instruction_memory$rdmux[0][9][65]$a$11061 [17] $memory\instruction_memory$rdmux[0][9][65]$a$11061 [7] $memory\instruction_memory$rdmux[0][9][65]$a$11061 [15] 2'00 $memory\instruction_memory$rdmux[0][9][65]$a$11061 [12:9] $memory\instruction_memory$rdmux[0][9][65]$a$11061 [7] }, B={ $memory\instruction_memory$rdmux[0][9][65]$b$11062 [7] 1'0 $memory\instruction_memory$rdmux[0][9][65]$b$11062 [23:22] $memory\instruction_memory$rdmux[0][9][65]$b$11062 [9] $memory\instruction_memory$rdmux[0][9][65]$b$11062 [7] 2'01 $memory\instruction_memory$rdmux[0][9][65]$b$11062 [16:13] $memory\instruction_memory$rdmux[0][9][65]$b$11062 [9] 1'1 $memory\instruction_memory$rdmux[0][9][65]$b$11062 [10:9] $memory\instruction_memory$rdmux[0][9][65]$b$11062 [7] }, Y={ $memory\instruction_memory$rdmux[0][8][32]$b$10195 [26:25] $memory\instruction_memory$rdmux[0][8][32]$b$10195 [23:19] $memory\instruction_memory$rdmux[0][8][32]$b$10195 [17:9] $memory\instruction_memory$rdmux[0][8][32]$b$10195 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][8][32]$b$10195 [31:27] $memory\instruction_memory$rdmux[0][8][32]$b$10195 [24] $memory\instruction_memory$rdmux[0][8][32]$b$10195 [18] $memory\instruction_memory$rdmux[0][8][32]$b$10195 [8] $memory\instruction_memory$rdmux[0][8][32]$b$10195 [6:0] } = { $memory\instruction_memory$rdmux[0][8][32]$b$10195 [7] $memory\instruction_memory$rdmux[0][8][32]$b$10195 [7] $memory\instruction_memory$rdmux[0][8][32]$b$10195 [7] $memory\instruction_memory$rdmux[0][8][32]$b$10195 [7] $memory\instruction_memory$rdmux[0][8][32]$b$10195 [7] $memory\instruction_memory$rdmux[0][8][32]$b$10195 [13] $memory\instruction_memory$rdmux[0][8][32]$b$10195 [17] 8'01100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][66]$11063:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][66]$a$11064, B=$memory\instruction_memory$rdmux[0][9][66]$b$11065, Y=$memory\instruction_memory$rdmux[0][8][33]$a$10197
      New ports: A={ $memory\instruction_memory$rdmux[0][9][66]$a$11064 [13] $memory\instruction_memory$rdmux[0][9][66]$a$11064 [2] $memory\instruction_memory$rdmux[0][9][66]$a$11064 [7] $memory\instruction_memory$rdmux[0][9][66]$a$11064 [13] $memory\instruction_memory$rdmux[0][9][66]$a$11064 [16] $memory\instruction_memory$rdmux[0][9][66]$a$11064 [16] $memory\instruction_memory$rdmux[0][9][66]$a$11064 [13] $memory\instruction_memory$rdmux[0][9][66]$a$11064 [13] $memory\instruction_memory$rdmux[0][9][66]$a$11064 [5] 1'0 $memory\instruction_memory$rdmux[0][9][66]$a$11064 [10:9] $memory\instruction_memory$rdmux[0][9][66]$a$11064 [7] $memory\instruction_memory$rdmux[0][9][66]$a$11064 [5:4] $memory\instruction_memory$rdmux[0][9][66]$a$11064 [2] $memory\instruction_memory$rdmux[0][9][66]$a$11064 [2] }, B={ $memory\instruction_memory$rdmux[0][9][66]$b$11065 [7] $memory\instruction_memory$rdmux[0][9][66]$b$11065 [7] 1'0 $memory\instruction_memory$rdmux[0][9][66]$b$11065 [4] $memory\instruction_memory$rdmux[0][9][66]$b$11065 [11] $memory\instruction_memory$rdmux[0][9][66]$b$11065 [7] $memory\instruction_memory$rdmux[0][9][66]$b$11065 [5] 2'00 $memory\instruction_memory$rdmux[0][9][66]$b$11065 [11] $memory\instruction_memory$rdmux[0][9][66]$b$11065 [4] $memory\instruction_memory$rdmux[0][9][66]$b$11065 [7] $memory\instruction_memory$rdmux[0][9][66]$b$11065 [7] $memory\instruction_memory$rdmux[0][9][66]$b$11065 [5:4] 1'0 $memory\instruction_memory$rdmux[0][9][66]$b$11065 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][33]$a$10197 [27:26] $memory\instruction_memory$rdmux[0][8][33]$a$10197 [21:20] $memory\instruction_memory$rdmux[0][8][33]$a$10197 [17:15] $memory\instruction_memory$rdmux[0][8][33]$a$10197 [13:9] $memory\instruction_memory$rdmux[0][8][33]$a$10197 [7] $memory\instruction_memory$rdmux[0][8][33]$a$10197 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][33]$a$10197 [31:28] $memory\instruction_memory$rdmux[0][8][33]$a$10197 [25:22] $memory\instruction_memory$rdmux[0][8][33]$a$10197 [19:18] $memory\instruction_memory$rdmux[0][8][33]$a$10197 [14] $memory\instruction_memory$rdmux[0][8][33]$a$10197 [8] $memory\instruction_memory$rdmux[0][8][33]$a$10197 [6] $memory\instruction_memory$rdmux[0][8][33]$a$10197 [1:0] } = { $memory\instruction_memory$rdmux[0][8][33]$a$10197 [27] $memory\instruction_memory$rdmux[0][8][33]$a$10197 [27] $memory\instruction_memory$rdmux[0][8][33]$a$10197 [27] $memory\instruction_memory$rdmux[0][8][33]$a$10197 [27] $memory\instruction_memory$rdmux[0][8][33]$a$10197 [21] 1'0 $memory\instruction_memory$rdmux[0][8][33]$a$10197 [13] $memory\instruction_memory$rdmux[0][8][33]$a$10197 [21] $memory\instruction_memory$rdmux[0][8][33]$a$10197 [13] $memory\instruction_memory$rdmux[0][8][33]$a$10197 [16] $memory\instruction_memory$rdmux[0][8][33]$a$10197 [13] $memory\instruction_memory$rdmux[0][8][33]$a$10197 [4] $memory\instruction_memory$rdmux[0][8][33]$a$10197 [5] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][67]$11066:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][67]$a$11067, B=$memory\instruction_memory$rdmux[0][9][67]$b$11068, Y=$memory\instruction_memory$rdmux[0][8][33]$b$10198
      New ports: A={ $memory\instruction_memory$rdmux[0][9][67]$a$11067 [3] 1'0 $memory\instruction_memory$rdmux[0][9][67]$a$11067 [3] $memory\instruction_memory$rdmux[0][9][67]$a$11067 [3] $memory\instruction_memory$rdmux[0][9][67]$a$11067 [3] $memory\instruction_memory$rdmux[0][9][67]$a$11067 [3] $memory\instruction_memory$rdmux[0][9][67]$a$11067 [3] 1'0 $memory\instruction_memory$rdmux[0][9][67]$a$11067 [4] $memory\instruction_memory$rdmux[0][9][67]$a$11067 [2] $memory\instruction_memory$rdmux[0][9][67]$a$11067 [4:2] }, B={ $memory\instruction_memory$rdmux[0][9][67]$b$11068 [7] $memory\instruction_memory$rdmux[0][9][67]$b$11068 [17] $memory\instruction_memory$rdmux[0][9][67]$b$11068 [23] $memory\instruction_memory$rdmux[0][9][67]$b$11068 [8] $memory\instruction_memory$rdmux[0][9][67]$b$11068 [17] $memory\instruction_memory$rdmux[0][9][67]$b$11068 [13:12] $memory\instruction_memory$rdmux[0][9][67]$b$11068 [8:7] 3'010 $memory\instruction_memory$rdmux[0][9][67]$b$11068 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][33]$b$10198 [28] $memory\instruction_memory$rdmux[0][8][33]$b$10198 [25] $memory\instruction_memory$rdmux[0][8][33]$b$10198 [23] $memory\instruction_memory$rdmux[0][8][33]$b$10198 [18:17] $memory\instruction_memory$rdmux[0][8][33]$b$10198 [13:12] $memory\instruction_memory$rdmux[0][8][33]$b$10198 [8:6] $memory\instruction_memory$rdmux[0][8][33]$b$10198 [4:2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][33]$b$10198 [31:29] $memory\instruction_memory$rdmux[0][8][33]$b$10198 [27:26] $memory\instruction_memory$rdmux[0][8][33]$b$10198 [24] $memory\instruction_memory$rdmux[0][8][33]$b$10198 [22:19] $memory\instruction_memory$rdmux[0][8][33]$b$10198 [16:14] $memory\instruction_memory$rdmux[0][8][33]$b$10198 [11:9] $memory\instruction_memory$rdmux[0][8][33]$b$10198 [5] $memory\instruction_memory$rdmux[0][8][33]$b$10198 [1:0] } = { $memory\instruction_memory$rdmux[0][8][33]$b$10198 [28] $memory\instruction_memory$rdmux[0][8][33]$b$10198 [28] $memory\instruction_memory$rdmux[0][8][33]$b$10198 [28] $memory\instruction_memory$rdmux[0][8][33]$b$10198 [17] $memory\instruction_memory$rdmux[0][8][33]$b$10198 [17] $memory\instruction_memory$rdmux[0][8][33]$b$10198 [8] $memory\instruction_memory$rdmux[0][8][33]$b$10198 [18] $memory\instruction_memory$rdmux[0][8][33]$b$10198 [8] $memory\instruction_memory$rdmux[0][8][33]$b$10198 [18] $memory\instruction_memory$rdmux[0][8][33]$b$10198 [3] $memory\instruction_memory$rdmux[0][8][33]$b$10198 [12] $memory\instruction_memory$rdmux[0][8][33]$b$10198 [6] $memory\instruction_memory$rdmux[0][8][33]$b$10198 [12] 1'0 $memory\instruction_memory$rdmux[0][8][33]$b$10198 [4] $memory\instruction_memory$rdmux[0][8][33]$b$10198 [4] $memory\instruction_memory$rdmux[0][8][33]$b$10198 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][68]$11069:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][68]$a$11070, B=$memory\instruction_memory$rdmux[0][9][68]$b$11071, Y=$memory\instruction_memory$rdmux[0][8][34]$a$10200
      New ports: A={ 3'000 $memory\instruction_memory$rdmux[0][9][68]$a$11070 [25] $memory\instruction_memory$rdmux[0][9][68]$a$11070 [8] 1'1 $memory\instruction_memory$rdmux[0][9][68]$a$11070 [22] 1'1 $memory\instruction_memory$rdmux[0][9][68]$a$11070 [20] $memory\instruction_memory$rdmux[0][9][68]$a$11070 [17] $memory\instruction_memory$rdmux[0][9][68]$a$11070 [9] $memory\instruction_memory$rdmux[0][9][68]$a$11070 [5] $memory\instruction_memory$rdmux[0][9][68]$a$11070 [9:8] $memory\instruction_memory$rdmux[0][9][68]$a$11070 [4] $memory\instruction_memory$rdmux[0][9][68]$a$11070 [6:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][9][68]$b$11071 [31] $memory\instruction_memory$rdmux[0][9][68]$b$11071 [25] $memory\instruction_memory$rdmux[0][9][68]$b$11071 [20] $memory\instruction_memory$rdmux[0][9][68]$b$11071 [25] $memory\instruction_memory$rdmux[0][9][68]$b$11071 [20] $memory\instruction_memory$rdmux[0][9][68]$b$11071 [22] $memory\instruction_memory$rdmux[0][9][68]$b$11071 [22] $memory\instruction_memory$rdmux[0][9][68]$b$11071 [14] $memory\instruction_memory$rdmux[0][9][68]$b$11071 [20] 1'0 $memory\instruction_memory$rdmux[0][9][68]$b$11071 [14] $memory\instruction_memory$rdmux[0][9][68]$b$11071 [6] $memory\instruction_memory$rdmux[0][9][68]$b$11071 [6] $memory\instruction_memory$rdmux[0][9][68]$b$11071 [4] $memory\instruction_memory$rdmux[0][9][68]$b$11071 [7:4] $memory\instruction_memory$rdmux[0][9][68]$b$11071 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][34]$a$10200 [31] $memory\instruction_memory$rdmux[0][8][34]$a$10200 [28:27] $memory\instruction_memory$rdmux[0][8][34]$a$10200 [25:20] $memory\instruction_memory$rdmux[0][8][34]$a$10200 [17] $memory\instruction_memory$rdmux[0][8][34]$a$10200 [14:13] $memory\instruction_memory$rdmux[0][8][34]$a$10200 [9:4] $memory\instruction_memory$rdmux[0][8][34]$a$10200 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][34]$a$10200 [30:29] $memory\instruction_memory$rdmux[0][8][34]$a$10200 [26] $memory\instruction_memory$rdmux[0][8][34]$a$10200 [19:18] $memory\instruction_memory$rdmux[0][8][34]$a$10200 [16:15] $memory\instruction_memory$rdmux[0][8][34]$a$10200 [12:10] $memory\instruction_memory$rdmux[0][8][34]$a$10200 [3] $memory\instruction_memory$rdmux[0][8][34]$a$10200 [1:0] } = { $memory\instruction_memory$rdmux[0][8][34]$a$10200 [28] $memory\instruction_memory$rdmux[0][8][34]$a$10200 [28] $memory\instruction_memory$rdmux[0][8][34]$a$10200 [25] 1'0 $memory\instruction_memory$rdmux[0][8][34]$a$10200 [14] $memory\instruction_memory$rdmux[0][8][34]$a$10200 [14:13] $memory\instruction_memory$rdmux[0][8][34]$a$10200 [9] $memory\instruction_memory$rdmux[0][8][34]$a$10200 [6] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][69]$11072:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][69]$a$11073, B=$memory\instruction_memory$rdmux[0][9][69]$b$11074, Y=$memory\instruction_memory$rdmux[0][8][34]$b$10201
      New ports: A={ 3'000 $memory\instruction_memory$rdmux[0][9][69]$a$11073 [16] 1'0 $memory\instruction_memory$rdmux[0][9][69]$a$11073 [16] $memory\instruction_memory$rdmux[0][9][69]$a$11073 [16] $memory\instruction_memory$rdmux[0][9][69]$a$11073 [16] 3'000 $memory\instruction_memory$rdmux[0][9][69]$a$11073 [4] 1'0 $memory\instruction_memory$rdmux[0][9][69]$a$11073 [2] $memory\instruction_memory$rdmux[0][9][69]$a$11073 [5:4] $memory\instruction_memory$rdmux[0][9][69]$a$11073 [2] }, B={ $memory\instruction_memory$rdmux[0][9][69]$b$11074 [6] $memory\instruction_memory$rdmux[0][9][69]$b$11074 [24] 1'1 $memory\instruction_memory$rdmux[0][9][69]$b$11074 [21] $memory\instruction_memory$rdmux[0][9][69]$b$11074 [8] $memory\instruction_memory$rdmux[0][9][69]$b$11074 [5] $memory\instruction_memory$rdmux[0][9][69]$b$11074 [13] $memory\instruction_memory$rdmux[0][9][69]$b$11074 [6:5] $memory\instruction_memory$rdmux[0][9][69]$b$11074 [13] $memory\instruction_memory$rdmux[0][9][69]$b$11074 [9:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][8][34]$b$10201 [25:24] $memory\instruction_memory$rdmux[0][8][34]$b$10201 [22:20] $memory\instruction_memory$rdmux[0][8][34]$b$10201 [18:16] $memory\instruction_memory$rdmux[0][8][34]$b$10201 [14:13] $memory\instruction_memory$rdmux[0][8][34]$b$10201 [9:4] $memory\instruction_memory$rdmux[0][8][34]$b$10201 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][34]$b$10201 [31:26] $memory\instruction_memory$rdmux[0][8][34]$b$10201 [23] $memory\instruction_memory$rdmux[0][8][34]$b$10201 [19] $memory\instruction_memory$rdmux[0][8][34]$b$10201 [15] $memory\instruction_memory$rdmux[0][8][34]$b$10201 [12:10] $memory\instruction_memory$rdmux[0][8][34]$b$10201 [3] $memory\instruction_memory$rdmux[0][8][34]$b$10201 [1:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][8][34]$b$10201 [24] 1'0 $memory\instruction_memory$rdmux[0][8][34]$b$10201 [18] 1'0 $memory\instruction_memory$rdmux[0][8][34]$b$10201 [5] 2'00 $memory\instruction_memory$rdmux[0][8][34]$b$10201 [4] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][6]$10883:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][6]$a$10884, B=$memory\instruction_memory$rdmux[0][9][6]$b$10885, Y=$memory\instruction_memory$rdmux[0][8][3]$a$10107
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][9][6]$a$10884 [22] $memory\instruction_memory$rdmux[0][9][6]$a$10884 [5] $memory\instruction_memory$rdmux[0][9][6]$a$10884 [13] 1'0 $memory\instruction_memory$rdmux[0][9][6]$a$10884 [8:7] $memory\instruction_memory$rdmux[0][9][6]$a$10884 [5:4] }, B={ $memory\instruction_memory$rdmux[0][9][6]$b$10885 [13] $memory\instruction_memory$rdmux[0][9][6]$b$10885 [22] $memory\instruction_memory$rdmux[0][9][6]$b$10885 [4] $memory\instruction_memory$rdmux[0][9][6]$b$10885 [13:12] 1'1 $memory\instruction_memory$rdmux[0][9][6]$b$10885 [7] $memory\instruction_memory$rdmux[0][9][6]$b$10885 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][8][3]$a$10107 [30] $memory\instruction_memory$rdmux[0][8][3]$a$10107 [22] $memory\instruction_memory$rdmux[0][8][3]$a$10107 [20] $memory\instruction_memory$rdmux[0][8][3]$a$10107 [13:12] $memory\instruction_memory$rdmux[0][8][3]$a$10107 [8:7] $memory\instruction_memory$rdmux[0][8][3]$a$10107 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][3]$a$10107 [31] $memory\instruction_memory$rdmux[0][8][3]$a$10107 [29:23] $memory\instruction_memory$rdmux[0][8][3]$a$10107 [21] $memory\instruction_memory$rdmux[0][8][3]$a$10107 [19:14] $memory\instruction_memory$rdmux[0][8][3]$a$10107 [11:9] $memory\instruction_memory$rdmux[0][8][3]$a$10107 [6] $memory\instruction_memory$rdmux[0][8][3]$a$10107 [3:0] } = { $memory\instruction_memory$rdmux[0][8][3]$a$10107 [13] $memory\instruction_memory$rdmux[0][8][3]$a$10107 [13] $memory\instruction_memory$rdmux[0][8][3]$a$10107 [13] $memory\instruction_memory$rdmux[0][8][3]$a$10107 [13] $memory\instruction_memory$rdmux[0][8][3]$a$10107 [13] $memory\instruction_memory$rdmux[0][8][3]$a$10107 [13:12] 1'1 $memory\instruction_memory$rdmux[0][8][3]$a$10107 [20] 2'01 $memory\instruction_memory$rdmux[0][8][3]$a$10107 [4] $memory\instruction_memory$rdmux[0][8][3]$a$10107 [4] $memory\instruction_memory$rdmux[0][8][3]$a$10107 [12] $memory\instruction_memory$rdmux[0][8][3]$a$10107 [12] 1'0 $memory\instruction_memory$rdmux[0][8][3]$a$10107 [8] $memory\instruction_memory$rdmux[0][8][3]$a$10107 [8] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][70]$11075:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][70]$a$11076, B=$memory\instruction_memory$rdmux[0][9][70]$b$11077, Y=$memory\instruction_memory$rdmux[0][8][35]$a$10203
      New ports: A={ $memory\instruction_memory$rdmux[0][9][70]$a$11076 [30] $memory\instruction_memory$rdmux[0][9][70]$a$11076 [6] $memory\instruction_memory$rdmux[0][9][70]$a$11076 [4] $memory\instruction_memory$rdmux[0][9][70]$a$11076 [4] $memory\instruction_memory$rdmux[0][9][70]$a$11076 [17] $memory\instruction_memory$rdmux[0][9][70]$a$11076 [6] $memory\instruction_memory$rdmux[0][9][70]$a$11076 [12] $memory\instruction_memory$rdmux[0][9][70]$a$11076 [14] $memory\instruction_memory$rdmux[0][9][70]$a$11076 [12] $memory\instruction_memory$rdmux[0][9][70]$a$11076 [9] $memory\instruction_memory$rdmux[0][9][70]$a$11076 [6] $memory\instruction_memory$rdmux[0][9][70]$a$11076 [6] 1'1 $memory\instruction_memory$rdmux[0][9][70]$a$11076 [4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][9][70]$b$11077 [25] $memory\instruction_memory$rdmux[0][9][70]$b$11077 [25] $memory\instruction_memory$rdmux[0][9][70]$b$11077 [12] $memory\instruction_memory$rdmux[0][9][70]$b$11077 [9] $memory\instruction_memory$rdmux[0][9][70]$b$11077 [4] $memory\instruction_memory$rdmux[0][9][70]$b$11077 [16] $memory\instruction_memory$rdmux[0][9][70]$b$11077 [5] 1'0 $memory\instruction_memory$rdmux[0][9][70]$b$11077 [12] $memory\instruction_memory$rdmux[0][9][70]$b$11077 [9] 1'0 $memory\instruction_memory$rdmux[0][9][70]$b$11077 [2] $memory\instruction_memory$rdmux[0][9][70]$b$11077 [5:4] $memory\instruction_memory$rdmux[0][9][70]$b$11077 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][35]$a$10203 [30] $memory\instruction_memory$rdmux[0][8][35]$a$10203 [25] $memory\instruction_memory$rdmux[0][8][35]$a$10203 [22:21] $memory\instruction_memory$rdmux[0][8][35]$a$10203 [17:14] $memory\instruction_memory$rdmux[0][8][35]$a$10203 [12] $memory\instruction_memory$rdmux[0][8][35]$a$10203 [9] $memory\instruction_memory$rdmux[0][8][35]$a$10203 [7:4] $memory\instruction_memory$rdmux[0][8][35]$a$10203 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][35]$a$10203 [31] $memory\instruction_memory$rdmux[0][8][35]$a$10203 [29:26] $memory\instruction_memory$rdmux[0][8][35]$a$10203 [24:23] $memory\instruction_memory$rdmux[0][8][35]$a$10203 [20:18] $memory\instruction_memory$rdmux[0][8][35]$a$10203 [13] $memory\instruction_memory$rdmux[0][8][35]$a$10203 [11:10] $memory\instruction_memory$rdmux[0][8][35]$a$10203 [8] $memory\instruction_memory$rdmux[0][8][35]$a$10203 [3] $memory\instruction_memory$rdmux[0][8][35]$a$10203 [1:0] } = { $memory\instruction_memory$rdmux[0][8][35]$a$10203 [25] $memory\instruction_memory$rdmux[0][8][35]$a$10203 [25] $memory\instruction_memory$rdmux[0][8][35]$a$10203 [25] $memory\instruction_memory$rdmux[0][8][35]$a$10203 [7] $memory\instruction_memory$rdmux[0][8][35]$a$10203 [25] 1'0 $memory\instruction_memory$rdmux[0][8][35]$a$10203 [21] 2'00 $memory\instruction_memory$rdmux[0][8][35]$a$10203 [17] 2'00 $memory\instruction_memory$rdmux[0][8][35]$a$10203 [4] $memory\instruction_memory$rdmux[0][8][35]$a$10203 [4] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][71]$11078:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][71]$a$11079, B=$memory\instruction_memory$rdmux[0][9][71]$b$11080, Y=$memory\instruction_memory$rdmux[0][8][35]$b$10204
      New ports: A={ $memory\instruction_memory$rdmux[0][9][71]$a$11079 [25] $memory\instruction_memory$rdmux[0][9][71]$a$11079 [25] $memory\instruction_memory$rdmux[0][9][71]$a$11079 [4] $memory\instruction_memory$rdmux[0][9][71]$a$11079 [23] $memory\instruction_memory$rdmux[0][9][71]$a$11079 [20] $memory\instruction_memory$rdmux[0][9][71]$a$11079 [2] $memory\instruction_memory$rdmux[0][9][71]$a$11079 [5] $memory\instruction_memory$rdmux[0][9][71]$a$11079 [2] $memory\instruction_memory$rdmux[0][9][71]$a$11079 [10:9] $memory\instruction_memory$rdmux[0][9][71]$a$11079 [4] 1'0 $memory\instruction_memory$rdmux[0][9][71]$a$11079 [2] $memory\instruction_memory$rdmux[0][9][71]$a$11079 [5:4] $memory\instruction_memory$rdmux[0][9][71]$a$11079 [2] }, B={ $memory\instruction_memory$rdmux[0][9][71]$b$11080 [6] 1'0 $memory\instruction_memory$rdmux[0][9][71]$b$11080 [7] $memory\instruction_memory$rdmux[0][9][71]$b$11080 [20] $memory\instruction_memory$rdmux[0][9][71]$b$11080 [20] $memory\instruction_memory$rdmux[0][9][71]$b$11080 [10] $memory\instruction_memory$rdmux[0][9][71]$b$11080 [13] $memory\instruction_memory$rdmux[0][9][71]$b$11080 [7] $memory\instruction_memory$rdmux[0][9][71]$b$11080 [10] $memory\instruction_memory$rdmux[0][9][71]$b$11080 [5] 1'0 $memory\instruction_memory$rdmux[0][9][71]$b$11080 [7:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][8][35]$b$10204 [26:23] $memory\instruction_memory$rdmux[0][8][35]$b$10204 [20] $memory\instruction_memory$rdmux[0][8][35]$b$10204 [18] $memory\instruction_memory$rdmux[0][8][35]$b$10204 [13:12] $memory\instruction_memory$rdmux[0][8][35]$b$10204 [10:4] $memory\instruction_memory$rdmux[0][8][35]$b$10204 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][35]$b$10204 [31:27] $memory\instruction_memory$rdmux[0][8][35]$b$10204 [22:21] $memory\instruction_memory$rdmux[0][8][35]$b$10204 [19] $memory\instruction_memory$rdmux[0][8][35]$b$10204 [17:14] $memory\instruction_memory$rdmux[0][8][35]$b$10204 [11] $memory\instruction_memory$rdmux[0][8][35]$b$10204 [3] $memory\instruction_memory$rdmux[0][8][35]$b$10204 [1:0] } = { $memory\instruction_memory$rdmux[0][8][35]$b$10204 [25] $memory\instruction_memory$rdmux[0][8][35]$b$10204 [25] $memory\instruction_memory$rdmux[0][8][35]$b$10204 [25] $memory\instruction_memory$rdmux[0][8][35]$b$10204 [25] $memory\instruction_memory$rdmux[0][8][35]$b$10204 [25] $memory\instruction_memory$rdmux[0][8][35]$b$10204 [7] $memory\instruction_memory$rdmux[0][8][35]$b$10204 [7] $memory\instruction_memory$rdmux[0][8][35]$b$10204 [2] $memory\instruction_memory$rdmux[0][8][35]$b$10204 [2] 1'1 $memory\instruction_memory$rdmux[0][8][35]$b$10204 [2] $memory\instruction_memory$rdmux[0][8][35]$b$10204 [12] 1'0 $memory\instruction_memory$rdmux[0][8][35]$b$10204 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][72]$11081:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][72]$a$11082, B=$memory\instruction_memory$rdmux[0][9][72]$b$11083, Y=$memory\instruction_memory$rdmux[0][8][36]$a$10206
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][9][72]$a$11082 [9] $memory\instruction_memory$rdmux[0][9][72]$a$11082 [7] $memory\instruction_memory$rdmux[0][9][72]$a$11082 [21] $memory\instruction_memory$rdmux[0][9][72]$a$11082 [7] $memory\instruction_memory$rdmux[0][9][72]$a$11082 [21] $memory\instruction_memory$rdmux[0][9][72]$a$11082 [18] $memory\instruction_memory$rdmux[0][9][72]$a$11082 [11] 1'0 $memory\instruction_memory$rdmux[0][9][72]$a$11082 [11] $memory\instruction_memory$rdmux[0][9][72]$a$11082 [4] $memory\instruction_memory$rdmux[0][9][72]$a$11082 [9] $memory\instruction_memory$rdmux[0][9][72]$a$11082 [4] $memory\instruction_memory$rdmux[0][9][72]$a$11082 [7] $memory\instruction_memory$rdmux[0][9][72]$a$11082 [5] $memory\instruction_memory$rdmux[0][9][72]$a$11082 [5:4] $memory\instruction_memory$rdmux[0][9][72]$a$11082 [2] }, B={ $memory\instruction_memory$rdmux[0][9][72]$b$11083 [30] $memory\instruction_memory$rdmux[0][9][72]$b$11083 [22] $memory\instruction_memory$rdmux[0][9][72]$b$11083 [24:21] $memory\instruction_memory$rdmux[0][9][72]$b$11083 [5] $memory\instruction_memory$rdmux[0][9][72]$b$11083 [5] $memory\instruction_memory$rdmux[0][9][72]$b$11083 [5] $memory\instruction_memory$rdmux[0][9][72]$b$11083 [6] 1'1 $memory\instruction_memory$rdmux[0][9][72]$b$11083 [4] $memory\instruction_memory$rdmux[0][9][72]$b$11083 [8:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][8][36]$a$10206 [30] $memory\instruction_memory$rdmux[0][8][36]$a$10206 [27] $memory\instruction_memory$rdmux[0][8][36]$a$10206 [24:21] $memory\instruction_memory$rdmux[0][8][36]$a$10206 [18] $memory\instruction_memory$rdmux[0][8][36]$a$10206 [16:15] $memory\instruction_memory$rdmux[0][8][36]$a$10206 [11:4] $memory\instruction_memory$rdmux[0][8][36]$a$10206 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][36]$a$10206 [31] $memory\instruction_memory$rdmux[0][8][36]$a$10206 [29:28] $memory\instruction_memory$rdmux[0][8][36]$a$10206 [26:25] $memory\instruction_memory$rdmux[0][8][36]$a$10206 [20:19] $memory\instruction_memory$rdmux[0][8][36]$a$10206 [17] $memory\instruction_memory$rdmux[0][8][36]$a$10206 [14:12] $memory\instruction_memory$rdmux[0][8][36]$a$10206 [3] $memory\instruction_memory$rdmux[0][8][36]$a$10206 [1:0] } = { 2'00 $memory\instruction_memory$rdmux[0][8][36]$a$10206 [2] 1'0 $memory\instruction_memory$rdmux[0][8][36]$a$10206 [2] 2'00 $memory\instruction_memory$rdmux[0][8][36]$a$10206 [15] $memory\instruction_memory$rdmux[0][8][36]$a$10206 [11] 2'00 $memory\instruction_memory$rdmux[0][8][36]$a$10206 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][73]$11084:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][73]$a$11085, B=$memory\instruction_memory$rdmux[0][9][73]$b$11086, Y=$memory\instruction_memory$rdmux[0][8][36]$b$10207
      New ports: A={ $memory\instruction_memory$rdmux[0][9][73]$a$11085 [29:28] $memory\instruction_memory$rdmux[0][9][73]$a$11085 [16] $memory\instruction_memory$rdmux[0][9][73]$a$11085 [7] $memory\instruction_memory$rdmux[0][9][73]$a$11085 [12] $memory\instruction_memory$rdmux[0][9][73]$a$11085 [7] $memory\instruction_memory$rdmux[0][9][73]$a$11085 [18] $memory\instruction_memory$rdmux[0][9][73]$a$11085 [12] $memory\instruction_memory$rdmux[0][9][73]$a$11085 [16] $memory\instruction_memory$rdmux[0][9][73]$a$11085 [6] $memory\instruction_memory$rdmux[0][9][73]$a$11085 [12] $memory\instruction_memory$rdmux[0][9][73]$a$11085 [7] $memory\instruction_memory$rdmux[0][9][73]$a$11085 [12] 1'1 $memory\instruction_memory$rdmux[0][9][73]$a$11085 [9] $memory\instruction_memory$rdmux[0][9][73]$a$11085 [4] $memory\instruction_memory$rdmux[0][9][73]$a$11085 [7:4] 1'0 $memory\instruction_memory$rdmux[0][9][73]$a$11085 [2] }, B={ $memory\instruction_memory$rdmux[0][9][73]$b$11086 [8] $memory\instruction_memory$rdmux[0][9][73]$b$11086 [8] $memory\instruction_memory$rdmux[0][9][73]$b$11086 [24] $memory\instruction_memory$rdmux[0][9][73]$b$11086 [22] $memory\instruction_memory$rdmux[0][9][73]$b$11086 [4] $memory\instruction_memory$rdmux[0][9][73]$b$11086 [8] $memory\instruction_memory$rdmux[0][9][73]$b$11086 [4] $memory\instruction_memory$rdmux[0][9][73]$b$11086 [8] $memory\instruction_memory$rdmux[0][9][73]$b$11086 [8] 1'0 $memory\instruction_memory$rdmux[0][9][73]$b$11086 [13] $memory\instruction_memory$rdmux[0][9][73]$b$11086 [13:12] $memory\instruction_memory$rdmux[0][9][73]$b$11086 [4] $memory\instruction_memory$rdmux[0][9][73]$b$11086 [8] $memory\instruction_memory$rdmux[0][9][73]$b$11086 [8] 1'0 $memory\instruction_memory$rdmux[0][9][73]$b$11086 [2] $memory\instruction_memory$rdmux[0][9][73]$b$11086 [5:4] $memory\instruction_memory$rdmux[0][9][73]$b$11086 [2] $memory\instruction_memory$rdmux[0][9][73]$b$11086 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][36]$b$10207 [29:28] $memory\instruction_memory$rdmux[0][8][36]$b$10207 [24] $memory\instruction_memory$rdmux[0][8][36]$b$10207 [22:20] $memory\instruction_memory$rdmux[0][8][36]$b$10207 [18:12] $memory\instruction_memory$rdmux[0][8][36]$b$10207 [10:2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][36]$b$10207 [31:30] $memory\instruction_memory$rdmux[0][8][36]$b$10207 [27:25] $memory\instruction_memory$rdmux[0][8][36]$b$10207 [23] $memory\instruction_memory$rdmux[0][8][36]$b$10207 [19] $memory\instruction_memory$rdmux[0][8][36]$b$10207 [11] $memory\instruction_memory$rdmux[0][8][36]$b$10207 [1:0] } = { $memory\instruction_memory$rdmux[0][8][36]$b$10207 [29] $memory\instruction_memory$rdmux[0][8][36]$b$10207 [29] $memory\instruction_memory$rdmux[0][8][36]$b$10207 [16] $memory\instruction_memory$rdmux[0][8][36]$b$10207 [16] $memory\instruction_memory$rdmux[0][8][36]$b$10207 [16] $memory\instruction_memory$rdmux[0][8][36]$b$10207 [10] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][74]$11087:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][74]$a$11088, B=$memory\instruction_memory$rdmux[0][9][74]$b$11089, Y=$memory\instruction_memory$rdmux[0][8][37]$a$10209
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][9][74]$a$11088 [2] 3'000 $memory\instruction_memory$rdmux[0][9][74]$a$11088 [9:7] $memory\instruction_memory$rdmux[0][9][74]$a$11088 [2] $memory\instruction_memory$rdmux[0][9][74]$a$11088 [2] }, B={ $memory\instruction_memory$rdmux[0][9][74]$b$11089 [8] 1'1 $memory\instruction_memory$rdmux[0][9][74]$b$11089 [18] $memory\instruction_memory$rdmux[0][9][74]$b$11089 [16] $memory\instruction_memory$rdmux[0][9][74]$b$11089 [12] 1'0 $memory\instruction_memory$rdmux[0][9][74]$b$11089 [8] 1'0 $memory\instruction_memory$rdmux[0][9][74]$b$11089 [5] $memory\instruction_memory$rdmux[0][9][74]$b$11089 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][37]$a$10209 [31] $memory\instruction_memory$rdmux[0][8][37]$a$10209 [23] $memory\instruction_memory$rdmux[0][8][37]$a$10209 [18] $memory\instruction_memory$rdmux[0][8][37]$a$10209 [16] $memory\instruction_memory$rdmux[0][8][37]$a$10209 [12] $memory\instruction_memory$rdmux[0][8][37]$a$10209 [9:7] $memory\instruction_memory$rdmux[0][8][37]$a$10209 [5] $memory\instruction_memory$rdmux[0][8][37]$a$10209 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][37]$a$10209 [30:24] $memory\instruction_memory$rdmux[0][8][37]$a$10209 [22:19] $memory\instruction_memory$rdmux[0][8][37]$a$10209 [17] $memory\instruction_memory$rdmux[0][8][37]$a$10209 [15:13] $memory\instruction_memory$rdmux[0][8][37]$a$10209 [11:10] $memory\instruction_memory$rdmux[0][8][37]$a$10209 [6] $memory\instruction_memory$rdmux[0][8][37]$a$10209 [4:3] $memory\instruction_memory$rdmux[0][8][37]$a$10209 [1:0] } = { $memory\instruction_memory$rdmux[0][8][37]$a$10209 [16] $memory\instruction_memory$rdmux[0][8][37]$a$10209 [16] $memory\instruction_memory$rdmux[0][8][37]$a$10209 [16] $memory\instruction_memory$rdmux[0][8][37]$a$10209 [16] $memory\instruction_memory$rdmux[0][8][37]$a$10209 [16] $memory\instruction_memory$rdmux[0][8][37]$a$10209 [16] $memory\instruction_memory$rdmux[0][8][37]$a$10209 [16] $memory\instruction_memory$rdmux[0][8][37]$a$10209 [16] $memory\instruction_memory$rdmux[0][8][37]$a$10209 [18] $memory\instruction_memory$rdmux[0][8][37]$a$10209 [16] 3'000 $memory\instruction_memory$rdmux[0][8][37]$a$10209 [12] $memory\instruction_memory$rdmux[0][8][37]$a$10209 [12] 7'0101011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][75]$11090:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][75]$a$11091, B=$memory\instruction_memory$rdmux[0][9][75]$b$11092, Y=$memory\instruction_memory$rdmux[0][8][37]$b$10210
      New ports: A={ $memory\instruction_memory$rdmux[0][9][75]$a$11091 [31] $memory\instruction_memory$rdmux[0][9][75]$a$11091 [25] $memory\instruction_memory$rdmux[0][9][75]$a$11091 [20] $memory\instruction_memory$rdmux[0][9][75]$a$11091 [14] $memory\instruction_memory$rdmux[0][9][75]$a$11091 [20] $memory\instruction_memory$rdmux[0][9][75]$a$11091 [18] $memory\instruction_memory$rdmux[0][9][75]$a$11091 [20] $memory\instruction_memory$rdmux[0][9][75]$a$11091 [18] $memory\instruction_memory$rdmux[0][9][75]$a$11091 [7] $memory\instruction_memory$rdmux[0][9][75]$a$11091 [14:13] $memory\instruction_memory$rdmux[0][9][75]$a$11091 [8] 1'1 $memory\instruction_memory$rdmux[0][9][75]$a$11091 [7] $memory\instruction_memory$rdmux[0][9][75]$a$11091 [8:7] $memory\instruction_memory$rdmux[0][9][75]$a$11091 [5] 1'1 $memory\instruction_memory$rdmux[0][9][75]$a$11091 [2] }, B={ 4'0001 $memory\instruction_memory$rdmux[0][9][75]$b$11092 [22] $memory\instruction_memory$rdmux[0][9][75]$b$11092 [20] $memory\instruction_memory$rdmux[0][9][75]$b$11092 [20] $memory\instruction_memory$rdmux[0][9][75]$b$11092 [4] 1'1 $memory\instruction_memory$rdmux[0][9][75]$b$11092 [4] 1'1 $memory\instruction_memory$rdmux[0][9][75]$b$11092 [12] $memory\instruction_memory$rdmux[0][9][75]$b$11092 [10] 1'0 $memory\instruction_memory$rdmux[0][9][75]$b$11092 [4] $memory\instruction_memory$rdmux[0][9][75]$b$11092 [7] $memory\instruction_memory$rdmux[0][9][75]$b$11092 [4] $memory\instruction_memory$rdmux[0][9][75]$b$11092 [4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][8][37]$b$10210 [31] $memory\instruction_memory$rdmux[0][8][37]$b$10210 [25:20] $memory\instruction_memory$rdmux[0][8][37]$b$10210 [18] $memory\instruction_memory$rdmux[0][8][37]$b$10210 [16] $memory\instruction_memory$rdmux[0][8][37]$b$10210 [14:12] $memory\instruction_memory$rdmux[0][8][37]$b$10210 [10:7] $memory\instruction_memory$rdmux[0][8][37]$b$10210 [5:4] $memory\instruction_memory$rdmux[0][8][37]$b$10210 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][37]$b$10210 [30:26] $memory\instruction_memory$rdmux[0][8][37]$b$10210 [19] $memory\instruction_memory$rdmux[0][8][37]$b$10210 [17] $memory\instruction_memory$rdmux[0][8][37]$b$10210 [15] $memory\instruction_memory$rdmux[0][8][37]$b$10210 [11] $memory\instruction_memory$rdmux[0][8][37]$b$10210 [6] $memory\instruction_memory$rdmux[0][8][37]$b$10210 [3] $memory\instruction_memory$rdmux[0][8][37]$b$10210 [1:0] } = { $memory\instruction_memory$rdmux[0][8][37]$b$10210 [25] $memory\instruction_memory$rdmux[0][8][37]$b$10210 [25] $memory\instruction_memory$rdmux[0][8][37]$b$10210 [25] $memory\instruction_memory$rdmux[0][8][37]$b$10210 [25] $memory\instruction_memory$rdmux[0][8][37]$b$10210 [25] 1'0 $memory\instruction_memory$rdmux[0][8][37]$b$10210 [9] $memory\instruction_memory$rdmux[0][8][37]$b$10210 [9] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][76]$11093:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][76]$a$11094, B=$memory\instruction_memory$rdmux[0][9][76]$b$11095, Y=$memory\instruction_memory$rdmux[0][8][38]$a$10212
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][9][76]$a$11094 [24] $memory\instruction_memory$rdmux[0][9][76]$a$11094 [18] $memory\instruction_memory$rdmux[0][9][76]$a$11094 [7] $memory\instruction_memory$rdmux[0][9][76]$a$11094 [12] $memory\instruction_memory$rdmux[0][9][76]$a$11094 [18] $memory\instruction_memory$rdmux[0][9][76]$a$11094 [18] $memory\instruction_memory$rdmux[0][9][76]$a$11094 [16] $memory\instruction_memory$rdmux[0][9][76]$a$11094 [12] $memory\instruction_memory$rdmux[0][9][76]$a$11094 [5] $memory\instruction_memory$rdmux[0][9][76]$a$11094 [13:12] $memory\instruction_memory$rdmux[0][9][76]$a$11094 [10] $memory\instruction_memory$rdmux[0][9][76]$a$11094 [8:7] $memory\instruction_memory$rdmux[0][9][76]$a$11094 [5:4] 2'00 }, B={ $memory\instruction_memory$rdmux[0][9][76]$b$11095 [21] 1'0 $memory\instruction_memory$rdmux[0][9][76]$b$11095 [21] 1'0 $memory\instruction_memory$rdmux[0][9][76]$b$11095 [21] 1'0 $memory\instruction_memory$rdmux[0][9][76]$b$11095 [8] 1'0 $memory\instruction_memory$rdmux[0][9][76]$b$11095 [15] 3'000 $memory\instruction_memory$rdmux[0][9][76]$b$11095 [4] $memory\instruction_memory$rdmux[0][9][76]$b$11095 [8] $memory\instruction_memory$rdmux[0][9][76]$b$11095 [3] $memory\instruction_memory$rdmux[0][9][76]$b$11095 [5:2] }, Y={ $memory\instruction_memory$rdmux[0][8][38]$a$10212 [30] $memory\instruction_memory$rdmux[0][8][38]$a$10212 [24:20] $memory\instruction_memory$rdmux[0][8][38]$a$10212 [18] $memory\instruction_memory$rdmux[0][8][38]$a$10212 [16:12] $memory\instruction_memory$rdmux[0][8][38]$a$10212 [10] $memory\instruction_memory$rdmux[0][8][38]$a$10212 [8:7] $memory\instruction_memory$rdmux[0][8][38]$a$10212 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][38]$a$10212 [31] $memory\instruction_memory$rdmux[0][8][38]$a$10212 [29:25] $memory\instruction_memory$rdmux[0][8][38]$a$10212 [19] $memory\instruction_memory$rdmux[0][8][38]$a$10212 [17] $memory\instruction_memory$rdmux[0][8][38]$a$10212 [11] $memory\instruction_memory$rdmux[0][8][38]$a$10212 [9] $memory\instruction_memory$rdmux[0][8][38]$a$10212 [6] $memory\instruction_memory$rdmux[0][8][38]$a$10212 [1:0] } = { 3'000 $memory\instruction_memory$rdmux[0][8][38]$a$10212 [3] 1'0 $memory\instruction_memory$rdmux[0][8][38]$a$10212 [3] 4'0000 $memory\instruction_memory$rdmux[0][8][38]$a$10212 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][77]$11096:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][77]$a$11097, B=$memory\instruction_memory$rdmux[0][9][77]$b$11098, Y=$memory\instruction_memory$rdmux[0][8][38]$b$10213
      New ports: A={ $memory\instruction_memory$rdmux[0][9][77]$a$11097 [5] $memory\instruction_memory$rdmux[0][9][77]$a$11097 [24] $memory\instruction_memory$rdmux[0][9][77]$a$11097 [24:23] $memory\instruction_memory$rdmux[0][9][77]$a$11097 [7] 2'10 $memory\instruction_memory$rdmux[0][9][77]$a$11097 [5] $memory\instruction_memory$rdmux[0][9][77]$a$11097 [6] $memory\instruction_memory$rdmux[0][9][77]$a$11097 [4] $memory\instruction_memory$rdmux[0][9][77]$a$11097 [7:4] }, B={ 1'0 $memory\instruction_memory$rdmux[0][9][77]$b$11098 [27] $memory\instruction_memory$rdmux[0][9][77]$b$11098 [8] $memory\instruction_memory$rdmux[0][9][77]$b$11098 [23:22] $memory\instruction_memory$rdmux[0][9][77]$b$11098 [16] $memory\instruction_memory$rdmux[0][9][77]$b$11098 [4] $memory\instruction_memory$rdmux[0][9][77]$b$11098 [16] 1'0 $memory\instruction_memory$rdmux[0][9][77]$b$11098 [8] $memory\instruction_memory$rdmux[0][9][77]$b$11098 [4] $memory\instruction_memory$rdmux[0][9][77]$b$11098 [5] $memory\instruction_memory$rdmux[0][9][77]$b$11098 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][8][38]$b$10213 [30] $memory\instruction_memory$rdmux[0][8][38]$b$10213 [27] $memory\instruction_memory$rdmux[0][8][38]$b$10213 [24:20] $memory\instruction_memory$rdmux[0][8][38]$b$10213 [16] $memory\instruction_memory$rdmux[0][8][38]$b$10213 [11] $memory\instruction_memory$rdmux[0][8][38]$b$10213 [8:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][38]$b$10213 [31] $memory\instruction_memory$rdmux[0][8][38]$b$10213 [29:28] $memory\instruction_memory$rdmux[0][8][38]$b$10213 [26:25] $memory\instruction_memory$rdmux[0][8][38]$b$10213 [19:17] $memory\instruction_memory$rdmux[0][8][38]$b$10213 [15:12] $memory\instruction_memory$rdmux[0][8][38]$b$10213 [10:9] $memory\instruction_memory$rdmux[0][8][38]$b$10213 [3:0] } = { $memory\instruction_memory$rdmux[0][8][38]$b$10213 [11] $memory\instruction_memory$rdmux[0][8][38]$b$10213 [11] $memory\instruction_memory$rdmux[0][8][38]$b$10213 [11] $memory\instruction_memory$rdmux[0][8][38]$b$10213 [11] $memory\instruction_memory$rdmux[0][8][38]$b$10213 [6] 1'0 $memory\instruction_memory$rdmux[0][8][38]$b$10213 [16] $memory\instruction_memory$rdmux[0][8][38]$b$10213 [5] $memory\instruction_memory$rdmux[0][8][38]$b$10213 [5] $memory\instruction_memory$rdmux[0][8][38]$b$10213 [6] 1'0 $memory\instruction_memory$rdmux[0][8][38]$b$10213 [6] $memory\instruction_memory$rdmux[0][8][38]$b$10213 [4] $memory\instruction_memory$rdmux[0][8][38]$b$10213 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][78]$11099:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][78]$a$11100, B=$memory\instruction_memory$rdmux[0][9][78]$b$11101, Y=$memory\instruction_memory$rdmux[0][8][39]$a$10215
      New ports: A={ $memory\instruction_memory$rdmux[0][9][78]$a$11100 [15] 2'01 $memory\instruction_memory$rdmux[0][9][78]$a$11100 [12] $memory\instruction_memory$rdmux[0][9][78]$a$11100 [7] $memory\instruction_memory$rdmux[0][9][78]$a$11100 [12] $memory\instruction_memory$rdmux[0][9][78]$a$11100 [18] 1'0 $memory\instruction_memory$rdmux[0][9][78]$a$11100 [15:12] $memory\instruction_memory$rdmux[0][9][78]$a$11100 [7] $memory\instruction_memory$rdmux[0][9][78]$a$11100 [8:7] 3'011 }, B={ $memory\instruction_memory$rdmux[0][9][78]$b$11101 [24] $memory\instruction_memory$rdmux[0][9][78]$b$11101 [24] $memory\instruction_memory$rdmux[0][9][78]$b$11101 [18] $memory\instruction_memory$rdmux[0][9][78]$b$11101 [22] $memory\instruction_memory$rdmux[0][9][78]$b$11101 [18] $memory\instruction_memory$rdmux[0][9][78]$b$11101 [4] $memory\instruction_memory$rdmux[0][9][78]$b$11101 [18] $memory\instruction_memory$rdmux[0][9][78]$b$11101 [16] $memory\instruction_memory$rdmux[0][9][78]$b$11101 [6:5] $memory\instruction_memory$rdmux[0][9][78]$b$11101 [13] $memory\instruction_memory$rdmux[0][9][78]$b$11101 [6] $memory\instruction_memory$rdmux[0][9][78]$b$11101 [9] $memory\instruction_memory$rdmux[0][9][78]$b$11101 [7] $memory\instruction_memory$rdmux[0][9][78]$b$11101 [7:4] }, Y={ $memory\instruction_memory$rdmux[0][8][39]$a$10215 [30] $memory\instruction_memory$rdmux[0][8][39]$a$10215 [24:20] $memory\instruction_memory$rdmux[0][8][39]$a$10215 [18] $memory\instruction_memory$rdmux[0][8][39]$a$10215 [16:12] $memory\instruction_memory$rdmux[0][8][39]$a$10215 [9:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][39]$a$10215 [31] $memory\instruction_memory$rdmux[0][8][39]$a$10215 [29:25] $memory\instruction_memory$rdmux[0][8][39]$a$10215 [19] $memory\instruction_memory$rdmux[0][8][39]$a$10215 [17] $memory\instruction_memory$rdmux[0][8][39]$a$10215 [11:10] $memory\instruction_memory$rdmux[0][8][39]$a$10215 [3:0] } = { $memory\instruction_memory$rdmux[0][8][39]$a$10215 [24] $memory\instruction_memory$rdmux[0][8][39]$a$10215 [24] $memory\instruction_memory$rdmux[0][8][39]$a$10215 [24] $memory\instruction_memory$rdmux[0][8][39]$a$10215 [24] $memory\instruction_memory$rdmux[0][8][39]$a$10215 [24] $memory\instruction_memory$rdmux[0][8][39]$a$10215 [24] 1'0 $memory\instruction_memory$rdmux[0][8][39]$a$10215 [15] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][79]$11102:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][79]$a$11103, B=$memory\instruction_memory$rdmux[0][9][79]$b$11104, Y=$memory\instruction_memory$rdmux[0][8][39]$b$10216
      New ports: A={ $memory\instruction_memory$rdmux[0][9][79]$a$11103 [26] $memory\instruction_memory$rdmux[0][9][79]$a$11103 [17] $memory\instruction_memory$rdmux[0][9][79]$a$11103 [23] $memory\instruction_memory$rdmux[0][9][79]$a$11103 [18] $memory\instruction_memory$rdmux[0][9][79]$a$11103 [18] $memory\instruction_memory$rdmux[0][9][79]$a$11103 [18:17] $memory\instruction_memory$rdmux[0][9][79]$a$11103 [7] $memory\instruction_memory$rdmux[0][9][79]$a$11103 [12] $memory\instruction_memory$rdmux[0][9][79]$a$11103 [9] $memory\instruction_memory$rdmux[0][9][79]$a$11103 [7] $memory\instruction_memory$rdmux[0][9][79]$a$11103 [7] 1'0 $memory\instruction_memory$rdmux[0][9][79]$a$11103 [5] 1'1 $memory\instruction_memory$rdmux[0][9][79]$a$11103 [2] }, B={ 2'00 $memory\instruction_memory$rdmux[0][9][79]$b$11104 [9] $memory\instruction_memory$rdmux[0][9][79]$b$11104 [4] $memory\instruction_memory$rdmux[0][9][79]$b$11104 [20] $memory\instruction_memory$rdmux[0][9][79]$b$11104 [18] $memory\instruction_memory$rdmux[0][9][79]$b$11104 [6] $memory\instruction_memory$rdmux[0][9][79]$b$11104 [9] $memory\instruction_memory$rdmux[0][9][79]$b$11104 [9] $memory\instruction_memory$rdmux[0][9][79]$b$11104 [9:8] $memory\instruction_memory$rdmux[0][9][79]$b$11104 [4] $memory\instruction_memory$rdmux[0][9][79]$b$11104 [6:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][8][39]$b$10216 [26] $memory\instruction_memory$rdmux[0][8][39]$b$10216 [24:22] $memory\instruction_memory$rdmux[0][8][39]$b$10216 [20] $memory\instruction_memory$rdmux[0][8][39]$b$10216 [18:17] $memory\instruction_memory$rdmux[0][8][39]$b$10216 [13:12] $memory\instruction_memory$rdmux[0][8][39]$b$10216 [9:4] $memory\instruction_memory$rdmux[0][8][39]$b$10216 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][39]$b$10216 [31:27] $memory\instruction_memory$rdmux[0][8][39]$b$10216 [25] $memory\instruction_memory$rdmux[0][8][39]$b$10216 [21] $memory\instruction_memory$rdmux[0][8][39]$b$10216 [19] $memory\instruction_memory$rdmux[0][8][39]$b$10216 [16:14] $memory\instruction_memory$rdmux[0][8][39]$b$10216 [11:10] $memory\instruction_memory$rdmux[0][8][39]$b$10216 [3] $memory\instruction_memory$rdmux[0][8][39]$b$10216 [1:0] } = { $memory\instruction_memory$rdmux[0][8][39]$b$10216 [26] $memory\instruction_memory$rdmux[0][8][39]$b$10216 [26] $memory\instruction_memory$rdmux[0][8][39]$b$10216 [26] $memory\instruction_memory$rdmux[0][8][39]$b$10216 [26] $memory\instruction_memory$rdmux[0][8][39]$b$10216 [26] $memory\instruction_memory$rdmux[0][8][39]$b$10216 [17] $memory\instruction_memory$rdmux[0][8][39]$b$10216 [20] 1'0 $memory\instruction_memory$rdmux[0][8][39]$b$10216 [6] $memory\instruction_memory$rdmux[0][8][39]$b$10216 [6] $memory\instruction_memory$rdmux[0][8][39]$b$10216 [13] 5'01011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][7]$10886:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][7]$a$10887, B=$memory\instruction_memory$rdmux[0][9][7]$b$10888, Y=$memory\instruction_memory$rdmux[0][8][3]$b$10108
      New ports: A={ $memory\instruction_memory$rdmux[0][9][7]$a$10887 [30] $memory\instruction_memory$rdmux[0][9][7]$a$10887 [13] 1'0 $memory\instruction_memory$rdmux[0][9][7]$a$10887 [22] $memory\instruction_memory$rdmux[0][9][7]$a$10887 [22] $memory\instruction_memory$rdmux[0][9][7]$a$10887 [20] $memory\instruction_memory$rdmux[0][9][7]$a$10887 [4] $memory\instruction_memory$rdmux[0][9][7]$a$10887 [12] $memory\instruction_memory$rdmux[0][9][7]$a$10887 [13:11] 1'1 $memory\instruction_memory$rdmux[0][9][7]$a$10887 [7] $memory\instruction_memory$rdmux[0][9][7]$a$10887 [7] $memory\instruction_memory$rdmux[0][9][7]$a$10887 [5:4] }, B={ $memory\instruction_memory$rdmux[0][9][7]$b$10888 [8] $memory\instruction_memory$rdmux[0][9][7]$b$10888 [8] $memory\instruction_memory$rdmux[0][9][7]$b$10888 [25] 1'1 $memory\instruction_memory$rdmux[0][9][7]$b$10888 [22] 1'0 $memory\instruction_memory$rdmux[0][9][7]$b$10888 [5] $memory\instruction_memory$rdmux[0][9][7]$b$10888 [5] 3'100 $memory\instruction_memory$rdmux[0][9][7]$b$10888 [8] $memory\instruction_memory$rdmux[0][9][7]$b$10888 [8:7] $memory\instruction_memory$rdmux[0][9][7]$b$10888 [5] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][8][3]$b$10108 [30] $memory\instruction_memory$rdmux[0][8][3]$b$10108 [26:25] $memory\instruction_memory$rdmux[0][8][3]$b$10108 [23:22] $memory\instruction_memory$rdmux[0][8][3]$b$10108 [20] $memory\instruction_memory$rdmux[0][8][3]$b$10108 [16:15] $memory\instruction_memory$rdmux[0][8][3]$b$10108 [13:11] $memory\instruction_memory$rdmux[0][8][3]$b$10108 [9:7] $memory\instruction_memory$rdmux[0][8][3]$b$10108 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][3]$b$10108 [31] $memory\instruction_memory$rdmux[0][8][3]$b$10108 [29:27] $memory\instruction_memory$rdmux[0][8][3]$b$10108 [24] $memory\instruction_memory$rdmux[0][8][3]$b$10108 [21] $memory\instruction_memory$rdmux[0][8][3]$b$10108 [19:17] $memory\instruction_memory$rdmux[0][8][3]$b$10108 [14] $memory\instruction_memory$rdmux[0][8][3]$b$10108 [10] $memory\instruction_memory$rdmux[0][8][3]$b$10108 [6] $memory\instruction_memory$rdmux[0][8][3]$b$10108 [3:0] } = { $memory\instruction_memory$rdmux[0][8][3]$b$10108 [26] $memory\instruction_memory$rdmux[0][8][3]$b$10108 [13] $memory\instruction_memory$rdmux[0][8][3]$b$10108 [26] $memory\instruction_memory$rdmux[0][8][3]$b$10108 [26] 1'0 $memory\instruction_memory$rdmux[0][8][3]$b$10108 [5] 2'01 $memory\instruction_memory$rdmux[0][8][3]$b$10108 [16] $memory\instruction_memory$rdmux[0][8][3]$b$10108 [12] $memory\instruction_memory$rdmux[0][8][3]$b$10108 [9] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][80]$11105:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][80]$a$11106, B=$memory\instruction_memory$rdmux[0][9][80]$b$11107, Y=$memory\instruction_memory$rdmux[0][8][40]$a$10218
      New ports: A={ 2'00 $memory\instruction_memory$rdmux[0][9][80]$a$11106 [21] $memory\instruction_memory$rdmux[0][9][80]$a$11106 [4] $memory\instruction_memory$rdmux[0][9][80]$a$11106 [21:20] $memory\instruction_memory$rdmux[0][9][80]$a$11106 [5] 1'1 $memory\instruction_memory$rdmux[0][9][80]$a$11106 [14] 1'0 $memory\instruction_memory$rdmux[0][9][80]$a$11106 [12] $memory\instruction_memory$rdmux[0][9][80]$a$11106 [9] $memory\instruction_memory$rdmux[0][9][80]$a$11106 [9:8] $memory\instruction_memory$rdmux[0][9][80]$a$11106 [4] $memory\instruction_memory$rdmux[0][9][80]$a$11106 [5] $memory\instruction_memory$rdmux[0][9][80]$a$11106 [5:4] }, B={ $memory\instruction_memory$rdmux[0][9][80]$b$11107 [16] $memory\instruction_memory$rdmux[0][9][80]$b$11107 [20] $memory\instruction_memory$rdmux[0][9][80]$b$11107 [9] $memory\instruction_memory$rdmux[0][9][80]$b$11107 [22:20] $memory\instruction_memory$rdmux[0][9][80]$b$11107 [16:15] $memory\instruction_memory$rdmux[0][9][80]$b$11107 [13] $memory\instruction_memory$rdmux[0][9][80]$b$11107 [13:12] 1'1 $memory\instruction_memory$rdmux[0][9][80]$b$11107 [9:7] 1'0 $memory\instruction_memory$rdmux[0][9][80]$b$11107 [5] 1'1 }, Y={ $memory\instruction_memory$rdmux[0][8][40]$a$10218 [30] $memory\instruction_memory$rdmux[0][8][40]$a$10218 [24:20] $memory\instruction_memory$rdmux[0][8][40]$a$10218 [16:12] $memory\instruction_memory$rdmux[0][8][40]$a$10218 [10:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][40]$a$10218 [31] $memory\instruction_memory$rdmux[0][8][40]$a$10218 [29:25] $memory\instruction_memory$rdmux[0][8][40]$a$10218 [19:17] $memory\instruction_memory$rdmux[0][8][40]$a$10218 [11] $memory\instruction_memory$rdmux[0][8][40]$a$10218 [3:0] } = { 3'000 $memory\instruction_memory$rdmux[0][8][40]$a$10218 [24] 3'000 $memory\instruction_memory$rdmux[0][8][40]$a$10218 [15] $memory\instruction_memory$rdmux[0][8][40]$a$10218 [15] $memory\instruction_memory$rdmux[0][8][40]$a$10218 [6] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][81]$11108:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][81]$a$11109, B=$memory\instruction_memory$rdmux[0][9][81]$b$11110, Y=$memory\instruction_memory$rdmux[0][8][40]$b$10219
      New ports: A={ $memory\instruction_memory$rdmux[0][9][81]$a$11109 [3] $memory\instruction_memory$rdmux[0][9][81]$a$11109 [7] $memory\instruction_memory$rdmux[0][9][81]$a$11109 [13] $memory\instruction_memory$rdmux[0][9][81]$a$11109 [7] $memory\instruction_memory$rdmux[0][9][81]$a$11109 [4] $memory\instruction_memory$rdmux[0][9][81]$a$11109 [13] $memory\instruction_memory$rdmux[0][9][81]$a$11109 [7] $memory\instruction_memory$rdmux[0][9][81]$a$11109 [12] $memory\instruction_memory$rdmux[0][9][81]$a$11109 [12] $memory\instruction_memory$rdmux[0][9][81]$a$11109 [13] $memory\instruction_memory$rdmux[0][9][81]$a$11109 [13] $memory\instruction_memory$rdmux[0][9][81]$a$11109 [13:12] $memory\instruction_memory$rdmux[0][9][81]$a$11109 [8:7] $memory\instruction_memory$rdmux[0][9][81]$a$11109 [2] $memory\instruction_memory$rdmux[0][9][81]$a$11109 [4:2] }, B={ $memory\instruction_memory$rdmux[0][9][81]$b$11110 [20] $memory\instruction_memory$rdmux[0][9][81]$b$11110 [25] $memory\instruction_memory$rdmux[0][9][81]$b$11110 [25] $memory\instruction_memory$rdmux[0][9][81]$b$11110 [20] $memory\instruction_memory$rdmux[0][9][81]$b$11110 [21:20] $memory\instruction_memory$rdmux[0][9][81]$b$11110 [21:20] $memory\instruction_memory$rdmux[0][9][81]$b$11110 [18] $memory\instruction_memory$rdmux[0][9][81]$b$11110 [3] $memory\instruction_memory$rdmux[0][9][81]$b$11110 [16] $memory\instruction_memory$rdmux[0][9][81]$b$11110 [12] $memory\instruction_memory$rdmux[0][9][81]$b$11110 [12] $memory\instruction_memory$rdmux[0][9][81]$b$11110 [8:7] $memory\instruction_memory$rdmux[0][9][81]$b$11110 [5:2] }, Y={ $memory\instruction_memory$rdmux[0][8][40]$b$10219 [28] $memory\instruction_memory$rdmux[0][8][40]$b$10219 [26:20] $memory\instruction_memory$rdmux[0][8][40]$b$10219 [18:16] $memory\instruction_memory$rdmux[0][8][40]$b$10219 [13:12] $memory\instruction_memory$rdmux[0][8][40]$b$10219 [8:7] $memory\instruction_memory$rdmux[0][8][40]$b$10219 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][40]$b$10219 [31:29] $memory\instruction_memory$rdmux[0][8][40]$b$10219 [27] $memory\instruction_memory$rdmux[0][8][40]$b$10219 [19] $memory\instruction_memory$rdmux[0][8][40]$b$10219 [15:14] $memory\instruction_memory$rdmux[0][8][40]$b$10219 [11:9] $memory\instruction_memory$rdmux[0][8][40]$b$10219 [6] $memory\instruction_memory$rdmux[0][8][40]$b$10219 [1:0] } = { $memory\instruction_memory$rdmux[0][8][40]$b$10219 [28] $memory\instruction_memory$rdmux[0][8][40]$b$10219 [28] $memory\instruction_memory$rdmux[0][8][40]$b$10219 [28] $memory\instruction_memory$rdmux[0][8][40]$b$10219 [26] $memory\instruction_memory$rdmux[0][8][40]$b$10219 [3] $memory\instruction_memory$rdmux[0][8][40]$b$10219 [3] $memory\instruction_memory$rdmux[0][8][40]$b$10219 [12] 1'0 $memory\instruction_memory$rdmux[0][8][40]$b$10219 [4] $memory\instruction_memory$rdmux[0][8][40]$b$10219 [7] $memory\instruction_memory$rdmux[0][8][40]$b$10219 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][82]$11111:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][82]$a$11112, B=$memory\instruction_memory$rdmux[0][9][82]$b$11113, Y=$memory\instruction_memory$rdmux[0][8][41]$a$10221
      New ports: A={ $memory\instruction_memory$rdmux[0][9][82]$a$11112 [20] $memory\instruction_memory$rdmux[0][9][82]$a$11112 [4] $memory\instruction_memory$rdmux[0][9][82]$a$11112 [7] $memory\instruction_memory$rdmux[0][9][82]$a$11112 [21:20] $memory\instruction_memory$rdmux[0][9][82]$a$11112 [5] $memory\instruction_memory$rdmux[0][9][82]$a$11112 [11] $memory\instruction_memory$rdmux[0][9][82]$a$11112 [5] $memory\instruction_memory$rdmux[0][9][82]$a$11112 [12:11] $memory\instruction_memory$rdmux[0][9][82]$a$11112 [9] $memory\instruction_memory$rdmux[0][9][82]$a$11112 [4] $memory\instruction_memory$rdmux[0][9][82]$a$11112 [7] $memory\instruction_memory$rdmux[0][9][82]$a$11112 [5] $memory\instruction_memory$rdmux[0][9][82]$a$11112 [5:4] 1'0 }, B={ 3'000 $memory\instruction_memory$rdmux[0][9][82]$b$11113 [20] $memory\instruction_memory$rdmux[0][9][82]$b$11113 [20] $memory\instruction_memory$rdmux[0][9][82]$b$11113 [16:14] $memory\instruction_memory$rdmux[0][9][82]$b$11113 [2] 1'0 $memory\instruction_memory$rdmux[0][9][82]$b$11113 [7] 1'1 $memory\instruction_memory$rdmux[0][9][82]$b$11113 [7] 1'0 $memory\instruction_memory$rdmux[0][9][82]$b$11113 [5:4] $memory\instruction_memory$rdmux[0][9][82]$b$11113 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][41]$a$10221 [26:24] $memory\instruction_memory$rdmux[0][8][41]$a$10221 [21:20] $memory\instruction_memory$rdmux[0][8][41]$a$10221 [16:14] $memory\instruction_memory$rdmux[0][8][41]$a$10221 [12:11] $memory\instruction_memory$rdmux[0][8][41]$a$10221 [9:4] $memory\instruction_memory$rdmux[0][8][41]$a$10221 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][41]$a$10221 [31:27] $memory\instruction_memory$rdmux[0][8][41]$a$10221 [23:22] $memory\instruction_memory$rdmux[0][8][41]$a$10221 [19:17] $memory\instruction_memory$rdmux[0][8][41]$a$10221 [13] $memory\instruction_memory$rdmux[0][8][41]$a$10221 [10] $memory\instruction_memory$rdmux[0][8][41]$a$10221 [3] $memory\instruction_memory$rdmux[0][8][41]$a$10221 [1:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][8][41]$a$10221 [24] $memory\instruction_memory$rdmux[0][8][41]$a$10221 [21:20] 1'0 $memory\instruction_memory$rdmux[0][8][41]$a$10221 [16:15] $memory\instruction_memory$rdmux[0][8][41]$a$10221 [6] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][83]$11114:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][83]$a$11115, B=$memory\instruction_memory$rdmux[0][9][83]$b$11116, Y=$memory\instruction_memory$rdmux[0][8][41]$b$10222
      New ports: A={ $memory\instruction_memory$rdmux[0][9][83]$a$11115 [21] 1'0 $memory\instruction_memory$rdmux[0][9][83]$a$11115 [21] $memory\instruction_memory$rdmux[0][9][83]$a$11115 [21] 1'0 $memory\instruction_memory$rdmux[0][9][83]$a$11115 [16] $memory\instruction_memory$rdmux[0][9][83]$a$11115 [16:15] 1'0 $memory\instruction_memory$rdmux[0][9][83]$a$11115 [12] $memory\instruction_memory$rdmux[0][9][83]$a$11115 [7] $memory\instruction_memory$rdmux[0][9][83]$a$11115 [4] $memory\instruction_memory$rdmux[0][9][83]$a$11115 [7:4] $memory\instruction_memory$rdmux[0][9][83]$a$11115 [2] }, B={ 1'0 $memory\instruction_memory$rdmux[0][9][83]$b$11116 [9] $memory\instruction_memory$rdmux[0][9][83]$b$11116 [4] $memory\instruction_memory$rdmux[0][9][83]$b$11116 [5] $memory\instruction_memory$rdmux[0][9][83]$b$11116 [5] 1'0 $memory\instruction_memory$rdmux[0][9][83]$b$11116 [16] 1'0 $memory\instruction_memory$rdmux[0][9][83]$b$11116 [14] $memory\instruction_memory$rdmux[0][9][83]$b$11116 [12] $memory\instruction_memory$rdmux[0][9][83]$b$11116 [9] 3'100 $memory\instruction_memory$rdmux[0][9][83]$b$11116 [5:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][8][41]$b$10222 [30] $memory\instruction_memory$rdmux[0][8][41]$b$10222 [24:23] $memory\instruction_memory$rdmux[0][8][41]$b$10222 [21:20] $memory\instruction_memory$rdmux[0][8][41]$b$10222 [17:14] $memory\instruction_memory$rdmux[0][8][41]$b$10222 [12] $memory\instruction_memory$rdmux[0][8][41]$b$10222 [9:4] $memory\instruction_memory$rdmux[0][8][41]$b$10222 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][41]$b$10222 [31] $memory\instruction_memory$rdmux[0][8][41]$b$10222 [29:25] $memory\instruction_memory$rdmux[0][8][41]$b$10222 [22] $memory\instruction_memory$rdmux[0][8][41]$b$10222 [19:18] $memory\instruction_memory$rdmux[0][8][41]$b$10222 [13] $memory\instruction_memory$rdmux[0][8][41]$b$10222 [11:10] $memory\instruction_memory$rdmux[0][8][41]$b$10222 [3] $memory\instruction_memory$rdmux[0][8][41]$b$10222 [1:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][8][41]$b$10222 [20] 1'0 $memory\instruction_memory$rdmux[0][8][41]$b$10222 [16] 2'00 $memory\instruction_memory$rdmux[0][8][41]$b$10222 [8] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][84]$11117:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][84]$a$11118, B=$memory\instruction_memory$rdmux[0][9][84]$b$11119, Y=$memory\instruction_memory$rdmux[0][8][42]$a$10224
      New ports: A={ $memory\instruction_memory$rdmux[0][9][84]$a$11118 [17] $memory\instruction_memory$rdmux[0][9][84]$a$11118 [7] $memory\instruction_memory$rdmux[0][9][84]$a$11118 [16] $memory\instruction_memory$rdmux[0][9][84]$a$11118 [16] $memory\instruction_memory$rdmux[0][9][84]$a$11118 [13] $memory\instruction_memory$rdmux[0][9][84]$a$11118 [17:15] $memory\instruction_memory$rdmux[0][9][84]$a$11118 [13] $memory\instruction_memory$rdmux[0][9][84]$a$11118 [13] 1'0 $memory\instruction_memory$rdmux[0][9][84]$a$11118 [9] $memory\instruction_memory$rdmux[0][9][84]$a$11118 [7:6] 1'1 $memory\instruction_memory$rdmux[0][9][84]$a$11118 [4] $memory\instruction_memory$rdmux[0][9][84]$a$11118 [2] }, B={ 1'0 $memory\instruction_memory$rdmux[0][9][84]$b$11119 [14] $memory\instruction_memory$rdmux[0][9][84]$b$11119 [23] $memory\instruction_memory$rdmux[0][9][84]$b$11119 [20] $memory\instruction_memory$rdmux[0][9][84]$b$11119 [20] $memory\instruction_memory$rdmux[0][9][84]$b$11119 [15] $memory\instruction_memory$rdmux[0][9][84]$b$11119 [16:14] 1'0 $memory\instruction_memory$rdmux[0][9][84]$b$11119 [12] $memory\instruction_memory$rdmux[0][9][84]$b$11119 [7] $memory\instruction_memory$rdmux[0][9][84]$b$11119 [7] 1'0 $memory\instruction_memory$rdmux[0][9][84]$b$11119 [5] 1'1 $memory\instruction_memory$rdmux[0][9][84]$b$11119 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][42]$a$10224 [30] $memory\instruction_memory$rdmux[0][8][42]$a$10224 [24:23] $memory\instruction_memory$rdmux[0][8][42]$a$10224 [21:20] $memory\instruction_memory$rdmux[0][8][42]$a$10224 [17:12] $memory\instruction_memory$rdmux[0][8][42]$a$10224 [9] $memory\instruction_memory$rdmux[0][8][42]$a$10224 [7:4] $memory\instruction_memory$rdmux[0][8][42]$a$10224 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][42]$a$10224 [31] $memory\instruction_memory$rdmux[0][8][42]$a$10224 [29:25] $memory\instruction_memory$rdmux[0][8][42]$a$10224 [22] $memory\instruction_memory$rdmux[0][8][42]$a$10224 [19:18] $memory\instruction_memory$rdmux[0][8][42]$a$10224 [11:10] $memory\instruction_memory$rdmux[0][8][42]$a$10224 [8] $memory\instruction_memory$rdmux[0][8][42]$a$10224 [3] $memory\instruction_memory$rdmux[0][8][42]$a$10224 [1:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][8][42]$a$10224 [13] $memory\instruction_memory$rdmux[0][8][42]$a$10224 [20] 1'0 $memory\instruction_memory$rdmux[0][8][42]$a$10224 [16] 1'0 $memory\instruction_memory$rdmux[0][8][42]$a$10224 [4] $memory\instruction_memory$rdmux[0][8][42]$a$10224 [4] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][85]$11120:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][85]$a$11121, B=$memory\instruction_memory$rdmux[0][9][85]$b$11122, Y=$memory\instruction_memory$rdmux[0][8][42]$b$10225
      New ports: A={ $memory\instruction_memory$rdmux[0][9][85]$a$11121 [17] 1'0 $memory\instruction_memory$rdmux[0][9][85]$a$11121 [4] $memory\instruction_memory$rdmux[0][9][85]$a$11121 [17] 1'0 $memory\instruction_memory$rdmux[0][9][85]$a$11121 [17:16] $memory\instruction_memory$rdmux[0][9][85]$a$11121 [2] $memory\instruction_memory$rdmux[0][9][85]$a$11121 [14] 1'0 $memory\instruction_memory$rdmux[0][9][85]$a$11121 [9:8] 1'0 $memory\instruction_memory$rdmux[0][9][85]$a$11121 [2] $memory\instruction_memory$rdmux[0][9][85]$a$11121 [5:4] $memory\instruction_memory$rdmux[0][9][85]$a$11121 [2] }, B={ 1'0 $memory\instruction_memory$rdmux[0][9][85]$b$11122 [14] $memory\instruction_memory$rdmux[0][9][85]$b$11122 [20] $memory\instruction_memory$rdmux[0][9][85]$b$11122 [20] $memory\instruction_memory$rdmux[0][9][85]$b$11122 [20] $memory\instruction_memory$rdmux[0][9][85]$b$11122 [15] $memory\instruction_memory$rdmux[0][9][85]$b$11122 [16:14] $memory\instruction_memory$rdmux[0][9][85]$b$11122 [12] $memory\instruction_memory$rdmux[0][9][85]$b$11122 [7] 1'1 $memory\instruction_memory$rdmux[0][9][85]$b$11122 [7] 1'0 $memory\instruction_memory$rdmux[0][9][85]$b$11122 [5] 1'1 $memory\instruction_memory$rdmux[0][9][85]$b$11122 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][42]$b$10225 [30] $memory\instruction_memory$rdmux[0][8][42]$b$10225 [24:23] $memory\instruction_memory$rdmux[0][8][42]$b$10225 [21:20] $memory\instruction_memory$rdmux[0][8][42]$b$10225 [17:14] $memory\instruction_memory$rdmux[0][8][42]$b$10225 [12] $memory\instruction_memory$rdmux[0][8][42]$b$10225 [9:4] $memory\instruction_memory$rdmux[0][8][42]$b$10225 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][42]$b$10225 [31] $memory\instruction_memory$rdmux[0][8][42]$b$10225 [29:25] $memory\instruction_memory$rdmux[0][8][42]$b$10225 [22] $memory\instruction_memory$rdmux[0][8][42]$b$10225 [19:18] $memory\instruction_memory$rdmux[0][8][42]$b$10225 [13] $memory\instruction_memory$rdmux[0][8][42]$b$10225 [11:10] $memory\instruction_memory$rdmux[0][8][42]$b$10225 [3] $memory\instruction_memory$rdmux[0][8][42]$b$10225 [1:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][8][42]$b$10225 [20] 1'0 $memory\instruction_memory$rdmux[0][8][42]$b$10225 [16] 2'00 $memory\instruction_memory$rdmux[0][8][42]$b$10225 [8] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][86]$11123:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][86]$a$11124, B=0, Y=$memory\instruction_memory$rdmux[0][8][43]$a$10227
      New ports: A={ $memory\instruction_memory$rdmux[0][9][86]$a$11124 [17:16] $memory\instruction_memory$rdmux[0][9][86]$a$11124 [14] $memory\instruction_memory$rdmux[0][9][86]$a$11124 [9:8] $memory\instruction_memory$rdmux[0][9][86]$a$11124 [5:4] $memory\instruction_memory$rdmux[0][9][86]$a$11124 [2] 1'1 }, B=9'000000000, Y={ $memory\instruction_memory$rdmux[0][8][43]$a$10227 [17:16] $memory\instruction_memory$rdmux[0][8][43]$a$10227 [14] $memory\instruction_memory$rdmux[0][8][43]$a$10227 [9:8] $memory\instruction_memory$rdmux[0][8][43]$a$10227 [5:4] $memory\instruction_memory$rdmux[0][8][43]$a$10227 [2] $memory\instruction_memory$rdmux[0][8][43]$a$10227 [0] }
      New connections: { $memory\instruction_memory$rdmux[0][8][43]$a$10227 [31:18] $memory\instruction_memory$rdmux[0][8][43]$a$10227 [15] $memory\instruction_memory$rdmux[0][8][43]$a$10227 [13:10] $memory\instruction_memory$rdmux[0][8][43]$a$10227 [7:6] $memory\instruction_memory$rdmux[0][8][43]$a$10227 [3] $memory\instruction_memory$rdmux[0][8][43]$a$10227 [1] } = { 1'0 $memory\instruction_memory$rdmux[0][8][43]$a$10227 [17] 5'00000 $memory\instruction_memory$rdmux[0][8][43]$a$10227 [9] $memory\instruction_memory$rdmux[0][8][43]$a$10227 [17] 1'0 $memory\instruction_memory$rdmux[0][8][43]$a$10227 [17] 2'00 $memory\instruction_memory$rdmux[0][8][43]$a$10227 [16] $memory\instruction_memory$rdmux[0][8][43]$a$10227 [2] 3'000 $memory\instruction_memory$rdmux[0][8][43]$a$10227 [8] 1'0 $memory\instruction_memory$rdmux[0][8][43]$a$10227 [2] 1'0 $memory\instruction_memory$rdmux[0][8][43]$a$10227 [0] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][8]$10889:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][8]$a$10890, B=$memory\instruction_memory$rdmux[0][9][8]$b$10891, Y=$memory\instruction_memory$rdmux[0][8][4]$a$10110
      New ports: A={ $memory\instruction_memory$rdmux[0][9][8]$a$10890 [25] 1'0 $memory\instruction_memory$rdmux[0][9][8]$a$10890 [22] 1'1 $memory\instruction_memory$rdmux[0][9][8]$a$10890 [10:7] $memory\instruction_memory$rdmux[0][9][8]$a$10890 [5] 1'0 }, B={ 1'0 $memory\instruction_memory$rdmux[0][9][8]$b$10891 [24] $memory\instruction_memory$rdmux[0][9][8]$b$10891 [9] $memory\instruction_memory$rdmux[0][9][8]$b$10891 [9] $memory\instruction_memory$rdmux[0][9][8]$b$10891 [9] $memory\instruction_memory$rdmux[0][9][8]$b$10891 [9:7] $memory\instruction_memory$rdmux[0][9][8]$b$10891 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][8][4]$a$10110 [25:24] $memory\instruction_memory$rdmux[0][8][4]$a$10110 [22] $memory\instruction_memory$rdmux[0][8][4]$a$10110 [13] $memory\instruction_memory$rdmux[0][8][4]$a$10110 [10:7] $memory\instruction_memory$rdmux[0][8][4]$a$10110 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][4]$a$10110 [31:26] $memory\instruction_memory$rdmux[0][8][4]$a$10110 [23] $memory\instruction_memory$rdmux[0][8][4]$a$10110 [21:14] $memory\instruction_memory$rdmux[0][8][4]$a$10110 [12:11] $memory\instruction_memory$rdmux[0][8][4]$a$10110 [6] $memory\instruction_memory$rdmux[0][8][4]$a$10110 [3:0] } = { $memory\instruction_memory$rdmux[0][8][4]$a$10110 [8] $memory\instruction_memory$rdmux[0][8][4]$a$10110 [8] $memory\instruction_memory$rdmux[0][8][4]$a$10110 [13] $memory\instruction_memory$rdmux[0][8][4]$a$10110 [8] $memory\instruction_memory$rdmux[0][8][4]$a$10110 [8] $memory\instruction_memory$rdmux[0][8][4]$a$10110 [8] $memory\instruction_memory$rdmux[0][8][4]$a$10110 [22] $memory\instruction_memory$rdmux[0][8][4]$a$10110 [5] 2'00 $memory\instruction_memory$rdmux[0][8][4]$a$10110 [13] $memory\instruction_memory$rdmux[0][8][4]$a$10110 [5] $memory\instruction_memory$rdmux[0][8][4]$a$10110 [5] $memory\instruction_memory$rdmux[0][8][4]$a$10110 [5] 8'00000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][9]$10892:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][9]$a$10893, B=$memory\instruction_memory$rdmux[0][9][9]$b$10894, Y=$memory\instruction_memory$rdmux[0][8][4]$b$10111
      New ports: A={ $memory\instruction_memory$rdmux[0][9][9]$a$10893 [27] $memory\instruction_memory$rdmux[0][9][9]$a$10893 [4] $memory\instruction_memory$rdmux[0][9][9]$a$10893 [10] $memory\instruction_memory$rdmux[0][9][9]$a$10893 [10] $memory\instruction_memory$rdmux[0][9][9]$a$10893 [10] 2'00 $memory\instruction_memory$rdmux[0][9][9]$a$10893 [16] $memory\instruction_memory$rdmux[0][9][9]$a$10893 [10] 1'0 $memory\instruction_memory$rdmux[0][9][9]$a$10893 [10] 1'0 $memory\instruction_memory$rdmux[0][9][9]$a$10893 [4] $memory\instruction_memory$rdmux[0][9][9]$a$10893 [2] $memory\instruction_memory$rdmux[0][9][9]$a$10893 [4] $memory\instruction_memory$rdmux[0][9][9]$a$10893 [2] }, B={ $memory\instruction_memory$rdmux[0][9][9]$b$10894 [18] $memory\instruction_memory$rdmux[0][9][9]$b$10894 [26] $memory\instruction_memory$rdmux[0][9][9]$b$10894 [11] $memory\instruction_memory$rdmux[0][9][9]$b$10894 [23] 1'0 $memory\instruction_memory$rdmux[0][9][9]$b$10894 [20] $memory\instruction_memory$rdmux[0][9][9]$b$10894 [18] $memory\instruction_memory$rdmux[0][9][9]$b$10894 [16] $memory\instruction_memory$rdmux[0][9][9]$b$10894 [5] $memory\instruction_memory$rdmux[0][9][9]$b$10894 [11] 1'1 $memory\instruction_memory$rdmux[0][9][9]$b$10894 [9] 1'0 $memory\instruction_memory$rdmux[0][9][9]$b$10894 [5:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][8][4]$b$10111 [27:25] $memory\instruction_memory$rdmux[0][8][4]$b$10111 [23:22] $memory\instruction_memory$rdmux[0][8][4]$b$10111 [20] $memory\instruction_memory$rdmux[0][8][4]$b$10111 [18] $memory\instruction_memory$rdmux[0][8][4]$b$10111 [16] $memory\instruction_memory$rdmux[0][8][4]$b$10111 [13] $memory\instruction_memory$rdmux[0][8][4]$b$10111 [11:8] $memory\instruction_memory$rdmux[0][8][4]$b$10111 [5:4] $memory\instruction_memory$rdmux[0][8][4]$b$10111 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][4]$b$10111 [31:28] $memory\instruction_memory$rdmux[0][8][4]$b$10111 [24] $memory\instruction_memory$rdmux[0][8][4]$b$10111 [21] $memory\instruction_memory$rdmux[0][8][4]$b$10111 [19] $memory\instruction_memory$rdmux[0][8][4]$b$10111 [17] $memory\instruction_memory$rdmux[0][8][4]$b$10111 [15:14] $memory\instruction_memory$rdmux[0][8][4]$b$10111 [12] $memory\instruction_memory$rdmux[0][8][4]$b$10111 [7:6] $memory\instruction_memory$rdmux[0][8][4]$b$10111 [3] $memory\instruction_memory$rdmux[0][8][4]$b$10111 [1:0] } = { $memory\instruction_memory$rdmux[0][8][4]$b$10111 [27] $memory\instruction_memory$rdmux[0][8][4]$b$10111 [27] $memory\instruction_memory$rdmux[0][8][4]$b$10111 [27] $memory\instruction_memory$rdmux[0][8][4]$b$10111 [27] $memory\instruction_memory$rdmux[0][8][4]$b$10111 [22] $memory\instruction_memory$rdmux[0][8][4]$b$10111 [18] 2'00 $memory\instruction_memory$rdmux[0][8][4]$b$10111 [2] 3'000 $memory\instruction_memory$rdmux[0][8][4]$b$10111 [2] 3'011 }
  Optimizing cells in module \instruction_memory.
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][16]$10145:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][16]$a$10146, B=$memory\instruction_memory$rdmux[0][8][16]$b$10147, Y=$memory\instruction_memory$rdmux[0][7][8]$a$9738
      New ports: A={ $memory\instruction_memory$rdmux[0][8][16]$a$10146 [26] $memory\instruction_memory$rdmux[0][8][16]$a$10146 [26] $memory\instruction_memory$rdmux[0][8][16]$a$10146 [26:25] 1'0 $memory\instruction_memory$rdmux[0][8][16]$a$10146 [23:21] $memory\instruction_memory$rdmux[0][8][16]$a$10146 [5] 1'1 $memory\instruction_memory$rdmux[0][8][16]$a$10146 [16:15] 1'0 $memory\instruction_memory$rdmux[0][8][16]$a$10146 [13:12] 1'1 $memory\instruction_memory$rdmux[0][8][16]$a$10146 [8:7] 1'0 $memory\instruction_memory$rdmux[0][8][16]$a$10146 [5:4] }, B={ $memory\instruction_memory$rdmux[0][8][16]$b$10147 [30] $memory\instruction_memory$rdmux[0][8][16]$b$10147 [27:20] $memory\instruction_memory$rdmux[0][8][16]$b$10147 [18] $memory\instruction_memory$rdmux[0][8][16]$b$10147 [16:15] $memory\instruction_memory$rdmux[0][8][16]$b$10147 [12] $memory\instruction_memory$rdmux[0][8][16]$b$10147 [13:12] $memory\instruction_memory$rdmux[0][8][16]$b$10147 [9:4] }, Y={ $memory\instruction_memory$rdmux[0][7][8]$a$9738 [30] $memory\instruction_memory$rdmux[0][7][8]$a$9738 [27:20] $memory\instruction_memory$rdmux[0][7][8]$a$9738 [18] $memory\instruction_memory$rdmux[0][7][8]$a$9738 [16:12] $memory\instruction_memory$rdmux[0][7][8]$a$9738 [9:4] }
      New connections: { $memory\instruction_memory$rdmux[0][7][8]$a$9738 [31] $memory\instruction_memory$rdmux[0][7][8]$a$9738 [29:28] $memory\instruction_memory$rdmux[0][7][8]$a$9738 [19] $memory\instruction_memory$rdmux[0][7][8]$a$9738 [17] $memory\instruction_memory$rdmux[0][7][8]$a$9738 [11:10] $memory\instruction_memory$rdmux[0][7][8]$a$9738 [3:0] } = { $memory\instruction_memory$rdmux[0][7][8]$a$9738 [27] $memory\instruction_memory$rdmux[0][7][8]$a$9738 [27] $memory\instruction_memory$rdmux[0][7][8]$a$9738 [27] 1'0 $memory\instruction_memory$rdmux[0][7][8]$a$9738 [16] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][17]$10148:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][17]$a$10149, B=$memory\instruction_memory$rdmux[0][8][17]$b$10150, Y=$memory\instruction_memory$rdmux[0][7][8]$b$9739
      New ports: A={ $memory\instruction_memory$rdmux[0][8][17]$a$10149 [30] $memory\instruction_memory$rdmux[0][8][17]$a$10149 [13] $memory\instruction_memory$rdmux[0][8][17]$a$10149 [26:25] $memory\instruction_memory$rdmux[0][8][17]$a$10149 [2] $memory\instruction_memory$rdmux[0][8][17]$a$10149 [23:20] $memory\instruction_memory$rdmux[0][8][17]$a$10149 [4] $memory\instruction_memory$rdmux[0][8][17]$a$10149 [4] $memory\instruction_memory$rdmux[0][8][17]$a$10149 [12] $memory\instruction_memory$rdmux[0][8][17]$a$10149 [14:7] $memory\instruction_memory$rdmux[0][8][17]$a$10149 [5:4] $memory\instruction_memory$rdmux[0][8][17]$a$10149 [2] }, B={ $memory\instruction_memory$rdmux[0][8][17]$b$10150 [30] $memory\instruction_memory$rdmux[0][8][17]$b$10150 [26] $memory\instruction_memory$rdmux[0][8][17]$b$10150 [26:22] $memory\instruction_memory$rdmux[0][8][17]$b$10150 [4] $memory\instruction_memory$rdmux[0][8][17]$b$10150 [20] $memory\instruction_memory$rdmux[0][8][17]$b$10150 [17:15] 1'0 $memory\instruction_memory$rdmux[0][8][17]$b$10150 [13:12] 3'011 $memory\instruction_memory$rdmux[0][8][17]$b$10150 [8:7] $memory\instruction_memory$rdmux[0][8][17]$b$10150 [5:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][7][8]$b$9739 [30] $memory\instruction_memory$rdmux[0][7][8]$b$9739 [27:20] $memory\instruction_memory$rdmux[0][7][8]$b$9739 [17:7] $memory\instruction_memory$rdmux[0][7][8]$b$9739 [5:4] $memory\instruction_memory$rdmux[0][7][8]$b$9739 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][8]$b$9739 [31] $memory\instruction_memory$rdmux[0][7][8]$b$9739 [29:28] $memory\instruction_memory$rdmux[0][7][8]$b$9739 [19:18] $memory\instruction_memory$rdmux[0][7][8]$b$9739 [6] $memory\instruction_memory$rdmux[0][7][8]$b$9739 [3] $memory\instruction_memory$rdmux[0][7][8]$b$9739 [1:0] } = { $memory\instruction_memory$rdmux[0][7][8]$b$9739 [27] $memory\instruction_memory$rdmux[0][7][8]$b$9739 [27] $memory\instruction_memory$rdmux[0][7][8]$b$9739 [27] 1'0 $memory\instruction_memory$rdmux[0][7][8]$b$9739 [9] $memory\instruction_memory$rdmux[0][7][8]$b$9739 [2] $memory\instruction_memory$rdmux[0][7][8]$b$9739 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][18]$10151:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][18]$a$10152, B=$memory\instruction_memory$rdmux[0][8][18]$b$10153, Y=$memory\instruction_memory$rdmux[0][7][9]$a$9741
      New ports: A={ $memory\instruction_memory$rdmux[0][8][18]$a$10152 [26] $memory\instruction_memory$rdmux[0][8][18]$a$10152 [26:25] 1'0 $memory\instruction_memory$rdmux[0][8][18]$a$10152 [23:20] 1'1 $memory\instruction_memory$rdmux[0][8][18]$a$10152 [16:15] 1'0 $memory\instruction_memory$rdmux[0][8][18]$a$10152 [13:12] $memory\instruction_memory$rdmux[0][8][18]$a$10152 [8] $memory\instruction_memory$rdmux[0][8][18]$a$10152 [8] $memory\instruction_memory$rdmux[0][8][18]$a$10152 [8:7] 1'0 $memory\instruction_memory$rdmux[0][8][18]$a$10152 [5:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][8][18]$b$10153 [27:20] $memory\instruction_memory$rdmux[0][8][18]$b$10153 [18] $memory\instruction_memory$rdmux[0][8][18]$b$10153 [12] $memory\instruction_memory$rdmux[0][8][18]$b$10153 [12] $memory\instruction_memory$rdmux[0][8][18]$b$10153 [14:12] $memory\instruction_memory$rdmux[0][8][18]$b$10153 [10:4] $memory\instruction_memory$rdmux[0][8][18]$b$10153 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][9]$a$9741 [27:20] $memory\instruction_memory$rdmux[0][7][9]$a$9741 [18] $memory\instruction_memory$rdmux[0][7][9]$a$9741 [16:12] $memory\instruction_memory$rdmux[0][7][9]$a$9741 [10:4] $memory\instruction_memory$rdmux[0][7][9]$a$9741 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][9]$a$9741 [31:28] $memory\instruction_memory$rdmux[0][7][9]$a$9741 [19] $memory\instruction_memory$rdmux[0][7][9]$a$9741 [17] $memory\instruction_memory$rdmux[0][7][9]$a$9741 [11] $memory\instruction_memory$rdmux[0][7][9]$a$9741 [3] $memory\instruction_memory$rdmux[0][7][9]$a$9741 [1:0] } = { $memory\instruction_memory$rdmux[0][7][9]$a$9741 [27] $memory\instruction_memory$rdmux[0][7][9]$a$9741 [27] $memory\instruction_memory$rdmux[0][7][9]$a$9741 [27] $memory\instruction_memory$rdmux[0][7][9]$a$9741 [27] 1'0 $memory\instruction_memory$rdmux[0][7][9]$a$9741 [16] 1'0 $memory\instruction_memory$rdmux[0][7][9]$a$9741 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][19]$10154:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][19]$a$10155, B=$memory\instruction_memory$rdmux[0][8][19]$b$10156, Y=$memory\instruction_memory$rdmux[0][7][9]$b$9742
      New ports: A={ $memory\instruction_memory$rdmux[0][8][19]$a$10155 [26] $memory\instruction_memory$rdmux[0][8][19]$a$10155 [26:25] 1'0 $memory\instruction_memory$rdmux[0][8][19]$a$10155 [23:20] 1'1 $memory\instruction_memory$rdmux[0][8][19]$a$10155 [17:15] $memory\instruction_memory$rdmux[0][8][19]$a$10155 [13:12] $memory\instruction_memory$rdmux[0][8][19]$a$10155 [9] $memory\instruction_memory$rdmux[0][8][19]$a$10155 [9:7] 1'0 $memory\instruction_memory$rdmux[0][8][19]$a$10155 [5:4] }, B={ $memory\instruction_memory$rdmux[0][8][19]$b$10156 [27:24] $memory\instruction_memory$rdmux[0][8][19]$b$10156 [22] $memory\instruction_memory$rdmux[0][8][19]$b$10156 [22:20] $memory\instruction_memory$rdmux[0][8][19]$b$10156 [18] $memory\instruction_memory$rdmux[0][8][19]$b$10156 [15] $memory\instruction_memory$rdmux[0][8][19]$b$10156 [16:15] $memory\instruction_memory$rdmux[0][8][19]$b$10156 [13] $memory\instruction_memory$rdmux[0][8][19]$b$10156 [6] $memory\instruction_memory$rdmux[0][8][19]$b$10156 [10:4] }, Y={ $memory\instruction_memory$rdmux[0][7][9]$b$9742 [27:20] $memory\instruction_memory$rdmux[0][7][9]$b$9742 [18:15] $memory\instruction_memory$rdmux[0][7][9]$b$9742 [13:12] $memory\instruction_memory$rdmux[0][7][9]$b$9742 [10:4] }
      New connections: { $memory\instruction_memory$rdmux[0][7][9]$b$9742 [31:28] $memory\instruction_memory$rdmux[0][7][9]$b$9742 [19] $memory\instruction_memory$rdmux[0][7][9]$b$9742 [14] $memory\instruction_memory$rdmux[0][7][9]$b$9742 [11] $memory\instruction_memory$rdmux[0][7][9]$b$9742 [3:0] } = { $memory\instruction_memory$rdmux[0][7][9]$b$9742 [27] $memory\instruction_memory$rdmux[0][7][9]$b$9742 [27] $memory\instruction_memory$rdmux[0][7][9]$b$9742 [27] $memory\instruction_memory$rdmux[0][7][9]$b$9742 [27] 1'0 $memory\instruction_memory$rdmux[0][7][9]$b$9742 [6] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][1]$10100:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][1]$a$10101, B=$memory\instruction_memory$rdmux[0][8][1]$b$10102, Y=$memory\instruction_memory$rdmux[0][7][0]$b$9715
      New ports: A={ $memory\instruction_memory$rdmux[0][8][1]$a$10101 [26:25] $memory\instruction_memory$rdmux[0][8][1]$a$10101 [23:21] $memory\instruction_memory$rdmux[0][8][1]$a$10101 [16:15] $memory\instruction_memory$rdmux[0][8][1]$a$10101 [13:12] $memory\instruction_memory$rdmux[0][8][1]$a$10101 [8:4] }, B={ $memory\instruction_memory$rdmux[0][8][1]$b$10102 [26:25] $memory\instruction_memory$rdmux[0][8][1]$b$10102 [23:21] $memory\instruction_memory$rdmux[0][8][1]$b$10102 [16:15] $memory\instruction_memory$rdmux[0][8][1]$b$10102 [13:12] $memory\instruction_memory$rdmux[0][8][1]$b$10102 [8:7] 1'0 $memory\instruction_memory$rdmux[0][8][1]$b$10102 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][7][0]$b$9715 [26:25] $memory\instruction_memory$rdmux[0][7][0]$b$9715 [23:21] $memory\instruction_memory$rdmux[0][7][0]$b$9715 [16:15] $memory\instruction_memory$rdmux[0][7][0]$b$9715 [13:12] $memory\instruction_memory$rdmux[0][7][0]$b$9715 [8:4] }
      New connections: { $memory\instruction_memory$rdmux[0][7][0]$b$9715 [31:27] $memory\instruction_memory$rdmux[0][7][0]$b$9715 [24] $memory\instruction_memory$rdmux[0][7][0]$b$9715 [20:17] $memory\instruction_memory$rdmux[0][7][0]$b$9715 [14] $memory\instruction_memory$rdmux[0][7][0]$b$9715 [11:9] $memory\instruction_memory$rdmux[0][7][0]$b$9715 [3:0] } = { $memory\instruction_memory$rdmux[0][7][0]$b$9715 [26] $memory\instruction_memory$rdmux[0][7][0]$b$9715 [26] $memory\instruction_memory$rdmux[0][7][0]$b$9715 [26] $memory\instruction_memory$rdmux[0][7][0]$b$9715 [26] $memory\instruction_memory$rdmux[0][7][0]$b$9715 [26] 1'0 $memory\instruction_memory$rdmux[0][7][0]$b$9715 [5] 2'01 $memory\instruction_memory$rdmux[0][7][0]$b$9715 [16] $memory\instruction_memory$rdmux[0][7][0]$b$9715 [6] $memory\instruction_memory$rdmux[0][7][0]$b$9715 [6] 6'110011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][20]$10157:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][20]$a$10158, B=$memory\instruction_memory$rdmux[0][8][20]$b$10159, Y=$memory\instruction_memory$rdmux[0][7][10]$a$9744
      New ports: A={ $memory\instruction_memory$rdmux[0][8][20]$a$10158 [31] $memory\instruction_memory$rdmux[0][8][20]$a$10158 [25] $memory\instruction_memory$rdmux[0][8][20]$a$10158 [27:23] 2'00 $memory\instruction_memory$rdmux[0][8][20]$a$10158 [20] 2'00 $memory\instruction_memory$rdmux[0][8][20]$a$10158 [16] $memory\instruction_memory$rdmux[0][8][20]$a$10158 [6] $memory\instruction_memory$rdmux[0][8][20]$a$10158 [13] 1'0 $memory\instruction_memory$rdmux[0][8][20]$a$10158 [10:4] 1'0 $memory\instruction_memory$rdmux[0][8][20]$a$10158 [2] }, B={ $memory\instruction_memory$rdmux[0][8][20]$b$10159 [26] $memory\instruction_memory$rdmux[0][8][20]$b$10159 [26] $memory\instruction_memory$rdmux[0][8][20]$b$10159 [26] $memory\instruction_memory$rdmux[0][8][20]$b$10159 [26:20] $memory\instruction_memory$rdmux[0][8][20]$b$10159 [18] $memory\instruction_memory$rdmux[0][8][20]$b$10159 [15] $memory\instruction_memory$rdmux[0][8][20]$b$10159 [15] $memory\instruction_memory$rdmux[0][8][20]$b$10159 [15] $memory\instruction_memory$rdmux[0][8][20]$b$10159 [13] $memory\instruction_memory$rdmux[0][8][20]$b$10159 [11:9] $memory\instruction_memory$rdmux[0][8][20]$b$10159 [7] $memory\instruction_memory$rdmux[0][8][20]$b$10159 [7] $memory\instruction_memory$rdmux[0][8][20]$b$10159 [2] $memory\instruction_memory$rdmux[0][8][20]$b$10159 [5:4] $memory\instruction_memory$rdmux[0][8][20]$b$10159 [2] $memory\instruction_memory$rdmux[0][8][20]$b$10159 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][10]$a$9744 [31] $memory\instruction_memory$rdmux[0][7][10]$a$9744 [29] $memory\instruction_memory$rdmux[0][7][10]$a$9744 [27:20] $memory\instruction_memory$rdmux[0][7][10]$a$9744 [18:15] $memory\instruction_memory$rdmux[0][7][10]$a$9744 [13] $memory\instruction_memory$rdmux[0][7][10]$a$9744 [11:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][10]$a$9744 [30] $memory\instruction_memory$rdmux[0][7][10]$a$9744 [28] $memory\instruction_memory$rdmux[0][7][10]$a$9744 [19] $memory\instruction_memory$rdmux[0][7][10]$a$9744 [14] $memory\instruction_memory$rdmux[0][7][10]$a$9744 [12] $memory\instruction_memory$rdmux[0][7][10]$a$9744 [1:0] } = { $memory\instruction_memory$rdmux[0][7][10]$a$9744 [29] $memory\instruction_memory$rdmux[0][7][10]$a$9744 [27] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][21]$10160:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][21]$a$10161, B=$memory\instruction_memory$rdmux[0][8][21]$b$10162, Y=$memory\instruction_memory$rdmux[0][7][10]$b$9745
      New ports: A={ $memory\instruction_memory$rdmux[0][8][21]$a$10161 [30] $memory\instruction_memory$rdmux[0][8][21]$a$10161 [28] $memory\instruction_memory$rdmux[0][8][21]$a$10161 [10] $memory\instruction_memory$rdmux[0][8][21]$a$10161 [25:21] $memory\instruction_memory$rdmux[0][8][21]$a$10161 [4] $memory\instruction_memory$rdmux[0][8][21]$a$10161 [18] $memory\instruction_memory$rdmux[0][8][21]$a$10161 [15] $memory\instruction_memory$rdmux[0][8][21]$a$10161 [13:12] $memory\instruction_memory$rdmux[0][8][21]$a$10161 [10:4] $memory\instruction_memory$rdmux[0][8][21]$a$10161 [2] }, B={ $memory\instruction_memory$rdmux[0][8][21]$b$10162 [23] $memory\instruction_memory$rdmux[0][8][21]$b$10162 [26] $memory\instruction_memory$rdmux[0][8][21]$b$10162 [26:23] $memory\instruction_memory$rdmux[0][8][21]$b$10162 [21] $memory\instruction_memory$rdmux[0][8][21]$b$10162 [21:20] $memory\instruction_memory$rdmux[0][8][21]$b$10162 [18] $memory\instruction_memory$rdmux[0][8][21]$b$10162 [15] $memory\instruction_memory$rdmux[0][8][21]$b$10162 [13] $memory\instruction_memory$rdmux[0][8][21]$b$10162 [6] $memory\instruction_memory$rdmux[0][8][21]$b$10162 [10:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][7][10]$b$9745 [30] $memory\instruction_memory$rdmux[0][7][10]$b$9745 [28] $memory\instruction_memory$rdmux[0][7][10]$b$9745 [26:20] $memory\instruction_memory$rdmux[0][7][10]$b$9745 [18] $memory\instruction_memory$rdmux[0][7][10]$b$9745 [15] $memory\instruction_memory$rdmux[0][7][10]$b$9745 [13:12] $memory\instruction_memory$rdmux[0][7][10]$b$9745 [10:4] $memory\instruction_memory$rdmux[0][7][10]$b$9745 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][10]$b$9745 [31] $memory\instruction_memory$rdmux[0][7][10]$b$9745 [29] $memory\instruction_memory$rdmux[0][7][10]$b$9745 [27] $memory\instruction_memory$rdmux[0][7][10]$b$9745 [19] $memory\instruction_memory$rdmux[0][7][10]$b$9745 [17:16] $memory\instruction_memory$rdmux[0][7][10]$b$9745 [14] $memory\instruction_memory$rdmux[0][7][10]$b$9745 [11] $memory\instruction_memory$rdmux[0][7][10]$b$9745 [3] $memory\instruction_memory$rdmux[0][7][10]$b$9745 [1:0] } = { $memory\instruction_memory$rdmux[0][7][10]$b$9745 [30] $memory\instruction_memory$rdmux[0][7][10]$b$9745 [28] $memory\instruction_memory$rdmux[0][7][10]$b$9745 [26] 1'0 $memory\instruction_memory$rdmux[0][7][10]$b$9745 [15] $memory\instruction_memory$rdmux[0][7][10]$b$9745 [15] $memory\instruction_memory$rdmux[0][7][10]$b$9745 [12] 1'0 $memory\instruction_memory$rdmux[0][7][10]$b$9745 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][22]$10163:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][22]$a$10164, B=$memory\instruction_memory$rdmux[0][8][22]$b$10165, Y=$memory\instruction_memory$rdmux[0][7][11]$a$9747
      New ports: A={ $memory\instruction_memory$rdmux[0][8][22]$a$10164 [31] $memory\instruction_memory$rdmux[0][8][22]$a$10164 [29] $memory\instruction_memory$rdmux[0][8][22]$a$10164 [29] $memory\instruction_memory$rdmux[0][8][22]$a$10164 [26] $memory\instruction_memory$rdmux[0][8][22]$a$10164 [26:24] $memory\instruction_memory$rdmux[0][8][22]$a$10164 [22] $memory\instruction_memory$rdmux[0][8][22]$a$10164 [22:20] $memory\instruction_memory$rdmux[0][8][22]$a$10164 [18] $memory\instruction_memory$rdmux[0][8][22]$a$10164 [16:15] $memory\instruction_memory$rdmux[0][8][22]$a$10164 [13] $memory\instruction_memory$rdmux[0][8][22]$a$10164 [11] $memory\instruction_memory$rdmux[0][8][22]$a$10164 [9:7] $memory\instruction_memory$rdmux[0][8][22]$a$10164 [5:4] 1'0 $memory\instruction_memory$rdmux[0][8][22]$a$10164 [2] }, B={ $memory\instruction_memory$rdmux[0][8][22]$b$10165 [31:28] $memory\instruction_memory$rdmux[0][8][22]$b$10165 [9] $memory\instruction_memory$rdmux[0][8][22]$b$10165 [24] $memory\instruction_memory$rdmux[0][8][22]$b$10165 [24:21] $memory\instruction_memory$rdmux[0][8][22]$b$10165 [2] 1'1 $memory\instruction_memory$rdmux[0][8][22]$b$10165 [16:15] $memory\instruction_memory$rdmux[0][8][22]$b$10165 [2] 1'0 $memory\instruction_memory$rdmux[0][8][22]$b$10165 [9] $memory\instruction_memory$rdmux[0][8][22]$b$10165 [4] $memory\instruction_memory$rdmux[0][8][22]$b$10165 [7] $memory\instruction_memory$rdmux[0][8][22]$b$10165 [2] $memory\instruction_memory$rdmux[0][8][22]$b$10165 [4:2] }, Y={ $memory\instruction_memory$rdmux[0][7][11]$a$9747 [31:28] $memory\instruction_memory$rdmux[0][7][11]$a$9747 [26:20] $memory\instruction_memory$rdmux[0][7][11]$a$9747 [18] $memory\instruction_memory$rdmux[0][7][11]$a$9747 [16:15] $memory\instruction_memory$rdmux[0][7][11]$a$9747 [13] $memory\instruction_memory$rdmux[0][7][11]$a$9747 [11] $memory\instruction_memory$rdmux[0][7][11]$a$9747 [9:7] $memory\instruction_memory$rdmux[0][7][11]$a$9747 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][11]$a$9747 [27] $memory\instruction_memory$rdmux[0][7][11]$a$9747 [19] $memory\instruction_memory$rdmux[0][7][11]$a$9747 [17] $memory\instruction_memory$rdmux[0][7][11]$a$9747 [14] $memory\instruction_memory$rdmux[0][7][11]$a$9747 [12] $memory\instruction_memory$rdmux[0][7][11]$a$9747 [10] $memory\instruction_memory$rdmux[0][7][11]$a$9747 [6] $memory\instruction_memory$rdmux[0][7][11]$a$9747 [1:0] } = { $memory\instruction_memory$rdmux[0][7][11]$a$9747 [26] $memory\instruction_memory$rdmux[0][7][11]$a$9747 [2] $memory\instruction_memory$rdmux[0][7][11]$a$9747 [16] $memory\instruction_memory$rdmux[0][7][11]$a$9747 [2] $memory\instruction_memory$rdmux[0][7][11]$a$9747 [2] $memory\instruction_memory$rdmux[0][7][11]$a$9747 [4:3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][23]$10166:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][23]$a$10167, B=$memory\instruction_memory$rdmux[0][8][23]$b$10168, Y=$memory\instruction_memory$rdmux[0][7][11]$b$9748
      New ports: A={ $memory\instruction_memory$rdmux[0][8][23]$a$10167 [31:29] $memory\instruction_memory$rdmux[0][8][23]$a$10167 [27:26] $memory\instruction_memory$rdmux[0][8][23]$a$10167 [24] $memory\instruction_memory$rdmux[0][8][23]$a$10167 [24] $memory\instruction_memory$rdmux[0][8][23]$a$10167 [22:21] $memory\instruction_memory$rdmux[0][8][23]$a$10167 [16:15] $memory\instruction_memory$rdmux[0][8][23]$a$10167 [9] $memory\instruction_memory$rdmux[0][8][23]$a$10167 [7] $memory\instruction_memory$rdmux[0][8][23]$a$10167 [5:2] }, B={ $memory\instruction_memory$rdmux[0][8][23]$b$10168 [26] $memory\instruction_memory$rdmux[0][8][23]$b$10168 [30] $memory\instruction_memory$rdmux[0][8][23]$b$10168 [24] $memory\instruction_memory$rdmux[0][8][23]$b$10168 [27:24] $memory\instruction_memory$rdmux[0][8][23]$b$10168 [22:21] $memory\instruction_memory$rdmux[0][8][23]$b$10168 [16:15] $memory\instruction_memory$rdmux[0][8][23]$b$10168 [9] $memory\instruction_memory$rdmux[0][8][23]$b$10168 [7] $memory\instruction_memory$rdmux[0][8][23]$b$10168 [5:2] }, Y={ $memory\instruction_memory$rdmux[0][7][11]$b$9748 [31:29] $memory\instruction_memory$rdmux[0][7][11]$b$9748 [27:24] $memory\instruction_memory$rdmux[0][7][11]$b$9748 [22:21] $memory\instruction_memory$rdmux[0][7][11]$b$9748 [16:15] $memory\instruction_memory$rdmux[0][7][11]$b$9748 [9] $memory\instruction_memory$rdmux[0][7][11]$b$9748 [7] $memory\instruction_memory$rdmux[0][7][11]$b$9748 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][11]$b$9748 [28] $memory\instruction_memory$rdmux[0][7][11]$b$9748 [23] $memory\instruction_memory$rdmux[0][7][11]$b$9748 [20:17] $memory\instruction_memory$rdmux[0][7][11]$b$9748 [14:10] $memory\instruction_memory$rdmux[0][7][11]$b$9748 [8] $memory\instruction_memory$rdmux[0][7][11]$b$9748 [6] $memory\instruction_memory$rdmux[0][7][11]$b$9748 [1:0] } = { $memory\instruction_memory$rdmux[0][7][11]$b$9748 [27] $memory\instruction_memory$rdmux[0][7][11]$b$9748 [22] $memory\instruction_memory$rdmux[0][7][11]$b$9748 [5] $memory\instruction_memory$rdmux[0][7][11]$b$9748 [2] 1'1 $memory\instruction_memory$rdmux[0][7][11]$b$9748 [16] $memory\instruction_memory$rdmux[0][7][11]$b$9748 [2] $memory\instruction_memory$rdmux[0][7][11]$b$9748 [2] $memory\instruction_memory$rdmux[0][7][11]$b$9748 [2] 1'0 $memory\instruction_memory$rdmux[0][7][11]$b$9748 [4] $memory\instruction_memory$rdmux[0][7][11]$b$9748 [4:3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][24]$10169:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][24]$a$10170, B=$memory\instruction_memory$rdmux[0][8][24]$b$10171, Y=$memory\instruction_memory$rdmux[0][7][12]$a$9750
      New ports: A={ $memory\instruction_memory$rdmux[0][8][24]$a$10170 [31] $memory\instruction_memory$rdmux[0][8][24]$a$10170 [26] $memory\instruction_memory$rdmux[0][8][24]$a$10170 [24] $memory\instruction_memory$rdmux[0][8][24]$a$10170 [26] $memory\instruction_memory$rdmux[0][8][24]$a$10170 [26] $memory\instruction_memory$rdmux[0][8][24]$a$10170 [26:24] $memory\instruction_memory$rdmux[0][8][24]$a$10170 [22:21] $memory\instruction_memory$rdmux[0][8][24]$a$10170 [5] 1'1 $memory\instruction_memory$rdmux[0][8][24]$a$10170 [17:15] $memory\instruction_memory$rdmux[0][8][24]$a$10170 [2] $memory\instruction_memory$rdmux[0][8][24]$a$10170 [2] $memory\instruction_memory$rdmux[0][8][24]$a$10170 [4] $memory\instruction_memory$rdmux[0][8][24]$a$10170 [9:7] $memory\instruction_memory$rdmux[0][8][24]$a$10170 [5:2] }, B={ $memory\instruction_memory$rdmux[0][8][24]$b$10171 [24] $memory\instruction_memory$rdmux[0][8][24]$b$10171 [24] $memory\instruction_memory$rdmux[0][8][24]$b$10171 [26] $memory\instruction_memory$rdmux[0][8][24]$b$10171 [8] $memory\instruction_memory$rdmux[0][8][24]$b$10171 [27:24] $memory\instruction_memory$rdmux[0][8][24]$b$10171 [17] $memory\instruction_memory$rdmux[0][8][24]$b$10171 [20] $memory\instruction_memory$rdmux[0][8][24]$b$10171 [20] $memory\instruction_memory$rdmux[0][8][24]$b$10171 [10] $memory\instruction_memory$rdmux[0][8][24]$b$10171 [17:15] $memory\instruction_memory$rdmux[0][8][24]$b$10171 [13:12] $memory\instruction_memory$rdmux[0][8][24]$b$10171 [10] $memory\instruction_memory$rdmux[0][8][24]$b$10171 [4] $memory\instruction_memory$rdmux[0][8][24]$b$10171 [8:7] $memory\instruction_memory$rdmux[0][8][24]$b$10171 [5:2] }, Y={ $memory\instruction_memory$rdmux[0][7][12]$a$9750 [31:24] $memory\instruction_memory$rdmux[0][7][12]$a$9750 [22:20] $memory\instruction_memory$rdmux[0][7][12]$a$9750 [18:15] $memory\instruction_memory$rdmux[0][7][12]$a$9750 [13:12] $memory\instruction_memory$rdmux[0][7][12]$a$9750 [10:7] $memory\instruction_memory$rdmux[0][7][12]$a$9750 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][12]$a$9750 [23] $memory\instruction_memory$rdmux[0][7][12]$a$9750 [19] $memory\instruction_memory$rdmux[0][7][12]$a$9750 [14] $memory\instruction_memory$rdmux[0][7][12]$a$9750 [11] $memory\instruction_memory$rdmux[0][7][12]$a$9750 [6] $memory\instruction_memory$rdmux[0][7][12]$a$9750 [1:0] } = { $memory\instruction_memory$rdmux[0][7][12]$a$9750 [22] $memory\instruction_memory$rdmux[0][7][12]$a$9750 [12] $memory\instruction_memory$rdmux[0][7][12]$a$9750 [12] 1'0 $memory\instruction_memory$rdmux[0][7][12]$a$9750 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][12]$10133:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][12]$a$10134, B=$memory\instruction_memory$rdmux[0][8][12]$b$10135, Y=$memory\instruction_memory$rdmux[0][7][6]$a$9732
      New ports: A={ $memory\instruction_memory$rdmux[0][8][12]$a$10134 [13] $memory\instruction_memory$rdmux[0][8][12]$a$10134 [27] $memory\instruction_memory$rdmux[0][8][12]$a$10134 [13] $memory\instruction_memory$rdmux[0][8][12]$a$10134 [25:22] $memory\instruction_memory$rdmux[0][8][12]$a$10134 [4] $memory\instruction_memory$rdmux[0][8][12]$a$10134 [20] $memory\instruction_memory$rdmux[0][8][12]$a$10134 [18] $memory\instruction_memory$rdmux[0][8][12]$a$10134 [4] $memory\instruction_memory$rdmux[0][8][12]$a$10134 [4] $memory\instruction_memory$rdmux[0][8][12]$a$10134 [12] $memory\instruction_memory$rdmux[0][8][12]$a$10134 [13:7] $memory\instruction_memory$rdmux[0][8][12]$a$10134 [5:4] $memory\instruction_memory$rdmux[0][8][12]$a$10134 [2] $memory\instruction_memory$rdmux[0][8][12]$a$10134 [2] }, B={ $memory\instruction_memory$rdmux[0][8][12]$b$10135 [28] $memory\instruction_memory$rdmux[0][8][12]$b$10135 [25] $memory\instruction_memory$rdmux[0][8][12]$b$10135 [25] $memory\instruction_memory$rdmux[0][8][12]$b$10135 [25] 1'0 $memory\instruction_memory$rdmux[0][8][12]$b$10135 [22] $memory\instruction_memory$rdmux[0][8][12]$b$10135 [22] $memory\instruction_memory$rdmux[0][8][12]$b$10135 [15] 1'0 $memory\instruction_memory$rdmux[0][8][12]$b$10135 [18:15] $memory\instruction_memory$rdmux[0][8][12]$b$10135 [13:12] 1'0 $memory\instruction_memory$rdmux[0][8][12]$b$10135 [9] $memory\instruction_memory$rdmux[0][8][12]$b$10135 [9:7] $memory\instruction_memory$rdmux[0][8][12]$b$10135 [5:4] 1'0 $memory\instruction_memory$rdmux[0][8][12]$b$10135 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][6]$a$9732 [28:20] $memory\instruction_memory$rdmux[0][7][6]$a$9732 [18:15] $memory\instruction_memory$rdmux[0][7][6]$a$9732 [13:7] $memory\instruction_memory$rdmux[0][7][6]$a$9732 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][6]$a$9732 [31:29] $memory\instruction_memory$rdmux[0][7][6]$a$9732 [19] $memory\instruction_memory$rdmux[0][7][6]$a$9732 [14] $memory\instruction_memory$rdmux[0][7][6]$a$9732 [6] $memory\instruction_memory$rdmux[0][7][6]$a$9732 [1:0] } = { $memory\instruction_memory$rdmux[0][7][6]$a$9732 [26] $memory\instruction_memory$rdmux[0][7][6]$a$9732 [26] $memory\instruction_memory$rdmux[0][7][6]$a$9732 [26] 2'00 $memory\instruction_memory$rdmux[0][7][6]$a$9732 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][25]$10172:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][25]$a$10173, B=$memory\instruction_memory$rdmux[0][8][25]$b$10174, Y=$memory\instruction_memory$rdmux[0][7][12]$b$9751
      New ports: A={ $memory\instruction_memory$rdmux[0][8][25]$a$10173 [31] $memory\instruction_memory$rdmux[0][8][25]$a$10173 [26] $memory\instruction_memory$rdmux[0][8][25]$a$10173 [24] $memory\instruction_memory$rdmux[0][8][25]$a$10173 [27] $memory\instruction_memory$rdmux[0][8][25]$a$10173 [27:26] $memory\instruction_memory$rdmux[0][8][25]$a$10173 [24] $memory\instruction_memory$rdmux[0][8][25]$a$10173 [24] $memory\instruction_memory$rdmux[0][8][25]$a$10173 [22] $memory\instruction_memory$rdmux[0][8][25]$a$10173 [22] $memory\instruction_memory$rdmux[0][8][25]$a$10173 [5] $memory\instruction_memory$rdmux[0][8][25]$a$10173 [5] 1'1 $memory\instruction_memory$rdmux[0][8][25]$a$10173 [17:15] $memory\instruction_memory$rdmux[0][8][25]$a$10173 [2] $memory\instruction_memory$rdmux[0][8][25]$a$10173 [2] 2'01 $memory\instruction_memory$rdmux[0][8][25]$a$10173 [9] 1'1 $memory\instruction_memory$rdmux[0][8][25]$a$10173 [7] 1'0 $memory\instruction_memory$rdmux[0][8][25]$a$10173 [5] 2'10 $memory\instruction_memory$rdmux[0][8][25]$a$10173 [2] }, B={ $memory\instruction_memory$rdmux[0][8][25]$b$10174 [13] $memory\instruction_memory$rdmux[0][8][25]$b$10174 [28] $memory\instruction_memory$rdmux[0][8][25]$b$10174 [13] $memory\instruction_memory$rdmux[0][8][25]$b$10174 [28] $memory\instruction_memory$rdmux[0][8][25]$b$10174 [26] $memory\instruction_memory$rdmux[0][8][25]$b$10174 [26:20] $memory\instruction_memory$rdmux[0][8][25]$b$10174 [18] $memory\instruction_memory$rdmux[0][8][25]$b$10174 [16] $memory\instruction_memory$rdmux[0][8][25]$b$10174 [16:15] $memory\instruction_memory$rdmux[0][8][25]$b$10174 [13:2] }, Y={ $memory\instruction_memory$rdmux[0][7][12]$b$9751 [31:20] $memory\instruction_memory$rdmux[0][7][12]$b$9751 [18:15] $memory\instruction_memory$rdmux[0][7][12]$b$9751 [13:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][12]$b$9751 [19] $memory\instruction_memory$rdmux[0][7][12]$b$9751 [14] $memory\instruction_memory$rdmux[0][7][12]$b$9751 [1:0] } = { $memory\instruction_memory$rdmux[0][7][12]$b$9751 [2] $memory\instruction_memory$rdmux[0][7][12]$b$9751 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][26]$10175:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][26]$a$10176, B=$memory\instruction_memory$rdmux[0][8][26]$b$10177, Y=$memory\instruction_memory$rdmux[0][7][13]$a$9753
      New ports: A={ $memory\instruction_memory$rdmux[0][8][26]$a$10176 [25] $memory\instruction_memory$rdmux[0][8][26]$a$10176 [30] $memory\instruction_memory$rdmux[0][8][26]$a$10176 [25] $memory\instruction_memory$rdmux[0][8][26]$a$10176 [27] $memory\instruction_memory$rdmux[0][8][26]$a$10176 [27] $memory\instruction_memory$rdmux[0][8][26]$a$10176 [24] $memory\instruction_memory$rdmux[0][8][26]$a$10176 [25:23] $memory\instruction_memory$rdmux[0][8][26]$a$10176 [21] $memory\instruction_memory$rdmux[0][8][26]$a$10176 [21:20] $memory\instruction_memory$rdmux[0][8][26]$a$10176 [18:15] $memory\instruction_memory$rdmux[0][8][26]$a$10176 [12] $memory\instruction_memory$rdmux[0][8][26]$a$10176 [12] $memory\instruction_memory$rdmux[0][8][26]$a$10176 [12] 1'0 $memory\instruction_memory$rdmux[0][8][26]$a$10176 [9] $memory\instruction_memory$rdmux[0][8][26]$a$10176 [4] $memory\instruction_memory$rdmux[0][8][26]$a$10176 [7] $memory\instruction_memory$rdmux[0][8][26]$a$10176 [2] $memory\instruction_memory$rdmux[0][8][26]$a$10176 [5:4] $memory\instruction_memory$rdmux[0][8][26]$a$10176 [2] $memory\instruction_memory$rdmux[0][8][26]$a$10176 [2] }, B={ $memory\instruction_memory$rdmux[0][8][26]$b$10177 [26] $memory\instruction_memory$rdmux[0][8][26]$b$10177 [26] $memory\instruction_memory$rdmux[0][8][26]$b$10177 [28] $memory\instruction_memory$rdmux[0][8][26]$b$10177 [28:24] $memory\instruction_memory$rdmux[0][8][26]$b$10177 [22] $memory\instruction_memory$rdmux[0][8][26]$b$10177 [22:20] $memory\instruction_memory$rdmux[0][8][26]$b$10177 [18] $memory\instruction_memory$rdmux[0][8][26]$b$10177 [16] $memory\instruction_memory$rdmux[0][8][26]$b$10177 [16:11] $memory\instruction_memory$rdmux[0][8][26]$b$10177 [9:2] }, Y={ $memory\instruction_memory$rdmux[0][7][13]$a$9753 [31:20] $memory\instruction_memory$rdmux[0][7][13]$a$9753 [18:11] $memory\instruction_memory$rdmux[0][7][13]$a$9753 [9:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][13]$a$9753 [19] $memory\instruction_memory$rdmux[0][7][13]$a$9753 [10] $memory\instruction_memory$rdmux[0][7][13]$a$9753 [1:0] } = { $memory\instruction_memory$rdmux[0][7][13]$a$9753 [14] $memory\instruction_memory$rdmux[0][7][13]$a$9753 [8] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][27]$10178:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][27]$a$10179, B=$memory\instruction_memory$rdmux[0][8][27]$b$10180, Y=$memory\instruction_memory$rdmux[0][7][13]$b$9754
      New ports: A={ $memory\instruction_memory$rdmux[0][8][27]$a$10179 [30] $memory\instruction_memory$rdmux[0][8][27]$a$10179 [13] $memory\instruction_memory$rdmux[0][8][27]$a$10179 [28:27] $memory\instruction_memory$rdmux[0][8][27]$a$10179 [13] $memory\instruction_memory$rdmux[0][8][27]$a$10179 [13] $memory\instruction_memory$rdmux[0][8][27]$a$10179 [24:23] $memory\instruction_memory$rdmux[0][8][27]$a$10179 [5] $memory\instruction_memory$rdmux[0][8][27]$a$10179 [21:20] $memory\instruction_memory$rdmux[0][8][27]$a$10179 [18:15] $memory\instruction_memory$rdmux[0][8][27]$a$10179 [12] $memory\instruction_memory$rdmux[0][8][27]$a$10179 [13:12] 1'0 $memory\instruction_memory$rdmux[0][8][27]$a$10179 [9] $memory\instruction_memory$rdmux[0][8][27]$a$10179 [4] $memory\instruction_memory$rdmux[0][8][27]$a$10179 [7] $memory\instruction_memory$rdmux[0][8][27]$a$10179 [2] $memory\instruction_memory$rdmux[0][8][27]$a$10179 [5:4] $memory\instruction_memory$rdmux[0][8][27]$a$10179 [2] $memory\instruction_memory$rdmux[0][8][27]$a$10179 [2] }, B={ $memory\instruction_memory$rdmux[0][8][27]$b$10180 [29] $memory\instruction_memory$rdmux[0][8][27]$b$10180 [29] $memory\instruction_memory$rdmux[0][8][27]$b$10180 [27] $memory\instruction_memory$rdmux[0][8][27]$b$10180 [27:22] $memory\instruction_memory$rdmux[0][8][27]$b$10180 [20] $memory\instruction_memory$rdmux[0][8][27]$b$10180 [20] $memory\instruction_memory$rdmux[0][8][27]$b$10180 [18] $memory\instruction_memory$rdmux[0][8][27]$b$10180 [16] $memory\instruction_memory$rdmux[0][8][27]$b$10180 [16:11] $memory\instruction_memory$rdmux[0][8][27]$b$10180 [9:2] }, Y={ $memory\instruction_memory$rdmux[0][7][13]$b$9754 [30:20] $memory\instruction_memory$rdmux[0][7][13]$b$9754 [18:11] $memory\instruction_memory$rdmux[0][7][13]$b$9754 [9:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][13]$b$9754 [31] $memory\instruction_memory$rdmux[0][7][13]$b$9754 [19] $memory\instruction_memory$rdmux[0][7][13]$b$9754 [10] $memory\instruction_memory$rdmux[0][7][13]$b$9754 [1:0] } = { $memory\instruction_memory$rdmux[0][7][13]$b$9754 [29] $memory\instruction_memory$rdmux[0][7][13]$b$9754 [14] $memory\instruction_memory$rdmux[0][7][13]$b$9754 [8] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][28]$10181:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][28]$a$10182, B=$memory\instruction_memory$rdmux[0][8][28]$b$10183, Y=$memory\instruction_memory$rdmux[0][7][14]$a$9756
      New ports: A={ $memory\instruction_memory$rdmux[0][8][28]$a$10182 [25] $memory\instruction_memory$rdmux[0][8][28]$a$10182 [21] $memory\instruction_memory$rdmux[0][8][28]$a$10182 [26:25] 1'0 $memory\instruction_memory$rdmux[0][8][28]$a$10182 [23] $memory\instruction_memory$rdmux[0][8][28]$a$10182 [21] $memory\instruction_memory$rdmux[0][8][28]$a$10182 [21] $memory\instruction_memory$rdmux[0][8][28]$a$10182 [13:12] $memory\instruction_memory$rdmux[0][8][28]$a$10182 [18] $memory\instruction_memory$rdmux[0][8][28]$a$10182 [15] $memory\instruction_memory$rdmux[0][8][28]$a$10182 [16:15] $memory\instruction_memory$rdmux[0][8][28]$a$10182 [13:12] 1'0 $memory\instruction_memory$rdmux[0][8][28]$a$10182 [4] $memory\instruction_memory$rdmux[0][8][28]$a$10182 [9] $memory\instruction_memory$rdmux[0][8][28]$a$10182 [4] $memory\instruction_memory$rdmux[0][8][28]$a$10182 [7] $memory\instruction_memory$rdmux[0][8][28]$a$10182 [2] $memory\instruction_memory$rdmux[0][8][28]$a$10182 [5:4] $memory\instruction_memory$rdmux[0][8][28]$a$10182 [2] }, B={ $memory\instruction_memory$rdmux[0][8][28]$b$10183 [13] $memory\instruction_memory$rdmux[0][8][28]$b$10183 [13] $memory\instruction_memory$rdmux[0][8][28]$b$10183 [26:20] 1'0 $memory\instruction_memory$rdmux[0][8][28]$b$10183 [18] $memory\instruction_memory$rdmux[0][8][28]$b$10183 [16] $memory\instruction_memory$rdmux[0][8][28]$b$10183 [16] $memory\instruction_memory$rdmux[0][8][28]$b$10183 [6] $memory\instruction_memory$rdmux[0][8][28]$b$10183 [13] $memory\instruction_memory$rdmux[0][8][28]$b$10183 [6] $memory\instruction_memory$rdmux[0][8][28]$b$10183 [11:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][7][14]$a$9756 [28:15] $memory\instruction_memory$rdmux[0][7][14]$a$9756 [13:4] $memory\instruction_memory$rdmux[0][7][14]$a$9756 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][14]$a$9756 [31:29] $memory\instruction_memory$rdmux[0][7][14]$a$9756 [14] $memory\instruction_memory$rdmux[0][7][14]$a$9756 [3] $memory\instruction_memory$rdmux[0][7][14]$a$9756 [1:0] } = { $memory\instruction_memory$rdmux[0][7][14]$a$9756 [13] $memory\instruction_memory$rdmux[0][7][14]$a$9756 [27] $memory\instruction_memory$rdmux[0][7][14]$a$9756 [13:12] $memory\instruction_memory$rdmux[0][7][14]$a$9756 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][29]$10184:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][29]$a$10185, B=$memory\instruction_memory$rdmux[0][8][29]$b$10186, Y=$memory\instruction_memory$rdmux[0][7][14]$b$9757
      New ports: A={ $memory\instruction_memory$rdmux[0][8][29]$a$10185 [28] $memory\instruction_memory$rdmux[0][8][29]$a$10185 [28] $memory\instruction_memory$rdmux[0][8][29]$a$10185 [26:23] $memory\instruction_memory$rdmux[0][8][29]$a$10185 [21] $memory\instruction_memory$rdmux[0][8][29]$a$10185 [4] $memory\instruction_memory$rdmux[0][8][29]$a$10185 [18] $memory\instruction_memory$rdmux[0][8][29]$a$10185 [15] $memory\instruction_memory$rdmux[0][8][29]$a$10185 [13] 1'0 $memory\instruction_memory$rdmux[0][8][29]$a$10185 [11] $memory\instruction_memory$rdmux[0][8][29]$a$10185 [8] $memory\instruction_memory$rdmux[0][8][29]$a$10185 [9:7] $memory\instruction_memory$rdmux[0][8][29]$a$10185 [2] $memory\instruction_memory$rdmux[0][8][29]$a$10185 [5:4] $memory\instruction_memory$rdmux[0][8][29]$a$10185 [2] }, B={ $memory\instruction_memory$rdmux[0][8][29]$b$10186 [30] $memory\instruction_memory$rdmux[0][8][29]$b$10186 [26] $memory\instruction_memory$rdmux[0][8][29]$b$10186 [26:23] $memory\instruction_memory$rdmux[0][8][29]$b$10186 [21:20] $memory\instruction_memory$rdmux[0][8][29]$b$10186 [18] $memory\instruction_memory$rdmux[0][8][29]$b$10186 [15] $memory\instruction_memory$rdmux[0][8][29]$b$10186 [13:11] $memory\instruction_memory$rdmux[0][8][29]$b$10186 [9] $memory\instruction_memory$rdmux[0][8][29]$b$10186 [9:4] $memory\instruction_memory$rdmux[0][8][29]$b$10186 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][14]$b$9757 [30] $memory\instruction_memory$rdmux[0][7][14]$b$9757 [28] $memory\instruction_memory$rdmux[0][7][14]$b$9757 [26:23] $memory\instruction_memory$rdmux[0][7][14]$b$9757 [21:20] $memory\instruction_memory$rdmux[0][7][14]$b$9757 [18] $memory\instruction_memory$rdmux[0][7][14]$b$9757 [15] $memory\instruction_memory$rdmux[0][7][14]$b$9757 [13:4] $memory\instruction_memory$rdmux[0][7][14]$b$9757 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][14]$b$9757 [31] $memory\instruction_memory$rdmux[0][7][14]$b$9757 [29] $memory\instruction_memory$rdmux[0][7][14]$b$9757 [27] $memory\instruction_memory$rdmux[0][7][14]$b$9757 [22] $memory\instruction_memory$rdmux[0][7][14]$b$9757 [19] $memory\instruction_memory$rdmux[0][7][14]$b$9757 [17:16] $memory\instruction_memory$rdmux[0][7][14]$b$9757 [14] $memory\instruction_memory$rdmux[0][7][14]$b$9757 [3] $memory\instruction_memory$rdmux[0][7][14]$b$9757 [1:0] } = { $memory\instruction_memory$rdmux[0][7][14]$b$9757 [30] $memory\instruction_memory$rdmux[0][7][14]$b$9757 [28] $memory\instruction_memory$rdmux[0][7][14]$b$9757 [26] $memory\instruction_memory$rdmux[0][7][14]$b$9757 [21] 1'0 $memory\instruction_memory$rdmux[0][7][14]$b$9757 [15] $memory\instruction_memory$rdmux[0][7][14]$b$9757 [15] $memory\instruction_memory$rdmux[0][7][14]$b$9757 [12] $memory\instruction_memory$rdmux[0][7][14]$b$9757 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][2]$10103:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][2]$a$10104, B=$memory\instruction_memory$rdmux[0][8][2]$b$10105, Y=$memory\instruction_memory$rdmux[0][7][1]$a$9717
      New ports: A={ $memory\instruction_memory$rdmux[0][8][2]$a$10104 [26] $memory\instruction_memory$rdmux[0][8][2]$a$10104 [26:25] 1'0 $memory\instruction_memory$rdmux[0][8][2]$a$10104 [23:20] 1'1 $memory\instruction_memory$rdmux[0][8][2]$a$10104 [16:15] $memory\instruction_memory$rdmux[0][8][2]$a$10104 [13:12] $memory\instruction_memory$rdmux[0][8][2]$a$10104 [6] 2'11 $memory\instruction_memory$rdmux[0][8][2]$a$10104 [8:4] }, B={ $memory\instruction_memory$rdmux[0][8][2]$b$10105 [27] $memory\instruction_memory$rdmux[0][8][2]$b$10105 [25] $memory\instruction_memory$rdmux[0][8][2]$b$10105 [25:24] $memory\instruction_memory$rdmux[0][8][2]$b$10105 [21] $memory\instruction_memory$rdmux[0][8][2]$b$10105 [22:20] $memory\instruction_memory$rdmux[0][8][2]$b$10105 [18] $memory\instruction_memory$rdmux[0][8][2]$b$10105 [15] $memory\instruction_memory$rdmux[0][8][2]$b$10105 [15] $memory\instruction_memory$rdmux[0][8][2]$b$10105 [13] $memory\instruction_memory$rdmux[0][8][2]$b$10105 [6] 1'0 $memory\instruction_memory$rdmux[0][8][2]$b$10105 [10:4] }, Y={ $memory\instruction_memory$rdmux[0][7][1]$a$9717 [27:20] $memory\instruction_memory$rdmux[0][7][1]$a$9717 [18] $memory\instruction_memory$rdmux[0][7][1]$a$9717 [16:15] $memory\instruction_memory$rdmux[0][7][1]$a$9717 [13:4] }
      New connections: { $memory\instruction_memory$rdmux[0][7][1]$a$9717 [31:28] $memory\instruction_memory$rdmux[0][7][1]$a$9717 [19] $memory\instruction_memory$rdmux[0][7][1]$a$9717 [17] $memory\instruction_memory$rdmux[0][7][1]$a$9717 [14] $memory\instruction_memory$rdmux[0][7][1]$a$9717 [3:0] } = { $memory\instruction_memory$rdmux[0][7][1]$a$9717 [27] $memory\instruction_memory$rdmux[0][7][1]$a$9717 [27] $memory\instruction_memory$rdmux[0][7][1]$a$9717 [27] $memory\instruction_memory$rdmux[0][7][1]$a$9717 [27] 1'0 $memory\instruction_memory$rdmux[0][7][1]$a$9717 [16] $memory\instruction_memory$rdmux[0][7][1]$a$9717 [6] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][30]$10187:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][30]$a$10188, B=$memory\instruction_memory$rdmux[0][8][30]$b$10189, Y=$memory\instruction_memory$rdmux[0][7][15]$a$9759
      New ports: A={ $memory\instruction_memory$rdmux[0][8][30]$a$10188 [30] $memory\instruction_memory$rdmux[0][8][30]$a$10188 [28] $memory\instruction_memory$rdmux[0][8][30]$a$10188 [26:20] $memory\instruction_memory$rdmux[0][8][30]$a$10188 [18] $memory\instruction_memory$rdmux[0][8][30]$a$10188 [15] $memory\instruction_memory$rdmux[0][8][30]$a$10188 [15] $memory\instruction_memory$rdmux[0][8][30]$a$10188 [15] $memory\instruction_memory$rdmux[0][8][30]$a$10188 [13] $memory\instruction_memory$rdmux[0][8][30]$a$10188 [6] $memory\instruction_memory$rdmux[0][8][30]$a$10188 [11] 1'1 $memory\instruction_memory$rdmux[0][8][30]$a$10188 [8:4] 2'00 }, B={ $memory\instruction_memory$rdmux[0][8][30]$b$10189 [28] $memory\instruction_memory$rdmux[0][8][30]$b$10189 [28] $memory\instruction_memory$rdmux[0][8][30]$b$10189 [25] $memory\instruction_memory$rdmux[0][8][30]$b$10189 [25] $memory\instruction_memory$rdmux[0][8][30]$b$10189 [20] $memory\instruction_memory$rdmux[0][8][30]$b$10189 [23:20] $memory\instruction_memory$rdmux[0][8][30]$b$10189 [18:15] $memory\instruction_memory$rdmux[0][8][30]$b$10189 [13:11] $memory\instruction_memory$rdmux[0][8][30]$b$10189 [9:7] $memory\instruction_memory$rdmux[0][8][30]$b$10189 [3] $memory\instruction_memory$rdmux[0][8][30]$b$10189 [5:2] }, Y={ $memory\instruction_memory$rdmux[0][7][15]$a$9759 [30] $memory\instruction_memory$rdmux[0][7][15]$a$9759 [28] $memory\instruction_memory$rdmux[0][7][15]$a$9759 [26:20] $memory\instruction_memory$rdmux[0][7][15]$a$9759 [18:15] $memory\instruction_memory$rdmux[0][7][15]$a$9759 [13:11] $memory\instruction_memory$rdmux[0][7][15]$a$9759 [9:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][15]$a$9759 [31] $memory\instruction_memory$rdmux[0][7][15]$a$9759 [29] $memory\instruction_memory$rdmux[0][7][15]$a$9759 [27] $memory\instruction_memory$rdmux[0][7][15]$a$9759 [19] $memory\instruction_memory$rdmux[0][7][15]$a$9759 [14] $memory\instruction_memory$rdmux[0][7][15]$a$9759 [10] $memory\instruction_memory$rdmux[0][7][15]$a$9759 [1:0] } = { $memory\instruction_memory$rdmux[0][7][15]$a$9759 [30] $memory\instruction_memory$rdmux[0][7][15]$a$9759 [28] $memory\instruction_memory$rdmux[0][7][15]$a$9759 [26] $memory\instruction_memory$rdmux[0][7][15]$a$9759 [3] $memory\instruction_memory$rdmux[0][7][15]$a$9759 [12] $memory\instruction_memory$rdmux[0][7][15]$a$9759 [9] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][31]$10190:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][31]$a$10191, B=$memory\instruction_memory$rdmux[0][8][31]$b$10192, Y=$memory\instruction_memory$rdmux[0][7][15]$b$9760
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][8][31]$a$10191 [25] $memory\instruction_memory$rdmux[0][8][31]$a$10191 [26:24] $memory\instruction_memory$rdmux[0][8][31]$a$10191 [22] $memory\instruction_memory$rdmux[0][8][31]$a$10191 [4] $memory\instruction_memory$rdmux[0][8][31]$a$10191 [20] 2'01 $memory\instruction_memory$rdmux[0][8][31]$a$10191 [17:15] $memory\instruction_memory$rdmux[0][8][31]$a$10191 [4] $memory\instruction_memory$rdmux[0][8][31]$a$10191 [13:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][8][31]$b$10192 [7] $memory\instruction_memory$rdmux[0][8][31]$b$10192 [7] $memory\instruction_memory$rdmux[0][8][31]$b$10192 [7] $memory\instruction_memory$rdmux[0][8][31]$b$10192 [25] 2'00 $memory\instruction_memory$rdmux[0][8][31]$b$10192 [21] 1'0 $memory\instruction_memory$rdmux[0][8][31]$b$10192 [19] $memory\instruction_memory$rdmux[0][8][31]$b$10192 [17] $memory\instruction_memory$rdmux[0][8][31]$b$10192 [17:15] 2'00 $memory\instruction_memory$rdmux[0][8][31]$b$10192 [12:9] $memory\instruction_memory$rdmux[0][8][31]$b$10192 [4] $memory\instruction_memory$rdmux[0][8][31]$b$10192 [7] $memory\instruction_memory$rdmux[0][8][31]$b$10192 [5] $memory\instruction_memory$rdmux[0][8][31]$b$10192 [5:4] $memory\instruction_memory$rdmux[0][8][31]$b$10192 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][15]$b$9760 [28:24] $memory\instruction_memory$rdmux[0][7][15]$b$9760 [22:4] $memory\instruction_memory$rdmux[0][7][15]$b$9760 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][15]$b$9760 [31:29] $memory\instruction_memory$rdmux[0][7][15]$b$9760 [23] $memory\instruction_memory$rdmux[0][7][15]$b$9760 [3] $memory\instruction_memory$rdmux[0][7][15]$b$9760 [1:0] } = { $memory\instruction_memory$rdmux[0][7][15]$b$9760 [28] $memory\instruction_memory$rdmux[0][7][15]$b$9760 [28] $memory\instruction_memory$rdmux[0][7][15]$b$9760 [28] $memory\instruction_memory$rdmux[0][7][15]$b$9760 [14] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][32]$10193:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][32]$a$10194, B=$memory\instruction_memory$rdmux[0][8][32]$b$10195, Y=$memory\instruction_memory$rdmux[0][7][16]$a$9762
      New ports: A={ $memory\instruction_memory$rdmux[0][8][32]$a$10194 [27:25] $memory\instruction_memory$rdmux[0][8][32]$a$10194 [22] $memory\instruction_memory$rdmux[0][8][32]$a$10194 [23:20] $memory\instruction_memory$rdmux[0][8][32]$a$10194 [9] $memory\instruction_memory$rdmux[0][8][32]$a$10194 [16] $memory\instruction_memory$rdmux[0][8][32]$a$10194 [16:15] 4'0000 $memory\instruction_memory$rdmux[0][8][32]$a$10194 [10:9] $memory\instruction_memory$rdmux[0][8][32]$a$10194 [7] $memory\instruction_memory$rdmux[0][8][32]$a$10194 [5:2] }, B={ $memory\instruction_memory$rdmux[0][8][32]$b$10195 [7] $memory\instruction_memory$rdmux[0][8][32]$b$10195 [26:25] $memory\instruction_memory$rdmux[0][8][32]$b$10195 [13] $memory\instruction_memory$rdmux[0][8][32]$b$10195 [23:19] $memory\instruction_memory$rdmux[0][8][32]$b$10195 [17:9] $memory\instruction_memory$rdmux[0][8][32]$b$10195 [7] 4'1000 }, Y={ $memory\instruction_memory$rdmux[0][7][16]$a$9762 [27:19] $memory\instruction_memory$rdmux[0][7][16]$a$9762 [17:9] $memory\instruction_memory$rdmux[0][7][16]$a$9762 [7] $memory\instruction_memory$rdmux[0][7][16]$a$9762 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][16]$a$9762 [31:28] $memory\instruction_memory$rdmux[0][7][16]$a$9762 [18] $memory\instruction_memory$rdmux[0][7][16]$a$9762 [8] $memory\instruction_memory$rdmux[0][7][16]$a$9762 [6] $memory\instruction_memory$rdmux[0][7][16]$a$9762 [1:0] } = { $memory\instruction_memory$rdmux[0][7][16]$a$9762 [27] $memory\instruction_memory$rdmux[0][7][16]$a$9762 [27] $memory\instruction_memory$rdmux[0][7][16]$a$9762 [27] $memory\instruction_memory$rdmux[0][7][16]$a$9762 [27] $memory\instruction_memory$rdmux[0][7][16]$a$9762 [17] $memory\instruction_memory$rdmux[0][7][16]$a$9762 [4] $memory\instruction_memory$rdmux[0][7][16]$a$9762 [5] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][33]$10196:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][33]$a$10197, B=$memory\instruction_memory$rdmux[0][8][33]$b$10198, Y=$memory\instruction_memory$rdmux[0][7][16]$b$9763
      New ports: A={ $memory\instruction_memory$rdmux[0][8][33]$a$10197 [27] $memory\instruction_memory$rdmux[0][8][33]$a$10197 [27:26] $memory\instruction_memory$rdmux[0][8][33]$a$10197 [21] 1'0 $memory\instruction_memory$rdmux[0][8][33]$a$10197 [13] $memory\instruction_memory$rdmux[0][8][33]$a$10197 [21] $memory\instruction_memory$rdmux[0][8][33]$a$10197 [21:20] $memory\instruction_memory$rdmux[0][8][33]$a$10197 [13] $memory\instruction_memory$rdmux[0][8][33]$a$10197 [16] $memory\instruction_memory$rdmux[0][8][33]$a$10197 [17:15] $memory\instruction_memory$rdmux[0][8][33]$a$10197 [13] $memory\instruction_memory$rdmux[0][8][33]$a$10197 [13:9] $memory\instruction_memory$rdmux[0][8][33]$a$10197 [4] $memory\instruction_memory$rdmux[0][8][33]$a$10197 [7] $memory\instruction_memory$rdmux[0][8][33]$a$10197 [5] $memory\instruction_memory$rdmux[0][8][33]$a$10197 [5:2] }, B={ $memory\instruction_memory$rdmux[0][8][33]$b$10198 [28] $memory\instruction_memory$rdmux[0][8][33]$b$10198 [17] $memory\instruction_memory$rdmux[0][8][33]$b$10198 [17] $memory\instruction_memory$rdmux[0][8][33]$b$10198 [25] $memory\instruction_memory$rdmux[0][8][33]$b$10198 [8] $memory\instruction_memory$rdmux[0][8][33]$b$10198 [23] $memory\instruction_memory$rdmux[0][8][33]$b$10198 [18] $memory\instruction_memory$rdmux[0][8][33]$b$10198 [8] $memory\instruction_memory$rdmux[0][8][33]$b$10198 [18] $memory\instruction_memory$rdmux[0][8][33]$b$10198 [3] $memory\instruction_memory$rdmux[0][8][33]$b$10198 [18:17] $memory\instruction_memory$rdmux[0][8][33]$b$10198 [12] $memory\instruction_memory$rdmux[0][8][33]$b$10198 [6] $memory\instruction_memory$rdmux[0][8][33]$b$10198 [12] $memory\instruction_memory$rdmux[0][8][33]$b$10198 [13:12] 1'0 $memory\instruction_memory$rdmux[0][8][33]$b$10198 [4] $memory\instruction_memory$rdmux[0][8][33]$b$10198 [4] $memory\instruction_memory$rdmux[0][8][33]$b$10198 [8:6] $memory\instruction_memory$rdmux[0][8][33]$b$10198 [2] $memory\instruction_memory$rdmux[0][8][33]$b$10198 [4:2] }, Y=$memory\instruction_memory$rdmux[0][7][16]$b$9763 [28:2]
      New connections: { $memory\instruction_memory$rdmux[0][7][16]$b$9763 [31:29] $memory\instruction_memory$rdmux[0][7][16]$b$9763 [1:0] } = { $memory\instruction_memory$rdmux[0][7][16]$b$9763 [28] $memory\instruction_memory$rdmux[0][7][16]$b$9763 [28] $memory\instruction_memory$rdmux[0][7][16]$b$9763 [28] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][34]$10199:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][34]$a$10200, B=$memory\instruction_memory$rdmux[0][8][34]$b$10201, Y=$memory\instruction_memory$rdmux[0][7][17]$a$9765
      New ports: A={ $memory\instruction_memory$rdmux[0][8][34]$a$10200 [31] $memory\instruction_memory$rdmux[0][8][34]$a$10200 [28:27] $memory\instruction_memory$rdmux[0][8][34]$a$10200 [25] $memory\instruction_memory$rdmux[0][8][34]$a$10200 [25:20] $memory\instruction_memory$rdmux[0][8][34]$a$10200 [14] $memory\instruction_memory$rdmux[0][8][34]$a$10200 [17] $memory\instruction_memory$rdmux[0][8][34]$a$10200 [14:13] $memory\instruction_memory$rdmux[0][8][34]$a$10200 [14:13] $memory\instruction_memory$rdmux[0][8][34]$a$10200 [9] $memory\instruction_memory$rdmux[0][8][34]$a$10200 [6] 1'1 $memory\instruction_memory$rdmux[0][8][34]$a$10200 [9:4] $memory\instruction_memory$rdmux[0][8][34]$a$10200 [2] }, B={ 2'00 $memory\instruction_memory$rdmux[0][8][34]$b$10201 [24] 1'0 $memory\instruction_memory$rdmux[0][8][34]$b$10201 [25:24] $memory\instruction_memory$rdmux[0][8][34]$b$10201 [18] $memory\instruction_memory$rdmux[0][8][34]$b$10201 [22:20] $memory\instruction_memory$rdmux[0][8][34]$b$10201 [18:16] $memory\instruction_memory$rdmux[0][8][34]$b$10201 [5] $memory\instruction_memory$rdmux[0][8][34]$b$10201 [14:13] 2'00 $memory\instruction_memory$rdmux[0][8][34]$b$10201 [4] $memory\instruction_memory$rdmux[0][8][34]$b$10201 [9:4] $memory\instruction_memory$rdmux[0][8][34]$b$10201 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][17]$a$9765 [31] $memory\instruction_memory$rdmux[0][7][17]$a$9765 [28:20] $memory\instruction_memory$rdmux[0][7][17]$a$9765 [18:4] $memory\instruction_memory$rdmux[0][7][17]$a$9765 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][17]$a$9765 [30:29] $memory\instruction_memory$rdmux[0][7][17]$a$9765 [19] $memory\instruction_memory$rdmux[0][7][17]$a$9765 [3] $memory\instruction_memory$rdmux[0][7][17]$a$9765 [1:0] } = { $memory\instruction_memory$rdmux[0][7][17]$a$9765 [28] $memory\instruction_memory$rdmux[0][7][17]$a$9765 [28] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][35]$10202:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][35]$a$10203, B=$memory\instruction_memory$rdmux[0][8][35]$b$10204, Y=$memory\instruction_memory$rdmux[0][7][17]$b$9766
      New ports: A={ $memory\instruction_memory$rdmux[0][8][35]$a$10203 [30] $memory\instruction_memory$rdmux[0][8][35]$a$10203 [7] $memory\instruction_memory$rdmux[0][8][35]$a$10203 [25] $memory\instruction_memory$rdmux[0][8][35]$a$10203 [25] 1'0 $memory\instruction_memory$rdmux[0][8][35]$a$10203 [21] $memory\instruction_memory$rdmux[0][8][35]$a$10203 [22:21] 1'0 $memory\instruction_memory$rdmux[0][8][35]$a$10203 [17] $memory\instruction_memory$rdmux[0][8][35]$a$10203 [17:14] 1'0 $memory\instruction_memory$rdmux[0][8][35]$a$10203 [12] $memory\instruction_memory$rdmux[0][8][35]$a$10203 [4] $memory\instruction_memory$rdmux[0][8][35]$a$10203 [9] $memory\instruction_memory$rdmux[0][8][35]$a$10203 [4] $memory\instruction_memory$rdmux[0][8][35]$a$10203 [7:4] 1'0 $memory\instruction_memory$rdmux[0][8][35]$a$10203 [2] }, B={ $memory\instruction_memory$rdmux[0][8][35]$b$10204 [25] $memory\instruction_memory$rdmux[0][8][35]$b$10204 [25] $memory\instruction_memory$rdmux[0][8][35]$b$10204 [26:23] $memory\instruction_memory$rdmux[0][8][35]$b$10204 [7] $memory\instruction_memory$rdmux[0][8][35]$b$10204 [7] $memory\instruction_memory$rdmux[0][8][35]$b$10204 [20] $memory\instruction_memory$rdmux[0][8][35]$b$10204 [18] $memory\instruction_memory$rdmux[0][8][35]$b$10204 [2] 1'1 $memory\instruction_memory$rdmux[0][8][35]$b$10204 [2] $memory\instruction_memory$rdmux[0][8][35]$b$10204 [12] $memory\instruction_memory$rdmux[0][8][35]$b$10204 [13:12] $memory\instruction_memory$rdmux[0][8][35]$b$10204 [10:4] $memory\instruction_memory$rdmux[0][8][35]$b$10204 [2] $memory\instruction_memory$rdmux[0][8][35]$b$10204 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][17]$b$9766 [30] $memory\instruction_memory$rdmux[0][7][17]$b$9766 [27:20] $memory\instruction_memory$rdmux[0][7][17]$b$9766 [18:12] $memory\instruction_memory$rdmux[0][7][17]$b$9766 [10:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][17]$b$9766 [31] $memory\instruction_memory$rdmux[0][7][17]$b$9766 [29:28] $memory\instruction_memory$rdmux[0][7][17]$b$9766 [19] $memory\instruction_memory$rdmux[0][7][17]$b$9766 [11] $memory\instruction_memory$rdmux[0][7][17]$b$9766 [1:0] } = { $memory\instruction_memory$rdmux[0][7][17]$b$9766 [25] $memory\instruction_memory$rdmux[0][7][17]$b$9766 [25] $memory\instruction_memory$rdmux[0][7][17]$b$9766 [25] $memory\instruction_memory$rdmux[0][7][17]$b$9766 [3] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][36]$10205:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][36]$a$10206, B=$memory\instruction_memory$rdmux[0][8][36]$b$10207, Y=$memory\instruction_memory$rdmux[0][7][18]$a$9768
      New ports: A={ $memory\instruction_memory$rdmux[0][8][36]$a$10206 [30] 1'0 $memory\instruction_memory$rdmux[0][8][36]$a$10206 [2] $memory\instruction_memory$rdmux[0][8][36]$a$10206 [27] 1'0 $memory\instruction_memory$rdmux[0][8][36]$a$10206 [2] $memory\instruction_memory$rdmux[0][8][36]$a$10206 [24:21] 1'0 $memory\instruction_memory$rdmux[0][8][36]$a$10206 [18] $memory\instruction_memory$rdmux[0][8][36]$a$10206 [15] $memory\instruction_memory$rdmux[0][8][36]$a$10206 [16:15] $memory\instruction_memory$rdmux[0][8][36]$a$10206 [11] 2'00 $memory\instruction_memory$rdmux[0][8][36]$a$10206 [11:4] $memory\instruction_memory$rdmux[0][8][36]$a$10206 [2] $memory\instruction_memory$rdmux[0][8][36]$a$10206 [2] }, B={ $memory\instruction_memory$rdmux[0][8][36]$b$10207 [29] $memory\instruction_memory$rdmux[0][8][36]$b$10207 [29:28] $memory\instruction_memory$rdmux[0][8][36]$b$10207 [16] $memory\instruction_memory$rdmux[0][8][36]$b$10207 [16] $memory\instruction_memory$rdmux[0][8][36]$b$10207 [16] $memory\instruction_memory$rdmux[0][8][36]$b$10207 [24] $memory\instruction_memory$rdmux[0][8][36]$b$10207 [10] $memory\instruction_memory$rdmux[0][8][36]$b$10207 [22:20] $memory\instruction_memory$rdmux[0][8][36]$b$10207 [18:12] 1'0 $memory\instruction_memory$rdmux[0][8][36]$b$10207 [10:2] }, Y={ $memory\instruction_memory$rdmux[0][7][18]$a$9768 [30:20] $memory\instruction_memory$rdmux[0][7][18]$a$9768 [18:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][18]$a$9768 [31] $memory\instruction_memory$rdmux[0][7][18]$a$9768 [19] $memory\instruction_memory$rdmux[0][7][18]$a$9768 [1:0] } = { $memory\instruction_memory$rdmux[0][7][18]$a$9768 [29] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][37]$10208:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][37]$a$10209, B=$memory\instruction_memory$rdmux[0][8][37]$b$10210, Y=$memory\instruction_memory$rdmux[0][7][18]$b$9769
      New ports: A={ $memory\instruction_memory$rdmux[0][8][37]$a$10209 [31] $memory\instruction_memory$rdmux[0][8][37]$a$10209 [16] $memory\instruction_memory$rdmux[0][8][37]$a$10209 [16] $memory\instruction_memory$rdmux[0][8][37]$a$10209 [23] $memory\instruction_memory$rdmux[0][8][37]$a$10209 [16] $memory\instruction_memory$rdmux[0][8][37]$a$10209 [18] $memory\instruction_memory$rdmux[0][8][37]$a$10209 [16] $memory\instruction_memory$rdmux[0][8][37]$a$10209 [18] $memory\instruction_memory$rdmux[0][8][37]$a$10209 [16] 1'0 $memory\instruction_memory$rdmux[0][8][37]$a$10209 [12] $memory\instruction_memory$rdmux[0][8][37]$a$10209 [12] $memory\instruction_memory$rdmux[0][8][37]$a$10209 [12] 1'1 $memory\instruction_memory$rdmux[0][8][37]$a$10209 [9:7] $memory\instruction_memory$rdmux[0][8][37]$a$10209 [5] 1'1 $memory\instruction_memory$rdmux[0][8][37]$a$10209 [2] }, B={ $memory\instruction_memory$rdmux[0][8][37]$b$10210 [31] $memory\instruction_memory$rdmux[0][8][37]$b$10210 [25:20] $memory\instruction_memory$rdmux[0][8][37]$b$10210 [18] $memory\instruction_memory$rdmux[0][8][37]$b$10210 [16] $memory\instruction_memory$rdmux[0][8][37]$b$10210 [9] $memory\instruction_memory$rdmux[0][8][37]$b$10210 [14:12] $memory\instruction_memory$rdmux[0][8][37]$b$10210 [10:7] $memory\instruction_memory$rdmux[0][8][37]$b$10210 [5:4] $memory\instruction_memory$rdmux[0][8][37]$b$10210 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][18]$b$9769 [31] $memory\instruction_memory$rdmux[0][7][18]$b$9769 [25:20] $memory\instruction_memory$rdmux[0][7][18]$b$9769 [18] $memory\instruction_memory$rdmux[0][7][18]$b$9769 [16:12] $memory\instruction_memory$rdmux[0][7][18]$b$9769 [10:7] $memory\instruction_memory$rdmux[0][7][18]$b$9769 [5:4] $memory\instruction_memory$rdmux[0][7][18]$b$9769 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][18]$b$9769 [30:26] $memory\instruction_memory$rdmux[0][7][18]$b$9769 [19] $memory\instruction_memory$rdmux[0][7][18]$b$9769 [17] $memory\instruction_memory$rdmux[0][7][18]$b$9769 [11] $memory\instruction_memory$rdmux[0][7][18]$b$9769 [6] $memory\instruction_memory$rdmux[0][7][18]$b$9769 [3] $memory\instruction_memory$rdmux[0][7][18]$b$9769 [1:0] } = { $memory\instruction_memory$rdmux[0][7][18]$b$9769 [25] $memory\instruction_memory$rdmux[0][7][18]$b$9769 [25] $memory\instruction_memory$rdmux[0][7][18]$b$9769 [25] $memory\instruction_memory$rdmux[0][7][18]$b$9769 [25] $memory\instruction_memory$rdmux[0][7][18]$b$9769 [25] 1'0 $memory\instruction_memory$rdmux[0][7][18]$b$9769 [15] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][38]$10211:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][38]$a$10212, B=$memory\instruction_memory$rdmux[0][8][38]$b$10213, Y=$memory\instruction_memory$rdmux[0][7][19]$a$9771
      New ports: A={ $memory\instruction_memory$rdmux[0][8][38]$a$10212 [30] $memory\instruction_memory$rdmux[0][8][38]$a$10212 [3] $memory\instruction_memory$rdmux[0][8][38]$a$10212 [3] $memory\instruction_memory$rdmux[0][8][38]$a$10212 [24:20] $memory\instruction_memory$rdmux[0][8][38]$a$10212 [18] 1'0 $memory\instruction_memory$rdmux[0][8][38]$a$10212 [16:12] 1'0 $memory\instruction_memory$rdmux[0][8][38]$a$10212 [10] 1'0 $memory\instruction_memory$rdmux[0][8][38]$a$10212 [8:7] $memory\instruction_memory$rdmux[0][8][38]$a$10212 [2] $memory\instruction_memory$rdmux[0][8][38]$a$10212 [5:2] }, B={ $memory\instruction_memory$rdmux[0][8][38]$b$10213 [30] $memory\instruction_memory$rdmux[0][8][38]$b$10213 [27] $memory\instruction_memory$rdmux[0][8][38]$b$10213 [6] $memory\instruction_memory$rdmux[0][8][38]$b$10213 [24:20] $memory\instruction_memory$rdmux[0][8][38]$b$10213 [16] $memory\instruction_memory$rdmux[0][8][38]$b$10213 [5] $memory\instruction_memory$rdmux[0][8][38]$b$10213 [16] $memory\instruction_memory$rdmux[0][8][38]$b$10213 [5] $memory\instruction_memory$rdmux[0][8][38]$b$10213 [6] 1'0 $memory\instruction_memory$rdmux[0][8][38]$b$10213 [6] $memory\instruction_memory$rdmux[0][8][38]$b$10213 [11] $memory\instruction_memory$rdmux[0][8][38]$b$10213 [4] $memory\instruction_memory$rdmux[0][8][38]$b$10213 [4] $memory\instruction_memory$rdmux[0][8][38]$b$10213 [8:4] 2'00 }, Y={ $memory\instruction_memory$rdmux[0][7][19]$a$9771 [30] $memory\instruction_memory$rdmux[0][7][19]$a$9771 [27] $memory\instruction_memory$rdmux[0][7][19]$a$9771 [25:20] $memory\instruction_memory$rdmux[0][7][19]$a$9771 [18:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][19]$a$9771 [31] $memory\instruction_memory$rdmux[0][7][19]$a$9771 [29:28] $memory\instruction_memory$rdmux[0][7][19]$a$9771 [26] $memory\instruction_memory$rdmux[0][7][19]$a$9771 [19] $memory\instruction_memory$rdmux[0][7][19]$a$9771 [1:0] } = { $memory\instruction_memory$rdmux[0][7][19]$a$9771 [11] $memory\instruction_memory$rdmux[0][7][19]$a$9771 [11] $memory\instruction_memory$rdmux[0][7][19]$a$9771 [11] $memory\instruction_memory$rdmux[0][7][19]$a$9771 [11] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][39]$10214:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][39]$a$10215, B=$memory\instruction_memory$rdmux[0][8][39]$b$10216, Y=$memory\instruction_memory$rdmux[0][7][19]$b$9772
      New ports: A={ $memory\instruction_memory$rdmux[0][8][39]$a$10215 [30] $memory\instruction_memory$rdmux[0][8][39]$a$10215 [24] $memory\instruction_memory$rdmux[0][8][39]$a$10215 [24] $memory\instruction_memory$rdmux[0][8][39]$a$10215 [24:20] $memory\instruction_memory$rdmux[0][8][39]$a$10215 [18] $memory\instruction_memory$rdmux[0][8][39]$a$10215 [15] $memory\instruction_memory$rdmux[0][8][39]$a$10215 [16:12] $memory\instruction_memory$rdmux[0][8][39]$a$10215 [9:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][8][39]$b$10216 [26] $memory\instruction_memory$rdmux[0][8][39]$b$10216 [26] $memory\instruction_memory$rdmux[0][8][39]$b$10216 [17] $memory\instruction_memory$rdmux[0][8][39]$b$10216 [24:22] $memory\instruction_memory$rdmux[0][8][39]$b$10216 [20] $memory\instruction_memory$rdmux[0][8][39]$b$10216 [20] $memory\instruction_memory$rdmux[0][8][39]$b$10216 [18:17] $memory\instruction_memory$rdmux[0][8][39]$b$10216 [6] $memory\instruction_memory$rdmux[0][8][39]$b$10216 [6] $memory\instruction_memory$rdmux[0][8][39]$b$10216 [13] $memory\instruction_memory$rdmux[0][8][39]$b$10216 [13:12] $memory\instruction_memory$rdmux[0][8][39]$b$10216 [9:4] $memory\instruction_memory$rdmux[0][8][39]$b$10216 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][19]$b$9772 [30] $memory\instruction_memory$rdmux[0][7][19]$b$9772 [26:20] $memory\instruction_memory$rdmux[0][7][19]$b$9772 [18:12] $memory\instruction_memory$rdmux[0][7][19]$b$9772 [9:4] $memory\instruction_memory$rdmux[0][7][19]$b$9772 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][19]$b$9772 [31] $memory\instruction_memory$rdmux[0][7][19]$b$9772 [29:27] $memory\instruction_memory$rdmux[0][7][19]$b$9772 [19] $memory\instruction_memory$rdmux[0][7][19]$b$9772 [11:10] $memory\instruction_memory$rdmux[0][7][19]$b$9772 [3] $memory\instruction_memory$rdmux[0][7][19]$b$9772 [1:0] } = { $memory\instruction_memory$rdmux[0][7][19]$b$9772 [26] $memory\instruction_memory$rdmux[0][7][19]$b$9772 [26] $memory\instruction_memory$rdmux[0][7][19]$b$9772 [26] $memory\instruction_memory$rdmux[0][7][19]$b$9772 [26] 6'001011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][3]$10106:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][3]$a$10107, B=$memory\instruction_memory$rdmux[0][8][3]$b$10108, Y=$memory\instruction_memory$rdmux[0][7][1]$b$9718
      New ports: A={ $memory\instruction_memory$rdmux[0][8][3]$a$10107 [30] $memory\instruction_memory$rdmux[0][8][3]$a$10107 [13] $memory\instruction_memory$rdmux[0][8][3]$a$10107 [13:12] 1'1 $memory\instruction_memory$rdmux[0][8][3]$a$10107 [22] $memory\instruction_memory$rdmux[0][8][3]$a$10107 [20] $memory\instruction_memory$rdmux[0][8][3]$a$10107 [20] $memory\instruction_memory$rdmux[0][8][3]$a$10107 [4] $memory\instruction_memory$rdmux[0][8][3]$a$10107 [12] $memory\instruction_memory$rdmux[0][8][3]$a$10107 [13:12] 1'0 $memory\instruction_memory$rdmux[0][8][3]$a$10107 [8] $memory\instruction_memory$rdmux[0][8][3]$a$10107 [8:7] $memory\instruction_memory$rdmux[0][8][3]$a$10107 [5:4] }, B={ $memory\instruction_memory$rdmux[0][8][3]$b$10108 [30] $memory\instruction_memory$rdmux[0][8][3]$b$10108 [26:25] 1'0 $memory\instruction_memory$rdmux[0][8][3]$b$10108 [23:22] $memory\instruction_memory$rdmux[0][8][3]$b$10108 [5] $memory\instruction_memory$rdmux[0][8][3]$b$10108 [20] $memory\instruction_memory$rdmux[0][8][3]$b$10108 [16:15] $memory\instruction_memory$rdmux[0][8][3]$b$10108 [13:11] $memory\instruction_memory$rdmux[0][8][3]$b$10108 [9:7] $memory\instruction_memory$rdmux[0][8][3]$b$10108 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][7][1]$b$9718 [30] $memory\instruction_memory$rdmux[0][7][1]$b$9718 [26:20] $memory\instruction_memory$rdmux[0][7][1]$b$9718 [16:15] $memory\instruction_memory$rdmux[0][7][1]$b$9718 [13:11] $memory\instruction_memory$rdmux[0][7][1]$b$9718 [9:7] $memory\instruction_memory$rdmux[0][7][1]$b$9718 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][7][1]$b$9718 [31] $memory\instruction_memory$rdmux[0][7][1]$b$9718 [29:27] $memory\instruction_memory$rdmux[0][7][1]$b$9718 [19:17] $memory\instruction_memory$rdmux[0][7][1]$b$9718 [14] $memory\instruction_memory$rdmux[0][7][1]$b$9718 [10] $memory\instruction_memory$rdmux[0][7][1]$b$9718 [6] $memory\instruction_memory$rdmux[0][7][1]$b$9718 [3:0] } = { $memory\instruction_memory$rdmux[0][7][1]$b$9718 [26] $memory\instruction_memory$rdmux[0][7][1]$b$9718 [13] $memory\instruction_memory$rdmux[0][7][1]$b$9718 [26] $memory\instruction_memory$rdmux[0][7][1]$b$9718 [26] 2'01 $memory\instruction_memory$rdmux[0][7][1]$b$9718 [16] $memory\instruction_memory$rdmux[0][7][1]$b$9718 [12] $memory\instruction_memory$rdmux[0][7][1]$b$9718 [9] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][40]$10217:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][40]$a$10218, B=$memory\instruction_memory$rdmux[0][8][40]$b$10219, Y=$memory\instruction_memory$rdmux[0][7][20]$a$9774
      New ports: A={ $memory\instruction_memory$rdmux[0][8][40]$a$10218 [30] 1'0 $memory\instruction_memory$rdmux[0][8][40]$a$10218 [24] 2'00 $memory\instruction_memory$rdmux[0][8][40]$a$10218 [24:20] $memory\instruction_memory$rdmux[0][8][40]$a$10218 [15] $memory\instruction_memory$rdmux[0][8][40]$a$10218 [15] $memory\instruction_memory$rdmux[0][8][40]$a$10218 [16:12] $memory\instruction_memory$rdmux[0][8][40]$a$10218 [6] $memory\instruction_memory$rdmux[0][8][40]$a$10218 [10:4] 2'00 }, B={ $memory\instruction_memory$rdmux[0][8][40]$b$10219 [28] $memory\instruction_memory$rdmux[0][8][40]$b$10219 [28] $memory\instruction_memory$rdmux[0][8][40]$b$10219 [26] $memory\instruction_memory$rdmux[0][8][40]$b$10219 [26:20] $memory\instruction_memory$rdmux[0][8][40]$b$10219 [18:16] $memory\instruction_memory$rdmux[0][8][40]$b$10219 [3] $memory\instruction_memory$rdmux[0][8][40]$b$10219 [12] $memory\instruction_memory$rdmux[0][8][40]$b$10219 [13:12] 1'0 $memory\instruction_memory$rdmux[0][8][40]$b$10219 [4] $memory\instruction_memory$rdmux[0][8][40]$b$10219 [7] $memory\instruction_memory$rdmux[0][8][40]$b$10219 [8:7] $memory\instruction_memory$rdmux[0][8][40]$b$10219 [3] $memory\instruction_memory$rdmux[0][8][40]$b$10219 [5:2] }, Y={ $memory\instruction_memory$rdmux[0][7][20]$a$9774 [30] $memory\instruction_memory$rdmux[0][7][20]$a$9774 [28:20] $memory\instruction_memory$rdmux[0][7][20]$a$9774 [18:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][20]$a$9774 [31] $memory\instruction_memory$rdmux[0][7][20]$a$9774 [29] $memory\instruction_memory$rdmux[0][7][20]$a$9774 [19] $memory\instruction_memory$rdmux[0][7][20]$a$9774 [1:0] } = { $memory\instruction_memory$rdmux[0][7][20]$a$9774 [28] $memory\instruction_memory$rdmux[0][7][20]$a$9774 [28] $memory\instruction_memory$rdmux[0][7][20]$a$9774 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][41]$10220:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][41]$a$10221, B=$memory\instruction_memory$rdmux[0][8][41]$b$10222, Y=$memory\instruction_memory$rdmux[0][7][20]$b$9775
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][8][41]$a$10221 [24] $memory\instruction_memory$rdmux[0][8][41]$a$10221 [26:24] $memory\instruction_memory$rdmux[0][8][41]$a$10221 [21] $memory\instruction_memory$rdmux[0][8][41]$a$10221 [21:20] $memory\instruction_memory$rdmux[0][8][41]$a$10221 [15] $memory\instruction_memory$rdmux[0][8][41]$a$10221 [16:14] $memory\instruction_memory$rdmux[0][8][41]$a$10221 [6] $memory\instruction_memory$rdmux[0][8][41]$a$10221 [12:11] 1'1 $memory\instruction_memory$rdmux[0][8][41]$a$10221 [9:4] $memory\instruction_memory$rdmux[0][8][41]$a$10221 [2] }, B={ $memory\instruction_memory$rdmux[0][8][41]$b$10222 [30] 3'000 $memory\instruction_memory$rdmux[0][8][41]$b$10222 [24:23] $memory\instruction_memory$rdmux[0][8][41]$b$10222 [21:20] $memory\instruction_memory$rdmux[0][8][41]$b$10222 [17:14] 1'0 $memory\instruction_memory$rdmux[0][8][41]$b$10222 [12] 1'0 $memory\instruction_memory$rdmux[0][8][41]$b$10222 [8] $memory\instruction_memory$rdmux[0][8][41]$b$10222 [9:4] $memory\instruction_memory$rdmux[0][8][41]$b$10222 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][20]$b$9775 [30] $memory\instruction_memory$rdmux[0][7][20]$b$9775 [27:23] $memory\instruction_memory$rdmux[0][7][20]$b$9775 [21:20] $memory\instruction_memory$rdmux[0][7][20]$b$9775 [17:4] $memory\instruction_memory$rdmux[0][7][20]$b$9775 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][20]$b$9775 [31] $memory\instruction_memory$rdmux[0][7][20]$b$9775 [29:28] $memory\instruction_memory$rdmux[0][7][20]$b$9775 [22] $memory\instruction_memory$rdmux[0][7][20]$b$9775 [19:18] $memory\instruction_memory$rdmux[0][7][20]$b$9775 [3] $memory\instruction_memory$rdmux[0][7][20]$b$9775 [1:0] } = { 3'000 $memory\instruction_memory$rdmux[0][7][20]$b$9775 [20] 1'0 $memory\instruction_memory$rdmux[0][7][20]$b$9775 [16] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][42]$10223:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][42]$a$10224, B=$memory\instruction_memory$rdmux[0][8][42]$b$10225, Y=$memory\instruction_memory$rdmux[0][7][21]$a$9777
      New ports: A={ $memory\instruction_memory$rdmux[0][8][42]$a$10224 [30] $memory\instruction_memory$rdmux[0][8][42]$a$10224 [24:23] $memory\instruction_memory$rdmux[0][8][42]$a$10224 [21:20] $memory\instruction_memory$rdmux[0][8][42]$a$10224 [17:12] $memory\instruction_memory$rdmux[0][8][42]$a$10224 [9] $memory\instruction_memory$rdmux[0][8][42]$a$10224 [4] $memory\instruction_memory$rdmux[0][8][42]$a$10224 [7:4] $memory\instruction_memory$rdmux[0][8][42]$a$10224 [2] }, B={ $memory\instruction_memory$rdmux[0][8][42]$b$10225 [30] $memory\instruction_memory$rdmux[0][8][42]$b$10225 [24:23] $memory\instruction_memory$rdmux[0][8][42]$b$10225 [21:20] $memory\instruction_memory$rdmux[0][8][42]$b$10225 [17:14] 1'0 $memory\instruction_memory$rdmux[0][8][42]$b$10225 [12] $memory\instruction_memory$rdmux[0][8][42]$b$10225 [9:4] $memory\instruction_memory$rdmux[0][8][42]$b$10225 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][21]$a$9777 [30] $memory\instruction_memory$rdmux[0][7][21]$a$9777 [24:23] $memory\instruction_memory$rdmux[0][7][21]$a$9777 [21:20] $memory\instruction_memory$rdmux[0][7][21]$a$9777 [17:12] $memory\instruction_memory$rdmux[0][7][21]$a$9777 [9:4] $memory\instruction_memory$rdmux[0][7][21]$a$9777 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][21]$a$9777 [31] $memory\instruction_memory$rdmux[0][7][21]$a$9777 [29:25] $memory\instruction_memory$rdmux[0][7][21]$a$9777 [22] $memory\instruction_memory$rdmux[0][7][21]$a$9777 [19:18] $memory\instruction_memory$rdmux[0][7][21]$a$9777 [11:10] $memory\instruction_memory$rdmux[0][7][21]$a$9777 [3] $memory\instruction_memory$rdmux[0][7][21]$a$9777 [1:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][7][21]$a$9777 [13] $memory\instruction_memory$rdmux[0][7][21]$a$9777 [20] 1'0 $memory\instruction_memory$rdmux[0][7][21]$a$9777 [16] 1'0 $memory\instruction_memory$rdmux[0][7][21]$a$9777 [8] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][43]$10226:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][43]$a$10227, B=0, Y=$memory\instruction_memory$rdmux[0][7][21]$b$9778
      New ports: A={ $memory\instruction_memory$rdmux[0][8][43]$a$10227 [17:16] $memory\instruction_memory$rdmux[0][8][43]$a$10227 [14] $memory\instruction_memory$rdmux[0][8][43]$a$10227 [9:8] $memory\instruction_memory$rdmux[0][8][43]$a$10227 [5:4] $memory\instruction_memory$rdmux[0][8][43]$a$10227 [2] $memory\instruction_memory$rdmux[0][8][43]$a$10227 [0] }, B=9'000000000, Y={ $memory\instruction_memory$rdmux[0][7][21]$b$9778 [17:16] $memory\instruction_memory$rdmux[0][7][21]$b$9778 [14] $memory\instruction_memory$rdmux[0][7][21]$b$9778 [9:8] $memory\instruction_memory$rdmux[0][7][21]$b$9778 [5:4] $memory\instruction_memory$rdmux[0][7][21]$b$9778 [2] $memory\instruction_memory$rdmux[0][7][21]$b$9778 [0] }
      New connections: { $memory\instruction_memory$rdmux[0][7][21]$b$9778 [31:18] $memory\instruction_memory$rdmux[0][7][21]$b$9778 [15] $memory\instruction_memory$rdmux[0][7][21]$b$9778 [13:10] $memory\instruction_memory$rdmux[0][7][21]$b$9778 [7:6] $memory\instruction_memory$rdmux[0][7][21]$b$9778 [3] $memory\instruction_memory$rdmux[0][7][21]$b$9778 [1] } = { 1'0 $memory\instruction_memory$rdmux[0][7][21]$b$9778 [17] 5'00000 $memory\instruction_memory$rdmux[0][7][21]$b$9778 [9] $memory\instruction_memory$rdmux[0][7][21]$b$9778 [17] 1'0 $memory\instruction_memory$rdmux[0][7][21]$b$9778 [17] 2'00 $memory\instruction_memory$rdmux[0][7][21]$b$9778 [16] $memory\instruction_memory$rdmux[0][7][21]$b$9778 [2] 3'000 $memory\instruction_memory$rdmux[0][7][21]$b$9778 [8] 1'0 $memory\instruction_memory$rdmux[0][7][21]$b$9778 [2] 1'0 $memory\instruction_memory$rdmux[0][7][21]$b$9778 [0] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][14]$10139:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][14]$a$10140, B=$memory\instruction_memory$rdmux[0][8][14]$b$10141, Y=$memory\instruction_memory$rdmux[0][7][7]$a$9735
      New ports: A={ $memory\instruction_memory$rdmux[0][8][14]$a$10140 [28] $memory\instruction_memory$rdmux[0][8][14]$a$10140 [26] $memory\instruction_memory$rdmux[0][8][14]$a$10140 [28] $memory\instruction_memory$rdmux[0][8][14]$a$10140 [26] $memory\instruction_memory$rdmux[0][8][14]$a$10140 [26:24] $memory\instruction_memory$rdmux[0][8][14]$a$10140 [22:21] $memory\instruction_memory$rdmux[0][8][14]$a$10140 [5] 1'1 $memory\instruction_memory$rdmux[0][8][14]$a$10140 [17:15] $memory\instruction_memory$rdmux[0][8][14]$a$10140 [13:12] 1'1 $memory\instruction_memory$rdmux[0][8][14]$a$10140 [9:7] $memory\instruction_memory$rdmux[0][8][14]$a$10140 [5:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][8][14]$b$10141 [27] $memory\instruction_memory$rdmux[0][8][14]$b$10141 [28] $memory\instruction_memory$rdmux[0][8][14]$b$10141 [28:24] $memory\instruction_memory$rdmux[0][8][14]$b$10141 [22:20] $memory\instruction_memory$rdmux[0][8][14]$b$10141 [18:15] $memory\instruction_memory$rdmux[0][8][14]$b$10141 [13] 1'0 $memory\instruction_memory$rdmux[0][8][14]$b$10141 [9] $memory\instruction_memory$rdmux[0][8][14]$b$10141 [9:7] $memory\instruction_memory$rdmux[0][8][14]$b$10141 [5:4] $memory\instruction_memory$rdmux[0][8][14]$b$10141 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][7]$a$9735 [30:24] $memory\instruction_memory$rdmux[0][7][7]$a$9735 [22:20] $memory\instruction_memory$rdmux[0][7][7]$a$9735 [18:15] $memory\instruction_memory$rdmux[0][7][7]$a$9735 [13:12] $memory\instruction_memory$rdmux[0][7][7]$a$9735 [10:7] $memory\instruction_memory$rdmux[0][7][7]$a$9735 [5:4] $memory\instruction_memory$rdmux[0][7][7]$a$9735 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][7]$a$9735 [31] $memory\instruction_memory$rdmux[0][7][7]$a$9735 [23] $memory\instruction_memory$rdmux[0][7][7]$a$9735 [19] $memory\instruction_memory$rdmux[0][7][7]$a$9735 [14] $memory\instruction_memory$rdmux[0][7][7]$a$9735 [11] $memory\instruction_memory$rdmux[0][7][7]$a$9735 [6] $memory\instruction_memory$rdmux[0][7][7]$a$9735 [3] $memory\instruction_memory$rdmux[0][7][7]$a$9735 [1:0] } = { $memory\instruction_memory$rdmux[0][7][7]$a$9735 [29] $memory\instruction_memory$rdmux[0][7][7]$a$9735 [22] 3'000 $memory\instruction_memory$rdmux[0][7][7]$a$9735 [2] $memory\instruction_memory$rdmux[0][7][7]$a$9735 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][4]$10109:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][4]$a$10110, B=$memory\instruction_memory$rdmux[0][8][4]$b$10111, Y=$memory\instruction_memory$rdmux[0][7][2]$a$9720
      New ports: A={ $memory\instruction_memory$rdmux[0][8][4]$a$10110 [13] $memory\instruction_memory$rdmux[0][8][4]$a$10110 [8] $memory\instruction_memory$rdmux[0][8][4]$a$10110 [8] $memory\instruction_memory$rdmux[0][8][4]$a$10110 [25:24] $memory\instruction_memory$rdmux[0][8][4]$a$10110 [22] $memory\instruction_memory$rdmux[0][8][4]$a$10110 [22] $memory\instruction_memory$rdmux[0][8][4]$a$10110 [5] 1'0 $memory\instruction_memory$rdmux[0][8][4]$a$10110 [13] $memory\instruction_memory$rdmux[0][8][4]$a$10110 [5] $memory\instruction_memory$rdmux[0][8][4]$a$10110 [5] $memory\instruction_memory$rdmux[0][8][4]$a$10110 [5] $memory\instruction_memory$rdmux[0][8][4]$a$10110 [13] 1'0 $memory\instruction_memory$rdmux[0][8][4]$a$10110 [10:7] $memory\instruction_memory$rdmux[0][8][4]$a$10110 [5:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][8][4]$b$10111 [27] $memory\instruction_memory$rdmux[0][8][4]$b$10111 [27:25] $memory\instruction_memory$rdmux[0][8][4]$b$10111 [22] $memory\instruction_memory$rdmux[0][8][4]$b$10111 [23:22] $memory\instruction_memory$rdmux[0][8][4]$b$10111 [18] $memory\instruction_memory$rdmux[0][8][4]$b$10111 [20] $memory\instruction_memory$rdmux[0][8][4]$b$10111 [18] 1'0 $memory\instruction_memory$rdmux[0][8][4]$b$10111 [16] $memory\instruction_memory$rdmux[0][8][4]$b$10111 [2] $memory\instruction_memory$rdmux[0][8][4]$b$10111 [13] $memory\instruction_memory$rdmux[0][8][4]$b$10111 [11:8] 1'0 $memory\instruction_memory$rdmux[0][8][4]$b$10111 [5:4] $memory\instruction_memory$rdmux[0][8][4]$b$10111 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][2]$a$9720 [29] $memory\instruction_memory$rdmux[0][7][2]$a$9720 [27:20] $memory\instruction_memory$rdmux[0][7][2]$a$9720 [18:15] $memory\instruction_memory$rdmux[0][7][2]$a$9720 [13] $memory\instruction_memory$rdmux[0][7][2]$a$9720 [11:7] $memory\instruction_memory$rdmux[0][7][2]$a$9720 [5:4] $memory\instruction_memory$rdmux[0][7][2]$a$9720 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][2]$a$9720 [31:30] $memory\instruction_memory$rdmux[0][7][2]$a$9720 [28] $memory\instruction_memory$rdmux[0][7][2]$a$9720 [19] $memory\instruction_memory$rdmux[0][7][2]$a$9720 [14] $memory\instruction_memory$rdmux[0][7][2]$a$9720 [12] $memory\instruction_memory$rdmux[0][7][2]$a$9720 [6] $memory\instruction_memory$rdmux[0][7][2]$a$9720 [3] $memory\instruction_memory$rdmux[0][7][2]$a$9720 [1:0] } = { $memory\instruction_memory$rdmux[0][7][2]$a$9720 [27] $memory\instruction_memory$rdmux[0][7][2]$a$9720 [27] $memory\instruction_memory$rdmux[0][7][2]$a$9720 [27] 3'000 $memory\instruction_memory$rdmux[0][7][2]$a$9720 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][5]$10112:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][5]$a$10113, B=$memory\instruction_memory$rdmux[0][8][5]$b$10114, Y=$memory\instruction_memory$rdmux[0][7][2]$b$9721
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][8][5]$a$10113 [26:25] $memory\instruction_memory$rdmux[0][8][5]$a$10113 [2] $memory\instruction_memory$rdmux[0][8][5]$a$10113 [23:20] $memory\instruction_memory$rdmux[0][8][5]$a$10113 [2] 1'0 $memory\instruction_memory$rdmux[0][8][5]$a$10113 [10:8] $memory\instruction_memory$rdmux[0][8][5]$a$10113 [2] $memory\instruction_memory$rdmux[0][8][5]$a$10113 [5] $memory\instruction_memory$rdmux[0][8][5]$a$10113 [2] }, B={ $memory\instruction_memory$rdmux[0][8][5]$b$10114 [27:26] $memory\instruction_memory$rdmux[0][8][5]$b$10114 [2] 1'0 $memory\instruction_memory$rdmux[0][8][5]$b$10114 [23:22] $memory\instruction_memory$rdmux[0][8][5]$b$10114 [11] $memory\instruction_memory$rdmux[0][8][5]$b$10114 [5] $memory\instruction_memory$rdmux[0][8][5]$b$10114 [15] $memory\instruction_memory$rdmux[0][8][5]$b$10114 [11:7] $memory\instruction_memory$rdmux[0][8][5]$b$10114 [5] $memory\instruction_memory$rdmux[0][8][5]$b$10114 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][2]$b$9721 [27:20] $memory\instruction_memory$rdmux[0][7][2]$b$9721 [15] $memory\instruction_memory$rdmux[0][7][2]$b$9721 [11:7] $memory\instruction_memory$rdmux[0][7][2]$b$9721 [5] $memory\instruction_memory$rdmux[0][7][2]$b$9721 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][2]$b$9721 [31:28] $memory\instruction_memory$rdmux[0][7][2]$b$9721 [19:16] $memory\instruction_memory$rdmux[0][7][2]$b$9721 [14:12] $memory\instruction_memory$rdmux[0][7][2]$b$9721 [6] $memory\instruction_memory$rdmux[0][7][2]$b$9721 [4:3] $memory\instruction_memory$rdmux[0][7][2]$b$9721 [1:0] } = { $memory\instruction_memory$rdmux[0][7][2]$b$9721 [27] $memory\instruction_memory$rdmux[0][7][2]$b$9721 [27] 1'1 $memory\instruction_memory$rdmux[0][7][2]$b$9721 [26] $memory\instruction_memory$rdmux[0][7][2]$b$9721 [2] 1'1 $memory\instruction_memory$rdmux[0][7][2]$b$9721 [15] $memory\instruction_memory$rdmux[0][7][2]$b$9721 [15] $memory\instruction_memory$rdmux[0][7][2]$b$9721 [2] 1'1 $memory\instruction_memory$rdmux[0][7][2]$b$9721 [2] $memory\instruction_memory$rdmux[0][7][2]$b$9721 [2] 1'0 $memory\instruction_memory$rdmux[0][7][2]$b$9721 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][6]$10115:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][6]$a$10116, B=$memory\instruction_memory$rdmux[0][8][6]$b$10117, Y=$memory\instruction_memory$rdmux[0][7][3]$a$9723
      New ports: A={ $memory\instruction_memory$rdmux[0][8][6]$a$10116 [29] $memory\instruction_memory$rdmux[0][8][6]$a$10116 [27:20] $memory\instruction_memory$rdmux[0][8][6]$a$10116 [18] $memory\instruction_memory$rdmux[0][8][6]$a$10116 [15] $memory\instruction_memory$rdmux[0][8][6]$a$10116 [15] 1'0 $memory\instruction_memory$rdmux[0][8][6]$a$10116 [13:12] $memory\instruction_memory$rdmux[0][8][6]$a$10116 [9:7] $memory\instruction_memory$rdmux[0][8][6]$a$10116 [2] $memory\instruction_memory$rdmux[0][8][6]$a$10116 [5:4] $memory\instruction_memory$rdmux[0][8][6]$a$10116 [2] }, B={ $memory\instruction_memory$rdmux[0][8][6]$b$10117 [26] $memory\instruction_memory$rdmux[0][8][6]$b$10117 [26] $memory\instruction_memory$rdmux[0][8][6]$b$10117 [26:21] $memory\instruction_memory$rdmux[0][8][6]$b$10117 [5] 1'1 $memory\instruction_memory$rdmux[0][8][6]$b$10117 [16:15] $memory\instruction_memory$rdmux[0][8][6]$b$10117 [6] $memory\instruction_memory$rdmux[0][8][6]$b$10117 [13:12] 1'1 $memory\instruction_memory$rdmux[0][8][6]$b$10117 [8:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][7][3]$a$9723 [29] $memory\instruction_memory$rdmux[0][7][3]$a$9723 [27:20] $memory\instruction_memory$rdmux[0][7][3]$a$9723 [18] $memory\instruction_memory$rdmux[0][7][3]$a$9723 [16:12] $memory\instruction_memory$rdmux[0][7][3]$a$9723 [9:4] $memory\instruction_memory$rdmux[0][7][3]$a$9723 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][3]$a$9723 [31:30] $memory\instruction_memory$rdmux[0][7][3]$a$9723 [28] $memory\instruction_memory$rdmux[0][7][3]$a$9723 [19] $memory\instruction_memory$rdmux[0][7][3]$a$9723 [17] $memory\instruction_memory$rdmux[0][7][3]$a$9723 [11:10] $memory\instruction_memory$rdmux[0][7][3]$a$9723 [3] $memory\instruction_memory$rdmux[0][7][3]$a$9723 [1:0] } = { $memory\instruction_memory$rdmux[0][7][3]$a$9723 [27] $memory\instruction_memory$rdmux[0][7][3]$a$9723 [27] $memory\instruction_memory$rdmux[0][7][3]$a$9723 [27] 1'0 $memory\instruction_memory$rdmux[0][7][3]$a$9723 [16] 1'0 $memory\instruction_memory$rdmux[0][7][3]$a$9723 [8] $memory\instruction_memory$rdmux[0][7][3]$a$9723 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][7]$10118:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][7]$a$10119, B=$memory\instruction_memory$rdmux[0][8][7]$b$10120, Y=$memory\instruction_memory$rdmux[0][7][3]$b$9724
      New ports: A={ $memory\instruction_memory$rdmux[0][8][7]$a$10119 [13] $memory\instruction_memory$rdmux[0][8][7]$a$10119 [13] $memory\instruction_memory$rdmux[0][8][7]$a$10119 [13] $memory\instruction_memory$rdmux[0][8][7]$a$10119 [13] $memory\instruction_memory$rdmux[0][8][7]$a$10119 [13] $memory\instruction_memory$rdmux[0][8][7]$a$10119 [13] 1'0 $memory\instruction_memory$rdmux[0][8][7]$a$10119 [23:22] $memory\instruction_memory$rdmux[0][8][7]$a$10119 [5] $memory\instruction_memory$rdmux[0][8][7]$a$10119 [20] 1'1 $memory\instruction_memory$rdmux[0][8][7]$a$10119 [15] $memory\instruction_memory$rdmux[0][8][7]$a$10119 [15] $memory\instruction_memory$rdmux[0][8][7]$a$10119 [13] 1'0 $memory\instruction_memory$rdmux[0][8][7]$a$10119 [10:7] 1'0 $memory\instruction_memory$rdmux[0][8][7]$a$10119 [5:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][8][7]$b$10120 [31] $memory\instruction_memory$rdmux[0][8][7]$b$10120 [29:26] $memory\instruction_memory$rdmux[0][8][7]$b$10120 [23] $memory\instruction_memory$rdmux[0][8][7]$b$10120 [24:21] 1'0 $memory\instruction_memory$rdmux[0][8][7]$b$10120 [18] $memory\instruction_memory$rdmux[0][8][7]$b$10120 [16:15] $memory\instruction_memory$rdmux[0][8][7]$b$10120 [13] $memory\instruction_memory$rdmux[0][8][7]$b$10120 [11] $memory\instruction_memory$rdmux[0][8][7]$b$10120 [8] $memory\instruction_memory$rdmux[0][8][7]$b$10120 [9:7] $memory\instruction_memory$rdmux[0][8][7]$b$10120 [5] $memory\instruction_memory$rdmux[0][8][7]$b$10120 [5:4] $memory\instruction_memory$rdmux[0][8][7]$b$10120 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][3]$b$9724 [31] $memory\instruction_memory$rdmux[0][7][3]$b$9724 [29:20] $memory\instruction_memory$rdmux[0][7][3]$b$9724 [18] $memory\instruction_memory$rdmux[0][7][3]$b$9724 [16:15] $memory\instruction_memory$rdmux[0][7][3]$b$9724 [13] $memory\instruction_memory$rdmux[0][7][3]$b$9724 [11:4] $memory\instruction_memory$rdmux[0][7][3]$b$9724 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][3]$b$9724 [30] $memory\instruction_memory$rdmux[0][7][3]$b$9724 [19] $memory\instruction_memory$rdmux[0][7][3]$b$9724 [17] $memory\instruction_memory$rdmux[0][7][3]$b$9724 [14] $memory\instruction_memory$rdmux[0][7][3]$b$9724 [12] $memory\instruction_memory$rdmux[0][7][3]$b$9724 [3] $memory\instruction_memory$rdmux[0][7][3]$b$9724 [1:0] } = { $memory\instruction_memory$rdmux[0][7][3]$b$9724 [27] 1'0 $memory\instruction_memory$rdmux[0][7][3]$b$9724 [15] $memory\instruction_memory$rdmux[0][7][3]$b$9724 [11] $memory\instruction_memory$rdmux[0][7][3]$b$9724 [11] $memory\instruction_memory$rdmux[0][7][3]$b$9724 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][8]$10121:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][8]$a$10122, B=$memory\instruction_memory$rdmux[0][8][8]$b$10123, Y=$memory\instruction_memory$rdmux[0][7][4]$a$9726
      New ports: A={ $memory\instruction_memory$rdmux[0][8][8]$a$10122 [26] $memory\instruction_memory$rdmux[0][8][8]$a$10122 [26] $memory\instruction_memory$rdmux[0][8][8]$a$10122 [13] $memory\instruction_memory$rdmux[0][8][8]$a$10122 [22] $memory\instruction_memory$rdmux[0][8][8]$a$10122 [23:22] 1'0 $memory\instruction_memory$rdmux[0][8][8]$a$10122 [20] $memory\instruction_memory$rdmux[0][8][8]$a$10122 [18] $memory\instruction_memory$rdmux[0][8][8]$a$10122 [15] $memory\instruction_memory$rdmux[0][8][8]$a$10122 [16:15] $memory\instruction_memory$rdmux[0][8][8]$a$10122 [13] $memory\instruction_memory$rdmux[0][8][8]$a$10122 [11] $memory\instruction_memory$rdmux[0][8][8]$a$10122 [11] $memory\instruction_memory$rdmux[0][8][8]$a$10122 [8] $memory\instruction_memory$rdmux[0][8][8]$a$10122 [9:7] $memory\instruction_memory$rdmux[0][8][8]$a$10122 [5] $memory\instruction_memory$rdmux[0][8][8]$a$10122 [5:4] $memory\instruction_memory$rdmux[0][8][8]$a$10122 [2] $memory\instruction_memory$rdmux[0][8][8]$a$10122 [2] }, B={ $memory\instruction_memory$rdmux[0][8][8]$b$10123 [27:23] 1'0 $memory\instruction_memory$rdmux[0][8][8]$b$10123 [11] $memory\instruction_memory$rdmux[0][8][8]$b$10123 [20] $memory\instruction_memory$rdmux[0][8][8]$b$10123 [11] 1'0 $memory\instruction_memory$rdmux[0][8][8]$b$10123 [16] $memory\instruction_memory$rdmux[0][8][8]$b$10123 [2] $memory\instruction_memory$rdmux[0][8][8]$b$10123 [13] 1'0 $memory\instruction_memory$rdmux[0][8][8]$b$10123 [11:8] 1'0 $memory\instruction_memory$rdmux[0][8][8]$b$10123 [2] $memory\instruction_memory$rdmux[0][8][8]$b$10123 [5:4] 1'0 $memory\instruction_memory$rdmux[0][8][8]$b$10123 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][4]$a$9726 [27:20] $memory\instruction_memory$rdmux[0][7][4]$a$9726 [18:15] $memory\instruction_memory$rdmux[0][7][4]$a$9726 [13:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][4]$a$9726 [31:28] $memory\instruction_memory$rdmux[0][7][4]$a$9726 [19] $memory\instruction_memory$rdmux[0][7][4]$a$9726 [14] $memory\instruction_memory$rdmux[0][7][4]$a$9726 [1:0] } = { $memory\instruction_memory$rdmux[0][7][4]$a$9726 [27] $memory\instruction_memory$rdmux[0][7][4]$a$9726 [27] $memory\instruction_memory$rdmux[0][7][4]$a$9726 [27] $memory\instruction_memory$rdmux[0][7][4]$a$9726 [27] 1'0 $memory\instruction_memory$rdmux[0][7][4]$a$9726 [12] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][9]$10124:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][9]$a$10125, B=$memory\instruction_memory$rdmux[0][8][9]$b$10126, Y=$memory\instruction_memory$rdmux[0][7][4]$b$9727
      New ports: A={ $memory\instruction_memory$rdmux[0][8][9]$a$10125 [27:22] $memory\instruction_memory$rdmux[0][8][9]$a$10125 [4] $memory\instruction_memory$rdmux[0][8][9]$a$10125 [20] $memory\instruction_memory$rdmux[0][8][9]$a$10125 [10] $memory\instruction_memory$rdmux[0][8][9]$a$10125 [16:15] $memory\instruction_memory$rdmux[0][8][9]$a$10125 [13:12] $memory\instruction_memory$rdmux[0][8][9]$a$10125 [10:7] $memory\instruction_memory$rdmux[0][8][9]$a$10125 [5:4] $memory\instruction_memory$rdmux[0][8][9]$a$10125 [2] }, B={ $memory\instruction_memory$rdmux[0][8][9]$b$10126 [26] $memory\instruction_memory$rdmux[0][8][9]$b$10126 [26:20] 1'1 $memory\instruction_memory$rdmux[0][8][9]$b$10126 [16:15] $memory\instruction_memory$rdmux[0][8][9]$b$10126 [13:12] $memory\instruction_memory$rdmux[0][8][9]$b$10126 [8] $memory\instruction_memory$rdmux[0][8][9]$b$10126 [9:7] $memory\instruction_memory$rdmux[0][8][9]$b$10126 [5:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][7][4]$b$9727 [27:20] $memory\instruction_memory$rdmux[0][7][4]$b$9727 [18] $memory\instruction_memory$rdmux[0][7][4]$b$9727 [16:15] $memory\instruction_memory$rdmux[0][7][4]$b$9727 [13:12] $memory\instruction_memory$rdmux[0][7][4]$b$9727 [10:7] $memory\instruction_memory$rdmux[0][7][4]$b$9727 [5:4] $memory\instruction_memory$rdmux[0][7][4]$b$9727 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][4]$b$9727 [31:28] $memory\instruction_memory$rdmux[0][7][4]$b$9727 [19] $memory\instruction_memory$rdmux[0][7][4]$b$9727 [17] $memory\instruction_memory$rdmux[0][7][4]$b$9727 [14] $memory\instruction_memory$rdmux[0][7][4]$b$9727 [11] $memory\instruction_memory$rdmux[0][7][4]$b$9727 [6] $memory\instruction_memory$rdmux[0][7][4]$b$9727 [3] $memory\instruction_memory$rdmux[0][7][4]$b$9727 [1:0] } = { $memory\instruction_memory$rdmux[0][7][4]$b$9727 [27] $memory\instruction_memory$rdmux[0][7][4]$b$9727 [27] $memory\instruction_memory$rdmux[0][7][4]$b$9727 [27] $memory\instruction_memory$rdmux[0][7][4]$b$9727 [27] 1'0 $memory\instruction_memory$rdmux[0][7][4]$b$9727 [16] 2'00 $memory\instruction_memory$rdmux[0][7][4]$b$9727 [2] $memory\instruction_memory$rdmux[0][7][4]$b$9727 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][10]$10127:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][10]$a$10128, B=$memory\instruction_memory$rdmux[0][8][10]$b$10129, Y=$memory\instruction_memory$rdmux[0][7][5]$a$9729
      New ports: A={ $memory\instruction_memory$rdmux[0][8][10]$a$10128 [26] $memory\instruction_memory$rdmux[0][8][10]$a$10128 [26:22] $memory\instruction_memory$rdmux[0][8][10]$a$10128 [5] $memory\instruction_memory$rdmux[0][8][10]$a$10128 [11] 1'1 $memory\instruction_memory$rdmux[0][8][10]$a$10128 [16:15] $memory\instruction_memory$rdmux[0][8][10]$a$10128 [8] $memory\instruction_memory$rdmux[0][8][10]$a$10128 [11] $memory\instruction_memory$rdmux[0][8][10]$a$10128 [8] $memory\instruction_memory$rdmux[0][8][10]$a$10128 [8] $memory\instruction_memory$rdmux[0][8][10]$a$10128 [8:7] $memory\instruction_memory$rdmux[0][8][10]$a$10128 [5] $memory\instruction_memory$rdmux[0][8][10]$a$10128 [5] 1'0 }, B={ $memory\instruction_memory$rdmux[0][8][10]$b$10129 [13] $memory\instruction_memory$rdmux[0][8][10]$b$10129 [23] $memory\instruction_memory$rdmux[0][8][10]$b$10129 [23] $memory\instruction_memory$rdmux[0][8][10]$b$10129 [24:20] $memory\instruction_memory$rdmux[0][8][10]$b$10129 [18] $memory\instruction_memory$rdmux[0][8][10]$b$10129 [15] $memory\instruction_memory$rdmux[0][8][10]$b$10129 [15] $memory\instruction_memory$rdmux[0][8][10]$b$10129 [13] 2'01 $memory\instruction_memory$rdmux[0][8][10]$b$10129 [9:7] 1'0 $memory\instruction_memory$rdmux[0][8][10]$b$10129 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][7][5]$a$9729 [27:20] $memory\instruction_memory$rdmux[0][7][5]$a$9729 [18] $memory\instruction_memory$rdmux[0][7][5]$a$9729 [16:15] $memory\instruction_memory$rdmux[0][7][5]$a$9729 [13] $memory\instruction_memory$rdmux[0][7][5]$a$9729 [11:4] }
      New connections: { $memory\instruction_memory$rdmux[0][7][5]$a$9729 [31:28] $memory\instruction_memory$rdmux[0][7][5]$a$9729 [19] $memory\instruction_memory$rdmux[0][7][5]$a$9729 [17] $memory\instruction_memory$rdmux[0][7][5]$a$9729 [14] $memory\instruction_memory$rdmux[0][7][5]$a$9729 [12] $memory\instruction_memory$rdmux[0][7][5]$a$9729 [3:0] } = { $memory\instruction_memory$rdmux[0][7][5]$a$9729 [27] $memory\instruction_memory$rdmux[0][7][5]$a$9729 [27] $memory\instruction_memory$rdmux[0][7][5]$a$9729 [13] $memory\instruction_memory$rdmux[0][7][5]$a$9729 [27] 1'0 $memory\instruction_memory$rdmux[0][7][5]$a$9729 [16] $memory\instruction_memory$rdmux[0][7][5]$a$9729 [6] $memory\instruction_memory$rdmux[0][7][5]$a$9729 [6] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][15]$10142:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][15]$a$10143, B=$memory\instruction_memory$rdmux[0][8][15]$b$10144, Y=$memory\instruction_memory$rdmux[0][7][7]$b$9736
      New ports: A={ $memory\instruction_memory$rdmux[0][8][15]$a$10143 [26] $memory\instruction_memory$rdmux[0][8][15]$a$10143 [27:23] $memory\instruction_memory$rdmux[0][8][15]$a$10143 [7] $memory\instruction_memory$rdmux[0][8][15]$a$10143 [11] 1'0 $memory\instruction_memory$rdmux[0][8][15]$a$10143 [11] $memory\instruction_memory$rdmux[0][8][15]$a$10143 [16] $memory\instruction_memory$rdmux[0][8][15]$a$10143 [5] $memory\instruction_memory$rdmux[0][8][15]$a$10143 [13] $memory\instruction_memory$rdmux[0][8][15]$a$10143 [11] $memory\instruction_memory$rdmux[0][8][15]$a$10143 [11:10] 1'0 $memory\instruction_memory$rdmux[0][8][15]$a$10143 [8:7] $memory\instruction_memory$rdmux[0][8][15]$a$10143 [5] $memory\instruction_memory$rdmux[0][8][15]$a$10143 [5:4] 1'0 $memory\instruction_memory$rdmux[0][8][15]$a$10143 [2] }, B={ $memory\instruction_memory$rdmux[0][8][15]$b$10144 [18] $memory\instruction_memory$rdmux[0][8][15]$b$10144 [18] $memory\instruction_memory$rdmux[0][8][15]$b$10144 [26:25] $memory\instruction_memory$rdmux[0][8][15]$b$10144 [2] $memory\instruction_memory$rdmux[0][8][15]$b$10144 [23] 1'0 $memory\instruction_memory$rdmux[0][8][15]$b$10144 [21:20] $memory\instruction_memory$rdmux[0][8][15]$b$10144 [18] $memory\instruction_memory$rdmux[0][8][15]$b$10144 [16] 1'0 $memory\instruction_memory$rdmux[0][8][15]$b$10144 [13] 1'0 $memory\instruction_memory$rdmux[0][8][15]$b$10144 [11:9] $memory\instruction_memory$rdmux[0][8][15]$b$10144 [7] $memory\instruction_memory$rdmux[0][8][15]$b$10144 [7] $memory\instruction_memory$rdmux[0][8][15]$b$10144 [2] $memory\instruction_memory$rdmux[0][8][15]$b$10144 [5:4] $memory\instruction_memory$rdmux[0][8][15]$b$10144 [2] $memory\instruction_memory$rdmux[0][8][15]$b$10144 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][7]$b$9736 [28:20] $memory\instruction_memory$rdmux[0][7][7]$b$9736 [18] $memory\instruction_memory$rdmux[0][7][7]$b$9736 [16:15] $memory\instruction_memory$rdmux[0][7][7]$b$9736 [13:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][7]$b$9736 [31:29] $memory\instruction_memory$rdmux[0][7][7]$b$9736 [19] $memory\instruction_memory$rdmux[0][7][7]$b$9736 [17] $memory\instruction_memory$rdmux[0][7][7]$b$9736 [14] $memory\instruction_memory$rdmux[0][7][7]$b$9736 [1:0] } = { $memory\instruction_memory$rdmux[0][7][7]$b$9736 [28] $memory\instruction_memory$rdmux[0][7][7]$b$9736 [28] $memory\instruction_memory$rdmux[0][7][7]$b$9736 [28] 1'0 $memory\instruction_memory$rdmux[0][7][7]$b$9736 [12] $memory\instruction_memory$rdmux[0][7][7]$b$9736 [12] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][13]$10136:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][13]$a$10137, B=$memory\instruction_memory$rdmux[0][8][13]$b$10138, Y=$memory\instruction_memory$rdmux[0][7][6]$b$9733
      New ports: A={ $memory\instruction_memory$rdmux[0][8][13]$a$10137 [26] $memory\instruction_memory$rdmux[0][8][13]$a$10137 [28] $memory\instruction_memory$rdmux[0][8][13]$a$10137 [28] $memory\instruction_memory$rdmux[0][8][13]$a$10137 [26:21] $memory\instruction_memory$rdmux[0][8][13]$a$10137 [5] 1'1 $memory\instruction_memory$rdmux[0][8][13]$a$10137 [16] $memory\instruction_memory$rdmux[0][8][13]$a$10137 [16:15] $memory\instruction_memory$rdmux[0][8][13]$a$10137 [13:12] 2'11 $memory\instruction_memory$rdmux[0][8][13]$a$10137 [8:7] $memory\instruction_memory$rdmux[0][8][13]$a$10137 [5:4] 2'00 }, B={ $memory\instruction_memory$rdmux[0][8][13]$b$10138 [28] $memory\instruction_memory$rdmux[0][8][13]$b$10138 [25] $memory\instruction_memory$rdmux[0][8][13]$b$10138 [28] $memory\instruction_memory$rdmux[0][8][13]$b$10138 [25] $memory\instruction_memory$rdmux[0][8][13]$b$10138 [25] 1'0 $memory\instruction_memory$rdmux[0][8][13]$b$10138 [23:20] $memory\instruction_memory$rdmux[0][8][13]$b$10138 [18:15] $memory\instruction_memory$rdmux[0][8][13]$b$10138 [13:12] $memory\instruction_memory$rdmux[0][8][13]$b$10138 [10:7] $memory\instruction_memory$rdmux[0][8][13]$b$10138 [5:2] }, Y={ $memory\instruction_memory$rdmux[0][7][6]$b$9733 [30:28] $memory\instruction_memory$rdmux[0][7][6]$b$9733 [26:20] $memory\instruction_memory$rdmux[0][7][6]$b$9733 [18:15] $memory\instruction_memory$rdmux[0][7][6]$b$9733 [13:12] $memory\instruction_memory$rdmux[0][7][6]$b$9733 [10:7] $memory\instruction_memory$rdmux[0][7][6]$b$9733 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][6]$b$9733 [31] $memory\instruction_memory$rdmux[0][7][6]$b$9733 [27] $memory\instruction_memory$rdmux[0][7][6]$b$9733 [19] $memory\instruction_memory$rdmux[0][7][6]$b$9733 [14] $memory\instruction_memory$rdmux[0][7][6]$b$9733 [11] $memory\instruction_memory$rdmux[0][7][6]$b$9733 [6] $memory\instruction_memory$rdmux[0][7][6]$b$9733 [1:0] } = { $memory\instruction_memory$rdmux[0][7][6]$b$9733 [26] $memory\instruction_memory$rdmux[0][7][6]$b$9733 [26] 3'000 $memory\instruction_memory$rdmux[0][7][6]$b$9733 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][11]$10130:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][11]$a$10131, B=$memory\instruction_memory$rdmux[0][8][11]$b$10132, Y=$memory\instruction_memory$rdmux[0][7][5]$b$9730
      New ports: A={ $memory\instruction_memory$rdmux[0][8][11]$a$10131 [29] $memory\instruction_memory$rdmux[0][8][11]$a$10131 [27:22] $memory\instruction_memory$rdmux[0][8][11]$a$10131 [12] 1'0 $memory\instruction_memory$rdmux[0][8][11]$a$10131 [18] $memory\instruction_memory$rdmux[0][8][11]$a$10131 [15] $memory\instruction_memory$rdmux[0][8][11]$a$10131 [16:15] $memory\instruction_memory$rdmux[0][8][11]$a$10131 [13:12] 1'0 $memory\instruction_memory$rdmux[0][8][11]$a$10131 [10:7] $memory\instruction_memory$rdmux[0][8][11]$a$10131 [5] $memory\instruction_memory$rdmux[0][8][11]$a$10131 [5:4] $memory\instruction_memory$rdmux[0][8][11]$a$10131 [2] $memory\instruction_memory$rdmux[0][8][11]$a$10131 [2] }, B={ $memory\instruction_memory$rdmux[0][8][11]$b$10132 [26] $memory\instruction_memory$rdmux[0][8][11]$b$10132 [26] $memory\instruction_memory$rdmux[0][8][11]$b$10132 [26:25] $memory\instruction_memory$rdmux[0][8][11]$b$10132 [4] $memory\instruction_memory$rdmux[0][8][11]$b$10132 [23] 1'0 $memory\instruction_memory$rdmux[0][8][11]$b$10132 [11] $memory\instruction_memory$rdmux[0][8][11]$b$10132 [20] $memory\instruction_memory$rdmux[0][8][11]$b$10132 [11] 1'0 $memory\instruction_memory$rdmux[0][8][11]$b$10132 [16] $memory\instruction_memory$rdmux[0][8][11]$b$10132 [2] $memory\instruction_memory$rdmux[0][8][11]$b$10132 [13] 1'0 $memory\instruction_memory$rdmux[0][8][11]$b$10132 [11:8] 1'0 $memory\instruction_memory$rdmux[0][8][11]$b$10132 [2] $memory\instruction_memory$rdmux[0][8][11]$b$10132 [5:4] 1'0 $memory\instruction_memory$rdmux[0][8][11]$b$10132 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][5]$b$9730 [29] $memory\instruction_memory$rdmux[0][7][5]$b$9730 [27:20] $memory\instruction_memory$rdmux[0][7][5]$b$9730 [18:15] $memory\instruction_memory$rdmux[0][7][5]$b$9730 [13:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][5]$b$9730 [31:30] $memory\instruction_memory$rdmux[0][7][5]$b$9730 [28] $memory\instruction_memory$rdmux[0][7][5]$b$9730 [19] $memory\instruction_memory$rdmux[0][7][5]$b$9730 [14] $memory\instruction_memory$rdmux[0][7][5]$b$9730 [1:0] } = { $memory\instruction_memory$rdmux[0][7][5]$b$9730 [27] $memory\instruction_memory$rdmux[0][7][5]$b$9730 [29] $memory\instruction_memory$rdmux[0][7][5]$b$9730 [27] 1'0 $memory\instruction_memory$rdmux[0][7][5]$b$9730 [12] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][0]$10097:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][0]$a$10098, B=$memory\instruction_memory$rdmux[0][8][0]$b$10099, Y=$memory\instruction_memory$rdmux[0][7][0]$a$9714
      New ports: A={ $memory\instruction_memory$rdmux[0][8][0]$a$10098 [30] $memory\instruction_memory$rdmux[0][8][0]$a$10098 [28:25] $memory\instruction_memory$rdmux[0][8][0]$a$10098 [23] $memory\instruction_memory$rdmux[0][8][0]$a$10098 [3] $memory\instruction_memory$rdmux[0][8][0]$a$10098 [18] 1'0 $memory\instruction_memory$rdmux[0][8][0]$a$10098 [18] $memory\instruction_memory$rdmux[0][8][0]$a$10098 [16] 1'0 $memory\instruction_memory$rdmux[0][8][0]$a$10098 [9] $memory\instruction_memory$rdmux[0][8][0]$a$10098 [12:8] 1'0 $memory\instruction_memory$rdmux[0][8][0]$a$10098 [5:2] }, B={ $memory\instruction_memory$rdmux[0][8][0]$b$10099 [27] $memory\instruction_memory$rdmux[0][8][0]$b$10099 [27] $memory\instruction_memory$rdmux[0][8][0]$b$10099 [27:26] $memory\instruction_memory$rdmux[0][8][0]$b$10099 [5] $memory\instruction_memory$rdmux[0][8][0]$b$10099 [23:22] $memory\instruction_memory$rdmux[0][8][0]$b$10099 [20] $memory\instruction_memory$rdmux[0][8][0]$b$10099 [20] $memory\instruction_memory$rdmux[0][8][0]$b$10099 [13] $memory\instruction_memory$rdmux[0][8][0]$b$10099 [15] $memory\instruction_memory$rdmux[0][8][0]$b$10099 [15] $memory\instruction_memory$rdmux[0][8][0]$b$10099 [13] 2'00 $memory\instruction_memory$rdmux[0][8][0]$b$10099 [10:9] $memory\instruction_memory$rdmux[0][8][0]$b$10099 [7] $memory\instruction_memory$rdmux[0][8][0]$b$10099 [7] $memory\instruction_memory$rdmux[0][8][0]$b$10099 [5] 1'0 $memory\instruction_memory$rdmux[0][8][0]$b$10099 [2] $memory\instruction_memory$rdmux[0][8][0]$b$10099 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][0]$a$9714 [30] $memory\instruction_memory$rdmux[0][7][0]$a$9714 [28:25] $memory\instruction_memory$rdmux[0][7][0]$a$9714 [23:20] $memory\instruction_memory$rdmux[0][7][0]$a$9714 [18] $memory\instruction_memory$rdmux[0][7][0]$a$9714 [16:15] $memory\instruction_memory$rdmux[0][7][0]$a$9714 [13:7] $memory\instruction_memory$rdmux[0][7][0]$a$9714 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][0]$a$9714 [31] $memory\instruction_memory$rdmux[0][7][0]$a$9714 [29] $memory\instruction_memory$rdmux[0][7][0]$a$9714 [24] $memory\instruction_memory$rdmux[0][7][0]$a$9714 [19] $memory\instruction_memory$rdmux[0][7][0]$a$9714 [17] $memory\instruction_memory$rdmux[0][7][0]$a$9714 [14] $memory\instruction_memory$rdmux[0][7][0]$a$9714 [6] $memory\instruction_memory$rdmux[0][7][0]$a$9714 [1:0] } = { $memory\instruction_memory$rdmux[0][7][0]$a$9714 [28] $memory\instruction_memory$rdmux[0][7][0]$a$9714 [28] $memory\instruction_memory$rdmux[0][7][0]$a$9714 [3] 1'0 $memory\instruction_memory$rdmux[0][7][0]$a$9714 [15] 1'0 $memory\instruction_memory$rdmux[0][7][0]$a$9714 [3] 2'11 }
  Optimizing cells in module \instruction_memory.
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][1]$9716:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][1]$a$9717, B=$memory\instruction_memory$rdmux[0][7][1]$b$9718, Y=$memory\instruction_memory$rdmux[0][6][0]$b$9523
      New ports: A={ $memory\instruction_memory$rdmux[0][7][1]$a$9717 [27] $memory\instruction_memory$rdmux[0][7][1]$a$9717 [27] $memory\instruction_memory$rdmux[0][7][1]$a$9717 [27:20] $memory\instruction_memory$rdmux[0][7][1]$a$9717 [18] $memory\instruction_memory$rdmux[0][7][1]$a$9717 [16:15] $memory\instruction_memory$rdmux[0][7][1]$a$9717 [6] $memory\instruction_memory$rdmux[0][7][1]$a$9717 [13:4] }, B={ $memory\instruction_memory$rdmux[0][7][1]$b$9718 [30] $memory\instruction_memory$rdmux[0][7][1]$b$9718 [13] $memory\instruction_memory$rdmux[0][7][1]$b$9718 [26] $memory\instruction_memory$rdmux[0][7][1]$b$9718 [26:20] 1'1 $memory\instruction_memory$rdmux[0][7][1]$b$9718 [16:15] $memory\instruction_memory$rdmux[0][7][1]$b$9718 [12] $memory\instruction_memory$rdmux[0][7][1]$b$9718 [13:11] $memory\instruction_memory$rdmux[0][7][1]$b$9718 [9] $memory\instruction_memory$rdmux[0][7][1]$b$9718 [9:7] 1'0 $memory\instruction_memory$rdmux[0][7][1]$b$9718 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][6][0]$b$9523 [30:29] $memory\instruction_memory$rdmux[0][6][0]$b$9523 [27:20] $memory\instruction_memory$rdmux[0][6][0]$b$9523 [18] $memory\instruction_memory$rdmux[0][6][0]$b$9523 [16:4] }
      New connections: { $memory\instruction_memory$rdmux[0][6][0]$b$9523 [31] $memory\instruction_memory$rdmux[0][6][0]$b$9523 [28] $memory\instruction_memory$rdmux[0][6][0]$b$9523 [19] $memory\instruction_memory$rdmux[0][6][0]$b$9523 [17] $memory\instruction_memory$rdmux[0][6][0]$b$9523 [3:0] } = { $memory\instruction_memory$rdmux[0][6][0]$b$9523 [27] $memory\instruction_memory$rdmux[0][6][0]$b$9523 [27] 1'0 $memory\instruction_memory$rdmux[0][6][0]$b$9523 [16] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][12]$9749:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][12]$a$9750, B=$memory\instruction_memory$rdmux[0][7][12]$b$9751, Y=$memory\instruction_memory$rdmux[0][6][6]$a$9540
      New ports: A={ $memory\instruction_memory$rdmux[0][7][12]$a$9750 [31:24] $memory\instruction_memory$rdmux[0][7][12]$a$9750 [22] $memory\instruction_memory$rdmux[0][7][12]$a$9750 [22:20] $memory\instruction_memory$rdmux[0][7][12]$a$9750 [18:15] $memory\instruction_memory$rdmux[0][7][12]$a$9750 [12] $memory\instruction_memory$rdmux[0][7][12]$a$9750 [13:12] 1'0 $memory\instruction_memory$rdmux[0][7][12]$a$9750 [10:7] $memory\instruction_memory$rdmux[0][7][12]$a$9750 [3] $memory\instruction_memory$rdmux[0][7][12]$a$9750 [5:2] }, B={ $memory\instruction_memory$rdmux[0][7][12]$b$9751 [31:20] $memory\instruction_memory$rdmux[0][7][12]$b$9751 [18:15] $memory\instruction_memory$rdmux[0][7][12]$b$9751 [2] $memory\instruction_memory$rdmux[0][7][12]$b$9751 [13:2] }, Y={ $memory\instruction_memory$rdmux[0][6][6]$a$9540 [31:20] $memory\instruction_memory$rdmux[0][6][6]$a$9540 [18:2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][6]$a$9540 [19] $memory\instruction_memory$rdmux[0][6][6]$a$9540 [1:0] } = { $memory\instruction_memory$rdmux[0][6][6]$a$9540 [14] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][20]$9773:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][20]$a$9774, B=$memory\instruction_memory$rdmux[0][7][20]$b$9775, Y=$memory\instruction_memory$rdmux[0][6][10]$a$9552
      New ports: A={ $memory\instruction_memory$rdmux[0][7][20]$a$9774 [30] $memory\instruction_memory$rdmux[0][7][20]$a$9774 [28:20] $memory\instruction_memory$rdmux[0][7][20]$a$9774 [18:2] }, B={ $memory\instruction_memory$rdmux[0][7][20]$b$9775 [30] 1'0 $memory\instruction_memory$rdmux[0][7][20]$b$9775 [27:23] $memory\instruction_memory$rdmux[0][7][20]$b$9775 [20] $memory\instruction_memory$rdmux[0][7][20]$b$9775 [21:20] $memory\instruction_memory$rdmux[0][7][20]$b$9775 [16] $memory\instruction_memory$rdmux[0][7][20]$b$9775 [17:4] 1'0 $memory\instruction_memory$rdmux[0][7][20]$b$9775 [2] }, Y={ $memory\instruction_memory$rdmux[0][6][10]$a$9552 [30] $memory\instruction_memory$rdmux[0][6][10]$a$9552 [28:20] $memory\instruction_memory$rdmux[0][6][10]$a$9552 [18:2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][10]$a$9552 [31] $memory\instruction_memory$rdmux[0][6][10]$a$9552 [29] $memory\instruction_memory$rdmux[0][6][10]$a$9552 [19] $memory\instruction_memory$rdmux[0][6][10]$a$9552 [1:0] } = { $memory\instruction_memory$rdmux[0][6][10]$a$9552 [28] $memory\instruction_memory$rdmux[0][6][10]$a$9552 [28] $memory\instruction_memory$rdmux[0][6][10]$a$9552 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][6]$9731:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][6]$a$9732, B=$memory\instruction_memory$rdmux[0][7][6]$b$9733, Y=$memory\instruction_memory$rdmux[0][6][3]$a$9531
      New ports: A={ $memory\instruction_memory$rdmux[0][7][6]$a$9732 [26] $memory\instruction_memory$rdmux[0][7][6]$a$9732 [26] $memory\instruction_memory$rdmux[0][7][6]$a$9732 [28:20] $memory\instruction_memory$rdmux[0][7][6]$a$9732 [18:15] $memory\instruction_memory$rdmux[0][7][6]$a$9732 [13:7] $memory\instruction_memory$rdmux[0][7][6]$a$9732 [5:2] }, B={ $memory\instruction_memory$rdmux[0][7][6]$b$9733 [30:28] $memory\instruction_memory$rdmux[0][7][6]$b$9733 [26] $memory\instruction_memory$rdmux[0][7][6]$b$9733 [26:20] $memory\instruction_memory$rdmux[0][7][6]$b$9733 [18:15] $memory\instruction_memory$rdmux[0][7][6]$b$9733 [13:12] 1'0 $memory\instruction_memory$rdmux[0][7][6]$b$9733 [10:7] $memory\instruction_memory$rdmux[0][7][6]$b$9733 [5:2] }, Y={ $memory\instruction_memory$rdmux[0][6][3]$a$9531 [30:20] $memory\instruction_memory$rdmux[0][6][3]$a$9531 [18:15] $memory\instruction_memory$rdmux[0][6][3]$a$9531 [13:7] $memory\instruction_memory$rdmux[0][6][3]$a$9531 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][3]$a$9531 [31] $memory\instruction_memory$rdmux[0][6][3]$a$9531 [19] $memory\instruction_memory$rdmux[0][6][3]$a$9531 [14] $memory\instruction_memory$rdmux[0][6][3]$a$9531 [6] $memory\instruction_memory$rdmux[0][6][3]$a$9531 [1:0] } = { $memory\instruction_memory$rdmux[0][6][3]$a$9531 [26] 2'00 $memory\instruction_memory$rdmux[0][6][3]$a$9531 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][15]$9758:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][15]$a$9759, B=$memory\instruction_memory$rdmux[0][7][15]$b$9760, Y=$memory\instruction_memory$rdmux[0][6][7]$b$9544
      New ports: A={ $memory\instruction_memory$rdmux[0][7][15]$a$9759 [30] $memory\instruction_memory$rdmux[0][7][15]$a$9759 [28] $memory\instruction_memory$rdmux[0][7][15]$a$9759 [26] $memory\instruction_memory$rdmux[0][7][15]$a$9759 [26:20] $memory\instruction_memory$rdmux[0][7][15]$a$9759 [3] $memory\instruction_memory$rdmux[0][7][15]$a$9759 [18:15] $memory\instruction_memory$rdmux[0][7][15]$a$9759 [12] $memory\instruction_memory$rdmux[0][7][15]$a$9759 [13:11] $memory\instruction_memory$rdmux[0][7][15]$a$9759 [9] $memory\instruction_memory$rdmux[0][7][15]$a$9759 [9:2] }, B={ $memory\instruction_memory$rdmux[0][7][15]$b$9760 [28] $memory\instruction_memory$rdmux[0][7][15]$b$9760 [28:24] $memory\instruction_memory$rdmux[0][7][15]$b$9760 [14] $memory\instruction_memory$rdmux[0][7][15]$b$9760 [22:4] 1'0 $memory\instruction_memory$rdmux[0][7][15]$b$9760 [2] }, Y={ $memory\instruction_memory$rdmux[0][6][7]$b$9544 [30] $memory\instruction_memory$rdmux[0][6][7]$b$9544 [28:2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][7]$b$9544 [31] $memory\instruction_memory$rdmux[0][6][7]$b$9544 [29] $memory\instruction_memory$rdmux[0][6][7]$b$9544 [1:0] } = { $memory\instruction_memory$rdmux[0][6][7]$b$9544 [30] $memory\instruction_memory$rdmux[0][6][7]$b$9544 [28] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][2]$9719:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][2]$a$9720, B=$memory\instruction_memory$rdmux[0][7][2]$b$9721, Y=$memory\instruction_memory$rdmux[0][6][1]$a$9525
      New ports: A={ $memory\instruction_memory$rdmux[0][7][2]$a$9720 [29] $memory\instruction_memory$rdmux[0][7][2]$a$9720 [27] $memory\instruction_memory$rdmux[0][7][2]$a$9720 [27:20] $memory\instruction_memory$rdmux[0][7][2]$a$9720 [18:15] $memory\instruction_memory$rdmux[0][7][2]$a$9720 [13] $memory\instruction_memory$rdmux[0][7][2]$a$9720 [11:7] $memory\instruction_memory$rdmux[0][7][2]$a$9720 [5:4] 1'0 $memory\instruction_memory$rdmux[0][7][2]$a$9720 [2] }, B={ 1'1 $memory\instruction_memory$rdmux[0][7][2]$b$9721 [26] $memory\instruction_memory$rdmux[0][7][2]$b$9721 [27:20] 1'1 $memory\instruction_memory$rdmux[0][7][2]$b$9721 [15] $memory\instruction_memory$rdmux[0][7][2]$b$9721 [15] $memory\instruction_memory$rdmux[0][7][2]$b$9721 [15] 1'1 $memory\instruction_memory$rdmux[0][7][2]$b$9721 [11:7] $memory\instruction_memory$rdmux[0][7][2]$b$9721 [5] 1'0 $memory\instruction_memory$rdmux[0][7][2]$b$9721 [2] $memory\instruction_memory$rdmux[0][7][2]$b$9721 [2] }, Y={ $memory\instruction_memory$rdmux[0][6][1]$a$9525 [29:20] $memory\instruction_memory$rdmux[0][6][1]$a$9525 [18:15] $memory\instruction_memory$rdmux[0][6][1]$a$9525 [13] $memory\instruction_memory$rdmux[0][6][1]$a$9525 [11:7] $memory\instruction_memory$rdmux[0][6][1]$a$9525 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][1]$a$9525 [31:30] $memory\instruction_memory$rdmux[0][6][1]$a$9525 [19] $memory\instruction_memory$rdmux[0][6][1]$a$9525 [14] $memory\instruction_memory$rdmux[0][6][1]$a$9525 [12] $memory\instruction_memory$rdmux[0][6][1]$a$9525 [6] $memory\instruction_memory$rdmux[0][6][1]$a$9525 [1:0] } = { $memory\instruction_memory$rdmux[0][6][1]$a$9525 [27] $memory\instruction_memory$rdmux[0][6][1]$a$9525 [27] $memory\instruction_memory$rdmux[0][6][1]$a$9525 [3] $memory\instruction_memory$rdmux[0][6][1]$a$9525 [3] $memory\instruction_memory$rdmux[0][6][1]$a$9525 [3:2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][5]$9728:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][5]$a$9729, B=$memory\instruction_memory$rdmux[0][7][5]$b$9730, Y=$memory\instruction_memory$rdmux[0][6][2]$b$9529
      New ports: A={ $memory\instruction_memory$rdmux[0][7][5]$a$9729 [27] $memory\instruction_memory$rdmux[0][7][5]$a$9729 [13] $memory\instruction_memory$rdmux[0][7][5]$a$9729 [27:20] $memory\instruction_memory$rdmux[0][7][5]$a$9729 [18] $memory\instruction_memory$rdmux[0][7][5]$a$9729 [16] $memory\instruction_memory$rdmux[0][7][5]$a$9729 [16:15] $memory\instruction_memory$rdmux[0][7][5]$a$9729 [13] $memory\instruction_memory$rdmux[0][7][5]$a$9729 [6] $memory\instruction_memory$rdmux[0][7][5]$a$9729 [11:4] 2'00 }, B={ $memory\instruction_memory$rdmux[0][7][5]$b$9730 [29] $memory\instruction_memory$rdmux[0][7][5]$b$9730 [29] $memory\instruction_memory$rdmux[0][7][5]$b$9730 [27:20] $memory\instruction_memory$rdmux[0][7][5]$b$9730 [18:15] $memory\instruction_memory$rdmux[0][7][5]$b$9730 [13:2] }, Y={ $memory\instruction_memory$rdmux[0][6][2]$b$9529 [30:29] $memory\instruction_memory$rdmux[0][6][2]$b$9529 [27:20] $memory\instruction_memory$rdmux[0][6][2]$b$9529 [18:15] $memory\instruction_memory$rdmux[0][6][2]$b$9529 [13:2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][2]$b$9529 [31] $memory\instruction_memory$rdmux[0][6][2]$b$9529 [28] $memory\instruction_memory$rdmux[0][6][2]$b$9529 [19] $memory\instruction_memory$rdmux[0][6][2]$b$9529 [14] $memory\instruction_memory$rdmux[0][6][2]$b$9529 [1:0] } = { $memory\instruction_memory$rdmux[0][6][2]$b$9529 [27] $memory\instruction_memory$rdmux[0][6][2]$b$9529 [27] 1'0 $memory\instruction_memory$rdmux[0][6][2]$b$9529 [12] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][21]$9776:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][21]$a$9777, B=$memory\instruction_memory$rdmux[0][7][21]$b$9778, Y=$memory\instruction_memory$rdmux[0][6][10]$b$9553
      New ports: A={ $memory\instruction_memory$rdmux[0][7][21]$a$9777 [30] $memory\instruction_memory$rdmux[0][7][21]$a$9777 [24:23] $memory\instruction_memory$rdmux[0][7][21]$a$9777 [21:20] $memory\instruction_memory$rdmux[0][7][21]$a$9777 [17:12] $memory\instruction_memory$rdmux[0][7][21]$a$9777 [9:4] $memory\instruction_memory$rdmux[0][7][21]$a$9777 [2] 1'1 }, B={ $memory\instruction_memory$rdmux[0][7][21]$b$9778 [17] $memory\instruction_memory$rdmux[0][7][21]$b$9778 [9] $memory\instruction_memory$rdmux[0][7][21]$b$9778 [17] $memory\instruction_memory$rdmux[0][7][21]$b$9778 [17] 1'0 $memory\instruction_memory$rdmux[0][7][21]$b$9778 [17:16] $memory\instruction_memory$rdmux[0][7][21]$b$9778 [2] $memory\instruction_memory$rdmux[0][7][21]$b$9778 [14] 2'00 $memory\instruction_memory$rdmux[0][7][21]$b$9778 [9:8] 1'0 $memory\instruction_memory$rdmux[0][7][21]$b$9778 [2] $memory\instruction_memory$rdmux[0][7][21]$b$9778 [5:4] $memory\instruction_memory$rdmux[0][7][21]$b$9778 [2] $memory\instruction_memory$rdmux[0][7][21]$b$9778 [0] }, Y={ $memory\instruction_memory$rdmux[0][6][10]$b$9553 [30] $memory\instruction_memory$rdmux[0][6][10]$b$9553 [24:23] $memory\instruction_memory$rdmux[0][6][10]$b$9553 [21:20] $memory\instruction_memory$rdmux[0][6][10]$b$9553 [17:12] $memory\instruction_memory$rdmux[0][6][10]$b$9553 [9:4] $memory\instruction_memory$rdmux[0][6][10]$b$9553 [2] $memory\instruction_memory$rdmux[0][6][10]$b$9553 [0] }
      New connections: { $memory\instruction_memory$rdmux[0][6][10]$b$9553 [31] $memory\instruction_memory$rdmux[0][6][10]$b$9553 [29:25] $memory\instruction_memory$rdmux[0][6][10]$b$9553 [22] $memory\instruction_memory$rdmux[0][6][10]$b$9553 [19:18] $memory\instruction_memory$rdmux[0][6][10]$b$9553 [11:10] $memory\instruction_memory$rdmux[0][6][10]$b$9553 [3] $memory\instruction_memory$rdmux[0][6][10]$b$9553 [1] } = { 5'00000 $memory\instruction_memory$rdmux[0][6][10]$b$9553 [13] $memory\instruction_memory$rdmux[0][6][10]$b$9553 [20] 1'0 $memory\instruction_memory$rdmux[0][6][10]$b$9553 [16] 1'0 $memory\instruction_memory$rdmux[0][6][10]$b$9553 [8] 1'0 $memory\instruction_memory$rdmux[0][6][10]$b$9553 [0] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][17]$9764:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][17]$a$9765, B=$memory\instruction_memory$rdmux[0][7][17]$b$9766, Y=$memory\instruction_memory$rdmux[0][6][8]$b$9547
      New ports: A={ $memory\instruction_memory$rdmux[0][7][17]$a$9765 [31] $memory\instruction_memory$rdmux[0][7][17]$a$9765 [28] $memory\instruction_memory$rdmux[0][7][17]$a$9765 [28:20] $memory\instruction_memory$rdmux[0][7][17]$a$9765 [18:4] 1'0 $memory\instruction_memory$rdmux[0][7][17]$a$9765 [2] }, B={ $memory\instruction_memory$rdmux[0][7][17]$b$9766 [25] $memory\instruction_memory$rdmux[0][7][17]$b$9766 [30] $memory\instruction_memory$rdmux[0][7][17]$b$9766 [25] $memory\instruction_memory$rdmux[0][7][17]$b$9766 [27:20] $memory\instruction_memory$rdmux[0][7][17]$b$9766 [18:12] 1'0 $memory\instruction_memory$rdmux[0][7][17]$b$9766 [10:2] }, Y={ $memory\instruction_memory$rdmux[0][6][8]$b$9547 [31:30] $memory\instruction_memory$rdmux[0][6][8]$b$9547 [28:20] $memory\instruction_memory$rdmux[0][6][8]$b$9547 [18:2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][8]$b$9547 [29] $memory\instruction_memory$rdmux[0][6][8]$b$9547 [19] $memory\instruction_memory$rdmux[0][6][8]$b$9547 [1:0] } = { $memory\instruction_memory$rdmux[0][6][8]$b$9547 [28] $memory\instruction_memory$rdmux[0][6][8]$b$9547 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][18]$9767:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][18]$a$9768, B=$memory\instruction_memory$rdmux[0][7][18]$b$9769, Y=$memory\instruction_memory$rdmux[0][6][9]$a$9549
      New ports: A={ $memory\instruction_memory$rdmux[0][7][18]$a$9768 [29] $memory\instruction_memory$rdmux[0][7][18]$a$9768 [30:20] $memory\instruction_memory$rdmux[0][7][18]$a$9768 [18:2] }, B={ $memory\instruction_memory$rdmux[0][7][18]$b$9769 [31] $memory\instruction_memory$rdmux[0][7][18]$b$9769 [25] $memory\instruction_memory$rdmux[0][7][18]$b$9769 [25] $memory\instruction_memory$rdmux[0][7][18]$b$9769 [25] $memory\instruction_memory$rdmux[0][7][18]$b$9769 [25] $memory\instruction_memory$rdmux[0][7][18]$b$9769 [25] $memory\instruction_memory$rdmux[0][7][18]$b$9769 [25:20] $memory\instruction_memory$rdmux[0][7][18]$b$9769 [18] $memory\instruction_memory$rdmux[0][7][18]$b$9769 [15] $memory\instruction_memory$rdmux[0][7][18]$b$9769 [16:12] 1'0 $memory\instruction_memory$rdmux[0][7][18]$b$9769 [10:7] 1'0 $memory\instruction_memory$rdmux[0][7][18]$b$9769 [5:4] 1'0 $memory\instruction_memory$rdmux[0][7][18]$b$9769 [2] }, Y={ $memory\instruction_memory$rdmux[0][6][9]$a$9549 [31:20] $memory\instruction_memory$rdmux[0][6][9]$a$9549 [18:2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][9]$a$9549 [19] $memory\instruction_memory$rdmux[0][6][9]$a$9549 [1:0] } = 3'011
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][7]$9734:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][7]$a$9735, B=$memory\instruction_memory$rdmux[0][7][7]$b$9736, Y=$memory\instruction_memory$rdmux[0][6][3]$b$9532
      New ports: A={ $memory\instruction_memory$rdmux[0][7][7]$a$9735 [30:24] $memory\instruction_memory$rdmux[0][7][7]$a$9735 [22] $memory\instruction_memory$rdmux[0][7][7]$a$9735 [22:20] $memory\instruction_memory$rdmux[0][7][7]$a$9735 [18:15] 1'0 $memory\instruction_memory$rdmux[0][7][7]$a$9735 [13:12] 1'0 $memory\instruction_memory$rdmux[0][7][7]$a$9735 [10:7] $memory\instruction_memory$rdmux[0][7][7]$a$9735 [2] $memory\instruction_memory$rdmux[0][7][7]$a$9735 [5:4] $memory\instruction_memory$rdmux[0][7][7]$a$9735 [2] $memory\instruction_memory$rdmux[0][7][7]$a$9735 [2] }, B={ $memory\instruction_memory$rdmux[0][7][7]$b$9736 [28] $memory\instruction_memory$rdmux[0][7][7]$b$9736 [28] $memory\instruction_memory$rdmux[0][7][7]$b$9736 [28:20] $memory\instruction_memory$rdmux[0][7][7]$b$9736 [18] $memory\instruction_memory$rdmux[0][7][7]$b$9736 [12] $memory\instruction_memory$rdmux[0][7][7]$b$9736 [16:15] $memory\instruction_memory$rdmux[0][7][7]$b$9736 [12] $memory\instruction_memory$rdmux[0][7][7]$b$9736 [13:2] }, Y={ $memory\instruction_memory$rdmux[0][6][3]$b$9532 [30:20] $memory\instruction_memory$rdmux[0][6][3]$b$9532 [18:2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][3]$b$9532 [31] $memory\instruction_memory$rdmux[0][6][3]$b$9532 [19] $memory\instruction_memory$rdmux[0][6][3]$b$9532 [1:0] } = { $memory\instruction_memory$rdmux[0][6][3]$b$9532 [29] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][19]$9770:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][19]$a$9771, B=$memory\instruction_memory$rdmux[0][7][19]$b$9772, Y=$memory\instruction_memory$rdmux[0][6][9]$b$9550
      New ports: A={ $memory\instruction_memory$rdmux[0][7][19]$a$9771 [30] $memory\instruction_memory$rdmux[0][7][19]$a$9771 [27] $memory\instruction_memory$rdmux[0][7][19]$a$9771 [11] $memory\instruction_memory$rdmux[0][7][19]$a$9771 [25:20] $memory\instruction_memory$rdmux[0][7][19]$a$9771 [18:2] }, B={ $memory\instruction_memory$rdmux[0][7][19]$b$9772 [30] $memory\instruction_memory$rdmux[0][7][19]$b$9772 [26] $memory\instruction_memory$rdmux[0][7][19]$b$9772 [26:20] $memory\instruction_memory$rdmux[0][7][19]$b$9772 [18:12] 2'01 $memory\instruction_memory$rdmux[0][7][19]$b$9772 [9:4] 1'0 $memory\instruction_memory$rdmux[0][7][19]$b$9772 [2] }, Y={ $memory\instruction_memory$rdmux[0][6][9]$b$9550 [30] $memory\instruction_memory$rdmux[0][6][9]$b$9550 [27:20] $memory\instruction_memory$rdmux[0][6][9]$b$9550 [18:2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][9]$b$9550 [31] $memory\instruction_memory$rdmux[0][6][9]$b$9550 [29:28] $memory\instruction_memory$rdmux[0][6][9]$b$9550 [19] $memory\instruction_memory$rdmux[0][6][9]$b$9550 [1:0] } = { $memory\instruction_memory$rdmux[0][6][9]$b$9550 [26] $memory\instruction_memory$rdmux[0][6][9]$b$9550 [26] $memory\instruction_memory$rdmux[0][6][9]$b$9550 [26] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][16]$9761:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][16]$a$9762, B=$memory\instruction_memory$rdmux[0][7][16]$b$9763, Y=$memory\instruction_memory$rdmux[0][6][8]$a$9546
      New ports: A={ $memory\instruction_memory$rdmux[0][7][16]$a$9762 [27] $memory\instruction_memory$rdmux[0][7][16]$a$9762 [27:19] $memory\instruction_memory$rdmux[0][7][16]$a$9762 [17] $memory\instruction_memory$rdmux[0][7][16]$a$9762 [17:9] $memory\instruction_memory$rdmux[0][7][16]$a$9762 [4] $memory\instruction_memory$rdmux[0][7][16]$a$9762 [7] $memory\instruction_memory$rdmux[0][7][16]$a$9762 [5] $memory\instruction_memory$rdmux[0][7][16]$a$9762 [5:2] }, B=$memory\instruction_memory$rdmux[0][7][16]$b$9763 [28:2], Y=$memory\instruction_memory$rdmux[0][6][8]$a$9546 [28:2]
      New connections: { $memory\instruction_memory$rdmux[0][6][8]$a$9546 [31:29] $memory\instruction_memory$rdmux[0][6][8]$a$9546 [1:0] } = { $memory\instruction_memory$rdmux[0][6][8]$a$9546 [28] $memory\instruction_memory$rdmux[0][6][8]$a$9546 [28] $memory\instruction_memory$rdmux[0][6][8]$a$9546 [28] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][3]$9722:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][3]$a$9723, B=$memory\instruction_memory$rdmux[0][7][3]$b$9724, Y=$memory\instruction_memory$rdmux[0][6][1]$b$9526
      New ports: A={ $memory\instruction_memory$rdmux[0][7][3]$a$9723 [27] $memory\instruction_memory$rdmux[0][7][3]$a$9723 [29] $memory\instruction_memory$rdmux[0][7][3]$a$9723 [27] $memory\instruction_memory$rdmux[0][7][3]$a$9723 [27:20] $memory\instruction_memory$rdmux[0][7][3]$a$9723 [18] $memory\instruction_memory$rdmux[0][7][3]$a$9723 [16] $memory\instruction_memory$rdmux[0][7][3]$a$9723 [16:12] 1'0 $memory\instruction_memory$rdmux[0][7][3]$a$9723 [8] $memory\instruction_memory$rdmux[0][7][3]$a$9723 [9:4] $memory\instruction_memory$rdmux[0][7][3]$a$9723 [2] }, B={ $memory\instruction_memory$rdmux[0][7][3]$b$9724 [31] $memory\instruction_memory$rdmux[0][7][3]$b$9724 [29:20] $memory\instruction_memory$rdmux[0][7][3]$b$9724 [18] $memory\instruction_memory$rdmux[0][7][3]$b$9724 [15] $memory\instruction_memory$rdmux[0][7][3]$b$9724 [16:15] $memory\instruction_memory$rdmux[0][7][3]$b$9724 [11] $memory\instruction_memory$rdmux[0][7][3]$b$9724 [13] $memory\instruction_memory$rdmux[0][7][3]$b$9724 [11] $memory\instruction_memory$rdmux[0][7][3]$b$9724 [11:4] $memory\instruction_memory$rdmux[0][7][3]$b$9724 [2] }, Y={ $memory\instruction_memory$rdmux[0][6][1]$b$9526 [31] $memory\instruction_memory$rdmux[0][6][1]$b$9526 [29:20] $memory\instruction_memory$rdmux[0][6][1]$b$9526 [18:4] $memory\instruction_memory$rdmux[0][6][1]$b$9526 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][1]$b$9526 [30] $memory\instruction_memory$rdmux[0][6][1]$b$9526 [19] $memory\instruction_memory$rdmux[0][6][1]$b$9526 [3] $memory\instruction_memory$rdmux[0][6][1]$b$9526 [1:0] } = { $memory\instruction_memory$rdmux[0][6][1]$b$9526 [27] 1'0 $memory\instruction_memory$rdmux[0][6][1]$b$9526 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][4]$9725:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][4]$a$9726, B=$memory\instruction_memory$rdmux[0][7][4]$b$9727, Y=$memory\instruction_memory$rdmux[0][6][2]$a$9528
      New ports: A={ $memory\instruction_memory$rdmux[0][7][4]$a$9726 [27:20] $memory\instruction_memory$rdmux[0][7][4]$a$9726 [18:15] $memory\instruction_memory$rdmux[0][7][4]$a$9726 [12] $memory\instruction_memory$rdmux[0][7][4]$a$9726 [13:2] }, B={ $memory\instruction_memory$rdmux[0][7][4]$b$9727 [27:20] $memory\instruction_memory$rdmux[0][7][4]$b$9727 [18] $memory\instruction_memory$rdmux[0][7][4]$b$9727 [16] $memory\instruction_memory$rdmux[0][7][4]$b$9727 [16:15] 1'0 $memory\instruction_memory$rdmux[0][7][4]$b$9727 [13:12] 1'0 $memory\instruction_memory$rdmux[0][7][4]$b$9727 [10:7] $memory\instruction_memory$rdmux[0][7][4]$b$9727 [2] $memory\instruction_memory$rdmux[0][7][4]$b$9727 [5:4] $memory\instruction_memory$rdmux[0][7][4]$b$9727 [2] $memory\instruction_memory$rdmux[0][7][4]$b$9727 [2] }, Y={ $memory\instruction_memory$rdmux[0][6][2]$a$9528 [27:20] $memory\instruction_memory$rdmux[0][6][2]$a$9528 [18:2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][2]$a$9528 [31:28] $memory\instruction_memory$rdmux[0][6][2]$a$9528 [19] $memory\instruction_memory$rdmux[0][6][2]$a$9528 [1:0] } = { $memory\instruction_memory$rdmux[0][6][2]$a$9528 [27] $memory\instruction_memory$rdmux[0][6][2]$a$9528 [27] $memory\instruction_memory$rdmux[0][6][2]$a$9528 [27] $memory\instruction_memory$rdmux[0][6][2]$a$9528 [27] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][8]$9737:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][8]$a$9738, B=$memory\instruction_memory$rdmux[0][7][8]$b$9739, Y=$memory\instruction_memory$rdmux[0][6][4]$a$9534
      New ports: A={ $memory\instruction_memory$rdmux[0][7][8]$a$9738 [30] $memory\instruction_memory$rdmux[0][7][8]$a$9738 [27:20] $memory\instruction_memory$rdmux[0][7][8]$a$9738 [18] $memory\instruction_memory$rdmux[0][7][8]$a$9738 [16] $memory\instruction_memory$rdmux[0][7][8]$a$9738 [16:12] 2'01 $memory\instruction_memory$rdmux[0][7][8]$a$9738 [9:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][7][8]$b$9739 [30] $memory\instruction_memory$rdmux[0][7][8]$b$9739 [27:20] $memory\instruction_memory$rdmux[0][7][8]$b$9739 [9] $memory\instruction_memory$rdmux[0][7][8]$b$9739 [17:7] $memory\instruction_memory$rdmux[0][7][8]$b$9739 [2] $memory\instruction_memory$rdmux[0][7][8]$b$9739 [5:4] $memory\instruction_memory$rdmux[0][7][8]$b$9739 [2] }, Y={ $memory\instruction_memory$rdmux[0][6][4]$a$9534 [30] $memory\instruction_memory$rdmux[0][6][4]$a$9534 [27:20] $memory\instruction_memory$rdmux[0][6][4]$a$9534 [18:4] $memory\instruction_memory$rdmux[0][6][4]$a$9534 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][4]$a$9534 [31] $memory\instruction_memory$rdmux[0][6][4]$a$9534 [29:28] $memory\instruction_memory$rdmux[0][6][4]$a$9534 [19] $memory\instruction_memory$rdmux[0][6][4]$a$9534 [3] $memory\instruction_memory$rdmux[0][6][4]$a$9534 [1:0] } = { $memory\instruction_memory$rdmux[0][6][4]$a$9534 [27] $memory\instruction_memory$rdmux[0][6][4]$a$9534 [27] $memory\instruction_memory$rdmux[0][6][4]$a$9534 [27] 1'0 $memory\instruction_memory$rdmux[0][6][4]$a$9534 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][13]$9752:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][13]$a$9753, B=$memory\instruction_memory$rdmux[0][7][13]$b$9754, Y=$memory\instruction_memory$rdmux[0][6][6]$b$9541
      New ports: A={ $memory\instruction_memory$rdmux[0][7][13]$a$9753 [31:20] $memory\instruction_memory$rdmux[0][7][13]$a$9753 [18:11] $memory\instruction_memory$rdmux[0][7][13]$a$9753 [9:2] }, B={ $memory\instruction_memory$rdmux[0][7][13]$b$9754 [29] $memory\instruction_memory$rdmux[0][7][13]$b$9754 [30:20] $memory\instruction_memory$rdmux[0][7][13]$b$9754 [18:11] $memory\instruction_memory$rdmux[0][7][13]$b$9754 [9:2] }, Y={ $memory\instruction_memory$rdmux[0][6][6]$b$9541 [31:20] $memory\instruction_memory$rdmux[0][6][6]$b$9541 [18:11] $memory\instruction_memory$rdmux[0][6][6]$b$9541 [9:2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][6]$b$9541 [19] $memory\instruction_memory$rdmux[0][6][6]$b$9541 [10] $memory\instruction_memory$rdmux[0][6][6]$b$9541 [1:0] } = { $memory\instruction_memory$rdmux[0][6][6]$b$9541 [14] $memory\instruction_memory$rdmux[0][6][6]$b$9541 [8] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][9]$9740:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][9]$a$9741, B=$memory\instruction_memory$rdmux[0][7][9]$b$9742, Y=$memory\instruction_memory$rdmux[0][6][4]$b$9535
      New ports: A={ $memory\instruction_memory$rdmux[0][7][9]$a$9741 [27:20] $memory\instruction_memory$rdmux[0][7][9]$a$9741 [18] $memory\instruction_memory$rdmux[0][7][9]$a$9741 [16] $memory\instruction_memory$rdmux[0][7][9]$a$9741 [16:12] $memory\instruction_memory$rdmux[0][7][9]$a$9741 [10:4] $memory\instruction_memory$rdmux[0][7][9]$a$9741 [2] }, B={ $memory\instruction_memory$rdmux[0][7][9]$b$9742 [27:20] $memory\instruction_memory$rdmux[0][7][9]$b$9742 [18:15] $memory\instruction_memory$rdmux[0][7][9]$b$9742 [6] $memory\instruction_memory$rdmux[0][7][9]$b$9742 [13:12] $memory\instruction_memory$rdmux[0][7][9]$b$9742 [10:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][6][4]$b$9535 [27:20] $memory\instruction_memory$rdmux[0][6][4]$b$9535 [18:12] $memory\instruction_memory$rdmux[0][6][4]$b$9535 [10:4] $memory\instruction_memory$rdmux[0][6][4]$b$9535 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][4]$b$9535 [31:28] $memory\instruction_memory$rdmux[0][6][4]$b$9535 [19] $memory\instruction_memory$rdmux[0][6][4]$b$9535 [11] $memory\instruction_memory$rdmux[0][6][4]$b$9535 [3] $memory\instruction_memory$rdmux[0][6][4]$b$9535 [1:0] } = { $memory\instruction_memory$rdmux[0][6][4]$b$9535 [27] $memory\instruction_memory$rdmux[0][6][4]$b$9535 [27] $memory\instruction_memory$rdmux[0][6][4]$b$9535 [27] $memory\instruction_memory$rdmux[0][6][4]$b$9535 [27] 2'00 $memory\instruction_memory$rdmux[0][6][4]$b$9535 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][11]$9746:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][11]$a$9747, B=$memory\instruction_memory$rdmux[0][7][11]$b$9748, Y=$memory\instruction_memory$rdmux[0][6][5]$b$9538
      New ports: A={ $memory\instruction_memory$rdmux[0][7][11]$a$9747 [31:28] $memory\instruction_memory$rdmux[0][7][11]$a$9747 [26] $memory\instruction_memory$rdmux[0][7][11]$a$9747 [26:20] $memory\instruction_memory$rdmux[0][7][11]$a$9747 [18] $memory\instruction_memory$rdmux[0][7][11]$a$9747 [16:15] $memory\instruction_memory$rdmux[0][7][11]$a$9747 [13] $memory\instruction_memory$rdmux[0][7][11]$a$9747 [11] $memory\instruction_memory$rdmux[0][7][11]$a$9747 [9:7] $memory\instruction_memory$rdmux[0][7][11]$a$9747 [5:2] }, B={ $memory\instruction_memory$rdmux[0][7][11]$b$9748 [31:29] $memory\instruction_memory$rdmux[0][7][11]$b$9748 [27] $memory\instruction_memory$rdmux[0][7][11]$b$9748 [27:24] $memory\instruction_memory$rdmux[0][7][11]$b$9748 [22] $memory\instruction_memory$rdmux[0][7][11]$b$9748 [22:21] $memory\instruction_memory$rdmux[0][7][11]$b$9748 [5] 1'1 $memory\instruction_memory$rdmux[0][7][11]$b$9748 [16:15] $memory\instruction_memory$rdmux[0][7][11]$b$9748 [2] 1'0 $memory\instruction_memory$rdmux[0][7][11]$b$9748 [9] $memory\instruction_memory$rdmux[0][7][11]$b$9748 [4] $memory\instruction_memory$rdmux[0][7][11]$b$9748 [7] $memory\instruction_memory$rdmux[0][7][11]$b$9748 [5:2] }, Y={ $memory\instruction_memory$rdmux[0][6][5]$b$9538 [31:20] $memory\instruction_memory$rdmux[0][6][5]$b$9538 [18] $memory\instruction_memory$rdmux[0][6][5]$b$9538 [16:15] $memory\instruction_memory$rdmux[0][6][5]$b$9538 [13] $memory\instruction_memory$rdmux[0][6][5]$b$9538 [11] $memory\instruction_memory$rdmux[0][6][5]$b$9538 [9:7] $memory\instruction_memory$rdmux[0][6][5]$b$9538 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][5]$b$9538 [19] $memory\instruction_memory$rdmux[0][6][5]$b$9538 [17] $memory\instruction_memory$rdmux[0][6][5]$b$9538 [14] $memory\instruction_memory$rdmux[0][6][5]$b$9538 [12] $memory\instruction_memory$rdmux[0][6][5]$b$9538 [10] $memory\instruction_memory$rdmux[0][6][5]$b$9538 [6] $memory\instruction_memory$rdmux[0][6][5]$b$9538 [1:0] } = { $memory\instruction_memory$rdmux[0][6][5]$b$9538 [2] $memory\instruction_memory$rdmux[0][6][5]$b$9538 [16] $memory\instruction_memory$rdmux[0][6][5]$b$9538 [2] $memory\instruction_memory$rdmux[0][6][5]$b$9538 [2] $memory\instruction_memory$rdmux[0][6][5]$b$9538 [4:3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][10]$9743:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][10]$a$9744, B=$memory\instruction_memory$rdmux[0][7][10]$b$9745, Y=$memory\instruction_memory$rdmux[0][6][5]$a$9537
      New ports: A={ $memory\instruction_memory$rdmux[0][7][10]$a$9744 [31] $memory\instruction_memory$rdmux[0][7][10]$a$9744 [29] $memory\instruction_memory$rdmux[0][7][10]$a$9744 [29] $memory\instruction_memory$rdmux[0][7][10]$a$9744 [27] $memory\instruction_memory$rdmux[0][7][10]$a$9744 [27:20] $memory\instruction_memory$rdmux[0][7][10]$a$9744 [18:15] $memory\instruction_memory$rdmux[0][7][10]$a$9744 [13] 1'0 $memory\instruction_memory$rdmux[0][7][10]$a$9744 [11:2] }, B={ $memory\instruction_memory$rdmux[0][7][10]$b$9745 [30] $memory\instruction_memory$rdmux[0][7][10]$b$9745 [30] $memory\instruction_memory$rdmux[0][7][10]$b$9745 [28] $memory\instruction_memory$rdmux[0][7][10]$b$9745 [28] $memory\instruction_memory$rdmux[0][7][10]$b$9745 [26] $memory\instruction_memory$rdmux[0][7][10]$b$9745 [26:20] $memory\instruction_memory$rdmux[0][7][10]$b$9745 [18] $memory\instruction_memory$rdmux[0][7][10]$b$9745 [15] $memory\instruction_memory$rdmux[0][7][10]$b$9745 [15] $memory\instruction_memory$rdmux[0][7][10]$b$9745 [15] $memory\instruction_memory$rdmux[0][7][10]$b$9745 [13:12] 1'0 $memory\instruction_memory$rdmux[0][7][10]$b$9745 [10:4] $memory\instruction_memory$rdmux[0][7][10]$b$9745 [2] $memory\instruction_memory$rdmux[0][7][10]$b$9745 [2] }, Y={ $memory\instruction_memory$rdmux[0][6][5]$a$9537 [31:20] $memory\instruction_memory$rdmux[0][6][5]$a$9537 [18:15] $memory\instruction_memory$rdmux[0][6][5]$a$9537 [13:2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][5]$a$9537 [19] $memory\instruction_memory$rdmux[0][6][5]$a$9537 [14] $memory\instruction_memory$rdmux[0][6][5]$a$9537 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][6][5]$a$9537 [12] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][14]$9755:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][14]$a$9756, B=$memory\instruction_memory$rdmux[0][7][14]$b$9757, Y=$memory\instruction_memory$rdmux[0][6][7]$a$9543
      New ports: A={ $memory\instruction_memory$rdmux[0][7][14]$a$9756 [13] $memory\instruction_memory$rdmux[0][7][14]$a$9756 [27] $memory\instruction_memory$rdmux[0][7][14]$a$9756 [13] $memory\instruction_memory$rdmux[0][7][14]$a$9756 [28:15] $memory\instruction_memory$rdmux[0][7][14]$a$9756 [13:4] $memory\instruction_memory$rdmux[0][7][14]$a$9756 [2] }, B={ $memory\instruction_memory$rdmux[0][7][14]$b$9757 [30] $memory\instruction_memory$rdmux[0][7][14]$b$9757 [30] $memory\instruction_memory$rdmux[0][7][14]$b$9757 [28] $memory\instruction_memory$rdmux[0][7][14]$b$9757 [28] $memory\instruction_memory$rdmux[0][7][14]$b$9757 [26] $memory\instruction_memory$rdmux[0][7][14]$b$9757 [26:23] $memory\instruction_memory$rdmux[0][7][14]$b$9757 [21] $memory\instruction_memory$rdmux[0][7][14]$b$9757 [21:20] 1'0 $memory\instruction_memory$rdmux[0][7][14]$b$9757 [18] $memory\instruction_memory$rdmux[0][7][14]$b$9757 [15] $memory\instruction_memory$rdmux[0][7][14]$b$9757 [15] $memory\instruction_memory$rdmux[0][7][14]$b$9757 [15] $memory\instruction_memory$rdmux[0][7][14]$b$9757 [13:4] $memory\instruction_memory$rdmux[0][7][14]$b$9757 [2] }, Y={ $memory\instruction_memory$rdmux[0][6][7]$a$9543 [31:15] $memory\instruction_memory$rdmux[0][6][7]$a$9543 [13:4] $memory\instruction_memory$rdmux[0][6][7]$a$9543 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][7]$a$9543 [14] $memory\instruction_memory$rdmux[0][6][7]$a$9543 [3] $memory\instruction_memory$rdmux[0][6][7]$a$9543 [1:0] } = { $memory\instruction_memory$rdmux[0][6][7]$a$9543 [12] $memory\instruction_memory$rdmux[0][6][7]$a$9543 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][0]$9713:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][0]$a$9714, B=$memory\instruction_memory$rdmux[0][7][0]$b$9715, Y=$memory\instruction_memory$rdmux[0][6][0]$a$9522
      New ports: A={ $memory\instruction_memory$rdmux[0][7][0]$a$9714 [30] $memory\instruction_memory$rdmux[0][7][0]$a$9714 [28:25] $memory\instruction_memory$rdmux[0][7][0]$a$9714 [23:20] $memory\instruction_memory$rdmux[0][7][0]$a$9714 [18] $memory\instruction_memory$rdmux[0][7][0]$a$9714 [15] $memory\instruction_memory$rdmux[0][7][0]$a$9714 [16:15] 1'0 $memory\instruction_memory$rdmux[0][7][0]$a$9714 [13:7] $memory\instruction_memory$rdmux[0][7][0]$a$9714 [3] $memory\instruction_memory$rdmux[0][7][0]$a$9714 [5:2] }, B={ $memory\instruction_memory$rdmux[0][7][0]$b$9715 [26] $memory\instruction_memory$rdmux[0][7][0]$b$9715 [26] $memory\instruction_memory$rdmux[0][7][0]$b$9715 [26] $memory\instruction_memory$rdmux[0][7][0]$b$9715 [26:25] $memory\instruction_memory$rdmux[0][7][0]$b$9715 [23:21] $memory\instruction_memory$rdmux[0][7][0]$b$9715 [5] 1'1 $memory\instruction_memory$rdmux[0][7][0]$b$9715 [16] $memory\instruction_memory$rdmux[0][7][0]$b$9715 [16:15] $memory\instruction_memory$rdmux[0][7][0]$b$9715 [6] $memory\instruction_memory$rdmux[0][7][0]$b$9715 [13:12] $memory\instruction_memory$rdmux[0][7][0]$b$9715 [6] 2'11 $memory\instruction_memory$rdmux[0][7][0]$b$9715 [8:4] 2'00 }, Y={ $memory\instruction_memory$rdmux[0][6][0]$a$9522 [30] $memory\instruction_memory$rdmux[0][6][0]$a$9522 [28:25] $memory\instruction_memory$rdmux[0][6][0]$a$9522 [23:20] $memory\instruction_memory$rdmux[0][6][0]$a$9522 [18:2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][0]$a$9522 [31] $memory\instruction_memory$rdmux[0][6][0]$a$9522 [29] $memory\instruction_memory$rdmux[0][6][0]$a$9522 [24] $memory\instruction_memory$rdmux[0][6][0]$a$9522 [19] $memory\instruction_memory$rdmux[0][6][0]$a$9522 [1:0] } = { $memory\instruction_memory$rdmux[0][6][0]$a$9522 [28] $memory\instruction_memory$rdmux[0][6][0]$a$9522 [28] $memory\instruction_memory$rdmux[0][6][0]$a$9522 [3] 3'011 }
  Optimizing cells in module \instruction_memory.
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][6][3]$9530:
      Old ports: A=$memory\instruction_memory$rdmux[0][6][3]$a$9531, B=$memory\instruction_memory$rdmux[0][6][3]$b$9532, Y=$memory\instruction_memory$rdmux[0][5][1]$b$9430
      New ports: A={ $memory\instruction_memory$rdmux[0][6][3]$a$9531 [26] $memory\instruction_memory$rdmux[0][6][3]$a$9531 [30:20] $memory\instruction_memory$rdmux[0][6][3]$a$9531 [18:15] 1'0 $memory\instruction_memory$rdmux[0][6][3]$a$9531 [13:7] $memory\instruction_memory$rdmux[0][6][3]$a$9531 [3] $memory\instruction_memory$rdmux[0][6][3]$a$9531 [5:2] }, B={ $memory\instruction_memory$rdmux[0][6][3]$b$9532 [29] $memory\instruction_memory$rdmux[0][6][3]$b$9532 [30:20] $memory\instruction_memory$rdmux[0][6][3]$b$9532 [18:2] }, Y={ $memory\instruction_memory$rdmux[0][5][1]$b$9430 [31:20] $memory\instruction_memory$rdmux[0][5][1]$b$9430 [18:2] }
      New connections: { $memory\instruction_memory$rdmux[0][5][1]$b$9430 [19] $memory\instruction_memory$rdmux[0][5][1]$b$9430 [1:0] } = 3'011
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][6][10]$9551:
      Old ports: A=$memory\instruction_memory$rdmux[0][6][10]$a$9552, B=$memory\instruction_memory$rdmux[0][6][10]$b$9553, Y=$memory\instruction_memory$rdmux[0][5][5]$a$9441
      New ports: A={ $memory\instruction_memory$rdmux[0][6][10]$a$9552 [30] $memory\instruction_memory$rdmux[0][6][10]$a$9552 [28:20] $memory\instruction_memory$rdmux[0][6][10]$a$9552 [18:2] 1'1 }, B={ $memory\instruction_memory$rdmux[0][6][10]$b$9553 [30] 3'000 $memory\instruction_memory$rdmux[0][6][10]$b$9553 [13] $memory\instruction_memory$rdmux[0][6][10]$b$9553 [24:23] $memory\instruction_memory$rdmux[0][6][10]$b$9553 [20] $memory\instruction_memory$rdmux[0][6][10]$b$9553 [21:20] $memory\instruction_memory$rdmux[0][6][10]$b$9553 [16] $memory\instruction_memory$rdmux[0][6][10]$b$9553 [17:12] 1'0 $memory\instruction_memory$rdmux[0][6][10]$b$9553 [8] $memory\instruction_memory$rdmux[0][6][10]$b$9553 [9:4] 1'0 $memory\instruction_memory$rdmux[0][6][10]$b$9553 [2] $memory\instruction_memory$rdmux[0][6][10]$b$9553 [0] }, Y={ $memory\instruction_memory$rdmux[0][5][5]$a$9441 [30] $memory\instruction_memory$rdmux[0][5][5]$a$9441 [28:20] $memory\instruction_memory$rdmux[0][5][5]$a$9441 [18:2] $memory\instruction_memory$rdmux[0][5][5]$a$9441 [0] }
      New connections: { $memory\instruction_memory$rdmux[0][5][5]$a$9441 [31] $memory\instruction_memory$rdmux[0][5][5]$a$9441 [29] $memory\instruction_memory$rdmux[0][5][5]$a$9441 [19] $memory\instruction_memory$rdmux[0][5][5]$a$9441 [1] } = { $memory\instruction_memory$rdmux[0][5][5]$a$9441 [28] $memory\instruction_memory$rdmux[0][5][5]$a$9441 [28] $memory\instruction_memory$rdmux[0][5][5]$a$9441 [3] $memory\instruction_memory$rdmux[0][5][5]$a$9441 [0] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][6][5]$9536:
      Old ports: A=$memory\instruction_memory$rdmux[0][6][5]$a$9537, B=$memory\instruction_memory$rdmux[0][6][5]$b$9538, Y=$memory\instruction_memory$rdmux[0][5][2]$b$9433
      New ports: A={ $memory\instruction_memory$rdmux[0][6][5]$a$9537 [31:20] 1'0 $memory\instruction_memory$rdmux[0][6][5]$a$9537 [18:15] $memory\instruction_memory$rdmux[0][6][5]$a$9537 [13:2] }, B={ $memory\instruction_memory$rdmux[0][6][5]$b$9538 [31:20] $memory\instruction_memory$rdmux[0][6][5]$b$9538 [2] $memory\instruction_memory$rdmux[0][6][5]$b$9538 [18] $memory\instruction_memory$rdmux[0][6][5]$b$9538 [16] $memory\instruction_memory$rdmux[0][6][5]$b$9538 [16:15] $memory\instruction_memory$rdmux[0][6][5]$b$9538 [13] $memory\instruction_memory$rdmux[0][6][5]$b$9538 [2] $memory\instruction_memory$rdmux[0][6][5]$b$9538 [11] $memory\instruction_memory$rdmux[0][6][5]$b$9538 [4] $memory\instruction_memory$rdmux[0][6][5]$b$9538 [9:7] $memory\instruction_memory$rdmux[0][6][5]$b$9538 [3] $memory\instruction_memory$rdmux[0][6][5]$b$9538 [5:2] }, Y={ $memory\instruction_memory$rdmux[0][5][2]$b$9433 [31:15] $memory\instruction_memory$rdmux[0][5][2]$b$9433 [13:2] }
      New connections: { $memory\instruction_memory$rdmux[0][5][2]$b$9433 [14] $memory\instruction_memory$rdmux[0][5][2]$b$9433 [1:0] } = { $memory\instruction_memory$rdmux[0][5][2]$b$9433 [12] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][6][6]$9539:
      Old ports: A=$memory\instruction_memory$rdmux[0][6][6]$a$9540, B=$memory\instruction_memory$rdmux[0][6][6]$b$9541, Y=$memory\instruction_memory$rdmux[0][5][3]$a$9435
      New ports: A={ $memory\instruction_memory$rdmux[0][6][6]$a$9540 [31:20] $memory\instruction_memory$rdmux[0][6][6]$a$9540 [18:2] }, B={ $memory\instruction_memory$rdmux[0][6][6]$b$9541 [31:20] $memory\instruction_memory$rdmux[0][6][6]$b$9541 [18:11] $memory\instruction_memory$rdmux[0][6][6]$b$9541 [8] $memory\instruction_memory$rdmux[0][6][6]$b$9541 [9:2] }, Y={ $memory\instruction_memory$rdmux[0][5][3]$a$9435 [31:20] $memory\instruction_memory$rdmux[0][5][3]$a$9435 [18:2] }
      New connections: { $memory\instruction_memory$rdmux[0][5][3]$a$9435 [19] $memory\instruction_memory$rdmux[0][5][3]$a$9435 [1:0] } = { $memory\instruction_memory$rdmux[0][5][3]$a$9435 [14] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][6][7]$9542:
      Old ports: A=$memory\instruction_memory$rdmux[0][6][7]$a$9543, B=$memory\instruction_memory$rdmux[0][6][7]$b$9544, Y=$memory\instruction_memory$rdmux[0][5][3]$b$9436
      New ports: A={ $memory\instruction_memory$rdmux[0][6][7]$a$9543 [31:15] $memory\instruction_memory$rdmux[0][6][7]$a$9543 [12] $memory\instruction_memory$rdmux[0][6][7]$a$9543 [13:4] $memory\instruction_memory$rdmux[0][6][7]$a$9543 [2] $memory\instruction_memory$rdmux[0][6][7]$a$9543 [2] }, B={ $memory\instruction_memory$rdmux[0][6][7]$b$9544 [30] $memory\instruction_memory$rdmux[0][6][7]$b$9544 [30] $memory\instruction_memory$rdmux[0][6][7]$b$9544 [28] $memory\instruction_memory$rdmux[0][6][7]$b$9544 [28:2] }, Y=$memory\instruction_memory$rdmux[0][5][3]$b$9436 [31:2]
      New connections: $memory\instruction_memory$rdmux[0][5][3]$b$9436 [1:0] = 2'11
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][6][4]$9533:
      Old ports: A=$memory\instruction_memory$rdmux[0][6][4]$a$9534, B=$memory\instruction_memory$rdmux[0][6][4]$b$9535, Y=$memory\instruction_memory$rdmux[0][5][2]$a$9432
      New ports: A={ $memory\instruction_memory$rdmux[0][6][4]$a$9534 [30] $memory\instruction_memory$rdmux[0][6][4]$a$9534 [27:20] $memory\instruction_memory$rdmux[0][6][4]$a$9534 [18:4] $memory\instruction_memory$rdmux[0][6][4]$a$9534 [2] }, B={ $memory\instruction_memory$rdmux[0][6][4]$b$9535 [27] $memory\instruction_memory$rdmux[0][6][4]$b$9535 [27:20] $memory\instruction_memory$rdmux[0][6][4]$b$9535 [18:12] 1'0 $memory\instruction_memory$rdmux[0][6][4]$b$9535 [10:4] $memory\instruction_memory$rdmux[0][6][4]$b$9535 [2] }, Y={ $memory\instruction_memory$rdmux[0][5][2]$a$9432 [30] $memory\instruction_memory$rdmux[0][5][2]$a$9432 [27:20] $memory\instruction_memory$rdmux[0][5][2]$a$9432 [18:4] $memory\instruction_memory$rdmux[0][5][2]$a$9432 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][5][2]$a$9432 [31] $memory\instruction_memory$rdmux[0][5][2]$a$9432 [29:28] $memory\instruction_memory$rdmux[0][5][2]$a$9432 [19] $memory\instruction_memory$rdmux[0][5][2]$a$9432 [3] $memory\instruction_memory$rdmux[0][5][2]$a$9432 [1:0] } = { $memory\instruction_memory$rdmux[0][5][2]$a$9432 [27] $memory\instruction_memory$rdmux[0][5][2]$a$9432 [27] $memory\instruction_memory$rdmux[0][5][2]$a$9432 [27] 1'0 $memory\instruction_memory$rdmux[0][5][2]$a$9432 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][6][2]$9527:
      Old ports: A=$memory\instruction_memory$rdmux[0][6][2]$a$9528, B=$memory\instruction_memory$rdmux[0][6][2]$b$9529, Y=$memory\instruction_memory$rdmux[0][5][1]$a$9429
      New ports: A={ $memory\instruction_memory$rdmux[0][6][2]$a$9528 [27] $memory\instruction_memory$rdmux[0][6][2]$a$9528 [27] $memory\instruction_memory$rdmux[0][6][2]$a$9528 [27:20] $memory\instruction_memory$rdmux[0][6][2]$a$9528 [18:2] }, B={ $memory\instruction_memory$rdmux[0][6][2]$b$9529 [30:29] $memory\instruction_memory$rdmux[0][6][2]$b$9529 [27:20] $memory\instruction_memory$rdmux[0][6][2]$b$9529 [18:15] $memory\instruction_memory$rdmux[0][6][2]$b$9529 [12] $memory\instruction_memory$rdmux[0][6][2]$b$9529 [13:2] }, Y={ $memory\instruction_memory$rdmux[0][5][1]$a$9429 [30:29] $memory\instruction_memory$rdmux[0][5][1]$a$9429 [27:20] $memory\instruction_memory$rdmux[0][5][1]$a$9429 [18:2] }
      New connections: { $memory\instruction_memory$rdmux[0][5][1]$a$9429 [31] $memory\instruction_memory$rdmux[0][5][1]$a$9429 [28] $memory\instruction_memory$rdmux[0][5][1]$a$9429 [19] $memory\instruction_memory$rdmux[0][5][1]$a$9429 [1:0] } = { $memory\instruction_memory$rdmux[0][5][1]$a$9429 [27] $memory\instruction_memory$rdmux[0][5][1]$a$9429 [27] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][6][9]$9548:
      Old ports: A=$memory\instruction_memory$rdmux[0][6][9]$a$9549, B=$memory\instruction_memory$rdmux[0][6][9]$b$9550, Y=$memory\instruction_memory$rdmux[0][5][4]$b$9439
      New ports: A={ $memory\instruction_memory$rdmux[0][6][9]$a$9549 [31:20] $memory\instruction_memory$rdmux[0][6][9]$a$9549 [18:2] }, B={ $memory\instruction_memory$rdmux[0][6][9]$b$9550 [26] $memory\instruction_memory$rdmux[0][6][9]$b$9550 [30] $memory\instruction_memory$rdmux[0][6][9]$b$9550 [26] $memory\instruction_memory$rdmux[0][6][9]$b$9550 [26] $memory\instruction_memory$rdmux[0][6][9]$b$9550 [27:20] $memory\instruction_memory$rdmux[0][6][9]$b$9550 [18:2] }, Y={ $memory\instruction_memory$rdmux[0][5][4]$b$9439 [31:20] $memory\instruction_memory$rdmux[0][5][4]$b$9439 [18:2] }
      New connections: { $memory\instruction_memory$rdmux[0][5][4]$b$9439 [19] $memory\instruction_memory$rdmux[0][5][4]$b$9439 [1:0] } = 3'011
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][6][1]$9524:
      Old ports: A=$memory\instruction_memory$rdmux[0][6][1]$a$9525, B=$memory\instruction_memory$rdmux[0][6][1]$b$9526, Y=$memory\instruction_memory$rdmux[0][5][0]$b$9427
      New ports: A={ $memory\instruction_memory$rdmux[0][6][1]$a$9525 [27] $memory\instruction_memory$rdmux[0][6][1]$a$9525 [29:20] $memory\instruction_memory$rdmux[0][6][1]$a$9525 [3] $memory\instruction_memory$rdmux[0][6][1]$a$9525 [18:15] $memory\instruction_memory$rdmux[0][6][1]$a$9525 [3] $memory\instruction_memory$rdmux[0][6][1]$a$9525 [13] $memory\instruction_memory$rdmux[0][6][1]$a$9525 [3] $memory\instruction_memory$rdmux[0][6][1]$a$9525 [11:7] $memory\instruction_memory$rdmux[0][6][1]$a$9525 [2] $memory\instruction_memory$rdmux[0][6][1]$a$9525 [5:2] }, B={ $memory\instruction_memory$rdmux[0][6][1]$b$9526 [31] $memory\instruction_memory$rdmux[0][6][1]$b$9526 [29:20] 1'0 $memory\instruction_memory$rdmux[0][6][1]$b$9526 [18:4] $memory\instruction_memory$rdmux[0][6][1]$b$9526 [2] $memory\instruction_memory$rdmux[0][6][1]$b$9526 [2] }, Y={ $memory\instruction_memory$rdmux[0][5][0]$b$9427 [31] $memory\instruction_memory$rdmux[0][5][0]$b$9427 [29:2] }
      New connections: { $memory\instruction_memory$rdmux[0][5][0]$b$9427 [30] $memory\instruction_memory$rdmux[0][5][0]$b$9427 [1:0] } = { $memory\instruction_memory$rdmux[0][5][0]$b$9427 [27] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][6][8]$9545:
      Old ports: A=$memory\instruction_memory$rdmux[0][6][8]$a$9546, B=$memory\instruction_memory$rdmux[0][6][8]$b$9547, Y=$memory\instruction_memory$rdmux[0][5][4]$a$9438
      New ports: A={ $memory\instruction_memory$rdmux[0][6][8]$a$9546 [28] $memory\instruction_memory$rdmux[0][6][8]$a$9546 [28] $memory\instruction_memory$rdmux[0][6][8]$a$9546 [28:2] }, B={ $memory\instruction_memory$rdmux[0][6][8]$b$9547 [31:30] $memory\instruction_memory$rdmux[0][6][8]$b$9547 [28:20] $memory\instruction_memory$rdmux[0][6][8]$b$9547 [3] $memory\instruction_memory$rdmux[0][6][8]$b$9547 [18:2] }, Y={ $memory\instruction_memory$rdmux[0][5][4]$a$9438 [31:30] $memory\instruction_memory$rdmux[0][5][4]$a$9438 [28:2] }
      New connections: { $memory\instruction_memory$rdmux[0][5][4]$a$9438 [29] $memory\instruction_memory$rdmux[0][5][4]$a$9438 [1:0] } = { $memory\instruction_memory$rdmux[0][5][4]$a$9438 [28] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][6][0]$9521:
      Old ports: A=$memory\instruction_memory$rdmux[0][6][0]$a$9522, B=$memory\instruction_memory$rdmux[0][6][0]$b$9523, Y=$memory\instruction_memory$rdmux[0][5][0]$a$9426
      New ports: A={ $memory\instruction_memory$rdmux[0][6][0]$a$9522 [30] $memory\instruction_memory$rdmux[0][6][0]$a$9522 [28] $memory\instruction_memory$rdmux[0][6][0]$a$9522 [28:25] $memory\instruction_memory$rdmux[0][6][0]$a$9522 [3] $memory\instruction_memory$rdmux[0][6][0]$a$9522 [23:20] $memory\instruction_memory$rdmux[0][6][0]$a$9522 [18:2] }, B={ $memory\instruction_memory$rdmux[0][6][0]$b$9523 [30:29] $memory\instruction_memory$rdmux[0][6][0]$b$9523 [27] $memory\instruction_memory$rdmux[0][6][0]$b$9523 [27:20] $memory\instruction_memory$rdmux[0][6][0]$b$9523 [18] $memory\instruction_memory$rdmux[0][6][0]$b$9523 [16] $memory\instruction_memory$rdmux[0][6][0]$b$9523 [16:4] 2'00 }, Y={ $memory\instruction_memory$rdmux[0][5][0]$a$9426 [30:20] $memory\instruction_memory$rdmux[0][5][0]$a$9426 [18:2] }
      New connections: { $memory\instruction_memory$rdmux[0][5][0]$a$9426 [31] $memory\instruction_memory$rdmux[0][5][0]$a$9426 [19] $memory\instruction_memory$rdmux[0][5][0]$a$9426 [1:0] } = { $memory\instruction_memory$rdmux[0][5][0]$a$9426 [28] 3'011 }
  Optimizing cells in module \instruction_memory.
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][5][5]$9440:
      Old ports: A=$memory\instruction_memory$rdmux[0][5][5]$a$9441, B=0, Y=$memory\instruction_memory$rdmux[0][4][2]$b$9385
      New ports: A={ $memory\instruction_memory$rdmux[0][5][5]$a$9441 [30] $memory\instruction_memory$rdmux[0][5][5]$a$9441 [28:20] $memory\instruction_memory$rdmux[0][5][5]$a$9441 [18:2] $memory\instruction_memory$rdmux[0][5][5]$a$9441 [0] }, B=28'0000000000000000000000000000, Y={ $memory\instruction_memory$rdmux[0][4][2]$b$9385 [30] $memory\instruction_memory$rdmux[0][4][2]$b$9385 [28:20] $memory\instruction_memory$rdmux[0][4][2]$b$9385 [18:2] $memory\instruction_memory$rdmux[0][4][2]$b$9385 [0] }
      New connections: { $memory\instruction_memory$rdmux[0][4][2]$b$9385 [31] $memory\instruction_memory$rdmux[0][4][2]$b$9385 [29] $memory\instruction_memory$rdmux[0][4][2]$b$9385 [19] $memory\instruction_memory$rdmux[0][4][2]$b$9385 [1] } = { $memory\instruction_memory$rdmux[0][4][2]$b$9385 [28] $memory\instruction_memory$rdmux[0][4][2]$b$9385 [28] $memory\instruction_memory$rdmux[0][4][2]$b$9385 [3] $memory\instruction_memory$rdmux[0][4][2]$b$9385 [0] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][5][2]$9431:
      Old ports: A=$memory\instruction_memory$rdmux[0][5][2]$a$9432, B=$memory\instruction_memory$rdmux[0][5][2]$b$9433, Y=$memory\instruction_memory$rdmux[0][4][1]$a$9381
      New ports: A={ $memory\instruction_memory$rdmux[0][5][2]$a$9432 [27] $memory\instruction_memory$rdmux[0][5][2]$a$9432 [30] $memory\instruction_memory$rdmux[0][5][2]$a$9432 [27] $memory\instruction_memory$rdmux[0][5][2]$a$9432 [27] $memory\instruction_memory$rdmux[0][5][2]$a$9432 [27:20] 1'0 $memory\instruction_memory$rdmux[0][5][2]$a$9432 [18:4] $memory\instruction_memory$rdmux[0][5][2]$a$9432 [2] $memory\instruction_memory$rdmux[0][5][2]$a$9432 [2] }, B={ $memory\instruction_memory$rdmux[0][5][2]$b$9433 [31:15] $memory\instruction_memory$rdmux[0][5][2]$b$9433 [12] $memory\instruction_memory$rdmux[0][5][2]$b$9433 [13:2] }, Y=$memory\instruction_memory$rdmux[0][4][1]$a$9381 [31:2]
      New connections: $memory\instruction_memory$rdmux[0][4][1]$a$9381 [1:0] = 2'11
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][5][4]$9437:
      Old ports: A=$memory\instruction_memory$rdmux[0][5][4]$a$9438, B=$memory\instruction_memory$rdmux[0][5][4]$b$9439, Y=$memory\instruction_memory$rdmux[0][4][2]$a$9384
      New ports: A={ $memory\instruction_memory$rdmux[0][5][4]$a$9438 [31:30] $memory\instruction_memory$rdmux[0][5][4]$a$9438 [28] $memory\instruction_memory$rdmux[0][5][4]$a$9438 [28:2] }, B={ $memory\instruction_memory$rdmux[0][5][4]$b$9439 [31:20] 1'0 $memory\instruction_memory$rdmux[0][5][4]$b$9439 [18:2] }, Y=$memory\instruction_memory$rdmux[0][4][2]$a$9384 [31:2]
      New connections: $memory\instruction_memory$rdmux[0][4][2]$a$9384 [1:0] = 2'11
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][5][0]$9425:
      Old ports: A=$memory\instruction_memory$rdmux[0][5][0]$a$9426, B=$memory\instruction_memory$rdmux[0][5][0]$b$9427, Y=$memory\instruction_memory$rdmux[0][4][0]$a$9378
      New ports: A={ $memory\instruction_memory$rdmux[0][5][0]$a$9426 [28] $memory\instruction_memory$rdmux[0][5][0]$a$9426 [30:20] 1'0 $memory\instruction_memory$rdmux[0][5][0]$a$9426 [18:2] }, B={ $memory\instruction_memory$rdmux[0][5][0]$b$9427 [31] $memory\instruction_memory$rdmux[0][5][0]$b$9427 [27] $memory\instruction_memory$rdmux[0][5][0]$b$9427 [29:2] }, Y=$memory\instruction_memory$rdmux[0][4][0]$a$9378 [31:2]
      New connections: $memory\instruction_memory$rdmux[0][4][0]$a$9378 [1:0] = 2'11
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][5][3]$9434:
      Old ports: A=$memory\instruction_memory$rdmux[0][5][3]$a$9435, B=$memory\instruction_memory$rdmux[0][5][3]$b$9436, Y=$memory\instruction_memory$rdmux[0][4][1]$b$9382
      New ports: A={ $memory\instruction_memory$rdmux[0][5][3]$a$9435 [31:20] $memory\instruction_memory$rdmux[0][5][3]$a$9435 [14] $memory\instruction_memory$rdmux[0][5][3]$a$9435 [18:2] }, B=$memory\instruction_memory$rdmux[0][5][3]$b$9436 [31:2], Y=$memory\instruction_memory$rdmux[0][4][1]$b$9382 [31:2]
      New connections: $memory\instruction_memory$rdmux[0][4][1]$b$9382 [1:0] = 2'11
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][5][1]$9428:
      Old ports: A=$memory\instruction_memory$rdmux[0][5][1]$a$9429, B=$memory\instruction_memory$rdmux[0][5][1]$b$9430, Y=$memory\instruction_memory$rdmux[0][4][0]$b$9379
      New ports: A={ $memory\instruction_memory$rdmux[0][5][1]$a$9429 [27] $memory\instruction_memory$rdmux[0][5][1]$a$9429 [30:29] $memory\instruction_memory$rdmux[0][5][1]$a$9429 [27] $memory\instruction_memory$rdmux[0][5][1]$a$9429 [27:20] $memory\instruction_memory$rdmux[0][5][1]$a$9429 [18:2] }, B={ $memory\instruction_memory$rdmux[0][5][1]$b$9430 [31:20] $memory\instruction_memory$rdmux[0][5][1]$b$9430 [18:2] }, Y={ $memory\instruction_memory$rdmux[0][4][0]$b$9379 [31:20] $memory\instruction_memory$rdmux[0][4][0]$b$9379 [18:2] }
      New connections: { $memory\instruction_memory$rdmux[0][4][0]$b$9379 [19] $memory\instruction_memory$rdmux[0][4][0]$b$9379 [1:0] } = 3'011
  Optimizing cells in module \instruction_memory.
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][4][1]$9380:
      Old ports: A=$memory\instruction_memory$rdmux[0][4][1]$a$9381, B=$memory\instruction_memory$rdmux[0][4][1]$b$9382, Y=$memory\instruction_memory$rdmux[0][3][0]$b$9355
      New ports: A=$memory\instruction_memory$rdmux[0][4][1]$a$9381 [31:2], B=$memory\instruction_memory$rdmux[0][4][1]$b$9382 [31:2], Y=$memory\instruction_memory$rdmux[0][3][0]$b$9355 [31:2]
      New connections: $memory\instruction_memory$rdmux[0][3][0]$b$9355 [1:0] = 2'11
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][4][2]$9383:
      Old ports: A=$memory\instruction_memory$rdmux[0][4][2]$a$9384, B=$memory\instruction_memory$rdmux[0][4][2]$b$9385, Y=$memory\instruction_memory$rdmux[0][3][1]$a$9357
      New ports: A={ $memory\instruction_memory$rdmux[0][4][2]$a$9384 [31:2] 1'1 }, B={ $memory\instruction_memory$rdmux[0][4][2]$b$9385 [28] $memory\instruction_memory$rdmux[0][4][2]$b$9385 [30] $memory\instruction_memory$rdmux[0][4][2]$b$9385 [28] $memory\instruction_memory$rdmux[0][4][2]$b$9385 [28:20] $memory\instruction_memory$rdmux[0][4][2]$b$9385 [3] $memory\instruction_memory$rdmux[0][4][2]$b$9385 [18:2] $memory\instruction_memory$rdmux[0][4][2]$b$9385 [0] }, Y={ $memory\instruction_memory$rdmux[0][3][1]$a$9357 [31:2] $memory\instruction_memory$rdmux[0][3][1]$a$9357 [0] }
      New connections: $memory\instruction_memory$rdmux[0][3][1]$a$9357 [1] = $memory\instruction_memory$rdmux[0][3][1]$a$9357 [0]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][4][0]$9377:
      Old ports: A=$memory\instruction_memory$rdmux[0][4][0]$a$9378, B=$memory\instruction_memory$rdmux[0][4][0]$b$9379, Y=$memory\instruction_memory$rdmux[0][3][0]$a$9354
      New ports: A=$memory\instruction_memory$rdmux[0][4][0]$a$9378 [31:2], B={ $memory\instruction_memory$rdmux[0][4][0]$b$9379 [31:20] 1'0 $memory\instruction_memory$rdmux[0][4][0]$b$9379 [18:2] }, Y=$memory\instruction_memory$rdmux[0][3][0]$a$9354 [31:2]
      New connections: $memory\instruction_memory$rdmux[0][3][0]$a$9354 [1:0] = 2'11
  Optimizing cells in module \instruction_memory.
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][3][0]$9353:
      Old ports: A=$memory\instruction_memory$rdmux[0][3][0]$a$9354, B=$memory\instruction_memory$rdmux[0][3][0]$b$9355, Y=$memory\instruction_memory$rdmux[0][2][0]$a$9342
      New ports: A=$memory\instruction_memory$rdmux[0][3][0]$a$9354 [31:2], B=$memory\instruction_memory$rdmux[0][3][0]$b$9355 [31:2], Y=$memory\instruction_memory$rdmux[0][2][0]$a$9342 [31:2]
      New connections: $memory\instruction_memory$rdmux[0][2][0]$a$9342 [1:0] = 2'11
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][3][1]$9356:
      Old ports: A=$memory\instruction_memory$rdmux[0][3][1]$a$9357, B=0, Y=$memory\instruction_memory$rdmux[0][2][0]$b$9343
      New ports: A={ $memory\instruction_memory$rdmux[0][3][1]$a$9357 [31:2] $memory\instruction_memory$rdmux[0][3][1]$a$9357 [0] }, B=31'0000000000000000000000000000000, Y={ $memory\instruction_memory$rdmux[0][2][0]$b$9343 [31:2] $memory\instruction_memory$rdmux[0][2][0]$b$9343 [0] }
      New connections: $memory\instruction_memory$rdmux[0][2][0]$b$9343 [1] = $memory\instruction_memory$rdmux[0][2][0]$b$9343 [0]
  Optimizing cells in module \instruction_memory.
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][2][0]$9341:
      Old ports: A=$memory\instruction_memory$rdmux[0][2][0]$a$9342, B=$memory\instruction_memory$rdmux[0][2][0]$b$9343, Y=$memory\instruction_memory$rdmux[0][1][0]$a$9336
      New ports: A={ $memory\instruction_memory$rdmux[0][2][0]$a$9342 [31:2] 1'1 }, B={ $memory\instruction_memory$rdmux[0][2][0]$b$9343 [31:2] $memory\instruction_memory$rdmux[0][2][0]$b$9343 [0] }, Y={ $memory\instruction_memory$rdmux[0][1][0]$a$9336 [31:2] $memory\instruction_memory$rdmux[0][1][0]$a$9336 [0] }
      New connections: $memory\instruction_memory$rdmux[0][1][0]$a$9336 [1] = $memory\instruction_memory$rdmux[0][1][0]$a$9336 [0]
  Optimizing cells in module \instruction_memory.
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][1][0]$9335:
      Old ports: A=$memory\instruction_memory$rdmux[0][1][0]$a$9336, B=32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, Y=$memory\instruction_memory$rdmux[0][0][0]$a$9333
      New ports: A={ $memory\instruction_memory$rdmux[0][1][0]$a$9336 [31:2] $memory\instruction_memory$rdmux[0][1][0]$a$9336 [0] }, B=31'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, Y={ $memory\instruction_memory$rdmux[0][0][0]$a$9333 [31:2] $memory\instruction_memory$rdmux[0][0][0]$a$9333 [0] }
      New connections: $memory\instruction_memory$rdmux[0][0][0]$a$9333 [1] = $memory\instruction_memory$rdmux[0][0][0]$a$9333 [0]
  Optimizing cells in module \instruction_memory.
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][0][0]$9332:
      Old ports: A=$memory\instruction_memory$rdmux[0][0][0]$a$9333, B=32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, Y=\out
      New ports: A={ $memory\instruction_memory$rdmux[0][0][0]$a$9333 [31:2] $memory\instruction_memory$rdmux[0][0][0]$a$9333 [0] }, B=31'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, Y={ \out [31:2] \out [0] }
      New connections: \out [1] = \out [0]
  Optimizing cells in module \instruction_memory.
  Optimizing cells in module \mem_wb.
  Optimizing cells in module \mux2to1.
  Optimizing cells in module \program_counter.
  Optimizing cells in module \regfile.
  Optimizing cells in module \sign_mask_gen.
  Optimizing cells in module \top.
Performed a total of 696 changes.

19.26.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
<suppressed ~1047 debug messages>
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 349 cells.

19.26.13. Executing OPT_RMDFF pass (remove dff with constant values).

19.26.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 3748 unused wires.
<suppressed ~1 debug messages>

19.26.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

19.26.16. Rerunning OPT passes. (Maybe there is more to do..)

19.26.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALUControl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ForwardingUnit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \branch_decision..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \branch_predictor..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \csr_file..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \data_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ex_mem..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \id_ex..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \if_id..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \imm_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instruction_memory..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mem_wb..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mux2to1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \program_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sign_mask_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~39 debug messages>

19.26.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALUControl.
  Optimizing cells in module \ForwardingUnit.
  Optimizing cells in module \adder.
  Optimizing cells in module \alu.
  Optimizing cells in module \branch_decision.
  Optimizing cells in module \branch_predictor.
  Optimizing cells in module \control.
  Optimizing cells in module \cpu.
  Optimizing cells in module \csr_file.
  Optimizing cells in module \data_mem.
  Optimizing cells in module \ex_mem.
  Optimizing cells in module \id_ex.
  Optimizing cells in module \if_id.
  Optimizing cells in module \imm_gen.
  Optimizing cells in module \instruction_memory.
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][101]$12704:
      Old ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'0 }, B={ 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][50]$b$11017 [30] $memory\instruction_memory$rdmux[0][9][50]$b$11017 [31] $memory\instruction_memory$rdmux[0][9][50]$b$11017 [17:16] $memory\instruction_memory$rdmux[0][9][50]$b$11017 [23] $memory\instruction_memory$rdmux[0][9][50]$b$11017 [21] }
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'0 }, B={ 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][50]$b$11017 [30] $memory\instruction_memory$rdmux[0][9][50]$b$11017 [31] $memory\instruction_memory$rdmux[0][9][50]$b$11017 [17:16] $memory\instruction_memory$rdmux[0][9][50]$b$11017 [21] }
      New connections: $memory\instruction_memory$rdmux[0][9][50]$b$11017 [23] = $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][104]$12713:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 2'01 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 2'10 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 5'00110 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][52]$a$11022 [31:30] $memory\instruction_memory$rdmux[0][9][52]$a$11022 [23] $memory\instruction_memory$rdmux[0][9][52]$a$11022 [17] $memory\instruction_memory$rdmux[0][9][52]$a$11022 [15] $memory\instruction_memory$rdmux[0][9][52]$a$11022 [9] $memory\instruction_memory$rdmux[0][9][52]$a$11022 [20] $memory\instruction_memory$rdmux[0][9][52]$a$11022 [10] $memory\instruction_memory$rdmux[0][9][52]$a$11022 [19] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 4'0110 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 5'00110 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][52]$a$11022 [31:30] $memory\instruction_memory$rdmux[0][9][52]$a$11022 [23] $memory\instruction_memory$rdmux[0][9][52]$a$11022 [17] $memory\instruction_memory$rdmux[0][9][52]$a$11022 [15] $memory\instruction_memory$rdmux[0][9][52]$a$11022 [9] $memory\instruction_memory$rdmux[0][9][52]$a$11022 [10] $memory\instruction_memory$rdmux[0][9][52]$a$11022 [19] }
      New connections: $memory\instruction_memory$rdmux[0][9][52]$a$11022 [20] = $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][106]$12719:
      Old ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 3'010 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 3'110 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][53]$a$11025 [27] $memory\instruction_memory$rdmux[0][9][53]$a$11025 [21] $memory\instruction_memory$rdmux[0][9][53]$a$11025 [25] $memory\instruction_memory$rdmux[0][9][53]$a$11025 [31] $memory\instruction_memory$rdmux[0][9][53]$a$11025 [9] $memory\instruction_memory$rdmux[0][9][53]$a$11025 [10] $memory\instruction_memory$rdmux[0][9][53]$a$11025 [5] $memory\instruction_memory$rdmux[0][9][53]$a$11025 [7:6] }
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 3'010 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 4'0110 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][53]$a$11025 [27] $memory\instruction_memory$rdmux[0][9][53]$a$11025 [21] $memory\instruction_memory$rdmux[0][9][53]$a$11025 [25] $memory\instruction_memory$rdmux[0][9][53]$a$11025 [9] $memory\instruction_memory$rdmux[0][9][53]$a$11025 [10] $memory\instruction_memory$rdmux[0][9][53]$a$11025 [5] $memory\instruction_memory$rdmux[0][9][53]$a$11025 [7:6] }
      New connections: $memory\instruction_memory$rdmux[0][9][53]$a$11025 [31] = $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][108]$12725:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 2'10 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][54]$a$11028 [23] $memory\instruction_memory$rdmux[0][9][54]$a$11028 [17] $memory\instruction_memory$rdmux[0][9][54]$a$11028 [15] $memory\instruction_memory$rdmux[0][9][54]$a$11028 [9] $memory\instruction_memory$rdmux[0][9][54]$a$11028 [7] $memory\instruction_memory$rdmux[0][9][54]$a$11028 [22] $memory\instruction_memory$rdmux[0][9][54]$a$11028 [10] $memory\instruction_memory$rdmux[0][9][54]$a$11028 [31] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 2'10 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][54]$a$11028 [23] $memory\instruction_memory$rdmux[0][9][54]$a$11028 [17] $memory\instruction_memory$rdmux[0][9][54]$a$11028 [15] $memory\instruction_memory$rdmux[0][9][54]$a$11028 [9] $memory\instruction_memory$rdmux[0][9][54]$a$11028 [7] $memory\instruction_memory$rdmux[0][9][54]$a$11028 [10] $memory\instruction_memory$rdmux[0][9][54]$a$11028 [31] }
      New connections: $memory\instruction_memory$rdmux[0][9][54]$a$11028 [22] = $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][10]$12431:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][5]$a$10881 [31] $memory\instruction_memory$rdmux[0][9][5]$a$10881 [20] $memory\instruction_memory$rdmux[0][9][5]$a$10881 [17] $memory\instruction_memory$rdmux[0][9][5]$a$10881 [13] $memory\instruction_memory$rdmux[0][9][5]$a$10881 [9] $memory\instruction_memory$rdmux[0][9][5]$a$10881 [23] $memory\instruction_memory$rdmux[0][9][5]$a$10881 [4] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][5]$a$10881 [31] $memory\instruction_memory$rdmux[0][9][5]$a$10881 [17] $memory\instruction_memory$rdmux[0][9][5]$a$10881 [13] $memory\instruction_memory$rdmux[0][9][5]$a$10881 [9] $memory\instruction_memory$rdmux[0][9][5]$a$10881 [23] $memory\instruction_memory$rdmux[0][9][5]$a$10881 [4] }
      New connections: $memory\instruction_memory$rdmux[0][9][5]$a$10881 [20] = $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][110]$12731:
      Old ports: A={ 3'110 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][55]$a$11031 [26] $memory\instruction_memory$rdmux[0][9][55]$a$11031 [22:21] $memory\instruction_memory$rdmux[0][9][55]$a$11031 [23] $memory\instruction_memory$rdmux[0][9][55]$a$11031 [31] $memory\instruction_memory$rdmux[0][9][55]$a$11031 [25] $memory\instruction_memory$rdmux[0][9][55]$a$11031 [9] $memory\instruction_memory$rdmux[0][9][55]$a$11031 [10] $memory\instruction_memory$rdmux[0][9][55]$a$11031 [6] $memory\instruction_memory$rdmux[0][9][55]$a$11031 [7] $memory\instruction_memory$rdmux[0][9][55]$a$11031 [3] }
      New ports: A={ 3'110 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 2'10 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][55]$a$11031 [26] $memory\instruction_memory$rdmux[0][9][55]$a$11031 [22:21] $memory\instruction_memory$rdmux[0][9][55]$a$11031 [31] $memory\instruction_memory$rdmux[0][9][55]$a$11031 [25] $memory\instruction_memory$rdmux[0][9][55]$a$11031 [9] $memory\instruction_memory$rdmux[0][9][55]$a$11031 [10] $memory\instruction_memory$rdmux[0][9][55]$a$11031 [6] $memory\instruction_memory$rdmux[0][9][55]$a$11031 [7] $memory\instruction_memory$rdmux[0][9][55]$a$11031 [3] }
      New connections: $memory\instruction_memory$rdmux[0][9][55]$a$11031 [23] = $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][115]$12746:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 2'11 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'0 }, B={ 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 3'001 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][57]$b$11038 [24] $memory\instruction_memory$rdmux[0][9][57]$b$11038 [21:20] $memory\instruction_memory$rdmux[0][9][57]$b$11038 [22] $memory\instruction_memory$rdmux[0][9][57]$b$11038 [31] $memory\instruction_memory$rdmux[0][9][57]$b$11038 [11:10] $memory\instruction_memory$rdmux[0][9][57]$b$11038 [26] $memory\instruction_memory$rdmux[0][9][57]$b$11038 [8] $memory\instruction_memory$rdmux[0][9][57]$b$11038 [17] $memory\instruction_memory$rdmux[0][9][57]$b$11038 [23] $memory\instruction_memory$rdmux[0][9][57]$b$11038 [25] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 2'11 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'0 }, B={ 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 3'001 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][57]$b$11038 [24] $memory\instruction_memory$rdmux[0][9][57]$b$11038 [21] $memory\instruction_memory$rdmux[0][9][57]$b$11038 [22] $memory\instruction_memory$rdmux[0][9][57]$b$11038 [31] $memory\instruction_memory$rdmux[0][9][57]$b$11038 [11:10] $memory\instruction_memory$rdmux[0][9][57]$b$11038 [26] $memory\instruction_memory$rdmux[0][9][57]$b$11038 [8] $memory\instruction_memory$rdmux[0][9][57]$b$11038 [17] $memory\instruction_memory$rdmux[0][9][57]$b$11038 [23] $memory\instruction_memory$rdmux[0][9][57]$b$11038 [25] }
      New connections: $memory\instruction_memory$rdmux[0][9][57]$b$11038 [20] = $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][117]$12752:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 3'010 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][58]$b$11041 [18] $memory\instruction_memory$rdmux[0][9][58]$b$11041 [31] $memory\instruction_memory$rdmux[0][9][58]$b$11041 [10] $memory\instruction_memory$rdmux[0][9][58]$b$11041 [5] $memory\instruction_memory$rdmux[0][9][58]$b$11041 [20] $memory\instruction_memory$rdmux[0][9][58]$b$11041 [24] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 3'010 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }, B={ 3'110 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][58]$b$11041 [18] $memory\instruction_memory$rdmux[0][9][58]$b$11041 [10] $memory\instruction_memory$rdmux[0][9][58]$b$11041 [5] $memory\instruction_memory$rdmux[0][9][58]$b$11041 [20] $memory\instruction_memory$rdmux[0][9][58]$b$11041 [24] }
      New connections: $memory\instruction_memory$rdmux[0][9][58]$b$11041 [31] = $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][118]$12755:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 2'11 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'0 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][59]$a$11043 [22] $memory\instruction_memory$rdmux[0][9][59]$a$11043 [20] $memory\instruction_memory$rdmux[0][9][59]$a$11043 [31] $memory\instruction_memory$rdmux[0][9][59]$a$11043 [13] $memory\instruction_memory$rdmux[0][9][59]$a$11043 [10] $memory\instruction_memory$rdmux[0][9][59]$a$11043 [8:7] $memory\instruction_memory$rdmux[0][9][59]$a$11043 [17] $memory\instruction_memory$rdmux[0][9][59]$a$11043 [23] $memory\instruction_memory$rdmux[0][9][59]$a$11043 [4] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 2'11 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'0 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][59]$a$11043 [22] $memory\instruction_memory$rdmux[0][9][59]$a$11043 [31] $memory\instruction_memory$rdmux[0][9][59]$a$11043 [13] $memory\instruction_memory$rdmux[0][9][59]$a$11043 [10] $memory\instruction_memory$rdmux[0][9][59]$a$11043 [8:7] $memory\instruction_memory$rdmux[0][9][59]$a$11043 [17] $memory\instruction_memory$rdmux[0][9][59]$a$11043 [23] $memory\instruction_memory$rdmux[0][9][59]$a$11043 [4] }
      New connections: $memory\instruction_memory$rdmux[0][9][59]$a$11043 [20] = $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][119]$12758:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 2'01 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][59]$b$11044 [24] $memory\instruction_memory$rdmux[0][9][59]$b$11044 [17] $memory\instruction_memory$rdmux[0][9][59]$b$11044 [18] $memory\instruction_memory$rdmux[0][9][59]$b$11044 [11] $memory\instruction_memory$rdmux[0][9][59]$b$11044 [31] $memory\instruction_memory$rdmux[0][9][59]$b$11044 [23] $memory\instruction_memory$rdmux[0][9][59]$b$11044 [5] $memory\instruction_memory$rdmux[0][9][59]$b$11044 [6] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 2'01 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][59]$b$11044 [24] $memory\instruction_memory$rdmux[0][9][59]$b$11044 [17] $memory\instruction_memory$rdmux[0][9][59]$b$11044 [18] $memory\instruction_memory$rdmux[0][9][59]$b$11044 [11] $memory\instruction_memory$rdmux[0][9][59]$b$11044 [23] $memory\instruction_memory$rdmux[0][9][59]$b$11044 [5] $memory\instruction_memory$rdmux[0][9][59]$b$11044 [6] }
      New connections: $memory\instruction_memory$rdmux[0][9][59]$b$11044 [31] = $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][11]$12434:
      Old ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 2'11 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][5]$b$10882 [26] $memory\instruction_memory$rdmux[0][9][5]$b$10882 [23] $memory\instruction_memory$rdmux[0][9][5]$b$10882 [20] $memory\instruction_memory$rdmux[0][9][5]$b$10882 [31] $memory\instruction_memory$rdmux[0][9][5]$b$10882 [13] $memory\instruction_memory$rdmux[0][9][5]$b$10882 [10] $memory\instruction_memory$rdmux[0][9][5]$b$10882 [7] $memory\instruction_memory$rdmux[0][9][5]$b$10882 [17] $memory\instruction_memory$rdmux[0][9][5]$b$10882 [5] $memory\instruction_memory$rdmux[0][9][5]$b$10882 [24] }
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 2'11 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][5]$b$10882 [26] $memory\instruction_memory$rdmux[0][9][5]$b$10882 [23] $memory\instruction_memory$rdmux[0][9][5]$b$10882 [31] $memory\instruction_memory$rdmux[0][9][5]$b$10882 [13] $memory\instruction_memory$rdmux[0][9][5]$b$10882 [10] $memory\instruction_memory$rdmux[0][9][5]$b$10882 [7] $memory\instruction_memory$rdmux[0][9][5]$b$10882 [17] $memory\instruction_memory$rdmux[0][9][5]$b$10882 [5] $memory\instruction_memory$rdmux[0][9][5]$b$10882 [24] }
      New connections: $memory\instruction_memory$rdmux[0][9][5]$b$10882 [20] = $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][122]$12767:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 2'11 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 3'010 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][61]$a$11049 [23] $memory\instruction_memory$rdmux[0][9][61]$a$11049 [21] $memory\instruction_memory$rdmux[0][9][61]$a$11049 [22] $memory\instruction_memory$rdmux[0][9][61]$a$11049 [17] $memory\instruction_memory$rdmux[0][9][61]$a$11049 [24] $memory\instruction_memory$rdmux[0][9][61]$a$11049 [8] $memory\instruction_memory$rdmux[0][9][61]$a$11049 [5] $memory\instruction_memory$rdmux[0][9][61]$a$11049 [10] $memory\instruction_memory$rdmux[0][9][61]$a$11049 [31] $memory\instruction_memory$rdmux[0][9][61]$a$11049 [2] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 2'11 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 3'010 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][61]$a$11049 [23:22] $memory\instruction_memory$rdmux[0][9][61]$a$11049 [17] $memory\instruction_memory$rdmux[0][9][61]$a$11049 [24] $memory\instruction_memory$rdmux[0][9][61]$a$11049 [8] $memory\instruction_memory$rdmux[0][9][61]$a$11049 [5] $memory\instruction_memory$rdmux[0][9][61]$a$11049 [10] $memory\instruction_memory$rdmux[0][9][61]$a$11049 [31] }
      New connections: { $memory\instruction_memory$rdmux[0][9][61]$a$11049 [21] $memory\instruction_memory$rdmux[0][9][61]$a$11049 [2] } = { $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][123]$12770:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 2'10 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, B={ 2'10 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][61]$b$11050 [27] $memory\instruction_memory$rdmux[0][9][61]$b$11050 [16] $memory\instruction_memory$rdmux[0][9][61]$b$11050 [13] $memory\instruction_memory$rdmux[0][9][61]$b$11050 [14] $memory\instruction_memory$rdmux[0][9][61]$b$11050 [11] $memory\instruction_memory$rdmux[0][9][61]$b$11050 [18] $memory\instruction_memory$rdmux[0][9][61]$b$11050 [31] $memory\instruction_memory$rdmux[0][9][61]$b$11050 [17] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 2'10 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, B={ 2'10 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][61]$b$11050 [27] $memory\instruction_memory$rdmux[0][9][61]$b$11050 [16] $memory\instruction_memory$rdmux[0][9][61]$b$11050 [13] $memory\instruction_memory$rdmux[0][9][61]$b$11050 [14] $memory\instruction_memory$rdmux[0][9][61]$b$11050 [11] $memory\instruction_memory$rdmux[0][9][61]$b$11050 [18] $memory\instruction_memory$rdmux[0][9][61]$b$11050 [31] }
      New connections: $memory\instruction_memory$rdmux[0][9][61]$b$11050 [17] = $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][124]$12773:
      Old ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 3'101 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][62]$a$11052 [27] $memory\instruction_memory$rdmux[0][9][62]$a$11052 [24] $memory\instruction_memory$rdmux[0][9][62]$a$11052 [16] $memory\instruction_memory$rdmux[0][9][62]$a$11052 [17] $memory\instruction_memory$rdmux[0][9][62]$a$11052 [11] $memory\instruction_memory$rdmux[0][9][62]$a$11052 [20] $memory\instruction_memory$rdmux[0][9][62]$a$11052 [8] $memory\instruction_memory$rdmux[0][9][62]$a$11052 [15] }
      New ports: A={ 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 3'101 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][62]$a$11052 [27] $memory\instruction_memory$rdmux[0][9][62]$a$11052 [16] $memory\instruction_memory$rdmux[0][9][62]$a$11052 [17] $memory\instruction_memory$rdmux[0][9][62]$a$11052 [11] $memory\instruction_memory$rdmux[0][9][62]$a$11052 [20] $memory\instruction_memory$rdmux[0][9][62]$a$11052 [8] }
      New connections: { $memory\instruction_memory$rdmux[0][9][62]$a$11052 [24] $memory\instruction_memory$rdmux[0][9][62]$a$11052 [15] } = { $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][125]$12776:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 2'11 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 3'110 }, Y={ $memory\instruction_memory$rdmux[0][9][62]$b$11053 [26] $memory\instruction_memory$rdmux[0][9][62]$b$11053 [24] $memory\instruction_memory$rdmux[0][9][62]$b$11053 [15] $memory\instruction_memory$rdmux[0][9][62]$b$11053 [12:11] $memory\instruction_memory$rdmux[0][9][62]$b$11053 [9] $memory\instruction_memory$rdmux[0][9][62]$b$11053 [17] $memory\instruction_memory$rdmux[0][9][62]$b$11053 [23] }
      New ports: A={ 2'11 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 3'110 }, Y={ $memory\instruction_memory$rdmux[0][9][62]$b$11053 [24] $memory\instruction_memory$rdmux[0][9][62]$b$11053 [15] $memory\instruction_memory$rdmux[0][9][62]$b$11053 [12:11] $memory\instruction_memory$rdmux[0][9][62]$b$11053 [9] $memory\instruction_memory$rdmux[0][9][62]$b$11053 [17] $memory\instruction_memory$rdmux[0][9][62]$b$11053 [23] }
      New connections: $memory\instruction_memory$rdmux[0][9][62]$b$11053 [26] = $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][126]$12779:
      Old ports: A={ 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 2'10 }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][63]$a$11055 [19:18] $memory\instruction_memory$rdmux[0][9][63]$a$11055 [16:15] $memory\instruction_memory$rdmux[0][9][63]$a$11055 [9] $memory\instruction_memory$rdmux[0][9][63]$a$11055 [25] $memory\instruction_memory$rdmux[0][9][63]$a$11055 [10] }
      New ports: A={ 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 2'10 }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 3'000 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][63]$a$11055 [19:18] $memory\instruction_memory$rdmux[0][9][63]$a$11055 [16] $memory\instruction_memory$rdmux[0][9][63]$a$11055 [9] $memory\instruction_memory$rdmux[0][9][63]$a$11055 [25] $memory\instruction_memory$rdmux[0][9][63]$a$11055 [10] }
      New connections: $memory\instruction_memory$rdmux[0][9][63]$a$11055 [15] = $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][135]$12806:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, B={ 2'11 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][67]$b$11068 [23] $memory\instruction_memory$rdmux[0][9][67]$b$11068 [27] $memory\instruction_memory$rdmux[0][9][67]$b$11068 [13] $memory\instruction_memory$rdmux[0][9][67]$b$11068 [16] $memory\instruction_memory$rdmux[0][9][67]$b$11068 [24] $memory\instruction_memory$rdmux[0][9][67]$b$11068 [31] $memory\instruction_memory$rdmux[0][9][67]$b$11068 [5] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, B={ 2'11 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][67]$b$11068 [23] $memory\instruction_memory$rdmux[0][9][67]$b$11068 [27] $memory\instruction_memory$rdmux[0][9][67]$b$11068 [13] $memory\instruction_memory$rdmux[0][9][67]$b$11068 [24] $memory\instruction_memory$rdmux[0][9][67]$b$11068 [31] $memory\instruction_memory$rdmux[0][9][67]$b$11068 [5] }
      New connections: $memory\instruction_memory$rdmux[0][9][67]$b$11068 [16] = $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][137]$12812:
      Old ports: A={ 3'001 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'0 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][68]$b$11071 [31:30] $memory\instruction_memory$rdmux[0][9][68]$b$11071 [23] $memory\instruction_memory$rdmux[0][9][68]$b$11071 [27] $memory\instruction_memory$rdmux[0][9][68]$b$11071 [21] $memory\instruction_memory$rdmux[0][9][68]$b$11071 [7] $memory\instruction_memory$rdmux[0][9][68]$b$11071 [15] $memory\instruction_memory$rdmux[0][9][68]$b$11071 [5] $memory\instruction_memory$rdmux[0][9][68]$b$11071 [8] $memory\instruction_memory$rdmux[0][9][68]$b$11071 [2] }
      New ports: A={ 3'001 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'0 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][68]$b$11071 [31:30] $memory\instruction_memory$rdmux[0][9][68]$b$11071 [23] $memory\instruction_memory$rdmux[0][9][68]$b$11071 [27] $memory\instruction_memory$rdmux[0][9][68]$b$11071 [7] $memory\instruction_memory$rdmux[0][9][68]$b$11071 [15] $memory\instruction_memory$rdmux[0][9][68]$b$11071 [5] $memory\instruction_memory$rdmux[0][9][68]$b$11071 [8] $memory\instruction_memory$rdmux[0][9][68]$b$11071 [2] }
      New connections: $memory\instruction_memory$rdmux[0][9][68]$b$11071 [21] = $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][138]$12815:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][69]$a$11073 [23] $memory\instruction_memory$rdmux[0][9][69]$a$11073 [15] $memory\instruction_memory$rdmux[0][9][69]$a$11073 [10] $memory\instruction_memory$rdmux[0][9][69]$a$11073 [6] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'1 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][69]$a$11073 [23] $memory\instruction_memory$rdmux[0][9][69]$a$11073 [15] }
      New connections: { $memory\instruction_memory$rdmux[0][9][69]$a$11073 [10] $memory\instruction_memory$rdmux[0][9][69]$a$11073 [6] } = { $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][139]$12818:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 2'00 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][69]$b$11074 [27] $memory\instruction_memory$rdmux[0][9][69]$b$11074 [21] $memory\instruction_memory$rdmux[0][9][69]$b$11074 [17] $memory\instruction_memory$rdmux[0][9][69]$b$11074 [9] $memory\instruction_memory$rdmux[0][9][69]$b$11074 [20] $memory\instruction_memory$rdmux[0][9][69]$b$11074 [7] $memory\instruction_memory$rdmux[0][9][69]$b$11074 [25] $memory\instruction_memory$rdmux[0][9][69]$b$11074 [23] $memory\instruction_memory$rdmux[0][9][69]$b$11074 [10] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 4'1000 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][69]$b$11074 [27] $memory\instruction_memory$rdmux[0][9][69]$b$11074 [21] $memory\instruction_memory$rdmux[0][9][69]$b$11074 [17] $memory\instruction_memory$rdmux[0][9][69]$b$11074 [20] $memory\instruction_memory$rdmux[0][9][69]$b$11074 [7] $memory\instruction_memory$rdmux[0][9][69]$b$11074 [25] $memory\instruction_memory$rdmux[0][9][69]$b$11074 [23] $memory\instruction_memory$rdmux[0][9][69]$b$11074 [10] }
      New connections: $memory\instruction_memory$rdmux[0][9][69]$b$11074 [9] = $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][141]$12824:
      Old ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 2'00 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][70]$b$11077 [31] $memory\instruction_memory$rdmux[0][9][70]$b$11077 [16] $memory\instruction_memory$rdmux[0][9][70]$b$11077 [22] $memory\instruction_memory$rdmux[0][9][70]$b$11077 [23] $memory\instruction_memory$rdmux[0][9][70]$b$11077 [15] $memory\instruction_memory$rdmux[0][9][70]$b$11077 [18] $memory\instruction_memory$rdmux[0][9][70]$b$11077 [6] }
      New ports: A={ 3'000 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 3'110 }, Y={ $memory\instruction_memory$rdmux[0][9][70]$b$11077 [31] $memory\instruction_memory$rdmux[0][9][70]$b$11077 [22] $memory\instruction_memory$rdmux[0][9][70]$b$11077 [23] $memory\instruction_memory$rdmux[0][9][70]$b$11077 [18] $memory\instruction_memory$rdmux[0][9][70]$b$11077 [6] }
      New connections: $memory\instruction_memory$rdmux[0][9][70]$b$11077 [16:15] = { $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][142]$12827:
      Old ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 3'100 }, Y={ $memory\instruction_memory$rdmux[0][9][71]$a$11079 [31] $memory\instruction_memory$rdmux[0][9][71]$a$11079 [23] $memory\instruction_memory$rdmux[0][9][71]$a$11079 [20] $memory\instruction_memory$rdmux[0][9][71]$a$11079 [10:9] $memory\instruction_memory$rdmux[0][9][71]$a$11079 [13] $memory\instruction_memory$rdmux[0][9][71]$a$11079 [24] $memory\instruction_memory$rdmux[0][9][71]$a$11079 [19] }
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 3'100 }, Y={ $memory\instruction_memory$rdmux[0][9][71]$a$11079 [31] $memory\instruction_memory$rdmux[0][9][71]$a$11079 [23] $memory\instruction_memory$rdmux[0][9][71]$a$11079 [10:9] $memory\instruction_memory$rdmux[0][9][71]$a$11079 [13] $memory\instruction_memory$rdmux[0][9][71]$a$11079 [24] $memory\instruction_memory$rdmux[0][9][71]$a$11079 [19] }
      New connections: $memory\instruction_memory$rdmux[0][9][71]$a$11079 [20] = $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][148]$12845:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$a$12402 [12] $memory\instruction_memory$rdmux[0][10][0]$a$12402 [12] 2'10 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][0]$a$12402 [12] 1'0 $memory\instruction_memory$rdmux[0][10][0]$a$12402 [12] }, Y={ $memory\instruction_memory$rdmux[0][9][74]$a$11088 [9:7] $memory\instruction_memory$rdmux[0][9][74]$a$11088 [23] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][0]$a$12402 [12] 2'10 }, B={ 2'00 $memory\instruction_memory$rdmux[0][10][0]$a$12402 [12] }, Y={ $memory\instruction_memory$rdmux[0][9][74]$a$11088 [9] $memory\instruction_memory$rdmux[0][9][74]$a$11088 [7] $memory\instruction_memory$rdmux[0][9][74]$a$11088 [23] }
      New connections: $memory\instruction_memory$rdmux[0][9][74]$a$11088 [8] = $memory\instruction_memory$rdmux[0][10][0]$a$12402 [12]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][14]$12443:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 2'10 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'1 }, B={ 2'11 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 2'10 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][7]$a$10887 [30] $memory\instruction_memory$rdmux[0][9][7]$a$10887 [23] $memory\instruction_memory$rdmux[0][9][7]$a$10887 [20] $memory\instruction_memory$rdmux[0][9][7]$a$10887 [31] $memory\instruction_memory$rdmux[0][9][7]$a$10887 [15] $memory\instruction_memory$rdmux[0][9][7]$a$10887 [11] $memory\instruction_memory$rdmux[0][9][7]$a$10887 [8] $memory\instruction_memory$rdmux[0][9][7]$a$10887 [21] $memory\instruction_memory$rdmux[0][9][7]$a$10887 [17] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 2'10 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 3'011 }, B={ 2'11 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 2'10 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][7]$a$10887 [30] $memory\instruction_memory$rdmux[0][9][7]$a$10887 [23] $memory\instruction_memory$rdmux[0][9][7]$a$10887 [20] $memory\instruction_memory$rdmux[0][9][7]$a$10887 [31] $memory\instruction_memory$rdmux[0][9][7]$a$10887 [15] $memory\instruction_memory$rdmux[0][9][7]$a$10887 [11] $memory\instruction_memory$rdmux[0][9][7]$a$10887 [8] $memory\instruction_memory$rdmux[0][9][7]$a$10887 [17] }
      New connections: $memory\instruction_memory$rdmux[0][9][7]$a$10887 [21] = $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][150]$12851:
      Old ports: A={ 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'0 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 3'000 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][75]$a$11091 [31:30] $memory\instruction_memory$rdmux[0][9][75]$a$11091 [24] $memory\instruction_memory$rdmux[0][9][75]$a$11091 [21] $memory\instruction_memory$rdmux[0][9][75]$a$11091 [23] $memory\instruction_memory$rdmux[0][9][75]$a$11091 [13:12] $memory\instruction_memory$rdmux[0][9][75]$a$11091 [17] $memory\instruction_memory$rdmux[0][9][75]$a$11091 [5] $memory\instruction_memory$rdmux[0][9][75]$a$11091 [2] }
      New ports: A={ 3'001 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'0 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 3'000 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][75]$a$11091 [31:30] $memory\instruction_memory$rdmux[0][9][75]$a$11091 [21] $memory\instruction_memory$rdmux[0][9][75]$a$11091 [23] $memory\instruction_memory$rdmux[0][9][75]$a$11091 [13:12] $memory\instruction_memory$rdmux[0][9][75]$a$11091 [17] $memory\instruction_memory$rdmux[0][9][75]$a$11091 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][75]$a$11091 [24] $memory\instruction_memory$rdmux[0][9][75]$a$11091 [5] } = { $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][152]$12857:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 2'01 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][76]$a$11094 [24:23] $memory\instruction_memory$rdmux[0][9][76]$a$11094 [16] $memory\instruction_memory$rdmux[0][9][76]$a$11094 [13] $memory\instruction_memory$rdmux[0][9][76]$a$11094 [21] $memory\instruction_memory$rdmux[0][9][76]$a$11094 [10] $memory\instruction_memory$rdmux[0][9][76]$a$11094 [8] $memory\instruction_memory$rdmux[0][9][76]$a$11094 [22] $memory\instruction_memory$rdmux[0][9][76]$a$11094 [14] $memory\instruction_memory$rdmux[0][9][76]$a$11094 [4] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 2'01 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][76]$a$11094 [24:23] $memory\instruction_memory$rdmux[0][9][76]$a$11094 [16] $memory\instruction_memory$rdmux[0][9][76]$a$11094 [13] $memory\instruction_memory$rdmux[0][9][76]$a$11094 [21] $memory\instruction_memory$rdmux[0][9][76]$a$11094 [10] $memory\instruction_memory$rdmux[0][9][76]$a$11094 [14] $memory\instruction_memory$rdmux[0][9][76]$a$11094 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][76]$a$11094 [8] $memory\instruction_memory$rdmux[0][9][76]$a$11094 [22] } = { $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][155]$12866:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 2'01 }, Y={ $memory\instruction_memory$rdmux[0][9][77]$b$11098 [27] $memory\instruction_memory$rdmux[0][9][77]$b$11098 [23:21] $memory\instruction_memory$rdmux[0][9][77]$b$11098 [24] $memory\instruction_memory$rdmux[0][9][77]$b$11098 [25] $memory\instruction_memory$rdmux[0][9][77]$b$11098 [20] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 2'01 }, Y={ $memory\instruction_memory$rdmux[0][9][77]$b$11098 [27] $memory\instruction_memory$rdmux[0][9][77]$b$11098 [23] $memory\instruction_memory$rdmux[0][9][77]$b$11098 [21] $memory\instruction_memory$rdmux[0][9][77]$b$11098 [25] $memory\instruction_memory$rdmux[0][9][77]$b$11098 [20] }
      New connections: { $memory\instruction_memory$rdmux[0][9][77]$b$11098 [22] $memory\instruction_memory$rdmux[0][9][77]$b$11098 [24] } = { $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][158]$12875:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 2'01 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 2'00 }, Y={ $memory\instruction_memory$rdmux[0][9][79]$a$11103 [31] $memory\instruction_memory$rdmux[0][9][79]$a$11103 [23:22] $memory\instruction_memory$rdmux[0][9][79]$a$11103 [25] $memory\instruction_memory$rdmux[0][9][79]$a$11103 [12] $memory\instruction_memory$rdmux[0][9][79]$a$11103 [9] $memory\instruction_memory$rdmux[0][9][79]$a$11103 [14] $memory\instruction_memory$rdmux[0][9][79]$a$11103 [5] $memory\instruction_memory$rdmux[0][9][79]$a$11103 [2] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 2'01 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 2'00 }, Y={ $memory\instruction_memory$rdmux[0][9][79]$a$11103 [31] $memory\instruction_memory$rdmux[0][9][79]$a$11103 [22] $memory\instruction_memory$rdmux[0][9][79]$a$11103 [25] $memory\instruction_memory$rdmux[0][9][79]$a$11103 [12] $memory\instruction_memory$rdmux[0][9][79]$a$11103 [9] $memory\instruction_memory$rdmux[0][9][79]$a$11103 [14] $memory\instruction_memory$rdmux[0][9][79]$a$11103 [5] $memory\instruction_memory$rdmux[0][9][79]$a$11103 [2] }
      New connections: $memory\instruction_memory$rdmux[0][9][79]$a$11103 [23] = $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][165]$12896:
      Old ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 2'10 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][82]$b$11113 [23] $memory\instruction_memory$rdmux[0][9][82]$b$11113 [18:17] $memory\instruction_memory$rdmux[0][9][82]$b$11113 [14] $memory\instruction_memory$rdmux[0][9][82]$b$11113 [9] $memory\instruction_memory$rdmux[0][9][82]$b$11113 [5:4] $memory\instruction_memory$rdmux[0][9][82]$b$11113 [12] }
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 3'011 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 2'10 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][82]$b$11113 [23] $memory\instruction_memory$rdmux[0][9][82]$b$11113 [18:17] $memory\instruction_memory$rdmux[0][9][82]$b$11113 [14] $memory\instruction_memory$rdmux[0][9][82]$b$11113 [9] $memory\instruction_memory$rdmux[0][9][82]$b$11113 [4] $memory\instruction_memory$rdmux[0][9][82]$b$11113 [12] }
      New connections: $memory\instruction_memory$rdmux[0][9][82]$b$11113 [5] = $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][167]$12902:
      Old ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][83]$b$11116 [18] $memory\instruction_memory$rdmux[0][9][83]$b$11116 [14] $memory\instruction_memory$rdmux[0][9][83]$b$11116 [12] $memory\instruction_memory$rdmux[0][9][83]$b$11116 [24] $memory\instruction_memory$rdmux[0][9][83]$b$11116 [22] $memory\instruction_memory$rdmux[0][9][83]$b$11116 [23] }
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][83]$b$11116 [18] $memory\instruction_memory$rdmux[0][9][83]$b$11116 [12] $memory\instruction_memory$rdmux[0][9][83]$b$11116 [24] $memory\instruction_memory$rdmux[0][9][83]$b$11116 [22] $memory\instruction_memory$rdmux[0][9][83]$b$11116 [23] }
      New connections: $memory\instruction_memory$rdmux[0][9][83]$b$11116 [14] = $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][170]$12911:
      Old ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 2'00 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][85]$a$11121 [30] $memory\instruction_memory$rdmux[0][9][85]$a$11121 [18] $memory\instruction_memory$rdmux[0][9][85]$a$11121 [14] $memory\instruction_memory$rdmux[0][9][85]$a$11121 [9] $memory\instruction_memory$rdmux[0][9][85]$a$11121 [10] $memory\instruction_memory$rdmux[0][9][85]$a$11121 [5] $memory\instruction_memory$rdmux[0][9][85]$a$11121 [23] $memory\instruction_memory$rdmux[0][9][85]$a$11121 [15] }
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 2'00 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][85]$a$11121 [30] $memory\instruction_memory$rdmux[0][9][85]$a$11121 [14] $memory\instruction_memory$rdmux[0][9][85]$a$11121 [9] $memory\instruction_memory$rdmux[0][9][85]$a$11121 [10] $memory\instruction_memory$rdmux[0][9][85]$a$11121 [5] $memory\instruction_memory$rdmux[0][9][85]$a$11121 [23] $memory\instruction_memory$rdmux[0][9][85]$a$11121 [15] }
      New connections: $memory\instruction_memory$rdmux[0][9][85]$a$11121 [18] = $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][19]$12458:
      Old ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 3'011 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 2'10 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][9]$b$10894 [26] $memory\instruction_memory$rdmux[0][9][9]$b$10894 [23] $memory\instruction_memory$rdmux[0][9][9]$b$10894 [20] $memory\instruction_memory$rdmux[0][9][9]$b$10894 [31] $memory\instruction_memory$rdmux[0][9][9]$b$10894 [16] $memory\instruction_memory$rdmux[0][9][9]$b$10894 [25] $memory\instruction_memory$rdmux[0][9][9]$b$10894 [9] $memory\instruction_memory$rdmux[0][9][9]$b$10894 [13] $memory\instruction_memory$rdmux[0][9][9]$b$10894 [4] }
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 3'011 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 2'10 }, B={ 2'10 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][9]$b$10894 [26] $memory\instruction_memory$rdmux[0][9][9]$b$10894 [20] $memory\instruction_memory$rdmux[0][9][9]$b$10894 [31] $memory\instruction_memory$rdmux[0][9][9]$b$10894 [16] $memory\instruction_memory$rdmux[0][9][9]$b$10894 [25] $memory\instruction_memory$rdmux[0][9][9]$b$10894 [9] $memory\instruction_memory$rdmux[0][9][9]$b$10894 [13] $memory\instruction_memory$rdmux[0][9][9]$b$10894 [4] }
      New connections: $memory\instruction_memory$rdmux[0][9][9]$b$10894 [23] = $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][1]$12404:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 3'010 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][0]$b$10867 [31] $memory\instruction_memory$rdmux[0][9][0]$b$10867 [26] $memory\instruction_memory$rdmux[0][9][0]$b$10867 [21] $memory\instruction_memory$rdmux[0][9][0]$b$10867 [16] $memory\instruction_memory$rdmux[0][9][0]$b$10867 [25] $memory\instruction_memory$rdmux[0][9][0]$b$10867 [10] $memory\instruction_memory$rdmux[0][9][0]$b$10867 [8] $memory\instruction_memory$rdmux[0][9][0]$b$10867 [23] $memory\instruction_memory$rdmux[0][9][0]$b$10867 [4] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 3'010 }, Y={ $memory\instruction_memory$rdmux[0][9][0]$b$10867 [31] $memory\instruction_memory$rdmux[0][9][0]$b$10867 [26] $memory\instruction_memory$rdmux[0][9][0]$b$10867 [21] $memory\instruction_memory$rdmux[0][9][0]$b$10867 [16] $memory\instruction_memory$rdmux[0][9][0]$b$10867 [25] $memory\instruction_memory$rdmux[0][9][0]$b$10867 [10] $memory\instruction_memory$rdmux[0][9][0]$b$10867 [8] }
      New connections: { $memory\instruction_memory$rdmux[0][9][0]$b$10867 [23] $memory\instruction_memory$rdmux[0][9][0]$b$10867 [4] } = { $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][20]$12461:
      Old ports: A={ 2'01 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][10]$a$10896 [25] $memory\instruction_memory$rdmux[0][9][10]$a$10896 [23:20] $memory\instruction_memory$rdmux[0][9][10]$a$10896 [10:9] }
      New ports: A={ 2'01 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][10]$a$10896 [25] $memory\instruction_memory$rdmux[0][9][10]$a$10896 [23:21] $memory\instruction_memory$rdmux[0][9][10]$a$10896 [10] }
      New connections: { $memory\instruction_memory$rdmux[0][9][10]$a$10896 [20] $memory\instruction_memory$rdmux[0][9][10]$a$10896 [9] } = { $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][21]$12464:
      Old ports: A={ 2'11 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][10]$b$10897 [23:22] $memory\instruction_memory$rdmux[0][9][10]$b$10897 [28] $memory\instruction_memory$rdmux[0][9][10]$b$10897 [25] }
      New ports: A=2'11, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }, Y=$memory\instruction_memory$rdmux[0][9][10]$b$10897 [23:22]
      New connections: { $memory\instruction_memory$rdmux[0][9][10]$b$10897 [28] $memory\instruction_memory$rdmux[0][9][10]$b$10897 [25] } = { $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][22]$12467:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 4'1110 }, Y={ $memory\instruction_memory$rdmux[0][9][11]$a$10899 [28] $memory\instruction_memory$rdmux[0][9][11]$a$10899 [31] $memory\instruction_memory$rdmux[0][9][11]$a$10899 [17] $memory\instruction_memory$rdmux[0][9][11]$a$10899 [9] $memory\instruction_memory$rdmux[0][9][11]$a$10899 [10] $memory\instruction_memory$rdmux[0][9][11]$a$10899 [23] $memory\instruction_memory$rdmux[0][9][11]$a$10899 [25] }
      New ports: A={ 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 4'1110 }, Y={ $memory\instruction_memory$rdmux[0][9][11]$a$10899 [31] $memory\instruction_memory$rdmux[0][9][11]$a$10899 [9] $memory\instruction_memory$rdmux[0][9][11]$a$10899 [10] $memory\instruction_memory$rdmux[0][9][11]$a$10899 [23] $memory\instruction_memory$rdmux[0][9][11]$a$10899 [25] }
      New connections: { $memory\instruction_memory$rdmux[0][9][11]$a$10899 [28] $memory\instruction_memory$rdmux[0][9][11]$a$10899 [17] } = { $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][24]$12473:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 3'110 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 2'01 }, Y={ $memory\instruction_memory$rdmux[0][9][12]$a$10902 [31] $memory\instruction_memory$rdmux[0][9][12]$a$10902 [23:21] $memory\instruction_memory$rdmux[0][9][12]$a$10902 [17] $memory\instruction_memory$rdmux[0][9][12]$a$10902 [9] $memory\instruction_memory$rdmux[0][9][12]$a$10902 [10] $memory\instruction_memory$rdmux[0][9][12]$a$10902 [25] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 3'110 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 2'01 }, Y={ $memory\instruction_memory$rdmux[0][9][12]$a$10902 [31] $memory\instruction_memory$rdmux[0][9][12]$a$10902 [23] $memory\instruction_memory$rdmux[0][9][12]$a$10902 [21] $memory\instruction_memory$rdmux[0][9][12]$a$10902 [17] $memory\instruction_memory$rdmux[0][9][12]$a$10902 [9] $memory\instruction_memory$rdmux[0][9][12]$a$10902 [10] $memory\instruction_memory$rdmux[0][9][12]$a$10902 [25] }
      New connections: $memory\instruction_memory$rdmux[0][9][12]$a$10902 [22] = $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][25]$12476:
      Old ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][12]$b$10903 [26] $memory\instruction_memory$rdmux[0][9][12]$b$10903 [31] $memory\instruction_memory$rdmux[0][9][12]$b$10903 [24] $memory\instruction_memory$rdmux[0][9][12]$b$10903 [22] $memory\instruction_memory$rdmux[0][9][12]$b$10903 [13] $memory\instruction_memory$rdmux[0][9][12]$b$10903 [21] $memory\instruction_memory$rdmux[0][9][12]$b$10903 [18] $memory\instruction_memory$rdmux[0][9][12]$b$10903 [7] $memory\instruction_memory$rdmux[0][9][12]$b$10903 [4] $memory\instruction_memory$rdmux[0][9][12]$b$10903 [23] }
      New ports: A={ 3'101 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][12]$b$10903 [26] $memory\instruction_memory$rdmux[0][9][12]$b$10903 [24] $memory\instruction_memory$rdmux[0][9][12]$b$10903 [22] $memory\instruction_memory$rdmux[0][9][12]$b$10903 [13] $memory\instruction_memory$rdmux[0][9][12]$b$10903 [21] $memory\instruction_memory$rdmux[0][9][12]$b$10903 [18] $memory\instruction_memory$rdmux[0][9][12]$b$10903 [7] $memory\instruction_memory$rdmux[0][9][12]$b$10903 [4] $memory\instruction_memory$rdmux[0][9][12]$b$10903 [23] }
      New connections: $memory\instruction_memory$rdmux[0][9][12]$b$10903 [31] = $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][27]$12482:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 2'00 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 1'1 }, Y={ $memory\instruction_memory$rdmux[0][9][13]$b$10906 [31] $memory\instruction_memory$rdmux[0][9][13]$b$10906 [24] $memory\instruction_memory$rdmux[0][9][13]$b$10906 [22:21] $memory\instruction_memory$rdmux[0][9][13]$b$10906 [13] $memory\instruction_memory$rdmux[0][9][13]$b$10906 [15] $memory\instruction_memory$rdmux[0][9][13]$b$10906 [7] $memory\instruction_memory$rdmux[0][9][13]$b$10906 [23] $memory\instruction_memory$rdmux[0][9][13]$b$10906 [4] }
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 2'00 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 1'1 }, Y={ $memory\instruction_memory$rdmux[0][9][13]$b$10906 [24] $memory\instruction_memory$rdmux[0][9][13]$b$10906 [22] $memory\instruction_memory$rdmux[0][9][13]$b$10906 [13] $memory\instruction_memory$rdmux[0][9][13]$b$10906 [15] $memory\instruction_memory$rdmux[0][9][13]$b$10906 [7] $memory\instruction_memory$rdmux[0][9][13]$b$10906 [23] $memory\instruction_memory$rdmux[0][9][13]$b$10906 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][13]$b$10906 [31] $memory\instruction_memory$rdmux[0][9][13]$b$10906 [21] } = { $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][28]$12485:
      Old ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][14]$a$10908 [23:22] $memory\instruction_memory$rdmux[0][9][14]$a$10908 [17] $memory\instruction_memory$rdmux[0][9][14]$a$10908 [9:8] $memory\instruction_memory$rdmux[0][9][14]$a$10908 [21] }
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] }, Y={ $memory\instruction_memory$rdmux[0][9][14]$a$10908 [23:22] $memory\instruction_memory$rdmux[0][9][14]$a$10908 [17] $memory\instruction_memory$rdmux[0][9][14]$a$10908 [9] }
      New connections: { $memory\instruction_memory$rdmux[0][9][14]$a$10908 [8] $memory\instruction_memory$rdmux[0][9][14]$a$10908 [21] } = { $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][33]$12500:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 3'000 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][16]$b$10915 [23] $memory\instruction_memory$rdmux[0][9][16]$b$10915 [16] $memory\instruction_memory$rdmux[0][9][16]$b$10915 [18] $memory\instruction_memory$rdmux[0][9][16]$b$10915 [25] $memory\instruction_memory$rdmux[0][9][16]$b$10915 [9] $memory\instruction_memory$rdmux[0][9][16]$b$10915 [7] $memory\instruction_memory$rdmux[0][9][16]$b$10915 [10] $memory\instruction_memory$rdmux[0][9][16]$b$10915 [6] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 3'000 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][16]$b$10915 [23] $memory\instruction_memory$rdmux[0][9][16]$b$10915 [16] $memory\instruction_memory$rdmux[0][9][16]$b$10915 [18] $memory\instruction_memory$rdmux[0][9][16]$b$10915 [25] $memory\instruction_memory$rdmux[0][9][16]$b$10915 [9] $memory\instruction_memory$rdmux[0][9][16]$b$10915 [10] $memory\instruction_memory$rdmux[0][9][16]$b$10915 [6] }
      New connections: $memory\instruction_memory$rdmux[0][9][16]$b$10915 [7] = $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][35]$12506:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 2'10 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 2'10 }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][17]$b$10918 [23] $memory\instruction_memory$rdmux[0][9][17]$b$10918 [20] $memory\instruction_memory$rdmux[0][9][17]$b$10918 [25] $memory\instruction_memory$rdmux[0][9][17]$b$10918 [31] $memory\instruction_memory$rdmux[0][9][17]$b$10918 [9] $memory\instruction_memory$rdmux[0][9][17]$b$10918 [13] $memory\instruction_memory$rdmux[0][9][17]$b$10918 [24] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 2'10 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 2'10 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][17]$b$10918 [20] $memory\instruction_memory$rdmux[0][9][17]$b$10918 [25] $memory\instruction_memory$rdmux[0][9][17]$b$10918 [31] $memory\instruction_memory$rdmux[0][9][17]$b$10918 [9] $memory\instruction_memory$rdmux[0][9][17]$b$10918 [13] $memory\instruction_memory$rdmux[0][9][17]$b$10918 [24] }
      New connections: $memory\instruction_memory$rdmux[0][9][17]$b$10918 [23] = $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][38]$12515:
      Old ports: A={ 2'10 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'0 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][19]$a$10923 [25:24] $memory\instruction_memory$rdmux[0][9][19]$a$10923 [22] $memory\instruction_memory$rdmux[0][9][19]$a$10923 [20] $memory\instruction_memory$rdmux[0][9][19]$a$10923 [31] $memory\instruction_memory$rdmux[0][9][19]$a$10923 [10] $memory\instruction_memory$rdmux[0][9][19]$a$10923 [7] $memory\instruction_memory$rdmux[0][9][19]$a$10923 [21] $memory\instruction_memory$rdmux[0][9][19]$a$10923 [17] }
      New ports: A={ 2'10 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'0 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][19]$a$10923 [25:24] $memory\instruction_memory$rdmux[0][9][19]$a$10923 [22] $memory\instruction_memory$rdmux[0][9][19]$a$10923 [31] $memory\instruction_memory$rdmux[0][9][19]$a$10923 [10] $memory\instruction_memory$rdmux[0][9][19]$a$10923 [7] $memory\instruction_memory$rdmux[0][9][19]$a$10923 [21] $memory\instruction_memory$rdmux[0][9][19]$a$10923 [17] }
      New connections: $memory\instruction_memory$rdmux[0][9][19]$a$10923 [20] = $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][39]$12518:
      Old ports: A={ 2'01 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][19]$b$10924 [31] $memory\instruction_memory$rdmux[0][9][19]$b$10924 [21] $memory\instruction_memory$rdmux[0][9][19]$b$10924 [15] $memory\instruction_memory$rdmux[0][9][19]$b$10924 [13:12] $memory\instruction_memory$rdmux[0][9][19]$b$10924 [17] $memory\instruction_memory$rdmux[0][9][19]$b$10924 [23] $memory\instruction_memory$rdmux[0][9][19]$b$10924 [4] }
      New ports: A={ 3'010 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 2'11 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][19]$b$10924 [31] $memory\instruction_memory$rdmux[0][9][19]$b$10924 [21] $memory\instruction_memory$rdmux[0][9][19]$b$10924 [13:12] $memory\instruction_memory$rdmux[0][9][19]$b$10924 [17] $memory\instruction_memory$rdmux[0][9][19]$b$10924 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][19]$b$10924 [15] $memory\instruction_memory$rdmux[0][9][19]$b$10924 [23] } = { $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][3]$12410:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 2'11 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 2'01 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][1]$b$10870 [31] $memory\instruction_memory$rdmux[0][9][1]$b$10870 [23:22] $memory\instruction_memory$rdmux[0][9][1]$b$10870 [18] $memory\instruction_memory$rdmux[0][9][1]$b$10870 [10:9] $memory\instruction_memory$rdmux[0][9][1]$b$10870 [17] $memory\instruction_memory$rdmux[0][9][1]$b$10870 [26] $memory\instruction_memory$rdmux[0][9][1]$b$10870 [24] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 2'11 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 3'001 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][1]$b$10870 [31] $memory\instruction_memory$rdmux[0][9][1]$b$10870 [22] $memory\instruction_memory$rdmux[0][9][1]$b$10870 [18] $memory\instruction_memory$rdmux[0][9][1]$b$10870 [10] $memory\instruction_memory$rdmux[0][9][1]$b$10870 [17] $memory\instruction_memory$rdmux[0][9][1]$b$10870 [26] $memory\instruction_memory$rdmux[0][9][1]$b$10870 [24] }
      New connections: { $memory\instruction_memory$rdmux[0][9][1]$b$10870 [23] $memory\instruction_memory$rdmux[0][9][1]$b$10870 [9] } = { $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][40]$12521:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 3'110 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][20]$a$10926 [31] $memory\instruction_memory$rdmux[0][9][20]$a$10926 [25:23] $memory\instruction_memory$rdmux[0][9][20]$a$10926 [17] $memory\instruction_memory$rdmux[0][9][20]$a$10926 [29] $memory\instruction_memory$rdmux[0][9][20]$a$10926 [7] $memory\instruction_memory$rdmux[0][9][20]$a$10926 [21] }
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 4'1110 }, B={ 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][20]$a$10926 [25:23] $memory\instruction_memory$rdmux[0][9][20]$a$10926 [29] $memory\instruction_memory$rdmux[0][9][20]$a$10926 [7] $memory\instruction_memory$rdmux[0][9][20]$a$10926 [21] }
      New connections: { $memory\instruction_memory$rdmux[0][9][20]$a$10926 [31] $memory\instruction_memory$rdmux[0][9][20]$a$10926 [17] } = { $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][41]$12524:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 3'110 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][20]$b$10927 [31] $memory\instruction_memory$rdmux[0][9][20]$b$10927 [25:23] $memory\instruction_memory$rdmux[0][9][20]$b$10927 [17] $memory\instruction_memory$rdmux[0][9][20]$b$10927 [15] $memory\instruction_memory$rdmux[0][9][20]$b$10927 [29] $memory\instruction_memory$rdmux[0][9][20]$b$10927 [7] $memory\instruction_memory$rdmux[0][9][20]$b$10927 [21] }
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 3'110 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][20]$b$10927 [25:23] $memory\instruction_memory$rdmux[0][9][20]$b$10927 [15] $memory\instruction_memory$rdmux[0][9][20]$b$10927 [29] $memory\instruction_memory$rdmux[0][9][20]$b$10927 [7] $memory\instruction_memory$rdmux[0][9][20]$b$10927 [21] }
      New connections: { $memory\instruction_memory$rdmux[0][9][20]$b$10927 [31] $memory\instruction_memory$rdmux[0][9][20]$b$10927 [17] } = { $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][44]$12533:
      Old ports: A={ 2'11 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 2'00 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][22]$a$10932 [31:30] $memory\instruction_memory$rdmux[0][9][22]$a$10932 [26] $memory\instruction_memory$rdmux[0][9][22]$a$10932 [21] $memory\instruction_memory$rdmux[0][9][22]$a$10932 [18] $memory\instruction_memory$rdmux[0][9][22]$a$10932 [16] $memory\instruction_memory$rdmux[0][9][22]$a$10932 [8:6] $memory\instruction_memory$rdmux[0][9][22]$a$10932 [4] $memory\instruction_memory$rdmux[0][9][22]$a$10932 [24] }
      New ports: A={ 2'11 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 2'00 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][22]$a$10932 [31:30] $memory\instruction_memory$rdmux[0][9][22]$a$10932 [26] $memory\instruction_memory$rdmux[0][9][22]$a$10932 [21] $memory\instruction_memory$rdmux[0][9][22]$a$10932 [18] $memory\instruction_memory$rdmux[0][9][22]$a$10932 [16] $memory\instruction_memory$rdmux[0][9][22]$a$10932 [7] $memory\instruction_memory$rdmux[0][9][22]$a$10932 [4] $memory\instruction_memory$rdmux[0][9][22]$a$10932 [24] }
      New connections: { $memory\instruction_memory$rdmux[0][9][22]$a$10932 [8] $memory\instruction_memory$rdmux[0][9][22]$a$10932 [6] } = { $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][49]$12548:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][24]$b$10939 [25:22] $memory\instruction_memory$rdmux[0][9][24]$b$10939 [31] $memory\instruction_memory$rdmux[0][9][24]$b$10939 [15] $memory\instruction_memory$rdmux[0][9][24]$b$10939 [7] $memory\instruction_memory$rdmux[0][9][24]$b$10939 [20] $memory\instruction_memory$rdmux[0][9][24]$b$10939 [21] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 2'10 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][24]$b$10939 [25:22] $memory\instruction_memory$rdmux[0][9][24]$b$10939 [15] $memory\instruction_memory$rdmux[0][9][24]$b$10939 [7] $memory\instruction_memory$rdmux[0][9][24]$b$10939 [20] }
      New connections: { $memory\instruction_memory$rdmux[0][9][24]$b$10939 [31] $memory\instruction_memory$rdmux[0][9][24]$b$10939 [21] } = { $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][50]$12551:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 3'000 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 2'11 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][25]$a$10941 [28] $memory\instruction_memory$rdmux[0][9][25]$a$10941 [18:16] $memory\instruction_memory$rdmux[0][9][25]$a$10941 [21] $memory\instruction_memory$rdmux[0][9][25]$a$10941 [31] $memory\instruction_memory$rdmux[0][9][25]$a$10941 [12] $memory\instruction_memory$rdmux[0][9][25]$a$10941 [8:7] $memory\instruction_memory$rdmux[0][9][25]$a$10941 [4] $memory\instruction_memory$rdmux[0][9][25]$a$10941 [5] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 3'000 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, B={ 2'11 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][25]$a$10941 [18:16] $memory\instruction_memory$rdmux[0][9][25]$a$10941 [21] $memory\instruction_memory$rdmux[0][9][25]$a$10941 [31] $memory\instruction_memory$rdmux[0][9][25]$a$10941 [8:7] $memory\instruction_memory$rdmux[0][9][25]$a$10941 [4] $memory\instruction_memory$rdmux[0][9][25]$a$10941 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][9][25]$a$10941 [28] $memory\instruction_memory$rdmux[0][9][25]$a$10941 [12] } = { $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][52]$12557:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 2'00 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 3'001 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 1'1 }, Y={ $memory\instruction_memory$rdmux[0][9][26]$a$10944 [29] $memory\instruction_memory$rdmux[0][9][26]$a$10944 [23] $memory\instruction_memory$rdmux[0][9][26]$a$10944 [21] $memory\instruction_memory$rdmux[0][9][26]$a$10944 [15] $memory\instruction_memory$rdmux[0][9][26]$a$10944 [31] $memory\instruction_memory$rdmux[0][9][26]$a$10944 [12] $memory\instruction_memory$rdmux[0][9][26]$a$10944 [7] $memory\instruction_memory$rdmux[0][9][26]$a$10944 [20] $memory\instruction_memory$rdmux[0][9][26]$a$10944 [17] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 2'00 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 3'001 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 1'1 }, Y={ $memory\instruction_memory$rdmux[0][9][26]$a$10944 [23] $memory\instruction_memory$rdmux[0][9][26]$a$10944 [15] $memory\instruction_memory$rdmux[0][9][26]$a$10944 [31] $memory\instruction_memory$rdmux[0][9][26]$a$10944 [12] $memory\instruction_memory$rdmux[0][9][26]$a$10944 [7] $memory\instruction_memory$rdmux[0][9][26]$a$10944 [20] $memory\instruction_memory$rdmux[0][9][26]$a$10944 [17] }
      New connections: { $memory\instruction_memory$rdmux[0][9][26]$a$10944 [29] $memory\instruction_memory$rdmux[0][9][26]$a$10944 [21] } = { $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][54]$12563:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 2'10 }, B={ 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][27]$a$10947 [22] $memory\instruction_memory$rdmux[0][9][27]$a$10947 [17:15] $memory\instruction_memory$rdmux[0][9][27]$a$10947 [9:7] $memory\instruction_memory$rdmux[0][9][27]$a$10947 [23] $memory\instruction_memory$rdmux[0][9][27]$a$10947 [18] $memory\instruction_memory$rdmux[0][9][27]$a$10947 [30] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 2'10 }, B={ 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][27]$a$10947 [22] $memory\instruction_memory$rdmux[0][9][27]$a$10947 [17:15] $memory\instruction_memory$rdmux[0][9][27]$a$10947 [9] $memory\instruction_memory$rdmux[0][9][27]$a$10947 [7] $memory\instruction_memory$rdmux[0][9][27]$a$10947 [18] $memory\instruction_memory$rdmux[0][9][27]$a$10947 [30] }
      New connections: { $memory\instruction_memory$rdmux[0][9][27]$a$10947 [8] $memory\instruction_memory$rdmux[0][9][27]$a$10947 [23] } = { $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][55]$12566:
      Old ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][27]$b$10948 [31] $memory\instruction_memory$rdmux[0][9][27]$b$10948 [21] $memory\instruction_memory$rdmux[0][9][27]$b$10948 [18:17] $memory\instruction_memory$rdmux[0][9][27]$b$10948 [20] $memory\instruction_memory$rdmux[0][9][27]$b$10948 [23] $memory\instruction_memory$rdmux[0][9][27]$b$10948 [10] $memory\instruction_memory$rdmux[0][9][27]$b$10948 [5] $memory\instruction_memory$rdmux[0][9][27]$b$10948 [12] $memory\instruction_memory$rdmux[0][9][27]$b$10948 [7] }
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 4'0100 }, Y={ $memory\instruction_memory$rdmux[0][9][27]$b$10948 [31] $memory\instruction_memory$rdmux[0][9][27]$b$10948 [21] $memory\instruction_memory$rdmux[0][9][27]$b$10948 [18:17] $memory\instruction_memory$rdmux[0][9][27]$b$10948 [20] $memory\instruction_memory$rdmux[0][9][27]$b$10948 [10] $memory\instruction_memory$rdmux[0][9][27]$b$10948 [5] $memory\instruction_memory$rdmux[0][9][27]$b$10948 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][9][27]$b$10948 [23] $memory\instruction_memory$rdmux[0][9][27]$b$10948 [12] } = { $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][56]$12569:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 2'01 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 2'00 }, Y={ $memory\instruction_memory$rdmux[0][9][28]$a$10950 [30] $memory\instruction_memory$rdmux[0][9][28]$a$10950 [31] $memory\instruction_memory$rdmux[0][9][28]$a$10950 [23] $memory\instruction_memory$rdmux[0][9][28]$a$10950 [17] $memory\instruction_memory$rdmux[0][9][28]$a$10950 [15] $memory\instruction_memory$rdmux[0][9][28]$a$10950 [13] $memory\instruction_memory$rdmux[0][9][28]$a$10950 [8] $memory\instruction_memory$rdmux[0][9][28]$a$10950 [21] $memory\instruction_memory$rdmux[0][9][28]$a$10950 [4] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 4'0101 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 2'00 }, Y={ $memory\instruction_memory$rdmux[0][9][28]$a$10950 [30] $memory\instruction_memory$rdmux[0][9][28]$a$10950 [31] $memory\instruction_memory$rdmux[0][9][28]$a$10950 [17] $memory\instruction_memory$rdmux[0][9][28]$a$10950 [13] $memory\instruction_memory$rdmux[0][9][28]$a$10950 [8] $memory\instruction_memory$rdmux[0][9][28]$a$10950 [21] $memory\instruction_memory$rdmux[0][9][28]$a$10950 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][28]$a$10950 [23] $memory\instruction_memory$rdmux[0][9][28]$a$10950 [15] } = { $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][57]$12572:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 2'11 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 3'000 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'1 }, Y={ $memory\instruction_memory$rdmux[0][9][28]$b$10951 [15] $memory\instruction_memory$rdmux[0][9][28]$b$10951 [31] $memory\instruction_memory$rdmux[0][9][28]$b$10951 [12] $memory\instruction_memory$rdmux[0][9][28]$b$10951 [9:8] $memory\instruction_memory$rdmux[0][9][28]$b$10951 [21] $memory\instruction_memory$rdmux[0][9][28]$b$10951 [23] $memory\instruction_memory$rdmux[0][9][28]$b$10951 [17] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 3'110 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 3'000 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'1 }, Y={ $memory\instruction_memory$rdmux[0][9][28]$b$10951 [15] $memory\instruction_memory$rdmux[0][9][28]$b$10951 [31] $memory\instruction_memory$rdmux[0][9][28]$b$10951 [12] $memory\instruction_memory$rdmux[0][9][28]$b$10951 [9:8] $memory\instruction_memory$rdmux[0][9][28]$b$10951 [23] $memory\instruction_memory$rdmux[0][9][28]$b$10951 [17] }
      New connections: $memory\instruction_memory$rdmux[0][9][28]$b$10951 [21] = $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][58]$12575:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 2'00 }, Y={ $memory\instruction_memory$rdmux[0][9][29]$a$10953 [30] $memory\instruction_memory$rdmux[0][9][29]$a$10953 [31] $memory\instruction_memory$rdmux[0][9][29]$a$10953 [18] $memory\instruction_memory$rdmux[0][9][29]$a$10953 [21] $memory\instruction_memory$rdmux[0][9][29]$a$10953 [23] $memory\instruction_memory$rdmux[0][9][29]$a$10953 [10] $memory\instruction_memory$rdmux[0][9][29]$a$10953 [7] $memory\instruction_memory$rdmux[0][9][29]$a$10953 [5] $memory\instruction_memory$rdmux[0][9][29]$a$10953 [16] $memory\instruction_memory$rdmux[0][9][29]$a$10953 [24] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 3'001 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 2'00 }, Y={ $memory\instruction_memory$rdmux[0][9][29]$a$10953 [30] $memory\instruction_memory$rdmux[0][9][29]$a$10953 [31] $memory\instruction_memory$rdmux[0][9][29]$a$10953 [18] $memory\instruction_memory$rdmux[0][9][29]$a$10953 [21] $memory\instruction_memory$rdmux[0][9][29]$a$10953 [23] $memory\instruction_memory$rdmux[0][9][29]$a$10953 [7] $memory\instruction_memory$rdmux[0][9][29]$a$10953 [16] $memory\instruction_memory$rdmux[0][9][29]$a$10953 [24] }
      New connections: { $memory\instruction_memory$rdmux[0][9][29]$a$10953 [10] $memory\instruction_memory$rdmux[0][9][29]$a$10953 [5] } = { $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][5]$12416:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][2]$b$10873 [31] $memory\instruction_memory$rdmux[0][9][2]$b$10873 [25] $memory\instruction_memory$rdmux[0][9][2]$b$10873 [23] $memory\instruction_memory$rdmux[0][9][2]$b$10873 [17] $memory\instruction_memory$rdmux[0][9][2]$b$10873 [13] $memory\instruction_memory$rdmux[0][9][2]$b$10873 [15] $memory\instruction_memory$rdmux[0][9][2]$b$10873 [21] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'0 }, B={ 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][2]$b$10873 [25] $memory\instruction_memory$rdmux[0][9][2]$b$10873 [23] $memory\instruction_memory$rdmux[0][9][2]$b$10873 [13] $memory\instruction_memory$rdmux[0][9][2]$b$10873 [15] $memory\instruction_memory$rdmux[0][9][2]$b$10873 [21] }
      New connections: { $memory\instruction_memory$rdmux[0][9][2]$b$10873 [31] $memory\instruction_memory$rdmux[0][9][2]$b$10873 [17] } = { $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][64]$12593:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][32]$a$10962 [31] $memory\instruction_memory$rdmux[0][9][32]$a$10962 [23] $memory\instruction_memory$rdmux[0][9][32]$a$10962 [15] $memory\instruction_memory$rdmux[0][9][32]$a$10962 [13:12] $memory\instruction_memory$rdmux[0][9][32]$a$10962 [17] $memory\instruction_memory$rdmux[0][9][32]$a$10962 [20] $memory\instruction_memory$rdmux[0][9][32]$a$10962 [21] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'0 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][32]$a$10962 [31] $memory\instruction_memory$rdmux[0][9][32]$a$10962 [23] $memory\instruction_memory$rdmux[0][9][32]$a$10962 [15] $memory\instruction_memory$rdmux[0][9][32]$a$10962 [12] $memory\instruction_memory$rdmux[0][9][32]$a$10962 [17] $memory\instruction_memory$rdmux[0][9][32]$a$10962 [20] }
      New connections: { $memory\instruction_memory$rdmux[0][9][32]$a$10962 [13] $memory\instruction_memory$rdmux[0][9][32]$a$10962 [21] } = { $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][68]$12605:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'1 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 2'10 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][34]$a$10968 [30] $memory\instruction_memory$rdmux[0][9][34]$a$10968 [25] $memory\instruction_memory$rdmux[0][9][34]$a$10968 [23] $memory\instruction_memory$rdmux[0][9][34]$a$10968 [31] $memory\instruction_memory$rdmux[0][9][34]$a$10968 [15] $memory\instruction_memory$rdmux[0][9][34]$a$10968 [11] $memory\instruction_memory$rdmux[0][9][34]$a$10968 [22] $memory\instruction_memory$rdmux[0][9][34]$a$10968 [5] $memory\instruction_memory$rdmux[0][9][34]$a$10968 [17] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'1 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 2'10 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][34]$a$10968 [30] $memory\instruction_memory$rdmux[0][9][34]$a$10968 [25] $memory\instruction_memory$rdmux[0][9][34]$a$10968 [31] $memory\instruction_memory$rdmux[0][9][34]$a$10968 [15] $memory\instruction_memory$rdmux[0][9][34]$a$10968 [11] $memory\instruction_memory$rdmux[0][9][34]$a$10968 [22] $memory\instruction_memory$rdmux[0][9][34]$a$10968 [5] $memory\instruction_memory$rdmux[0][9][34]$a$10968 [17] }
      New connections: $memory\instruction_memory$rdmux[0][9][34]$a$10968 [23] = $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][69]$12608:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][34]$b$10969 [25] $memory\instruction_memory$rdmux[0][9][34]$b$10969 [23] $memory\instruction_memory$rdmux[0][9][34]$b$10969 [26] $memory\instruction_memory$rdmux[0][9][34]$b$10969 [31] $memory\instruction_memory$rdmux[0][9][34]$b$10969 [18] $memory\instruction_memory$rdmux[0][9][34]$b$10969 [7] $memory\instruction_memory$rdmux[0][9][34]$b$10969 [21] $memory\instruction_memory$rdmux[0][9][34]$b$10969 [24] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][34]$b$10969 [25] $memory\instruction_memory$rdmux[0][9][34]$b$10969 [23] $memory\instruction_memory$rdmux[0][9][34]$b$10969 [26] $memory\instruction_memory$rdmux[0][9][34]$b$10969 [18] $memory\instruction_memory$rdmux[0][9][34]$b$10969 [7] $memory\instruction_memory$rdmux[0][9][34]$b$10969 [21] $memory\instruction_memory$rdmux[0][9][34]$b$10969 [24] }
      New connections: $memory\instruction_memory$rdmux[0][9][34]$b$10969 [31] = $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][71]$12614:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 2'00 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][35]$b$10972 [30] $memory\instruction_memory$rdmux[0][9][35]$b$10972 [24] $memory\instruction_memory$rdmux[0][9][35]$b$10972 [15] $memory\instruction_memory$rdmux[0][9][35]$b$10972 [31] $memory\instruction_memory$rdmux[0][9][35]$b$10972 [20] $memory\instruction_memory$rdmux[0][9][35]$b$10972 [21] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 2'00 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][35]$b$10972 [30] $memory\instruction_memory$rdmux[0][9][35]$b$10972 [24] $memory\instruction_memory$rdmux[0][9][35]$b$10972 [15] $memory\instruction_memory$rdmux[0][9][35]$b$10972 [20] }
      New connections: { $memory\instruction_memory$rdmux[0][9][35]$b$10972 [31] $memory\instruction_memory$rdmux[0][9][35]$b$10972 [21] } = { $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][74]$12623:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 2'11 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'0 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][37]$a$10977 [23] $memory\instruction_memory$rdmux[0][9][37]$a$10977 [20] $memory\instruction_memory$rdmux[0][9][37]$a$10977 [31] $memory\instruction_memory$rdmux[0][9][37]$a$10977 [13] $memory\instruction_memory$rdmux[0][9][37]$a$10977 [10] $memory\instruction_memory$rdmux[0][9][37]$a$10977 [26] $memory\instruction_memory$rdmux[0][9][37]$a$10977 [8:7] $memory\instruction_memory$rdmux[0][9][37]$a$10977 [17] $memory\instruction_memory$rdmux[0][9][37]$a$10977 [5] $memory\instruction_memory$rdmux[0][9][37]$a$10977 [24] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 2'11 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'0 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][37]$a$10977 [23] $memory\instruction_memory$rdmux[0][9][37]$a$10977 [31] $memory\instruction_memory$rdmux[0][9][37]$a$10977 [13] $memory\instruction_memory$rdmux[0][9][37]$a$10977 [10] $memory\instruction_memory$rdmux[0][9][37]$a$10977 [26] $memory\instruction_memory$rdmux[0][9][37]$a$10977 [8:7] $memory\instruction_memory$rdmux[0][9][37]$a$10977 [17] $memory\instruction_memory$rdmux[0][9][37]$a$10977 [5] $memory\instruction_memory$rdmux[0][9][37]$a$10977 [24] }
      New connections: $memory\instruction_memory$rdmux[0][9][37]$a$10977 [20] = $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][75]$12626:
      Old ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 3'010 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][37]$b$10978 [25] $memory\instruction_memory$rdmux[0][9][37]$b$10978 [18] $memory\instruction_memory$rdmux[0][9][37]$b$10978 [31] $memory\instruction_memory$rdmux[0][9][37]$b$10978 [10] $memory\instruction_memory$rdmux[0][9][37]$b$10978 [5] $memory\instruction_memory$rdmux[0][9][37]$b$10978 [21] $memory\instruction_memory$rdmux[0][9][37]$b$10978 [24] }
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 3'010 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 3'110 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][37]$b$10978 [25] $memory\instruction_memory$rdmux[0][9][37]$b$10978 [18] $memory\instruction_memory$rdmux[0][9][37]$b$10978 [10] $memory\instruction_memory$rdmux[0][9][37]$b$10978 [5] $memory\instruction_memory$rdmux[0][9][37]$b$10978 [21] $memory\instruction_memory$rdmux[0][9][37]$b$10978 [24] }
      New connections: $memory\instruction_memory$rdmux[0][9][37]$b$10978 [31] = $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][76]$12629:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 2'11 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][38]$a$10980 [31] $memory\instruction_memory$rdmux[0][9][38]$a$10980 [23:22] $memory\instruction_memory$rdmux[0][9][38]$a$10980 [17] $memory\instruction_memory$rdmux[0][9][38]$a$10980 [15] $memory\instruction_memory$rdmux[0][9][38]$a$10980 [13] $memory\instruction_memory$rdmux[0][9][38]$a$10980 [8:7] $memory\instruction_memory$rdmux[0][9][38]$a$10980 [21] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 2'11 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][38]$a$10980 [31] $memory\instruction_memory$rdmux[0][9][38]$a$10980 [23:22] $memory\instruction_memory$rdmux[0][9][38]$a$10980 [17] $memory\instruction_memory$rdmux[0][9][38]$a$10980 [15] $memory\instruction_memory$rdmux[0][9][38]$a$10980 [13] $memory\instruction_memory$rdmux[0][9][38]$a$10980 [8] $memory\instruction_memory$rdmux[0][9][38]$a$10980 [21] }
      New connections: $memory\instruction_memory$rdmux[0][9][38]$a$10980 [7] = $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][79]$12638:
      Old ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 3'000 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][39]$b$10984 [23] $memory\instruction_memory$rdmux[0][9][39]$b$10984 [16] $memory\instruction_memory$rdmux[0][9][39]$b$10984 [13] $memory\instruction_memory$rdmux[0][9][39]$b$10984 [25] $memory\instruction_memory$rdmux[0][9][39]$b$10984 [20] $memory\instruction_memory$rdmux[0][9][39]$b$10984 [26] $memory\instruction_memory$rdmux[0][9][39]$b$10984 [31] $memory\instruction_memory$rdmux[0][9][39]$b$10984 [4] }
      New ports: A={ 2'10 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 3'000 }, Y={ $memory\instruction_memory$rdmux[0][9][39]$b$10984 [23] $memory\instruction_memory$rdmux[0][9][39]$b$10984 [13] $memory\instruction_memory$rdmux[0][9][39]$b$10984 [25] $memory\instruction_memory$rdmux[0][9][39]$b$10984 [20] $memory\instruction_memory$rdmux[0][9][39]$b$10984 [26] $memory\instruction_memory$rdmux[0][9][39]$b$10984 [31] }
      New connections: { $memory\instruction_memory$rdmux[0][9][39]$b$10984 [16] $memory\instruction_memory$rdmux[0][9][39]$b$10984 [4] } = { $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][83]$12650:
      Old ports: A={ 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][41]$b$10990 [21:20] $memory\instruction_memory$rdmux[0][9][41]$b$10990 [31] $memory\instruction_memory$rdmux[0][9][41]$b$10990 [18] $memory\instruction_memory$rdmux[0][9][41]$b$10990 [8] $memory\instruction_memory$rdmux[0][9][41]$b$10990 [5] $memory\instruction_memory$rdmux[0][9][41]$b$10990 [17] $memory\instruction_memory$rdmux[0][9][41]$b$10990 [24] }
      New ports: A={ 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 2'11 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][41]$b$10990 [21:20] $memory\instruction_memory$rdmux[0][9][41]$b$10990 [18] $memory\instruction_memory$rdmux[0][9][41]$b$10990 [8] $memory\instruction_memory$rdmux[0][9][41]$b$10990 [5] $memory\instruction_memory$rdmux[0][9][41]$b$10990 [17] $memory\instruction_memory$rdmux[0][9][41]$b$10990 [24] }
      New connections: $memory\instruction_memory$rdmux[0][9][41]$b$10990 [31] = $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][88]$12665:
      Old ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 1'0 }, B={ 2'11 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][44]$a$10998 [23] $memory\instruction_memory$rdmux[0][9][44]$a$10998 [20] $memory\instruction_memory$rdmux[0][9][44]$a$10998 [11] $memory\instruction_memory$rdmux[0][9][44]$a$10998 [9] $memory\instruction_memory$rdmux[0][9][44]$a$10998 [31] $memory\instruction_memory$rdmux[0][9][44]$a$10998 [10] $memory\instruction_memory$rdmux[0][9][44]$a$10998 [25] }
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] 1'0 }, B={ 2'11 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][44]$a$10998 [23] $memory\instruction_memory$rdmux[0][9][44]$a$10998 [20] $memory\instruction_memory$rdmux[0][9][44]$a$10998 [9] $memory\instruction_memory$rdmux[0][9][44]$a$10998 [31] $memory\instruction_memory$rdmux[0][9][44]$a$10998 [25] }
      New connections: $memory\instruction_memory$rdmux[0][9][44]$a$10998 [11:10] = { $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][89]$12668:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 4'0100 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][44]$b$10999 [31] $memory\instruction_memory$rdmux[0][9][44]$b$10999 [28] $memory\instruction_memory$rdmux[0][9][44]$b$10999 [25] $memory\instruction_memory$rdmux[0][9][44]$b$10999 [23] $memory\instruction_memory$rdmux[0][9][44]$b$10999 [15] $memory\instruction_memory$rdmux[0][9][44]$b$10999 [30] $memory\instruction_memory$rdmux[0][9][44]$b$10999 [17] $memory\instruction_memory$rdmux[0][9][44]$b$10999 [21] }
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 2'10 }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 4'0100 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][44]$b$10999 [28] $memory\instruction_memory$rdmux[0][9][44]$b$10999 [25] $memory\instruction_memory$rdmux[0][9][44]$b$10999 [23] $memory\instruction_memory$rdmux[0][9][44]$b$10999 [15] $memory\instruction_memory$rdmux[0][9][44]$b$10999 [30] $memory\instruction_memory$rdmux[0][9][44]$b$10999 [21] }
      New connections: { $memory\instruction_memory$rdmux[0][9][44]$b$10999 [31] $memory\instruction_memory$rdmux[0][9][44]$b$10999 [17] } = { $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][91]$12674:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 3'100 }, Y={ $memory\instruction_memory$rdmux[0][9][45]$b$11002 [29] $memory\instruction_memory$rdmux[0][9][45]$b$11002 [31] $memory\instruction_memory$rdmux[0][9][45]$b$11002 [23] $memory\instruction_memory$rdmux[0][9][45]$b$11002 [21] $memory\instruction_memory$rdmux[0][9][45]$b$11002 [22] $memory\instruction_memory$rdmux[0][9][45]$b$11002 [27] $memory\instruction_memory$rdmux[0][9][45]$b$11002 [6] $memory\instruction_memory$rdmux[0][9][45]$b$11002 [20] }
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 3'100 }, Y={ $memory\instruction_memory$rdmux[0][9][45]$b$11002 [31] $memory\instruction_memory$rdmux[0][9][45]$b$11002 [23] $memory\instruction_memory$rdmux[0][9][45]$b$11002 [21] $memory\instruction_memory$rdmux[0][9][45]$b$11002 [22] $memory\instruction_memory$rdmux[0][9][45]$b$11002 [27] $memory\instruction_memory$rdmux[0][9][45]$b$11002 [6] $memory\instruction_memory$rdmux[0][9][45]$b$11002 [20] }
      New connections: $memory\instruction_memory$rdmux[0][9][45]$b$11002 [29] = $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][95]$12686:
      Old ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 3'100 }, Y={ $memory\instruction_memory$rdmux[0][9][46]$b$11005 [31] $memory\instruction_memory$rdmux[0][9][46]$b$11005 [26] $memory\instruction_memory$rdmux[0][9][46]$b$11005 [21] $memory\instruction_memory$rdmux[0][9][46]$b$11005 [23] $memory\instruction_memory$rdmux[0][9][46]$b$11005 [28] $memory\instruction_memory$rdmux[0][9][46]$b$11005 [6] $memory\instruction_memory$rdmux[0][9][46]$b$11005 [20] }
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12702 [23] 3'100 }, Y={ $memory\instruction_memory$rdmux[0][9][46]$b$11005 [31] $memory\instruction_memory$rdmux[0][9][46]$b$11005 [21] $memory\instruction_memory$rdmux[0][9][46]$b$11005 [23] $memory\instruction_memory$rdmux[0][9][46]$b$11005 [28] $memory\instruction_memory$rdmux[0][9][46]$b$11005 [6] $memory\instruction_memory$rdmux[0][9][46]$b$11005 [20] }
      New connections: $memory\instruction_memory$rdmux[0][9][46]$b$11005 [26] = $memory\instruction_memory$rdmux[0][10][100]$a$12702 [31]
  Optimizing cells in module \instruction_memory.
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][20]$10925:
      Old ports: A={ $memory\instruction_memory$rdmux[0][9][20]$a$10926 [31] $memory\instruction_memory$rdmux[0][9][20]$a$10926 [25:23] 1'1 $memory\instruction_memory$rdmux[0][9][20]$a$10926 [17] $memory\instruction_memory$rdmux[0][9][20]$a$10926 [17] 1'0 $memory\instruction_memory$rdmux[0][9][20]$a$10926 [29] $memory\instruction_memory$rdmux[0][9][20]$a$10926 [7] $memory\instruction_memory$rdmux[0][9][20]$a$10926 [21] }, B={ $memory\instruction_memory$rdmux[0][9][20]$b$10927 [31] $memory\instruction_memory$rdmux[0][9][20]$b$10927 [25:23] $memory\instruction_memory$rdmux[0][9][20]$b$10927 [23] $memory\instruction_memory$rdmux[0][9][20]$b$10927 [17] $memory\instruction_memory$rdmux[0][9][20]$b$10927 [15] $memory\instruction_memory$rdmux[0][9][20]$b$10927 [21] $memory\instruction_memory$rdmux[0][9][20]$b$10927 [29] $memory\instruction_memory$rdmux[0][9][20]$b$10927 [7] $memory\instruction_memory$rdmux[0][9][20]$b$10927 [21] }, Y={ $memory\instruction_memory$rdmux[0][8][10]$a$10128 [31] $memory\instruction_memory$rdmux[0][8][10]$a$10128 [25:22] $memory\instruction_memory$rdmux[0][8][10]$a$10128 [17] $memory\instruction_memory$rdmux[0][8][10]$a$10128 [15] $memory\instruction_memory$rdmux[0][8][10]$a$10128 [20] $memory\instruction_memory$rdmux[0][8][10]$a$10128 [29] $memory\instruction_memory$rdmux[0][8][10]$a$10128 [7] $memory\instruction_memory$rdmux[0][8][10]$a$10128 [21] }
      New ports: A={ $memory\instruction_memory$rdmux[0][9][20]$a$10926 [25:23] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] 1'0 $memory\instruction_memory$rdmux[0][9][20]$a$10926 [29] $memory\instruction_memory$rdmux[0][9][20]$a$10926 [7] $memory\instruction_memory$rdmux[0][9][20]$a$10926 [21] }, B={ $memory\instruction_memory$rdmux[0][9][20]$b$10927 [25:23] $memory\instruction_memory$rdmux[0][9][20]$b$10927 [23] $memory\instruction_memory$rdmux[0][9][20]$b$10927 [15] $memory\instruction_memory$rdmux[0][9][20]$b$10927 [21] $memory\instruction_memory$rdmux[0][9][20]$b$10927 [29] $memory\instruction_memory$rdmux[0][9][20]$b$10927 [7] $memory\instruction_memory$rdmux[0][9][20]$b$10927 [21] }, Y={ $memory\instruction_memory$rdmux[0][8][10]$a$10128 [25:22] $memory\instruction_memory$rdmux[0][8][10]$a$10128 [15] $memory\instruction_memory$rdmux[0][8][10]$a$10128 [20] $memory\instruction_memory$rdmux[0][8][10]$a$10128 [29] $memory\instruction_memory$rdmux[0][8][10]$a$10128 [7] $memory\instruction_memory$rdmux[0][8][10]$a$10128 [21] }
      New connections: { $memory\instruction_memory$rdmux[0][8][10]$a$10128 [31] $memory\instruction_memory$rdmux[0][8][10]$a$10128 [17] } = { $memory\instruction_memory$rdmux[0][10][0]$b$12403 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12403 [27] }
  Optimizing cells in module \instruction_memory.
  Optimizing cells in module \mem_wb.
  Optimizing cells in module \mux2to1.
  Optimizing cells in module \program_counter.
  Optimizing cells in module \regfile.
  Optimizing cells in module \sign_mask_gen.
  Optimizing cells in module \top.
Performed a total of 71 changes.

19.26.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

19.26.20. Executing OPT_RMDFF pass (remove dff with constant values).

19.26.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..

19.26.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

19.26.23. Rerunning OPT passes. (Maybe there is more to do..)

19.26.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALUControl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ForwardingUnit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \branch_decision..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \branch_predictor..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \csr_file..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \data_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ex_mem..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \id_ex..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \if_id..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \imm_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instruction_memory..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mem_wb..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mux2to1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \program_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sign_mask_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~39 debug messages>

19.26.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALUControl.
  Optimizing cells in module \ForwardingUnit.
  Optimizing cells in module \adder.
  Optimizing cells in module \alu.
  Optimizing cells in module \branch_decision.
  Optimizing cells in module \branch_predictor.
  Optimizing cells in module \control.
  Optimizing cells in module \cpu.
  Optimizing cells in module \csr_file.
  Optimizing cells in module \data_mem.
  Optimizing cells in module \ex_mem.
  Optimizing cells in module \id_ex.
  Optimizing cells in module \if_id.
  Optimizing cells in module \imm_gen.
  Optimizing cells in module \instruction_memory.
  Optimizing cells in module \mem_wb.
  Optimizing cells in module \mux2to1.
  Optimizing cells in module \program_counter.
  Optimizing cells in module \regfile.
  Optimizing cells in module \sign_mask_gen.
  Optimizing cells in module \top.
Performed a total of 0 changes.

19.26.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

19.26.27. Executing OPT_RMDFF pass (remove dff with constant values).

19.26.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..

19.26.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

19.26.30. Finished OPT passes. (There is nothing left to do.)

19.27. Executing ICE40_WRAPCARRY pass (wrap carries).

19.28. Executing TECHMAP pass (map to technology primitives).

19.28.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

19.28.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

19.28.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod\_90_pmux\WIDTH=31\S_WIDTH=5 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=3 for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=6 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=7\S_WIDTH=7 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=33\B_WIDTH=33\Y_WIDTH=33 for cells of type $alu.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$943af4e63d02cf420cf82d17400bd04ea07088b0\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod\_80_ice40_alu\A_SIGNED=1\B_SIGNED=1\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=10 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=6 for cells of type $pmux.
Using extmapper simplemap for cells of type $dlatch.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $ne.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=2 for cells of type $pmux.
No more expansions possible.
<suppressed ~2166 debug messages>

19.29. Executing OPT pass (performing simple optimizations).

19.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
<suppressed ~254 debug messages>
Optimizing module ForwardingUnit.
Optimizing module adder.
<suppressed ~32 debug messages>
Optimizing module alu.
<suppressed ~226 debug messages>
Optimizing module branch_decision.
Optimizing module branch_predictor.
<suppressed ~32 debug messages>
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
<suppressed ~296 debug messages>
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
<suppressed ~54 debug messages>
Optimizing module instruction_memory.
<suppressed ~130 debug messages>
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
<suppressed ~16 debug messages>
Optimizing module top.

19.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
<suppressed ~270 debug messages>
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
<suppressed ~531 debug messages>
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
<suppressed ~240 debug messages>
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
<suppressed ~273 debug messages>
Finding identical cells in module `\instruction_memory'.
<suppressed ~6867 debug messages>
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\sign_mask_gen'.
<suppressed ~9 debug messages>
Finding identical cells in module `\top'.
Removed a total of 2730 cells.

19.29.3. Executing OPT_RMDFF pass (remove dff with constant values).

19.29.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..
Removed 315 unused cells and 1010 unused wires.
<suppressed ~325 debug messages>

19.29.5. Finished fast OPT passes.

19.30. Executing ICE40_OPT pass (performing simple optimizations).

19.30.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) alu.$auto$alumacc.cc:485:replace_alu$1033.slice[0].carry: CO=\adder_input_carry

19.30.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
<suppressed ~35 debug messages>
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
<suppressed ~98 debug messages>
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

19.30.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
<suppressed ~69 debug messages>
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 23 cells.

19.30.4. Executing OPT_RMDFF pass (remove dff with constant values).

19.30.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..
Removed 1 unused cells and 14 unused wires.
<suppressed ~3 debug messages>

19.30.6. Rerunning OPT passes. (Removed registers in this run.)

19.30.7. Running ICE40 specific optimizations.

19.30.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

19.30.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

19.30.10. Executing OPT_RMDFF pass (remove dff with constant values).

19.30.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..

19.30.12. Finished OPT passes. (There is nothing left to do.)

19.31. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Selected cell types for direct conversion:
  $_DFF_PP1_ -> $__DFFE_PP1
  $_DFF_PP0_ -> $__DFFE_PP0
  $_DFF_PN1_ -> $__DFFE_PN1
  $_DFF_PN0_ -> $__DFFE_PN0
  $_DFF_NP1_ -> $__DFFE_NP1
  $_DFF_NP0_ -> $__DFFE_NP0
  $_DFF_NN1_ -> $__DFFE_NN1
  $_DFF_NN0_ -> $__DFFE_NN0
  $_DFF_N_ -> $_DFFE_NP_
  $_DFF_P_ -> $_DFFE_PP_
Transforming FF to FF+Enable cells in module ALUControl:
Transforming FF to FF+Enable cells in module ForwardingUnit:
Transforming FF to FF+Enable cells in module adder:
Transforming FF to FF+Enable cells in module alu:
Transforming FF to FF+Enable cells in module branch_decision:
Transforming FF to FF+Enable cells in module branch_predictor:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$27166 to $_DFFE_PP_ for $0\s[1:0] [0] -> \s [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$27167 to $_DFFE_PP_ for $0\s[1:0] [1] -> \s [1].
Transforming FF to FF+Enable cells in module control:
Transforming FF to FF+Enable cells in module cpu:
Transforming FF to FF+Enable cells in module csr_file:
Transforming FF to FF+Enable cells in module data_mem:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33113 to $_DFFE_PP_ for $0\read_data[31:0] [0] -> \read_data [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33114 to $_DFFE_PP_ for $0\read_data[31:0] [1] -> \read_data [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33115 to $_DFFE_PP_ for $0\read_data[31:0] [2] -> \read_data [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33116 to $_DFFE_PP_ for $0\read_data[31:0] [3] -> \read_data [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33117 to $_DFFE_PP_ for $0\read_data[31:0] [4] -> \read_data [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33118 to $_DFFE_PP_ for $0\read_data[31:0] [5] -> \read_data [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33119 to $_DFFE_PP_ for $0\read_data[31:0] [6] -> \read_data [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33120 to $_DFFE_PP_ for $0\read_data[31:0] [7] -> \read_data [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33121 to $_DFFE_PP_ for $0\read_data[31:0] [8] -> \read_data [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33122 to $_DFFE_PP_ for $0\read_data[31:0] [9] -> \read_data [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33123 to $_DFFE_PP_ for $0\read_data[31:0] [10] -> \read_data [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33124 to $_DFFE_PP_ for $0\read_data[31:0] [11] -> \read_data [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33125 to $_DFFE_PP_ for $0\read_data[31:0] [12] -> \read_data [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33126 to $_DFFE_PP_ for $0\read_data[31:0] [13] -> \read_data [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33127 to $_DFFE_PP_ for $0\read_data[31:0] [14] -> \read_data [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33128 to $_DFFE_PP_ for $0\read_data[31:0] [15] -> \read_data [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33129 to $_DFFE_PP_ for $0\read_data[31:0] [16] -> \read_data [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33130 to $_DFFE_PP_ for $0\read_data[31:0] [17] -> \read_data [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33131 to $_DFFE_PP_ for $0\read_data[31:0] [18] -> \read_data [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33132 to $_DFFE_PP_ for $0\read_data[31:0] [19] -> \read_data [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33133 to $_DFFE_PP_ for $0\read_data[31:0] [20] -> \read_data [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33134 to $_DFFE_PP_ for $0\read_data[31:0] [21] -> \read_data [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33135 to $_DFFE_PP_ for $0\read_data[31:0] [22] -> \read_data [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33136 to $_DFFE_PP_ for $0\read_data[31:0] [23] -> \read_data [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33137 to $_DFFE_PP_ for $0\read_data[31:0] [24] -> \read_data [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33138 to $_DFFE_PP_ for $0\read_data[31:0] [25] -> \read_data [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33139 to $_DFFE_PP_ for $0\read_data[31:0] [26] -> \read_data [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33140 to $_DFFE_PP_ for $0\read_data[31:0] [27] -> \read_data [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33141 to $_DFFE_PP_ for $0\read_data[31:0] [28] -> \read_data [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33142 to $_DFFE_PP_ for $0\read_data[31:0] [29] -> \read_data [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33143 to $_DFFE_PP_ for $0\read_data[31:0] [30] -> \read_data [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33144 to $_DFFE_PP_ for $0\read_data[31:0] [31] -> \read_data [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33145 to $_DFFE_PP_ for $0\clk_stall[0:0] -> \clk_stall.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33146 to $_DFFE_PP_ for $0\state[31:0] [0] -> \state [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33147 to $_DFFE_PP_ for $0\state[31:0] [1] -> \state [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33148 to $_DFFE_PP_ for $0\state[31:0] [2] -> \state [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33149 to $_DFFE_PP_ for $0\state[31:0] [3] -> \state [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33150 to $_DFFE_PP_ for $0\state[31:0] [4] -> \state [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33151 to $_DFFE_PP_ for $0\state[31:0] [5] -> \state [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33152 to $_DFFE_PP_ for $0\state[31:0] [6] -> \state [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33153 to $_DFFE_PP_ for $0\state[31:0] [7] -> \state [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33154 to $_DFFE_PP_ for $0\state[31:0] [8] -> \state [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33155 to $_DFFE_PP_ for $0\state[31:0] [9] -> \state [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33156 to $_DFFE_PP_ for $0\state[31:0] [10] -> \state [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33157 to $_DFFE_PP_ for $0\state[31:0] [11] -> \state [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33158 to $_DFFE_PP_ for $0\state[31:0] [12] -> \state [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33159 to $_DFFE_PP_ for $0\state[31:0] [13] -> \state [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33160 to $_DFFE_PP_ for $0\state[31:0] [14] -> \state [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33161 to $_DFFE_PP_ for $0\state[31:0] [15] -> \state [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33162 to $_DFFE_PP_ for $0\state[31:0] [16] -> \state [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33163 to $_DFFE_PP_ for $0\state[31:0] [17] -> \state [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33164 to $_DFFE_PP_ for $0\state[31:0] [18] -> \state [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33165 to $_DFFE_PP_ for $0\state[31:0] [19] -> \state [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33166 to $_DFFE_PP_ for $0\state[31:0] [20] -> \state [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33167 to $_DFFE_PP_ for $0\state[31:0] [21] -> \state [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33168 to $_DFFE_PP_ for $0\state[31:0] [22] -> \state [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33169 to $_DFFE_PP_ for $0\state[31:0] [23] -> \state [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33170 to $_DFFE_PP_ for $0\state[31:0] [24] -> \state [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33171 to $_DFFE_PP_ for $0\state[31:0] [25] -> \state [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33172 to $_DFFE_PP_ for $0\state[31:0] [26] -> \state [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33173 to $_DFFE_PP_ for $0\state[31:0] [27] -> \state [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33174 to $_DFFE_PP_ for $0\state[31:0] [28] -> \state [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33175 to $_DFFE_PP_ for $0\state[31:0] [29] -> \state [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33176 to $_DFFE_PP_ for $0\state[31:0] [30] -> \state [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33177 to $_DFFE_PP_ for $0\state[31:0] [31] -> \state [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33178 to $_DFFE_PP_ for $0\memread_buf[0:0] -> \memread_buf.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33179 to $_DFFE_PP_ for $0\memwrite_buf[0:0] -> \memwrite_buf.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33180 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [0] -> \write_data_buffer [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33181 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [1] -> \write_data_buffer [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33182 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [2] -> \write_data_buffer [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33183 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [3] -> \write_data_buffer [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33184 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [4] -> \write_data_buffer [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33185 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [5] -> \write_data_buffer [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33186 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [6] -> \write_data_buffer [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33187 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [7] -> \write_data_buffer [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33188 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [8] -> \write_data_buffer [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33189 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [9] -> \write_data_buffer [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33190 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [10] -> \write_data_buffer [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33191 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [11] -> \write_data_buffer [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33192 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [12] -> \write_data_buffer [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33193 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [13] -> \write_data_buffer [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33194 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [14] -> \write_data_buffer [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33195 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [15] -> \write_data_buffer [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33196 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [16] -> \write_data_buffer [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33197 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [17] -> \write_data_buffer [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33198 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [18] -> \write_data_buffer [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33199 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [19] -> \write_data_buffer [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33200 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [20] -> \write_data_buffer [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33201 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [21] -> \write_data_buffer [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33202 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [22] -> \write_data_buffer [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33203 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [23] -> \write_data_buffer [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33204 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [24] -> \write_data_buffer [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33205 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [25] -> \write_data_buffer [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33206 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [26] -> \write_data_buffer [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33207 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [27] -> \write_data_buffer [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33208 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [28] -> \write_data_buffer [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33209 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [29] -> \write_data_buffer [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33210 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [30] -> \write_data_buffer [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33211 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [31] -> \write_data_buffer [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33212 to $_DFFE_PP_ for $0\addr_buf[31:0] [0] -> \addr_buf [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33213 to $_DFFE_PP_ for $0\addr_buf[31:0] [1] -> \addr_buf [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33214 to $_DFFE_PP_ for $0\addr_buf[31:0] [2] -> \addr_buf [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33215 to $_DFFE_PP_ for $0\addr_buf[31:0] [3] -> \addr_buf [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33216 to $_DFFE_PP_ for $0\addr_buf[31:0] [4] -> \addr_buf [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33217 to $_DFFE_PP_ for $0\addr_buf[31:0] [5] -> \addr_buf [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33218 to $_DFFE_PP_ for $0\addr_buf[31:0] [6] -> \addr_buf [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33219 to $_DFFE_PP_ for $0\addr_buf[31:0] [7] -> \addr_buf [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33220 to $_DFFE_PP_ for $0\addr_buf[31:0] [8] -> \addr_buf [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33221 to $_DFFE_PP_ for $0\addr_buf[31:0] [9] -> \addr_buf [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33222 to $_DFFE_PP_ for $0\addr_buf[31:0] [10] -> \addr_buf [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33223 to $_DFFE_PP_ for $0\addr_buf[31:0] [11] -> \addr_buf [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33245 to $_DFFE_PP_ for $0\sign_mask_buf[3:0] [1] -> \sign_mask_buf [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33246 to $_DFFE_PP_ for $0\sign_mask_buf[3:0] [2] -> \sign_mask_buf [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33247 to $_DFFE_PP_ for $0\sign_mask_buf[3:0] [3] -> \sign_mask_buf [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33248 to $_DFFE_PP_ for $0\led_reg[31:0] [0] -> \led_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33249 to $_DFFE_PP_ for $0\led_reg[31:0] [1] -> \led_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33250 to $_DFFE_PP_ for $0\led_reg[31:0] [2] -> \led_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33251 to $_DFFE_PP_ for $0\led_reg[31:0] [3] -> \led_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33252 to $_DFFE_PP_ for $0\led_reg[31:0] [4] -> \led_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33253 to $_DFFE_PP_ for $0\led_reg[31:0] [5] -> \led_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33254 to $_DFFE_PP_ for $0\led_reg[31:0] [6] -> \led_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33255 to $_DFFE_PP_ for $0\led_reg[31:0] [7] -> \led_reg [7].
Transforming FF to FF+Enable cells in module ex_mem:
Transforming FF to FF+Enable cells in module id_ex:
Transforming FF to FF+Enable cells in module if_id:
Transforming FF to FF+Enable cells in module imm_gen:
Transforming FF to FF+Enable cells in module instruction_memory:
Transforming FF to FF+Enable cells in module mem_wb:
Transforming FF to FF+Enable cells in module mux2to1:
Transforming FF to FF+Enable cells in module program_counter:
Transforming FF to FF+Enable cells in module regfile:
Transforming FF to FF+Enable cells in module sign_mask_gen:
Transforming FF to FF+Enable cells in module top:

19.32. Executing TECHMAP pass (map to technology primitives).

19.32.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

19.32.2. Continuing TECHMAP pass.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_DFF_N_ for cells of type $_DFF_N_.
No more expansions possible.
<suppressed ~719 debug messages>

19.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
<suppressed ~4 debug messages>
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
<suppressed ~244 debug messages>
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

19.34. Executing SIMPLEMAP pass (map simple cells to gate primitives).

19.35. Executing ICE40_FFINIT pass (implement FF init values).
Handling FF init values in ALUControl.
Handling FF init values in ForwardingUnit.
Handling FF init values in adder.
Handling FF init values in alu.
Handling FF init values in branch_decision.
Handling FF init values in branch_predictor.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27167 (SB_DFFE): \s [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27168 (SB_DFFN): \branch_mem_sig_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27166 (SB_DFFE): \s [0] = 0
Handling FF init values in control.
Handling FF init values in cpu.
Handling FF init values in csr_file.
Handling FF init values in data_mem.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$33147 (SB_DFFE): \state [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$33145 (SB_DFFE): \clk_stall = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$33148 (SB_DFFE): \state [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$33149 (SB_DFFE): \state [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$33150 (SB_DFFE): \state [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$33151 (SB_DFFE): \state [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$33152 (SB_DFFE): \state [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$33153 (SB_DFFE): \state [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$33154 (SB_DFFE): \state [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$33155 (SB_DFFE): \state [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$33156 (SB_DFFE): \state [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$33157 (SB_DFFE): \state [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$33158 (SB_DFFE): \state [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$33159 (SB_DFFE): \state [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$33160 (SB_DFFE): \state [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$33161 (SB_DFFE): \state [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$33162 (SB_DFFE): \state [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$33163 (SB_DFFE): \state [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$33164 (SB_DFFE): \state [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$33165 (SB_DFFE): \state [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$33166 (SB_DFFE): \state [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$33167 (SB_DFFE): \state [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$33168 (SB_DFFE): \state [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$33169 (SB_DFFE): \state [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$33170 (SB_DFFE): \state [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$33171 (SB_DFFE): \state [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$33172 (SB_DFFE): \state [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$33173 (SB_DFFE): \state [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$33174 (SB_DFFE): \state [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$33175 (SB_DFFE): \state [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$33176 (SB_DFFE): \state [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$33177 (SB_DFFE): \state [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$33146 (SB_DFFE): \state [0] = 0
Handling FF init values in ex_mem.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26663 (SB_DFF): \data_out [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26679 (SB_DFF): \data_out [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26672 (SB_DFF): \data_out [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26669 (SB_DFF): \data_out [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26668 (SB_DFF): \data_out [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26670 (SB_DFF): \data_out [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26673 (SB_DFF): \data_out [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26671 (SB_DFF): \data_out [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26674 (SB_DFF): \data_out [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26680 (SB_DFF): \data_out [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26676 (SB_DFF): \data_out [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26675 (SB_DFF): \data_out [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26677 (SB_DFF): \data_out [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26681 (SB_DFF): \data_out [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26678 (SB_DFF): \data_out [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26682 (SB_DFF): \data_out [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26695 (SB_DFF): \data_out [32] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26687 (SB_DFF): \data_out [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26684 (SB_DFF): \data_out [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26683 (SB_DFF): \data_out [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26685 (SB_DFF): \data_out [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26688 (SB_DFF): \data_out [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26686 (SB_DFF): \data_out [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26689 (SB_DFF): \data_out [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26696 (SB_DFF): \data_out [33] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26691 (SB_DFF): \data_out [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26690 (SB_DFF): \data_out [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26692 (SB_DFF): \data_out [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26697 (SB_DFF): \data_out [34] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26693 (SB_DFF): \data_out [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26698 (SB_DFF): \data_out [35] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26726 (SB_DFF): \data_out [63] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26710 (SB_DFF): \data_out [47] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26703 (SB_DFF): \data_out [40] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26700 (SB_DFF): \data_out [37] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26699 (SB_DFF): \data_out [36] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26701 (SB_DFF): \data_out [38] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26704 (SB_DFF): \data_out [41] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26702 (SB_DFF): \data_out [39] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26705 (SB_DFF): \data_out [42] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26711 (SB_DFF): \data_out [48] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26707 (SB_DFF): \data_out [44] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26706 (SB_DFF): \data_out [43] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26708 (SB_DFF): \data_out [45] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26712 (SB_DFF): \data_out [49] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26709 (SB_DFF): \data_out [46] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26713 (SB_DFF): \data_out [50] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26727 (SB_DFF): \data_out [64] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26718 (SB_DFF): \data_out [55] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26715 (SB_DFF): \data_out [52] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26714 (SB_DFF): \data_out [51] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26716 (SB_DFF): \data_out [53] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26719 (SB_DFF): \data_out [56] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26717 (SB_DFF): \data_out [54] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26720 (SB_DFF): \data_out [57] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26728 (SB_DFF): \data_out [65] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26722 (SB_DFF): \data_out [59] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26721 (SB_DFF): \data_out [58] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26723 (SB_DFF): \data_out [60] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26729 (SB_DFF): \data_out [66] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26724 (SB_DFF): \data_out [61] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26730 (SB_DFF): \data_out [67] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26789 (SB_DFF): \data_out [126] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26757 (SB_DFF): \data_out [94] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26742 (SB_DFF): \data_out [79] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26735 (SB_DFF): \data_out [72] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26732 (SB_DFF): \data_out [69] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26731 (SB_DFF): \data_out [68] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26733 (SB_DFF): \data_out [70] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26736 (SB_DFF): \data_out [73] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26734 (SB_DFF): \data_out [71] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26737 (SB_DFF): \data_out [74] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26743 (SB_DFF): \data_out [80] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26739 (SB_DFF): \data_out [76] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26738 (SB_DFF): \data_out [75] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26740 (SB_DFF): \data_out [77] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26744 (SB_DFF): \data_out [81] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26741 (SB_DFF): \data_out [78] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26745 (SB_DFF): \data_out [82] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26758 (SB_DFF): \data_out [95] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26750 (SB_DFF): \data_out [87] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26747 (SB_DFF): \data_out [84] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26746 (SB_DFF): \data_out [83] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26748 (SB_DFF): \data_out [85] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26751 (SB_DFF): \data_out [88] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26749 (SB_DFF): \data_out [86] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26752 (SB_DFF): \data_out [89] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26759 (SB_DFF): \data_out [96] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26754 (SB_DFF): \data_out [91] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26753 (SB_DFF): \data_out [90] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26755 (SB_DFF): \data_out [92] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26760 (SB_DFF): \data_out [97] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26756 (SB_DFF): \data_out [93] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26761 (SB_DFF): \data_out [98] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26790 (SB_DFF): \data_out [127] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26773 (SB_DFF): \data_out [110] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26766 (SB_DFF): \data_out [103] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26763 (SB_DFF): \data_out [100] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26762 (SB_DFF): \data_out [99] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26764 (SB_DFF): \data_out [101] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26767 (SB_DFF): \data_out [104] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26765 (SB_DFF): \data_out [102] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26768 (SB_DFF): \data_out [105] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26774 (SB_DFF): \data_out [111] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26770 (SB_DFF): \data_out [107] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26769 (SB_DFF): \data_out [106] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26771 (SB_DFF): \data_out [108] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26775 (SB_DFF): \data_out [112] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26772 (SB_DFF): \data_out [109] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26776 (SB_DFF): \data_out [113] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26791 (SB_DFF): \data_out [128] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26781 (SB_DFF): \data_out [118] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26778 (SB_DFF): \data_out [115] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26777 (SB_DFF): \data_out [114] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26779 (SB_DFF): \data_out [116] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26782 (SB_DFF): \data_out [119] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26780 (SB_DFF): \data_out [117] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26783 (SB_DFF): \data_out [120] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26792 (SB_DFF): \data_out [129] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26785 (SB_DFF): \data_out [122] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26784 (SB_DFF): \data_out [121] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26786 (SB_DFF): \data_out [123] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26793 (SB_DFF): \data_out [130] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26787 (SB_DFF): \data_out [124] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26794 (SB_DFF): \data_out [131] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26667 (SB_DFF): \data_out [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26788 (SB_DFF): \data_out [125] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26725 (SB_DFF): \data_out [62] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26806 (SB_DFF): \data_out [143] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26799 (SB_DFF): \data_out [136] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26796 (SB_DFF): \data_out [133] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26795 (SB_DFF): \data_out [132] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26797 (SB_DFF): \data_out [134] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26800 (SB_DFF): \data_out [137] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26798 (SB_DFF): \data_out [135] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26801 (SB_DFF): \data_out [138] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26807 (SB_DFF): \data_out [144] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26803 (SB_DFF): \data_out [140] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26802 (SB_DFF): \data_out [139] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26804 (SB_DFF): \data_out [141] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26808 (SB_DFF): \data_out [145] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26805 (SB_DFF): \data_out [142] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26809 (SB_DFF): \data_out [146] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26694 (SB_DFF): \data_out [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26814 (SB_DFF): \data_out [151] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26811 (SB_DFF): \data_out [148] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26810 (SB_DFF): \data_out [147] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26812 (SB_DFF): \data_out [149] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26815 (SB_DFF): \data_out [152] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26813 (SB_DFF): \data_out [150] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26816 (SB_DFF): \data_out [153] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26664 (SB_DFF): \data_out [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26665 (SB_DFF): \data_out [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26817 (SB_DFF): \data_out [154] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26666 (SB_DFF): \data_out [3] = 0
Handling FF init values in id_ex.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23587 (SB_DFF): \data_out [177] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23455 (SB_DFF): \data_out [45] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23411 (SB_DFF): \data_out [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23412 (SB_DFF): \data_out [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23413 (SB_DFF): \data_out [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23414 (SB_DFF): \data_out [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23415 (SB_DFF): \data_out [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23416 (SB_DFF): \data_out [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23417 (SB_DFF): \data_out [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23418 (SB_DFF): \data_out [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23419 (SB_DFF): \data_out [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23420 (SB_DFF): \data_out [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23421 (SB_DFF): \data_out [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23422 (SB_DFF): \data_out [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23423 (SB_DFF): \data_out [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23424 (SB_DFF): \data_out [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23425 (SB_DFF): \data_out [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23426 (SB_DFF): \data_out [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23427 (SB_DFF): \data_out [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23428 (SB_DFF): \data_out [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23429 (SB_DFF): \data_out [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23430 (SB_DFF): \data_out [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23431 (SB_DFF): \data_out [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23432 (SB_DFF): \data_out [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23433 (SB_DFF): \data_out [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23434 (SB_DFF): \data_out [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23435 (SB_DFF): \data_out [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23436 (SB_DFF): \data_out [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23437 (SB_DFF): \data_out [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23438 (SB_DFF): \data_out [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23439 (SB_DFF): \data_out [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23440 (SB_DFF): \data_out [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23441 (SB_DFF): \data_out [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23442 (SB_DFF): \data_out [32] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23443 (SB_DFF): \data_out [33] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23444 (SB_DFF): \data_out [34] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23445 (SB_DFF): \data_out [35] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23410 (SB_DFF): \data_out [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23447 (SB_DFF): \data_out [37] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23448 (SB_DFF): \data_out [38] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23449 (SB_DFF): \data_out [39] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23450 (SB_DFF): \data_out [40] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23451 (SB_DFF): \data_out [41] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23452 (SB_DFF): \data_out [42] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23453 (SB_DFF): \data_out [43] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23454 (SB_DFF): \data_out [44] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23446 (SB_DFF): \data_out [36] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23456 (SB_DFF): \data_out [46] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23457 (SB_DFF): \data_out [47] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23458 (SB_DFF): \data_out [48] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23459 (SB_DFF): \data_out [49] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23460 (SB_DFF): \data_out [50] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23461 (SB_DFF): \data_out [51] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23462 (SB_DFF): \data_out [52] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23463 (SB_DFF): \data_out [53] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23464 (SB_DFF): \data_out [54] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23465 (SB_DFF): \data_out [55] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23466 (SB_DFF): \data_out [56] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23467 (SB_DFF): \data_out [57] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23468 (SB_DFF): \data_out [58] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23469 (SB_DFF): \data_out [59] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23470 (SB_DFF): \data_out [60] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23471 (SB_DFF): \data_out [61] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23472 (SB_DFF): \data_out [62] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23473 (SB_DFF): \data_out [63] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23474 (SB_DFF): \data_out [64] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23475 (SB_DFF): \data_out [65] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23476 (SB_DFF): \data_out [66] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23477 (SB_DFF): \data_out [67] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23478 (SB_DFF): \data_out [68] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23479 (SB_DFF): \data_out [69] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23480 (SB_DFF): \data_out [70] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23481 (SB_DFF): \data_out [71] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23482 (SB_DFF): \data_out [72] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23483 (SB_DFF): \data_out [73] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23484 (SB_DFF): \data_out [74] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23485 (SB_DFF): \data_out [75] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23486 (SB_DFF): \data_out [76] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23487 (SB_DFF): \data_out [77] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23488 (SB_DFF): \data_out [78] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23489 (SB_DFF): \data_out [79] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23490 (SB_DFF): \data_out [80] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23491 (SB_DFF): \data_out [81] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23492 (SB_DFF): \data_out [82] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23493 (SB_DFF): \data_out [83] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23494 (SB_DFF): \data_out [84] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23495 (SB_DFF): \data_out [85] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23496 (SB_DFF): \data_out [86] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23497 (SB_DFF): \data_out [87] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23498 (SB_DFF): \data_out [88] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23499 (SB_DFF): \data_out [89] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23500 (SB_DFF): \data_out [90] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23501 (SB_DFF): \data_out [91] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23502 (SB_DFF): \data_out [92] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23503 (SB_DFF): \data_out [93] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23504 (SB_DFF): \data_out [94] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23505 (SB_DFF): \data_out [95] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23506 (SB_DFF): \data_out [96] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23507 (SB_DFF): \data_out [97] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23508 (SB_DFF): \data_out [98] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23509 (SB_DFF): \data_out [99] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23510 (SB_DFF): \data_out [100] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23511 (SB_DFF): \data_out [101] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23512 (SB_DFF): \data_out [102] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23513 (SB_DFF): \data_out [103] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23514 (SB_DFF): \data_out [104] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23515 (SB_DFF): \data_out [105] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23516 (SB_DFF): \data_out [106] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23517 (SB_DFF): \data_out [107] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23518 (SB_DFF): \data_out [108] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23519 (SB_DFF): \data_out [109] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23520 (SB_DFF): \data_out [110] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23521 (SB_DFF): \data_out [111] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23522 (SB_DFF): \data_out [112] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23523 (SB_DFF): \data_out [113] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23524 (SB_DFF): \data_out [114] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23525 (SB_DFF): \data_out [115] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23526 (SB_DFF): \data_out [116] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23527 (SB_DFF): \data_out [117] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23528 (SB_DFF): \data_out [118] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23529 (SB_DFF): \data_out [119] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23530 (SB_DFF): \data_out [120] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23531 (SB_DFF): \data_out [121] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23532 (SB_DFF): \data_out [122] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23533 (SB_DFF): \data_out [123] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23534 (SB_DFF): \data_out [124] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23535 (SB_DFF): \data_out [125] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23536 (SB_DFF): \data_out [126] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23537 (SB_DFF): \data_out [127] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23538 (SB_DFF): \data_out [128] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23539 (SB_DFF): \data_out [129] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23540 (SB_DFF): \data_out [130] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23541 (SB_DFF): \data_out [131] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23542 (SB_DFF): \data_out [132] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23543 (SB_DFF): \data_out [133] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23544 (SB_DFF): \data_out [134] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23545 (SB_DFF): \data_out [135] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23546 (SB_DFF): \data_out [136] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23547 (SB_DFF): \data_out [137] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23548 (SB_DFF): \data_out [138] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23549 (SB_DFF): \data_out [139] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23550 (SB_DFF): \data_out [140] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23551 (SB_DFF): \data_out [141] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23552 (SB_DFF): \data_out [142] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23553 (SB_DFF): \data_out [143] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23554 (SB_DFF): \data_out [144] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23555 (SB_DFF): \data_out [145] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23556 (SB_DFF): \data_out [146] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23557 (SB_DFF): \data_out [147] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23558 (SB_DFF): \data_out [148] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23559 (SB_DFF): \data_out [149] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23560 (SB_DFF): \data_out [150] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23561 (SB_DFF): \data_out [151] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23562 (SB_DFF): \data_out [152] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23563 (SB_DFF): \data_out [153] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23564 (SB_DFF): \data_out [154] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23565 (SB_DFF): \data_out [155] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23566 (SB_DFF): \data_out [156] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23567 (SB_DFF): \data_out [157] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23568 (SB_DFF): \data_out [158] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23569 (SB_DFF): \data_out [159] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23570 (SB_DFF): \data_out [160] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23571 (SB_DFF): \data_out [161] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23572 (SB_DFF): \data_out [162] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23573 (SB_DFF): \data_out [163] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23574 (SB_DFF): \data_out [164] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23575 (SB_DFF): \data_out [165] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23576 (SB_DFF): \data_out [166] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23577 (SB_DFF): \data_out [167] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23578 (SB_DFF): \data_out [168] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23579 (SB_DFF): \data_out [169] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23580 (SB_DFF): \data_out [170] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23581 (SB_DFF): \data_out [171] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23582 (SB_DFF): \data_out [172] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23583 (SB_DFF): \data_out [173] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23584 (SB_DFF): \data_out [174] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23585 (SB_DFF): \data_out [175] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23586 (SB_DFF): \data_out [176] = 0
Handling FF init values in if_id.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21895 (SB_DFF): \data_out [63] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21883 (SB_DFF): \data_out [51] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21833 (SB_DFF): \data_out [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21834 (SB_DFF): \data_out [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21835 (SB_DFF): \data_out [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21836 (SB_DFF): \data_out [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21832 (SB_DFF): \data_out [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21838 (SB_DFF): \data_out [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21837 (SB_DFF): \data_out [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21840 (SB_DFF): \data_out [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21841 (SB_DFF): \data_out [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21842 (SB_DFF): \data_out [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21843 (SB_DFF): \data_out [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21844 (SB_DFF): \data_out [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21845 (SB_DFF): \data_out [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21846 (SB_DFF): \data_out [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21847 (SB_DFF): \data_out [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21848 (SB_DFF): \data_out [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21849 (SB_DFF): \data_out [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21850 (SB_DFF): \data_out [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21851 (SB_DFF): \data_out [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21852 (SB_DFF): \data_out [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21853 (SB_DFF): \data_out [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21854 (SB_DFF): \data_out [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21855 (SB_DFF): \data_out [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21856 (SB_DFF): \data_out [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21857 (SB_DFF): \data_out [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21858 (SB_DFF): \data_out [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21839 (SB_DFF): \data_out [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21860 (SB_DFF): \data_out [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21859 (SB_DFF): \data_out [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21862 (SB_DFF): \data_out [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21863 (SB_DFF): \data_out [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21864 (SB_DFF): \data_out [32] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21865 (SB_DFF): \data_out [33] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21866 (SB_DFF): \data_out [34] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21867 (SB_DFF): \data_out [35] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21868 (SB_DFF): \data_out [36] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21869 (SB_DFF): \data_out [37] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21870 (SB_DFF): \data_out [38] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21871 (SB_DFF): \data_out [39] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21872 (SB_DFF): \data_out [40] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21873 (SB_DFF): \data_out [41] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21874 (SB_DFF): \data_out [42] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21875 (SB_DFF): \data_out [43] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21876 (SB_DFF): \data_out [44] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21877 (SB_DFF): \data_out [45] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21878 (SB_DFF): \data_out [46] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21879 (SB_DFF): \data_out [47] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21880 (SB_DFF): \data_out [48] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21861 (SB_DFF): \data_out [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21882 (SB_DFF): \data_out [50] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21881 (SB_DFF): \data_out [49] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21884 (SB_DFF): \data_out [52] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21885 (SB_DFF): \data_out [53] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21886 (SB_DFF): \data_out [54] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21887 (SB_DFF): \data_out [55] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21888 (SB_DFF): \data_out [56] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21889 (SB_DFF): \data_out [57] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21890 (SB_DFF): \data_out [58] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21891 (SB_DFF): \data_out [59] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21892 (SB_DFF): \data_out [60] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21893 (SB_DFF): \data_out [61] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21894 (SB_DFF): \data_out [62] = 0
Handling FF init values in imm_gen.
Handling FF init values in instruction_memory.
Handling FF init values in mem_wb.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26826 (SB_DFF): \data_out [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26831 (SB_DFF): \data_out [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26827 (SB_DFF): \data_out [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26832 (SB_DFF): \data_out [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26860 (SB_DFF): \data_out [36] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26844 (SB_DFF): \data_out [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26837 (SB_DFF): \data_out [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26834 (SB_DFF): \data_out [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26833 (SB_DFF): \data_out [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26835 (SB_DFF): \data_out [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26838 (SB_DFF): \data_out [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26836 (SB_DFF): \data_out [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26839 (SB_DFF): \data_out [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26845 (SB_DFF): \data_out [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26841 (SB_DFF): \data_out [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26840 (SB_DFF): \data_out [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26842 (SB_DFF): \data_out [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26846 (SB_DFF): \data_out [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26843 (SB_DFF): \data_out [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26847 (SB_DFF): \data_out [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26861 (SB_DFF): \data_out [37] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26852 (SB_DFF): \data_out [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26849 (SB_DFF): \data_out [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26848 (SB_DFF): \data_out [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26850 (SB_DFF): \data_out [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26853 (SB_DFF): \data_out [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26851 (SB_DFF): \data_out [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26854 (SB_DFF): \data_out [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26862 (SB_DFF): \data_out [38] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26856 (SB_DFF): \data_out [32] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26855 (SB_DFF): \data_out [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26857 (SB_DFF): \data_out [33] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26863 (SB_DFF): \data_out [39] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26858 (SB_DFF): \data_out [34] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26864 (SB_DFF): \data_out [40] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26926 (SB_DFF): \data_out [102] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26891 (SB_DFF): \data_out [67] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26876 (SB_DFF): \data_out [52] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26869 (SB_DFF): \data_out [45] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26866 (SB_DFF): \data_out [42] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26865 (SB_DFF): \data_out [41] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26867 (SB_DFF): \data_out [43] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26870 (SB_DFF): \data_out [46] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26868 (SB_DFF): \data_out [44] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26871 (SB_DFF): \data_out [47] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26877 (SB_DFF): \data_out [53] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26873 (SB_DFF): \data_out [49] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26872 (SB_DFF): \data_out [48] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26874 (SB_DFF): \data_out [50] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26878 (SB_DFF): \data_out [54] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26875 (SB_DFF): \data_out [51] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26879 (SB_DFF): \data_out [55] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26892 (SB_DFF): \data_out [68] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26884 (SB_DFF): \data_out [60] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26881 (SB_DFF): \data_out [57] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26880 (SB_DFF): \data_out [56] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26882 (SB_DFF): \data_out [58] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26885 (SB_DFF): \data_out [61] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26883 (SB_DFF): \data_out [59] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26886 (SB_DFF): \data_out [62] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26893 (SB_DFF): \data_out [69] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26888 (SB_DFF): \data_out [64] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26887 (SB_DFF): \data_out [63] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26889 (SB_DFF): \data_out [65] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26894 (SB_DFF): \data_out [70] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26890 (SB_DFF): \data_out [66] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26895 (SB_DFF): \data_out [71] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26927 (SB_DFF): \data_out [103] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26907 (SB_DFF): \data_out [83] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26900 (SB_DFF): \data_out [76] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26897 (SB_DFF): \data_out [73] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26896 (SB_DFF): \data_out [72] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26898 (SB_DFF): \data_out [74] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26901 (SB_DFF): \data_out [77] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26899 (SB_DFF): \data_out [75] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26902 (SB_DFF): \data_out [78] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26908 (SB_DFF): \data_out [84] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26904 (SB_DFF): \data_out [80] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26903 (SB_DFF): \data_out [79] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26905 (SB_DFF): \data_out [81] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26909 (SB_DFF): \data_out [85] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26906 (SB_DFF): \data_out [82] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26910 (SB_DFF): \data_out [86] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26928 (SB_DFF): \data_out [104] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26915 (SB_DFF): \data_out [91] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26912 (SB_DFF): \data_out [88] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26911 (SB_DFF): \data_out [87] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26913 (SB_DFF): \data_out [89] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26916 (SB_DFF): \data_out [92] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26914 (SB_DFF): \data_out [90] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26917 (SB_DFF): \data_out [93] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26929 (SB_DFF): \data_out [105] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26919 (SB_DFF): \data_out [95] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26918 (SB_DFF): \data_out [94] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26920 (SB_DFF): \data_out [96] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26930 (SB_DFF): \data_out [106] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26921 (SB_DFF): \data_out [97] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26931 (SB_DFF): \data_out [107] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26824 (SB_DFF): \data_out [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26922 (SB_DFF): \data_out [98] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26923 (SB_DFF): \data_out [99] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26924 (SB_DFF): \data_out [100] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26925 (SB_DFF): \data_out [101] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26859 (SB_DFF): \data_out [35] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26828 (SB_DFF): \data_out [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26936 (SB_DFF): \data_out [112] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26933 (SB_DFF): \data_out [109] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26932 (SB_DFF): \data_out [108] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26934 (SB_DFF): \data_out [110] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26937 (SB_DFF): \data_out [113] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26935 (SB_DFF): \data_out [111] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26938 (SB_DFF): \data_out [114] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26829 (SB_DFF): \data_out [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26940 (SB_DFF): \data_out [116] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26939 (SB_DFF): \data_out [115] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26825 (SB_DFF): \data_out [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26830 (SB_DFF): \data_out [6] = 0
Handling FF init values in mux2to1.
Handling FF init values in program_counter.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21831 (SB_DFF): \outAddr [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21816 (SB_DFF): \outAddr [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21801 (SB_DFF): \outAddr [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21802 (SB_DFF): \outAddr [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21803 (SB_DFF): \outAddr [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21804 (SB_DFF): \outAddr [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21805 (SB_DFF): \outAddr [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21806 (SB_DFF): \outAddr [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21807 (SB_DFF): \outAddr [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21808 (SB_DFF): \outAddr [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21809 (SB_DFF): \outAddr [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21810 (SB_DFF): \outAddr [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21811 (SB_DFF): \outAddr [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21812 (SB_DFF): \outAddr [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21813 (SB_DFF): \outAddr [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21800 (SB_DFF): \outAddr [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21815 (SB_DFF): \outAddr [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21814 (SB_DFF): \outAddr [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21817 (SB_DFF): \outAddr [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21818 (SB_DFF): \outAddr [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21819 (SB_DFF): \outAddr [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21820 (SB_DFF): \outAddr [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21821 (SB_DFF): \outAddr [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21822 (SB_DFF): \outAddr [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21823 (SB_DFF): \outAddr [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21824 (SB_DFF): \outAddr [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21825 (SB_DFF): \outAddr [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21826 (SB_DFF): \outAddr [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21827 (SB_DFF): \outAddr [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21828 (SB_DFF): \outAddr [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21829 (SB_DFF): \outAddr [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21830 (SB_DFF): \outAddr [30] = 0
Handling FF init values in regfile.
Handling FF init values in sign_mask_gen.
Handling FF init values in top.

19.36. Executing ICE40_FFSSR pass (merge synchronous set/reset into FF cells).
Merging set/reset $_MUX_ cells into SB_FFs in ALUControl.
Merging set/reset $_MUX_ cells into SB_FFs in ForwardingUnit.
Merging set/reset $_MUX_ cells into SB_FFs in adder.
Merging set/reset $_MUX_ cells into SB_FFs in alu.
Merging set/reset $_MUX_ cells into SB_FFs in branch_decision.
Merging set/reset $_MUX_ cells into SB_FFs in branch_predictor.
Merging set/reset $_MUX_ cells into SB_FFs in control.
Merging set/reset $_MUX_ cells into SB_FFs in cpu.
Merging set/reset $_MUX_ cells into SB_FFs in csr_file.
Merging set/reset $_MUX_ cells into SB_FFs in data_mem.
Merging set/reset $_MUX_ cells into SB_FFs in ex_mem.
Merging set/reset $_MUX_ cells into SB_FFs in id_ex.
Merging set/reset $_MUX_ cells into SB_FFs in if_id.
Merging set/reset $_MUX_ cells into SB_FFs in imm_gen.
Merging set/reset $_MUX_ cells into SB_FFs in instruction_memory.
Merging set/reset $_MUX_ cells into SB_FFs in mem_wb.
Merging set/reset $_MUX_ cells into SB_FFs in mux2to1.
Merging set/reset $_MUX_ cells into SB_FFs in program_counter.
Merging set/reset $_MUX_ cells into SB_FFs in regfile.
Merging set/reset $_MUX_ cells into SB_FFs in sign_mask_gen.
Merging set/reset $_MUX_ cells into SB_FFs in top.

19.37. Executing ICE40_OPT pass (performing simple optimizations).

19.37.1. Running ICE40 specific optimizations.

19.37.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
<suppressed ~11 debug messages>
Optimizing module ForwardingUnit.
<suppressed ~2 debug messages>
Optimizing module adder.
Optimizing module alu.
<suppressed ~33 debug messages>
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
<suppressed ~8 debug messages>
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
<suppressed ~106 debug messages>
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
<suppressed ~4 debug messages>
Optimizing module top.
<suppressed ~1 debug messages>

19.37.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
<suppressed ~243 debug messages>
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 81 cells.

19.37.4. Executing OPT_RMDFF pass (remove dff with constant values).

19.37.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 2622 unused wires.
<suppressed ~9 debug messages>

19.37.6. Rerunning OPT passes. (Removed registers in this run.)

19.37.7. Running ICE40 specific optimizations.

19.37.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

19.37.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

19.37.10. Executing OPT_RMDFF pass (remove dff with constant values).

19.37.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..

19.37.12. Finished OPT passes. (There is nothing left to do.)

19.38. Executing TECHMAP pass (map to technology primitives).

19.38.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

19.38.2. Continuing TECHMAP pass.

19.38.3. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping \$_DLATCH_P_.$ternary$/usr/local/bin/../share/yosys/ice40/latches_map.v:10$35376 ($mux).

19.38.4. Executing OPT pass (performing simple optimizations).

19.38.4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module \$_DLATCH_P_.

19.38.4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\$_DLATCH_P_'.
Removed a total of 0 cells.

19.38.4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \$_DLATCH_P_..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

19.38.4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \$_DLATCH_P_.
Performed a total of 0 changes.

19.38.4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\$_DLATCH_P_'.
Removed a total of 0 cells.

19.38.4.6. Executing OPT_RMDFF pass (remove dff with constant values).

19.38.4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \$_DLATCH_P_..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

19.38.4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module \$_DLATCH_P_.

19.38.4.9. Rerunning OPT passes. (Maybe there is more to do..)

19.38.4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \$_DLATCH_P_..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

19.38.4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \$_DLATCH_P_.
Performed a total of 0 changes.

19.38.4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\$_DLATCH_P_'.
Removed a total of 0 cells.

19.38.4.13. Executing OPT_RMDFF pass (remove dff with constant values).

19.38.4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \$_DLATCH_P_..

19.38.4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module \$_DLATCH_P_.

19.38.4.16. Finished OPT passes. (There is nothing left to do.)
Using template \$_DLATCH_P_ for cells of type $_DLATCH_P_.
No more expansions possible.
<suppressed ~65 debug messages>

19.39. Executing ABC pass (technology mapping using ABC).

19.39.1. Extracting gate netlist of module `\ALUControl' to `<abc-temp-dir>/input.blif'..
Extracted 167 gates and 179 wires to a netlist network with 11 inputs and 7 outputs.

19.39.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =      19.
ABC: Participating nodes from both networks       =      53.
ABC: Participating nodes from the first network   =      18. (  54.55 % of nodes)
ABC: Participating nodes from the second network  =      35. ( 106.06 % of nodes)
ABC: Node pairs (any polarity)                    =      18. (  54.55 % of names can be moved)
ABC: Node pairs (same polarity)                   =      13. (  39.39 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

19.39.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       32
ABC RESULTS:        internal signals:      161
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:        7
Removing temp directory.

19.39.2. Extracting gate netlist of module `\ForwardingUnit' to `<abc-temp-dir>/input.blif'..
Extracted 143 gates and 203 wires to a netlist network with 60 inputs and 4 outputs.

19.39.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =      15.
ABC: Participating nodes from both networks       =      28.
ABC: Participating nodes from the first network   =      14. (  22.95 % of nodes)
ABC: Participating nodes from the second network  =      14. (  22.95 % of nodes)
ABC: Node pairs (any polarity)                    =      14. (  22.95 % of names can be moved)
ABC: Node pairs (same polarity)                   =       6. (   9.84 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

19.39.2.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       60
ABC RESULTS:        internal signals:      139
ABC RESULTS:           input signals:       60
ABC RESULTS:          output signals:        4
Removing temp directory.

19.39.3. Extracting gate netlist of module `\adder' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

19.39.4. Extracting gate netlist of module `\alu' to `<abc-temp-dir>/input.blif'..
Breaking loop using new signal $abcloop$35474: \adder_input_a [0] -> \adder_input_a [0]
Breaking loop using new signal $abcloop$35475: \adder_input_a [1] -> \adder_input_a [1]
Breaking loop using new signal $abcloop$35476: \adder_input_a [2] -> \adder_input_a [2]
Breaking loop using new signal $abcloop$35477: \adder_input_a [3] -> \adder_input_a [3]
Breaking loop using new signal $abcloop$35478: \adder_input_a [4] -> \adder_input_a [4]
Breaking loop using new signal $abcloop$35479: \adder_input_a [5] -> \adder_input_a [5]
Breaking loop using new signal $abcloop$35480: \adder_input_a [6] -> \adder_input_a [6]
Breaking loop using new signal $abcloop$35481: \adder_input_a [7] -> \adder_input_a [7]
Breaking loop using new signal $abcloop$35482: \adder_input_a [8] -> \adder_input_a [8]
Breaking loop using new signal $abcloop$35483: \adder_input_a [9] -> \adder_input_a [9]
Breaking loop using new signal $abcloop$35484: \adder_input_a [10] -> \adder_input_a [10]
Breaking loop using new signal $abcloop$35485: \adder_input_a [11] -> \adder_input_a [11]
Breaking loop using new signal $abcloop$35486: \adder_input_a [12] -> \adder_input_a [12]
Breaking loop using new signal $abcloop$35487: \adder_input_a [13] -> \adder_input_a [13]
Breaking loop using new signal $abcloop$35488: \adder_input_a [14] -> \adder_input_a [14]
Breaking loop using new signal $abcloop$35489: \adder_input_a [15] -> \adder_input_a [15]
Breaking loop using new signal $abcloop$35490: \adder_input_a [16] -> \adder_input_a [16]
Breaking loop using new signal $abcloop$35491: \adder_input_a [17] -> \adder_input_a [17]
Breaking loop using new signal $abcloop$35492: \adder_input_a [18] -> \adder_input_a [18]
Breaking loop using new signal $abcloop$35493: \adder_input_a [19] -> \adder_input_a [19]
Breaking loop using new signal $abcloop$35494: \adder_input_a [20] -> \adder_input_a [20]
Breaking loop using new signal $abcloop$35495: \adder_input_a [21] -> \adder_input_a [21]
Breaking loop using new signal $abcloop$35496: \adder_input_a [22] -> \adder_input_a [22]
Breaking loop using new signal $abcloop$35497: \adder_input_a [23] -> \adder_input_a [23]
Breaking loop using new signal $abcloop$35498: \adder_input_a [24] -> \adder_input_a [24]
Breaking loop using new signal $abcloop$35499: \adder_input_a [25] -> \adder_input_a [25]
Breaking loop using new signal $abcloop$35500: \adder_input_a [26] -> \adder_input_a [26]
Breaking loop using new signal $abcloop$35501: \adder_input_a [27] -> \adder_input_a [27]
Breaking loop using new signal $abcloop$35502: \adder_input_a [28] -> \adder_input_a [28]
Breaking loop using new signal $abcloop$35503: \adder_input_a [29] -> \adder_input_a [29]
Breaking loop using new signal $abcloop$35504: \adder_input_a [30] -> \adder_input_a [30]
Breaking loop using new signal $abcloop$35505: \adder_input_a [31] -> \adder_input_a [31]
Breaking loop using new signal $abcloop$35506: \adder_input_b [0] -> \adder_input_b [0]
Breaking loop using new signal $abcloop$35507: \adder_input_b [1] -> \adder_input_b [1]
Breaking loop using new signal $abcloop$35508: \adder_input_b [2] -> \adder_input_b [2]
Breaking loop using new signal $abcloop$35509: \adder_input_b [3] -> \adder_input_b [3]
Breaking loop using new signal $abcloop$35510: \adder_input_b [4] -> \adder_input_b [4]
Breaking loop using new signal $abcloop$35511: \adder_input_b [5] -> \adder_input_b [5]
Breaking loop using new signal $abcloop$35512: \adder_input_b [6] -> \adder_input_b [6]
Breaking loop using new signal $abcloop$35513: \adder_input_b [7] -> \adder_input_b [7]
Breaking loop using new signal $abcloop$35514: \adder_input_b [8] -> \adder_input_b [8]
Breaking loop using new signal $abcloop$35515: \adder_input_b [9] -> \adder_input_b [9]
Breaking loop using new signal $abcloop$35516: \adder_input_b [10] -> \adder_input_b [10]
Breaking loop using new signal $abcloop$35517: \adder_input_b [11] -> \adder_input_b [11]
Breaking loop using new signal $abcloop$35518: \adder_input_b [12] -> \adder_input_b [12]
Breaking loop using new signal $abcloop$35519: \adder_input_b [13] -> \adder_input_b [13]
Breaking loop using new signal $abcloop$35520: \adder_input_b [14] -> \adder_input_b [14]
Breaking loop using new signal $abcloop$35521: \adder_input_b [15] -> \adder_input_b [15]
Breaking loop using new signal $abcloop$35522: \adder_input_b [16] -> \adder_input_b [16]
Breaking loop using new signal $abcloop$35523: \adder_input_b [17] -> \adder_input_b [17]
Breaking loop using new signal $abcloop$35524: \adder_input_b [18] -> \adder_input_b [18]
Breaking loop using new signal $abcloop$35525: \adder_input_b [19] -> \adder_input_b [19]
Breaking loop using new signal $abcloop$35526: \adder_input_b [20] -> \adder_input_b [20]
Breaking loop using new signal $abcloop$35527: \adder_input_b [21] -> \adder_input_b [21]
Breaking loop using new signal $abcloop$35528: \adder_input_b [22] -> \adder_input_b [22]
Breaking loop using new signal $abcloop$35529: \adder_input_b [23] -> \adder_input_b [23]
Breaking loop using new signal $abcloop$35530: \adder_input_b [24] -> \adder_input_b [24]
Breaking loop using new signal $abcloop$35531: \adder_input_b [25] -> \adder_input_b [25]
Breaking loop using new signal $abcloop$35532: \adder_input_b [26] -> \adder_input_b [26]
Breaking loop using new signal $abcloop$35533: \adder_input_b [27] -> \adder_input_b [27]
Breaking loop using new signal $abcloop$35534: \adder_input_b [28] -> \adder_input_b [28]
Breaking loop using new signal $abcloop$35535: \adder_input_b [29] -> \adder_input_b [29]
Breaking loop using new signal $abcloop$35536: \adder_input_b [30] -> \adder_input_b [30]
Breaking loop using new signal $abcloop$35537: \adder_input_b [31] -> \adder_input_b [31]
Breaking loop using new signal $abcloop$35538: \adder_input_carry -> \adder_input_carry
Extracted 1363 gates and 1535 wires to a netlist network with 171 inputs and 130 outputs.

19.39.4.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =     313.
ABC: Participating nodes from both networks       =     669.
ABC: Participating nodes from the first network   =     312. (  47.56 % of nodes)
ABC: Participating nodes from the second network  =     357. (  54.42 % of nodes)
ABC: Node pairs (any polarity)                    =     312. (  47.56 % of names can be moved)
ABC: Node pairs (same polarity)                   =     161. (  24.54 % of names can be moved)
ABC: Total runtime =     0.02 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

19.39.4.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      655
ABC RESULTS:        internal signals:     1234
ABC RESULTS:           input signals:      171
ABC RESULTS:          output signals:      130
Removing temp directory.

19.39.5. Extracting gate netlist of module `\branch_decision' to `<abc-temp-dir>/input.blif'..
Extracted 6 gates and 10 wires to a netlist network with 4 inputs and 3 outputs.

19.39.5.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =       4.
ABC: Participating nodes from both networks       =       7.
ABC: Participating nodes from the first network   =       3. (  75.00 % of nodes)
ABC: Participating nodes from the second network  =       4. ( 100.00 % of nodes)
ABC: Node pairs (any polarity)                    =       3. (  75.00 % of names can be moved)
ABC: Node pairs (same polarity)                   =       3. (  75.00 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

19.39.5.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:        3
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        3
Removing temp directory.

19.39.6. Extracting gate netlist of module `\branch_predictor' to `<abc-temp-dir>/input.blif'..
Extracted 11 gates and 15 wires to a netlist network with 4 inputs and 3 outputs.

19.39.6.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =       4.
ABC: Participating nodes from both networks       =       6.
ABC: Participating nodes from the first network   =       3. (  75.00 % of nodes)
ABC: Participating nodes from the second network  =       3. (  75.00 % of nodes)
ABC: Node pairs (any polarity)                    =       3. (  75.00 % of names can be moved)
ABC: Node pairs (same polarity)                   =       3. (  75.00 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

19.39.6.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:        3
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        3
Removing temp directory.

19.39.7. Extracting gate netlist of module `\control' to `<abc-temp-dir>/input.blif'..
Extracted 36 gates and 43 wires to a netlist network with 7 inputs and 12 outputs.

19.39.7.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =      13.
ABC: Participating nodes from both networks       =      24.
ABC: Participating nodes from the first network   =      12. (  85.71 % of nodes)
ABC: Participating nodes from the second network  =      12. (  85.71 % of nodes)
ABC: Node pairs (any polarity)                    =      12. (  85.71 % of names can be moved)
ABC: Node pairs (same polarity)                   =      12. (  85.71 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

19.39.7.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       13
ABC RESULTS:        internal signals:       24
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:       12
Removing temp directory.

19.39.8. Extracting gate netlist of module `\cpu' to `<abc-temp-dir>/input.blif'..
Extracted 5 gates and 11 wires to a netlist network with 6 inputs and 3 outputs.

19.39.8.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =       4.
ABC: Participating nodes from both networks       =       6.
ABC: Participating nodes from the first network   =       3. (  75.00 % of nodes)
ABC: Participating nodes from the second network  =       3. (  75.00 % of nodes)
ABC: Node pairs (any polarity)                    =       3. (  75.00 % of names can be moved)
ABC: Node pairs (same polarity)                   =       3. (  75.00 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

19.39.8.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:        3
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        3
Removing temp directory.

19.39.9. Extracting gate netlist of module `\csr_file' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

19.39.10. Extracting gate netlist of module `\data_mem' to `<abc-temp-dir>/input.blif'..
Extracted 608 gates and 746 wires to a netlist network with 137 inputs and 104 outputs.

19.39.10.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =      91.
ABC: Participating nodes from both networks       =     303.
ABC: Participating nodes from the first network   =     120. (  50.63 % of nodes)
ABC: Participating nodes from the second network  =     183. (  77.22 % of nodes)
ABC: Node pairs (any polarity)                    =     120. (  50.63 % of names can be moved)
ABC: Node pairs (same polarity)                   =     101. (  42.62 % of names can be moved)
ABC: Total runtime =     0.01 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

19.39.10.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      206
ABC RESULTS:        internal signals:      505
ABC RESULTS:           input signals:      137
ABC RESULTS:          output signals:      104
Removing temp directory.

19.39.11. Extracting gate netlist of module `\ex_mem' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

19.39.12. Extracting gate netlist of module `\id_ex' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

19.39.13. Extracting gate netlist of module `\if_id' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

19.39.14. Extracting gate netlist of module `\imm_gen' to `<abc-temp-dir>/input.blif'..
Extracted 231 gates and 260 wires to a netlist network with 29 inputs and 31 outputs.

19.39.14.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =      48.
ABC: Participating nodes from both networks       =      95.
ABC: Participating nodes from the first network   =      47. (  88.68 % of nodes)
ABC: Participating nodes from the second network  =      48. (  90.57 % of nodes)
ABC: Node pairs (any polarity)                    =      47. (  88.68 % of names can be moved)
ABC: Node pairs (same polarity)                   =      46. (  86.79 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

19.39.14.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       52
ABC RESULTS:        internal signals:      200
ABC RESULTS:           input signals:       29
ABC RESULTS:          output signals:       31
Removing temp directory.

19.39.15. Extracting gate netlist of module `\instruction_memory' to `<abc-temp-dir>/input.blif'..
Extracted 2375 gates and 2387 wires to a netlist network with 10 inputs and 31 outputs.

19.39.15.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =     371.
ABC: Participating nodes from both networks       =     810.
ABC: Participating nodes from the first network   =     371. (  20.90 % of nodes)
ABC: Participating nodes from the second network  =     439. (  24.73 % of nodes)
ABC: Node pairs (any polarity)                    =     370. (  20.85 % of names can be moved)
ABC: Node pairs (same polarity)                   =     208. (  11.72 % of names can be moved)
ABC: Total runtime =     0.17 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

19.39.15.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     1774
ABC RESULTS:        internal signals:     2346
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:       31
Removing temp directory.

19.39.16. Extracting gate netlist of module `\mem_wb' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

19.39.17. Extracting gate netlist of module `\mux2to1' to `<abc-temp-dir>/input.blif'..
Extracted 32 gates and 97 wires to a netlist network with 65 inputs and 32 outputs.

19.39.17.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =      33.
ABC: Participating nodes from both networks       =      64.
ABC: Participating nodes from the first network   =      32. (  96.97 % of nodes)
ABC: Participating nodes from the second network  =      32. (  96.97 % of nodes)
ABC: Node pairs (any polarity)                    =      32. (  96.97 % of names can be moved)
ABC: Node pairs (same polarity)                   =      32. (  96.97 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

19.39.17.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       32
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       65
ABC RESULTS:          output signals:       32
Removing temp directory.

19.39.18. Extracting gate netlist of module `\program_counter' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

19.39.19. Extracting gate netlist of module `\regfile' to `<abc-temp-dir>/input.blif'..
Extracted 98 gates and 216 wires to a netlist network with 118 inputs and 66 outputs.

19.39.19.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =      69.
ABC: Participating nodes from both networks       =     138.
ABC: Participating nodes from the first network   =      69. (  84.15 % of nodes)
ABC: Participating nodes from the second network  =      69. (  84.15 % of nodes)
ABC: Node pairs (any polarity)                    =      69. (  84.15 % of names can be moved)
ABC: Node pairs (same polarity)                   =      67. (  81.71 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

19.39.19.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       81
ABC RESULTS:        internal signals:       32
ABC RESULTS:           input signals:      118
ABC RESULTS:          output signals:       66
Removing temp directory.

19.39.20. Extracting gate netlist of module `\sign_mask_gen' to `<abc-temp-dir>/input.blif'..
Extracted 13 gates and 16 wires to a netlist network with 3 inputs and 4 outputs.

19.39.20.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =       5.
ABC: Participating nodes from both networks       =      11.
ABC: Participating nodes from the first network   =       4. (  80.00 % of nodes)
ABC: Participating nodes from the second network  =       7. ( 140.00 % of nodes)
ABC: Node pairs (any polarity)                    =       4. (  80.00 % of names can be moved)
ABC: Node pairs (same polarity)                   =       4. (  80.00 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

19.39.20.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:        4
ABC RESULTS:        internal signals:        9
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        4
Removing temp directory.

19.39.21. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 1 gates and 3 wires to a netlist network with 2 inputs and 1 outputs.

19.39.21.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =       2.
ABC: Participating nodes from both networks       =       2.
ABC: Participating nodes from the first network   =       1. (  50.00 % of nodes)
ABC: Participating nodes from the second network  =       1. (  50.00 % of nodes)
ABC: Node pairs (any polarity)                    =       1. (  50.00 % of names can be moved)
ABC: Node pairs (same polarity)                   =       1. (  50.00 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

19.39.21.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:        1
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        1
Removing temp directory.

19.40. Executing ICE40_WRAPCARRY pass (wrap carries).

19.41. Executing TECHMAP pass (map to technology primitives).

19.41.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

19.41.2. Continuing TECHMAP pass.
No more expansions possible.
Removed 34 unused cells and 2121 unused wires.

19.42. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:       32
  2-LUT                7
  3-LUT                8
  4-LUT               17

Eliminating LUTs.
Number of LUTs:       32
  2-LUT                7
  3-LUT                8
  4-LUT               17

Combining LUTs.
Number of LUTs:       32
  2-LUT                7
  3-LUT                8
  4-LUT               17
Discovering LUTs.
Number of LUTs:       60
  2-LUT                5
  3-LUT                8
  4-LUT               47

Eliminating LUTs.
Number of LUTs:       60
  2-LUT                5
  3-LUT                8
  4-LUT               47

Combining LUTs.
Number of LUTs:       60
  2-LUT                5
  3-LUT                8
  4-LUT               47
Discovering LUTs.
Number of LUTs:       32
  2-LUT                1
  3-LUT               31

Eliminating LUTs.
Number of LUTs:       32
  2-LUT                1
  3-LUT               31

Combining LUTs.
Number of LUTs:       32
  2-LUT                1
  3-LUT               31
Discovering LUTs.
Number of LUTs:      688
  1-LUT               32
  2-LUT               56
  3-LUT              245
  4-LUT              355

Eliminating LUTs.
Number of LUTs:      688
  1-LUT               32
  2-LUT               56
  3-LUT              245
  4-LUT              355

Combining LUTs.
Number of LUTs:      685
  1-LUT               32
  2-LUT               53
  3-LUT              242
  4-LUT              358
Discovering LUTs.
Number of LUTs:        3
  2-LUT                1
  3-LUT                1
  4-LUT                1

Eliminating LUTs.
Number of LUTs:        3
  2-LUT                1
  3-LUT                1
  4-LUT                1

Combining LUTs.
Number of LUTs:        3
  2-LUT                1
  3-LUT                1
  4-LUT                1
Discovering LUTs.
Number of LUTs:       35
  2-LUT                2
  3-LUT               33

Eliminating LUTs.
Number of LUTs:       35
  2-LUT                2
  3-LUT               33

Combining LUTs.
Number of LUTs:       35
  2-LUT                2
  3-LUT               33
Discovering LUTs.
Number of LUTs:       13
  2-LUT                4
  3-LUT                4
  4-LUT                5

Eliminating LUTs.
Number of LUTs:       13
  2-LUT                4
  3-LUT                4
  4-LUT                5

Combining LUTs.
Number of LUTs:       13
  2-LUT                4
  3-LUT                4
  4-LUT                5
Discovering LUTs.
Number of LUTs:        3
  2-LUT                2
  4-LUT                1

Eliminating LUTs.
Number of LUTs:        3
  2-LUT                2
  4-LUT                1

Combining LUTs.
Number of LUTs:        3
  2-LUT                2
  4-LUT                1
Discovering LUTs.
Number of LUTs:        0

Eliminating LUTs.
Number of LUTs:        0

Combining LUTs.
Number of LUTs:        0
Discovering LUTs.
Number of LUTs:      206
  2-LUT               29
  3-LUT               73
  4-LUT              104

Eliminating LUTs.
Number of LUTs:      206
  2-LUT               29
  3-LUT               73
  4-LUT              104

Combining LUTs.
Number of LUTs:      206
  2-LUT               29
  3-LUT               73
  4-LUT              104
Discovering LUTs.
Number of LUTs:        0

Eliminating LUTs.
Number of LUTs:        0

Combining LUTs.
Number of LUTs:        0
Discovering LUTs.
Number of LUTs:        0

Eliminating LUTs.
Number of LUTs:        0

Combining LUTs.
Number of LUTs:        0
Discovering LUTs.
Number of LUTs:        0

Eliminating LUTs.
Number of LUTs:        0

Combining LUTs.
Number of LUTs:        0
Discovering LUTs.
Number of LUTs:       52
  2-LUT               19
  3-LUT               13
  4-LUT               20

Eliminating LUTs.
Number of LUTs:       52
  2-LUT               19
  3-LUT               13
  4-LUT               20

Combining LUTs.
Number of LUTs:       52
  2-LUT               19
  3-LUT               13
  4-LUT               20
Discovering LUTs.
Number of LUTs:     1774
  2-LUT              187
  3-LUT              391
  4-LUT             1196

Eliminating LUTs.
Number of LUTs:     1774
  2-LUT              187
  3-LUT              391
  4-LUT             1196

Combining LUTs.
Number of LUTs:     1774
  2-LUT              187
  3-LUT              391
  4-LUT             1196
Discovering LUTs.
Number of LUTs:        0

Eliminating LUTs.
Number of LUTs:        0

Combining LUTs.
Number of LUTs:        0
Discovering LUTs.
Number of LUTs:       32
  3-LUT               32

Eliminating LUTs.
Number of LUTs:       32
  3-LUT               32

Combining LUTs.
Number of LUTs:       32
  3-LUT               32
Discovering LUTs.
Number of LUTs:        0

Eliminating LUTs.
Number of LUTs:        0

Combining LUTs.
Number of LUTs:        0
Discovering LUTs.
Number of LUTs:       81
  1-LUT                1
  2-LUT                3
  3-LUT                4
  4-LUT               73

Eliminating LUTs.
Number of LUTs:       81
  1-LUT                1
  2-LUT                3
  3-LUT                4
  4-LUT               73

Combining LUTs.
Number of LUTs:       81
  1-LUT                1
  2-LUT                3
  3-LUT                4
  4-LUT               73
Discovering LUTs.
Number of LUTs:        4
  1-LUT                1
  2-LUT                3

Eliminating LUTs.
Number of LUTs:        4
  1-LUT                1
  2-LUT                3

Combining LUTs.
Number of LUTs:        4
  1-LUT                1
  2-LUT                3
Discovering LUTs.
Number of LUTs:        1
  2-LUT                1

Eliminating LUTs.
Number of LUTs:        1
  2-LUT                1

Combining LUTs.
Number of LUTs:        1
  2-LUT                1

Eliminated 0 LUTs.
Combined 3 LUTs.
<suppressed ~18470 debug messages>

19.43. Executing TECHMAP pass (map to technology primitives).

19.43.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

19.43.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=2\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110100110010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110011001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000001000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000010100001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110010101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011011111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111100110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111010111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011110010101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110111001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000001110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111100010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000000010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011001100000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111110100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010111110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010001111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111110001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001011000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000001000101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101000000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011001100111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101110110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000010001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111001111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111110101010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111101000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000001001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010001000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111111111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101001100111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010100001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000100010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011101011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001011111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101100001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001000110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000101000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110100100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111011110001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000100011100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011011111110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001100000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000011101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110011111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110101111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000100000000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01101011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110101110101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010101010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010000010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010011111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010001000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101011101010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010001001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111011111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001111110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101000011100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000010111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101110111111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011110111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010000000000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001001110011010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000100000001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110011100111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001111001000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111000000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011000000000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101100000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111110000010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111011001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101000000110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011110010011010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101110111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111111101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010000011001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111101000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000000000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001100111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010000001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101011101110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000110011101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101000000111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001111001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001000111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111111110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110011101110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111101000110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100000011101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110100001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111111110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101100001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100000001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110111111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110001011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000011101111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011110100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110000111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101110011001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111111111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011010011111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001110010100110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010011001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100001000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111110100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000001001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010111001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101000011001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100101111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010011000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111110100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000100010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000011101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111000001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111111110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110101000111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101011111001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110011110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010000000111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101111110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011110111110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110011100111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001000111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100100010111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111010001010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001111111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001100111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111001111100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111101011111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111001111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010100001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111101001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111111110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010011000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011001000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000100011110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100110010111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010101000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000010100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111101011001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101011100111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000100011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101101100111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000100011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111101110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000100010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011000000000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010001111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111000001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101110011001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110011111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000011001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000100011100001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011110000010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000000100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101101001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101111111111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110110011000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010100011000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000001110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001011110110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011001100111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110100000111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010011100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001100001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111101011110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111110 for cells of type $lut.
No more expansions possible.
<suppressed ~7966 debug messages>
Removed 0 unused cells and 6026 unused wires.

19.44. Executing AUTONAME pass.
Renamed 140 objects in module ALUControl (8 iterations).
Renamed 356 objects in module ForwardingUnit (10 iterations).
Renamed 95 objects in module adder (3 iterations).
Renamed 6457 objects in module alu (27 iterations).
Renamed 3 objects in module branch_decision (2 iterations).
Renamed 172 objects in module branch_predictor (5 iterations).
Renamed 16 objects in module control (4 iterations).
Renamed 3 objects in module cpu (2 iterations).
Renamed 8 objects in module csr_file (2 iterations).
Renamed 1375 objects in module data_mem (22 iterations).
Renamed 155 objects in module ex_mem (2 iterations).
Renamed 178 objects in module id_ex (2 iterations).
Renamed 64 objects in module if_id (2 iterations).
Renamed 169 objects in module imm_gen (12 iterations).
Renamed 14468 objects in module instruction_memory (23 iterations).
Renamed 117 objects in module mem_wb (2 iterations).
Renamed 32 objects in module mux2to1 (2 iterations).
Renamed 32 objects in module program_counter (2 iterations).
Renamed 262 objects in module regfile (14 iterations).
Renamed 4 objects in module sign_mask_gen (2 iterations).
Renamed 1 objects in module top (2 iterations).
<suppressed ~6442 debug messages>

19.45. Executing HIERARCHY pass (managing design hierarchy).

19.45.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \data_mem
Used module:     \instruction_memory
Used module:     \cpu
Used module:         \csr_file
Used module:         \program_counter
Used module:         \mux2to1
Used module:         \adder
Used module:         \ALUControl
Used module:         \alu
Used module:         \branch_decision
Used module:         \branch_predictor
Used module:         \control
Used module:         \ex_mem
Used module:         \ForwardingUnit
Used module:         \id_ex
Used module:         \if_id
Used module:         \imm_gen
Used module:         \mem_wb
Used module:         \regfile
Used module:         \sign_mask_gen

19.45.2. Analyzing design hierarchy..
Top module:  \top
Used module:     \data_mem
Used module:     \instruction_memory
Used module:     \cpu
Used module:         \csr_file
Used module:         \program_counter
Used module:         \mux2to1
Used module:         \adder
Used module:         \ALUControl
Used module:         \alu
Used module:         \branch_decision
Used module:         \branch_predictor
Used module:         \control
Used module:         \ex_mem
Used module:         \ForwardingUnit
Used module:         \id_ex
Used module:         \if_id
Used module:         \imm_gen
Used module:         \mem_wb
Used module:         \regfile
Used module:         \sign_mask_gen
Removed 0 unused modules.

19.46. Printing statistics.

=== ALUControl ===

   Number of wires:                 28
   Number of wire bits:             43
   Number of public wires:          28
   Number of public wire bits:      43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     SB_LUT4                        32

=== ForwardingUnit ===

   Number of wires:                 71
   Number of wire bits:            120
   Number of public wires:          71
   Number of public wire bits:     120
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 60
     SB_LUT4                        60

=== adder ===

   Number of wires:                  4
   Number of wire bits:            128
   Number of public wires:           4
   Number of public wire bits:     128
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 63
     SB_CARRY                       31
     SB_LUT4                        32

=== alu ===

   Number of wires:                571
   Number of wire bits:            826
   Number of public wires:         571
   Number of public wire bits:     826
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                748
     SB_CARRY                       63
     SB_LUT4                       685

=== branch_decision ===

   Number of wires:                  7
   Number of wire bits:              7
   Number of public wires:           7
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     SB_LUT4                         3

=== branch_predictor ===

   Number of wires:                 12
   Number of wire bits:            138
   Number of public wires:          12
   Number of public wire bits:     138
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 69
     SB_CARRY                       31
     SB_DFFE                         2
     SB_DFFN                         1
     SB_LUT4                        35

=== control ===

   Number of wires:                 14
   Number of wire bits:             20
   Number of public wires:          14
   Number of public wire bits:      20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 13
     SB_LUT4                        13

=== cpu ===

   Number of wires:                 72
   Number of wire bits:           1772
   Number of public wires:          72
   Number of public wire bits:    1772
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 44
     ALUControl                      1
     ForwardingUnit                  1
     SB_LUT4                         3
     adder                           2
     alu                             1
     branch_decision                 1
     branch_predictor                1
     control                         1
     csr_file                        1
     ex_mem                          1
     id_ex                           1
     if_id                           1
     imm_gen                         1
     mem_wb                          1
     mux2to1                        24
     program_counter                 1
     regfile                         1
     sign_mask_gen                   1

=== csr_file ===

   Number of wires:                 14
   Number of wire bits:            218
   Number of public wires:          14
   Number of public wire bits:     218
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     SB_RAM40_4K                     8

=== data_mem ===

   Number of wires:                180
   Number of wire bits:            847
   Number of public wires:         180
   Number of public wire bits:     847
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                336
     SB_DFFE                       122
     SB_LUT4                       206
     SB_RAM40_4K                     8

=== ex_mem ===

   Number of wires:                  3
   Number of wire bits:            311
   Number of public wires:           3
   Number of public wire bits:     311
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                155
     SB_DFF                        155

=== id_ex ===

   Number of wires:                  3
   Number of wire bits:            357
   Number of public wires:           3
   Number of public wire bits:     357
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                178
     SB_DFF                        178

=== if_id ===

   Number of wires:                  3
   Number of wire bits:            129
   Number of public wires:           3
   Number of public wire bits:     129
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 64
     SB_DFF                         64

=== imm_gen ===

   Number of wires:                 23
   Number of wire bits:             85
   Number of public wires:          23
   Number of public wire bits:      85
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 52
     SB_LUT4                        52

=== instruction_memory ===

   Number of wires:               5841
   Number of wire bits:         132879
   Number of public wires:        5841
   Number of public wire bits:  132879
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1774
     SB_LUT4                      1774

=== mem_wb ===

   Number of wires:                  3
   Number of wire bits:            235
   Number of public wires:           3
   Number of public wire bits:     235
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                117
     SB_DFF                        117

=== mux2to1 ===

   Number of wires:                  4
   Number of wire bits:             97
   Number of public wires:           4
   Number of public wire bits:      97
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     SB_LUT4                        32

=== program_counter ===

   Number of wires:                  3
   Number of wire bits:             65
   Number of public wires:           3
   Number of public wire bits:      65
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     SB_DFF                         32

=== regfile ===

   Number of wires:                 32
   Number of wire bits:            273
   Number of public wires:          32
   Number of public wire bits:     273
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                133
     SB_DFF                         48
     SB_LUT4                        81
     SB_RAM40_4K                     4

=== sign_mask_gen ===

   Number of wires:                  3
   Number of wire bits:             10
   Number of public wires:           3
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     SB_LUT4                         4

=== top ===

   Number of wires:                 14
   Number of wire bits:            179
   Number of public wires:          14
   Number of public wire bits:     179
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     SB_HFOSC                        1
     SB_LUT4                         1
     cpu                             1
     data_mem                        1
     instruction_memory              1

=== design hierarchy ===

   top                               1
     cpu                             1
       ALUControl                    1
       ForwardingUnit                1
       adder                         2
       alu                           1
       branch_decision               1
       branch_predictor              1
       control                       1
       csr_file                      1
       ex_mem                        1
       id_ex                         1
       if_id                         1
       imm_gen                       1
       mem_wb                        1
       mux2to1                      24
       program_counter               1
       regfile                       1
       sign_mask_gen                 1
     data_mem                        1
     instruction_memory              1

   Number of wires:               7001
   Number of wire bits:         141098
   Number of public wires:        7001
   Number of public wire bits:  141098
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4677
     SB_CARRY                      156
     SB_DFF                        594
     SB_DFFE                       124
     SB_DFFN                         1
     SB_HFOSC                        1
     SB_LUT4                      3781
     SB_RAM40_4K                    20

19.47. Executing CHECK pass (checking for obvious problems).
checking module ALUControl..
Warning: Wire ALUControl.ALUCtl has an unprocessed 'init' attribute.
checking module ForwardingUnit..
checking module adder..
checking module alu..
Warning: Wire alu.ALUOut has an unprocessed 'init' attribute.
Warning: Wire alu.Branch_Enable has an unprocessed 'init' attribute.
checking module branch_decision..
checking module branch_predictor..
checking module control..
checking module cpu..
checking module csr_file..
checking module data_mem..
checking module ex_mem..
checking module id_ex..
checking module if_id..
checking module imm_gen..
Warning: Wire imm_gen.imm has an unprocessed 'init' attribute.
checking module instruction_memory..
checking module mem_wb..
checking module mux2to1..
checking module program_counter..
checking module regfile..
checking module sign_mask_gen..
checking module top..
found and reported 4 problems.

19.48. Executing BLIF backend.

20. Executing JSON backend.

Warnings: 4 unique messages, 4 total
End of script. Logfile hash: 2d5ae3aa2c, CPU: user 10.28s system 0.15s, MEM: 243.79 MB peak
Yosys 0.9+2406 (git sha1 c98cde88, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 18% 24x opt_clean (1 sec), 17% 27x opt_expr (1 sec), ...
