pipe_in_v4/cust_architecture/collect_output/get_data_only_when_enabled --> get_data_only_when_enabled
pipe_in_v4/cust_architecture/collect_output/read_from_magic_and_timestamp/getting address and enable for Magic and Timestamps --> getting_address_and_enable_for_Magic_and_Timestamps
pipe_in_v4/cust_architecture/collect_output/read_from_magic_and_timestamp/DualPortRAM_generic --> DualPortRAM_generic
pipe_in_v4/cust_architecture/collect_output/read_from_magic_and_timestamp --> read_from_magic_and_timestamp
pipe_in_v4/cust_architecture/collect_output --> collect_output
pipe_in_v4/cust_architecture/input_interpret_store_retrieve/Interpret_to_RAM_input/RAM address definition --> RAM_address_definition
pipe_in_v4/cust_architecture/input_interpret_store_retrieve/Interpret_to_RAM_input/interpret incoming data/condition to count DAC or ADC  --> condition_to_count_DAC_or_ADC
pipe_in_v4/cust_architecture/input_interpret_store_retrieve/Interpret_to_RAM_input/interpret incoming data/get_sources_and_RAM_addresses/RAM_address_channel_data --> RAM_address_channel_data
pipe_in_v4/cust_architecture/input_interpret_store_retrieve/Interpret_to_RAM_input/interpret incoming data/get_sources_and_RAM_addresses/enable_source_chip_transmission --> enable_source_chip_transmission
pipe_in_v4/cust_architecture/input_interpret_store_retrieve/Interpret_to_RAM_input/interpret incoming data/get_sources_and_RAM_addresses/find_first_one_pos --> find_first_one_pos
pipe_in_v4/cust_architecture/input_interpret_store_retrieve/Interpret_to_RAM_input/interpret incoming data/get_sources_and_RAM_addresses/find_next_chip_rollmap --> find_next_chip_rollmap
pipe_in_v4/cust_architecture/input_interpret_store_retrieve/Interpret_to_RAM_input/interpret incoming data/get_sources_and_RAM_addresses --> get_sources_and_RAM_addresses
pipe_in_v4/cust_architecture/input_interpret_store_retrieve/Interpret_to_RAM_input/interpret incoming data --> interpret_incoming_data
pipe_in_v4/cust_architecture/input_interpret_store_retrieve/Interpret_to_RAM_input --> Interpret_to_RAM_input
pipe_in_v4/cust_architecture/input_interpret_store_retrieve/store_and_retrieve_input --> store_and_retrieve_input
pipe_in_v4/cust_architecture/input_interpret_store_retrieve/InputStateMachine --> InputStateMachine
pipe_in_v4/cust_architecture/input_interpret_store_retrieve --> input_interpret_store_retrieve
pipe_in_v4/cust_architecture/output_interpret/Interpret_to_RAM_output/Output_State_to_RAM_address (to read) --> Output_State_to_RAM_address_to_read
pipe_in_v4/cust_architecture/output_interpret/Interpret_to_RAM_output/get_enabled_timings /Detect change ch cnt --> Detect_change_ch_cnt
pipe_in_v4/cust_architecture/output_interpret/Interpret_to_RAM_output/get_enabled_timings /find_next_chip_rollmap --> find_next_chip_rollmap_block
pipe_in_v4/cust_architecture/output_interpret/Interpret_to_RAM_output/get_enabled_timings /reading_address --> reading_address
pipe_in_v4/cust_architecture/output_interpret/Interpret_to_RAM_output/get_enabled_timings  --> get_enabled_timings
pipe_in_v4/cust_architecture/output_interpret/Interpret_to_RAM_output --> Interpret_to_RAM_output
pipe_in_v4/cust_architecture/output_interpret/OutputStateMachine --> OutputStateMachine
pipe_in_v4/cust_architecture/output_interpret --> output_interpret
pipe_in_v4/cust_architecture/pipe_in_interpret/Chart1 --> Chart1
pipe_in_v4/cust_architecture/pipe_in_interpret --> pipe_in_interpret
pipe_in_v4/cust_architecture/process_and_retrieve --> process_and_retrieve
pipe_in_v4/cust_architecture --> cust_architecture
