#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Feb 13 21:19:03 2023
# Process ID: 26780
# Current directory: C:/Users/melih/Desktop/22-23 Fall/cs303/mcagan_TermProject
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22708 C:\Users\melih\Desktop\22-23 Fall\cs303\mcagan_TermProject\mcagan_TermProject.xpr
# Log file: C:/Users/melih/Desktop/22-23 Fall/cs303/mcagan_TermProject/vivado.log
# Journal file: C:/Users/melih/Desktop/22-23 Fall/cs303/mcagan_TermProject\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/melih/Desktop/22-23 Fall/cs303/mcagan_TermProject/mcagan_TermProject.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/melih/Desktop/mcagan_TermProject' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/melih/Desktop/22-23 Fall/cs303/mcagan_TermProject/mcagan_TermProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simuTerm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/melih/Desktop/22-23 Fall/cs303/mcagan_TermProject/mcagan_TermProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simuTerm_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/melih/Desktop/22-23 Fall/cs303/mcagan_TermProject/mcagan_TermProject.srcs/sources_1/imports/elevatorFile/elevator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module elevator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/melih/Desktop/22-23 Fall/cs303/mcagan_TermProject/mcagan_TermProject.srcs/sim_1/imports/new/simuTerm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simuTerm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/melih/Desktop/22-23 Fall/cs303/mcagan_TermProject/mcagan_TermProject.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/melih/Desktop/22-23 Fall/cs303/mcagan_TermProject/mcagan_TermProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1b3206888ef9457bbbb22dd983b8339e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simuTerm_behav xil_defaultlib.simuTerm xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port a [C:/Users/melih/Desktop/22-23 Fall/cs303/mcagan_TermProject/mcagan_TermProject.srcs/sim_1/imports/new/simuTerm.v:84]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port b [C:/Users/melih/Desktop/22-23 Fall/cs303/mcagan_TermProject/mcagan_TermProject.srcs/sim_1/imports/new/simuTerm.v:85]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port c [C:/Users/melih/Desktop/22-23 Fall/cs303/mcagan_TermProject/mcagan_TermProject.srcs/sim_1/imports/new/simuTerm.v:86]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port d [C:/Users/melih/Desktop/22-23 Fall/cs303/mcagan_TermProject/mcagan_TermProject.srcs/sim_1/imports/new/simuTerm.v:87]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port e [C:/Users/melih/Desktop/22-23 Fall/cs303/mcagan_TermProject/mcagan_TermProject.srcs/sim_1/imports/new/simuTerm.v:88]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port f [C:/Users/melih/Desktop/22-23 Fall/cs303/mcagan_TermProject/mcagan_TermProject.srcs/sim_1/imports/new/simuTerm.v:89]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port g [C:/Users/melih/Desktop/22-23 Fall/cs303/mcagan_TermProject/mcagan_TermProject.srcs/sim_1/imports/new/simuTerm.v:90]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port p [C:/Users/melih/Desktop/22-23 Fall/cs303/mcagan_TermProject/mcagan_TermProject.srcs/sim_1/imports/new/simuTerm.v:91]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.elevator
Compiling module xil_defaultlib.simuTerm
Compiling module xil_defaultlib.glbl
Built simulation snapshot simuTerm_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/melih/Desktop/22-23 -notrace
couldn't read file "C:/Users/melih/Desktop/22-23": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 13 21:26:39 2023...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 809.809 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/melih/Desktop/22-23 Fall/cs303/mcagan_TermProject/mcagan_TermProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simuTerm_behav -key {Behavioral:sim_1:Functional:simuTerm} -tclbatch {simuTerm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source simuTerm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simuTerm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 834.539 ; gain = 24.730
