
---------- Begin Simulation Statistics ----------
final_tick                                30382659500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  55951                       # Simulator instruction rate (inst/s)
host_mem_usage                                 733380                       # Number of bytes of host memory used
host_op_rate                                    55951                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2807.57                       # Real time elapsed on the host
host_tick_rate                               10821658                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   157088205                       # Number of instructions simulated
sim_ops                                     157088362                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.030382                       # Number of seconds simulated
sim_ticks                                 30382659500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            84.818067                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                9144313                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            10781091                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2145004                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted          9869999                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            792237                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         795218                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            2981                       # Number of indirect misses.
system.cpu0.branchPred.lookups               12199688                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1777                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           142                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1101085                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   5858951                       # Number of branches committed
system.cpu0.commit.bw_lim_events               170959                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls            717                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       20153809                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            39361956                       # Number of instructions committed
system.cpu0.commit.committedOps              39362095                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     57627362                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.683045                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.086860                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     34988402     60.71%     60.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     11966434     20.76%     81.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      6976578     12.10%     93.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2690231      4.66%     98.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       371310      0.64%     98.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       355608      0.61%     99.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        14020      0.02%     99.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        93820      0.16%     99.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       170959      0.29%     99.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%     99.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     57627362                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                   4516957                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1275044                       # Number of function calls committed.
system.cpu0.commit.int_insts                 37448234                       # Number of committed integer instructions.
system.cpu0.commit.loads                      3353936                       # Number of loads committed
system.cpu0.commit.membars                        412                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass          415      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        30161849     76.62%     76.62% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           1285      0.00%     76.63% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv              18      0.00%     76.63% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       1269216      3.22%     79.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp       1903826      4.83%     84.69% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt        671942      1.70%     86.39% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult       634608      1.61%     88.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     88.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     88.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            2      0.00%     88.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     88.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     88.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     88.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     88.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     88.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     88.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     88.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     88.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     88.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     88.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     88.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     88.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     88.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     88.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     88.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     88.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     88.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     88.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     88.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     88.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     88.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     88.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     88.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     88.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     88.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     88.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     88.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     88.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     88.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     88.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     88.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     88.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     88.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     88.01% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        3316740      8.42%     96.43% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1364831      3.46%     99.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead        37338      0.09%     99.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           25      0.00%     99.99% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%     99.99% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%     99.99% # Class of committed instruction
system.cpu0.commit.op_class_0::total         39362095                       # Class of committed instruction
system.cpu0.commit.refs                       4718934                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   39361956                       # Number of Instructions Simulated
system.cpu0.committedOps                     39362095                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.543744                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.543744                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             11653456                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1044141                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             7965231                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              64444672                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                12163208                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 34827947                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1101171                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              2099972                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               798004                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   12199688                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  8993604                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     47940698                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                48299                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          120                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      73491634                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  36                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           53                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                4290196                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.200768                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          10457781                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           9936550                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       1.209443                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          60543786                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.213862                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.343404                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                20128540     33.24%     33.24% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                23216937     38.34%     71.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 9390399     15.51%     87.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 3780512      6.24%     93.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1404685      2.32%     95.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1204402      1.98%     97.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1417126      2.34%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     398      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                     787      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            60543786                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                  9521582                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 2942929                       # number of floating regfile writes
system.cpu0.idleCycles                         221026                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1196698                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 8503428                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.903323                       # Inst execution rate
system.cpu0.iew.exec_refs                     7583439                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1859767                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               10725248                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              5828701                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts               374                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           229308                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2322031                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           59515975                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts              5723672                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1009337                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             54890295                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 74513                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents                 1143                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1101171                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles               184817                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked         1515                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          158421                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           97                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation           85                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      2474750                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       957026                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents            85                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect         4099                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1192599                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 43202837                       # num instructions consuming a value
system.cpu0.iew.wb_count                     54538735                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.822835                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 35548807                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.897538                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      54607440                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                62826008                       # number of integer regfile reads
system.cpu0.int_regfile_writes               42155904                       # number of integer regfile writes
system.cpu0.ipc                              0.647775                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.647775                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass              455      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             42691480     76.37%     76.37% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1289      0.00%     76.37% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                   20      0.00%     76.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            1428548      2.55%     78.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp            2621667      4.68%     83.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt             791365      1.41%     85.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult            713102      1.27%     86.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     86.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     86.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 2      0.00%     86.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     86.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     86.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     86.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     86.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     86.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     86.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     86.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     86.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     86.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     86.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     86.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     86.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     86.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     86.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     86.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     86.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     86.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     86.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     86.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     86.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     86.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     86.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     86.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     86.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     86.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     86.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     86.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     86.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     86.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     86.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     86.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     86.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     86.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     86.31% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             5713204     10.22%     96.53% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1894300      3.38%     99.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead          44175      0.07%     99.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            25      0.00%     99.99% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%     99.99% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%     99.99% # Type of FU issued
system.cpu0.iq.FU_type_0::total              55899632                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                5599017                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           11197901                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses      5564592                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes           7167685                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     346904                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.006205                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 345587     99.62%     99.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     99.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     99.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                   57      0.01%     99.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                   54      0.01%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                   18      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                   638      0.18%     99.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                  546      0.15%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%     99.99% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              50647064                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         161732535                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     48974143                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         72502164                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  59515127                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 55899632                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded                848                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       20153795                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           240482                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           131                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      6026341                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     60543786                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.923292                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.227478                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           28548333     47.15%     47.15% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           18271212     30.17%     77.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            8907923     14.71%     92.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1998251      3.30%     95.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1290589      2.13%     97.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             886312      1.46%     98.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             342774      0.56%     99.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             219875      0.36%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              78517      0.12%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       60543786                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.919934                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads             1847                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            2271                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             5828701                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2322031                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                8375175                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               4479594                       # number of misc regfile writes
system.cpu0.numCycles                        60764812                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                         508                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               11134829                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             32775560                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                442702                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                14312052                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                   977                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                  245                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             82328350                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              62365550                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           51130702                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 33332250                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                  9455                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1101171                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles               654139                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                18355076                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         10144362                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        72183988                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles          9345                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts               219                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  1238544                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts           219                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   116971904                       # The number of ROB reads
system.cpu0.rob.rob_writes                  121948333                       # The number of ROB writes
system.cpu0.timesIdled                           5208                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                   31                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            84.800293                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9124085                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            10759497                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2136246                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          9851483                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            795970                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         796015                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              45                       # Number of indirect misses.
system.cpu1.branchPred.lookups               12190062                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           29                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                             4                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1095950                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   5832948                       # Number of branches committed
system.cpu1.commit.bw_lim_events               179029                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls             18                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       20665815                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            39240717                       # Number of instructions committed
system.cpu1.commit.committedOps              39240723                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     57296545                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.684870                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.091453                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     34778027     60.69%     60.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11881014     20.73%     81.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6945386     12.12%     93.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2681131      4.67%     98.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       364645      0.63%     98.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       360632      0.62%     99.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        15195      0.02%     99.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        91486      0.15%     99.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       179029      0.31%     99.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%     99.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     57296545                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                   4516938                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1269253                       # Number of function calls committed.
system.cpu1.commit.int_insts                 37328669                       # Number of committed integer instructions.
system.cpu1.commit.loads                      3329005                       # Number of loads committed
system.cpu1.commit.membars                          8                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass            8      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        30085152     76.66%     76.66% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           1247      0.00%     76.67% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               2      0.00%     76.67% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd       1269216      3.23%     79.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp       1903824      4.85%     84.75% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt        671938      1.71%     86.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult       634608      1.61%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     88.08% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        3291675      8.38%     96.47% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1345701      3.42%     99.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        37334      0.09%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           18      0.00%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::total         39240723                       # Class of committed instruction
system.cpu1.commit.refs                       4674728                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   39240717                       # Number of Instructions Simulated
system.cpu1.committedOps                     39240723                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.536154                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.536154                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             11215461                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1040396                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             7957740                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              64734218                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                12096207                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 35078491                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1095973                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2090592                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               787580                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   12190062                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  9023424                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     47762297                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                47471                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      73678603                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                4272538                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.202224                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          10375131                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           9920055                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       1.222276                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          60273712                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.222400                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.343732                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                19697230     32.67%     32.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                23402062     38.82%     71.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 9338731     15.49%     86.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3798482      6.30%     93.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1414363      2.34%     95.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1190885      1.97%     97.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1431950      2.37%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       3      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                       6      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            60273712                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                  9699038                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                 3002543                       # number of floating regfile writes
system.cpu1.idleCycles                           6087                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1199217                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 8551814                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.916834                       # Inst execution rate
system.cpu1.iew.exec_refs                     7559548                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1839337                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               10355600                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              5830991                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts                11                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           221290                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2294467                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           59906554                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              5720211                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1020516                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             55266573                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 68882                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1095973                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles               170088                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked          427                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          173175                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           24                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           30                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2501982                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       948743                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            30                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect         1113                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1198104                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 43556209                       # num instructions consuming a value
system.cpu1.iew.wb_count                     54911348                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.822402                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 35820741                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.910941                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      54978823                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                63081060                       # number of integer regfile reads
system.cpu1.int_regfile_writes               42455611                       # number of integer regfile writes
system.cpu1.ipc                              0.650976                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.650976                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass               10      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             43006312     76.40%     76.40% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                1247      0.00%     76.40% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    2      0.00%     76.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd            1457478      2.58%     78.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp            2665682      4.73%     83.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt             800085      1.42%     85.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult            728000      1.29%     86.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     86.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     86.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     86.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     86.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     86.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     86.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     86.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     86.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     86.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     86.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     86.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     86.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     86.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     86.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     86.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     86.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     86.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     86.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     86.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     86.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     86.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     86.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     86.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     86.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     86.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     86.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     86.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     86.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     86.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     86.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     86.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     86.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     86.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     86.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     86.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     86.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     86.44% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             5709665     10.14%     96.59% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1873982      3.32%     99.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          44610      0.07%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            18      0.00%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::total              56287091                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                5695953                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads           11391826                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses      5668198                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes           7317382                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     327922                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.005825                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 327691     99.92%     99.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     99.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     99.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                   34      0.01%     99.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                   26      0.00%     99.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                   16      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                    73      0.02%     99.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   78      0.02%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              50919050                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         162008533                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     49243150                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         73255010                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  59906535                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 56287091                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded                 19                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       20665815                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           224545                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved             1                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6015448                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     60273712                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.933858                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.231167                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           28122630     46.65%     46.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           18345020     30.43%     77.09% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            8869050     14.71%     91.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2070418      3.43%     95.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1337746      2.21%     97.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             894623      1.48%     98.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             344116      0.57%     99.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             216950      0.35%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              73159      0.12%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       60273712                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.933763                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads              644                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            1379                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             5830991                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2294467                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                8537123                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               4479586                       # number of misc regfile writes
system.cpu1.numCycles                        60279799                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                      485520                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               10741475                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             32696681                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                412669                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                14232183                       # Number of cycles rename is idle
system.cpu1.rename.ROBFullEvents                  551                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             82688129                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              62703044                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           51482283                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 33591971                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                  4913                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1095973                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles               611823                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                18785586                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         10246986                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        72441143                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles           287                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts                 7                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  1177023                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts             7                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   117024041                       # The number of ROB reads
system.cpu1.rob.rob_writes                  122790273                       # The number of ROB writes
system.cpu1.timesIdled                             63                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            84.764792                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                9136018                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            10778081                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          2139078                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          9866578                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            799349                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         799393                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses              44                       # Number of indirect misses.
system.cpu2.branchPred.lookups               12214840                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted           27                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             4                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1097539                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   5832991                       # Number of branches committed
system.cpu2.commit.bw_lim_events               183707                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls             20                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       20899241                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            39241590                       # Number of instructions committed
system.cpu2.commit.committedOps              39241597                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     57266633                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.685243                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.093455                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     34767589     60.71%     60.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     11866528     20.72%     81.43% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      6938156     12.11%     93.54% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      2679341      4.67%     98.22% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       362951      0.63%     98.86% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       361763      0.63%     99.49% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        15727      0.02%     99.52% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        90871      0.15%     99.67% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       183707      0.32%     99.99% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%     99.99% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     57266633                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                   4516938                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             1269253                       # Number of function calls committed.
system.cpu2.commit.int_insts                 37329616                       # Number of committed integer instructions.
system.cpu2.commit.loads                      3329115                       # Number of loads committed
system.cpu2.commit.membars                          9                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            9      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        30085858     76.66%     76.66% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult           1247      0.00%     76.67% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               2      0.00%     76.67% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd       1269216      3.23%     79.90% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp       1903824      4.85%     84.75% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt        671938      1.71%     86.46% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult       634608      1.61%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     88.08% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        3291785      8.38%     96.47% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       1345758      3.42%     99.90% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead        37334      0.09%     99.99% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           18      0.00%     99.99% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%     99.99% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%     99.99% # Class of committed instruction
system.cpu2.commit.op_class_0::total         39241597                       # Class of committed instruction
system.cpu2.commit.refs                       4674895                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   39241590                       # Number of Instructions Simulated
system.cpu2.committedOps                     39241597                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              1.536033                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        1.536033                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             11066602                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred              1041647                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             7972761                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              64954003                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                12128692                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 35190539                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1097563                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              2091246                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               790267                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   12214840                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  9058631                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     47723676                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                48777                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      73880778                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                4278204                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.202647                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          10410884                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           9935367                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       1.225700                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          60273663                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.225755                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.343624                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                19560936     32.45%     32.45% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                23512118     39.00%     71.46% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 9342846     15.50%     86.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 3811094      6.32%     93.28% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1421708      2.35%     95.64% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 1186914      1.96%     97.61% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1438036      2.38%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       3      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       8      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            60273663                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                  9757216                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                 3022027                       # number of floating regfile writes
system.cpu2.idleCycles                           2726                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1203932                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 8581669                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.920434                       # Inst execution rate
system.cpu2.iew.exec_refs                     7575352                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1841910                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               10203181                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              5846450                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                13                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           219418                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             2295930                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           60140924                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              5733442                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1026473                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             55480450                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 68455                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1097563                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles               167788                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked          423                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          178426                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           26                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      2517335                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       950150                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            26                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect         1115                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1202817                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 43729953                       # num instructions consuming a value
system.cpu2.iew.wb_count                     55122950                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.822271                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 35957889                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.914503                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      55190984                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                63281746                       # number of integer regfile reads
system.cpu2.int_regfile_writes               42621906                       # number of integer regfile writes
system.cpu2.ipc                              0.651027                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.651027                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass               11      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             43176483     76.40%     76.40% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                1247      0.00%     76.41% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    2      0.00%     76.41% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd            1467023      2.59%     79.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp            2680322      4.74%     83.75% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt             803075      1.42%     85.17% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult            732856      1.29%     86.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     86.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     86.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     86.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     86.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     86.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     86.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     86.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     86.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     86.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     86.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     86.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     86.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     86.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     86.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     86.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     86.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     86.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     86.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     86.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     86.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     86.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     86.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     86.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     86.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     86.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     86.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     86.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     86.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     86.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     86.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     86.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     86.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     86.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     86.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     86.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     86.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     86.46% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5723711     10.12%     96.59% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1877397      3.32%     99.92% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead          44778      0.07%     99.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            18      0.00%     99.99% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%     99.99% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%     99.99% # Type of FU issued
system.cpu2.iq.FU_type_0::total              56506923                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                5728271                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads           11456343                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses      5702310                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes           7385352                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     326823                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.005783                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 326472     99.89%     99.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     99.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     99.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                   93      0.02%     99.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                   77      0.02%     99.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                   23      0.00%     99.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     99.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     99.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     99.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     99.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     99.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     99.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     99.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     99.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     99.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     99.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     99.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     99.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     99.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     99.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     99.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     99.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     99.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     99.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     99.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     99.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     99.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     99.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     99.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     99.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     99.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     99.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     99.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     99.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     99.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     99.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     99.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     99.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     99.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     99.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     99.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     99.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     99.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                    85      0.02%     99.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   67      0.02%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                2      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              51105464                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         162379762                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     49420640                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         73654920                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  60140902                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 56506923                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded                 22                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       20899323                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           221773                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved             2                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      6038467                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     60273663                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.937506                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.233850                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           28031241     46.50%     46.50% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           18397700     30.52%     77.03% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            8860286     14.70%     91.73% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2095270      3.47%     95.20% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1351166      2.24%     97.44% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             896685      1.48%     98.93% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             347877      0.57%     99.51% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             220014      0.36%     99.87% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              73424      0.12%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       60273663                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.937463                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads              746                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores            1496                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             5846450                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            2295930                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                8590337                       # number of misc regfile reads
system.cpu2.misc_regfile_writes               4479586                       # number of misc regfile writes
system.cpu2.numCycles                        60276389                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                      488930                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               10593529                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             32697455                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                410893                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                14267879                       # Number of cycles rename is idle
system.cpu2.rename.ROBFullEvents                  839                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             82958939                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              62928367                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           51681206                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 33704479                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                  3819                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1097563                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles               609375                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                18983748                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups         10296206                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        72662733                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles           838                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 9                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  1179806                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             9                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   117223751                       # The number of ROB reads
system.cpu2.rob.rob_writes                  123288811                       # The number of ROB writes
system.cpu2.timesIdled                             48                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            84.785323                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                9122716                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            10759782                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          2137556                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          9851279                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            796778                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         796832                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses              54                       # Number of indirect misses.
system.cpu3.branchPred.lookups               12191374                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted           30                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             3                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1096632                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   5833344                       # Number of branches committed
system.cpu3.commit.bw_lim_events               179940                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls             21                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       20696770                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            39243942                       # Number of instructions committed
system.cpu3.commit.committedOps              39243947                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     57292061                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.684980                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.091855                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     34774646     60.69%     60.69% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     11880748     20.73%     81.43% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      6943909     12.12%     93.55% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      2681277      4.68%     98.23% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       364364      0.63%     98.87% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       360065      0.62%     99.49% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        15535      0.02%     99.52% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        91577      0.15%     99.68% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       179940      0.31%     99.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%     99.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     57292061                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                   4517089                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls             1269299                       # Number of function calls committed.
system.cpu3.commit.int_insts                 37331910                       # Number of committed integer instructions.
system.cpu3.commit.loads                      3329396                       # Number of loads committed
system.cpu3.commit.membars                          6                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            6      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        30087660     76.66%     76.66% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult           1247      0.00%     76.67% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               2      0.00%     76.67% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd       1269258      3.23%     79.90% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp       1903887      4.85%     84.75% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt        671961      1.71%     86.46% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult       634629      1.61%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     88.08% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        3292063      8.38%     96.47% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       1345880      3.42%     99.90% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead        37336      0.09%     99.99% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           18      0.00%     99.99% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%     99.99% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%     99.99% # Class of committed instruction
system.cpu3.commit.op_class_0::total         39243947                       # Class of committed instruction
system.cpu3.commit.refs                       4675297                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   39243942                       # Number of Instructions Simulated
system.cpu3.committedOps                     39243947                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              1.535922                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        1.535922                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             11197857                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred              1041039                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             7958874                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              64764587                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                12098730                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 35092366                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1096657                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              2091693                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               787688                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   12191374                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  9027561                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     47756997                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                47409                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      73693508                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                4275162                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.202260                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          10378719                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           9919494                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       1.222608                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          60273298                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.222656                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.343693                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                19683961     32.65%     32.65% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                23416227     38.85%     71.50% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 9334567     15.48%     86.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 3801520      6.30%     93.30% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1414462      2.34%     95.64% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 1189631      1.97%     97.62% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1432919      2.37%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       3      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       8      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            60273298                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                  9707514                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                 3005327                       # number of floating regfile writes
system.cpu3.idleCycles                           2337                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1200440                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 8555645                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.917414                       # Inst execution rate
system.cpu3.iew.exec_refs                     7560058                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1839748                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               10340077                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              5831676                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                18                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           220689                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             2294259                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           59940723                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              5720310                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1022234                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             55297737                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 68830                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1096657                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles               168969                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked          420                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          173789                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           26                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           27                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2502279                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       948358                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            27                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect         1119                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1199321                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 43580217                       # num instructions consuming a value
system.cpu3.iew.wb_count                     54940840                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.822389                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 35839902                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.911493                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      55008550                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                63107351                       # number of integer regfile reads
system.cpu3.int_regfile_writes               42479352                       # number of integer regfile writes
system.cpu3.ipc                              0.651074                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.651074                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass               11      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             43033200     76.40%     76.40% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                1248      0.00%     76.41% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    2      0.00%     76.41% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd            1458839      2.59%     79.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp            2667945      4.73%     83.73% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt             800652      1.42%     85.15% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult            728674      1.29%     86.45% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     86.45% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     86.45% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     86.45% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     86.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     86.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     86.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     86.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     86.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     86.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     86.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     86.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     86.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     86.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     86.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     86.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     86.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     86.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     86.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     86.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     86.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     86.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     86.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     86.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     86.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     86.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     86.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     86.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     86.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     86.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     86.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     86.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     86.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     86.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     86.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     86.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     86.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     86.45% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5710281     10.13%     96.59% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            1874438      3.32%     99.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead          44664      0.07%     99.99% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            18      0.00%     99.99% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%     99.99% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%     99.99% # Type of FU issued
system.cpu3.iq.FU_type_0::total              56319972                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                5700869                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads           11401662                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses      5673243                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes           7332103                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     327119                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.005808                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 326875     99.92%     99.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     99.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     99.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                   36      0.01%     99.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                   21      0.00%     99.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                   16      0.00%     99.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     99.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     99.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     99.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     99.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     99.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     99.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     99.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     99.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     99.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     99.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     99.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     99.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     99.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     99.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     99.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     99.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     99.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     99.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     99.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     99.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     99.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     99.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     99.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     99.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     99.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     99.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     99.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     99.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     99.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     99.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     99.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     99.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     99.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     99.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     99.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     99.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     99.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                    83      0.02%     99.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   84      0.02%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              50946211                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         162061893                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     49267597                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         73305411                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  59940699                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 56319972                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded                 24                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       20696770                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           223195                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved             3                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      6019992                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     60273298                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.934409                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.231757                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           28111551     46.64%     46.64% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           18349414     30.44%     77.08% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            8868202     14.71%     91.79% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2074079      3.44%     95.23% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1339236      2.22%     97.46% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             894960      1.48%     98.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             344400      0.57%     99.51% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             217875      0.36%     99.87% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              73581      0.12%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       60273298                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.934373                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads              600                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores            1350                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             5831676                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            2294259                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                8544819                       # number of misc regfile reads
system.cpu3.misc_regfile_writes               4479735                       # number of misc regfile writes
system.cpu3.numCycles                        60275635                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                      489684                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               10725804                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             32699357                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                410593                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                14236402                       # Number of cycles rename is idle
system.cpu3.rename.ROBFullEvents                  564                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             82723084                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              62734567                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           51510317                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 33604704                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                  4326                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1096657                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles               608967                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                18810954                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups         10258992                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        72464092                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles           764                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                15                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  1177139                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts            15                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   117052786                       # The number of ROB reads
system.cpu3.rob.rob_writes                  122862693                       # The number of ROB writes
system.cpu3.timesIdled                             48                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       466058                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        931853                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        30857                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         3873                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       972183                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       212966                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1965187                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         216839                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  30382659500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             443003                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       281304                       # Transaction distribution
system.membus.trans_dist::CleanEvict           184193                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              5                       # Transaction distribution
system.membus.trans_dist::ReadExReq             23332                       # Transaction distribution
system.membus.trans_dist::ReadExResp            23332                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        443003                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            12                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1398188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1398188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     47848896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                47848896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                9                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            466356                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  466356    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              466356                       # Request fanout histogram
system.membus.respLayer1.occupancy         2444780750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          2173346500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               7.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean         2219000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value      2219000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value      2219000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    30380440500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED      2219000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  30382659500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      9058537                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         9058537                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      9058537                       # number of overall hits
system.cpu2.icache.overall_hits::total        9058537                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst           94                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            94                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst           94                       # number of overall misses
system.cpu2.icache.overall_misses::total           94                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst      5915500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5915500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst      5915500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5915500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      9058631                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      9058631                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      9058631                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      9058631                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000010                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000010                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 62930.851063                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 62930.851063                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 62930.851063                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 62930.851063                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks           38                       # number of writebacks
system.cpu2.icache.writebacks::total               38                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst           25                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst           25                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst           69                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           69                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst           69                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           69                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst      2849500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2849500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst      2849500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2849500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 41297.101449                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 41297.101449                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 41297.101449                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 41297.101449                       # average overall mshr miss latency
system.cpu2.icache.replacements                    38                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      9058537                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        9058537                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst           94                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           94                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst      5915500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5915500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      9058631                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      9058631                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 62930.851063                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 62930.851063                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst           25                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst           69                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           69                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst      2849500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2849500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 41297.101449                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 41297.101449                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  30382659500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           30.751707                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            9058606                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               69                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         131284.144927                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        242261000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    30.751707                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.960990                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.960990                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           31                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         18117331                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        18117331                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  30382659500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      5927714                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         5927714                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      5927714                       # number of overall hits
system.cpu2.dcache.overall_hits::total        5927714                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       972183                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        972183                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       972183                       # number of overall misses
system.cpu2.dcache.overall_misses::total       972183                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data  44578440472                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  44578440472                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data  44578440472                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  44578440472                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      6899897                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      6899897                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      6899897                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      6899897                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.140898                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.140898                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.140898                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.140898                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 45853.960079                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 45853.960079                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 45853.960079                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 45853.960079                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs        11908                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs              548                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    21.729927                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       169243                       # number of writebacks
system.cpu2.dcache.writebacks::total           169243                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       729317                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       729317                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       729317                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       729317                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       242866                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       242866                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       242866                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       242866                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  10493892000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  10493892000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  10493892000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  10493892000                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.035198                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.035198                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.035198                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.035198                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 43208.567687                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 43208.567687                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 43208.567687                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 43208.567687                       # average overall mshr miss latency
system.cpu2.dcache.replacements                242829                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4596475                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4596475                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       957651                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       957651                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  43295104000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  43295104000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      5554126                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      5554126                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.172421                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.172421                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 45209.689124                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 45209.689124                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       721670                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       721670                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       235981                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       235981                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data   9896058000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   9896058000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.042487                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.042487                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 41935.825341                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 41935.825341                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1331239                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1331239                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data        14532                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        14532                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data   1283336472                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1283336472                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      1345771                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1345771                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.010798                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.010798                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 88311.070189                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 88311.070189                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data         7647                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         7647                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data         6885                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         6885                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data    597834000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    597834000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.005116                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.005116                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 86831.372549                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 86831.372549                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data            7                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            7                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data            2                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data        18000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        18000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.599999                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.599999                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data         6000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total         6000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data        16000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        16000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.599999                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.599999                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5333.333333                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5333.333333                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data            2                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total              2                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data            2                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total            2                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data         8000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total         8000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data            4                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total            4                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.500000                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.500000                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data         4000                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total         4000                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data            2                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total            2                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data         6000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total         6000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.500000                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data         3000                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total         3000                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  30382659500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.743363                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            6170597                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           242868                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            25.407204                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        242272500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.743363                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.991980                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.991980                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         14042694                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        14042694                       # Number of data accesses
system.cpu3.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean           15000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        15000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value        15000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    30382644500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED        15000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  30382659500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      9027466                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         9027466                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      9027466                       # number of overall hits
system.cpu3.icache.overall_hits::total        9027466                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst           95                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            95                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst           95                       # number of overall misses
system.cpu3.icache.overall_misses::total           95                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst      6294500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      6294500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst      6294500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      6294500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      9027561                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      9027561                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      9027561                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      9027561                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000010                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000010                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 66257.894736                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 66257.894736                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 66257.894736                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 66257.894736                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks           42                       # number of writebacks
system.cpu3.icache.writebacks::total               42                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst           22                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst           22                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst           73                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           73                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst           73                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           73                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst      2895000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2895000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst      2895000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2895000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 39657.534246                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 39657.534246                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 39657.534246                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 39657.534246                       # average overall mshr miss latency
system.cpu3.icache.replacements                    42                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      9027466                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        9027466                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst           95                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           95                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst      6294500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      6294500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      9027561                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      9027561                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 66257.894736                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 66257.894736                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst           22                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst           73                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           73                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst      2895000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2895000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 39657.534246                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 39657.534246                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  30382659500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           30.749624                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            9027539                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               73                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         123664.917808                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        244842000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    30.749624                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.960925                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.960925                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           31                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         18055195                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        18055195                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  30382659500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      5922161                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         5922161                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      5922161                       # number of overall hits
system.cpu3.dcache.overall_hits::total        5922161                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       969468                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        969468                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       969468                       # number of overall misses
system.cpu3.dcache.overall_misses::total       969468                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data  45012187461                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  45012187461                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data  45012187461                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  45012187461                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      6891629                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      6891629                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      6891629                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      6891629                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.140673                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.140673                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.140673                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.140673                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 46429.781551                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 46429.781551                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 46429.781551                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 46429.781551                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         9096                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs              518                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    17.559845                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       171184                       # number of writebacks
system.cpu3.dcache.writebacks::total           171184                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       726549                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       726549                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       726549                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       726549                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       242919                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       242919                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       242919                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       242919                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  10460423999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  10460423999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  10460423999                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  10460423999                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.035248                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.035248                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.035248                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.035248                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 43061.366130                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 43061.366130                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 43061.366130                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 43061.366130                       # average overall mshr miss latency
system.cpu3.dcache.replacements                242884                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4590823                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4590823                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       954915                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       954915                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  43724524500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  43724524500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      5545738                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      5545738                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.172188                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.172188                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 45788.917861                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 45788.917861                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       718881                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       718881                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       236034                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       236034                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data   9862406000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   9862406000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.042561                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.042561                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 41783.836226                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 41783.836226                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1331338                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1331338                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        14553                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        14553                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data   1287662961                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   1287662961                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1345891                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1345891                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.010812                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.010812                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 88480.929086                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 88480.929086                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data         7668                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         7668                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data         6885                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         6885                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data    598017999                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    598017999                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.005115                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.005115                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 86858.097167                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 86858.097167                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data            8                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            8                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data            1                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data         4000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total         4000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data         4000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total         4000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data            1                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data         3000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total         3000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.111111                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.111111                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data            5                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total            5                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data            2                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data         8500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total         8500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.285714                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.285714                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data         4250                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total         4250                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data            2                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data         6500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total         6500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.285714                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.285714                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data         3250                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total         3250                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data            1                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total              1                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data            2                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total            2                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data         9000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total         9000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data            3                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total            3                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.666666                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.666666                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data         4500                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total         4500                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data            2                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total            2                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data         7000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total         7000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.666666                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.666666                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data         3500                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total         3500                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  30382659500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.741317                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            6165100                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           242920                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            25.379137                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        244853500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.741317                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.991916                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.991916                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         14026216                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        14026216                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean          254500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       254500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value       254500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    30382405000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED       254500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  30382659500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      8986545                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         8986545                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      8986545                       # number of overall hits
system.cpu0.icache.overall_hits::total        8986545                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst         7058                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          7058                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst         7058                       # number of overall misses
system.cpu0.icache.overall_misses::total         7058                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    249116496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    249116496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    249116496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    249116496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      8993603                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      8993603                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      8993603                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      8993603                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000784                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000784                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000784                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000784                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 35295.621422                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 35295.621422                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 35295.621422                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 35295.621422                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1630                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               39                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    41.794871                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks         6408                       # number of writebacks
system.cpu0.icache.writebacks::total             6408                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst          618                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          618                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst          618                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          618                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst         6440                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         6440                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst         6440                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         6440                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    222834998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    222834998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    222834998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    222834998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000716                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000716                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000716                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000716                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 34601.707763                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 34601.707763                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 34601.707763                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 34601.707763                       # average overall mshr miss latency
system.cpu0.icache.replacements                  6408                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      8986545                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        8986545                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst         7058                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         7058                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    249116496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    249116496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      8993603                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      8993603                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000784                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000784                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 35295.621422                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 35295.621422                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst          618                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          618                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst         6440                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         6440                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    222834998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    222834998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000716                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000716                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 34601.707763                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 34601.707763                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  30382659500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.997974                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            8992985                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             6440                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1396.426242                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.997974                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999936                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999936                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         17993646                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        17993646                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  30382659500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      5947068                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         5947068                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      5947068                       # number of overall hits
system.cpu0.dcache.overall_hits::total        5947068                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       976764                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        976764                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       976764                       # number of overall misses
system.cpu0.dcache.overall_misses::total       976764                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  46662429858                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  46662429858                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  46662429858                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  46662429858                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      6923832                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      6923832                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      6923832                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      6923832                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.141072                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.141072                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.141072                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.141072                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 47772.470994                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 47772.470994                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 47772.470994                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 47772.470994                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        36169                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          126                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             1582                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    22.862831                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          126                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       182835                       # number of writebacks
system.cpu0.dcache.writebacks::total           182835                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       729357                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       729357                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       729357                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       729357                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       247407                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       247407                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       247407                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       247407                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  10551123986                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10551123986                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  10551123986                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10551123986                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.035732                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.035732                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.035732                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.035732                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 42646.828852                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 42646.828852                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 42646.828852                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 42646.828852                       # average overall mshr miss latency
system.cpu0.dcache.replacements                247378                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      4601368                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        4601368                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       957737                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       957737                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  45174640500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  45174640500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      5559105                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      5559105                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.172282                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.172282                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 47168.106171                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 47168.106171                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data       718733                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       718733                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       239004                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       239004                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   9892329500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   9892329500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.042993                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.042993                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 41389.807283                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 41389.807283                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1345700                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1345700                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        19027                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        19027                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   1487789358                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1487789358                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1364727                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1364727                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.013941                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.013941                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 78193.585851                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 78193.585851                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        10624                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        10624                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data         8403                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         8403                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data    658794486                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    658794486                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.006157                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.006157                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 78399.915030                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 78399.915030                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          123                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          123                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data           16                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           16                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data       650500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       650500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          139                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          139                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.115107                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.115107                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 40656.250000                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 40656.250000                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data            2                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       549000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       549000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.100719                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.100719                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 39214.285714                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 39214.285714                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          127                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          127                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data         4000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total         4000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          129                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          129                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.015503                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.015503                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data         2000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         2000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data         3000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total         3000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.015503                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.015503                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data         1500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         1500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          137                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            137                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data            5                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total            5                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data        58000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total        58000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          142                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          142                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.035211                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.035211                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data        11600                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total        11600                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data            5                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total            5                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data        53000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total        53000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.035211                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.035211                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data        10600                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total        10600                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  30382659500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.997626                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            6194885                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           247423                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            25.037627                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.997626                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999925                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999925                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         14095907                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        14095907                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  30382659500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                4414                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              135553                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                  14                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              125922                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                  49                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              124020                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                  52                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              126072                       # number of demand (read+write) hits
system.l2.demand_hits::total                   516096                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               4414                       # number of overall hits
system.l2.overall_hits::.cpu0.data             135553                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                 14                       # number of overall hits
system.l2.overall_hits::.cpu1.data             125922                       # number of overall hits
system.l2.overall_hits::.cpu2.inst                 49                       # number of overall hits
system.l2.overall_hits::.cpu2.data             124020                       # number of overall hits
system.l2.overall_hits::.cpu3.inst                 52                       # number of overall hits
system.l2.overall_hits::.cpu3.data             126072                       # number of overall hits
system.l2.overall_hits::total                  516096                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              2026                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            111849                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst                55                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            116933                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst                20                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            118837                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst                21                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            116830                       # number of demand (read+write) misses
system.l2.demand_misses::total                 466571                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             2026                       # number of overall misses
system.l2.overall_misses::.cpu0.data           111849                       # number of overall misses
system.l2.overall_misses::.cpu1.inst               55                       # number of overall misses
system.l2.overall_misses::.cpu1.data           116933                       # number of overall misses
system.l2.overall_misses::.cpu2.inst               20                       # number of overall misses
system.l2.overall_misses::.cpu2.data           118837                       # number of overall misses
system.l2.overall_misses::.cpu3.inst               21                       # number of overall misses
system.l2.overall_misses::.cpu3.data           116830                       # number of overall misses
system.l2.overall_misses::total                466571                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    166096000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   8731019500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst      5331000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   8748146000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst      2187500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data   8811567000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst      2181500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data   8755043500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      35221572000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    166096000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   8731019500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst      5331000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   8748146000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst      2187500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data   8811567000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst      2181500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data   8755043500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     35221572000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst            6440                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          247402                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst              69                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          242855                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst              69                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          242857                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst              73                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          242902                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               982667                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst           6440                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         247402                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst             69                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         242855                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst             69                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         242857                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst             73                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         242902                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              982667                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.314596                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.452094                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.797101                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.481493                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.289855                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.489329                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.287671                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.480975                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.474800                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.314596                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.452094                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.797101                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.481493                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.289855                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.489329                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.287671                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.480975                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.474800                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81982.230997                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 78060.773900                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 96927.272727                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 74813.320448                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst       109375                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 74148.346053                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 103880.952380                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 74938.316357                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75490.272648                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81982.230997                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 78060.773900                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 96927.272727                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 74813.320448                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst       109375                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 74148.346053                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 103880.952380                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 74938.316357                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75490.272648                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              281304                       # number of writebacks
system.l2.writebacks::total                    281304                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data             33                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data             66                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data             60                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst             10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data             55                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 236                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data            33                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data            66                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data            60                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst            10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data            55                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                236                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst         2022                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       111816                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst           55                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       116867                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       118777                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       116775                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            466335                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         2022                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       111816                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst           55                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       116867                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       118777                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       116775                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           466335                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    145218500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   7610592500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst      4781000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   7575347000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst      1104500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data   7620294000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst       955500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data   7583638500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  30541931500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    145218500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   7610592500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst      4781000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   7575347000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst      1104500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data   7620294000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst       955500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data   7583638500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  30541931500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.313975                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.451960                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.797101                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.481221                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.173913                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.489082                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.150684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.480749                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.474560                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.313975                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.451960                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.797101                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.481221                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.173913                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.489082                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.150684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.480749                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.474560                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71819.238377                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 68063.537418                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 86927.272727                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 64820.240101                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 92041.666666                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 64156.309723                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 86863.636363                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 64942.312138                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65493.543268                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71819.238377                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 68063.537418                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 86927.272727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 64820.240101                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 92041.666666                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 64156.309723                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 86863.636363                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 64942.312138                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65493.543268                       # average overall mshr miss latency
system.l2.replacements                         622659                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       694720                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           694720                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       694720                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       694720                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         6455                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6455                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         6455                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6455                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        58591                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         58591                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu0.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_hits::.cpu2.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_accesses::.cpu2.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu0.data             2195                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             1159                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             1175                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             1166                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5695                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           6193                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           5721                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data           5707                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data           5711                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               23332                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    613927500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    572507000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data    570714000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data    570976000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2328124500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data         8388                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data         6880                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data         6882                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data         6877                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             29027                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.738316                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.831540                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.829264                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.830449                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.803803                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 99132.488293                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100071.141408                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 100002.453127                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 99978.287515                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99782.466140                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         6193                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         5721                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data         5707                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data         5711                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          23332                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    551997500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    515297000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data    513644000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data    513866000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2094804500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.738316                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.831540                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.829264                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.830449                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.803803                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 89132.488293                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 90071.141408                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 90002.453127                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 89978.287515                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89782.466140                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          4414                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst            14                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst            49                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst            52                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               4529                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         2026                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst           55                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst           20                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst           21                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2122                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    166096000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst      5331000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst      2187500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst      2181500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    175796000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst         6440                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst           69                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst           69                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst           73                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           6651                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.314596                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.797101                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.289855                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.287671                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.319049                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81982.230997                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 96927.272727                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst       109375                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 103880.952380                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82844.486333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst            8                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst           10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            22                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         2022                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst           55                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst           12                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst           11                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2100                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    145218500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst      4781000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst      1104500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst       955500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    152059500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.313975                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.797101                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.173913                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.150684                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.315741                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71819.238377                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 86927.272727                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 92041.666666                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 86863.636363                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72409.285714                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       133358                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       124763                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       122845                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       124906                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            505872                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       105656                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       111212                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       113130                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       111119                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          441117                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   8117092000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   8175639000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data   8240853000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data   8184067500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  32717651500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       239014                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       235975                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       235975                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       236025                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        946989                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.442049                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.471287                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.479415                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.470793                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.465810                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 76825.660634                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 73514.000287                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 72844.099708                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 73651.378252                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74170.008183                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data           33                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data           66                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data           60                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data           55                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          214                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       105623                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       111146                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       113070                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       111064                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       440903                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   7058595000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   7060050000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data   7106650000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data   7069772500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  28295067500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.441911                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.471007                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.479160                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.470560                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.465584                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 66828.200297                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 63520.504561                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 62851.773237                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 63654.942195                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64175.266441                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            9                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 9                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data            6                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              12                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            21                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.399999                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.571428                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data            6                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           12                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       114000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        37000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        38500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        37000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       226500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.399999                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.571428                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        19000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        18875                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  30382659500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   255.949912                       # Cycle average of tags in use
system.l2.tags.total_refs                     1888386                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    622924                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.031486                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      54.323537                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.231231                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       51.405543                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.009758                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       49.940520                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.000996                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data       49.019136                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.001454                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data       50.017733                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.212201                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.004809                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.200802                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000038                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.195080                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.191481                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.195381                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999804                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          182                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  16200724                       # Number of tag accesses
system.l2.tags.data_accesses                 16200724                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  30382659500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        129408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       7156224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst          3520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       7479488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst           768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data       7601728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst           704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data       7473600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29845440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       129408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst         3520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst          704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        134400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     18003456                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        18003456                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           2022                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         111816                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst             55                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         116867                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst             12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         118777                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst             11                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         116775                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              466335                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       281304                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             281304                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4259271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        235536457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           115855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        246176211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst            25277                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        250199558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst            23171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        245982416                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             982318220                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4259271                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       115855                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst        25277                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst        23171                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4423575                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      592556948                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            592556948                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      592556948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4259271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       235536457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          115855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       246176211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst           25277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       250199558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst           23171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       245982416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1574875168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    281260.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      2022.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     99930.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples        55.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     94765.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples        12.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples     93508.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples        11.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples     94964.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018749                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000158979749                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        16341                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        16341                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1018230                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             265556                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      466335                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     281304                       # Number of write requests accepted
system.mem_ctrls.readBursts                    466335                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   281304                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  81068                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    44                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             63159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             28679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             52856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             45567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            61456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            30033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            61908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            30056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             45340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             22057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             31607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             35546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            44972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            22773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            45447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            22705                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1487                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.43                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.01                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4936186500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1926335000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             12159942750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12812.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31562.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   318451                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  260677                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.65                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.68                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                466335                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               281304                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  257967                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   94296                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   25246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1052                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  16979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  17243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  17162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  17228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  17742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  17304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  17364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  17615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  16538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  16462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  16369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  16359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  16351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        87371                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    488.209588                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   285.894862                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   403.159640                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        26896     30.78%     30.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8936     10.22%     41.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7405      8.47%     49.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5522      6.32%     55.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4327      4.95%     60.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3734      4.27%     65.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3290      3.76%     68.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2854      3.26%     72.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        24407     27.93%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        87371                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        16341                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.575790                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.227724                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     11.871433                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           3576     21.88%     21.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          9789     59.90%     81.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          2276     13.92%     95.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           582      3.56%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           102      0.62%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             5      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            1      0.00%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            2      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            3      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::368-383            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         16341                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        16341                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.210452                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.156942                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.381094                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8274     50.63%     50.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              644      3.94%     54.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4373     26.76%     81.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2122     12.98%     94.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              692      4.23%     98.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              183      1.11%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               37      0.22%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               12      0.07%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         16341                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               24657088                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5188352                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                17999104                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29845440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             18003456                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       811.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       592.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    982.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    592.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.62                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   30382622500                       # Total gap between requests
system.mem_ctrls.avgGap                      40638.09                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       129408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      6395520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst         3520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      6064960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst          768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data      5984512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst          704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data      6077696                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     17999104                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4259271.641444028355                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 210499018.362760514020                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 115855.558990811841                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 199619128.141168802976                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 25277.576507086221                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 196971302.002051532268                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 23171.111798162368                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 200038314.618244647979                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 592413708.878908395767                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         2022                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       111816                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst           55                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       116867                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst           12                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       118777                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst           11                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       116775                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       281304                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     61954250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   3124854750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst      2506500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   2987205500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst       588000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data   2986038750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst       497000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data   2996298000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 736236930750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30640.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     27946.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     45572.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     25560.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     49000.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     25139.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     45181.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     25658.72                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2617228.80                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            413748720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            219901275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2036656440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1077267060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       2398325280                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      13726741140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        107580480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        19980220395                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        657.619205                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    170241500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1014520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  29197898000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            210108780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            111671670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           714149940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          390784860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       2398325280                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      12851722740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        844438080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        17521201350                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        576.684254                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2055326500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1014520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  27312813000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean         3532000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value      3532000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value      3532000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    30379127500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED      3532000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  30382659500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      9023327                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         9023327                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      9023327                       # number of overall hits
system.cpu1.icache.overall_hits::total        9023327                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst           97                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            97                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst           97                       # number of overall misses
system.cpu1.icache.overall_misses::total           97                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst      9762000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      9762000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst      9762000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      9762000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      9023424                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9023424                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      9023424                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9023424                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000010                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000010                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 100639.175257                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 100639.175257                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 100639.175257                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 100639.175257                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          114                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          114                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks           38                       # number of writebacks
system.cpu1.icache.writebacks::total               38                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst           28                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           28                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst           28                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           28                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst           69                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           69                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst           69                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           69                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst      5605000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5605000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst      5605000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5605000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 81231.884057                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 81231.884057                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 81231.884057                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 81231.884057                       # average overall mshr miss latency
system.cpu1.icache.replacements                    38                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      9023327                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        9023327                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst           97                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           97                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst      9762000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      9762000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      9023424                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9023424                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 100639.175257                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 100639.175257                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst           28                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst           69                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           69                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst      5605000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5605000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 81231.884057                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 81231.884057                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  30382659500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           30.753808                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            9023396                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               69                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         130773.855072                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        239243000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    30.753808                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.961056                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.961056                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           31                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         18046917                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        18046917                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  30382659500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5921053                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5921053                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5921053                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5921053                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       970937                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        970937                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       970937                       # number of overall misses
system.cpu1.dcache.overall_misses::total       970937                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  45128791954                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  45128791954                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  45128791954                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  45128791954                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6891990                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6891990                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6891990                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6891990                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.140879                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.140879                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.140879                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.140879                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 46479.629423                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 46479.629423                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 46479.629423                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 46479.629423                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         9971                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              514                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    19.398832                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       171458                       # number of writebacks
system.cpu1.dcache.writebacks::total           171458                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       728072                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       728072                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       728072                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       728072                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       242865                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       242865                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       242865                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       242865                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  10451969499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  10451969499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  10451969499                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  10451969499                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.035238                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.035238                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.035238                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.035238                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 43036.129121                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 43036.129121                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 43036.129121                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 43036.129121                       # average overall mshr miss latency
system.cpu1.dcache.replacements                242828                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      4589924                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4589924                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       956351                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       956351                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  43828596000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  43828596000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      5546275                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5546275                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.172431                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.172431                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 45828.985382                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 45828.985382                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       720369                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       720369                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       235982                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       235982                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   9852262000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   9852262000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.042547                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.042547                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 41750.057207                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 41750.057207                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1331129                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1331129                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        14586                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        14586                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   1300195954                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1300195954                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1345715                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1345715                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.010838                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.010838                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 89139.994103                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 89139.994103                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         7703                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         7703                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data         6883                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         6883                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data    599707499                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    599707499                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.005114                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.005114                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 87128.795438                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 87128.795438                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data            5                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            5                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data            3                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data            1                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data         4000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total         4000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data         4000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data            1                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data         3000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total         3000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data         3000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         3000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data            2                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total              2                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data            2                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total            2                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data         8500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total         8500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data            4                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total            4                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.500000                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.500000                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data         4250                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total         4250                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data            2                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total            2                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data         6500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total         6500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data         3250                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total         3250                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  30382659500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.745051                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6163930                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           242866                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            25.379962                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        239254500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.745051                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.992032                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.992032                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         14026872                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        14026872                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  30382659500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            953665                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       976024                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         6526                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          622554                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               6                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             6                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             12                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            29040                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           29040                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          6651                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       947016                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           21                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           21                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        19288                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       742224                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          176                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       728552                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          176                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       728560                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side          188                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       728712                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2947876                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       822272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     27535104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         6848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     26515968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side         6848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     26374400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side         7360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     26501504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              107770304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          622710                       # Total snoops (count)
system.tol2bus.snoopTraffic                  18006144                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1605401                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.164099                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.433553                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1367967     85.21%     85.21% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 223189     13.90%     99.11% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   5474      0.34%     99.45% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   5775      0.35%     99.81% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   2996      0.18%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1605401                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1683839999                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         364904789                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            107989                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         364959336                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy            114487                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         371734268                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           9669976                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         364925240                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy            103500                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
