Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 6c4df1ac5ed84a39b5d834fc1e399fae --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_Cpu_sim_behav xil_defaultlib.multi_Cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" Line 1. Module Instruction_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" Line 1. Module IR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" Line 1. Module Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v" Line 1. Module Selector_Dst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" Line 2. Module RAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" Line 1. Module ALU32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" Line 1. Module Four_Way_Selector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" Line 1. Module Instruction_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" Line 1. Module IR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" Line 1. Module Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v" Line 1. Module Selector_Dst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" Line 2. Module RAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" Line 1. Module ALU32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" Line 1. Module Four_Way_Selector doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.Selector_Dst
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.D_latch
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Four_Way_Selector
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.multi_Cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_Cpu_sim_behav
