# Benchmark "control_merge" written by ABC on Sun Jul 13 14:42:12 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins_valid[0] ins_valid[1] \
 ins_valid[2] ins_valid[3] ins_valid[4] ins_valid[5] ins_valid[6] \
 outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] ins_ready[3] ins_ready[4] \
 ins_ready[5] ins_ready[6] outs[0] outs[1] outs_valid index[0] index[1] \
 index_valid

.latch        n78 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch        n83 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch        n88 control.tehb.dataReg[0]  0
.latch        n93 control.tehb.dataReg[1]  0
.latch        n98 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n55
01 1
.names control.tehb.control.fullReg new_n55 ins_ready[1]
01 1
.names ins_valid[0] new_n55 new_n57
00 1
.names ins_valid[2] new_n57 new_n58
11 1
.names control.tehb.control.fullReg new_n58 ins_ready[2]
01 1
.names ins_valid[3] new_n57 new_n60
11 1
.names new_n58 new_n60 new_n61
01 1
.names control.tehb.control.fullReg new_n61 ins_ready[3]
01 1
.names new_n58 new_n61 new_n63
00 1
.names new_n57 new_n63 new_n64
11 1
.names ins_valid[4] new_n64 new_n65
11 1
.names control.tehb.control.fullReg new_n65 ins_ready[4]
01 1
.names new_n64 new_n65 new_n67
10 1
.names ins_valid[5] new_n67 new_n68
11 1
.names control.tehb.control.fullReg new_n68 ins_ready[5]
01 1
.names new_n67 new_n68 new_n70
10 1
.names ins_valid[6] new_n70 new_n71
11 1
.names control.tehb.control.fullReg new_n71 ins_ready[6]
01 1
.names control.tehb.dataReg[0] control.tehb.control.fullReg new_n73
11 1
.names new_n55 new_n61 new_n74
00 1
.names new_n65 new_n74 new_n75
00 1
.names new_n68 new_n75 new_n76
00 1
.names new_n71 new_n76 new_n77
00 1
.names control.tehb.control.fullReg new_n77 new_n78_1
01 1
.names new_n73 new_n78_1 index[0]
00 0
.names ins[0] index[0] new_n80
10 1
.names ins[2] index[0] new_n81
11 1
.names new_n80 new_n81 new_n82
00 1
.names control.tehb.dataReg[1] control.tehb.control.fullReg new_n83_1
11 1
.names new_n63 new_n71 new_n84
10 1
.names control.tehb.control.fullReg new_n84 new_n85
00 1
.names new_n83_1 new_n85 index[1]
00 0
.names new_n82 index[1] new_n87
00 1
.names ins[4] index[0] new_n88_1
10 1
.names ins[6] index[0] new_n89
11 1
.names new_n88_1 new_n89 new_n90
00 1
.names index[1] new_n90 new_n91
10 1
.names new_n87 new_n91 outs[0]
00 0
.names ins[1] index[0] new_n93_1
10 1
.names ins[3] index[0] new_n94
11 1
.names new_n93_1 new_n94 new_n95
00 1
.names index[1] new_n95 new_n96
00 1
.names ins[5] index[0] new_n97
10 1
.names ins[7] index[0] new_n98_1
11 1
.names new_n97 new_n98_1 new_n99
00 1
.names index[1] new_n99 new_n100
10 1
.names new_n96 new_n100 outs[1]
00 0
.names new_n70 new_n71 new_n102
10 1
.names control.tehb.control.fullReg new_n102 new_n103
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n103 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n103 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n106
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n107
01 1
.names new_n106 new_n107 new_n108
00 1
.names rst new_n108 new_n109
00 1
.names new_n103 new_n109 n98
01 1
.names new_n106 n98 n78
01 0
.names new_n107 n98 n83
01 0
.names control.tehb.control.fullReg new_n108 new_n113
00 1
.names new_n102 new_n113 new_n114
01 1
.names control.tehb.dataReg[0] new_n114 new_n115
10 1
.names new_n77 new_n114 new_n116
11 1
.names new_n115 new_n116 new_n117
00 1
.names rst new_n117 n88
00 1
.names control.tehb.dataReg[1] new_n114 new_n119
10 1
.names new_n84 new_n114 new_n120
01 1
.names new_n119 new_n120 new_n121
00 1
.names rst new_n121 n93
00 1
.end
