// Copyright lowRISC contributors.
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0
//
// Register Top module auto-generated by `reggen`

`include "prim_assert.sv"

module socdbg_ctrl_jtag_reg_top (
  input clk_i,
  input rst_ni,
  input  tlul_pkg::tl_h2d_t tl_i,
  output tlul_pkg::tl_d2h_t tl_o,
  // To HW
  input  socdbg_ctrl_reg_pkg::socdbg_ctrl_jtag_hw2reg_t hw2reg, // Read

  // Integrity check errors
  output logic intg_err_o,

  // Config
  input devmode_i // If 1, explicit error return for unmapped register access
);

  import socdbg_ctrl_reg_pkg::* ;

  localparam int AW = 2;
  localparam int DW = 32;
  localparam int DBW = DW/8;                    // Byte Width

  // register signals
  logic           reg_we;
  logic           reg_re;
  logic [AW-1:0]  reg_addr;
  logic [DW-1:0]  reg_wdata;
  logic [DBW-1:0] reg_be;
  logic [DW-1:0]  reg_rdata;
  logic           reg_error;

  logic          addrmiss, wr_err;

  logic [DW-1:0] reg_rdata_next;
  logic reg_busy;

  tlul_pkg::tl_h2d_t tl_reg_h2d;
  tlul_pkg::tl_d2h_t tl_reg_d2h;


  // incoming payload check
  logic intg_err;
  tlul_cmd_intg_chk u_chk (
    .tl_i(tl_i),
    .err_o(intg_err)
  );

  // also check for spurious write enables
  logic reg_we_err;
  logic [0:0] reg_we_check;
  prim_reg_we_check #(
    .OneHotWidth(1)
  ) u_prim_reg_we_check (
    .clk_i(clk_i),
    .rst_ni(rst_ni),
    .oh_i  (reg_we_check),
    .en_i  (reg_we && !addrmiss),
    .err_o (reg_we_err)
  );

  logic err_q;
  always_ff @(posedge clk_i or negedge rst_ni) begin
    if (!rst_ni) begin
      err_q <= '0;
    end else if (intg_err || reg_we_err) begin
      err_q <= 1'b1;
    end
  end

  // integrity error output is permanent and should be used for alert generation
  // register errors are transactional
  assign intg_err_o = err_q | intg_err | reg_we_err;

  // outgoing integrity generation
  tlul_pkg::tl_d2h_t tl_o_pre;
  tlul_rsp_intg_gen #(
    .EnableRspIntgGen(1),
    .EnableDataIntgGen(1)
  ) u_rsp_intg_gen (
    .tl_i(tl_o_pre),
    .tl_o(tl_o)
  );

  assign tl_reg_h2d = tl_i;
  assign tl_o_pre   = tl_reg_d2h;

  tlul_adapter_reg #(
    .RegAw(AW),
    .RegDw(DW),
    .EnableDataIntgGen(0)
  ) u_reg_if (
    .clk_i  (clk_i),
    .rst_ni (rst_ni),

    .tl_i (tl_reg_h2d),
    .tl_o (tl_reg_d2h),

    .en_ifetch_i(prim_mubi_pkg::MuBi4False),
    .intg_error_o(),

    .we_o    (reg_we),
    .re_o    (reg_re),
    .addr_o  (reg_addr),
    .wdata_o (reg_wdata),
    .be_o    (reg_be),
    .busy_i  (reg_busy),
    .rdata_i (reg_rdata),
    .error_i (reg_error)
  );

  // cdc oversampling signals

  assign reg_rdata = reg_rdata_next ;
  assign reg_error = (devmode_i & addrmiss) | wr_err | intg_err;

  // Define SW related signals
  // Format: <reg>_<field>_{wd|we|qs}
  //        or <reg>_{wd|we|qs} if field == 1 or 0
  logic jtag_status_re;
  logic jtag_status_auth_debug_intent_set_qs;
  logic jtag_status_auth_window_open_qs;
  logic jtag_status_auth_window_closed_qs;
  logic jtag_status_auth_unlock_success_qs;
  logic jtag_status_auth_unlock_failed_qs;
  logic [3:0] jtag_status_current_policy_qs;
  logic [3:0] jtag_status_requested_policy_qs;

  // Register instances
  // R[jtag_status]: V(True)
  //   F[auth_debug_intent_set]: 0:0
  prim_subreg_ext #(
    .DW    (1)
  ) u_jtag_status_auth_debug_intent_set (
    .re     (jtag_status_re),
    .we     (1'b0),
    .wd     ('0),
    .d      (hw2reg.jtag_status.auth_debug_intent_set.d),
    .qre    (),
    .qe     (),
    .q      (),
    .ds     (),
    .qs     (jtag_status_auth_debug_intent_set_qs)
  );

  //   F[auth_window_open]: 4:4
  prim_subreg_ext #(
    .DW    (1)
  ) u_jtag_status_auth_window_open (
    .re     (jtag_status_re),
    .we     (1'b0),
    .wd     ('0),
    .d      (hw2reg.jtag_status.auth_window_open.d),
    .qre    (),
    .qe     (),
    .q      (),
    .ds     (),
    .qs     (jtag_status_auth_window_open_qs)
  );

  //   F[auth_window_closed]: 5:5
  prim_subreg_ext #(
    .DW    (1)
  ) u_jtag_status_auth_window_closed (
    .re     (jtag_status_re),
    .we     (1'b0),
    .wd     ('0),
    .d      (hw2reg.jtag_status.auth_window_closed.d),
    .qre    (),
    .qe     (),
    .q      (),
    .ds     (),
    .qs     (jtag_status_auth_window_closed_qs)
  );

  //   F[auth_unlock_success]: 6:6
  prim_subreg_ext #(
    .DW    (1)
  ) u_jtag_status_auth_unlock_success (
    .re     (jtag_status_re),
    .we     (1'b0),
    .wd     ('0),
    .d      (hw2reg.jtag_status.auth_unlock_success.d),
    .qre    (),
    .qe     (),
    .q      (),
    .ds     (),
    .qs     (jtag_status_auth_unlock_success_qs)
  );

  //   F[auth_unlock_failed]: 7:7
  prim_subreg_ext #(
    .DW    (1)
  ) u_jtag_status_auth_unlock_failed (
    .re     (jtag_status_re),
    .we     (1'b0),
    .wd     ('0),
    .d      (hw2reg.jtag_status.auth_unlock_failed.d),
    .qre    (),
    .qe     (),
    .q      (),
    .ds     (),
    .qs     (jtag_status_auth_unlock_failed_qs)
  );

  //   F[current_policy]: 11:8
  prim_subreg_ext #(
    .DW    (4)
  ) u_jtag_status_current_policy (
    .re     (jtag_status_re),
    .we     (1'b0),
    .wd     ('0),
    .d      (hw2reg.jtag_status.current_policy.d),
    .qre    (),
    .qe     (),
    .q      (),
    .ds     (),
    .qs     (jtag_status_current_policy_qs)
  );

  //   F[requested_policy]: 15:12
  prim_subreg_ext #(
    .DW    (4)
  ) u_jtag_status_requested_policy (
    .re     (jtag_status_re),
    .we     (1'b0),
    .wd     ('0),
    .d      (hw2reg.jtag_status.requested_policy.d),
    .qre    (),
    .qe     (),
    .q      (),
    .ds     (),
    .qs     (jtag_status_requested_policy_qs)
  );



  logic [0:0] addr_hit;
  always_comb begin
    addr_hit = '0;
    addr_hit[0] = (reg_addr == SOCDBG_CTRL_JTAG_STATUS_OFFSET);
  end

  assign addrmiss = (reg_re || reg_we) ? ~|addr_hit : 1'b0 ;

  // Check sub-word write is permitted
  always_comb begin
    wr_err = (reg_we &
              ((addr_hit[0] & (|(SOCDBG_CTRL_JTAG_PERMIT[0] & ~reg_be)))));
  end

  // Generate write-enables
  assign jtag_status_re = addr_hit[0] & reg_re & !reg_error;

  // Assign write-enables to checker logic vector.
  always_comb begin
    reg_we_check = '0;
    reg_we_check[0] = 1'b0;
  end

  // Read data return
  always_comb begin
    reg_rdata_next = '0;
    unique case (1'b1)
      addr_hit[0]: begin
        reg_rdata_next[0] = jtag_status_auth_debug_intent_set_qs;
        reg_rdata_next[4] = jtag_status_auth_window_open_qs;
        reg_rdata_next[5] = jtag_status_auth_window_closed_qs;
        reg_rdata_next[6] = jtag_status_auth_unlock_success_qs;
        reg_rdata_next[7] = jtag_status_auth_unlock_failed_qs;
        reg_rdata_next[11:8] = jtag_status_current_policy_qs;
        reg_rdata_next[15:12] = jtag_status_requested_policy_qs;
      end

      default: begin
        reg_rdata_next = '1;
      end
    endcase
  end

  // shadow busy
  logic shadow_busy;
  assign shadow_busy = 1'b0;

  // register busy
  assign reg_busy = shadow_busy;

  // Unused signal tieoff

  // wdata / byte enable are not always fully used
  // add a blanket unused statement to handle lint waivers
  logic unused_wdata;
  logic unused_be;
  assign unused_wdata = ^reg_wdata;
  assign unused_be = ^reg_be;

  // Assertions for Register Interface
  `ASSERT_PULSE(wePulse, reg_we, clk_i, !rst_ni)
  `ASSERT_PULSE(rePulse, reg_re, clk_i, !rst_ni)

  `ASSERT(reAfterRv, $rose(reg_re || reg_we) |=> tl_o_pre.d_valid, clk_i, !rst_ni)

  `ASSERT(en2addrHit, (reg_we || reg_re) |-> $onehot0(addr_hit), clk_i, !rst_ni)

  // this is formulated as an assumption such that the FPV testbenches do disprove this
  // property by mistake
  //`ASSUME(reqParity, tl_reg_h2d.a_valid |-> tl_reg_h2d.a_user.chk_en == tlul_pkg::CheckDis)

endmodule
