// Seed: 4208150245
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  assign module_1.id_3 = 0;
  input wire id_1;
  logic id_3;
  ;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    output supply1 id_2,
    input wand id_3,
    input supply1 id_4,
    input supply0 id_5,
    input supply1 id_6,
    input wire id_7,
    output wand id_8,
    input tri id_9,
    input uwire id_10,
    output uwire id_11,
    output wor id_12,
    input wor id_13,
    input uwire id_14
);
  logic id_16;
  ;
  module_0 modCall_1 (
      id_16,
      id_16
  );
  assign id_11 = -1;
endmodule
