//16 bit Up_Down Counter
`timescale  1ns/1ps
module counter(clk,m,rst,count);
input clk,m,rst;
output reg [15:0] count;
always @(posedge clk or negedge rst)
begin
if (!rst)
count=0;
else if(m)
count=count+1;
else
count=count-1;
end
endmodule
