Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Sep 19 11:33:14 2023
| Host         : LAPTOP-4V14CJV4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (12)
5. checking no_input_delay (2)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6)
------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (12)
-------------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   18          inf        0.000                      0                   18           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 shorty_next_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.571ns  (logic 3.961ns (52.314%)  route 3.610ns (47.686%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE                         0.000     0.000 r  shorty_next_reg[1]/C
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  shorty_next_reg[1]/Q
                         net (fo=6, routed)           3.610     4.066    dout_OBUF[1]
    C15                  OBUF (Prop_obuf_I_O)         3.505     7.571 r  dout_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.571    dout[1]
    C15                                                               r  dout[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shorty_next_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.547ns  (logic 4.106ns (54.403%)  route 3.441ns (45.597%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE                         0.000     0.000 r  shorty_next_reg[3]/C
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  shorty_next_reg[3]/Q
                         net (fo=5, routed)           3.441     3.860    dout_OBUF[3]
    A16                  OBUF (Prop_obuf_I_O)         3.687     7.547 r  dout_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.547    dout[3]
    A16                                                               r  dout[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shorty_next_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.046ns  (logic 4.104ns (58.254%)  route 2.941ns (41.746%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE                         0.000     0.000 r  shorty_next_reg[2]/C
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  shorty_next_reg[2]/Q
                         net (fo=5, routed)           2.941     3.360    dout_OBUF[2]
    K3                   OBUF (Prop_obuf_I_O)         3.685     7.046 r  dout_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.046    dout[2]
    K3                                                                r  dout[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shorty_next_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.921ns  (logic 3.959ns (57.209%)  route 2.961ns (42.791%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE                         0.000     0.000 r  shorty_next_reg[4]/C
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  shorty_next_reg[4]/Q
                         net (fo=3, routed)           2.961     3.417    dout_OBUF[4]
    L3                   OBUF (Prop_obuf_I_O)         3.503     6.921 r  dout_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.921    dout[4]
    L3                                                                r  dout[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shorty_next_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.902ns  (logic 3.961ns (57.385%)  route 2.941ns (42.615%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE                         0.000     0.000 r  shorty_next_reg[0]/C
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  shorty_next_reg[0]/Q
                         net (fo=7, routed)           2.941     3.397    dout_OBUF[0]
    H1                   OBUF (Prop_obuf_I_O)         3.505     6.902 r  dout_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.902    dout[0]
    H1                                                                r  dout[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shorty_next_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.705ns  (logic 3.968ns (59.185%)  route 2.737ns (40.815%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE                         0.000     0.000 r  shorty_next_reg[5]/C
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  shorty_next_reg[5]/Q
                         net (fo=2, routed)           2.737     3.193    dout_OBUF[5]
    M3                   OBUF (Prop_obuf_I_O)         3.512     6.705 r  dout_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.705    dout[5]
    M3                                                                r  dout[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 up
                            (input port)
  Destination:            shorty_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.249ns  (logic 1.626ns (30.982%)  route 3.623ns (69.018%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  up (IN)
                         net (fo=0)                   0.000     0.000    up
    G17                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  up_IBUF_inst/O
                         net (fo=5, routed)           3.281     4.756    up_IBUF
    SLICE_X33Y90         LUT5 (Prop_lut5_I0_O)        0.152     4.908 r  shorty_next[3]_i_1/O
                         net (fo=1, routed)           0.342     5.249    shorty_next[3]_i_1_n_0
    SLICE_X32Y90         FDRE                                         r  shorty_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 up
                            (input port)
  Destination:            shorty_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.158ns  (logic 1.722ns (33.394%)  route 3.435ns (66.606%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  up (IN)
                         net (fo=0)                   0.000     0.000    up
    G17                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  up_IBUF_inst/O
                         net (fo=5, routed)           3.281     4.756    up_IBUF
    SLICE_X33Y90         LUT5 (Prop_lut5_I2_O)        0.124     4.880 r  shorty_next[5]_i_2/O
                         net (fo=1, routed)           0.154     5.034    shorty_next[5]_i_2_n_0
    SLICE_X33Y90         LUT4 (Prop_lut4_I0_O)        0.124     5.158 r  shorty_next[5]_i_1/O
                         net (fo=1, routed)           0.000     5.158    shorty_next[5]_i_1_n_0
    SLICE_X33Y90         FDRE                                         r  shorty_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 up
                            (input port)
  Destination:            shorty_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.906ns  (logic 1.626ns (33.152%)  route 3.279ns (66.848%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  up (IN)
                         net (fo=0)                   0.000     0.000    up
    G17                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  up_IBUF_inst/O
                         net (fo=5, routed)           3.279     4.754    up_IBUF
    SLICE_X33Y90         LUT4 (Prop_lut4_I1_O)        0.152     4.906 r  shorty_next[2]_i_1/O
                         net (fo=1, routed)           0.000     4.906    shorty_next[2]_i_1_n_0
    SLICE_X33Y90         FDRE                                         r  shorty_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 up
                            (input port)
  Destination:            shorty_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.878ns  (logic 1.598ns (32.768%)  route 3.279ns (67.232%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  up (IN)
                         net (fo=0)                   0.000     0.000    up
    G17                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  up_IBUF_inst/O
                         net (fo=5, routed)           3.279     4.754    up_IBUF
    SLICE_X33Y90         LUT3 (Prop_lut3_I1_O)        0.124     4.878 r  shorty_next[1]_i_1/O
                         net (fo=1, routed)           0.000     4.878    shorty_next[1]_i_1_n_0
    SLICE_X33Y90         FDRE                                         r  shorty_next_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 shorty_next_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shorty_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.186ns (58.640%)  route 0.131ns (41.360%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE                         0.000     0.000 r  shorty_next_reg[0]/C
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  shorty_next_reg[0]/Q
                         net (fo=7, routed)           0.131     0.272    dout_OBUF[0]
    SLICE_X33Y90         LUT3 (Prop_lut3_I0_O)        0.045     0.317 r  shorty_next[1]_i_1/O
                         net (fo=1, routed)           0.000     0.317    shorty_next[1]_i_1_n_0
    SLICE_X33Y90         FDRE                                         r  shorty_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shorty_next_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shorty_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.189ns (59.027%)  route 0.131ns (40.973%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE                         0.000     0.000 r  shorty_next_reg[0]/C
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  shorty_next_reg[0]/Q
                         net (fo=7, routed)           0.131     0.272    dout_OBUF[0]
    SLICE_X33Y90         LUT4 (Prop_lut4_I0_O)        0.048     0.320 r  shorty_next[2]_i_1/O
                         net (fo=1, routed)           0.000     0.320    shorty_next[2]_i_1_n_0
    SLICE_X33Y90         FDRE                                         r  shorty_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shorty_next_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shorty_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.203%)  route 0.170ns (47.797%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE                         0.000     0.000 r  shorty_next_reg[5]/C
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  shorty_next_reg[5]/Q
                         net (fo=2, routed)           0.170     0.311    dout_OBUF[5]
    SLICE_X33Y90         LUT4 (Prop_lut4_I2_O)        0.045     0.356 r  shorty_next[5]_i_1/O
                         net (fo=1, routed)           0.000     0.356    shorty_next[5]_i_1_n_0
    SLICE_X33Y90         FDRE                                         r  shorty_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shorty_next_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shorty_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.186ns (51.847%)  route 0.173ns (48.153%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE                         0.000     0.000 r  shorty_next_reg[1]/C
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  shorty_next_reg[1]/Q
                         net (fo=6, routed)           0.173     0.314    dout_OBUF[1]
    SLICE_X33Y90         LUT6 (Prop_lut6_I0_O)        0.045     0.359 r  shorty_next[4]_i_1/O
                         net (fo=1, routed)           0.000     0.359    shorty_next[4]_i_1_n_0
    SLICE_X33Y90         FDRE                                         r  shorty_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shorty_next_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shorty_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.404ns  (logic 0.186ns (46.027%)  route 0.218ns (53.973%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE                         0.000     0.000 r  shorty_next_reg[0]/C
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  shorty_next_reg[0]/Q
                         net (fo=7, routed)           0.218     0.359    dout_OBUF[0]
    SLICE_X32Y90         LUT1 (Prop_lut1_I0_O)        0.045     0.404 r  shorty_next[0]_i_1/O
                         net (fo=1, routed)           0.000     0.404    shorty_next[0]_i_1_n_0
    SLICE_X32Y90         FDRE                                         r  shorty_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shorty_next_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shorty_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.444ns  (logic 0.190ns (42.812%)  route 0.254ns (57.188%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE                         0.000     0.000 r  shorty_next_reg[0]/C
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  shorty_next_reg[0]/Q
                         net (fo=7, routed)           0.132     0.273    dout_OBUF[0]
    SLICE_X33Y90         LUT5 (Prop_lut5_I1_O)        0.049     0.322 r  shorty_next[3]_i_1/O
                         net (fo=1, routed)           0.122     0.444    shorty_next[3]_i_1_n_0
    SLICE_X32Y90         FDRE                                         r  shorty_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            shorty_next_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.251ns  (logic 0.231ns (18.464%)  route 1.020ns (81.536%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=6, routed)           1.020     1.251    reset_IBUF
    SLICE_X33Y90         FDRE                                         r  shorty_next_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            shorty_next_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.251ns  (logic 0.231ns (18.464%)  route 1.020ns (81.536%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=6, routed)           1.020     1.251    reset_IBUF
    SLICE_X33Y90         FDRE                                         r  shorty_next_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            shorty_next_reg[4]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.251ns  (logic 0.231ns (18.464%)  route 1.020ns (81.536%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=6, routed)           1.020     1.251    reset_IBUF
    SLICE_X33Y90         FDRE                                         r  shorty_next_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            shorty_next_reg[5]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.251ns  (logic 0.231ns (18.464%)  route 1.020ns (81.536%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=6, routed)           1.020     1.251    reset_IBUF
    SLICE_X33Y90         FDRE                                         r  shorty_next_reg[5]/R
  -------------------------------------------------------------------    -------------------





