#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Dec 31 23:30:29 2025
# Process ID: 4152
# Current directory: C:/Users/sanmugavel/project_7/project_7.runs/synth_1
# Command line: vivado.exe -log top_gunshot_system.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_gunshot_system.tcl
# Log file: C:/Users/sanmugavel/project_7/project_7.runs/synth_1/top_gunshot_system.vds
# Journal file: C:/Users/sanmugavel/project_7/project_7.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_gunshot_system.tcl -notrace
Command: synth_design -top top_gunshot_system -part xc7a35ticpg236-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15372 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 430.566 ; gain = 98.367
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_gunshot_system' [C:/Users/sanmugavel/project_7/project_7.srcs/sources_1/new/top_gunshot_system.v:1]
INFO: [Synth 8-6157] synthesizing module 'i2s_master' [C:/Users/sanmugavel/project_7/project_7.srcs/sources_1/new/i2s_master.v:1]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/Users/sanmugavel/project_7/project_7.srcs/sources_1/new/clock_divider.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (1#1) [C:/Users/sanmugavel/project_7/project_7.srcs/sources_1/new/clock_divider.v:1]
INFO: [Synth 8-6155] done synthesizing module 'i2s_master' (2#1) [C:/Users/sanmugavel/project_7/project_7.srcs/sources_1/new/i2s_master.v:1]
INFO: [Synth 8-6157] synthesizing module 'i2s_receiver_4ch' [C:/Users/sanmugavel/project_7/project_7.srcs/sources_1/new/i2s_receiver_4ch.v:1]
INFO: [Synth 8-6155] done synthesizing module 'i2s_receiver_4ch' (3#1) [C:/Users/sanmugavel/project_7/project_7.srcs/sources_1/new/i2s_receiver_4ch.v:1]
INFO: [Synth 8-6157] synthesizing module 'energy_detector' [C:/Users/sanmugavel/project_7/project_7.srcs/sources_1/new/energy_detector.v:1]
INFO: [Synth 8-6155] done synthesizing module 'energy_detector' (4#1) [C:/Users/sanmugavel/project_7/project_7.srcs/sources_1/new/energy_detector.v:1]
INFO: [Synth 8-6157] synthesizing module 'gunshot_trigger' [C:/Users/sanmugavel/project_7/project_7.srcs/sources_1/new/gunshot_trigger.v:1]
	Parameter THRESHOLD bound to: 200000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gunshot_trigger' (5#1) [C:/Users/sanmugavel/project_7/project_7.srcs/sources_1/new/gunshot_trigger.v:1]
INFO: [Synth 8-6157] synthesizing module 'tdoa_estimator' [C:/Users/sanmugavel/project_7/project_7.srcs/sources_1/new/tdoa_estimator.v:1]
INFO: [Synth 8-6155] done synthesizing module 'tdoa_estimator' (6#1) [C:/Users/sanmugavel/project_7/project_7.srcs/sources_1/new/tdoa_estimator.v:1]
INFO: [Synth 8-6157] synthesizing module 'doa_calculator' [C:/Users/sanmugavel/project_7/project_7.srcs/sources_1/new/doa_calculator.v:1]
INFO: [Synth 8-6155] done synthesizing module 'doa_calculator' (7#1) [C:/Users/sanmugavel/project_7/project_7.srcs/sources_1/new/doa_calculator.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top_gunshot_system' (8#1) [C:/Users/sanmugavel/project_7/project_7.srcs/sources_1/new/top_gunshot_system.v:1]
WARNING: [Synth 8-3331] design doa_calculator has unconnected port d13[7]
WARNING: [Synth 8-3331] design doa_calculator has unconnected port d13[6]
WARNING: [Synth 8-3331] design doa_calculator has unconnected port d13[5]
WARNING: [Synth 8-3331] design doa_calculator has unconnected port d13[4]
WARNING: [Synth 8-3331] design doa_calculator has unconnected port d13[3]
WARNING: [Synth 8-3331] design doa_calculator has unconnected port d13[2]
WARNING: [Synth 8-3331] design doa_calculator has unconnected port d13[1]
WARNING: [Synth 8-3331] design doa_calculator has unconnected port d13[0]
WARNING: [Synth 8-3331] design i2s_receiver_4ch has unconnected port lrclk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 486.336 ; gain = 154.137
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 486.336 ; gain = 154.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 486.336 ; gain = 154.137
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/sanmugavel/project_7/project_7.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [C:/Users/sanmugavel/project_7/project_7.srcs/constrs_1/new/cons.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 795.980 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 795.980 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 797.645 ; gain = 1.664
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 797.645 ; gain = 465.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticpg236-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 797.645 ; gain = 465.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 797.645 ; gain = 465.445
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "bclk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "lrclk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "ch1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/sanmugavel/project_7/project_7.srcs/sources_1/new/energy_detector.v:6]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 797.645 ; gain = 465.445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 8     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module i2s_receiver_4ch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 8     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tdoa_estimator 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module doa_calculator 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "rx/ch1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "clkgen/cd/bclk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Report: Generating DSP ed1/energy0, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP ed1/energy0.
DSP Report: register B is absorbed into DSP ed1/energy0.
DSP Report: register rx/shift1_reg is absorbed into DSP ed1/energy0.
DSP Report: register rx/ch1_reg is absorbed into DSP ed1/energy0.
DSP Report: operator ed1/energy0 is absorbed into DSP ed1/energy0.
DSP Report: operator ed1/energy0 is absorbed into DSP ed1/energy0.
DSP Report: Generating DSP ed1/energy0, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register B is absorbed into DSP ed1/energy0.
DSP Report: register B is absorbed into DSP ed1/energy0.
DSP Report: register rx/shift1_reg is absorbed into DSP ed1/energy0.
DSP Report: register rx/ch1_reg is absorbed into DSP ed1/energy0.
DSP Report: operator ed1/energy0 is absorbed into DSP ed1/energy0.
DSP Report: operator ed1/energy0 is absorbed into DSP ed1/energy0.
DSP Report: Generating DSP ed2/energy0, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP ed2/energy0.
DSP Report: register B is absorbed into DSP ed2/energy0.
DSP Report: register rx/shift2_reg is absorbed into DSP ed2/energy0.
DSP Report: register rx/ch2_reg is absorbed into DSP ed2/energy0.
DSP Report: operator ed2/energy0 is absorbed into DSP ed2/energy0.
DSP Report: operator ed2/energy0 is absorbed into DSP ed2/energy0.
DSP Report: Generating DSP ed2/energy0, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register B is absorbed into DSP ed2/energy0.
DSP Report: register B is absorbed into DSP ed2/energy0.
DSP Report: register rx/shift2_reg is absorbed into DSP ed2/energy0.
DSP Report: register rx/ch2_reg is absorbed into DSP ed2/energy0.
DSP Report: operator ed2/energy0 is absorbed into DSP ed2/energy0.
DSP Report: operator ed2/energy0 is absorbed into DSP ed2/energy0.
DSP Report: Generating DSP ed3/energy0, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP ed3/energy0.
DSP Report: register B is absorbed into DSP ed3/energy0.
DSP Report: register rx/shift3_reg is absorbed into DSP ed3/energy0.
DSP Report: register rx/ch3_reg is absorbed into DSP ed3/energy0.
DSP Report: operator ed3/energy0 is absorbed into DSP ed3/energy0.
DSP Report: operator ed3/energy0 is absorbed into DSP ed3/energy0.
DSP Report: Generating DSP ed3/energy0, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register B is absorbed into DSP ed3/energy0.
DSP Report: register B is absorbed into DSP ed3/energy0.
DSP Report: register rx/shift3_reg is absorbed into DSP ed3/energy0.
DSP Report: register rx/ch3_reg is absorbed into DSP ed3/energy0.
DSP Report: operator ed3/energy0 is absorbed into DSP ed3/energy0.
DSP Report: operator ed3/energy0 is absorbed into DSP ed3/energy0.
DSP Report: Generating DSP ed4/energy0, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP ed4/energy0.
DSP Report: register B is absorbed into DSP ed4/energy0.
DSP Report: register rx/shift4_reg is absorbed into DSP ed4/energy0.
DSP Report: register rx/ch4_reg is absorbed into DSP ed4/energy0.
DSP Report: operator ed4/energy0 is absorbed into DSP ed4/energy0.
DSP Report: operator ed4/energy0 is absorbed into DSP ed4/energy0.
DSP Report: Generating DSP ed4/energy0, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register B is absorbed into DSP ed4/energy0.
DSP Report: register B is absorbed into DSP ed4/energy0.
DSP Report: register rx/shift4_reg is absorbed into DSP ed4/energy0.
DSP Report: register rx/ch4_reg is absorbed into DSP ed4/energy0.
DSP Report: operator ed4/energy0 is absorbed into DSP ed4/energy0.
DSP Report: operator ed4/energy0 is absorbed into DSP ed4/energy0.
WARNING: [Synth 8-3917] design top_gunshot_system has port doa_angle[8] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 797.645 ; gain = 465.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+-------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name        | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|top_gunshot_system | A''*B''            | 24     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|top_gunshot_system | (PCIN>>17)+A''*B'' | 15     | 7      | -      | -      | 15     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|top_gunshot_system | A''*B''            | 24     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|top_gunshot_system | (PCIN>>17)+A''*B'' | 15     | 7      | -      | -      | 15     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|top_gunshot_system | A''*B''            | 24     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|top_gunshot_system | (PCIN>>17)+A''*B'' | 15     | 7      | -      | -      | 15     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|top_gunshot_system | A''*B''            | 24     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|top_gunshot_system | (PCIN>>17)+A''*B'' | 15     | 7      | -      | -      | 15     | 2    | 2    | -    | -    | -     | 0    | 0    | 
+-------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 842.926 ; gain = 510.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 843.148 ; gain = 510.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 863.316 ; gain = 531.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 863.316 ; gain = 531.117
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 863.316 ; gain = 531.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 863.316 ; gain = 531.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 863.316 ; gain = 531.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 863.316 ; gain = 531.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 863.316 ; gain = 531.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     2|
|2     |CARRY4  |     7|
|3     |DSP48E1 |     8|
|4     |LUT1    |     5|
|5     |LUT2    |     5|
|6     |LUT3    |     5|
|7     |LUT4    |    59|
|8     |LUT5    |    10|
|9     |LUT6    |    13|
|10    |FDRE    |   152|
|11    |IBUF    |     5|
|12    |OBUF    |    10|
+------+--------+------+

Report Instance Areas: 
+------+---------+------------------+------+
|      |Instance |Module            |Cells |
+------+---------+------------------+------+
|1     |top      |                  |   281|
|2     |  doa    |doa_calculator    |     3|
|3     |  clkgen |i2s_master        |     8|
|4     |    cd   |clock_divider     |     8|
|5     |  ed1    |energy_detector   |     2|
|6     |  ed2    |energy_detector_0 |     2|
|7     |  ed3    |energy_detector_1 |     2|
|8     |  ed4    |energy_detector_2 |     2|
|9     |  gt     |gunshot_trigger   |    33|
|10    |  rx     |i2s_receiver_4ch  |   205|
|11    |  t1     |tdoa_estimator    |     6|
+------+---------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 863.316 ; gain = 531.117
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 863.316 ; gain = 219.809
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 863.316 ; gain = 531.117
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 8 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 863.316 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 863.316 ; gain = 543.789
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 863.316 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/sanmugavel/project_7/project_7.runs/synth_1/top_gunshot_system.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_gunshot_system_utilization_synth.rpt -pb top_gunshot_system_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 31 23:31:15 2025...
