// Seed: 1971705289
module module_0;
  reg id_1;
  final id_1 <= 1'b0;
  id_2 :
  assert property (@(posedge id_1) 1)
  else;
  reg id_3;
  supply1 id_4 = 'h0;
  assign id_3 = id_2;
  assign id_2 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    input tri id_2,
    input wand id_3,
    output wire id_4,
    input wand id_5
);
  id_7 :
  assert property (@(id_0) 1'b0)
  else;
  module_0();
endmodule
