
---------- Begin Simulation Statistics ----------
final_tick                               1335857838500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 512858                       # Simulator instruction rate (inst/s)
host_mem_usage                                 766900                       # Number of bytes of host memory used
host_op_rate                                   778888                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4094.70                       # Real time elapsed on the host
host_tick_rate                               65749476                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2100000004                       # Number of instructions simulated
sim_ops                                    3189316234                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.269225                       # Number of seconds simulated
sim_ticks                                269224644500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       656746                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1313559                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect       271356                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     49841447                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     32690738                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     32790969                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses       100231                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      50489891                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS        334099                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted        17756                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads      1607261305                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      799605307                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts       271370                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         48265798                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events    123577662                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts     13561674                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000001                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1514133691                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    536460627                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     2.822451                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     3.219003                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    181582726     33.85%     33.85% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1    131994425     24.60%     58.45% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2      7335544      1.37%     59.82% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     46413668      8.65%     68.47% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     23358953      4.35%     72.83% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      1340326      0.25%     73.08% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      6532825      1.22%     74.29% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7     14324498      2.67%     76.96% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8    123577662     23.04%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    536460627                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts          3936615                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls       255234                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts      1511127745                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           429254078                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass       202802      0.01%      0.01% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    928367339     61.31%     61.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       406096      0.03%     61.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     61.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd       154891      0.01%     61.36% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu       354440      0.02%     61.39% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     61.39% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt       303968      0.02%     61.41% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc       610076      0.04%     61.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd       518017      0.03%     61.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp          155      0.00%     61.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt       774502      0.05%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv       101679      0.01%     61.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult        52575      0.00%     61.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    428429030     28.30%     89.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite    153030300     10.11%     99.95% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead       825048      0.05%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite         2773      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1514133691                       # Class of committed instruction
system.switch_cpus_1.commit.refs            582287151                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000001                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1514133691                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.538449                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.538449                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    318357528                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   1532393520                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       27719504                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       134953243                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles       284603                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     57132431                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         431275393                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses                4897                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses         153275769                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses               46174                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          50489891                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        78299013                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           538028803                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes           81                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          107                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts           1015061978                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles           36                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles          105                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles        569206                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.093769                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles       133668                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     33024837                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.885158                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    538447322                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.860370                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.489746                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      288213551     53.53%     53.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       19539275      3.63%     57.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        6051289      1.12%     58.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       20523381      3.81%     62.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       34755052      6.45%     68.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        5722344      1.06%     69.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        4735979      0.88%     70.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       20352630      3.78%     74.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      138553821     25.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    538447322                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads         8210705                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes        4176520                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                  1967                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts       338736                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       48636563                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.827654                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          584680858                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        153275629                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles       1830252                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    431773962                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            4                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts         8142                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    153638309                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   1527695420                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    431405229                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       610052                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   1522548460                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        37916                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     17535813                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       284603                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     17585002                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked        42271                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     27751854                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses          926                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        14145                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads      2519867                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores       605228                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        14145                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect       221772                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       116964                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      2561002908                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          1521976656                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.500111                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      1280784726                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.826592                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           1522185575                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     3092472976                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes    1315727430                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.857185                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.857185                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass       233841      0.02%      0.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    933950957     61.32%     61.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       414325      0.03%     61.36% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     61.36% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd       200393      0.01%     61.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     61.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          254      0.00%     61.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     61.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     61.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     61.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     61.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     61.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     61.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     61.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu       425760      0.03%     61.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     61.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt       319658      0.02%     61.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       646451      0.04%     61.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     61.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     61.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     61.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     61.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     61.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd       817141      0.05%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp          294      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt       934690      0.06%     61.58% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv       133943      0.01%     61.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult        62511      0.00%     61.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     61.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     61.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     61.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     61.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     61.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     61.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     61.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     61.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     61.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     61.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     61.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    430467559     28.26%     89.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite    153304049     10.06%     99.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead      1242245      0.08%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite         4447      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   1523158518                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses       5092380                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads     10149839                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses      4972611                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes      7283841                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           8697803                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.005710                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu        681511      7.84%      7.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%      7.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%      7.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%      7.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%      7.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            1      0.00%      7.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%      7.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%      7.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%      7.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%      7.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%      7.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%      7.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%      7.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu          756      0.01%      7.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%      7.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt         7300      0.08%      7.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            3      0.00%      7.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%      7.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%      7.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%      7.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%      7.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%      7.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%      7.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd         1443      0.02%      7.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%      7.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%      7.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt        25320      0.29%      8.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%      8.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%      8.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            3      0.00%      8.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%      8.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%      8.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%      8.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%      8.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      8.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      8.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%      8.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%      8.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%      8.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%      8.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%      8.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%      8.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%      8.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%      8.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%      8.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      7968736     91.62%     99.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite        11272      0.13%     99.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead         1452      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            6      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   1526530100                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   3583586316                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses   1517004045                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   1533987200                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       1527695408                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      1523158518                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded           12                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined     13561663                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       274000                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined     21486877                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    538447322                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.828798                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.398743                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    169131307     31.41%     31.41% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     19782009      3.67%     35.08% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     51484070      9.56%     44.65% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     75044726     13.94%     58.58% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     70785854     13.15%     71.73% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     71768065     13.33%     85.06% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     42467741      7.89%     92.95% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     25384396      4.71%     97.66% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8     12599154      2.34%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    538447322                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.828787                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          78299030                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                  35                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     25553545                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     37752602                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    431773962                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    153638309                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     682831562                       # number of misc regfile reads
system.switch_cpus_1.numCycles              538449289                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      26270305                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   2109567968                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      3730640                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       48908424                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     88532524                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      9167471                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   5419120669                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   1530559260                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   2131148064                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       169987617                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents    178575961                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles       284603                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    292996361                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps       21579983                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups      9781046                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   3105924106                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       296573825                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         1940578317                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        3057385261                       # The number of ROB writes
system.switch_cpus_1.timesIdled                    26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests          135                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      6451141                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        10231                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     12899080                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          10231                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      3024275                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops         6892                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      6048340                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops           6892                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               7526                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       650145                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6573                       # Transaction distribution
system.membus.trans_dist::ReadExReq            649315                       # Transaction distribution
system.membus.trans_dist::ReadExResp           649315                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7526                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      1970400                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      1970400                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1970400                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     83647104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     83647104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                83647104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            656841                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  656841    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              656841                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3989820000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3538425250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1335857838500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1335857838500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1335857838500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1335857838500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1335857838500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1335857838500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1335857838500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3557569                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9203790                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           66                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          283525                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            3203                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3203                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2890369                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2890369                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            66                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3557504                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          198                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     19350023                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              19350221                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         8448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    810603200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              810611648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3039443                       # Total snoops (count)
system.tol2bus.snoopTraffic                 191103168                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          9490585                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001092                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.033031                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9480219     99.89%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  10366      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            9490585                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        12667409000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        9673409500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             99000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1335857838500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data      3423738                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3423739                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data      3423738                       # number of overall hits
system.l2.overall_hits::total                 3423739                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst           65                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      3024135                       # number of demand (read+write) misses
system.l2.demand_misses::total                3024200                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst           65                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      3024135                       # number of overall misses
system.l2.overall_misses::total               3024200                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst      7289000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 112598618000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     112605907000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst      7289000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 112598618000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    112605907000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst           66                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      6447873                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6447939                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst           66                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      6447873                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6447939                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.984848                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.469013                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.469018                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.984848                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.469013                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.469018                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 112138.461538                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 37233.330523                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 37234.940480                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 112138.461538                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 37233.330523                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 37234.940480                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2985987                       # number of writebacks
system.l2.writebacks::total                   2985987                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst           65                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      3024135                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3024200                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst           65                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      3024135                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3024200                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst      6964000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  97477943000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  97484907000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst      6964000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  97477943000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  97484907000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.984848                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.469013                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.469018                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.984848                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.469013                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.469018                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 107138.461538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 32233.330523                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 32234.940480                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 107138.461538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 32233.330523                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 32234.940480                       # average overall mshr miss latency
system.l2.replacements                        3032551                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6217803                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6217803                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6217803                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6217803                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           66                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               66                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           66                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           66                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           55                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            55                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data         3203                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 3203                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus_1.data         3203                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3203                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus_1.data        22016                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 22016                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data      2868353                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2868353                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data 108600991500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  108600991500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data      2890369                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2890369                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.992383                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.992383                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 37861.794382                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 37861.794382                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data      2868353                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2868353                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  94259226500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  94259226500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.992383                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.992383                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 32861.794382                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 32861.794382                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst           65                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               65                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst      7289000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      7289000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst           66                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             66                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.984848                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.984848                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 112138.461538                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 112138.461538                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           65                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           65                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      6964000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      6964000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.984848                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.984848                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 107138.461538                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 107138.461538                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data      3401722                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3401722                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data       155782                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          155782                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data   3997626500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3997626500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data      3557504                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3557504                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.043790                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.043790                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 25661.671438                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 25661.671438                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data       155782                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       155782                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data   3218716500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3218716500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.043790                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.043790                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 20661.671438                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 20661.671438                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1335857838500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                    13847087                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3036647                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.559992                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     154.715868                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        14.028235                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    11.155677                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst     0.059682                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data  3916.040538                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.037772                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.003425                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.002724                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.956065                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          669                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2759                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          428                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          170                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 106224111                       # Number of tag accesses
system.l2.tags.data_accesses                106224111                       # Number of data accesses
system.l2.tags.cache_friendly                       0                       # Number of cache friendly accesses
system.l2.tags.cache_averse                  12898890                       # Number of cache averse accesses
system.l2.tags.cache_friendly_victims               0                       # Number of cache friendly victims
system.l2.tags.cache_averse_victims           3032551                       # Number of cache averse victims
system.l2.tags.OPT_hits                             0                       # Number of OPT hits
system.l2.tags.OPT_misses                           0                       # Number of OPT misses
system.l2.tags.OPT_nan                       12898945                       # Number of OPT nan
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1335857838500                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.data      2367359                       # number of demand (read+write) hits
system.l3.demand_hits::total                  2367359                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.data      2367359                       # number of overall hits
system.l3.overall_hits::total                 2367359                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst           65                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data       656776                       # number of demand (read+write) misses
system.l3.demand_misses::total                 656841                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst           65                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data       656776                       # number of overall misses
system.l3.overall_misses::total                656841                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst      6571000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data  54467563500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      54474134500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst      6571000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data  54467563500                       # number of overall miss cycles
system.l3.overall_miss_latency::total     54474134500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst           65                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      3024135                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              3024200                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst           65                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      3024135                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             3024200                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.217178                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.217195                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.217178                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.217195                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 101092.307692                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 82931.720252                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 82933.517396                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 101092.307692                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 82931.720252                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 82933.517396                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              650145                       # number of writebacks
system.l3.writebacks::total                    650145                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst           65                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data       656776                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            656841                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst           65                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data       656776                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           656841                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst      5921000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data  47899803500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  47905724500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst      5921000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data  47899803500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  47905724500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.217178                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.217195                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.217178                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.217195                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 91092.307692                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 72931.720252                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 72933.517396                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 91092.307692                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 72931.720252                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 72933.517396                       # average overall mshr miss latency
system.l3.replacements                         663545                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks      2985987                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          2985987                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks      2985987                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      2985987                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks           65                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total            65                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_hits::.switch_cpus_1.data      2219038                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total               2219038                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       649315                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              649315                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  53743067000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   53743067000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data      2868353                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total           2868353                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.226372                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.226372                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 82768.867191                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 82768.867191                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       649315                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         649315                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  47249917000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  47249917000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.226372                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.226372                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 72768.867191                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 72768.867191                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_hits::.switch_cpus_1.data       148321                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total            148321                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_misses::.switch_cpus_1.inst           65                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_1.data         7461                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total            7526                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.inst      6571000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.data    724496500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    731067500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_accesses::.switch_cpus_1.inst           65                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_1.data       155782                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        155847                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.047894                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.048291                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.inst 101092.307692                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 97104.476612                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 97138.918416                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.inst           65                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.data         7461                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total         7526                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.inst      5921000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data    649886500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    655807500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.047894                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.048291                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.inst 91092.307692                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 87104.476612                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 87138.918416                       # average ReadSharedReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1335857838500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                     6479446                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    696313                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      9.305364                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     496.859002                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data       143.732839                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data   704.692702                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     1.334111                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 31421.381345                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.015163                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.004386                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.021506                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000041                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.958904                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          632                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         6341                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        25400                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4          325                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  97436985                       # Number of tag accesses
system.l3.tags.data_accesses                 97436985                       # Number of data accesses
system.l3.tags.cache_friendly                       0                       # Number of cache friendly accesses
system.l3.tags.cache_averse                   6048275                       # Number of cache averse accesses
system.l3.tags.cache_friendly_victims               0                       # Number of cache friendly victims
system.l3.tags.cache_averse_victims            663545                       # Number of cache averse victims
system.l3.tags.OPT_hits                             0                       # Number of OPT hits
system.l3.tags.OPT_misses                           0                       # Number of OPT misses
system.l3.tags.OPT_nan                        6048340                       # Number of OPT nan
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1335857838500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp            155847                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      3636132                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           51553                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq          2868353                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp         2868353                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq       155847                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      9072540                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    384651968                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          663545                       # Total snoops (count)
system.tol3bus.snoopTraffic                  41609280                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          3687745                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.001869                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.043190                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                3680853     99.81%     99.81% # Request fanout histogram
system.tol3bus.snoop_fanout::1                   6892      0.19%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            3687745                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         6010157000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        4536300000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             1.7                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1335857838500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst         4160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     42033664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           42037824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst         4160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          4160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     41609280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        41609280                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst           65                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       656776                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              656841                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       650145                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             650145                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst        15452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    156128589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             156144041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst        15452                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            15452                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      154552270                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            154552270                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      154552270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst        15452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    156128589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            310696311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    650145.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples        65.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    641805.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.020423486500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        37399                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        37399                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1988254                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             613690                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      656841                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     650145                       # Number of write requests accepted
system.mem_ctrls.readBursts                    656841                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   650145                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  14971                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             42666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             53372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             50921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             40158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             39976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             35534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             36793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             32555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             38674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             41546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            40452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            36544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            36606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            36584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            42972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            36517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             43707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             54615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             52056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             41256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             40986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             35885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             36027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             32432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             38865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             42271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            40448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            37313                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            36173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            37439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            44024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            36627                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.23                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9088732750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3209350000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             21123795250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14159.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32909.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   412535                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  557830                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.80                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                656841                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               650145                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  639619                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1820                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     302                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  25467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  25589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  37296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  37408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  37499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  37452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  37560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  37450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  37451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  37432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  37534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  37430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  37479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  37425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  37416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  37412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  37427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  37401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       321625                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    257.091855                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   148.413064                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   284.895279                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       172738     53.71%     53.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        33525     10.42%     64.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        26437      8.22%     72.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        28344      8.81%     81.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10739      3.34%     84.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        14252      4.43%     88.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        13850      4.31%     93.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9959      3.10%     96.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11781      3.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       321625                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        37399                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.162651                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      2.487143                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1             115      0.31%      0.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2-3              27      0.07%      0.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-5              29      0.08%      0.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6-7              30      0.08%      0.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-9             297      0.79%      1.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10-11           468      1.25%      2.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-13          1504      4.02%      6.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14-15           876      2.34%      8.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-17         10355     27.69%     36.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18-19         21826     58.36%     94.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-21           768      2.05%     97.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22-23           567      1.52%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-25           307      0.82%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26-27           161      0.43%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-29            25      0.07%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30-31            15      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-33             8      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34-35             4      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-37             5      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38-39             5      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-41             4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-45             2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::50-51             1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         37399                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        37399                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.383459                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.357001                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.946109                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            11720     31.34%     31.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              188      0.50%     31.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            24945     66.70%     98.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              525      1.40%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               18      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         37399                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               41079680                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  958144                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                41607936                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                42037824                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             41609280                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       152.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       154.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    156.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    154.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.40                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.21                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  275522436000                       # Total gap between requests
system.mem_ctrls.avgGap                     210807.49                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst         4160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     41075520                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     41607936                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 15451.780083973701                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 152569687.950688332319                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 154547278.081743359566                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst           65                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       656776                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       650145                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      3242500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  21120552750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 6306789914000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     49884.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     32157.92                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9700589.74                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1208259360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            642193695                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2212650300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1634695200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     21251792640.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      41184523500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      68700559200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       136834673895                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        508.254637                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 177302605000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   8989760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  82932279500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1088171700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            578373180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2370301500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1758952080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     21251792640.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      42893442210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      67261469760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       137202503070                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        509.620890                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 173636537500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   8989760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  86598347000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1335857838500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1383174457                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    138347952                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     78298930                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1599821339                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1383174457                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    138347952                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     78298930                       # number of overall hits
system.cpu.icache.overall_hits::total      1599821339                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2133                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst           82                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2215                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2133                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst           82                       # number of overall misses
system.cpu.icache.overall_misses::total          2215                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst      8076500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8076500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst      8076500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8076500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1383176590                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    138347952                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     78299012                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1599823554                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1383176590                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    138347952                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     78299012                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1599823554                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 98493.902439                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  3646.275395                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 98493.902439                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  3646.275395                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          567                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          189                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1687                       # number of writebacks
system.cpu.icache.writebacks::total              1687                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst           16                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst           16                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst           66                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           66                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst           66                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           66                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst      7364500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7364500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst      7364500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7364500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 111583.333333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 111583.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 111583.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 111583.333333                       # average overall mshr miss latency
system.cpu.icache.replacements                   1687                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1383174457                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    138347952                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     78298930                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1599821339                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2133                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst           82                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2215                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst      8076500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8076500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1383176590                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    138347952                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     78299012                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1599823554                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 98493.902439                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  3646.275395                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst           16                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst           66                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           66                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst      7364500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7364500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 111583.333333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 111583.333333                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1335857838500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.990012                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1599823538                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2199                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          727523.209641                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   501.359819                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    10.630193                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.979218                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.020762                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999980                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          511                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6399296415                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6399296415                       # Number of data accesses
system.cpu.icache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.icache.tags.cache_averse        1599823538                       # Number of cache averse accesses
system.cpu.icache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.icache.tags.cache_averse_victims         2199                       # Number of cache averse victims
system.cpu.icache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.icache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.icache.tags.OPT_nan             1599823554                       # Number of OPT nan
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1335857838500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1335857838500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1335857838500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.itb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.itb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.itb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.itb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.itb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.itb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1335857838500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1335857838500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1335857838500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.dtb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.dtb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dtb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.dtb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.dtb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.dtb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1335857838500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    573015017                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     57610615                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    549141811                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1179767443                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    573018915                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     57610615                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    549141811                       # number of overall hits
system.cpu.dcache.overall_hits::total      1179771341                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6553277                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       639307                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      7412783                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       14605367                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6554735                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       639307                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      7412783                       # number of overall misses
system.cpu.dcache.overall_misses::total      14606825                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  15152112500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 147844889228                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 162997001728                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  15152112500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 147844889228                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 162997001728                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    579568294                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     58249922                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    556554594                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1194372810                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    579573650                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     58249922                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    556554594                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1194378166                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011307                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.010975                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.013319                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012228                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011310                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.010975                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.013319                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012230                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 23700.839346                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 19944.586160                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 11160.075726                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 23700.839346                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 19944.586160                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 11158.961768                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       395798                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             53490                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.399477                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     13275934                       # number of writebacks
system.cpu.dcache.writebacks::total          13275934                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data       961710                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       961710                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data       961710                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       961710                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       639307                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      6451073                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7090380                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       639307                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      6451073                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7090380                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  14832459000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 139035404497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 153867863497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  14832459000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 139035404497                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 153867863497                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010975                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.011591                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005936                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010975                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.011591                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005936                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 23200.839346                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 21552.291301                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 21700.933306                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 23200.839346                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 21552.291301                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 21700.933306                       # average overall mshr miss latency
system.cpu.dcache.replacements               13641161                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    422800783                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     42592000                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    399007031                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       864399814                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3686913                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       349627                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      4514495                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8551035                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   2751941500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data  34144164000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  36896105500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    426487696                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     42941627                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    403521526                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    872950849                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008645                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.008142                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.011188                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009796                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data  7871.078321                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data  7563.229996                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  4314.811657                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data       956989                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       956989                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       349627                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      3557506                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3907133                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   2577128000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  26809818000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  29386946000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.008142                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.008816                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004476                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data  7371.078321                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data  7536.127276                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  7521.357988                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    150214234                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     15018615                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data    150134780                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      315367629                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2866364                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       289680                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      2898288                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      6054332                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  12400171000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data 113700725228                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 126100896228                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    153080598                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     15308295                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data    153033068                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    321421961                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.018725                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.018923                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.018939                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.018836                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 42806.445043                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 39230.306039                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 20828.209657                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         4721                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4721                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       289680                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      2893567                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      3183247                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  12255331000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data 112225586497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 124480917497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.018923                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.018908                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009904                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 42306.445043                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 38784.512851                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 39105.013685                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3898                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3898                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         1458                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1458                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         5356                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         5356                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.272218                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.272218                       # miss rate for SoftPFReq accesses
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1335857838500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.995306                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1193416703                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          13641673                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             87.483163                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   365.692171                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    43.133784                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   103.169351                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.714243                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.084246                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.201503                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999991                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          154                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          311                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           47                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        4791154337                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       4791154337                       # Number of data accesses
system.cpu.dcache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.dcache.tags.cache_averse        1193416703                       # Number of cache averse accesses
system.cpu.dcache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dcache.tags.cache_averse_victims     13641673                       # Number of cache averse victims
system.cpu.dcache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.dcache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.dcache.tags.OPT_nan             1194378166                       # Number of OPT nan
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1335857838500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 953490921500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 382366917000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
