/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire [9:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_15z;
  wire [3:0] celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  reg [2:0] celloutsig_0_1z;
  wire [20:0] celloutsig_0_20z;
  wire [20:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire [25:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  reg [18:0] celloutsig_0_8z;
  wire [11:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [13:0] celloutsig_1_12z;
  wire [3:0] celloutsig_1_16z;
  wire [2:0] celloutsig_1_18z;
  wire [14:0] celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [11:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire [15:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~(celloutsig_0_1z[2] & celloutsig_0_2z[11]);
  assign celloutsig_1_2z = ~(celloutsig_1_0z & celloutsig_1_0z);
  assign celloutsig_0_0z = !(in_data[21] ? in_data[18] : in_data[15]);
  assign celloutsig_1_11z = celloutsig_1_8z | celloutsig_1_3z[2];
  assign celloutsig_1_3z = { in_data[99:97], celloutsig_1_2z, celloutsig_1_1z } / { 1'h1, in_data[173:163] };
  assign celloutsig_1_6z = { celloutsig_1_4z, celloutsig_1_4z } / { 1'h1, celloutsig_1_3z[5:1] };
  assign celloutsig_1_12z = { celloutsig_1_1z[5:1], celloutsig_1_5z } % { 1'h1, celloutsig_1_6z[4], celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_11z };
  assign celloutsig_1_18z = celloutsig_1_7z[5:3] * celloutsig_1_12z[12:10];
  assign celloutsig_0_18z = celloutsig_0_9z[5:2] * celloutsig_0_4z[5:2];
  assign celloutsig_0_20z = { celloutsig_0_7z[1:0], celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_19z } * { celloutsig_0_13z[8:0], celloutsig_0_9z };
  assign celloutsig_1_1z = { in_data[107:102], celloutsig_1_0z, celloutsig_1_0z } * { in_data[124:118], celloutsig_1_0z };
  assign celloutsig_0_2z = { in_data[20:8], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z } * { in_data[92:82], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_9z = celloutsig_0_7z[0] ? { celloutsig_0_8z[9:2], celloutsig_0_5z, celloutsig_0_3z } : celloutsig_0_2z[14:3];
  assign celloutsig_0_15z = celloutsig_0_6z[18] ? celloutsig_0_9z[8:6] : celloutsig_0_13z[7:5];
  assign celloutsig_1_4z = celloutsig_1_0z ? { in_data[123], 2'h3 } : celloutsig_1_3z[3:1];
  assign celloutsig_1_0z = in_data[155:142] != in_data[182:169];
  assign celloutsig_1_8z = { celloutsig_1_0z, celloutsig_1_5z } != { celloutsig_1_7z[2:1], celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_16z = - celloutsig_1_12z[7:4];
  assign celloutsig_0_5z = - celloutsig_0_4z[4:2];
  assign celloutsig_1_7z = - { celloutsig_1_3z[5:2], celloutsig_1_3z };
  assign celloutsig_0_6z = { celloutsig_0_4z[4:1], celloutsig_0_3z, celloutsig_0_2z } >> { in_data[46:42], celloutsig_0_2z };
  assign celloutsig_1_19z = { in_data[147:137], celloutsig_1_16z } <<< celloutsig_1_7z[15:1];
  assign celloutsig_0_19z = { celloutsig_0_1z[1:0], celloutsig_0_18z } <<< { celloutsig_0_15z, celloutsig_0_15z };
  assign celloutsig_0_7z = in_data[47:45] ~^ celloutsig_0_6z[10:8];
  assign celloutsig_0_10z = { celloutsig_0_2z[18:14], celloutsig_0_0z } ~^ celloutsig_0_9z[11:6];
  assign celloutsig_0_13z = { celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_0z } ~^ { celloutsig_0_4z[5:4], celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_5z = { celloutsig_1_3z[6], celloutsig_1_1z } ~^ in_data[132:124];
  assign celloutsig_0_4z = { in_data[73:72], celloutsig_0_1z, celloutsig_0_3z } ^ { celloutsig_0_2z[10:6], celloutsig_0_0z };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_8z = 19'h00000;
    else if (!clkin_data[0]) celloutsig_0_8z = { celloutsig_0_6z[18:1], celloutsig_0_0z };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_1z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_1z = { in_data[51:50], celloutsig_0_0z };
  assign { out_data[130:128], out_data[110:96], out_data[37:32], out_data[20:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_19z, celloutsig_0_20z };
endmodule
