{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1633016938192 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633016938200 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 30 22:48:58 2021 " "Processing started: Thu Sep 30 22:48:58 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633016938200 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633016938200 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off polyunit_core -c polyunit_core " "Command: quartus_map --read_settings_files=on --write_settings_files=off polyunit_core -c polyunit_core" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633016938200 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1633016938680 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1633016938680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/tb_alram112x.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/tb_alram112x.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_alram112x " "Found entity 1: tb_alram112x" {  } { { "../rtl/alpha/tb_alram112x.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/tb_alram112x.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633016950143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633016950143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/sim_mult.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/sim_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 sim_mult " "Found entity 1: sim_mult" {  } { { "../rtl/alpha/sim_mult.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/sim_mult.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633016950145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633016950145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 polyunit_core " "Found entity 1: polyunit_core" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633016950148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633016950148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/poly_mod_diff_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/poly_mod_diff_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 poly_mod_diff_tb " "Found entity 1: poly_mod_diff_tb" {  } { { "../rtl/alpha/poly_mod_diff_tb.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/poly_mod_diff_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633016950150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633016950150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/poly_mod_diff.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/poly_mod_diff.v" { { "Info" "ISGN_ENTITY_NAME" "1 poly_mod_diff " "Found entity 1: poly_mod_diff" {  } { { "../rtl/alpha/poly_mod_diff.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/poly_mod_diff.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633016950152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633016950152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/poly_mod_add.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/poly_mod_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 poly_mod_add " "Found entity 1: poly_mod_add" {  } { { "../rtl/alpha/poly_mod_add.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/poly_mod_add.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633016950154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633016950154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/polu_mod_add_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/polu_mod_add_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 poly_mod_add_tb " "Found entity 1: poly_mod_add_tb" {  } { { "../rtl/alpha/polu_mod_add_tb.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polu_mod_add_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633016950157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633016950157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/mux_xx2.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/mux_xx2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_xx2 " "Found entity 1: mux_xx2" {  } { { "../rtl/alpha/mux_xx2.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/mux_xx2.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633016950159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633016950159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/mux_xx1.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/mux_xx1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_xx1 " "Found entity 1: mux_xx1" {  } { { "../rtl/alpha/mux_xx1.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/mux_xx1.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633016950161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633016950161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/modfa.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/modfa.v" { { "Info" "ISGN_ENTITY_NAME" "1 modfa " "Found entity 1: modfa" {  } { { "../rtl/alpha/modfa.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/modfa.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633016950163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633016950163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/mem_gen3.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/mem_gen3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_gen3 " "Found entity 1: mem_gen3" {  } { { "../rtl/alpha/mem_gen3.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/mem_gen3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633016950166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633016950166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/mem_gen2.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/mem_gen2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_gen2 " "Found entity 1: mem_gen2" {  } { { "../rtl/alpha/mem_gen2.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/mem_gen2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633016950168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633016950168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/mem_gen1.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/mem_gen1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_gen1 " "Found entity 1: mem_gen1" {  } { { "../rtl/alpha/mem_gen1.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/mem_gen1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633016950171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633016950171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/k2red.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/k2red.v" { { "Info" "ISGN_ENTITY_NAME" "1 k2red " "Found entity 1: k2red" {  } { { "../rtl/alpha/k2red.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/k2red.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633016950174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633016950174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "../rtl/alpha/half_adder.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/half_adder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633016950175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633016950175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/fulladder2f.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/fulladder2f.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder2f " "Found entity 1: fulladder2f" {  } { { "../rtl/alpha/fulladder2f.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/fulladder2f.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633016950177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633016950177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/full_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/full_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_sub " "Found entity 1: full_sub" {  } { { "../rtl/alpha/full_sub.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/full_sub.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633016950179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633016950179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../rtl/alpha/full_adder.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/full_adder.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633016950181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633016950181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/ffxkclkx.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/ffxkclkx.v" { { "Info" "ISGN_ENTITY_NAME" "1 ffxkclkx " "Found entity 1: ffxkclkx" {  } { { "../rtl/alpha/ffxkclkx.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/ffxkclkx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633016950183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633016950183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/ffxkclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/ffxkclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 ffxkclk " "Found entity 1: ffxkclk" {  } { { "../rtl/alpha/ffxkclk.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/ffxkclk.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633016950186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633016950186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/fflopx.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/fflopx.v" { { "Info" "ISGN_ENTITY_NAME" "1 fflopx " "Found entity 1: fflopx" {  } { { "../rtl/alpha/fflopx.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/fflopx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633016950188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633016950188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/butterfly_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/butterfly_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 butterfly_tb " "Found entity 1: butterfly_tb" {  } { { "../rtl/alpha/butterfly_tb.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/butterfly_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633016950191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633016950191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/butterfly.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/butterfly.v" { { "Info" "ISGN_ENTITY_NAME" "1 butterfly " "Found entity 1: butterfly" {  } { { "../rtl/alpha/butterfly.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/butterfly.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633016950194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633016950194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/alram112x.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/alram112x.v" { { "Info" "ISGN_ENTITY_NAME" "1 alram112x " "Found entity 1: alram112x" {  } { { "../rtl/alpha/alram112x.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/alram112x.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633016950196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633016950196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/addsub.v 2 2 " "Found 2 design units, including 2 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/addsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 addsub " "Found entity 1: addsub" {  } { { "../rtl/alpha/addsub.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/addsub.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633016950198 ""} { "Info" "ISGN_ENTITY_NAME" "2 addsub_tb " "Found entity 2: addsub_tb" {  } { { "../rtl/alpha/addsub.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/addsub.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633016950198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633016950198 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "polyunit_core.v(373) " "Verilog HDL Instantiation warning at polyunit_core.v(373): instance has no name" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 373 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1633016950202 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "polyunit_core.v(374) " "Verilog HDL Instantiation warning at polyunit_core.v(374): instance has no name" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 374 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1633016950202 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "polyunit_core.v(375) " "Verilog HDL Instantiation warning at polyunit_core.v(375): instance has no name" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 375 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1633016950202 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "polyunit_core.v(376) " "Verilog HDL Instantiation warning at polyunit_core.v(376): instance has no name" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 376 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1633016950202 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "polyunit_core " "Elaborating entity \"polyunit_core\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1633016950240 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "polyisntt polyunit_core.v(96) " "Verilog HDL or VHDL warning at polyunit_core.v(96): object \"polyisntt\" assigned a value but never read" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1633016950243 "|polyunit_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "polyisintt polyunit_core.v(100) " "Verilog HDL or VHDL warning at polyunit_core.v(100): object \"polyisintt\" assigned a value but never read" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1633016950243 "|polyunit_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "polyisbypass polyunit_core.v(104) " "Verilog HDL or VHDL warning at polyunit_core.v(104): object \"polyisbypass\" assigned a value but never read" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1633016950243 "|polyunit_core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_gen1 mem_gen1:imem_gen1 " "Elaborating entity \"mem_gen1\" for hierarchy \"mem_gen1:imem_gen1\"" {  } { { "../rtl/alpha/polyunit_core.v" "imem_gen1" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633016950245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_gen2 mem_gen2:imem_gen2 " "Elaborating entity \"mem_gen2\" for hierarchy \"mem_gen2:imem_gen2\"" {  } { { "../rtl/alpha/polyunit_core.v" "imem_gen2" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633016950247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_gen3 mem_gen3:imem_gen " "Elaborating entity \"mem_gen3\" for hierarchy \"mem_gen3:imem_gen\"" {  } { { "../rtl/alpha/polyunit_core.v" "imem_gen" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633016950249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alram112x alram112x:ialram112x " "Elaborating entity \"alram112x\" for hierarchy \"alram112x:ialram112x\"" {  } { { "../rtl/alpha/polyunit_core.v" "ialram112x" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633016950252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopx alram112x:ialram112x\|fflopx:ifflopx1 " "Elaborating entity \"fflopx\" for hierarchy \"alram112x:ialram112x\|fflopx:ifflopx1\"" {  } { { "../rtl/alpha/alram112x.v" "ifflopx1" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/alram112x.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633016950255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "butterfly butterfly:ibutterfly1 " "Elaborating entity \"butterfly\" for hierarchy \"butterfly:ibutterfly1\"" {  } { { "../rtl/alpha/polyunit_core.v" "ibutterfly1" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633016950262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopx butterfly:ibutterfly1\|fflopx:ifflopx1 " "Elaborating entity \"fflopx\" for hierarchy \"butterfly:ibutterfly1\|fflopx:ifflopx1\"" {  } { { "../rtl/alpha/butterfly.v" "ifflopx1" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/butterfly.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633016950265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclkx butterfly:ibutterfly1\|ffxkclkx:iffxkclkx1 " "Elaborating entity \"ffxkclkx\" for hierarchy \"butterfly:ibutterfly1\|ffxkclkx:iffxkclkx1\"" {  } { { "../rtl/alpha/butterfly.v" "iffxkclkx1" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/butterfly.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633016950269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclk butterfly:ibutterfly1\|ffxkclkx:iffxkclkx1\|ffxkclk:i_bit\[0\].flxodat " "Elaborating entity \"ffxkclk\" for hierarchy \"butterfly:ibutterfly1\|ffxkclkx:iffxkclkx1\|ffxkclk:i_bit\[0\].flxodat\"" {  } { { "../rtl/alpha/ffxkclkx.v" "i_bit\[0\].flxodat" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/ffxkclkx.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633016950271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sim_mult butterfly:ibutterfly1\|sim_mult:isim_mult " "Elaborating entity \"sim_mult\" for hierarchy \"butterfly:ibutterfly1\|sim_mult:isim_mult\"" {  } { { "../rtl/alpha/butterfly.v" "isim_mult" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/butterfly.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633016950299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclkx butterfly:ibutterfly1\|sim_mult:isim_mult\|ffxkclkx:iffxkclkx1 " "Elaborating entity \"ffxkclkx\" for hierarchy \"butterfly:ibutterfly1\|sim_mult:isim_mult\|ffxkclkx:iffxkclkx1\"" {  } { { "../rtl/alpha/sim_mult.v" "iffxkclkx1" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/sim_mult.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633016950317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclk butterfly:ibutterfly1\|sim_mult:isim_mult\|ffxkclkx:iffxkclkx1\|ffxkclk:i_bit\[0\].flxodat " "Elaborating entity \"ffxkclk\" for hierarchy \"butterfly:ibutterfly1\|sim_mult:isim_mult\|ffxkclkx:iffxkclkx1\|ffxkclk:i_bit\[0\].flxodat\"" {  } { { "../rtl/alpha/ffxkclkx.v" "i_bit\[0\].flxodat" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/ffxkclkx.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633016950323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclkx butterfly:ibutterfly1\|sim_mult:isim_mult\|ffxkclkx:iffxkclkx3 " "Elaborating entity \"ffxkclkx\" for hierarchy \"butterfly:ibutterfly1\|sim_mult:isim_mult\|ffxkclkx:iffxkclkx3\"" {  } { { "../rtl/alpha/sim_mult.v" "iffxkclkx3" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/sim_mult.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633016950347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclk butterfly:ibutterfly1\|sim_mult:isim_mult\|ffxkclkx:iffxkclkx3\|ffxkclk:i_bit\[0\].flxodat " "Elaborating entity \"ffxkclk\" for hierarchy \"butterfly:ibutterfly1\|sim_mult:isim_mult\|ffxkclkx:iffxkclkx3\|ffxkclk:i_bit\[0\].flxodat\"" {  } { { "../rtl/alpha/ffxkclkx.v" "i_bit\[0\].flxodat" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/ffxkclkx.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633016950350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "k2red butterfly:ibutterfly1\|k2red:ik2red " "Elaborating entity \"k2red\" for hierarchy \"butterfly:ibutterfly1\|k2red:ik2red\"" {  } { { "../rtl/alpha/butterfly.v" "ik2red" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/butterfly.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633016950375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopx butterfly:ibutterfly1\|k2red:ik2red\|fflopx:ifflopx2 " "Elaborating entity \"fflopx\" for hierarchy \"butterfly:ibutterfly1\|k2red:ik2red\|fflopx:ifflopx2\"" {  } { { "../rtl/alpha/k2red.v" "ifflopx2" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/k2red.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633016950393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_sub butterfly:ibutterfly1\|k2red:ik2red\|full_sub:ifullsub1 " "Elaborating entity \"full_sub\" for hierarchy \"butterfly:ibutterfly1\|k2red:ik2red\|full_sub:ifullsub1\"" {  } { { "../rtl/alpha/k2red.v" "ifullsub1" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/k2red.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633016950398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder butterfly:ibutterfly1\|k2red:ik2red\|full_sub:ifullsub1\|full_adder:FAgen\[0\].fai " "Elaborating entity \"full_adder\" for hierarchy \"butterfly:ibutterfly1\|k2red:ik2red\|full_sub:ifullsub1\|full_adder:FAgen\[0\].fai\"" {  } { { "../rtl/alpha/full_sub.v" "FAgen\[0\].fai" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/full_sub.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633016950400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder2f butterfly:ibutterfly1\|k2red:ik2red\|fulladder2f:ifulladder2f1 " "Elaborating entity \"fulladder2f\" for hierarchy \"butterfly:ibutterfly1\|k2red:ik2red\|fulladder2f:ifulladder2f1\"" {  } { { "../rtl/alpha/k2red.v" "ifulladder2f1" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/k2red.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633016950415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_sub butterfly:ibutterfly1\|k2red:ik2red\|full_sub:ifullsub2 " "Elaborating entity \"full_sub\" for hierarchy \"butterfly:ibutterfly1\|k2red:ik2red\|full_sub:ifullsub2\"" {  } { { "../rtl/alpha/k2red.v" "ifullsub2" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/k2red.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633016950423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder2f butterfly:ibutterfly1\|k2red:ik2red\|fulladder2f:ifulladder2f3 " "Elaborating entity \"fulladder2f\" for hierarchy \"butterfly:ibutterfly1\|k2red:ik2red\|fulladder2f:ifulladder2f3\"" {  } { { "../rtl/alpha/k2red.v" "ifulladder2f3" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/k2red.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633016950435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclkx butterfly:ibutterfly1\|k2red:ik2red\|ffxkclkx:iffxkclkx1 " "Elaborating entity \"ffxkclkx\" for hierarchy \"butterfly:ibutterfly1\|k2red:ik2red\|ffxkclkx:iffxkclkx1\"" {  } { { "../rtl/alpha/k2red.v" "iffxkclkx1" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/k2red.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633016950438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "poly_mod_add butterfly:ibutterfly1\|poly_mod_add:ipoly_mod_add " "Elaborating entity \"poly_mod_add\" for hierarchy \"butterfly:ibutterfly1\|poly_mod_add:ipoly_mod_add\"" {  } { { "../rtl/alpha/butterfly.v" "ipoly_mod_add" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/butterfly.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633016950453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "poly_mod_diff butterfly:ibutterfly1\|poly_mod_diff:ipoly_mod_diff " "Elaborating entity \"poly_mod_diff\" for hierarchy \"butterfly:ibutterfly1\|poly_mod_diff:ipoly_mod_diff\"" {  } { { "../rtl/alpha/butterfly.v" "ipoly_mod_diff" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/butterfly.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633016950455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_xx2 butterfly:ibutterfly1\|mux_xx2:imux_xx21 " "Elaborating entity \"mux_xx2\" for hierarchy \"butterfly:ibutterfly1\|mux_xx2:imux_xx21\"" {  } { { "../rtl/alpha/butterfly.v" "imux_xx21" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/butterfly.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633016950457 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1633016951684 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1633016951787 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1633016951961 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1633016952189 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633016952189 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "98 " "Design contains 98 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[0\] " "No output dependent on input pin \"data_in\[0\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[1\] " "No output dependent on input pin \"data_in\[1\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[2\] " "No output dependent on input pin \"data_in\[2\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[3\] " "No output dependent on input pin \"data_in\[3\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[4\] " "No output dependent on input pin \"data_in\[4\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[5\] " "No output dependent on input pin \"data_in\[5\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[6\] " "No output dependent on input pin \"data_in\[6\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[7\] " "No output dependent on input pin \"data_in\[7\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[8\] " "No output dependent on input pin \"data_in\[8\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_in[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[9\] " "No output dependent on input pin \"data_in\[9\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_in[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[10\] " "No output dependent on input pin \"data_in\[10\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_in[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[11\] " "No output dependent on input pin \"data_in\[11\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_in[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[12\] " "No output dependent on input pin \"data_in\[12\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_in[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[13\] " "No output dependent on input pin \"data_in\[13\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_in[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[14\] " "No output dependent on input pin \"data_in\[14\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_in[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[15\] " "No output dependent on input pin \"data_in\[15\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_in[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[16\] " "No output dependent on input pin \"data_in\[16\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_in[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[17\] " "No output dependent on input pin \"data_in\[17\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_in[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[18\] " "No output dependent on input pin \"data_in\[18\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_in[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[19\] " "No output dependent on input pin \"data_in\[19\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_in[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[20\] " "No output dependent on input pin \"data_in\[20\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_in[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[21\] " "No output dependent on input pin \"data_in\[21\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_in[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[22\] " "No output dependent on input pin \"data_in\[22\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_in[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[23\] " "No output dependent on input pin \"data_in\[23\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_in[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[24\] " "No output dependent on input pin \"data_in\[24\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_in[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[25\] " "No output dependent on input pin \"data_in\[25\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_in[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[26\] " "No output dependent on input pin \"data_in\[26\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_in[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[27\] " "No output dependent on input pin \"data_in\[27\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_in[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[28\] " "No output dependent on input pin \"data_in\[28\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_in[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[29\] " "No output dependent on input pin \"data_in\[29\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_in[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[30\] " "No output dependent on input pin \"data_in\[30\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_in[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[31\] " "No output dependent on input pin \"data_in\[31\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_in[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[32\] " "No output dependent on input pin \"data_in\[32\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_in[32]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[33\] " "No output dependent on input pin \"data_in\[33\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_in[33]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[34\] " "No output dependent on input pin \"data_in\[34\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_in[34]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[35\] " "No output dependent on input pin \"data_in\[35\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_in[35]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[36\] " "No output dependent on input pin \"data_in\[36\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_in[36]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[37\] " "No output dependent on input pin \"data_in\[37\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_in[37]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[38\] " "No output dependent on input pin \"data_in\[38\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_in[38]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[39\] " "No output dependent on input pin \"data_in\[39\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_in[39]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[40\] " "No output dependent on input pin \"data_in\[40\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_in[40]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[41\] " "No output dependent on input pin \"data_in\[41\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_in[41]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[42\] " "No output dependent on input pin \"data_in\[42\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_in[42]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[43\] " "No output dependent on input pin \"data_in\[43\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_in[43]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[44\] " "No output dependent on input pin \"data_in\[44\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_in[44]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[45\] " "No output dependent on input pin \"data_in\[45\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_in[45]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[46\] " "No output dependent on input pin \"data_in\[46\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_in[46]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[47\] " "No output dependent on input pin \"data_in\[47\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_in[47]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[0\] " "No output dependent on input pin \"data_out\[0\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_out[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[1\] " "No output dependent on input pin \"data_out\[1\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_out[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[2\] " "No output dependent on input pin \"data_out\[2\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_out[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[3\] " "No output dependent on input pin \"data_out\[3\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_out[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[4\] " "No output dependent on input pin \"data_out\[4\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_out[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[5\] " "No output dependent on input pin \"data_out\[5\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_out[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[6\] " "No output dependent on input pin \"data_out\[6\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_out[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[7\] " "No output dependent on input pin \"data_out\[7\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_out[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[8\] " "No output dependent on input pin \"data_out\[8\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_out[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[9\] " "No output dependent on input pin \"data_out\[9\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_out[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[10\] " "No output dependent on input pin \"data_out\[10\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_out[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[11\] " "No output dependent on input pin \"data_out\[11\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_out[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[12\] " "No output dependent on input pin \"data_out\[12\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_out[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[13\] " "No output dependent on input pin \"data_out\[13\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_out[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[14\] " "No output dependent on input pin \"data_out\[14\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_out[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[15\] " "No output dependent on input pin \"data_out\[15\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_out[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[16\] " "No output dependent on input pin \"data_out\[16\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_out[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[17\] " "No output dependent on input pin \"data_out\[17\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_out[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[18\] " "No output dependent on input pin \"data_out\[18\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_out[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[19\] " "No output dependent on input pin \"data_out\[19\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_out[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[20\] " "No output dependent on input pin \"data_out\[20\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_out[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[21\] " "No output dependent on input pin \"data_out\[21\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_out[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[22\] " "No output dependent on input pin \"data_out\[22\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_out[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[23\] " "No output dependent on input pin \"data_out\[23\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_out[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[24\] " "No output dependent on input pin \"data_out\[24\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_out[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[25\] " "No output dependent on input pin \"data_out\[25\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_out[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[26\] " "No output dependent on input pin \"data_out\[26\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_out[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[27\] " "No output dependent on input pin \"data_out\[27\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_out[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[28\] " "No output dependent on input pin \"data_out\[28\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_out[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[29\] " "No output dependent on input pin \"data_out\[29\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_out[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[30\] " "No output dependent on input pin \"data_out\[30\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_out[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[31\] " "No output dependent on input pin \"data_out\[31\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_out[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[32\] " "No output dependent on input pin \"data_out\[32\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_out[32]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[33\] " "No output dependent on input pin \"data_out\[33\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_out[33]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[34\] " "No output dependent on input pin \"data_out\[34\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_out[34]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[35\] " "No output dependent on input pin \"data_out\[35\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_out[35]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[36\] " "No output dependent on input pin \"data_out\[36\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_out[36]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[37\] " "No output dependent on input pin \"data_out\[37\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_out[37]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[38\] " "No output dependent on input pin \"data_out\[38\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_out[38]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[39\] " "No output dependent on input pin \"data_out\[39\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_out[39]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[40\] " "No output dependent on input pin \"data_out\[40\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_out[40]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[41\] " "No output dependent on input pin \"data_out\[41\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_out[41]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[42\] " "No output dependent on input pin \"data_out\[42\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_out[42]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[43\] " "No output dependent on input pin \"data_out\[43\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_out[43]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[44\] " "No output dependent on input pin \"data_out\[44\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_out[44]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[45\] " "No output dependent on input pin \"data_out\[45\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_out[45]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[46\] " "No output dependent on input pin \"data_out\[46\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_out[46]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[47\] " "No output dependent on input pin \"data_out\[47\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|data_out[47]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mode\[0\] " "No output dependent on input pin \"mode\[0\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|mode[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mode\[1\] " "No output dependent on input pin \"mode\[1\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633016952228 "|polyunit_core|mode[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1633016952228 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "115 " "Implemented 115 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "101 " "Implemented 101 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1633016952232 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1633016952232 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13 " "Implemented 13 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1633016952232 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1633016952232 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 108 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 108 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633016952278 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 30 22:49:12 2021 " "Processing ended: Thu Sep 30 22:49:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633016952278 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633016952278 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633016952278 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1633016952278 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1633016953692 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633016953700 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 30 22:49:13 2021 " "Processing started: Thu Sep 30 22:49:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633016953700 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1633016953700 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off polyunit_core -c polyunit_core " "Command: quartus_fit --read_settings_files=off --write_settings_files=off polyunit_core -c polyunit_core" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1633016953701 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1633016953811 ""}
{ "Info" "0" "" "Project  = polyunit_core" {  } {  } 0 0 "Project  = polyunit_core" 0 0 "Fitter" 0 0 1633016953811 ""}
{ "Info" "0" "" "Revision = polyunit_core" {  } {  } 0 0 "Revision = polyunit_core" 0 0 "Fitter" 0 0 1633016953811 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1633016953960 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1633016953960 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "polyunit_core 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"polyunit_core\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1633016953967 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1633016954028 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1633016954028 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1633016954524 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1633016954548 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1633016954710 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "102 102 " "No exact pin location assignment(s) for 102 pins of 102 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1633016954960 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1633016969221 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 9 global CLKCTRL_G10 " "clk~inputCLKENA0 with 9 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1633016969984 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1633016969984 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633016969984 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1633016969988 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1633016969989 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1633016969990 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1633016969990 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1633016969990 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1633016969991 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1633016969991 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1633016969991 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1633016969991 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:16 " "Fitter preparation operations ending: elapsed time is 00:00:16" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633016970063 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "polyunit_core.sdc " "Synopsys Design Constraints File file not found: 'polyunit_core.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1633016978735 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1633016978736 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1633016978739 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1633016978739 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1633016978739 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1633016978742 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1633016978873 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633016979845 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1633016980454 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1633016983580 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633016983581 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1633016984914 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X45_Y0 X55_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X45_Y0 to location X55_Y10" {  } { { "loc" "" { Generic "K:/kyber90sfpga/kyber90sfpga/quartus-polyunit-core/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X45_Y0 to location X55_Y10"} { { 12 { 0 ""} 45 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1633016990772 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1633016990772 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1633016992300 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1633016992300 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633016992305 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.24 " "Total time spent on timing analysis during the Fitter is 0.24 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1633016994679 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1633016994722 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1633016995056 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1633016995056 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1633016995384 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633016998265 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "K:/kyber90sfpga/kyber90sfpga/quartus-polyunit-core/output_files/polyunit_core.fit.smsg " "Generated suppressed messages file K:/kyber90sfpga/kyber90sfpga/quartus-polyunit-core/output_files/polyunit_core.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1633016998697 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6617 " "Peak virtual memory: 6617 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633016999264 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 30 22:49:59 2021 " "Processing ended: Thu Sep 30 22:49:59 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633016999264 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633016999264 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:07 " "Total CPU time (on all processors): 00:01:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633016999264 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1633016999264 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1633017000587 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633017000595 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 30 22:50:00 2021 " "Processing started: Thu Sep 30 22:50:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633017000595 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1633017000595 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off polyunit_core -c polyunit_core " "Command: quartus_asm --read_settings_files=off --write_settings_files=off polyunit_core -c polyunit_core" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1633017000595 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1633017001493 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1633017007815 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4826 " "Peak virtual memory: 4826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633017008218 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 30 22:50:08 2021 " "Processing ended: Thu Sep 30 22:50:08 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633017008218 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633017008218 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633017008218 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1633017008218 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1633017008949 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1633017009646 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633017009652 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 30 22:50:09 2021 " "Processing started: Thu Sep 30 22:50:09 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633017009652 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1633017009652 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta polyunit_core -c polyunit_core " "Command: quartus_sta polyunit_core -c polyunit_core" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1633017009652 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1633017009762 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1633017010566 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1633017010566 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633017010621 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633017010621 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "polyunit_core.sdc " "Synopsys Design Constraints File file not found: 'polyunit_core.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1633017011238 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1633017011238 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1633017011239 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1633017011239 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1633017011240 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1633017011240 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1633017011241 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1633017011255 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1633017011264 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1633017011264 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.921 " "Worst-case setup slack is -0.921" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633017011267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633017011267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.921              -5.604 clk  " "   -0.921              -5.604 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633017011267 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633017011267 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.364 " "Worst-case hold slack is 0.364" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633017011272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633017011272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.364               0.000 clk  " "    0.364               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633017011272 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633017011272 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1633017011276 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1633017011279 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633017011280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633017011280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -4.754 clk  " "   -0.394              -4.754 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633017011280 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633017011280 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1633017011291 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1633017011328 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1633017012315 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1633017012372 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1633017012377 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1633017012377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.939 " "Worst-case setup slack is -0.939" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633017012378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633017012378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.939              -5.561 clk  " "   -0.939              -5.561 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633017012378 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633017012378 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.380 " "Worst-case hold slack is 0.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633017012382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633017012382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.380               0.000 clk  " "    0.380               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633017012382 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633017012382 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1633017012384 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1633017012388 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633017012389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633017012389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -5.068 clk  " "   -0.394              -5.068 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633017012389 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633017012389 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1633017012401 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1633017012566 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1633017013364 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1633017013415 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1633017013416 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1633017013416 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.103 " "Worst-case setup slack is -0.103" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633017013418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633017013418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.103              -0.103 clk  " "   -0.103              -0.103 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633017013418 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633017013418 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633017013420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633017013420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 clk  " "    0.178               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633017013420 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633017013420 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1633017013422 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1633017013425 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.083 " "Worst-case minimum pulse width slack is -0.083" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633017013426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633017013426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.083              -0.732 clk  " "   -0.083              -0.732 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633017013426 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633017013426 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1633017013437 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1633017013599 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1633017013601 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1633017013601 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.050 " "Worst-case setup slack is -0.050" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633017013602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633017013602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.050              -0.050 clk  " "   -0.050              -0.050 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633017013602 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633017013602 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.168 " "Worst-case hold slack is 0.168" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633017013605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633017013605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 clk  " "    0.168               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633017013605 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633017013605 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1633017013608 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1633017013610 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.081 " "Worst-case minimum pulse width slack is -0.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633017013611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633017013611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.081              -0.714 clk  " "   -0.081              -0.714 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633017013611 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633017013611 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1633017014943 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1633017014943 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5129 " "Peak virtual memory: 5129 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633017015003 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 30 22:50:15 2021 " "Processing ended: Thu Sep 30 22:50:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633017015003 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633017015003 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633017015003 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1633017015003 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 120 s " "Quartus Prime Full Compilation was successful. 0 errors, 120 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1633017015796 ""}
