
<html>
    <head>
        <title>
            
            
            
            
            
            
          EC207       
            
            
            
            
            
            
        </title>
        
        

        
        <link rel="stylesheet" href="../../../css/sylb.css"> 
<script src="../../../cordova.js"></script> 
<script>
        function onLoad()
            {document.addEventListener("deviceready", onDeviceReady, false);}
        function onDeviceReady() { }
</script>
        
                
    </head>
     <body onload="onLoad()">  <div data-role="page" data-theme="c"> <div class="ui-content">

         
         
         
        <div class="head"><b>
            
            
            
            
              
                  
                  <center><h1> 
                      
                      
                      
                      
                      
                      
                      
                      
                      
                      
                      
                      
                      
                  LOGIC CIRCUIT DESIGN    
                      
                      
                      
                      
                      
                      
                      </h1> </center>  
            
            
          
            
            
            
            
            
            
            
            
            
            </b></div>
        
                  
       
         
         
         

         
       
         
         
       
         
         
                
         
        
               
        <br><br><b>Syllabus</b>
        <p>
            
            
            
            
            
            
            
     Positional Number Systems, Boolean algebra, Combinational Logic, HDL concepts ,Digital ICs, Programmable Logic Devices, Sequential Logic, Sequential Circuits.       
            
            
            
            
            
            
        </p>
        
               
            
        <br><div class="div1"><b>&nbsp; Module I<div class="div2">15%</div> </b> </div>
        
         
         
         
Number systems- decimal, binary, octal, hexa decimal, base conversion
1's and 2's complement, signed number representation,Binary arithmetic, binary subtraction using 2's complement  
Binary codes (grey, BCD and Excess-3), Error detection and correcting codes : Parity(odd, even), Hamming code (7,4), Alphanumeric codes : ASCII       
         
         
         

        <br><br><div class="div1"><b> &nbsp; Module II<div class="div2">15%</div> </b> </div>
       
         
         
         
         
Logic expressions, Boolean laws, Duality, De Morgan's law, Logic functions and gates
Canonical forms: SOP, POS, Realisation of logic expressions using K-map (2,3,4 variables)
Design of combinational circuits - adder, subtractor, 4 bit adder/subtractor, BCD adder, MUX, DEMUX, Decoder,BCD to 7 segment decoder, Encoder, Priority encoder, Comparator (2/3 bits)         
         
         
         
         
        
         
         
        

        <hr>FIRST INTERNAL EXAMINATION<hr>


        <br><div class="div1"><b>&nbsp; Module III<div class="div2">15%</div> </b> </div>
       
         
         
         
         
         
         
         
         
         
         
 Introduction to HDL : Logic descriptions using HDL, basics of modeling (only for assignments)
 Logic families and its characteristics: Logic levels, propagation delay, fan in, fan out, noise immunity , power  dissipation, TTL subfamilies
 NAND in TTL (totem pole, open collector and tri-state), CMOS:NAND, NOR, and NOT in CMOS, Comparison of logic  families (TTL,ECL,CMOS) in terms of fan-in, fan-out, supply voltage, propagation delay, logic voltage and current  levels, power dissipation and noise margin
 Programmable Logic devices - ROM, PLA, PAL, implementation of simple circuits using PLA       
         
         
         
         
         
         
         
       


        <br><br><div class="div1"><b>&nbsp; Module IV<div class="div2">15%</div> </b> </div>
        
         
         
         
         
         
         
         
         
    Sequential circuits - latch, flip flop ( SR, JK, T, D), master slave JK FF, conversion of FFs, excitation table and     characteristic equations
   Asynchronous and synchronous counter design, mod N counters, random sequence generator      
         
         
         
         
         
         
         
               
        
        <hr>SECOND INTERNAL EXAMINATION<hr>


        <br><div class="div1"><b>&nbsp; Module V<div class="div2">20%</div> </b> </div>
      
         
         
         
         
Shift Registers - SIPO, SISO, PISO, PIPO, Shift registers with parallel LOAD/SHIFT Shift register counter - Ring Counter and Johnson Counter 
Mealy and Moore models, state machine ,notations, state diagram, state table, transition table, excitation table, state equations        
         
         
         <br><br><div class="div1"><b>&nbsp; Module VI<div class="div2">20%</div> </b> </div>
        
         
                 
         
Construction of state diagram - up down counter, sequence detector
Synchronous sequential circuit design - State equivalence
State reduction - equivalence classes, implication chart

         
         
         <hr>END SEMESTER EXAM<hr> 
        
        <br><div class="div3"></div><br>
        
         
         
         
         
         
         
         
            <b> Course Objectives</b><br> 
        
       
    
        1.  To work with a positional number systems and numeric representations
        2.  To introduce basic postulates of Boolean algebra and show the correlation between Boolean expression
        3.  To outline the formal procedures for the analysis and design of combinational circuits and sequential                         circuits
        4.  To study the fundamentals of HDL
        5.  To design and implement combinational circuits using basic programmable blocks
        6.  To design and implement synchronous sequential circuits

         
            <br><br><b>Expected Outcome</b><br> 
        
            
           
            <ol>
              
                
                
             
                
                
                <li>Compare various positional number systems and binary codes</li>
                <li>Apply Boolean algebra in logic circuit design</li>
                <li>Design combinational and sequential circuits</li>
                <li>Design and implement digital systems using basic programmable blocks</li>
                <li>Formulate various digital systems using HDL</li>
         
         
         
         
         
         
         
         
         
         
         
         </ol>   
            <br><br><b>Text Book</b><br> 
        
            
           
            <ol>
                
                
                
                
                
                
                <li>Donald D Givone, Digital Principles and Design, Tata McGraw Hill, 2003</li>
                <li>John F Wakerly, Digital Design Principles and Practices, Pearson Prentice Hall, 2007</li>
                
                
                
                
                
                
            </ol>
            
        
        
            <br><br><b>Reference Books</b><br> 
        
            
           
            <ol>
                

                
                  <li>Ronald J Tocci, Digital Systems, Pearson Education, 11th edition,2010</li> 
	 <li>Thomas L Floyd, Digital Fundamentals, Pearson Education, 8th edition 2009</li>
 	 <li>Moris Mano, Digital Design, Prentice Hall of India, 3rd edition, 2002</li>
	 <li>John M Yarbrough, Digital Logic Applications and Design, Cenage learning, 2009</li>
 	 <li>David Money Harris, Sarah L Harris, Digital Design and Computer Architecture, Morgan Kaufmann - Elsevier, 2009</li>



            </ol>
        
             <br><br><b>QUESTION PAPER PATTERN (End semester exam)</b><br> 
        
        
           
      
         
         
         
         
         
         
         
         
         
         
         <br>The question paper consists of three parts. Part A covers modules I and II, Part B covers modules III and IV and Part C covers modules V and VI. Each part has three questions. Each question have a maximum of four subparts. Among the three questions one will be a compulsory question covering both the modules and the remaining two questions will be as one question from each module, of which one is to be answered. Mark pattern is according to the syllabus with maximum 50 % for theory, derivation, proof and 50% for logical/numerical problems.<br> 
    
    
         
         
         
         
         
         
          
   


         
    
    
    
    
    </div></div><!-- container close --> </body>








</html>