Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 07:32:01 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postplace_timing_min.rpt
| Design       : sv_chip2_hierarchy_no_mem
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.140ns  (arrival time - required time)
  Source:                 h_fltr_1_right/my_steer_fltr_inst/im_p_tmp_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_fltr_1_right/imag_p_reg_reg[4]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.097%)  route 0.156ns (60.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    R31                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                                                               r  tm3_clk_v0_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        0.739     0.836    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16                                                    r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.862 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=12948, estimated)    0.564     1.426    h_fltr_1_right/my_steer_fltr_inst/tm3_clk_v0_IBUF_BUFG
    SLICE_X35Y249                                                     r  h_fltr_1_right/my_steer_fltr_inst/im_p_tmp_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y249        FDRE (Prop_fdre_C_Q)         0.100     1.526 r  h_fltr_1_right/my_steer_fltr_inst/im_p_tmp_reg[19]/Q
                         net (fo=1, estimated)        0.156     1.681    h_fltr_1_right/n_27_my_steer_fltr_inst
    SLICE_X38Y250        SRL16E                                       r  h_fltr_1_right/imag_p_reg_reg[4]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    R31                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                                                               r  tm3_clk_v0_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        0.778     1.041    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16                                                    r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=12948, estimated)    0.866     1.937    h_fltr_1_right/tm3_clk_v0_IBUF_BUFG
    SLICE_X38Y250                                                     r  h_fltr_1_right/imag_p_reg_reg[4]_srl2/CLK
                         clock pessimism             -0.217     1.720    
    SLICE_X38Y250        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.822    h_fltr_1_right/imag_p_reg_reg[4]_srl2
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                 -0.140    

Slack (VIOLATED) :        -0.136ns  (arrival time - required time)
  Source:                 v_fltr_1_right/inst_fltr_compute_f3/d_out_tmp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_fltr_1_right/inst_fltr_compute_f3/dout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.093%)  route 0.108ns (51.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    R31                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                                                               r  tm3_clk_v0_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        0.739     0.836    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16                                                    r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.862 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=12948, estimated)    0.571     1.433    v_fltr_1_right/inst_fltr_compute_f3/tm3_clk_v0_IBUF_BUFG
    SLICE_X15Y248                                                     r  v_fltr_1_right/inst_fltr_compute_f3/d_out_tmp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y248        FDRE (Prop_fdre_C_Q)         0.100     1.533 r  v_fltr_1_right/inst_fltr_compute_f3/d_out_tmp_reg[9]/Q
                         net (fo=1, estimated)        0.108     1.641    v_fltr_1_right/inst_fltr_compute_f3/n_0_d_out_tmp_reg[9]
    SLICE_X14Y250        FDRE                                         r  v_fltr_1_right/inst_fltr_compute_f3/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    R31                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                                                               r  tm3_clk_v0_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        0.778     1.041    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16                                                    r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=12948, estimated)    0.878     1.949    v_fltr_1_right/inst_fltr_compute_f3/tm3_clk_v0_IBUF_BUFG
    SLICE_X14Y250                                                     r  v_fltr_1_right/inst_fltr_compute_f3/dout_reg[6]/C
                         clock pessimism             -0.217     1.732    
    SLICE_X14Y250        FDRE (Hold_fdre_C_D)         0.045     1.777    v_fltr_1_right/inst_fltr_compute_f3/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                 -0.136    

Slack (VIOLATED) :        -0.116ns  (arrival time - required time)
  Source:                 h_fltr_1_right/your_instance_name_f2/n_delay_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_fltr_1_right/your_instance_name_f2/dout0__0/your_instance_name_f2/dout0/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.118ns (40.674%)  route 0.172ns (59.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    R31                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                                                               r  tm3_clk_v0_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        0.739     0.836    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16                                                    r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.862 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=12948, estimated)    0.572     1.434    h_fltr_1_right/your_instance_name_f2/tm3_clk_v0_IBUF_BUFG
    SLICE_X10Y249                                                     r  h_fltr_1_right/your_instance_name_f2/n_delay_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y249        FDRE (Prop_fdre_C_Q)         0.118     1.552 r  h_fltr_1_right/your_instance_name_f2/n_delay_reg1_reg[7]/Q
                         net (fo=2, estimated)        0.172     1.724    h_fltr_1_right/your_instance_name_f2/n_0_n_delay_reg1_reg[7]
    DSP48_X0Y100         DSP48E1                                      r  h_fltr_1_right/your_instance_name_f2/dout0__0/your_instance_name_f2/dout0/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    R31                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                                                               r  tm3_clk_v0_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        0.778     1.041    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16                                                    r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=12948, estimated)    0.930     2.001    h_fltr_1_right/your_instance_name_f2/tm3_clk_v0_IBUF_BUFG
    DSP48_X0Y100                                                      r  h_fltr_1_right/your_instance_name_f2/dout0__0/your_instance_name_f2/dout0/CLK
                         clock pessimism             -0.217     1.784    
    DSP48_X0Y100         DSP48E1 (Hold_dsp48e1_CLK_A[7])
                                                      0.056     1.840    h_fltr_1_right/your_instance_name_f2/dout0__0/your_instance_name_f2/dout0
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                 -0.116    

Slack (VIOLATED) :        -0.115ns  (arrival time - required time)
  Source:                 h_fltr_1_right/your_instance_name_f2/n_delay_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_fltr_1_right/your_instance_name_f2/dout0__0/your_instance_name_f2/dout0/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.118ns (40.593%)  route 0.173ns (59.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    R31                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                                                               r  tm3_clk_v0_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        0.739     0.836    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16                                                    r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.862 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=12948, estimated)    0.572     1.434    h_fltr_1_right/your_instance_name_f2/tm3_clk_v0_IBUF_BUFG
    SLICE_X10Y249                                                     r  h_fltr_1_right/your_instance_name_f2/n_delay_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y249        FDRE (Prop_fdre_C_Q)         0.118     1.552 r  h_fltr_1_right/your_instance_name_f2/n_delay_reg1_reg[0]/Q
                         net (fo=2, estimated)        0.173     1.724    h_fltr_1_right/your_instance_name_f2/n_0_n_delay_reg1_reg[0]
    DSP48_X0Y100         DSP48E1                                      r  h_fltr_1_right/your_instance_name_f2/dout0__0/your_instance_name_f2/dout0/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    R31                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                                                               r  tm3_clk_v0_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        0.778     1.041    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16                                                    r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=12948, estimated)    0.930     2.001    h_fltr_1_right/your_instance_name_f2/tm3_clk_v0_IBUF_BUFG
    DSP48_X0Y100                                                      r  h_fltr_1_right/your_instance_name_f2/dout0__0/your_instance_name_f2/dout0/CLK
                         clock pessimism             -0.217     1.784    
    DSP48_X0Y100         DSP48E1 (Hold_dsp48e1_CLK_A[0])
                                                      0.056     1.840    h_fltr_1_right/your_instance_name_f2/dout0__0/your_instance_name_f2/dout0
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                 -0.115    

Slack (VIOLATED) :        -0.113ns  (arrival time - required time)
  Source:                 h_fltr_1_left/your_instance_name_f2/n_delay_reg4_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_fltr_1_left/your_instance_name_f2/dout_reg/your_instance_name_f2/dout_reg/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.100ns (32.748%)  route 0.205ns (67.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    R31                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                                                               r  tm3_clk_v0_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        0.739     0.836    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16                                                    r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.862 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=12948, estimated)    0.526     1.388    h_fltr_1_left/your_instance_name_f2/tm3_clk_v0_IBUF_BUFG
    SLICE_X47Y244                                                     r  h_fltr_1_left/your_instance_name_f2/n_delay_reg4_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y244        FDRE (Prop_fdre_C_Q)         0.100     1.488 r  h_fltr_1_left/your_instance_name_f2/n_delay_reg4_reg[4]/Q
                         net (fo=1, estimated)        0.205     1.693    h_fltr_1_left/your_instance_name_f2/n_0_n_delay_reg4_reg[4]
    DSP48_X2Y101         DSP48E1                                      r  h_fltr_1_left/your_instance_name_f2/dout_reg/your_instance_name_f2/dout_reg/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    R31                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                                                               r  tm3_clk_v0_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        0.778     1.041    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16                                                    r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=12948, estimated)    0.882     1.953    h_fltr_1_left/your_instance_name_f2/tm3_clk_v0_IBUF_BUFG
    DSP48_X2Y101                                                      r  h_fltr_1_left/your_instance_name_f2/dout_reg/your_instance_name_f2/dout_reg/CLK
                         clock pessimism             -0.217     1.736    
    DSP48_X2Y101         DSP48E1 (Hold_dsp48e1_CLK_B[6])
                                                      0.070     1.806    h_fltr_1_left/your_instance_name_f2/dout_reg/your_instance_name_f2/dout_reg
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                 -0.113    

Slack (VIOLATED) :        -0.108ns  (arrival time - required time)
  Source:                 h_fltr_1_right/your_instance_name_f2/n_delay_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_fltr_1_right/your_instance_name_f2/dout0__0/your_instance_name_f2/dout0/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.100ns (33.451%)  route 0.199ns (66.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    R31                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                                                               r  tm3_clk_v0_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        0.739     0.836    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16                                                    r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.862 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=12948, estimated)    0.571     1.433    h_fltr_1_right/your_instance_name_f2/tm3_clk_v0_IBUF_BUFG
    SLICE_X11Y246                                                     r  h_fltr_1_right/your_instance_name_f2/n_delay_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y246        FDRE (Prop_fdre_C_Q)         0.100     1.533 r  h_fltr_1_right/your_instance_name_f2/n_delay_reg1_reg[4]/Q
                         net (fo=2, estimated)        0.199     1.732    h_fltr_1_right/your_instance_name_f2/n_0_n_delay_reg1_reg[4]
    DSP48_X0Y100         DSP48E1                                      r  h_fltr_1_right/your_instance_name_f2/dout0__0/your_instance_name_f2/dout0/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    R31                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                                                               r  tm3_clk_v0_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        0.778     1.041    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16                                                    r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=12948, estimated)    0.930     2.001    h_fltr_1_right/your_instance_name_f2/tm3_clk_v0_IBUF_BUFG
    DSP48_X0Y100                                                      r  h_fltr_1_right/your_instance_name_f2/dout0__0/your_instance_name_f2/dout0/CLK
                         clock pessimism             -0.217     1.784    
    DSP48_X0Y100         DSP48E1 (Hold_dsp48e1_CLK_A[4])
                                                      0.056     1.840    h_fltr_1_right/your_instance_name_f2/dout0__0/your_instance_name_f2/dout0
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                 -0.108    

Slack (VIOLATED) :        -0.098ns  (arrival time - required time)
  Source:                 v_fltr_1_right/inst_fltr_compute_f1/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_fltr_1_right/your_instance_name_f2/dout0__1/your_instance_name_f2/dout0/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.100ns (32.438%)  route 0.208ns (67.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    R31                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                                                               r  tm3_clk_v0_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        0.739     0.836    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16                                                    r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.862 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=12948, estimated)    0.571     1.433    v_fltr_1_right/inst_fltr_compute_f1/tm3_clk_v0_IBUF_BUFG
    SLICE_X13Y247                                                     r  v_fltr_1_right/inst_fltr_compute_f1/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y247        FDRE (Prop_fdre_C_Q)         0.100     1.533 r  v_fltr_1_right/inst_fltr_compute_f1/dout_reg[5]/Q
                         net (fo=4, estimated)        0.208     1.741    h_fltr_1_right/your_instance_name_f2/I2[5]
    DSP48_X0Y101         DSP48E1                                      r  h_fltr_1_right/your_instance_name_f2/dout0__1/your_instance_name_f2/dout0/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    R31                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                                                               r  tm3_clk_v0_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        0.778     1.041    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16                                                    r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=12948, estimated)    0.929     2.000    h_fltr_1_right/your_instance_name_f2/tm3_clk_v0_IBUF_BUFG
    DSP48_X0Y101                                                      r  h_fltr_1_right/your_instance_name_f2/dout0__1/your_instance_name_f2/dout0/CLK
                         clock pessimism             -0.217     1.783    
    DSP48_X0Y101         DSP48E1 (Hold_dsp48e1_CLK_A[5])
                                                      0.056     1.839    h_fltr_1_right/your_instance_name_f2/dout0__1/your_instance_name_f2/dout0
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                 -0.098    

Slack (VIOLATED) :        -0.093ns  (arrival time - required time)
  Source:                 h_fltr_1_right/vidin_out_reg_h2_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_fltr_1_right/my_steer_fltr_inst/h2_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.868%)  route 0.145ns (59.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    R31                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                                                               r  tm3_clk_v0_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        0.739     0.836    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16                                                    r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.862 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=12948, estimated)    0.564     1.426    h_fltr_1_right/tm3_clk_v0_IBUF_BUFG
    SLICE_X33Y248                                                     r  h_fltr_1_right/vidin_out_reg_h2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y248        FDRE (Prop_fdre_C_Q)         0.100     1.526 r  h_fltr_1_right/vidin_out_reg_h2_reg[27]/Q
                         net (fo=1, estimated)        0.145     1.670    h_fltr_1_right/my_steer_fltr_inst/I6[25]
    SLICE_X33Y250        FDRE                                         r  h_fltr_1_right/my_steer_fltr_inst/h2_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    R31                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                                                               r  tm3_clk_v0_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        0.778     1.041    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16                                                    r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=12948, estimated)    0.870     1.941    h_fltr_1_right/my_steer_fltr_inst/tm3_clk_v0_IBUF_BUFG
    SLICE_X33Y250                                                     r  h_fltr_1_right/my_steer_fltr_inst/h2_reg_reg[27]/C
                         clock pessimism             -0.217     1.724    
    SLICE_X33Y250        FDRE (Hold_fdre_C_D)         0.040     1.764    h_fltr_1_right/my_steer_fltr_inst/h2_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                 -0.093    

Slack (VIOLATED) :        -0.092ns  (arrival time - required time)
  Source:                 v_fltr_1_right/inst_fltr_compute_f1/dout_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_fltr_1_right/your_instance_name_f2/dout0__1/your_instance_name_f2/dout0/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.100ns (31.895%)  route 0.214ns (68.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    R31                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                                                               r  tm3_clk_v0_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        0.739     0.836    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16                                                    r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.862 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=12948, estimated)    0.571     1.433    v_fltr_1_right/inst_fltr_compute_f1/tm3_clk_v0_IBUF_BUFG
    SLICE_X13Y247                                                     r  v_fltr_1_right/inst_fltr_compute_f1/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y247        FDRE (Prop_fdre_C_Q)         0.100     1.533 r  v_fltr_1_right/inst_fltr_compute_f1/dout_reg[15]/Q
                         net (fo=4, estimated)        0.214     1.746    h_fltr_1_right/your_instance_name_f2/I2[15]
    DSP48_X0Y101         DSP48E1                                      r  h_fltr_1_right/your_instance_name_f2/dout0__1/your_instance_name_f2/dout0/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    R31                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                                                               r  tm3_clk_v0_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        0.778     1.041    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16                                                    r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=12948, estimated)    0.929     2.000    h_fltr_1_right/your_instance_name_f2/tm3_clk_v0_IBUF_BUFG
    DSP48_X0Y101                                                      r  h_fltr_1_right/your_instance_name_f2/dout0__1/your_instance_name_f2/dout0/CLK
                         clock pessimism             -0.217     1.783    
    DSP48_X0Y101         DSP48E1 (Hold_dsp48e1_CLK_A[15])
                                                      0.056     1.839    h_fltr_1_right/your_instance_name_f2/dout0__1/your_instance_name_f2/dout0
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                 -0.092    

Slack (VIOLATED) :        -0.092ns  (arrival time - required time)
  Source:                 v_fltr_1_right/inst_fltr_compute_f3/d_out_tmp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_fltr_1_right/inst_fltr_compute_f3/dout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.868%)  route 0.145ns (59.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    R31                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                                                               r  tm3_clk_v0_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        0.739     0.836    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16                                                    r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.862 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=12948, estimated)    0.571     1.433    v_fltr_1_right/inst_fltr_compute_f3/tm3_clk_v0_IBUF_BUFG
    SLICE_X15Y248                                                     r  v_fltr_1_right/inst_fltr_compute_f3/d_out_tmp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y248        FDRE (Prop_fdre_C_Q)         0.100     1.533 r  v_fltr_1_right/inst_fltr_compute_f3/d_out_tmp_reg[8]/Q
                         net (fo=1, estimated)        0.145     1.677    v_fltr_1_right/inst_fltr_compute_f3/n_0_d_out_tmp_reg[8]
    SLICE_X14Y250        FDRE                                         r  v_fltr_1_right/inst_fltr_compute_f3/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    R31                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                                                               r  tm3_clk_v0_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        0.778     1.041    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16                                                    r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=12948, estimated)    0.878     1.949    v_fltr_1_right/inst_fltr_compute_f3/tm3_clk_v0_IBUF_BUFG
    SLICE_X14Y250                                                     r  v_fltr_1_right/inst_fltr_compute_f3/dout_reg[5]/C
                         clock pessimism             -0.217     1.732    
    SLICE_X14Y250        FDRE (Hold_fdre_C_D)         0.038     1.770    v_fltr_1_right/inst_fltr_compute_f3/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                 -0.092    




