# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Test_dma.srcs/sources_1/bd/base/ipshared/d0f7" --include "../../../../Test_dma.srcs/sources_1/bd/base/ipshared/ec67/hdl" --include "../../../../Test_dma.srcs/sources_1/bd/base/ipshared/34f8/hdl" --include "../../../../Test_dma.srcs/sources_1/bd/base/ipshared/8713/hdl" --include "G:/Vivado/Vivado/2020.2/data/xilinx_vip/include" \
"../../../../Test_dma.srcs/sources_1/new/Data_stream2DMA.v" \

sv xil_defaultlib  --include "../../../../Test_dma.srcs/sources_1/bd/base/ipshared/d0f7" --include "../../../../Test_dma.srcs/sources_1/bd/base/ipshared/ec67/hdl" --include "../../../../Test_dma.srcs/sources_1/bd/base/ipshared/34f8/hdl" --include "../../../../Test_dma.srcs/sources_1/bd/base/ipshared/8713/hdl" --include "G:/Vivado/Vivado/2020.2/data/xilinx_vip/include" \
"../../../../Test_dma.srcs/sim_1/new/Data_stream2DMA_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
