Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 85feb761d98447198a7623d929b314f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot KeyGeneratorTB_behav xil_defaultlib.KeyGeneratorTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PowerModStep1
Compiling module xil_defaultlib.PowerMod
Compiling module xil_defaultlib.RandomNumGen
Compiling module xil_defaultlib.KeyGenerator
Compiling module xil_defaultlib.KeyGeneratorTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot KeyGeneratorTB_behav
