# vsim -vopt -voptargs="+acc" -coverage -sva -c -do " log -r /* ;coverage save -onexit mem_cov1;run -all; exit" -wlf wave_file1.wlf -l test1.log -sv_seed random work.spi_top1 "+UVM_TESTNAME=spi_test1" 
# Start time: 02:06:14 on Jun 05,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 2022.1 linux Jan 29 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.master_if(fast)
# Loading work.slave_if(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.spi_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.spi_top1(fast)
# Loading work.spi_top(fast)
# Loading work.spi_clgen(fast)
# Loading work.spi_shift(fast)
# Loading work.master_if(fast__2)
# Loading work.slave_if(fast__2)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'ss_pad_o'. The port definition is at: ../rtl/spi_top.v(52).
#    Time: 0 ps  Iteration: 0  Instance: /spi_top1/DUV File: ../tb/spi_top.sv Line: 16
# Loading /home/cad/eda/Questa-sim/questasim/uvm-1.1d/linux/uvm_dpi.so
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# Sv_Seed = 3099775249
#  log -r /* 
# coverage save -onexit mem_cov1
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test spi_test1...
# ** Warning: (vsim-3881) ../tb/spi_scoreboard.sv(33): Sign-and-Width conversion applied in bin 'high' for Coverpoint 'CHAR_LENGTH'. Value '128' changed to '127 (maximum)' value.
#    Time: 0 ps  Iteration: 7  Region: /uvm_pkg::uvm_phase::m_run_phases
# ** Warning: (vsim-3882) ../tb/spi_scoreboard.sv(33): Out of bounds value range in bin 'high' for Coverpoint 'CHAR_LENGTH' converted to nearest valid bounded range of [96:127].
#    Time: 0 ps  Iteration: 7  Region: /uvm_pkg::uvm_phase::m_run_phases
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ------------------------------------------------------------------
# Name                       Type                        Size  Value
# ------------------------------------------------------------------
# uvm_test_top               spi_test1                   -     @479 
#   envh                     spi_env                     -     @495 
#     m_agnt                 master_agent                -     @507 
#       drvh                 master_driver               -     @661 
#         rsp_port           uvm_analysis_port           -     @676 
#         seq_item_port      uvm_seq_item_pull_port      -     @668 
#       monh                 master_monitor              -     @646 
#         monitor_port       uvm_analysis_port           -     @653 
#       seqh                 master_sequencer            -     @684 
#         rsp_export         uvm_analysis_export         -     @691 
#         seq_item_export    uvm_seq_item_pull_imp       -     @785 
#         arbitration_queue  array                       0     -    
#         lock_queue         array                       0     -    
#         num_last_reqs      integral                    32    'd1  
#         num_last_rsps      integral                    32    'd1  
#     s_agnt                 slave_agent                 -     @518 
#       drvh                 slave_driver                -     @817 
#         rsp_port           uvm_analysis_port           -     @832 
#         seq_item_port      uvm_seq_item_pull_port      -     @824 
#       monh                 slave_monitor               -     @802 
#         monitor_port       uvm_analysis_port           -     @809 
#       seqh                 slave_sequencer             -     @840 
#         rsp_export         uvm_analysis_export         -     @847 
#         seq_item_export    uvm_seq_item_pull_imp       -     @941 
#         arbitration_queue  array                       0     -    
#         lock_queue         array                       0     -    
#         num_last_reqs      integral                    32    'd1  
#         num_last_rsps      integral                    32    'd1  
#     sb                     spi_scoreboard              -     @638 
#       master_fifo          uvm_tlm_analysis_fifo #(T)  -     @959 
#         analysis_export    uvm_analysis_imp            -     @998 
#         get_ap             uvm_analysis_port           -     @990 
#         get_peek_export    uvm_get_peek_imp            -     @974 
#         put_ap             uvm_analysis_port           -     @982 
#         put_export         uvm_put_imp                 -     @966 
#       slave_fifo           uvm_tlm_analysis_fifo #(T)  -     @1006
#         analysis_export    uvm_analysis_imp            -     @1045
#         get_ap             uvm_analysis_port           -     @1037
#         get_peek_export    uvm_get_peek_imp            -     @1021
#         put_ap             uvm_analysis_port           -     @1029
#         put_export         uvm_put_imp                 -     @1013
#     vseqr                  spi_vseqr                   -     @529 
#       rsp_export           uvm_analysis_export         -     @536 
#       seq_item_export      uvm_seq_item_pull_imp       -     @630 
#       arbitration_queue    array                       0     -    
#       lock_queue           array                       0     -    
#       num_last_reqs        integral                    32    'd1  
#       num_last_rsps        integral                    32    'd1  
# ------------------------------------------------------------------
# 
# here
# UVM_INFO ../master_agent/master_driver.sv(81) @ 9000: uvm_test_top.envh.m_agnt.drvh [master_driver] --------------------------------------------------
# Name                  Type        Size  Value     
# --------------------------------------------------
# req                   master_xtn  -     @1092     
#   ADDRESS BITS        integral    5     'h0       
#   DATA_OUT            integral    32    'd0       
#   DATA_IN             integral    32    3034228969
#   ACKNOWLEDGMENT      integral    1     'dX       
#   INTERRUPT           integral    1     'dX       
#   CONTROL STATUS REG  integral    32    'd0       
#   DIVIDER REG         integral    32    'd0       
#   SLAVE SELECT REG    integral    32    'd0       
#   TX_0 REG            integral    32    'b0       
#   TX_1 REG            integral    32    'b0       
#   TX_2 REG            integral    32    'd0       
#   TX_3 REG            integral    32    'd0       
#   RX_0 REG            integral    32    'd0       
#   RX_1 REG            integral    32    'd0       
#   RX_2 REG            integral    32    'd0       
#   RX_3 REG            integral    32    'd0       
# --------------------------------------------------
# 
#          0
#          1
#          2
#          3
#          4
#          5
#          6
#          7
#          8
#          9
# UVM_INFO ../master_agent/master_monitor.sv(140) @ 9000: uvm_test_top.envh.m_agnt.monh [master_monitor] --------------------------------------------------
# Name                  Type        Size  Value     
# --------------------------------------------------
# req                   master_xtn  -     @1073     
#   ADDRESS BITS        integral    5     'h0       
#   DATA_OUT            integral    32    'd0       
#   DATA_IN             integral    32    'd0       
#   ACKNOWLEDGMENT      integral    1     'dX       
#   INTERRUPT           integral    1     'dX       
#   CONTROL STATUS REG  integral    32    'd0       
#   DIVIDER REG         integral    32    'd0       
#   SLAVE SELECT REG    integral    32    'd0       
#   TX_0 REG            integral    32    'b11101001
#   TX_1 REG            integral    32    'b0       
#   TX_2 REG            integral    32    'd0       
#   TX_3 REG            integral    32    'd0       
#   RX_0 REG            integral    32    'd0       
#   RX_1 REG            integral    32    'd0       
#   RX_2 REG            integral    32    'd0       
#   RX_3 REG            integral    32    'd0       
# --------------------------------------------------
# 
# UVM_INFO ../master_agent/master_driver.sv(81) @ 15000: uvm_test_top.envh.m_agnt.drvh [master_driver] ---------------------------------------------
# Name                  Type        Size  Value
# ---------------------------------------------
# req                   master_xtn  -     @1169
#   ADDRESS BITS        integral    5     'h18 
#   DATA_OUT            integral    32    'd0  
#   DATA_IN             integral    32    'd1  
#   ACKNOWLEDGMENT      integral    1     'dX  
#   INTERRUPT           integral    1     'dX  
#   CONTROL STATUS REG  integral    32    'd0  
#   DIVIDER REG         integral    32    'd0  
#   SLAVE SELECT REG    integral    32    'd0  
#   TX_0 REG            integral    32    'b0  
#   TX_1 REG            integral    32    'b0  
#   TX_2 REG            integral    32    'd0  
#   TX_3 REG            integral    32    'd0  
#   RX_0 REG            integral    32    'd0  
#   RX_1 REG            integral    32    'd0  
#   RX_2 REG            integral    32    'd0  
#   RX_3 REG            integral    32    'd0  
# ---------------------------------------------
# 
# UVM_INFO ../master_agent/master_monitor.sv(140) @ 15000: uvm_test_top.envh.m_agnt.monh [master_monitor] --------------------------------------------------
# Name                  Type        Size  Value     
# --------------------------------------------------
# req                   master_xtn  -     @1073     
#   ADDRESS BITS        integral    5     'h18      
#   DATA_OUT            integral    32    'd0       
#   DATA_IN             integral    32    'd0       
#   ACKNOWLEDGMENT      integral    1     'dX       
#   INTERRUPT           integral    1     'dX       
#   CONTROL STATUS REG  integral    32    'd0       
#   DIVIDER REG         integral    32    'd0       
#   SLAVE SELECT REG    integral    32    'd1       
#   TX_0 REG            integral    32    'b11101001
#   TX_1 REG            integral    32    'b0       
#   TX_2 REG            integral    32    'd0       
#   TX_3 REG            integral    32    'd0       
#   RX_0 REG            integral    32    'd0       
#   RX_1 REG            integral    32    'd0       
#   RX_2 REG            integral    32    'd0       
#   RX_3 REG            integral    32    'd0       
# --------------------------------------------------
# 
# UVM_INFO ../master_agent/master_driver.sv(81) @ 21000: uvm_test_top.envh.m_agnt.drvh [master_driver] ---------------------------------------------
# Name                  Type        Size  Value
# ---------------------------------------------
# req                   master_xtn  -     @1173
#   ADDRESS BITS        integral    5     'h14 
#   DATA_OUT            integral    32    'd0  
#   DATA_IN             integral    32    'd1  
#   ACKNOWLEDGMENT      integral    1     'dX  
#   INTERRUPT           integral    1     'dX  
#   CONTROL STATUS REG  integral    32    'd0  
#   DIVIDER REG         integral    32    'd0  
#   SLAVE SELECT REG    integral    32    'd0  
#   TX_0 REG            integral    32    'b0  
#   TX_1 REG            integral    32    'b0  
#   TX_2 REG            integral    32    'd0  
#   TX_3 REG            integral    32    'd0  
#   RX_0 REG            integral    32    'd0  
#   RX_1 REG            integral    32    'd0  
#   RX_2 REG            integral    32    'd0  
#   RX_3 REG            integral    32    'd0  
# ---------------------------------------------
# 
# UVM_INFO ../master_agent/master_monitor.sv(140) @ 21000: uvm_test_top.envh.m_agnt.monh [master_monitor] --------------------------------------------------
# Name                  Type        Size  Value     
# --------------------------------------------------
# req                   master_xtn  -     @1073     
#   ADDRESS BITS        integral    5     'h14      
#   DATA_OUT            integral    32    'd0       
#   DATA_IN             integral    32    'd0       
#   ACKNOWLEDGMENT      integral    1     'dX       
#   INTERRUPT           integral    1     'dX       
#   CONTROL STATUS REG  integral    32    'd0       
#   DIVIDER REG         integral    32    'd1       
#   SLAVE SELECT REG    integral    32    'd1       
#   TX_0 REG            integral    32    'b11101001
#   TX_1 REG            integral    32    'b0       
#   TX_2 REG            integral    32    'd0       
#   TX_3 REG            integral    32    'd0       
#   RX_0 REG            integral    32    'd0       
#   RX_1 REG            integral    32    'd0       
#   RX_2 REG            integral    32    'd0       
#   RX_3 REG            integral    32    'd0       
# --------------------------------------------------
# 
# UVM_INFO ../master_agent/master_driver.sv(81) @ 27000: uvm_test_top.envh.m_agnt.drvh [master_driver] -----------------------------------------------
# Name                  Type        Size  Value  
# -----------------------------------------------
# req                   master_xtn  -     @1177  
#   ADDRESS BITS        integral    5     'h10   
#   DATA_OUT            integral    32    'd0    
#   DATA_IN             integral    32    'd15114
#   ACKNOWLEDGMENT      integral    1     'dX    
#   INTERRUPT           integral    1     'dX    
#   CONTROL STATUS REG  integral    32    'd0    
#   DIVIDER REG         integral    32    'd0    
#   SLAVE SELECT REG    integral    32    'd0    
#   TX_0 REG            integral    32    'b0    
#   TX_1 REG            integral    32    'b0    
#   TX_2 REG            integral    32    'd0    
#   TX_3 REG            integral    32    'd0    
#   RX_0 REG            integral    32    'd0    
#   RX_1 REG            integral    32    'd0    
#   RX_2 REG            integral    32    'd0    
#   RX_3 REG            integral    32    'd0    
# -----------------------------------------------
# 
# UVM_INFO ../master_agent/master_monitor.sv(140) @ 27000: uvm_test_top.envh.m_agnt.monh [master_monitor] --------------------------------------------------
# Name                  Type        Size  Value     
# --------------------------------------------------
# req                   master_xtn  -     @1073     
#   ADDRESS BITS        integral    5     'h10      
#   DATA_OUT            integral    32    'd0       
#   DATA_IN             integral    32    'd0       
#   ACKNOWLEDGMENT      integral    1     'dX       
#   INTERRUPT           integral    1     'dX       
#   CONTROL STATUS REG  integral    32    'd15114   
#   DIVIDER REG         integral    32    'd1       
#   SLAVE SELECT REG    integral    32    'd1       
#   TX_0 REG            integral    32    'b11101001
#   TX_1 REG            integral    32    'b0       
#   TX_2 REG            integral    32    'd0       
#   TX_3 REG            integral    32    'd0       
#   RX_0 REG            integral    32    'd0       
#   RX_1 REG            integral    32    'd0       
#   RX_2 REG            integral    32    'd0       
#   RX_3 REG            integral    32    'd0       
# --------------------------------------------------
# 
# UVM_INFO ../slave_agent/slave_driver.sv(102) @ 109000: uvm_test_top.envh.s_agnt.drvh [slave_driver] --------------------------------------------------------------
# Name       Type       Size  Value                             
# --------------------------------------------------------------
# req        slave_xtn  -     @1182                             
#   MISOn_I  integral   128   'h2785b8336f32ffbc9d551b37f0b0dada
#   MOSI_O   integral   128   'h0                               
# --------------------------------------------------------------
# 
# UVM_INFO ../slave_agent/slave_monitor.sv(121) @ 109000: uvm_test_top.envh.s_agnt.monh [slave_monitor] ---------------------------------
# Name       Type       Size  Value
# ---------------------------------
# req        slave_xtn  -     @1067
#   MISOn_I  integral   128   'h2da
#   MOSI_O   integral   128   'he9 
# ---------------------------------
# 
# UVM_INFO ../master_agent/master_driver.sv(81) @ 123000: uvm_test_top.envh.m_agnt.drvh [master_driver] --------------------------------------------------
# Name                  Type        Size  Value     
# --------------------------------------------------
# req                   master_xtn  -     @1188     
#   ADDRESS BITS        integral    5     'h0       
#   DATA_OUT            integral    32    'd0       
#   DATA_IN             integral    32    3007750552
#   ACKNOWLEDGMENT      integral    1     'dX       
#   INTERRUPT           integral    1     'dX       
#   CONTROL STATUS REG  integral    32    'd0       
#   DIVIDER REG         integral    32    'd0       
#   SLAVE SELECT REG    integral    32    'd0       
#   TX_0 REG            integral    32    'b0       
#   TX_1 REG            integral    32    'b0       
#   TX_2 REG            integral    32    'd0       
#   TX_3 REG            integral    32    'd0       
#   RX_0 REG            integral    32    'd0       
#   RX_1 REG            integral    32    'd0       
#   RX_2 REG            integral    32    'd0       
#   RX_3 REG            integral    32    'd0       
# --------------------------------------------------
# 
# UVM_INFO ../master_agent/master_monitor.sv(140) @ 123000: uvm_test_top.envh.m_agnt.monh [master_monitor] --------------------------------------------------
# Name                  Type        Size  Value     
# --------------------------------------------------
# req                   master_xtn  -     @1073     
#   ADDRESS BITS        integral    5     'h0       
#   DATA_OUT            integral    32    'd0       
#   DATA_IN             integral    32    'd0       
#   ACKNOWLEDGMENT      integral    1     'dX       
#   INTERRUPT           integral    1     'dX       
#   CONTROL STATUS REG  integral    32    'd15114   
#   DIVIDER REG         integral    32    'd1       
#   SLAVE SELECT REG    integral    32    'd1       
#   TX_0 REG            integral    32    'b11101001
#   TX_1 REG            integral    32    'b0       
#   TX_2 REG            integral    32    'd0       
#   TX_3 REG            integral    32    'd0       
#   RX_0 REG            integral    32    'd730     
#   RX_1 REG            integral    32    'd0       
#   RX_2 REG            integral    32    'd0       
#   RX_3 REG            integral    32    'd0       
# --------------------------------------------------
# 
# SUCESSFULL COMPARE           0 rx = 0   mosi = 0 
# SUCESSFULL COMPARE           1 rx = 1   mosi = 1 
# SUCESSFULL COMPARE           2 rx = 0   mosi = 0 
# SUCESSFULL COMPARE           3 rx = 1   mosi = 1 
# SUCESSFULL COMPARE           4 rx = 1   mosi = 1 
# SUCESSFULL COMPARE           5 rx = 0   mosi = 0 
# SUCESSFULL COMPARE           6 rx = 1   mosi = 1 
# SUCESSFULL COMPARE           7 rx = 1   mosi = 1 
# SUCESSFULL COMPARE           8 rx = 0   mosi = 0 
# SUCESSFULL COMPARE           9 rx = 1   mosi = 1 
# SUCESSFULL COMPARE           0 tx = 1   mosi = 1 
# SUCESSFULL COMPARE           1 tx = 0   mosi = 0 
# SUCESSFULL COMPARE           2 tx = 0   mosi = 0 
# SUCESSFULL COMPARE           3 tx = 1   mosi = 1 
# SUCESSFULL COMPARE           4 tx = 0   mosi = 0 
# SUCESSFULL COMPARE           5 tx = 1   mosi = 1 
# SUCESSFULL COMPARE           6 tx = 1   mosi = 1 
# SUCESSFULL COMPARE           7 tx = 1   mosi = 1 
# SUCESSFULL COMPARE           8 tx = 0   mosi = 0 
# SUCESSFULL COMPARE           9 tx = 0   mosi = 0 
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 123000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# FINAL RESULT
# CHAR LEN =	 10
# MOSI  =	233
# MISO  =	730
# RX  =		730
# TX  =		233
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   17
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [master_driver]     5
# [master_monitor]     5
# [slave_driver]     1
# [slave_monitor]     1
# ** Note: $finish    : /home/cad/eda/Questa-sim/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 1230 ns  Iteration: 67  Instance: /spi_top1
# Saving coverage database on exit...
# End time: 02:06:16 on Jun 05,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 4
