$date
	Sun Oct 23 02:20:18 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1047198
b1 &
b1 %
1$
b1 !
1"
#1047199
0"
#1047202
1#
#1047206
b0 &
0#
b0 %
0$
#2068014
b1101 &
b1101 %
1$
b1101 !
1"
#2068015
0"
#2068018
b101000 &
b101000 %
#2068022
b10100 &
b10100 %
#2068026
b1010 &
b1010 %
#2068030
b101 &
b101 %
#2068034
b10000 &
b10000 %
#2068038
b1000 &
b1000 %
#2068042
b100 &
b100 %
#2068046
b10 &
b10 %
#2068050
b1 &
b1 %
1#
#2068054
b0 &
0#
b0 %
0$
#3042290
b1000 &
b1000 %
1$
b1000 !
1"
#3042291
0"
#3042294
b100 &
b100 %
#3042298
b10 &
b10 %
#3042302
b1 &
1#
b1 %
#3042306
b0 &
b0 %
0#
0$
#4500012
