Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: board_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "board_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "board_top"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : board_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\Library\Projects\Subeq\Subleq V2\Sources\SFR.vhd" into library work
Parsing entity <SFR>.
Parsing architecture <Behavioral> of entity <sfr>.
Parsing VHDL file "D:\Library\Projects\Subeq\Subleq V2\Sources\MainRAM.vhd" into library work
Parsing entity <MainRAM>.
Parsing architecture <syn> of entity <mainram>.
Parsing VHDL file "D:\Library\Projects\Subeq\Subleq V2\Sources\MMU.vhd" into library work
Parsing entity <MMU>.
Parsing architecture <Behavioral> of entity <mmu>.
Parsing VHDL file "D:\Library\Projects\Subeq\Subleq V2\Sources\CPU.vhd" into library work
Parsing entity <CPU>.
Parsing architecture <Behavioral> of entity <cpu>.
Parsing VHDL file "D:\Library\Projects\Subeq\Subleq V2\Sources\cpu_top.vhd" into library work
Parsing package <io_interface>.
Parsing package body <io_interface>.
Parsing entity <cpu_top>.
Parsing architecture <Behavioral> of entity <cpu_top>.
Parsing VHDL file "D:\Library\Projects\Subeq\Subleq V2\Sources\board_top.vhd" into library work
Parsing entity <board_top>.
Parsing architecture <Behavioral> of entity <board_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <board_top> (architecture <Behavioral>) from library <work>.

Elaborating entity <cpu_top> (architecture <Behavioral>) from library <work>.

Elaborating entity <CPU> (architecture <Behavioral>) from library <work>.

Elaborating entity <MMU> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "D:\Library\Projects\Subeq\Subleq V2\Sources\MMU.vhd" Line 82: Assignment to selected_device ignored, since the identifier is never used

Elaborating entity <MainRAM> (architecture <syn>) from library <work>.

Elaborating entity <SFR> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <board_top>.
    Related source file is "D:\Library\Projects\Subeq\Subleq V2\Sources\board_top.vhd".
    Found 3-bit register for signal <ssd_pointer>.
    Found 4-bit register for signal <ssd_hex>.
    Found 32-bit register for signal <counter>.
    Found 8-bit register for signal <seg_cpu>.
    Found 8-bit register for signal <an>.
    Found 3-bit adder for signal <ssd_pointer[2]_GND_5_o_add_2_OUT> created at line 127.
    Found 32-bit adder for signal <counter[31]_GND_5_o_add_6_OUT> created at line 150.
    Found 16x8-bit Read Only RAM for signal <seg_hex>
    Found 8-bit 8-to-1 multiplexer for signal <ssd_pointer[2]_ssd_cpu[7][7]_wide_mux_3_OUT> created at line 128.
    Found 4-bit 8-to-1 multiplexer for signal <ssd_pointer[2]_cpu_addr[15]_wide_mux_5_OUT> created at line 138.
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  55 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <board_top> synthesized.

Synthesizing Unit <cpu_top>.
    Related source file is "D:\Library\Projects\Subeq\Subleq V2\Sources\cpu_top.vhd".
    Found 1-bit register for signal <resetb_cpu>.
    Found 1-bit register for signal <released>.
    Found 32-bit register for signal <bl_addr>.
    Found 32-bit register for signal <bl_mmu_addr>.
    Found 2-bit register for signal <state>.
    Found 1-bit register for signal <boot_done>.
    Found 1-bit register for signal <bl_we>.
    Found 1-bit register for signal <bl_commit>.
    Found 16-bit register for signal <lowword>.
    Found 32-bit register for signal <bl_mmu_di>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | resetb (positive)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <bl_mmu_addr[31]_GND_6_o_add_4_OUT> created at line 1241.
    Found 32-bit adder for signal <bl_addr[31]_GND_6_o_add_9_OUT> created at line 177.
    Found 1-bit 3-to-1 multiplexer for signal <state[1]_GND_6_o_Mux_17_o> created at line 154.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 117 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <cpu_top> synthesized.

Synthesizing Unit <CPU>.
    Related source file is "D:\Library\Projects\Subeq\Subleq V2\Sources\CPU.vhd".
    Found 3-bit register for signal <state>.
    Found 32-bit register for signal <pc>.
    Found 16-bit register for signal <b>.
    Found 8-bit register for signal <a>.
    Found 8-bit register for signal <c>.
    Found 32-bit register for signal <data_b>.
    Found 32-bit register for signal <data_c>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 6                                              |
    | Inputs             | 0                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | resetb (positive)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | if1                                            |
    | Power Up State     | if1                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <pc[31]_GND_7_o_add_0_OUT> created at line 1241.
    Found 32-bit adder for signal <c[7]_pc[31]_add_2_OUT> created at line 81.
    Found 32-bit adder for signal <a[7]_b[15]_add_24_OUT> created at line 110.
    Found 32-bit subtractor for signal <data_b[31]_mmu_do[31]_sub_2_OUT<31:0>> created at line 80.
    Found 32-bit comparator greater for signal <n0004> created at line 85
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 128 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <CPU> synthesized.

Synthesizing Unit <MMU>.
    Related source file is "D:\Library\Projects\Subeq\Subleq V2\Sources\MMU.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MMU> synthesized.

Synthesizing Unit <MainRAM>.
    Related source file is "D:\Library\Projects\Subeq\Subleq V2\Sources\MainRAM.vhd".
    Found 1024x32-bit single-port RAM <Mram_data> for signal <data>.
    Found 32-bit register for signal <do>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <MainRAM> synthesized.

Synthesizing Unit <SFR>.
    Related source file is "D:\Library\Projects\Subeq\Subleq V2\Sources\SFR.vhd".
WARNING:Xst:647 - Input <addr<31:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <ssd1>.
    Found 8-bit register for signal <ssd2>.
    Found 8-bit register for signal <ssd3>.
    Found 8-bit register for signal <ssd4>.
    Found 8-bit register for signal <ssd5>.
    Found 8-bit register for signal <ssd6>.
    Found 8-bit register for signal <ssd7>.
    Found 8-bit register for signal <ssd0>.
    Found 1-bit register for signal <hit>.
    Found 32-bit register for signal <do>.
    Summary:
	inferred  97 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <SFR> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 1024x32-bit single-port RAM                           : 1
 16x8-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 8
 3-bit adder                                           : 1
 32-bit adder                                          : 6
 32-bit subtractor                                     : 1
# Registers                                            : 31
 1-bit register                                        : 6
 16-bit register                                       : 2
 3-bit register                                        : 1
 32-bit register                                       : 9
 4-bit register                                        : 1
 8-bit register                                        : 12
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 25
 1-bit 2-to-1 multiplexer                              : 5
 1-bit 3-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 10
 4-bit 8-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 7
 8-bit 8-to-1 multiplexer                              : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <do_16> (without init value) has a constant value of 0 in block <SFR0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <do_17> (without init value) has a constant value of 0 in block <SFR0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <do_18> (without init value) has a constant value of 0 in block <SFR0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <do_19> (without init value) has a constant value of 0 in block <SFR0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <do_20> (without init value) has a constant value of 0 in block <SFR0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <do_21> (without init value) has a constant value of 0 in block <SFR0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <do_22> (without init value) has a constant value of 0 in block <SFR0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <do_23> (without init value) has a constant value of 0 in block <SFR0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <do_24> (without init value) has a constant value of 0 in block <SFR0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <do_25> (without init value) has a constant value of 0 in block <SFR0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <do_26> (without init value) has a constant value of 0 in block <SFR0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <do_27> (without init value) has a constant value of 0 in block <SFR0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <do_28> (without init value) has a constant value of 0 in block <SFR0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <do_29> (without init value) has a constant value of 0 in block <SFR0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <do_30> (without init value) has a constant value of 0 in block <SFR0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <do_31> (without init value) has a constant value of 0 in block <SFR0>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <CPU>.
The following registers are absorbed into accumulator <data_b>: 1 register on signal <data_b>.
Unit <CPU> synthesized (advanced).

Synthesizing (advanced) Unit <MainRAM>.
INFO:Xst:3226 - The RAM <Mram_data> will be implemented as a BLOCK RAM, absorbing the following register(s): <do>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <en>            | high     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <di>            |          |
    |     doA            | connected to signal <do>            |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <MainRAM> synthesized (advanced).

Synthesizing (advanced) Unit <board_top>.
The following registers are absorbed into counter <ssd_pointer>: 1 register on signal <ssd_pointer>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_seg_hex> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <ssd_hex>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <seg_hex>       |          |
    -----------------------------------------------------------------------
Unit <board_top> synthesized (advanced).

Synthesizing (advanced) Unit <cpu_top>.
The following registers are absorbed into accumulator <bl_addr>: 1 register on signal <bl_addr>.
The following registers are absorbed into accumulator <bl_mmu_addr>: 1 register on signal <bl_mmu_addr>.
Unit <cpu_top> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 1024x32-bit single-port block RAM                     : 1
 16x8-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 4
# Counters                                             : 1
 3-bit up counter                                      : 1
# Accumulators                                         : 3
 32-bit down loadable accumulator                      : 1
 32-bit up accumulator                                 : 2
# Registers                                            : 298
 Flip-Flops                                            : 298
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 23
 1-bit 2-to-1 multiplexer                              : 5
 1-bit 3-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 8
 4-bit 8-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 7
 8-bit 8-to-1 multiplexer                              : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <do_16> (without init value) has a constant value of 0 in block <SFR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <do_17> (without init value) has a constant value of 0 in block <SFR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <do_18> (without init value) has a constant value of 0 in block <SFR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <do_19> (without init value) has a constant value of 0 in block <SFR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <do_20> (without init value) has a constant value of 0 in block <SFR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <do_21> (without init value) has a constant value of 0 in block <SFR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <do_22> (without init value) has a constant value of 0 in block <SFR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <do_23> (without init value) has a constant value of 0 in block <SFR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <do_24> (without init value) has a constant value of 0 in block <SFR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <do_25> (without init value) has a constant value of 0 in block <SFR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <do_26> (without init value) has a constant value of 0 in block <SFR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <do_27> (without init value) has a constant value of 0 in block <SFR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <do_28> (without init value) has a constant value of 0 in block <SFR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <do_29> (without init value) has a constant value of 0 in block <SFR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <do_30> (without init value) has a constant value of 0 in block <SFR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <do_31> (without init value) has a constant value of 0 in block <SFR>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <CPU0/FSM_0> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 idle2 | 01
 loadl | 10
 done  | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <CPU0/CPU0/FSM_1> on signal <state[1:6]> with one-hot encoding.
-------------------------
 State       | Encoding
-------------------------
 if1         | 000001
 if2_id      | 000010
 memb1       | 000100
 memb2_mema1 | 001000
 mema2       | 010000
 br_wb       | 100000
-------------------------
WARNING:Xst:1710 - FF/Latch <bl_addr_0> (without init value) has a constant value of 0 in block <cpu_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bl_addr_1> (without init value) has a constant value of 0 in block <cpu_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bl_mmu_addr_0> (without init value) has a constant value of 0 in block <cpu_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bl_mmu_addr_1> (without init value) has a constant value of 0 in block <cpu_top>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <board_top> ...

Optimizing unit <cpu_top> ...

Optimizing unit <SFR> ...

Optimizing unit <CPU> ...
WARNING:Xst:2677 - Node <CPU0/bl_mmu_addr_31> of sequential type is unconnected in block <board_top>.
WARNING:Xst:2677 - Node <CPU0/bl_addr_31> of sequential type is unconnected in block <board_top>.
WARNING:Xst:2677 - Node <CPU0/bl_addr_30> of sequential type is unconnected in block <board_top>.
WARNING:Xst:2677 - Node <CPU0/bl_addr_29> of sequential type is unconnected in block <board_top>.
WARNING:Xst:2677 - Node <CPU0/bl_addr_28> of sequential type is unconnected in block <board_top>.
WARNING:Xst:2677 - Node <CPU0/bl_addr_27> of sequential type is unconnected in block <board_top>.
WARNING:Xst:2677 - Node <CPU0/bl_addr_26> of sequential type is unconnected in block <board_top>.
WARNING:Xst:2677 - Node <CPU0/bl_addr_25> of sequential type is unconnected in block <board_top>.
WARNING:Xst:2677 - Node <CPU0/bl_addr_24> of sequential type is unconnected in block <board_top>.
WARNING:Xst:2677 - Node <CPU0/bl_addr_23> of sequential type is unconnected in block <board_top>.
WARNING:Xst:2677 - Node <CPU0/bl_addr_22> of sequential type is unconnected in block <board_top>.
WARNING:Xst:2677 - Node <CPU0/bl_addr_21> of sequential type is unconnected in block <board_top>.
WARNING:Xst:2677 - Node <CPU0/bl_addr_20> of sequential type is unconnected in block <board_top>.
WARNING:Xst:2677 - Node <CPU0/bl_addr_19> of sequential type is unconnected in block <board_top>.
WARNING:Xst:2677 - Node <CPU0/bl_addr_18> of sequential type is unconnected in block <board_top>.
WARNING:Xst:2677 - Node <CPU0/bl_addr_17> of sequential type is unconnected in block <board_top>.
WARNING:Xst:2677 - Node <CPU0/bl_addr_16> of sequential type is unconnected in block <board_top>.
WARNING:Xst:2677 - Node <CPU0/CPU0/pc_31> of sequential type is unconnected in block <board_top>.
WARNING:Xst:2677 - Node <CPU0/CPU0/data_c_31> of sequential type is unconnected in block <board_top>.
WARNING:Xst:1710 - FF/Latch <CPU0/CPU0/pc_1> (without init value) has a constant value of 0 in block <board_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CPU0/CPU0/pc_0> (without init value) has a constant value of 0 in block <board_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CPU0/CPU0/data_c_1> (without init value) has a constant value of 0 in block <board_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CPU0/CPU0/data_c_0> (without init value) has a constant value of 0 in block <board_top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:3203 - The FF/Latch <CPU0/resetb_cpu> in Unit <board_top> is the opposite to the following FF/Latch, which will be removed : <CPU0/boot_done> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block board_top, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 361
 Flip-Flops                                            : 361

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : board_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1076
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 100
#      LUT2                        : 104
#      LUT3                        : 113
#      LUT4                        : 71
#      LUT5                        : 49
#      LUT6                        : 257
#      MUXCY                       : 180
#      MUXF7                       : 13
#      VCC                         : 1
#      XORCY                       : 180
# FlipFlops/Latches                : 361
#      FDC                         : 42
#      FDCE                        : 143
#      FDE                         : 173
#      FDP                         : 3
# RAMS                             : 1
#      RAMB36E1                    : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 54
#      IBUF                        : 22
#      OBUF                        : 32

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             361  out of  126800     0%  
 Number of Slice LUTs:                  701  out of  63400     1%  
    Number used as Logic:               701  out of  63400     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    750
   Number with an unused Flip Flop:     389  out of    750    51%  
   Number with an unused LUT:            49  out of    750     6%  
   Number of fully used LUT-FF pairs:   312  out of    750    41%  
   Number of unique control sets:        15

IO Utilization: 
 Number of IOs:                          55
 Number of bonded IOBs:                  55  out of    210    26%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    135     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk100mhz                          | BUFGP                  | 362   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.066ns (Maximum Frequency: 245.923MHz)
   Minimum input arrival time before clock: 2.571ns
   Maximum output required time after clock: 1.540ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk100mhz'
  Clock period: 4.066ns (frequency: 245.923MHz)
  Total number of paths / destination ports: 76707 / 696
-------------------------------------------------------------------------
Delay:               4.066ns (Levels of Logic = 20)
  Source:            CPU0/CPU0/a_0 (FF)
  Destination:       CPU0/MMU0/SFR0/do_4 (FF)
  Source Clock:      clk100mhz rising
  Destination Clock: clk100mhz rising

  Data Path: CPU0/CPU0/a_0 to CPU0/MMU0/SFR0/do_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.361   0.379  CPU0/CPU0/a_0 (CPU0/CPU0/a_0)
     LUT2:I0->O            1   0.097   0.000  CPU0/CPU0/Madd_a[7]_b[15]_add_24_OUT_lut<2> (CPU0/CPU0/Madd_a[7]_b[15]_add_24_OUT_lut<2>)
     MUXCY:S->O            1   0.353   0.000  CPU0/CPU0/Madd_a[7]_b[15]_add_24_OUT_cy<2> (CPU0/CPU0/Madd_a[7]_b[15]_add_24_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  CPU0/CPU0/Madd_a[7]_b[15]_add_24_OUT_cy<3> (CPU0/CPU0/Madd_a[7]_b[15]_add_24_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  CPU0/CPU0/Madd_a[7]_b[15]_add_24_OUT_cy<4> (CPU0/CPU0/Madd_a[7]_b[15]_add_24_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  CPU0/CPU0/Madd_a[7]_b[15]_add_24_OUT_cy<5> (CPU0/CPU0/Madd_a[7]_b[15]_add_24_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  CPU0/CPU0/Madd_a[7]_b[15]_add_24_OUT_cy<6> (CPU0/CPU0/Madd_a[7]_b[15]_add_24_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  CPU0/CPU0/Madd_a[7]_b[15]_add_24_OUT_cy<7> (CPU0/CPU0/Madd_a[7]_b[15]_add_24_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  CPU0/CPU0/Madd_a[7]_b[15]_add_24_OUT_cy<8> (CPU0/CPU0/Madd_a[7]_b[15]_add_24_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  CPU0/CPU0/Madd_a[7]_b[15]_add_24_OUT_cy<9> (CPU0/CPU0/Madd_a[7]_b[15]_add_24_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  CPU0/CPU0/Madd_a[7]_b[15]_add_24_OUT_cy<10> (CPU0/CPU0/Madd_a[7]_b[15]_add_24_OUT_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  CPU0/CPU0/Madd_a[7]_b[15]_add_24_OUT_cy<11> (CPU0/CPU0/Madd_a[7]_b[15]_add_24_OUT_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  CPU0/CPU0/Madd_a[7]_b[15]_add_24_OUT_cy<12> (CPU0/CPU0/Madd_a[7]_b[15]_add_24_OUT_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  CPU0/CPU0/Madd_a[7]_b[15]_add_24_OUT_cy<13> (CPU0/CPU0/Madd_a[7]_b[15]_add_24_OUT_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  CPU0/CPU0/Madd_a[7]_b[15]_add_24_OUT_cy<14> (CPU0/CPU0/Madd_a[7]_b[15]_add_24_OUT_cy<14>)
     MUXCY:CI->O           0   0.023   0.000  CPU0/CPU0/Madd_a[7]_b[15]_add_24_OUT_cy<15> (CPU0/CPU0/Madd_a[7]_b[15]_add_24_OUT_cy<15>)
     XORCY:CI->O           8   0.370   0.327  CPU0/CPU0/Madd_a[7]_b[15]_add_24_OUT_xor<16> (CPU0/CPU0/a[7]_b[15]_add_24_OUT<16>)
     LUT6:I5->O            1   0.097   0.556  CPU0/Mmux_mmu_addr241 (CPU0/mmu_addr<30>)
     LUT6:I2->O           31   0.097   0.402  CPU0/MMU0/SFR0/_n1120<0>24 (CPU0/MMU0/SFR0/_n1120<0>24)
     LUT6:I5->O            4   0.097   0.525  CPU0/MMU0/SFR0/GND_10_o_addr[30]_equal_11_o<30>1 (CPU0/MMU0/SFR0/GND_10_o_addr[30]_equal_11_o)
     LUT6:I3->O            1   0.097   0.000  CPU0/MMU0/SFR0/_n1127<1>1 (CPU0/MMU0/SFR0/_n1127)
     FDE:D                     0.008          CPU0/MMU0/SFR0/do_1
    ----------------------------------------
    Total                      4.066ns (1.876ns logic, 2.190ns route)
                                       (46.1% logic, 53.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk100mhz'
  Total number of paths / destination ports: 1093 / 304
-------------------------------------------------------------------------
Offset:              2.571ns (Levels of Logic = 5)
  Source:            sw<5> (PAD)
  Destination:       CPU0/bl_mmu_di_31 (FF)
  Destination Clock: clk100mhz rising

  Data Path: sw<5> to CPU0/bl_mmu_di_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.001   0.712  sw_5_IBUF (sw_5_IBUF)
     LUT6:I0->O            1   0.097   0.295  CPU0/n0015<15>4 (CPU0/n0015<15>3)
     LUT4:I3->O            1   0.097   0.295  CPU0/n0015<15>5 (CPU0/n0015<15>4)
     LUT6:I5->O            5   0.097   0.398  CPU0/n0015<15>7 (CPU0/n0015)
     LUT5:I3->O           32   0.097   0.386  CPU0/_n0165_inv1 (CPU0/_n0165_inv)
     FDE:CE                    0.095          CPU0/bl_mmu_di_0
    ----------------------------------------
    Total                      2.571ns (0.484ns logic, 2.087ns route)
                                       (18.8% logic, 81.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk100mhz'
  Total number of paths / destination ports: 55 / 19
-------------------------------------------------------------------------
Offset:              1.540ns (Levels of Logic = 2)
  Source:            CPU0/resetb_cpu (FF)
  Destination:       ca (PAD)
  Source Clock:      clk100mhz rising

  Data Path: CPU0/resetb_cpu to ca
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             49   0.361   0.803  CPU0/resetb_cpu (CPU0/resetb_cpu)
     LUT6:I0->O            1   0.097   0.279  Mmux_segments71 (cg_OBUF)
     OBUF:I->O                 0.000          cg_OBUF (cg)
    ----------------------------------------
    Total                      1.540ns (0.458ns logic, 1.082ns route)
                                       (29.7% logic, 70.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100mhz      |    4.066|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 14.93 secs
 
--> 

Total memory usage is 415500 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   61 (   0 filtered)
Number of infos    :    3 (   0 filtered)

