/* Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */

(* top =  1  *)
(* src = "dut.sv:1.1-8.10" *)
module gen_test6(o);
  (* src = "dut.sv:1.31-1.32" *)
  output [3:0] o;
  wire [3:0] o;
  assign o = 4'h0;
endmodule
