$date
	Thu Jul 30 20:25:14 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Tabla1POS $end
$var wire 1 ! O1 $end
$var wire 1 " O2 $end
$var wire 1 # O3 $end
$var wire 1 $ OutAnd $end
$var wire 1 % nA $end
$var wire 1 & nB $end
$var wire 1 ' nC $end
$var reg 1 ( A $end
$var reg 1 ) B $end
$var reg 1 * C $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
0)
0(
1'
1&
1%
1$
1#
1"
1!
$end
#1
0$
0!
0'
1*
#2
1$
1'
1!
0&
0*
1)
#3
0$
0"
0'
1*
#4
1$
1'
1&
1"
0%
0*
0)
1(
#5
0'
1*
#6
0$
0#
1'
0&
0*
1)
#7
1$
1#
0'
1*
#8
