EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 10
Title "8 Bit CPU Schematics"
Date "2022-02-19"
Rev "1.0"
Comp ""
Comment1 "Deven Marrero"
Comment2 ""
Comment3 ""
Comment4 "https://github.com/DevenMarrero/8-Bit_CPU"
$EndDescr
$Sheet
S 3000 750  1150 800 
U 62117DED
F0 "clock" 79
F1 "clock.sch" 79
$EndSheet
$Sheet
S 3000 5500 1150 800 
U 62118204
F0 "instruction-register" 79
F1 "instruction-register.sch" 79
$EndSheet
$Sheet
S 3000 1900 1150 800 
U 621183E0
F0 "memory-address-register" 79
F1 "memory-address-register.sch" 79
$EndSheet
$Sheet
S 3000 3100 1150 800 
U 62118567
F0 "memory-map-controller" 79
F1 "memory-map-controller.sch" 79
$EndSheet
$Sheet
S 6300 5500 1150 800 
U 62118660
F0 "output-hex" 79
F1 "output-hex.sch" 79
$EndSheet
$Sheet
S 6300 750  1150 800 
U 621187E6
F0 "program-counter" 79
F1 "program-counter.sch" 79
$EndSheet
$Sheet
S 3000 4350 1150 800 
U 62118912
F0 "ram-rom" 79
F1 "ram-rom.sch" 79
$EndSheet
$Sheet
S 6300 4350 1150 800 
U 62118AE2
F0 "stack-pointer" 79
F1 "stack-pointer.sch" 79
$EndSheet
$Sheet
S 6300 3100 1150 800 
U 62118151
F0 "general-registers" 79
F1 "general-registers.sch" 79
$EndSheet
$EndSCHEMATC
