Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: DEC_1007.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "DEC_1007.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "DEC_1007"
Output Format                      : NGC
Target Device                      : xc6slx9-3-csg324

---- Source Options
Top Module Name                    : DEC_1007
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\admin\Desktop\FPGASDP_120A1107\DEC_1007\DEC_1007.v" into library work
Parsing module <DEC_1007>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <DEC_1007>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <DEC_1007>.
    Related source file is "C:\Users\admin\Desktop\FPGASDP_120A1107\DEC_1007\DEC_1007.v".
WARNING:Xst:737 - Found 1-bit latch for signal <out<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   8 Latch(s).
	inferred   7 Multiplexer(s).
Unit <DEC_1007> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Latches                                              : 8
 1-bit latch                                           : 8
# Multiplexers                                         : 7
 1-bit 2-to-1 multiplexer                              : 7

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multiplexers                                         : 7
 1-bit 2-to-1 multiplexer                              : 7

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <DEC_1007> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block DEC_1007, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : DEC_1007.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 16
#      INV                         : 1
#      LUT3                        : 2
#      LUT4                        : 13
# FlipFlops/Latches                : 8
#      LD                          : 8
# IO Buffers                       : 12
#      IBUF                        : 4
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 6slx9csg324-3 


Slice Logic Utilization: 
 Number of Slice LUTs:                   16  out of   5720     0%  
    Number used as Logic:                16  out of   5720     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     16
   Number with an unused Flip Flop:      16  out of     16   100%  
   Number with an unused LUT:             0  out of     16     0%  
   Number of fully used LUT-FF pairs:     0  out of     16     0%  
   Number of unique control sets:         8

IO Utilization: 
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    200     6%  
    IOB Flip Flops/Latches:               8

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
_n0188(_n01881:O)                  | NONE(*)(out_0)         | 1     |
_n0055(_n00551:O)                  | NONE(*)(out_7)         | 1     |
_n0074(_n00741:O)                  | NONE(*)(out_6)         | 1     |
_n0093(_n00931:O)                  | NONE(*)(out_5)         | 1     |
_n0112(_n01121:O)                  | NONE(*)(out_4)         | 1     |
_n0131(_n01311:O)                  | NONE(*)(out_3)         | 1     |
_n0150(_n01501:O)                  | NONE(*)(out_2)         | 1     |
_n0169(_n01691:O)                  | NONE(*)(out_1)         | 1     |
-----------------------------------+------------------------+-------+
(*) These 8 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: 3.048ns
   Maximum output required time after clock: 3.648ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock '_n0188'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.048ns (Levels of Logic = 2)
  Source:            i<3> (PAD)
  Destination:       out_0 (LATCH)
  Destination Clock: _n0188 falling

  Data Path: i<3> to out_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   1.222   1.004  i_3_IBUF (i_3_IBUF)
     INV:I->O              1   0.206   0.579  i[3]_PWR_1_o_Select_24_o1_INV_0 (i[3]_PWR_1_o_Select_24_o)
     LD:D                      0.037          out_0
    ----------------------------------------
    Total                      3.048ns (1.465ns logic, 1.583ns route)
                                       (48.1% logic, 51.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock '_n0055'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              2.697ns (Levels of Logic = 2)
  Source:            i<3> (PAD)
  Destination:       out_7 (LATCH)
  Destination Clock: _n0055 falling

  Data Path: i<3> to out_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   1.222   1.233  i_3_IBUF (i_3_IBUF)
     LUT4:I1->O            1   0.205   0.000  Mmux_i[3]_out[7]_Select_10_o11 (i[3]_out[7]_Select_10_o)
     LD:D                      0.037          out_7
    ----------------------------------------
    Total                      2.697ns (1.464ns logic, 1.233ns route)
                                       (54.3% logic, 45.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock '_n0074'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              2.697ns (Levels of Logic = 2)
  Source:            i<3> (PAD)
  Destination:       out_6 (LATCH)
  Destination Clock: _n0074 falling

  Data Path: i<3> to out_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   1.222   1.233  i_3_IBUF (i_3_IBUF)
     LUT4:I1->O            1   0.205   0.000  Mmux_i[3]_out[6]_Select_12_o11 (i[3]_out[6]_Select_12_o)
     LD:D                      0.037          out_6
    ----------------------------------------
    Total                      2.697ns (1.464ns logic, 1.233ns route)
                                       (54.3% logic, 45.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock '_n0093'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              2.697ns (Levels of Logic = 2)
  Source:            i<3> (PAD)
  Destination:       out_5 (LATCH)
  Destination Clock: _n0093 falling

  Data Path: i<3> to out_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   1.222   1.233  i_3_IBUF (i_3_IBUF)
     LUT3:I0->O            1   0.205   0.000  Mmux_i[3]_out[7]_Select_10_o111 (Mmux_i[3]_out[7]_Select_10_o11)
     LD:D                      0.037          out_5
    ----------------------------------------
    Total                      2.697ns (1.464ns logic, 1.233ns route)
                                       (54.3% logic, 45.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock '_n0112'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              2.697ns (Levels of Logic = 2)
  Source:            i<3> (PAD)
  Destination:       out_4 (LATCH)
  Destination Clock: _n0112 falling

  Data Path: i<3> to out_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   1.222   1.233  i_3_IBUF (i_3_IBUF)
     LUT3:I0->O            1   0.205   0.000  Mmux_i[3]_out[6]_Select_12_o111 (Mmux_i[3]_out[6]_Select_12_o11)
     LD:D                      0.037          out_4
    ----------------------------------------
    Total                      2.697ns (1.464ns logic, 1.233ns route)
                                       (54.3% logic, 45.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock '_n0131'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              2.697ns (Levels of Logic = 2)
  Source:            i<3> (PAD)
  Destination:       out_3 (LATCH)
  Destination Clock: _n0131 falling

  Data Path: i<3> to out_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   1.222   1.233  i_3_IBUF (i_3_IBUF)
     LUT4:I1->O            1   0.205   0.000  Mmux_i[3]_out[3]_Select_18_o11 (i[3]_out[3]_Select_18_o)
     LD:D                      0.037          out_3
    ----------------------------------------
    Total                      2.697ns (1.464ns logic, 1.233ns route)
                                       (54.3% logic, 45.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock '_n0150'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              2.714ns (Levels of Logic = 2)
  Source:            i<3> (PAD)
  Destination:       out_2 (LATCH)
  Destination Clock: _n0150 falling

  Data Path: i<3> to out_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   1.222   1.252  i_3_IBUF (i_3_IBUF)
     LUT4:I0->O            1   0.203   0.000  Mmux_i[3]_out[2]_Select_20_o11 (i[3]_out[2]_Select_20_o)
     LD:D                      0.037          out_2
    ----------------------------------------
    Total                      2.714ns (1.462ns logic, 1.252ns route)
                                       (53.9% logic, 46.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock '_n0169'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              2.697ns (Levels of Logic = 2)
  Source:            i<3> (PAD)
  Destination:       out_1 (LATCH)
  Destination Clock: _n0169 falling

  Data Path: i<3> to out_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   1.222   1.233  i_3_IBUF (i_3_IBUF)
     LUT4:I1->O            1   0.205   0.000  Mmux_i[3]_out[1]_Select_22_o11 (i[3]_out[1]_Select_22_o)
     LD:D                      0.037          out_1
    ----------------------------------------
    Total                      2.697ns (1.464ns logic, 1.233ns route)
                                       (54.3% logic, 45.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock '_n0055'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            out_7 (LATCH)
  Destination:       out<7> (PAD)
  Source Clock:      _n0055 falling

  Data Path: out_7 to out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  out_7 (out_7)
     OBUF:I->O                 2.571          out_7_OBUF (out<7>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock '_n0074'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            out_6 (LATCH)
  Destination:       out<6> (PAD)
  Source Clock:      _n0074 falling

  Data Path: out_6 to out<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  out_6 (out_6)
     OBUF:I->O                 2.571          out_6_OBUF (out<6>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock '_n0093'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            out_5 (LATCH)
  Destination:       out<5> (PAD)
  Source Clock:      _n0093 falling

  Data Path: out_5 to out<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  out_5 (out_5)
     OBUF:I->O                 2.571          out_5_OBUF (out<5>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock '_n0112'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            out_4 (LATCH)
  Destination:       out<4> (PAD)
  Source Clock:      _n0112 falling

  Data Path: out_4 to out<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  out_4 (out_4)
     OBUF:I->O                 2.571          out_4_OBUF (out<4>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock '_n0131'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            out_3 (LATCH)
  Destination:       out<3> (PAD)
  Source Clock:      _n0131 falling

  Data Path: out_3 to out<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  out_3 (out_3)
     OBUF:I->O                 2.571          out_3_OBUF (out<3>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock '_n0150'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            out_2 (LATCH)
  Destination:       out<2> (PAD)
  Source Clock:      _n0150 falling

  Data Path: out_2 to out<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  out_2 (out_2)
     OBUF:I->O                 2.571          out_2_OBUF (out<2>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock '_n0169'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            out_1 (LATCH)
  Destination:       out<1> (PAD)
  Source Clock:      _n0169 falling

  Data Path: out_1 to out<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  out_1 (out_1)
     OBUF:I->O                 2.571          out_1_OBUF (out<1>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock '_n0188'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            out_0 (LATCH)
  Destination:       out<0> (PAD)
  Source Clock:      _n0188 falling

  Data Path: out_0 to out<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  out_0 (out_0)
     OBUF:I->O                 2.571          out_0_OBUF (out<0>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.16 secs
 
--> 

Total memory usage is 4508136 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    1 (   0 filtered)

