###############################################################################
#
# IAR ANSI C/C++ Compiler V7.50.2.10312/W32 for ARM       27/Feb/2016  00:32:39
# Copyright 1999-2015 IAR Systems AB.
#
#    Cpu mode     =  thumb
#    Endian       =  little
#    Source file  =  
#        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Drivers\STM32F7xx_HAL_Driver\Src\stm32f7xx_hal_rcc_ex.c
#    Command line =  
#        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Drivers\STM32F7xx_HAL_Driver\Src\stm32f7xx_hal_rcc_ex.c
#        -D USE_HAL_DRIVER -D STM32F746xx -D USE_STM32746G_DISCO -D
#        USE_IOEXPANDER -D USE_USB_FS -lC
#        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\STM32F7\List
#        -lA
#        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\STM32F7\List
#        -o
#        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\STM32F7\Obj
#        --no_unroll --no_inline --no_tbaa --no_scheduling --debug
#        --endian=little --cpu=Cortex-M7 -e --fpu=VFPv5_sp --dlib_config
#        "D:\Program Files (x86)\IAR Systems\Embedded Workbench
#        7.3\arm\INC\c\DLib_Config_Full.h" -I
#        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\..\Inc\
#        -I
#        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\..\..\..\..\..\..\Drivers\CMSIS\Device\ST\STM32F7xx\Include\
#        -I
#        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\..\..\..\..\..\..\Drivers\STM32F7xx_HAL_Driver\Inc\
#        -I
#        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\..\..\..\..\..\..\Drivers\BSP\STM32746G-Discovery\
#        -I
#        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\..\..\..\..\..\..\Drivers\BSP\Components\Common\
#        -I
#        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\..\..\..\..\..\..\Utilities\Log\
#        -I
#        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\..\..\..\..\..\..\Utilities\Fonts\
#        -I
#        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\..\..\..\..\..\..\Utilities\CPU\
#        -I
#        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\..\..\..\..\..\..\Middlewares\ST\STM32_USB_Device_Library\Core\Inc\
#        -I
#        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\..\..\..\..\..\..\Middlewares\ST\STM32_USB_HOST_Library\Core\Inc\
#        -I
#        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\..\..\..\..\..\..\Middlewares\ST\STM32_USB_HOST_Library\Class\MSC\Inc\
#        -I
#        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\..\..\..\..\..\..\Middlewares\Third_Party\FatFs\src\
#        -I
#        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\..\..\..\..\..\..\Middlewares\Third_Party\FatFs\src\drivers\
#        -I
#        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\..\..\..\..\..\..\Middlewares\ST\STM32_Audio\Addons\PDM\
#        -I
#        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\..\..\..\..\..\..\Middlewares\ST\STM32_USB_Device_Library\Class\AUDIO\Inc\
#        -Om --use_c++_inline --require_prototypes -I "D:\Program Files
#        (x86)\IAR Systems\Embedded Workbench 7.3\arm\CMSIS\Include\" -D
#        ARM_MATH_CM7
#    List file    =  
#        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\STM32F7\List\stm32f7xx_hal_rcc_ex.lst
#    Object file  =  
#        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\STM32F7\Obj\stm32f7xx_hal_rcc_ex.o
#
###############################################################################

H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Drivers\STM32F7xx_HAL_Driver\Src\stm32f7xx_hal_rcc_ex.c
      1          /**
      2            ******************************************************************************
      3            * @file    stm32f7xx_hal_rcc_ex.c
      4            * @author  MCD Application Team
      5            * @version V1.0.1
      6            * @date    25-June-2015
      7            * @brief   Extension RCC HAL module driver.
      8            *          This file provides firmware functions to manage the following 
      9            *          functionalities RCC extension peripheral:
     10            *           + Extended Peripheral Control functions
     11            *  
     12            ******************************************************************************
     13            * @attention
     14            *
     15            * <h2><center>&copy; COPYRIGHT(c) 2015 STMicroelectronics</center></h2>
     16            *
     17            * Redistribution and use in source and binary forms, with or without modification,
     18            * are permitted provided that the following conditions are met:
     19            *   1. Redistributions of source code must retain the above copyright notice,
     20            *      this list of conditions and the following disclaimer.
     21            *   2. Redistributions in binary form must reproduce the above copyright notice,
     22            *      this list of conditions and the following disclaimer in the documentation
     23            *      and/or other materials provided with the distribution.
     24            *   3. Neither the name of STMicroelectronics nor the names of its contributors
     25            *      may be used to endorse or promote products derived from this software
     26            *      without specific prior written permission.
     27            *
     28            * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
     29            * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
     30            * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
     31            * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
     32            * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
     33            * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
     34            * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
     35            * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
     36            * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
     37            * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
     38            *
     39            ******************************************************************************
     40            */ 
     41          
     42          /* Includes ------------------------------------------------------------------*/
     43          #include "stm32f7xx_hal.h"
     44          
     45          /** @addtogroup STM32F7xx_HAL_Driver
     46            * @{
     47            */
     48          
     49          /** @defgroup RCCEx RCCEx
     50            * @brief RCCEx HAL module driver
     51            * @{
     52            */
     53          
     54          #ifdef HAL_RCC_MODULE_ENABLED
     55          
     56          /* Private typedef -----------------------------------------------------------*/
     57          /* Private define ------------------------------------------------------------*/
     58          /** @defgroup RCCEx_Private_Defines RCCEx Private Defines
     59            * @{
     60            */
     61            
     62          #define PLLI2S_TIMEOUT_VALUE    100 /* Timeout value fixed to 100 ms  */
     63          #define PLLSAI_TIMEOUT_VALUE    100 /* Timeout value fixed to 100 ms  */
     64          
     65          /**
     66            * @}
     67            */
     68          /* Private macro -------------------------------------------------------------*/
     69          /** @defgroup RCCEx_Private_Macros RCCEx Private Macros
     70           * @{
     71           */
     72          /**
     73            * @}
     74            */
     75          
     76          /** @defgroup RCCEx_Private_Macros RCCEx Private Macros
     77           * @{
     78           */
     79          
     80          /**
     81            * @}
     82            */
     83          
     84          
     85          /* Private variables ---------------------------------------------------------*/
     86          /* Private function prototypes -----------------------------------------------*/
     87          /* Private functions ---------------------------------------------------------*/
     88          
     89          /** @defgroup RCCEx_Exported_Functions RCCEx Exported Functions
     90            * @{
     91            */
     92          
     93          /** @defgroup RCCEx_Exported_Functions_Group1 Extended Peripheral Control functions 
     94           *  @brief  Extended Peripheral Control functions  
     95           *
     96          @verbatim   
     97           ===============================================================================
     98                          ##### Extended Peripheral Control functions  #####
     99           ===============================================================================  
    100              [..]
    101              This subsection provides a set of functions allowing to control the RCC Clocks 
    102              frequencies.
    103              [..] 
    104              (@) Important note: Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to
    105                  select the RTC clock source; in this case the Backup domain will be reset in  
    106                  order to modify the RTC Clock source, as consequence RTC registers (including 
    107                  the backup registers) and RCC_BDCR register will be set to their reset values.
    108                
    109          @endverbatim
    110            * @{
    111            */
    112          /**
    113            * @brief  Initializes the RCC extended peripherals clocks according to the specified
    114            *         parameters in the RCC_PeriphCLKInitTypeDef.
    115            * @param  PeriphClkInit: pointer to an RCC_PeriphCLKInitTypeDef structure that
    116            *         contains the configuration information for the Extended Peripherals
    117            *         clocks(I2S, SAI, LTDC RTC, TIM, UARTs, USARTs, LTPIM, SDMMC...).
    118            *         
    119            * @note   Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to select 
    120            *         the RTC clock source; in this case the Backup domain will be reset in  
    121            *         order to modify the RTC Clock source, as consequence RTC registers (including 
    122            *         the backup registers) and RCC_BDCR register are set to their reset values.
    123            *
    124            * @retval HAL status
    125            */

   \                                 In section .text, align 2, keep-with-next
    126          HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
    127          {
   \                     HAL_RCCEx_PeriphCLKConfig: (+1)
   \   00000000   0xE92D 0x47F0      PUSH     {R4-R10,LR}
   \   00000004   0xB082             SUB      SP,SP,#+8
   \   00000006   0x4604             MOV      R4,R0
    128            uint32_t tickstart = 0;
    129            uint32_t tmpreg0 = 0;
    130            uint32_t tmpreg1 = 0;
    131            uint32_t plli2sused = 0;
   \   00000008   0xF04F 0x0800      MOV      R8,#+0
    132            uint32_t pllsaiused = 0;
   \   0000000C   0x4647             MOV      R7,R8
    133              
    134            /* Check the parameters */
    135            assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
    136            
    137            /*----------------------------------- I2S configuration ----------------------------------*/
    138            if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
   \   0000000E   0x.... 0x....      LDR.W    R5,??DataTable2  ;; 0x40023800
   \   00000012   0x7820             LDRB     R0,[R4, #+0]
   \   00000014   0x07C0             LSLS     R0,R0,#+31
   \   00000016   0xD50C             BPL.N    ??HAL_RCCEx_PeriphCLKConfig_0
    139            {
    140              /* Check the parameters */
    141              assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    142              
    143              /* Configure I2S Clock source */
    144              __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
   \   00000018   0x68A8             LDR      R0,[R5, #+8]
   \   0000001A   0xF420 0x0000      BIC      R0,R0,#0x800000
   \   0000001E   0x60A8             STR      R0,[R5, #+8]
   \   00000020   0x68A8             LDR      R0,[R5, #+8]
   \   00000022   0x6B61             LDR      R1,[R4, #+52]
   \   00000024   0x4308             ORRS     R0,R1,R0
   \   00000026   0x60A8             STR      R0,[R5, #+8]
    145              
    146              /* Enable the PLLI2S when it's used as clock source for I2S */
    147              if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
   \   00000028   0x6B60             LDR      R0,[R4, #+52]
   \   0000002A   0x2800             CMP      R0,#+0
   \   0000002C   0xD101             BNE.N    ??HAL_RCCEx_PeriphCLKConfig_0
    148              {
    149                plli2sused = 1; 
   \   0000002E   0xF04F 0x0801      MOV      R8,#+1
    150              }
    151            }
    152            
    153            /*------------------------------------ SAI1 configuration --------------------------------------*/
    154            if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
   \                     ??HAL_RCCEx_PeriphCLKConfig_0: (+1)
   \   00000032   0x.... 0x....      LDR.W    R6,??DataTable2_1  ;; 0x40023884
   \   00000036   0x6820             LDR      R0,[R4, #+0]
   \   00000038   0x0300             LSLS     R0,R0,#+12
   \   0000003A   0xD50E             BPL.N    ??HAL_RCCEx_PeriphCLKConfig_1
    155            {
    156              /* Check the parameters */
    157              assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));
    158              
    159              /* Configure SAI1 Clock source */
    160              __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
   \   0000003C   0x68B0             LDR      R0,[R6, #+8]
   \   0000003E   0xF420 0x1040      BIC      R0,R0,#0x300000
   \   00000042   0x6BE1             LDR      R1,[R4, #+60]
   \   00000044   0x4308             ORRS     R0,R1,R0
   \   00000046   0x60B0             STR      R0,[R6, #+8]
    161              /* Enable the PLLI2S when it's used as clock source for SAI */
    162              if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
   \   00000048   0x6BE0             LDR      R0,[R4, #+60]
   \   0000004A   0xF5B0 0x1F80      CMP      R0,#+1048576
   \   0000004E   0xD101             BNE.N    ??HAL_RCCEx_PeriphCLKConfig_2
    163              {
    164                plli2sused = 1; 
   \   00000050   0xF04F 0x0801      MOV      R8,#+1
    165              }
    166              /* Enable the PLLSAI when it's used as clock source for SAI */
    167              if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
   \                     ??HAL_RCCEx_PeriphCLKConfig_2: (+1)
   \   00000054   0x2800             CMP      R0,#+0
   \   00000056   0xD100             BNE.N    ??HAL_RCCEx_PeriphCLKConfig_1
    168              {
    169                pllsaiused = 1; 
   \   00000058   0x2701             MOVS     R7,#+1
    170              }
    171            }
    172            
    173            /*------------------------------------ SAI2 configuration --------------------------------------*/
    174            if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
   \                     ??HAL_RCCEx_PeriphCLKConfig_1: (+1)
   \   0000005A   0x6820             LDR      R0,[R4, #+0]
   \   0000005C   0x02C0             LSLS     R0,R0,#+11
   \   0000005E   0xD50E             BPL.N    ??HAL_RCCEx_PeriphCLKConfig_3
    175            {
    176              /* Check the parameters */
    177              assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));
    178              
    179              /* Configure SAI2 Clock source */
    180              __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
   \   00000060   0x68B0             LDR      R0,[R6, #+8]
   \   00000062   0xF420 0x0040      BIC      R0,R0,#0xC00000
   \   00000066   0x6C21             LDR      R1,[R4, #+64]
   \   00000068   0x4308             ORRS     R0,R1,R0
   \   0000006A   0x60B0             STR      R0,[R6, #+8]
    181              
    182              /* Enable the PLLI2S when it's used as clock source for SAI */
    183              if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
   \   0000006C   0x6C20             LDR      R0,[R4, #+64]
   \   0000006E   0xF5B0 0x0F80      CMP      R0,#+4194304
   \   00000072   0xD101             BNE.N    ??HAL_RCCEx_PeriphCLKConfig_4
    184              {
    185                plli2sused = 1; 
   \   00000074   0xF04F 0x0801      MOV      R8,#+1
    186              }
    187              /* Enable the PLLSAI when it's used as clock source for SAI */
    188              if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
   \                     ??HAL_RCCEx_PeriphCLKConfig_4: (+1)
   \   00000078   0x2800             CMP      R0,#+0
   \   0000007A   0xD100             BNE.N    ??HAL_RCCEx_PeriphCLKConfig_3
    189              {
    190                pllsaiused = 1; 
   \   0000007C   0x2701             MOVS     R7,#+1
    191              }
    192            }
    193            
    194            /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
    195            if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
   \                     ??HAL_RCCEx_PeriphCLKConfig_3: (+1)
   \   0000007E   0x6820             LDR      R0,[R4, #+0]
   \   00000080   0x01C1             LSLS     R1,R0,#+7
   \   00000082   0xD501             BPL.N    ??HAL_RCCEx_PeriphCLKConfig_5
    196            {    
    197                plli2sused = 1; 
   \   00000084   0xF04F 0x0801      MOV      R8,#+1
    198            }  
    199            
    200            /*------------------------------------ RTC configuration --------------------------------------*/
    201            if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
   \                     ??HAL_RCCEx_PeriphCLKConfig_5: (+1)
   \   00000088   0x0680             LSLS     R0,R0,#+26
   \   0000008A   0xD55C             BPL.N    ??HAL_RCCEx_PeriphCLKConfig_6
    202            {
    203              /* Reset the Backup domain only if the RTC Clock source selection is modified */ 
    204              if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
   \   0000008C   0x6F28             LDR      R0,[R5, #+112]
   \   0000008E   0xF400 0x7040      AND      R0,R0,#0x300
   \   00000092   0x6B21             LDR      R1,[R4, #+48]
   \   00000094   0xF401 0x7140      AND      R1,R1,#0x300
   \   00000098   0x4288             CMP      R0,R1
   \   0000009A   0xD054             BEQ.N    ??HAL_RCCEx_PeriphCLKConfig_6
    205              {
    206                /* Enable Power Clock*/
    207                __HAL_RCC_PWR_CLK_ENABLE();
   \   0000009C   0x6C28             LDR      R0,[R5, #+64]
   \   0000009E   0xF040 0x5080      ORR      R0,R0,#0x10000000
   \   000000A2   0x6428             STR      R0,[R5, #+64]
   \   000000A4   0x6C28             LDR      R0,[R5, #+64]
   \   000000A6   0xF000 0x5080      AND      R0,R0,#0x10000000
   \   000000AA   0x9000             STR      R0,[SP, #+0]
   \   000000AC   0x9800             LDR      R0,[SP, #+0]
    208                
    209                /* Enable write access to Backup domain */
    210                PWR->CR1 |= PWR_CR1_DBP;
   \   000000AE   0x.... 0x....      LDR.W    R9,??DataTable2_2  ;; 0x40007000
   \   000000B2   0xF8D9 0x0000      LDR      R0,[R9, #+0]
   \   000000B6   0xF440 0x7080      ORR      R0,R0,#0x100
   \   000000BA   0xF8C9 0x0000      STR      R0,[R9, #+0]
    211                
    212                /* Get Start Tick*/
    213                tickstart = HAL_GetTick();
   \   000000BE   0x.... 0x....      BL       HAL_GetTick
   \   000000C2   0x4682             MOV      R10,R0
    214                
    215                /* Wait for Backup domain Write protection disable */
    216                while((PWR->CR1 & PWR_CR1_DBP) == RESET)
   \                     ??HAL_RCCEx_PeriphCLKConfig_7: (+1)
   \   000000C4   0xF8D9 0x0000      LDR      R0,[R9, #+0]
   \   000000C8   0x05C0             LSLS     R0,R0,#+23
   \   000000CA   0xD406             BMI.N    ??HAL_RCCEx_PeriphCLKConfig_8
    217                {
    218                  if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
   \   000000CC   0x.... 0x....      BL       HAL_GetTick
   \   000000D0   0xEBA0 0x000A      SUB      R0,R0,R10
   \   000000D4   0x2865             CMP      R0,#+101
   \   000000D6   0xD3F5             BCC.N    ??HAL_RCCEx_PeriphCLKConfig_7
   \   000000D8   0xE1D4             B.N      ??HAL_RCCEx_PeriphCLKConfig_9
    219                  {
    220                    return HAL_TIMEOUT;
    221                  }      
    222                }
    223          
    224                /* Store the content of BDCR register before the reset of Backup Domain */
    225                tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
   \                     ??HAL_RCCEx_PeriphCLKConfig_8: (+1)
   \   000000DA   0x6F28             LDR      R0,[R5, #+112]
   \   000000DC   0xF420 0x7040      BIC      R0,R0,#0x300
    226                
    227                /* RTC Clock selection can be changed only if the Backup Domain is reset */
    228                __HAL_RCC_BACKUPRESET_FORCE();
   \   000000E0   0x6F29             LDR      R1,[R5, #+112]
   \   000000E2   0xF441 0x3180      ORR      R1,R1,#0x10000
   \   000000E6   0x6729             STR      R1,[R5, #+112]
    229                __HAL_RCC_BACKUPRESET_RELEASE();
   \   000000E8   0x6F29             LDR      R1,[R5, #+112]
   \   000000EA   0xF421 0x3180      BIC      R1,R1,#0x10000
   \   000000EE   0x6729             STR      R1,[R5, #+112]
    230                
    231                /* Restore the Content of BDCR register */
    232                RCC->BDCR = tmpreg0;
   \   000000F0   0x6728             STR      R0,[R5, #+112]
    233                
    234                /* If LSE is selected as RTC clock source, wait for LSE reactivation */
    235                if (HAL_IS_BIT_SET(tmpreg0, RCC_BDCR_LSERDY))
   \   000000F2   0x0780             LSLS     R0,R0,#+30
   \   000000F4   0xD50E             BPL.N    ??HAL_RCCEx_PeriphCLKConfig_10
    236                {
    237                  /* Get Start Tick*/
    238                  tickstart = HAL_GetTick();
   \   000000F6   0x.... 0x....      BL       HAL_GetTick
   \   000000FA   0x4682             MOV      R10,R0
    239                  
    240                  /* Wait till LSE is ready */  
    241                  while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
   \                     ??HAL_RCCEx_PeriphCLKConfig_11: (+1)
   \   000000FC   0x6F28             LDR      R0,[R5, #+112]
   \   000000FE   0x0780             LSLS     R0,R0,#+30
   \   00000100   0xD408             BMI.N    ??HAL_RCCEx_PeriphCLKConfig_10
    242                  {
    243                    if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
   \   00000102   0x.... 0x....      BL       HAL_GetTick
   \   00000106   0xEBA0 0x000A      SUB      R0,R0,R10
   \   0000010A   0xF241 0x3189      MOVW     R1,#+5001
   \   0000010E   0x4288             CMP      R0,R1
   \   00000110   0xD3F4             BCC.N    ??HAL_RCCEx_PeriphCLKConfig_11
   \   00000112   0xE1B7             B.N      ??HAL_RCCEx_PeriphCLKConfig_9
    244                    {
    245                      return HAL_TIMEOUT;
    246                    }
    247                  }
    248                }
    249                __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 			
   \                     ??HAL_RCCEx_PeriphCLKConfig_10: (+1)
   \   00000114   0x6B20             LDR      R0,[R4, #+48]
   \   00000116   0xF400 0x7140      AND      R1,R0,#0x300
   \   0000011A   0xF5B1 0x7F40      CMP      R1,#+768
   \   0000011E   0xD108             BNE.N    ??HAL_RCCEx_PeriphCLKConfig_12
   \   00000120   0x68A9             LDR      R1,[R5, #+8]
   \   00000122   0xF421 0x11F8      BIC      R1,R1,#0x1F0000
   \   00000126   0x.... 0x....      LDR.W    R2,??DataTable2_3  ;; 0xffffcff
   \   0000012A   0x4010             ANDS     R0,R2,R0
   \   0000012C   0x4308             ORRS     R0,R0,R1
   \   0000012E   0x60A8             STR      R0,[R5, #+8]
   \   00000130   0xE003             B.N      ??HAL_RCCEx_PeriphCLKConfig_13
   \                     ??HAL_RCCEx_PeriphCLKConfig_12: (+1)
   \   00000132   0x68A8             LDR      R0,[R5, #+8]
   \   00000134   0xF420 0x10F8      BIC      R0,R0,#0x1F0000
   \   00000138   0x60A8             STR      R0,[R5, #+8]
   \                     ??HAL_RCCEx_PeriphCLKConfig_13: (+1)
   \   0000013A   0x6F28             LDR      R0,[R5, #+112]
   \   0000013C   0x6B21             LDR      R1,[R4, #+48]
   \   0000013E   0x0509             LSLS     R1,R1,#+20
   \   00000140   0xEA50 0x5011      ORRS     R0,R0,R1, LSR #+20
   \   00000144   0x6728             STR      R0,[R5, #+112]
    250              }
    251            }
    252          
    253            /*------------------------------------ TIM configuration --------------------------------------*/
    254            if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
   \                     ??HAL_RCCEx_PeriphCLKConfig_6: (+1)
   \   00000146   0x7820             LDRB     R0,[R4, #+0]
   \   00000148   0x06C0             LSLS     R0,R0,#+27
   \   0000014A   0xD507             BPL.N    ??HAL_RCCEx_PeriphCLKConfig_14
    255            {
    256              /* Check the parameters */
    257              assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));
    258              
    259              /* Configure Timer Prescaler */
    260              __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
   \   0000014C   0x68B0             LDR      R0,[R6, #+8]
   \   0000014E   0xF020 0x7080      BIC      R0,R0,#0x1000000
   \   00000152   0x60B0             STR      R0,[R6, #+8]
   \   00000154   0x68B0             LDR      R0,[R6, #+8]
   \   00000156   0x6BA1             LDR      R1,[R4, #+56]
   \   00000158   0x4308             ORRS     R0,R1,R0
   \   0000015A   0x60B0             STR      R0,[R6, #+8]
    261            }
    262            
    263            /*-------------------------------------- I2C1 Configuration -----------------------------------*/
    264            if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
   \                     ??HAL_RCCEx_PeriphCLKConfig_14: (+1)
   \   0000015C   0x6820             LDR      R0,[R4, #+0]
   \   0000015E   0x0440             LSLS     R0,R0,#+17
   \   00000160   0xD505             BPL.N    ??HAL_RCCEx_PeriphCLKConfig_15
    265            {
    266              /* Check the parameters */
    267              assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    268              
    269              /* Configure the I2C1 clock source */
    270              __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
   \   00000162   0x68F0             LDR      R0,[R6, #+12]
   \   00000164   0xF420 0x3040      BIC      R0,R0,#0x30000
   \   00000168   0x6E61             LDR      R1,[R4, #+100]
   \   0000016A   0x4308             ORRS     R0,R1,R0
   \   0000016C   0x60F0             STR      R0,[R6, #+12]
    271            }
    272            
    273            /*-------------------------------------- I2C2 Configuration -----------------------------------*/
    274            if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
   \                     ??HAL_RCCEx_PeriphCLKConfig_15: (+1)
   \   0000016E   0x6820             LDR      R0,[R4, #+0]
   \   00000170   0x0400             LSLS     R0,R0,#+16
   \   00000172   0xD505             BPL.N    ??HAL_RCCEx_PeriphCLKConfig_16
    275            {
    276              /* Check the parameters */
    277              assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    278              
    279              /* Configure the I2C2 clock source */
    280              __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
   \   00000174   0x68F0             LDR      R0,[R6, #+12]
   \   00000176   0xF420 0x2040      BIC      R0,R0,#0xC0000
   \   0000017A   0x6EA1             LDR      R1,[R4, #+104]
   \   0000017C   0x4308             ORRS     R0,R1,R0
   \   0000017E   0x60F0             STR      R0,[R6, #+12]
    281            }
    282            
    283            /*-------------------------------------- I2C3 Configuration -----------------------------------*/
    284            if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
   \                     ??HAL_RCCEx_PeriphCLKConfig_16: (+1)
   \   00000180   0x6820             LDR      R0,[R4, #+0]
   \   00000182   0x03C0             LSLS     R0,R0,#+15
   \   00000184   0xD505             BPL.N    ??HAL_RCCEx_PeriphCLKConfig_17
    285            {
    286              /* Check the parameters */
    287              assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    288              
    289              /* Configure the I2C3 clock source */
    290              __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
   \   00000186   0x68F0             LDR      R0,[R6, #+12]
   \   00000188   0xF420 0x1040      BIC      R0,R0,#0x300000
   \   0000018C   0x6EE1             LDR      R1,[R4, #+108]
   \   0000018E   0x4308             ORRS     R0,R1,R0
   \   00000190   0x60F0             STR      R0,[R6, #+12]
    291            }
    292              
    293            /*-------------------------------------- I2C4 Configuration -----------------------------------*/
    294            if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
   \                     ??HAL_RCCEx_PeriphCLKConfig_17: (+1)
   \   00000192   0x6820             LDR      R0,[R4, #+0]
   \   00000194   0x0380             LSLS     R0,R0,#+14
   \   00000196   0xD505             BPL.N    ??HAL_RCCEx_PeriphCLKConfig_18
    295            {
    296              /* Check the parameters */
    297              assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));
    298              
    299              /* Configure the I2C4 clock source */
    300              __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
   \   00000198   0x68F0             LDR      R0,[R6, #+12]
   \   0000019A   0xF420 0x0040      BIC      R0,R0,#0xC00000
   \   0000019E   0x6F21             LDR      R1,[R4, #+112]
   \   000001A0   0x4308             ORRS     R0,R1,R0
   \   000001A2   0x60F0             STR      R0,[R6, #+12]
    301            }
    302          
    303            /*-------------------------------------- USART1 Configuration -----------------------------------*/
    304            if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
   \                     ??HAL_RCCEx_PeriphCLKConfig_18: (+1)
   \   000001A4   0x7820             LDRB     R0,[R4, #+0]
   \   000001A6   0x0640             LSLS     R0,R0,#+25
   \   000001A8   0xD505             BPL.N    ??HAL_RCCEx_PeriphCLKConfig_19
    305            {
    306              /* Check the parameters */
    307              assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    308              
    309              /* Configure the USART1 clock source */
    310              __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
   \   000001AA   0x68F0             LDR      R0,[R6, #+12]
   \   000001AC   0x0880             LSRS     R0,R0,#+2
   \   000001AE   0x6C61             LDR      R1,[R4, #+68]
   \   000001B0   0xEA51 0x0080      ORRS     R0,R1,R0, LSL #+2
   \   000001B4   0x60F0             STR      R0,[R6, #+12]
    311            }
    312          
    313            /*-------------------------------------- USART2 Configuration -----------------------------------*/
    314            if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
   \                     ??HAL_RCCEx_PeriphCLKConfig_19: (+1)
   \   000001B6   0x7820             LDRB     R0,[R4, #+0]
   \   000001B8   0x0600             LSLS     R0,R0,#+24
   \   000001BA   0xD505             BPL.N    ??HAL_RCCEx_PeriphCLKConfig_20
    315            {
    316              /* Check the parameters */
    317              assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    318              
    319              /* Configure the USART2 clock source */
    320              __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
   \   000001BC   0x68F0             LDR      R0,[R6, #+12]
   \   000001BE   0xF020 0x000C      BIC      R0,R0,#0xC
   \   000001C2   0x6CA1             LDR      R1,[R4, #+72]
   \   000001C4   0x4308             ORRS     R0,R1,R0
   \   000001C6   0x60F0             STR      R0,[R6, #+12]
    321            }
    322          
    323            /*-------------------------------------- USART3 Configuration -----------------------------------*/
    324            if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
   \                     ??HAL_RCCEx_PeriphCLKConfig_20: (+1)
   \   000001C8   0x6820             LDR      R0,[R4, #+0]
   \   000001CA   0x05C0             LSLS     R0,R0,#+23
   \   000001CC   0xD505             BPL.N    ??HAL_RCCEx_PeriphCLKConfig_21
    325            {
    326              /* Check the parameters */
    327              assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    328              
    329              /* Configure the USART3 clock source */
    330              __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
   \   000001CE   0x68F0             LDR      R0,[R6, #+12]
   \   000001D0   0xF020 0x0030      BIC      R0,R0,#0x30
   \   000001D4   0x6CE1             LDR      R1,[R4, #+76]
   \   000001D6   0x4308             ORRS     R0,R1,R0
   \   000001D8   0x60F0             STR      R0,[R6, #+12]
    331            }
    332          
    333            /*-------------------------------------- UART4 Configuration -----------------------------------*/
    334            if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
   \                     ??HAL_RCCEx_PeriphCLKConfig_21: (+1)
   \   000001DA   0x6820             LDR      R0,[R4, #+0]
   \   000001DC   0x0580             LSLS     R0,R0,#+22
   \   000001DE   0xD505             BPL.N    ??HAL_RCCEx_PeriphCLKConfig_22
    335            {
    336              /* Check the parameters */
    337              assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    338              
    339              /* Configure the UART4 clock source */
    340              __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
   \   000001E0   0x68F0             LDR      R0,[R6, #+12]
   \   000001E2   0xF020 0x00C0      BIC      R0,R0,#0xC0
   \   000001E6   0x6D21             LDR      R1,[R4, #+80]
   \   000001E8   0x4308             ORRS     R0,R1,R0
   \   000001EA   0x60F0             STR      R0,[R6, #+12]
    341            }
    342          
    343            /*-------------------------------------- UART5 Configuration -----------------------------------*/
    344            if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
   \                     ??HAL_RCCEx_PeriphCLKConfig_22: (+1)
   \   000001EC   0x6820             LDR      R0,[R4, #+0]
   \   000001EE   0x0540             LSLS     R0,R0,#+21
   \   000001F0   0xD505             BPL.N    ??HAL_RCCEx_PeriphCLKConfig_23
    345            {
    346              /* Check the parameters */
    347              assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    348              
    349              /* Configure the UART5 clock source */
    350              __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
   \   000001F2   0x68F0             LDR      R0,[R6, #+12]
   \   000001F4   0xF420 0x7040      BIC      R0,R0,#0x300
   \   000001F8   0x6D61             LDR      R1,[R4, #+84]
   \   000001FA   0x4308             ORRS     R0,R1,R0
   \   000001FC   0x60F0             STR      R0,[R6, #+12]
    351            }
    352          
    353            /*-------------------------------------- USART6 Configuration -----------------------------------*/
    354            if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
   \                     ??HAL_RCCEx_PeriphCLKConfig_23: (+1)
   \   000001FE   0x6820             LDR      R0,[R4, #+0]
   \   00000200   0x0500             LSLS     R0,R0,#+20
   \   00000202   0xD505             BPL.N    ??HAL_RCCEx_PeriphCLKConfig_24
    355            {
    356              /* Check the parameters */
    357              assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));
    358              
    359              /* Configure the USART6 clock source */
    360              __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
   \   00000204   0x68F0             LDR      R0,[R6, #+12]
   \   00000206   0xF420 0x6040      BIC      R0,R0,#0xC00
   \   0000020A   0x6DA1             LDR      R1,[R4, #+88]
   \   0000020C   0x4308             ORRS     R0,R1,R0
   \   0000020E   0x60F0             STR      R0,[R6, #+12]
    361            }
    362          
    363            /*-------------------------------------- UART7 Configuration -----------------------------------*/
    364            if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
   \                     ??HAL_RCCEx_PeriphCLKConfig_24: (+1)
   \   00000210   0x6820             LDR      R0,[R4, #+0]
   \   00000212   0x04C0             LSLS     R0,R0,#+19
   \   00000214   0xD505             BPL.N    ??HAL_RCCEx_PeriphCLKConfig_25
    365            {
    366              /* Check the parameters */
    367              assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));
    368              
    369              /* Configure the UART7 clock source */
    370              __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
   \   00000216   0x68F0             LDR      R0,[R6, #+12]
   \   00000218   0xF420 0x5040      BIC      R0,R0,#0x3000
   \   0000021C   0x6DE1             LDR      R1,[R4, #+92]
   \   0000021E   0x4308             ORRS     R0,R1,R0
   \   00000220   0x60F0             STR      R0,[R6, #+12]
    371            }
    372          
    373            /*-------------------------------------- UART8 Configuration -----------------------------------*/
    374            if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
   \                     ??HAL_RCCEx_PeriphCLKConfig_25: (+1)
   \   00000222   0x6820             LDR      R0,[R4, #+0]
   \   00000224   0x0480             LSLS     R0,R0,#+18
   \   00000226   0xD505             BPL.N    ??HAL_RCCEx_PeriphCLKConfig_26
    375            {
    376              /* Check the parameters */
    377              assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));
    378              
    379              /* Configure the UART8 clock source */
    380              __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
   \   00000228   0x68F0             LDR      R0,[R6, #+12]
   \   0000022A   0xF420 0x4040      BIC      R0,R0,#0xC000
   \   0000022E   0x6E21             LDR      R1,[R4, #+96]
   \   00000230   0x4308             ORRS     R0,R1,R0
   \   00000232   0x60F0             STR      R0,[R6, #+12]
    381            }
    382            
    383            /*--------------------------------------- CEC Configuration -----------------------------------*/
    384            if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
   \                     ??HAL_RCCEx_PeriphCLKConfig_26: (+1)
   \   00000234   0x6820             LDR      R0,[R4, #+0]
   \   00000236   0x0240             LSLS     R0,R0,#+9
   \   00000238   0xD505             BPL.N    ??HAL_RCCEx_PeriphCLKConfig_27
    385            {
    386              /* Check the parameters */
    387              assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    388              
    389              /* Configure the CEC clock source */
    390              __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
   \   0000023A   0x68F0             LDR      R0,[R6, #+12]
   \   0000023C   0xF020 0x6080      BIC      R0,R0,#0x4000000
   \   00000240   0x6FA1             LDR      R1,[R4, #+120]
   \   00000242   0x4308             ORRS     R0,R1,R0
   \   00000244   0x60F0             STR      R0,[R6, #+12]
    391            }
    392            
    393            /*-------------------------------------- CK48 Configuration -----------------------------------*/
    394            if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
   \                     ??HAL_RCCEx_PeriphCLKConfig_27: (+1)
   \   00000246   0x6820             LDR      R0,[R4, #+0]
   \   00000248   0x0280             LSLS     R0,R0,#+10
   \   0000024A   0xD50A             BPL.N    ??HAL_RCCEx_PeriphCLKConfig_28
    395            {
    396              /* Check the parameters */
    397              assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));
    398              
    399              /* Configure the CLK48 source */
    400              __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
   \   0000024C   0x68F0             LDR      R0,[R6, #+12]
   \   0000024E   0xF020 0x6000      BIC      R0,R0,#0x8000000
   \   00000252   0x6FE1             LDR      R1,[R4, #+124]
   \   00000254   0x4308             ORRS     R0,R1,R0
   \   00000256   0x60F0             STR      R0,[R6, #+12]
    401          
    402              /* Enable the PLLSAI when it's used as clock source for CK48 */
    403              if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
   \   00000258   0x6FE0             LDR      R0,[R4, #+124]
   \   0000025A   0xF1B0 0x6F00      CMP      R0,#+134217728
   \   0000025E   0xD100             BNE.N    ??HAL_RCCEx_PeriphCLKConfig_28
    404              {
    405                pllsaiused = 1; 
   \   00000260   0x2701             MOVS     R7,#+1
    406              }
    407            }
    408          
    409            /*-------------------------------------- LTDC Configuration -----------------------------------*/
    410          #if defined(STM32F756xx) || defined(STM32F746xx)
    411            if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
   \                     ??HAL_RCCEx_PeriphCLKConfig_28: (+1)
   \   00000262   0x6820             LDR      R0,[R4, #+0]
   \   00000264   0x0701             LSLS     R1,R0,#+28
   \   00000266   0xD500             BPL.N    ??HAL_RCCEx_PeriphCLKConfig_29
    412            {
    413              pllsaiused = 1; 
   \   00000268   0x2701             MOVS     R7,#+1
    414            }
    415          #endif /* STM32F756xx || STM32F746xx */
    416            /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
    417            if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
   \                     ??HAL_RCCEx_PeriphCLKConfig_29: (+1)
   \   0000026A   0x0340             LSLS     R0,R0,#+13
   \   0000026C   0xD505             BPL.N    ??HAL_RCCEx_PeriphCLKConfig_30
    418            {
    419              /* Check the parameters */
    420              assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    421              
    422              /* Configure the LTPIM1 clock source */
    423              __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
   \   0000026E   0x68F0             LDR      R0,[R6, #+12]
   \   00000270   0xF020 0x7040      BIC      R0,R0,#0x3000000
   \   00000274   0x6F61             LDR      R1,[R4, #+116]
   \   00000276   0x4308             ORRS     R0,R1,R0
   \   00000278   0x60F0             STR      R0,[R6, #+12]
    424             }
    425            
    426            /*------------------------------------- SDMMC Configuration ------------------------------------*/
    427            if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
   \                     ??HAL_RCCEx_PeriphCLKConfig_30: (+1)
   \   0000027A   0x6820             LDR      R0,[R4, #+0]
   \   0000027C   0x0200             LSLS     R0,R0,#+8
   \   0000027E   0xD506             BPL.N    ??HAL_RCCEx_PeriphCLKConfig_31
    428            {
    429              /* Check the parameters */
    430              assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    431              
    432              /* Configure the SDMMC1 clock source */
    433              __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
   \   00000280   0x68F0             LDR      R0,[R6, #+12]
   \   00000282   0xF020 0x5080      BIC      R0,R0,#0x10000000
   \   00000286   0xF8D4 0x1080      LDR      R1,[R4, #+128]
   \   0000028A   0x4308             ORRS     R0,R1,R0
   \   0000028C   0x60F0             STR      R0,[R6, #+12]
    434            }
    435          
    436            /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
    437            /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
    438            if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
   \                     ??HAL_RCCEx_PeriphCLKConfig_31: (+1)
   \   0000028E   0xF1B8 0x0F01      CMP      R8,#+1
   \   00000292   0xD003             BEQ.N    ??HAL_RCCEx_PeriphCLKConfig_32
   \   00000294   0x6820             LDR      R0,[R4, #+0]
   \   00000296   0xF1B0 0x7F00      CMP      R0,#+33554432
   \   0000029A   0xD17D             BNE.N    ??HAL_RCCEx_PeriphCLKConfig_33
    439            {
    440              /* Disable the PLLI2S */
    441              __HAL_RCC_PLLI2S_DISABLE();  
   \                     ??HAL_RCCEx_PeriphCLKConfig_32: (+1)
   \   0000029C   0x6828             LDR      R0,[R5, #+0]
   \   0000029E   0xF020 0x6080      BIC      R0,R0,#0x4000000
   \   000002A2   0x6028             STR      R0,[R5, #+0]
    442              
    443              /* Get Start Tick*/
    444              tickstart = HAL_GetTick();
   \   000002A4   0x.... 0x....      BL       HAL_GetTick
   \   000002A8   0x4682             MOV      R10,R0
    445              
    446              /* Wait till PLLI2S is disabled */
    447              while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
   \                     ??HAL_RCCEx_PeriphCLKConfig_34: (+1)
   \   000002AA   0x6828             LDR      R0,[R5, #+0]
   \   000002AC   0x0100             LSLS     R0,R0,#+4
   \   000002AE   0xD506             BPL.N    ??HAL_RCCEx_PeriphCLKConfig_35
    448              {
    449                if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
   \   000002B0   0x.... 0x....      BL       HAL_GetTick
   \   000002B4   0xEBA0 0x000A      SUB      R0,R0,R10
   \   000002B8   0x2865             CMP      R0,#+101
   \   000002BA   0xD3F6             BCC.N    ??HAL_RCCEx_PeriphCLKConfig_34
   \   000002BC   0xE0E2             B.N      ??HAL_RCCEx_PeriphCLKConfig_9
    450                {
    451                  /* return in case of Timeout detected */         
    452                  return HAL_TIMEOUT;
    453                }
    454              }
    455              
    456              /* check for common PLLI2S Parameters */
    457              assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
    458                
    459              /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/ 
    460              if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
   \                     ??HAL_RCCEx_PeriphCLKConfig_35: (+1)
   \   000002BE   0x7820             LDRB     R0,[R4, #+0]
   \   000002C0   0x07C0             LSLS     R0,R0,#+31
   \   000002C2   0xD512             BPL.N    ??HAL_RCCEx_PeriphCLKConfig_36
   \   000002C4   0x6B60             LDR      R0,[R4, #+52]
   \   000002C6   0x2800             CMP      R0,#+0
   \   000002C8   0xD10F             BNE.N    ??HAL_RCCEx_PeriphCLKConfig_36
    461              {
    462                /* check for Parameters */
    463                assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
    464              
    465                /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
    466                tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SP));
   \   000002CA   0x6830             LDR      R0,[R6, #+0]
   \   000002CC   0xF3C0 0x4001      UBFX     R0,R0,#+16,#+2
    467                tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SQ));
   \   000002D0   0x6831             LDR      R1,[R6, #+0]
   \   000002D2   0xF3C1 0x6103      UBFX     R1,R1,#+24,#+4
    468                /* Configure the PLLI2S division factors */
    469                /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
    470                /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    471                __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
   \   000002D6   0x6862             LDR      R2,[R4, #+4]
   \   000002D8   0x0400             LSLS     R0,R0,#+16
   \   000002DA   0xEA40 0x1082      ORR      R0,R0,R2, LSL #+6
   \   000002DE   0xEA40 0x6001      ORR      R0,R0,R1, LSL #+24
   \   000002E2   0x68A1             LDR      R1,[R4, #+8]
   \   000002E4   0xEA40 0x7001      ORR      R0,R0,R1, LSL #+28
   \   000002E8   0x6030             STR      R0,[R6, #+0]
    472              }
    473                  
    474              /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/  
    475              if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
    476                 ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S))) 
   \                     ??HAL_RCCEx_PeriphCLKConfig_36: (+1)
   \   000002EA   0x6820             LDR      R0,[R4, #+0]
   \   000002EC   0x0301             LSLS     R1,R0,#+12
   \   000002EE   0xD503             BPL.N    ??HAL_RCCEx_PeriphCLKConfig_37
   \   000002F0   0x6BE1             LDR      R1,[R4, #+60]
   \   000002F2   0xF5B1 0x1F80      CMP      R1,#+1048576
   \   000002F6   0xD005             BEQ.N    ??HAL_RCCEx_PeriphCLKConfig_38
   \                     ??HAL_RCCEx_PeriphCLKConfig_37: (+1)
   \   000002F8   0x02C0             LSLS     R0,R0,#+11
   \   000002FA   0xD51A             BPL.N    ??HAL_RCCEx_PeriphCLKConfig_39
   \   000002FC   0x6C20             LDR      R0,[R4, #+64]
   \   000002FE   0xF5B0 0x0F80      CMP      R0,#+4194304
   \   00000302   0xD116             BNE.N    ??HAL_RCCEx_PeriphCLKConfig_39
    477              {
    478                /* Check for PLLI2S Parameters */
    479                assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
    480                /* Check for PLLI2S/DIVQ parameters */
    481                assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));
    482                      
    483                /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
    484                tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SP));
   \                     ??HAL_RCCEx_PeriphCLKConfig_38: (+1)
   \   00000304   0x6830             LDR      R0,[R6, #+0]
   \   00000306   0xF3C0 0x4001      UBFX     R0,R0,#+16,#+2
    485                tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SR));
   \   0000030A   0x6831             LDR      R1,[R6, #+0]
   \   0000030C   0xF3C1 0x7102      UBFX     R1,R1,#+28,#+3
    486                /* Configure the PLLI2S division factors */      
    487                /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
    488                /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
    489                /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
    490                __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
   \   00000310   0x6862             LDR      R2,[R4, #+4]
   \   00000312   0x0400             LSLS     R0,R0,#+16
   \   00000314   0xEA40 0x1082      ORR      R0,R0,R2, LSL #+6
   \   00000318   0x68E2             LDR      R2,[R4, #+12]
   \   0000031A   0xEA40 0x6002      ORR      R0,R0,R2, LSL #+24
   \   0000031E   0xEA40 0x7001      ORR      R0,R0,R1, LSL #+28
   \   00000322   0x6030             STR      R0,[R6, #+0]
    491             
    492                /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */ 
    493                __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);   
   \   00000324   0x68B0             LDR      R0,[R6, #+8]
   \   00000326   0x0940             LSRS     R0,R0,#+5
   \   00000328   0x6A61             LDR      R1,[R4, #+36]
   \   0000032A   0x1E49             SUBS     R1,R1,#+1
   \   0000032C   0xEA51 0x1040      ORRS     R0,R1,R0, LSL #+5
   \   00000330   0x60B0             STR      R0,[R6, #+8]
    494              }          
    495          
    496              /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/  
    497              if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
   \                     ??HAL_RCCEx_PeriphCLKConfig_39: (+1)
   \   00000332   0x6820             LDR      R0,[R4, #+0]
   \   00000334   0x01C0             LSLS     R0,R0,#+7
   \   00000336   0xD50F             BPL.N    ??HAL_RCCEx_PeriphCLKConfig_40
    498              {
    499                /* check for Parameters */
    500                assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
    501               
    502               /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
    503                tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SQ));
   \   00000338   0x6830             LDR      R0,[R6, #+0]
   \   0000033A   0xF3C0 0x6003      UBFX     R0,R0,#+24,#+4
    504                tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SR));
   \   0000033E   0x6831             LDR      R1,[R6, #+0]
   \   00000340   0xF3C1 0x7102      UBFX     R1,R1,#+28,#+3
    505                /* Configure the PLLI2S division factors */
    506                /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
    507                /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
    508                __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
   \   00000344   0x6862             LDR      R2,[R4, #+4]
   \   00000346   0x6923             LDR      R3,[R4, #+16]
   \   00000348   0x041B             LSLS     R3,R3,#+16
   \   0000034A   0xEA43 0x1282      ORR      R2,R3,R2, LSL #+6
   \   0000034E   0xEA42 0x6000      ORR      R0,R2,R0, LSL #+24
   \   00000352   0xEA40 0x7001      ORR      R0,R0,R1, LSL #+28
   \   00000356   0x6030             STR      R0,[R6, #+0]
    509              }  
    510                   
    511              /*----------------- In Case of PLLI2S is just selected  -----------------*/  
    512              if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
   \                     ??HAL_RCCEx_PeriphCLKConfig_40: (+1)
   \   00000358   0x6820             LDR      R0,[R4, #+0]
   \   0000035A   0x0180             LSLS     R0,R0,#+6
   \   0000035C   0xD50B             BPL.N    ??HAL_RCCEx_PeriphCLKConfig_41
    513              {
    514                /* Check for Parameters */
    515                assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
    516                assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
    517                assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
    518                assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
    519          
    520                /* Configure the PLLI2S division factors */
    521                /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
    522                /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
    523                __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
   \   0000035E   0x6860             LDR      R0,[R4, #+4]
   \   00000360   0x6921             LDR      R1,[R4, #+16]
   \   00000362   0x0409             LSLS     R1,R1,#+16
   \   00000364   0xEA41 0x1080      ORR      R0,R1,R0, LSL #+6
   \   00000368   0x68E1             LDR      R1,[R4, #+12]
   \   0000036A   0xEA40 0x6001      ORR      R0,R0,R1, LSL #+24
   \   0000036E   0x68A1             LDR      R1,[R4, #+8]
   \   00000370   0xEA40 0x7001      ORR      R0,R0,R1, LSL #+28
   \   00000374   0x6030             STR      R0,[R6, #+0]
    524              } 
    525              
    526              /* Enable the PLLI2S */
    527              __HAL_RCC_PLLI2S_ENABLE();
   \                     ??HAL_RCCEx_PeriphCLKConfig_41: (+1)
   \   00000376   0x6828             LDR      R0,[R5, #+0]
   \   00000378   0xF040 0x6080      ORR      R0,R0,#0x4000000
   \   0000037C   0x6028             STR      R0,[R5, #+0]
    528              
    529              /* Get Start Tick*/
    530              tickstart = HAL_GetTick();
   \   0000037E   0x.... 0x....      BL       HAL_GetTick
   \   00000382   0x4682             MOV      R10,R0
    531          
    532              /* Wait till PLLI2S is ready */
    533              while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
   \                     ??HAL_RCCEx_PeriphCLKConfig_42: (+1)
   \   00000384   0x6828             LDR      R0,[R5, #+0]
   \   00000386   0x0100             LSLS     R0,R0,#+4
   \   00000388   0xD406             BMI.N    ??HAL_RCCEx_PeriphCLKConfig_33
    534              {
    535                if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
   \   0000038A   0x.... 0x....      BL       HAL_GetTick
   \   0000038E   0xEBA0 0x000A      SUB      R0,R0,R10
   \   00000392   0x2865             CMP      R0,#+101
   \   00000394   0xD3F6             BCC.N    ??HAL_RCCEx_PeriphCLKConfig_42
   \   00000396   0xE075             B.N      ??HAL_RCCEx_PeriphCLKConfig_9
    536                {
    537                  /* return in case of Timeout detected */                
    538                  return HAL_TIMEOUT;
    539                }
    540              }
    541            } 
    542            
    543            /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
    544            /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
    545            if(pllsaiused == 1)
   \                     ??HAL_RCCEx_PeriphCLKConfig_33: (+1)
   \   00000398   0x2F01             CMP      R7,#+1
   \   0000039A   0xD175             BNE.N    ??HAL_RCCEx_PeriphCLKConfig_43
    546            {
    547              /* Disable PLLSAI Clock */
    548              __HAL_RCC_PLLSAI_DISABLE(); 
   \   0000039C   0x6828             LDR      R0,[R5, #+0]
   \   0000039E   0xF020 0x5080      BIC      R0,R0,#0x10000000
   \   000003A2   0x6028             STR      R0,[R5, #+0]
    549              
    550              /* Get Start Tick*/
    551              tickstart = HAL_GetTick();
   \   000003A4   0x.... 0x....      BL       HAL_GetTick
   \   000003A8   0x4682             MOV      R10,R0
    552          
    553              /* Wait till PLLSAI is disabled */
    554              while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
   \                     ??HAL_RCCEx_PeriphCLKConfig_44: (+1)
   \   000003AA   0x6828             LDR      R0,[R5, #+0]
   \   000003AC   0x0080             LSLS     R0,R0,#+2
   \   000003AE   0xD506             BPL.N    ??HAL_RCCEx_PeriphCLKConfig_45
    555              {
    556                if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
   \   000003B0   0x.... 0x....      BL       HAL_GetTick
   \   000003B4   0xEBA0 0x000A      SUB      R0,R0,R10
   \   000003B8   0x2865             CMP      R0,#+101
   \   000003BA   0xD3F6             BCC.N    ??HAL_RCCEx_PeriphCLKConfig_44
   \   000003BC   0xE062             B.N      ??HAL_RCCEx_PeriphCLKConfig_9
    557                { 
    558                  /* return in case of Timeout detected */        
    559                  return HAL_TIMEOUT;
    560                }
    561              } 
    562              
    563              /* Check the PLLSAI division factors */
    564              assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));
    565              
    566              /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/  
    567              if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
    568                 ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
   \                     ??HAL_RCCEx_PeriphCLKConfig_45: (+1)
   \   000003BE   0x6820             LDR      R0,[R4, #+0]
   \   000003C0   0x0301             LSLS     R1,R0,#+12
   \   000003C2   0xD502             BPL.N    ??HAL_RCCEx_PeriphCLKConfig_46
   \   000003C4   0x6BE1             LDR      R1,[R4, #+60]
   \   000003C6   0x2900             CMP      R1,#+0
   \   000003C8   0xD004             BEQ.N    ??HAL_RCCEx_PeriphCLKConfig_47
   \                     ??HAL_RCCEx_PeriphCLKConfig_46: (+1)
   \   000003CA   0x02C0             LSLS     R0,R0,#+11
   \   000003CC   0xD51A             BPL.N    ??HAL_RCCEx_PeriphCLKConfig_48
   \   000003CE   0x6C20             LDR      R0,[R4, #+64]
   \   000003D0   0x2800             CMP      R0,#+0
   \   000003D2   0xD117             BNE.N    ??HAL_RCCEx_PeriphCLKConfig_48
    569              {
    570                /* check for PLLSAIQ Parameter */
    571                assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
    572                /* check for PLLSAI/DIVQ Parameter */
    573                assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));
    574              
    575                /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
    576                tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> POSITION_VAL(RCC_PLLSAICFGR_PLLSAIP));
   \                     ??HAL_RCCEx_PeriphCLKConfig_47: (+1)
   \   000003D4   0x6870             LDR      R0,[R6, #+4]
   \   000003D6   0xF3C0 0x4001      UBFX     R0,R0,#+16,#+2
    577                tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> POSITION_VAL(RCC_PLLSAICFGR_PLLSAIR));
   \   000003DA   0x6871             LDR      R1,[R6, #+4]
   \   000003DC   0xF3C1 0x7102      UBFX     R1,R1,#+28,#+3
    578                /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
    579                /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
    580                /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
    581                __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
   \   000003E0   0x6962             LDR      R2,[R4, #+20]
   \   000003E2   0x0400             LSLS     R0,R0,#+16
   \   000003E4   0xEA40 0x1082      ORR      R0,R0,R2, LSL #+6
   \   000003E8   0x69A2             LDR      R2,[R4, #+24]
   \   000003EA   0xEA40 0x6002      ORR      R0,R0,R2, LSL #+24
   \   000003EE   0xEA40 0x7001      ORR      R0,R0,R1, LSL #+28
   \   000003F2   0x6070             STR      R0,[R6, #+4]
    582                
    583                /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */ 
    584                __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
   \   000003F4   0x68B0             LDR      R0,[R6, #+8]
   \   000003F6   0xF420 0x50F8      BIC      R0,R0,#0x1F00
   \   000003FA   0x6AA1             LDR      R1,[R4, #+40]
   \   000003FC   0x1E49             SUBS     R1,R1,#+1
   \   000003FE   0xEA40 0x2001      ORR      R0,R0,R1, LSL #+8
   \   00000402   0x60B0             STR      R0,[R6, #+8]
    585              }           
    586          
    587              /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/   
    588              /* In Case of PLLI2S is selected as source clock for CK48 */ 
    589              if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
   \                     ??HAL_RCCEx_PeriphCLKConfig_48: (+1)
   \   00000404   0x6820             LDR      R0,[R4, #+0]
   \   00000406   0x0280             LSLS     R0,R0,#+10
   \   00000408   0xD513             BPL.N    ??HAL_RCCEx_PeriphCLKConfig_49
   \   0000040A   0x6FE0             LDR      R0,[R4, #+124]
   \   0000040C   0xF1B0 0x6F00      CMP      R0,#+134217728
   \   00000410   0xD10F             BNE.N    ??HAL_RCCEx_PeriphCLKConfig_49
    590              {
    591                /* check for Parameters */
    592                assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
    593                /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
    594                tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> POSITION_VAL(RCC_PLLSAICFGR_PLLSAIQ));
   \   00000412   0x6870             LDR      R0,[R6, #+4]
   \   00000414   0xF3C0 0x6003      UBFX     R0,R0,#+24,#+4
    595                tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> POSITION_VAL(RCC_PLLSAICFGR_PLLSAIR));
   \   00000418   0x6871             LDR      R1,[R6, #+4]
   \   0000041A   0xF3C1 0x7102      UBFX     R1,R1,#+28,#+3
    596                
    597                /* Configure the PLLSAI division factors */
    598                /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
    599                /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
    600                __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
   \   0000041E   0x6962             LDR      R2,[R4, #+20]
   \   00000420   0x6A23             LDR      R3,[R4, #+32]
   \   00000422   0x041B             LSLS     R3,R3,#+16
   \   00000424   0xEA43 0x1282      ORR      R2,R3,R2, LSL #+6
   \   00000428   0xEA42 0x6000      ORR      R0,R2,R0, LSL #+24
   \   0000042C   0xEA40 0x7001      ORR      R0,R0,R1, LSL #+28
   \   00000430   0x6070             STR      R0,[R6, #+4]
    601              }        
    602          
    603          #if defined(STM32F756xx) || defined(STM32F746xx)
    604              /*---------------------------- LTDC configuration -------------------------------*/
    605              if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
   \                     ??HAL_RCCEx_PeriphCLKConfig_49: (+1)
   \   00000432   0x7820             LDRB     R0,[R4, #+0]
   \   00000434   0x0700             LSLS     R0,R0,#+28
   \   00000436   0xD515             BPL.N    ??HAL_RCCEx_PeriphCLKConfig_50
    606              {
    607                assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
    608                assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));
    609                
    610                /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
    611                tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> POSITION_VAL(RCC_PLLSAICFGR_PLLSAIQ));
   \   00000438   0x6870             LDR      R0,[R6, #+4]
   \   0000043A   0xF3C0 0x6003      UBFX     R0,R0,#+24,#+4
    612                tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> POSITION_VAL(RCC_PLLSAICFGR_PLLSAIP));
   \   0000043E   0x6871             LDR      R1,[R6, #+4]
   \   00000440   0xF3C1 0x4101      UBFX     R1,R1,#+16,#+2
    613                
    614                /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
    615                /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
    616                /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
    617                __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
   \   00000444   0x6962             LDR      R2,[R4, #+20]
   \   00000446   0x0409             LSLS     R1,R1,#+16
   \   00000448   0xEA41 0x1182      ORR      R1,R1,R2, LSL #+6
   \   0000044C   0xEA41 0x6000      ORR      R0,R1,R0, LSL #+24
   \   00000450   0x69E1             LDR      R1,[R4, #+28]
   \   00000452   0xEA40 0x7001      ORR      R0,R0,R1, LSL #+28
   \   00000456   0x6070             STR      R0,[R6, #+4]
    618                
    619                /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */ 
    620                __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
   \   00000458   0x68B0             LDR      R0,[R6, #+8]
   \   0000045A   0xF420 0x3040      BIC      R0,R0,#0x30000
   \   0000045E   0x6AE1             LDR      R1,[R4, #+44]
   \   00000460   0x4308             ORRS     R0,R1,R0
   \   00000462   0x60B0             STR      R0,[R6, #+8]
    621              }    
    622          #endif /* STM32F756xx || STM32F746xx */  
    623          
    624              /* Enable PLLSAI Clock */
    625              __HAL_RCC_PLLSAI_ENABLE();
   \                     ??HAL_RCCEx_PeriphCLKConfig_50: (+1)
   \   00000464   0x6828             LDR      R0,[R5, #+0]
   \   00000466   0xF040 0x5080      ORR      R0,R0,#0x10000000
   \   0000046A   0x6028             STR      R0,[R5, #+0]
    626              
    627              /* Get Start Tick*/
    628              tickstart = HAL_GetTick();
   \   0000046C   0x.... 0x....      BL       HAL_GetTick
   \   00000470   0x4682             MOV      R10,R0
    629          
    630              /* Wait till PLLSAI is ready */
    631              while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
   \                     ??HAL_RCCEx_PeriphCLKConfig_51: (+1)
   \   00000472   0x6828             LDR      R0,[R5, #+0]
   \   00000474   0x0080             LSLS     R0,R0,#+2
   \   00000476   0xD407             BMI.N    ??HAL_RCCEx_PeriphCLKConfig_43
    632              {
    633                if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
   \   00000478   0x.... 0x....      BL       HAL_GetTick
   \   0000047C   0xEBA0 0x000A      SUB      R0,R0,R10
   \   00000480   0x2865             CMP      R0,#+101
   \   00000482   0xD3F6             BCC.N    ??HAL_RCCEx_PeriphCLKConfig_51
    634                { 
    635                  /* return in case of Timeout detected */        
    636                  return HAL_TIMEOUT;
   \                     ??HAL_RCCEx_PeriphCLKConfig_9: (+1)
   \   00000484   0x2003             MOVS     R0,#+3
   \   00000486   0xE000             B.N      ??HAL_RCCEx_PeriphCLKConfig_52
    637                }
    638              }
    639            }
    640            return HAL_OK;
   \                     ??HAL_RCCEx_PeriphCLKConfig_43: (+1)
   \   00000488   0x2000             MOVS     R0,#+0
   \                     ??HAL_RCCEx_PeriphCLKConfig_52: (+1)
   \   0000048A   0xE8BD 0x87F6      POP      {R1,R2,R4-R10,PC}  ;; return
    641          }
    642          
    643          /**
    644            * @brief  Get the RCC_PeriphCLKInitTypeDef according to the internal
    645            *         RCC configuration registers.
    646            * @param  PeriphClkInit: pointer to the configured RCC_PeriphCLKInitTypeDef structure
    647            * @retval None
    648            */

   \                                 In section .text, align 2, keep-with-next
    649          void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
    650          {
    651            uint32_t tempreg = 0;
    652            
    653            /* Set all possible values for the extended clock type parameter------------*/
    654            PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S      | RCC_PERIPHCLK_LPTIM1 |\
    655                                                  RCC_PERIPHCLK_SAI1     | RCC_PERIPHCLK_SAI2     |\
    656                                                  RCC_PERIPHCLK_TIM      | RCC_PERIPHCLK_RTC      |\
    657                                                  RCC_PERIPHCLK_CEC      | RCC_PERIPHCLK_I2C4     |\
    658                                                  RCC_PERIPHCLK_I2C1     | RCC_PERIPHCLK_I2C2     |\
    659                                                  RCC_PERIPHCLK_I2C3     | RCC_PERIPHCLK_USART1   |\
    660                                                  RCC_PERIPHCLK_USART2   | RCC_PERIPHCLK_USART3   |\
    661                                                  RCC_PERIPHCLK_UART4    | RCC_PERIPHCLK_UART5    |\
    662                                                  RCC_PERIPHCLK_USART6   | RCC_PERIPHCLK_UART7    |\
    663                                                  RCC_PERIPHCLK_UART8    | RCC_PERIPHCLK_SDMMC1    |\
    664                                                  RCC_PERIPHCLK_CLK48;          
   \                     HAL_RCCEx_GetPeriphCLKConfig: (+1)
   \   00000000   0x....             LDR.N    R1,??DataTable2_4  ;; 0xfffff1
   \   00000002   0x6001             STR      R1,[R0, #+0]
    665            
    666            /* Get the PLLI2S Clock configuration -----------------------------------------------*/
    667            PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SN));
   \   00000004   0x....             LDR.N    R1,??DataTable2_5  ;; 0x40023808
   \   00000006   0x6FCA             LDR      R2,[R1, #+124]
   \   00000008   0xF3C2 0x1288      UBFX     R2,R2,#+6,#+9
   \   0000000C   0x6042             STR      R2,[R0, #+4]
    668            PeriphClkInit->PLLI2S.PLLI2SP = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SP));
   \   0000000E   0x6FCA             LDR      R2,[R1, #+124]
   \   00000010   0xF3C2 0x4201      UBFX     R2,R2,#+16,#+2
   \   00000014   0x6102             STR      R2,[R0, #+16]
    669            PeriphClkInit->PLLI2S.PLLI2SQ = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SQ));
   \   00000016   0x6FCA             LDR      R2,[R1, #+124]
   \   00000018   0xF3C2 0x6203      UBFX     R2,R2,#+24,#+4
   \   0000001C   0x60C2             STR      R2,[R0, #+12]
    670            PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SR));
   \   0000001E   0x6FCA             LDR      R2,[R1, #+124]
   \   00000020   0xF3C2 0x7202      UBFX     R2,R2,#+28,#+3
   \   00000024   0x6082             STR      R2,[R0, #+8]
    671            
    672            /* Get the PLLSAI Clock configuration -----------------------------------------------*/
    673            PeriphClkInit->PLLSAI.PLLSAIN = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> POSITION_VAL(RCC_PLLSAICFGR_PLLSAIN));
   \   00000026   0x....             LDR.N    R2,??DataTable2_6  ;; 0x40023888
   \   00000028   0x6813             LDR      R3,[R2, #+0]
   \   0000002A   0xF3C3 0x1388      UBFX     R3,R3,#+6,#+9
   \   0000002E   0x6143             STR      R3,[R0, #+20]
    674            PeriphClkInit->PLLSAI.PLLSAIP = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> POSITION_VAL(RCC_PLLSAICFGR_PLLSAIP));
   \   00000030   0x6813             LDR      R3,[R2, #+0]
   \   00000032   0xF3C3 0x4301      UBFX     R3,R3,#+16,#+2
   \   00000036   0x6203             STR      R3,[R0, #+32]
    675            PeriphClkInit->PLLSAI.PLLSAIQ = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> POSITION_VAL(RCC_PLLSAICFGR_PLLSAIQ)); 
   \   00000038   0x6813             LDR      R3,[R2, #+0]
   \   0000003A   0xF3C3 0x6303      UBFX     R3,R3,#+24,#+4
   \   0000003E   0x6183             STR      R3,[R0, #+24]
    676            PeriphClkInit->PLLSAI.PLLSAIR = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> POSITION_VAL(RCC_PLLSAICFGR_PLLSAIR)); 
   \   00000040   0x6813             LDR      R3,[R2, #+0]
   \   00000042   0xF3C3 0x7302      UBFX     R3,R3,#+28,#+3
   \   00000046   0x61C3             STR      R3,[R0, #+28]
    677            
    678            /* Get the PLLSAI/PLLI2S division factors -------------------------------------------*/
    679            PeriphClkInit->PLLI2SDivQ = (uint32_t)((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) >> POSITION_VAL(RCC_DCKCFGR1_PLLI2SDIVQ));
   \   00000048   0x6853             LDR      R3,[R2, #+4]
   \   0000004A   0xF003 0x031F      AND      R3,R3,#0x1F
   \   0000004E   0x6243             STR      R3,[R0, #+36]
    680            PeriphClkInit->PLLSAIDivQ = (uint32_t)((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> POSITION_VAL(RCC_DCKCFGR1_PLLSAIDIVQ));
   \   00000050   0x6853             LDR      R3,[R2, #+4]
   \   00000052   0xF3C3 0x2304      UBFX     R3,R3,#+8,#+5
   \   00000056   0x6283             STR      R3,[R0, #+40]
    681            PeriphClkInit->PLLSAIDivR = (uint32_t)((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVR) >> POSITION_VAL(RCC_DCKCFGR1_PLLSAIDIVR));
   \   00000058   0x6853             LDR      R3,[R2, #+4]
   \   0000005A   0xF3C3 0x4301      UBFX     R3,R3,#+16,#+2
   \   0000005E   0x62C3             STR      R3,[R0, #+44]
    682          
    683            /* Get the SAI1 clock configuration ----------------------------------------------*/
    684            PeriphClkInit->Sai1ClockSelection = __HAL_RCC_GET_SAI1_SOURCE();
   \   00000060   0x6853             LDR      R3,[R2, #+4]
   \   00000062   0xF403 0x1340      AND      R3,R3,#0x300000
   \   00000066   0x63C3             STR      R3,[R0, #+60]
    685            
    686            /* Get the SAI2 clock configuration ----------------------------------------------*/
    687            PeriphClkInit->Sai2ClockSelection = __HAL_RCC_GET_SAI2_SOURCE();
   \   00000068   0x6853             LDR      R3,[R2, #+4]
   \   0000006A   0xF403 0x0340      AND      R3,R3,#0xC00000
   \   0000006E   0x6403             STR      R3,[R0, #+64]
    688            
    689            /* Get the I2S clock configuration ------------------------------------------*/
    690            PeriphClkInit->I2sClockSelection = __HAL_RCC_GET_I2SCLKSOURCE();
   \   00000070   0x680B             LDR      R3,[R1, #+0]
   \   00000072   0xF403 0x0300      AND      R3,R3,#0x800000
   \   00000076   0x6343             STR      R3,[R0, #+52]
    691            
    692            /* Get the I2C1 clock configuration ------------------------------------------*/
    693            PeriphClkInit->I2c1ClockSelection = __HAL_RCC_GET_I2C1_SOURCE();
   \   00000078   0x6893             LDR      R3,[R2, #+8]
   \   0000007A   0xF403 0x3340      AND      R3,R3,#0x30000
   \   0000007E   0x6643             STR      R3,[R0, #+100]
    694            
    695            /* Get the I2C2 clock configuration ------------------------------------------*/
    696            PeriphClkInit->I2c2ClockSelection = __HAL_RCC_GET_I2C2_SOURCE();
   \   00000080   0x6893             LDR      R3,[R2, #+8]
   \   00000082   0xF403 0x2340      AND      R3,R3,#0xC0000
   \   00000086   0x6683             STR      R3,[R0, #+104]
    697            
    698            /* Get the I2C3 clock configuration ------------------------------------------*/
    699            PeriphClkInit->I2c3ClockSelection = __HAL_RCC_GET_I2C3_SOURCE();
   \   00000088   0x6893             LDR      R3,[R2, #+8]
   \   0000008A   0xF403 0x1340      AND      R3,R3,#0x300000
   \   0000008E   0x66C3             STR      R3,[R0, #+108]
    700            
    701            /* Get the I2C4 clock configuration ------------------------------------------*/
    702            PeriphClkInit->I2c4ClockSelection = __HAL_RCC_GET_I2C4_SOURCE();
   \   00000090   0x6893             LDR      R3,[R2, #+8]
   \   00000092   0xF403 0x0340      AND      R3,R3,#0xC00000
   \   00000096   0x6703             STR      R3,[R0, #+112]
    703            
    704            /* Get the USART1 clock configuration ------------------------------------------*/
    705            PeriphClkInit->Usart1ClockSelection = __HAL_RCC_GET_USART1_SOURCE();
   \   00000098   0x6893             LDR      R3,[R2, #+8]
   \   0000009A   0xF003 0x0303      AND      R3,R3,#0x3
   \   0000009E   0x6443             STR      R3,[R0, #+68]
    706            
    707            /* Get the USART2 clock configuration ------------------------------------------*/
    708            PeriphClkInit->Usart2ClockSelection = __HAL_RCC_GET_USART2_SOURCE();
   \   000000A0   0x6893             LDR      R3,[R2, #+8]
   \   000000A2   0xF003 0x030C      AND      R3,R3,#0xC
   \   000000A6   0x6483             STR      R3,[R0, #+72]
    709            
    710            /* Get the USART3 clock configuration ------------------------------------------*/
    711            PeriphClkInit->Usart3ClockSelection = __HAL_RCC_GET_USART3_SOURCE();
   \   000000A8   0x6893             LDR      R3,[R2, #+8]
   \   000000AA   0xF003 0x0330      AND      R3,R3,#0x30
   \   000000AE   0x64C3             STR      R3,[R0, #+76]
    712            
    713            /* Get the UART4 clock configuration ------------------------------------------*/
    714            PeriphClkInit->Uart4ClockSelection = __HAL_RCC_GET_UART4_SOURCE();
   \   000000B0   0x6893             LDR      R3,[R2, #+8]
   \   000000B2   0xF003 0x03C0      AND      R3,R3,#0xC0
   \   000000B6   0x6503             STR      R3,[R0, #+80]
    715            
    716            /* Get the UART5 clock configuration ------------------------------------------*/
    717            PeriphClkInit->Uart5ClockSelection = __HAL_RCC_GET_UART5_SOURCE();
   \   000000B8   0x6893             LDR      R3,[R2, #+8]
   \   000000BA   0xF403 0x7340      AND      R3,R3,#0x300
   \   000000BE   0x6543             STR      R3,[R0, #+84]
    718            
    719            /* Get the USART6 clock configuration ------------------------------------------*/
    720            PeriphClkInit->Usart6ClockSelection = __HAL_RCC_GET_USART6_SOURCE();
   \   000000C0   0x6893             LDR      R3,[R2, #+8]
   \   000000C2   0xF403 0x6340      AND      R3,R3,#0xC00
   \   000000C6   0x6583             STR      R3,[R0, #+88]
    721            
    722            /* Get the UART7 clock configuration ------------------------------------------*/
    723            PeriphClkInit->Uart7ClockSelection = __HAL_RCC_GET_UART7_SOURCE();
   \   000000C8   0x6893             LDR      R3,[R2, #+8]
   \   000000CA   0xF403 0x5340      AND      R3,R3,#0x3000
   \   000000CE   0x65C3             STR      R3,[R0, #+92]
    724            
    725            /* Get the UART8 clock configuration ------------------------------------------*/
    726            PeriphClkInit->Uart8ClockSelection = __HAL_RCC_GET_UART8_SOURCE();
   \   000000D0   0x6893             LDR      R3,[R2, #+8]
   \   000000D2   0xF403 0x4340      AND      R3,R3,#0xC000
   \   000000D6   0x6603             STR      R3,[R0, #+96]
    727            
    728            /* Get the LPTIM1 clock configuration ------------------------------------------*/
    729            PeriphClkInit->Lptim1ClockSelection = __HAL_RCC_GET_LPTIM1_SOURCE();
   \   000000D8   0x6893             LDR      R3,[R2, #+8]
   \   000000DA   0xF003 0x7340      AND      R3,R3,#0x3000000
   \   000000DE   0x6743             STR      R3,[R0, #+116]
    730            
    731            /* Get the CEC clock configuration -----------------------------------------------*/
    732            PeriphClkInit->CecClockSelection = __HAL_RCC_GET_CEC_SOURCE();
   \   000000E0   0x6893             LDR      R3,[R2, #+8]
   \   000000E2   0xF003 0x6380      AND      R3,R3,#0x4000000
   \   000000E6   0x6783             STR      R3,[R0, #+120]
    733            
    734            /* Get the CK48 clock configuration -----------------------------------------------*/
    735            PeriphClkInit->Clk48ClockSelection = __HAL_RCC_GET_CLK48_SOURCE();
   \   000000E8   0x6893             LDR      R3,[R2, #+8]
   \   000000EA   0xF003 0x6300      AND      R3,R3,#0x8000000
   \   000000EE   0x67C3             STR      R3,[R0, #+124]
    736          
    737            /* Get the SDMMC clock configuration -----------------------------------------------*/
    738            PeriphClkInit->Sdmmc1ClockSelection = __HAL_RCC_GET_SDMMC1_SOURCE();
   \   000000F0   0x6893             LDR      R3,[R2, #+8]
   \   000000F2   0xF003 0x5380      AND      R3,R3,#0x10000000
   \   000000F6   0xF8C0 0x3080      STR      R3,[R0, #+128]
    739            
    740            /* Get the RTC Clock configuration -----------------------------------------------*/
    741            tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
   \   000000FA   0x680B             LDR      R3,[R1, #+0]
   \   000000FC   0xF403 0x13F8      AND      R3,R3,#0x1F0000
    742            PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
   \   00000100   0x6E89             LDR      R1,[R1, #+104]
   \   00000102   0xF401 0x7140      AND      R1,R1,#0x300
   \   00000106   0x4319             ORRS     R1,R1,R3
   \   00000108   0x6301             STR      R1,[R0, #+48]
    743            
    744            /* Get the TIM Prescaler configuration --------------------------------------------*/
    745            if ((RCC->DCKCFGR1 & RCC_DCKCFGR1_TIMPRE) == RESET)
   \   0000010A   0x6851             LDR      R1,[R2, #+4]
   \   0000010C   0x01C9             LSLS     R1,R1,#+7
   \   0000010E   0xD402             BMI.N    ??HAL_RCCEx_GetPeriphCLKConfig_0
    746            {
    747              PeriphClkInit->TIMPresSelection = RCC_TIMPRES_DESACTIVATED;
   \   00000110   0x2100             MOVS     R1,#+0
   \   00000112   0x6381             STR      R1,[R0, #+56]
   \   00000114   0x4770             BX       LR
    748            }
    749            else
    750            {
    751              PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
   \                     ??HAL_RCCEx_GetPeriphCLKConfig_0: (+1)
   \   00000116   0xF04F 0x7180      MOV      R1,#+16777216
   \   0000011A   0x6381             STR      R1,[R0, #+56]
    752            }
    753          }
   \   0000011C   0x4770             BX       LR               ;; return
    754          
    755          /**
    756            * @brief  Return the peripheral clock frequency for a given peripheral(SAI..) 
    757            * @note   Return 0 if peripheral clock identifier not managed by this API
    758            * @param  PeriphClk: Peripheral clock identifier
    759            *         This parameter can be one of the following values:
    760            *            @arg RCC_PERIPHCLK_SAI1: SAI1 peripheral clock
    761            *            @arg RCC_PERIPHCLK_SAI2: SAI2 peripheral clock
    762            * @retval Frequency in KHz
    763            */

   \                                 In section .text, align 2, keep-with-next
    764          uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
    765          {
    766            uint32_t tmpreg = 0;
    767            /* This variable used to store the SAI clock frequency (value in Hz) */
    768            uint32_t frequency = 0;
   \                     HAL_RCCEx_GetPeriphCLKFreq: (+1)
   \   00000000   0x2100             MOVS     R1,#+0
    769            /* This variable used to store the VCO Input (value in Hz) */
    770            uint32_t vcoinput = 0;
    771            /* This variable used to store the SAI clock source */
    772            uint32_t saiclocksource = 0;
    773            if ((PeriphClk == RCC_PERIPHCLK_SAI1) || (PeriphClk == RCC_PERIPHCLK_SAI2))
   \   00000002   0xF5B0 0x2F00      CMP      R0,#+524288
   \   00000006   0xD002             BEQ.N    ??HAL_RCCEx_GetPeriphCLKFreq_0
   \   00000008   0xF5B0 0x1F80      CMP      R0,#+1048576
   \   0000000C   0xD154             BNE.N    ??HAL_RCCEx_GetPeriphCLKFreq_1
    774            {
    775              saiclocksource = RCC->DCKCFGR1;   
   \                     ??HAL_RCCEx_GetPeriphCLKFreq_0: (+1)
   \   0000000E   0x....             LDR.N    R0,??DataTable2_1  ;; 0x40023884
   \   00000010   0x6882             LDR      R2,[R0, #+8]
    776              saiclocksource &= (RCC_DCKCFGR1_SAI1SEL | RCC_DCKCFGR1_SAI2SEL);
    777              switch (saiclocksource)
   \   00000012   0xF412 0x0270      ANDS     R2,R2,#0xF00000
   \   00000016   0xD00C             BEQ.N    ??HAL_RCCEx_GetPeriphCLKFreq_2
   \   00000018   0xF5B2 0x1F80      CMP      R2,#+1048576
   \   0000001C   0xD02A             BEQ.N    ??HAL_RCCEx_GetPeriphCLKFreq_3
   \   0000001E   0xF5B2 0x1F00      CMP      R2,#+2097152
   \   00000022   0xD048             BEQ.N    ??HAL_RCCEx_GetPeriphCLKFreq_4
   \   00000024   0xF5B2 0x0F80      CMP      R2,#+4194304
   \   00000028   0xD024             BEQ.N    ??HAL_RCCEx_GetPeriphCLKFreq_3
   \   0000002A   0xF5B2 0x0F00      CMP      R2,#+8388608
   \   0000002E   0xD042             BEQ.N    ??HAL_RCCEx_GetPeriphCLKFreq_4
   \   00000030   0xE042             B.N      ??HAL_RCCEx_GetPeriphCLKFreq_1
    778              {
    779              case 0: /* PLLSAI is the clock source for SAI*/ 
    780                {
    781                  /* Configure the PLLSAI division factor */
    782                  /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */ 
    783                  if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
   \                     ??HAL_RCCEx_GetPeriphCLKFreq_2: (+1)
   \   00000032   0x....             LDR.N    R1,??DataTable2_7  ;; 0x40023804
   \   00000034   0x680A             LDR      R2,[R1, #+0]
   \   00000036   0x0252             LSLS     R2,R2,#+9
   \   00000038   0xD406             BMI.N    ??HAL_RCCEx_GetPeriphCLKFreq_5
    784                  {
    785                    /* In Case the PLL Source is HSI (Internal Clock) */
    786                    vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
   \   0000003A   0x....             LDR.N    R2,??DataTable2_8  ;; 0xf42400
   \   0000003C   0x6809             LDR      R1,[R1, #+0]
   \   0000003E   0xF001 0x013F      AND      R1,R1,#0x3F
   \   00000042   0xFBB2 0xF1F1      UDIV     R1,R2,R1
   \   00000046   0xE005             B.N      ??HAL_RCCEx_GetPeriphCLKFreq_6
    787                  }
    788                  else
    789                  {
    790                    /* In Case the PLL Source is HSE (External Clock) */
    791                    vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
   \                     ??HAL_RCCEx_GetPeriphCLKFreq_5: (+1)
   \   00000048   0x....             LDR.N    R2,??DataTable2_9  ;; 0x17d7840
   \   0000004A   0x6809             LDR      R1,[R1, #+0]
   \   0000004C   0xF001 0x013F      AND      R1,R1,#0x3F
   \   00000050   0xFBB2 0xF1F1      UDIV     R1,R2,R1
    792                  }   
    793                  /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
    794                  /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
    795                  tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
   \                     ??HAL_RCCEx_GetPeriphCLKFreq_6: (+1)
   \   00000054   0x6842             LDR      R2,[R0, #+4]
   \   00000056   0xF3C2 0x6203      UBFX     R2,R2,#+24,#+4
    796                  frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
   \   0000005A   0x6843             LDR      R3,[R0, #+4]
   \   0000005C   0xF3C3 0x1388      UBFX     R3,R3,#+6,#+9
   \   00000060   0x4359             MULS     R1,R3,R1
   \   00000062   0xFBB1 0xF1F2      UDIV     R1,R1,R2
    797                  
    798                  /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
    799                  tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
   \   00000066   0x6880             LDR      R0,[R0, #+8]
   \   00000068   0xF3C0 0x2004      UBFX     R0,R0,#+8,#+5
   \   0000006C   0x1C40             ADDS     R0,R0,#+1
    800                  frequency = frequency/(tmpreg); 
   \   0000006E   0xFBB1 0xF1F0      UDIV     R1,R1,R0
    801                  break;       
   \   00000072   0xE021             B.N      ??HAL_RCCEx_GetPeriphCLKFreq_1
    802                }
    803              case RCC_DCKCFGR1_SAI1SEL_0: /* PLLI2S is the clock source for SAI*/
    804              case RCC_DCKCFGR1_SAI2SEL_0: /* PLLI2S is the clock source for SAI*/
    805                {  
    806                  /* Configure the PLLI2S division factor */
    807                  /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */ 
    808                  if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
   \                     ??HAL_RCCEx_GetPeriphCLKFreq_3: (+1)
   \   00000074   0x....             LDR.N    R1,??DataTable2_7  ;; 0x40023804
   \   00000076   0x680A             LDR      R2,[R1, #+0]
   \   00000078   0x0252             LSLS     R2,R2,#+9
   \   0000007A   0xD406             BMI.N    ??HAL_RCCEx_GetPeriphCLKFreq_7
    809                  {
    810                    /* In Case the PLL Source is HSI (Internal Clock) */
    811                    vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
   \   0000007C   0x....             LDR.N    R2,??DataTable2_8  ;; 0xf42400
   \   0000007E   0x6809             LDR      R1,[R1, #+0]
   \   00000080   0xF001 0x013F      AND      R1,R1,#0x3F
   \   00000084   0xFBB2 0xF1F1      UDIV     R1,R2,R1
   \   00000088   0xE005             B.N      ??HAL_RCCEx_GetPeriphCLKFreq_8
    812                  }
    813                  else
    814                  {
    815                    /* In Case the PLL Source is HSE (External Clock) */
    816                    vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
   \                     ??HAL_RCCEx_GetPeriphCLKFreq_7: (+1)
   \   0000008A   0x....             LDR.N    R2,??DataTable2_9  ;; 0x17d7840
   \   0000008C   0x6809             LDR      R1,[R1, #+0]
   \   0000008E   0xF001 0x013F      AND      R1,R1,#0x3F
   \   00000092   0xFBB2 0xF1F1      UDIV     R1,R2,R1
    817                  }
    818                  
    819                  /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
    820                  /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
    821                  tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
   \                     ??HAL_RCCEx_GetPeriphCLKFreq_8: (+1)
   \   00000096   0x6802             LDR      R2,[R0, #+0]
   \   00000098   0xF3C2 0x6203      UBFX     R2,R2,#+24,#+4
    822                  frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
   \   0000009C   0x6803             LDR      R3,[R0, #+0]
   \   0000009E   0xF3C3 0x1388      UBFX     R3,R3,#+6,#+9
   \   000000A2   0x4359             MULS     R1,R3,R1
   \   000000A4   0xFBB1 0xF1F2      UDIV     R1,R1,R2
    823                  
    824                  /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
    825                  tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1); 
   \   000000A8   0x6880             LDR      R0,[R0, #+8]
   \   000000AA   0xF000 0x001F      AND      R0,R0,#0x1F
   \   000000AE   0x1C40             ADDS     R0,R0,#+1
    826                  frequency = frequency/(tmpreg);
   \   000000B0   0xFBB1 0xF1F0      UDIV     R1,R1,R0
    827                  break;
   \   000000B4   0xE000             B.N      ??HAL_RCCEx_GetPeriphCLKFreq_1
    828                }
    829              case RCC_DCKCFGR1_SAI1SEL_1: /* External clock is the clock source for SAI*/
    830              case RCC_DCKCFGR1_SAI2SEL_1: /* External clock is the clock source for SAI*/
    831                {
    832                  frequency = EXTERNAL_CLOCK_VALUE;
   \                     ??HAL_RCCEx_GetPeriphCLKFreq_4: (+1)
   \   000000B6   0x....             LDR.N    R1,??DataTable2_10  ;; 0xbb8000
    833                  break;       
    834                }
    835              default :
    836                {
    837                  break;
    838                }
    839              }
    840            }
    841            return frequency;
   \                     ??HAL_RCCEx_GetPeriphCLKFreq_1: (+1)
   \   000000B8   0x4608             MOV      R0,R1
   \   000000BA   0x4770             BX       LR               ;; return
    842          }

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable2:
   \   00000000   0x40023800         DC32     0x40023800

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable2_1:
   \   00000000   0x40023884         DC32     0x40023884

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable2_2:
   \   00000000   0x40007000         DC32     0x40007000

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable2_3:
   \   00000000   0x0FFFFCFF         DC32     0xffffcff

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable2_4:
   \   00000000   0x00FFFFF1         DC32     0xfffff1

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable2_5:
   \   00000000   0x40023808         DC32     0x40023808

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable2_6:
   \   00000000   0x40023888         DC32     0x40023888

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable2_7:
   \   00000000   0x40023804         DC32     0x40023804

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable2_8:
   \   00000000   0x00F42400         DC32     0xf42400

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable2_9:
   \   00000000   0x017D7840         DC32     0x17d7840

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable2_10:
   \   00000000   0x00BB8000         DC32     0xbb8000
    843          
    844          /**
    845            * @}
    846            */
    847          
    848          /**
    849            * @}
    850            */
    851          
    852          #endif /* HAL_RCC_MODULE_ENABLED */
    853          /**
    854            * @}
    855            */
    856          
    857          /**
    858            * @}
    859            */
    860          
    861          /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/

   Maximum stack usage in bytes:

   .cstack Function
   ------- --------
       0   HAL_RCCEx_GetPeriphCLKConfig
       0   HAL_RCCEx_GetPeriphCLKFreq
      40   HAL_RCCEx_PeriphCLKConfig
        40   -> HAL_GetTick


   Section sizes:

   Bytes  Function/Label
   -----  --------------
       4  ??DataTable2
       4  ??DataTable2_1
       4  ??DataTable2_10
       4  ??DataTable2_2
       4  ??DataTable2_3
       4  ??DataTable2_4
       4  ??DataTable2_5
       4  ??DataTable2_6
       4  ??DataTable2_7
       4  ??DataTable2_8
       4  ??DataTable2_9
     286  HAL_RCCEx_GetPeriphCLKConfig
     188  HAL_RCCEx_GetPeriphCLKFreq
    1166  HAL_RCCEx_PeriphCLKConfig

 
 1 684 bytes in section .text
 
 1 684 bytes of CODE memory

Errors: none
Warnings: none
