<?xml version="1" encoding="UTF-8"?>
<GAO_CONFIG>
    <Version>3.0</Version>
    <Mode>Lite</Mode>
    <AoCore_Lite index="0" sample_clock="clk_60MHz" trig_type="0" capture_amount="8192" implemention="0" input_register_enabled="0" capture_init_data_enabled="0" module_name="mic_subsys">
        <SignalList>
            <Bus name="u_i2s_decoder1/L_DATA[23:0]">
                <Signal>u_i2s_decoder1/L_DATA[23]</Signal>
                <Signal>u_i2s_decoder1/L_DATA[22]</Signal>
                <Signal>u_i2s_decoder1/L_DATA[21]</Signal>
                <Signal>u_i2s_decoder1/L_DATA[20]</Signal>
                <Signal>u_i2s_decoder1/L_DATA[19]</Signal>
                <Signal>u_i2s_decoder1/L_DATA[18]</Signal>
                <Signal>u_i2s_decoder1/L_DATA[17]</Signal>
                <Signal>u_i2s_decoder1/L_DATA[16]</Signal>
                <Signal>u_i2s_decoder1/L_DATA[15]</Signal>
                <Signal>u_i2s_decoder1/L_DATA[14]</Signal>
                <Signal>u_i2s_decoder1/L_DATA[13]</Signal>
                <Signal>u_i2s_decoder1/L_DATA[12]</Signal>
                <Signal>u_i2s_decoder1/L_DATA[11]</Signal>
                <Signal>u_i2s_decoder1/L_DATA[10]</Signal>
                <Signal>u_i2s_decoder1/L_DATA[9]</Signal>
                <Signal>u_i2s_decoder1/L_DATA[8]</Signal>
                <Signal>u_i2s_decoder1/L_DATA[7]</Signal>
                <Signal>u_i2s_decoder1/L_DATA[6]</Signal>
                <Signal>u_i2s_decoder1/L_DATA[5]</Signal>
                <Signal>u_i2s_decoder1/L_DATA[4]</Signal>
                <Signal>u_i2s_decoder1/L_DATA[3]</Signal>
                <Signal>u_i2s_decoder1/L_DATA[2]</Signal>
                <Signal>u_i2s_decoder1/L_DATA[1]</Signal>
                <Signal>u_i2s_decoder1/L_DATA[0]</Signal>
            </Bus>
            <Signal>u_i2s_decoder1/clk_mic</Signal>
            <Signal>u_i2s_decoder1/WS</Signal>
            <Signal>u_i2s_decoder1/DATA</Signal>
            <Bus name="u_i2s_decoder0/L_DATA[23:0]">
                <Signal>u_i2s_decoder0/L_DATA[23]</Signal>
                <Signal>u_i2s_decoder0/L_DATA[22]</Signal>
                <Signal>u_i2s_decoder0/L_DATA[21]</Signal>
                <Signal>u_i2s_decoder0/L_DATA[20]</Signal>
                <Signal>u_i2s_decoder0/L_DATA[19]</Signal>
                <Signal>u_i2s_decoder0/L_DATA[18]</Signal>
                <Signal>u_i2s_decoder0/L_DATA[17]</Signal>
                <Signal>u_i2s_decoder0/L_DATA[16]</Signal>
                <Signal>u_i2s_decoder0/L_DATA[15]</Signal>
                <Signal>u_i2s_decoder0/L_DATA[14]</Signal>
                <Signal>u_i2s_decoder0/L_DATA[13]</Signal>
                <Signal>u_i2s_decoder0/L_DATA[12]</Signal>
                <Signal>u_i2s_decoder0/L_DATA[11]</Signal>
                <Signal>u_i2s_decoder0/L_DATA[10]</Signal>
                <Signal>u_i2s_decoder0/L_DATA[9]</Signal>
                <Signal>u_i2s_decoder0/L_DATA[8]</Signal>
                <Signal>u_i2s_decoder0/L_DATA[7]</Signal>
                <Signal>u_i2s_decoder0/L_DATA[6]</Signal>
                <Signal>u_i2s_decoder0/L_DATA[5]</Signal>
                <Signal>u_i2s_decoder0/L_DATA[4]</Signal>
                <Signal>u_i2s_decoder0/L_DATA[3]</Signal>
                <Signal>u_i2s_decoder0/L_DATA[2]</Signal>
                <Signal>u_i2s_decoder0/L_DATA[1]</Signal>
                <Signal>u_i2s_decoder0/L_DATA[0]</Signal>
            </Bus>
            <Signal>u_i2s_decoder0/clk_mic</Signal>
            <Signal>u_i2s_decoder0/WS</Signal>
            <Signal>u_i2s_decoder0/DATA</Signal>
        </SignalList>
    </AoCore_Lite>
    <GAO_ID>0101110111000111</GAO_ID>
</GAO_CONFIG>
