<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1792" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1792{left:515px;bottom:68px;letter-spacing:0.1px;}
#t2_1792{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1792{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_1792{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_1792{left:69px;bottom:1083px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_1792{left:359px;bottom:754px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_1792{left:69px;bottom:666px;letter-spacing:0.13px;}
#t8_1792{left:69px;bottom:643px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t9_1792{left:69px;bottom:626px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ta_1792{left:69px;bottom:609px;letter-spacing:-0.15px;word-spacing:-0.64px;}
#tb_1792{left:69px;bottom:593px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tc_1792{left:69px;bottom:568px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#td_1792{left:69px;bottom:551px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#te_1792{left:69px;bottom:535px;letter-spacing:-0.16px;word-spacing:-0.59px;}
#tf_1792{left:69px;bottom:518px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tg_1792{left:69px;bottom:493px;letter-spacing:-0.15px;word-spacing:-0.91px;}
#th_1792{left:69px;bottom:477px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ti_1792{left:69px;bottom:460px;letter-spacing:-0.14px;}
#tj_1792{left:69px;bottom:437px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tk_1792{left:69px;bottom:420px;letter-spacing:-0.15px;word-spacing:-0.71px;}
#tl_1792{left:69px;bottom:403px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tm_1792{left:69px;bottom:380px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tn_1792{left:69px;bottom:364px;letter-spacing:-0.17px;word-spacing:-0.55px;}
#to_1792{left:69px;bottom:347px;letter-spacing:-0.16px;}
#tp_1792{left:69px;bottom:324px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tq_1792{left:69px;bottom:307px;letter-spacing:-0.23px;word-spacing:-0.39px;}
#tr_1792{left:69px;bottom:284px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#ts_1792{left:74px;bottom:1065px;letter-spacing:-0.15px;}
#tt_1792{left:74px;bottom:1050px;letter-spacing:-0.12px;}
#tu_1792{left:393px;bottom:1065px;letter-spacing:-0.09px;}
#tv_1792{left:393px;bottom:1050px;letter-spacing:-0.18px;}
#tw_1792{left:431px;bottom:1065px;letter-spacing:-0.13px;word-spacing:0.07px;}
#tx_1792{left:431px;bottom:1050px;letter-spacing:-0.14px;}
#ty_1792{left:431px;bottom:1034px;letter-spacing:-0.13px;}
#tz_1792{left:504px;bottom:1065px;letter-spacing:-0.12px;}
#t10_1792{left:504px;bottom:1050px;letter-spacing:-0.12px;}
#t11_1792{left:504px;bottom:1034px;letter-spacing:-0.12px;}
#t12_1792{left:575px;bottom:1065px;letter-spacing:-0.13px;}
#t13_1792{left:74px;bottom:1011px;letter-spacing:-0.11px;}
#t14_1792{left:74px;bottom:995px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t15_1792{left:393px;bottom:1011px;letter-spacing:-0.13px;}
#t16_1792{left:431px;bottom:1011px;letter-spacing:-0.18px;}
#t17_1792{left:504px;bottom:1011px;letter-spacing:-0.16px;}
#t18_1792{left:575px;bottom:1011px;letter-spacing:-0.11px;}
#t19_1792{left:575px;bottom:995px;letter-spacing:-0.12px;}
#t1a_1792{left:575px;bottom:978px;letter-spacing:-0.12px;}
#t1b_1792{left:575px;bottom:961px;letter-spacing:-0.14px;}
#t1c_1792{left:74px;bottom:938px;letter-spacing:-0.12px;}
#t1d_1792{left:74px;bottom:921px;letter-spacing:-0.15px;}
#t1e_1792{left:393px;bottom:938px;letter-spacing:-0.13px;}
#t1f_1792{left:431px;bottom:938px;letter-spacing:-0.18px;}
#t1g_1792{left:504px;bottom:938px;letter-spacing:-0.16px;}
#t1h_1792{left:575px;bottom:938px;letter-spacing:-0.11px;}
#t1i_1792{left:575px;bottom:921px;letter-spacing:-0.12px;}
#t1j_1792{left:575px;bottom:904px;letter-spacing:-0.12px;}
#t1k_1792{left:575px;bottom:888px;letter-spacing:-0.14px;}
#t1l_1792{left:74px;bottom:865px;letter-spacing:-0.12px;}
#t1m_1792{left:74px;bottom:848px;letter-spacing:-0.15px;}
#t1n_1792{left:393px;bottom:865px;letter-spacing:-0.13px;}
#t1o_1792{left:431px;bottom:865px;letter-spacing:-0.18px;}
#t1p_1792{left:504px;bottom:865px;letter-spacing:-0.16px;}
#t1q_1792{left:575px;bottom:865px;letter-spacing:-0.11px;}
#t1r_1792{left:575px;bottom:848px;letter-spacing:-0.12px;}
#t1s_1792{left:575px;bottom:831px;letter-spacing:-0.12px;}
#t1t_1792{left:575px;bottom:814px;letter-spacing:-0.14px;}
#t1u_1792{left:84px;bottom:733px;letter-spacing:-0.14px;}
#t1v_1792{left:191px;bottom:733px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t1w_1792{left:363px;bottom:733px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t1x_1792{left:545px;bottom:733px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t1y_1792{left:728px;bottom:733px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t1z_1792{left:92px;bottom:709px;letter-spacing:-0.15px;}
#t20_1792{left:180px;bottom:709px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t21_1792{left:355px;bottom:709px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t22_1792{left:561px;bottom:709px;letter-spacing:-0.14px;}
#t23_1792{left:749px;bottom:709px;letter-spacing:-0.12px;}

.s1_1792{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_1792{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_1792{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_1792{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_1792{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_1792{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s7_1792{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1792" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1792Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1792" style="-webkit-user-select: none;"><object width="935" height="1210" data="1792/1792.svg" type="image/svg+xml" id="pdf1792" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1792" class="t s1_1792">ROUNDPD—Round Packed Double Precision Floating-Point Values </span>
<span id="t2_1792" class="t s2_1792">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_1792" class="t s1_1792">4-572 </span><span id="t4_1792" class="t s1_1792">Vol. 2B </span>
<span id="t5_1792" class="t s3_1792">ROUNDPD—Round Packed Double Precision Floating-Point Values </span>
<span id="t6_1792" class="t s4_1792">Instruction Operand Encoding </span>
<span id="t7_1792" class="t s4_1792">Description </span>
<span id="t8_1792" class="t s5_1792">Round the 2 double precision floating-point values in the source operand (second operand) using the rounding </span>
<span id="t9_1792" class="t s5_1792">mode specified in the immediate operand (third operand) and place the results in the destination operand (first </span>
<span id="ta_1792" class="t s5_1792">operand). The rounding process rounds each input floating-point value to an integer value and returns the integer </span>
<span id="tb_1792" class="t s5_1792">result as a double precision floating-point value. </span>
<span id="tc_1792" class="t s5_1792">The immediate operand specifies control fields for the rounding operation, three bit fields are defined and shown in </span>
<span id="td_1792" class="t s5_1792">Figure 4-24. Bit 3 of the immediate byte controls processor behavior for a precision exception, bit 2 selects the </span>
<span id="te_1792" class="t s5_1792">source of rounding mode control. Bits 1:0 specify a non-sticky rounding-mode value (Table 4-18 lists the encoded </span>
<span id="tf_1792" class="t s5_1792">values for rounding-mode field). </span>
<span id="tg_1792" class="t s5_1792">The Precision Floating-Point Exception is signaled according to the immediate operand. If any source operand is an </span>
<span id="th_1792" class="t s5_1792">SNaN then it will be converted to a QNaN. If DAZ is set to ‘1 then denormals will be converted to zero before </span>
<span id="ti_1792" class="t s5_1792">rounding. </span>
<span id="tj_1792" class="t s5_1792">128-bit Legacy SSE version: The second source can be an XMM register or 128-bit memory location. The destina- </span>
<span id="tk_1792" class="t s5_1792">tion is not distinct from the first source XMM register and the upper bits (MAXVL-1:128) of the corresponding YMM </span>
<span id="tl_1792" class="t s5_1792">register destination are unmodified. </span>
<span id="tm_1792" class="t s5_1792">VEX.128 encoded version: the source operand second source operand or a 128-bit memory location. The destina- </span>
<span id="tn_1792" class="t s5_1792">tion operand is an XMM register. The upper bits (MAXVL-1:128) of the corresponding YMM register destination are </span>
<span id="to_1792" class="t s5_1792">zeroed. </span>
<span id="tp_1792" class="t s5_1792">VEX.256 encoded version: The source operand is a YMM register or a 256-bit memory location. The destination </span>
<span id="tq_1792" class="t s5_1792">operand is a YMM register. </span>
<span id="tr_1792" class="t s5_1792">Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD. </span>
<span id="ts_1792" class="t s6_1792">Opcode*/ </span>
<span id="tt_1792" class="t s6_1792">Instruction </span>
<span id="tu_1792" class="t s6_1792">Op/ </span>
<span id="tv_1792" class="t s6_1792">En </span>
<span id="tw_1792" class="t s6_1792">64/32 bit </span>
<span id="tx_1792" class="t s6_1792">Mode </span>
<span id="ty_1792" class="t s6_1792">Support </span>
<span id="tz_1792" class="t s6_1792">CPUID </span>
<span id="t10_1792" class="t s6_1792">Feature </span>
<span id="t11_1792" class="t s6_1792">Flag </span>
<span id="t12_1792" class="t s6_1792">Description </span>
<span id="t13_1792" class="t s7_1792">66 0F 3A 09 /r ib </span>
<span id="t14_1792" class="t s7_1792">ROUNDPD xmm1, xmm2/m128, imm8 </span>
<span id="t15_1792" class="t s7_1792">RMI </span><span id="t16_1792" class="t s7_1792">V/V </span><span id="t17_1792" class="t s7_1792">SSE4_1 </span><span id="t18_1792" class="t s7_1792">Round packed double precision floating-point </span>
<span id="t19_1792" class="t s7_1792">values in xmm2/m128 and place the result in </span>
<span id="t1a_1792" class="t s7_1792">xmm1. The rounding mode is determined by </span>
<span id="t1b_1792" class="t s7_1792">imm8. </span>
<span id="t1c_1792" class="t s7_1792">VEX.128.66.0F3A.WIG 09 /r ib </span>
<span id="t1d_1792" class="t s7_1792">VROUNDPD xmm1, xmm2/m128, imm8 </span>
<span id="t1e_1792" class="t s7_1792">RMI </span><span id="t1f_1792" class="t s7_1792">V/V </span><span id="t1g_1792" class="t s7_1792">AVX </span><span id="t1h_1792" class="t s7_1792">Round packed double precision floating-point </span>
<span id="t1i_1792" class="t s7_1792">values in xmm2/m128 and place the result in </span>
<span id="t1j_1792" class="t s7_1792">xmm1. The rounding mode is determined by </span>
<span id="t1k_1792" class="t s7_1792">imm8. </span>
<span id="t1l_1792" class="t s7_1792">VEX.256.66.0F3A.WIG 09 /r ib </span>
<span id="t1m_1792" class="t s7_1792">VROUNDPD ymm1, ymm2/m256, imm8 </span>
<span id="t1n_1792" class="t s7_1792">RMI </span><span id="t1o_1792" class="t s7_1792">V/V </span><span id="t1p_1792" class="t s7_1792">AVX </span><span id="t1q_1792" class="t s7_1792">Round packed double precision floating-point </span>
<span id="t1r_1792" class="t s7_1792">values in ymm2/m256 and place the result in </span>
<span id="t1s_1792" class="t s7_1792">ymm1. The rounding mode is determined by </span>
<span id="t1t_1792" class="t s7_1792">imm8. </span>
<span id="t1u_1792" class="t s6_1792">Op/En </span><span id="t1v_1792" class="t s6_1792">Operand 1 </span><span id="t1w_1792" class="t s6_1792">Operand 2 </span><span id="t1x_1792" class="t s6_1792">Operand 3 </span><span id="t1y_1792" class="t s6_1792">Operand 4 </span>
<span id="t1z_1792" class="t s7_1792">RMI </span><span id="t20_1792" class="t s7_1792">ModRM:reg (w) </span><span id="t21_1792" class="t s7_1792">ModRM:r/m (r) </span><span id="t22_1792" class="t s7_1792">imm8 </span><span id="t23_1792" class="t s7_1792">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
