{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574752226235 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574752226251 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 26 01:10:26 2019 " "Processing started: Tue Nov 26 01:10:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574752226251 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752226251 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipeline -c pipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off pipeline -c pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752226251 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574752227402 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574752227402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file branch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 branch-Behavioral " "Found design unit 1: branch-Behavioral" {  } { { "branch.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/branch.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574752243879 ""} { "Info" "ISGN_ENTITY_NAME" "1 branch " "Found entity 1: branch" {  } { { "branch.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/branch.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574752243879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752243879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ccr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ccr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ccr-Behavioral " "Found design unit 1: ccr-Behavioral" {  } { { "ccr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ccr.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574752243889 ""} { "Info" "ISGN_ENTITY_NAME" "1 ccr " "Found entity 1: ccr" {  } { { "ccr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ccr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574752243889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752243889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco_regw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deco_regw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deco_regw-Behavioral " "Found design unit 1: deco_regw-Behavioral" {  } { { "deco_regw.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/deco_regw.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574752243899 ""} { "Info" "ISGN_ENTITY_NAME" "1 deco_regw " "Found entity 1: deco_regw" {  } { { "deco_regw.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/deco_regw.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574752243899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752243899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor-Behavioral " "Found design unit 1: divisor-Behavioral" {  } { { "divisor.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/divisor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574752243909 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/divisor.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574752243909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752243909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ext_signo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ext_signo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ext_signo-Behavioral " "Found design unit 1: ext_signo-Behavioral" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ext_signo.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574752243919 ""} { "Info" "ISGN_ENTITY_NAME" "1 ext_signo " "Found entity 1: ext_signo" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ext_signo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574752243919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752243919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incrementador.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file incrementador.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 incrementador-Behavioral " "Found design unit 1: incrementador-Behavioral" {  } { { "incrementador.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/incrementador.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574752243919 ""} { "Info" "ISGN_ENTITY_NAME" "1 incrementador " "Found entity 1: incrementador" {  } { { "incrementador.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/incrementador.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574752243919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752243919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_datos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria_datos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria_datos-Behavioral " "Found design unit 1: memoria_datos-Behavioral" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/memoria_datos.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574752243929 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria_datos " "Found entity 1: memoria_datos" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/memoria_datos.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574752243929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752243929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_inst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria_inst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria_inst-Behavioral " "Found design unit 1: memoria_inst-Behavioral" {  } { { "memoria_inst.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/memoria_inst.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574752243939 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria_inst " "Found entity 1: memoria_inst" {  } { { "memoria_inst.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/memoria_inst.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574752243939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752243939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_1-Behavioral " "Found design unit 1: mux_1-Behavioral" {  } { { "mux_1.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574752243947 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_1 " "Found entity 1: mux_1" {  } { { "mux_1.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574752243947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752243947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_detencion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_detencion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_detencion-Behavioral " "Found design unit 1: mux_detencion-Behavioral" {  } { { "mux_detencion.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_detencion.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574752243958 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_detencion " "Found entity 1: mux_detencion" {  } { { "mux_detencion.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_detencion.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574752243958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752243958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_dir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_dir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_dir-Behavioral " "Found design unit 1: mux_dir-Behavioral" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_dir.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574752243960 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_dir " "Found entity 1: mux_dir" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_dir.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574752243960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752243960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_dirw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_dirw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_dirw-Behavioral " "Found design unit 1: mux_dirw-Behavioral" {  } { { "mux_dirw.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_dirw.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574752243970 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_dirw " "Found entity 1: mux_dirw" {  } { { "mux_dirw.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_dirw.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574752243970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752243970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_pc.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_pc.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_pc-Behavioral " "Found design unit 1: mux_pc-Behavioral" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_pc.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574752243980 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_pc " "Found entity 1: mux_pc" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_pc.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574752243980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752243980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_regs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_regs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_regs-Behavioral " "Found design unit 1: mux_regs-Behavioral" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574752243988 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_regs " "Found entity 1: mux_regs" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574752243988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752243988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_result.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_result.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_result-Behavioral " "Found design unit 1: mux_result-Behavioral" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574752244000 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_result " "Found entity 1: mux_result" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574752244000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_src.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_src.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_src-Behavioral " "Found design unit 1: mux_src-Behavioral" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574752244008 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_src " "Found entity 1: mux_src" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574752244008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_acoplo_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_acoplo_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_acoplo_3-Behavioral " "Found design unit 1: reg_acoplo_3-Behavioral" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/reg_acoplo_3.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574752244010 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_acoplo_3 " "Found entity 1: reg_acoplo_3" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/reg_acoplo_3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574752244010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_acoplo_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_acoplo_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_acoplo_4-Behavioral " "Found design unit 1: reg_acoplo_4-Behavioral" {  } { { "reg_acoplo_4.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/reg_acoplo_4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574752244020 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_acoplo_4 " "Found entity 1: reg_acoplo_4" {  } { { "reg_acoplo_4.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/reg_acoplo_4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574752244020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_1-Behavioral " "Found design unit 1: registro_1-Behavioral" {  } { { "registro_1.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/registro_1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574752244039 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_1 " "Found entity 1: registro_1" {  } { { "registro_1.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/registro_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574752244039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_esp.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file registro_esp.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_esp-Behavioral " "Found design unit 1: registro_esp-Behavioral" {  } { { "registro_esp.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/registro_esp.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574752244041 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_esp " "Found entity 1: registro_esp" {  } { { "registro_esp.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/registro_esp.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574752244041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_inst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_inst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_inst-Behavioral " "Found design unit 1: registro_inst-Behavioral" {  } { { "registro_inst.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/registro_inst.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574752244059 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_inst " "Found entity 1: registro_inst" {  } { { "registro_inst.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/registro_inst.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574752244059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_pc-Behavioral " "Found design unit 1: registro_pc-Behavioral" {  } { { "registro_pc.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/registro_pc.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574752244061 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_pc " "Found entity 1: registro_pc" {  } { { "registro_pc.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/registro_pc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574752244061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador-Behavioral " "Found design unit 1: sumador-Behavioral" {  } { { "sumador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/sumador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574752244071 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador " "Found entity 1: sumador" {  } { { "sumador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/sumador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574752244071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file u_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 u_control-Behavioral " "Found design unit 1: u_control-Behavioral" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574752244081 ""} { "Info" "ISGN_ENTITY_NAME" "1 u_control " "Found entity 1: u_control" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574752244081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_detencion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file u_detencion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 u_detencion-Behavioral " "Found design unit 1: u_detencion-Behavioral" {  } { { "u_detencion.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_detencion.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574752244089 ""} { "Info" "ISGN_ENTITY_NAME" "1 u_detencion " "Found entity 1: u_detencion" {  } { { "u_detencion.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_detencion.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574752244089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file upa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 upa-Behavioral " "Found design unit 1: upa-Behavioral" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574752244099 ""} { "Info" "ISGN_ENTITY_NAME" "1 upa " "Found entity 1: upa" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574752244099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "etapa1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file etapa1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 etapa1 " "Found entity 1: etapa1" {  } { { "etapa1.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574752244101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "etapa2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file etapa2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 etapa2 " "Found entity 1: etapa2" {  } { { "etapa2.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574752244109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "etapa3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file etapa3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 etapa3 " "Found entity 1: etapa3" {  } { { "etapa3.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574752244119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pipeline.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline " "Found entity 1: pipeline" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574752244119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registros.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registros.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 registros " "Found entity 1: registros" {  } { { "registros.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/registros.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574752244135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_anticipacion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file u_anticipacion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 u_anticipacion-Behavioral " "Found design unit 1: u_anticipacion-Behavioral" {  } { { "u_anticipacion.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_anticipacion.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574752244135 ""} { "Info" "ISGN_ENTITY_NAME" "1 u_anticipacion " "Found entity 1: u_anticipacion" {  } { { "u_anticipacion.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_anticipacion.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574752244135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/sensa_boton.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/sensa_boton.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sensa_boton-Behavioral " "Found design unit 1: sensa_boton-Behavioral" {  } { { "output_files/sensa_boton.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/output_files/sensa_boton.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574752244150 ""} { "Info" "ISGN_ENTITY_NAME" "1 sensa_boton " "Found entity 1: sensa_boton" {  } { { "output_files/sensa_boton.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/output_files/sensa_boton.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574752244150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodisp_regcontent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodisp_regcontent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoDisp_regContent-Behavioral " "Found design unit 1: decoDisp_regContent-Behavioral" {  } { { "decoDisp_regContent.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/decoDisp_regContent.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574752244150 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoDisp_regContent " "Found entity 1: decoDisp_regContent" {  } { { "decoDisp_regContent.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/decoDisp_regContent.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574752244150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodisp_instr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodisp_instr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoDisp_Instr-Behavioral " "Found design unit 1: decoDisp_Instr-Behavioral" {  } { { "decoDisp_Instr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/decoDisp_Instr.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574752244166 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoDisp_Instr " "Found entity 1: decoDisp_Instr" {  } { { "decoDisp_Instr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/decoDisp_Instr.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574752244166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244166 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pipeline " "Elaborating entity \"pipeline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574752244342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "etapa3 etapa3:inst2 " "Elaborating entity \"etapa3\" for hierarchy \"etapa3:inst2\"" {  } { { "pipeline.bdf" "inst2" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 304 1320 1544 624 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574752244362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_1 etapa3:inst2\|registro_1:inst100 " "Elaborating entity \"registro_1\" for hierarchy \"etapa3:inst2\|registro_1:inst100\"" {  } { { "etapa3.bdf" "inst100" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa3.bdf" { { 384 1304 1496 496 "inst100" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574752244370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch etapa3:inst2\|branch:inst4 " "Elaborating entity \"branch\" for hierarchy \"etapa3:inst2\|branch:inst4\"" {  } { { "etapa3.bdf" "inst4" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa3.bdf" { { 336 1032 1216 480 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574752244372 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "branch branch.vhd(18) " "VHDL Process Statement warning at branch.vhd(18): inferring latch(es) for signal or variable \"branch\", which holds its previous value in one or more paths through the process" {  } { { "branch.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/branch.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574752244372 "|pipeline|etapa3:inst2|branch:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch branch.vhd(18) " "Inferred latch for \"branch\" at branch.vhd(18)" {  } { { "branch.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/branch.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244372 "|pipeline|etapa3:inst2|branch:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ccr etapa3:inst2\|ccr:inst3 " "Elaborating entity \"ccr\" for hierarchy \"etapa3:inst2\|ccr:inst3\"" {  } { { "etapa3.bdf" "inst3" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa3.bdf" { { 352 744 904 528 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574752244382 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ni ccr.vhd(30) " "VHDL Process Statement warning at ccr.vhd(30): inferring latch(es) for signal or variable \"ni\", which holds its previous value in one or more paths through the process" {  } { { "ccr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ccr.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574752244382 "|pipeline|etapa3:inst2|ccr:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zi ccr.vhd(30) " "VHDL Process Statement warning at ccr.vhd(30): inferring latch(es) for signal or variable \"zi\", which holds its previous value in one or more paths through the process" {  } { { "ccr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ccr.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574752244382 "|pipeline|etapa3:inst2|ccr:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "vi ccr.vhd(30) " "VHDL Process Statement warning at ccr.vhd(30): inferring latch(es) for signal or variable \"vi\", which holds its previous value in one or more paths through the process" {  } { { "ccr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ccr.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574752244382 "|pipeline|etapa3:inst2|ccr:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ci ccr.vhd(30) " "VHDL Process Statement warning at ccr.vhd(30): inferring latch(es) for signal or variable \"ci\", which holds its previous value in one or more paths through the process" {  } { { "ccr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ccr.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574752244382 "|pipeline|etapa3:inst2|ccr:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hi ccr.vhd(30) " "VHDL Process Statement warning at ccr.vhd(30): inferring latch(es) for signal or variable \"hi\", which holds its previous value in one or more paths through the process" {  } { { "ccr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ccr.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574752244382 "|pipeline|etapa3:inst2|ccr:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ii ccr.vhd(30) " "VHDL Process Statement warning at ccr.vhd(30): inferring latch(es) for signal or variable \"ii\", which holds its previous value in one or more paths through the process" {  } { { "ccr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ccr.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574752244382 "|pipeline|etapa3:inst2|ccr:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ii ccr.vhd(30) " "Inferred latch for \"ii\" at ccr.vhd(30)" {  } { { "ccr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ccr.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244382 "|pipeline|etapa3:inst2|ccr:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hi ccr.vhd(30) " "Inferred latch for \"hi\" at ccr.vhd(30)" {  } { { "ccr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ccr.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244382 "|pipeline|etapa3:inst2|ccr:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ci ccr.vhd(30) " "Inferred latch for \"ci\" at ccr.vhd(30)" {  } { { "ccr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ccr.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244382 "|pipeline|etapa3:inst2|ccr:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vi ccr.vhd(30) " "Inferred latch for \"vi\" at ccr.vhd(30)" {  } { { "ccr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ccr.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244382 "|pipeline|etapa3:inst2|ccr:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zi ccr.vhd(30) " "Inferred latch for \"zi\" at ccr.vhd(30)" {  } { { "ccr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ccr.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244382 "|pipeline|etapa3:inst2|ccr:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ni ccr.vhd(30) " "Inferred latch for \"ni\" at ccr.vhd(30)" {  } { { "ccr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ccr.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244382 "|pipeline|etapa3:inst2|ccr:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upa etapa3:inst2\|upa:inst " "Elaborating entity \"upa\" for hierarchy \"etapa3:inst2\|upa:inst\"" {  } { { "etapa3.bdf" "inst" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa3.bdf" { { 128 400 584 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574752244390 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "opres upa.vhd(23) " "VHDL Process Statement warning at upa.vhd(23): inferring latch(es) for signal or variable \"opres\", which holds its previous value in one or more paths through the process" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574752244392 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[0\] upa.vhd(23) " "Inferred latch for \"opres\[0\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244392 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[1\] upa.vhd(23) " "Inferred latch for \"opres\[1\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244392 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[2\] upa.vhd(23) " "Inferred latch for \"opres\[2\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244392 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[3\] upa.vhd(23) " "Inferred latch for \"opres\[3\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244392 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[4\] upa.vhd(23) " "Inferred latch for \"opres\[4\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244392 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[5\] upa.vhd(23) " "Inferred latch for \"opres\[5\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244392 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[6\] upa.vhd(23) " "Inferred latch for \"opres\[6\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244392 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[7\] upa.vhd(23) " "Inferred latch for \"opres\[7\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244392 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[8\] upa.vhd(23) " "Inferred latch for \"opres\[8\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244392 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[9\] upa.vhd(23) " "Inferred latch for \"opres\[9\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244392 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[10\] upa.vhd(23) " "Inferred latch for \"opres\[10\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244392 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[11\] upa.vhd(23) " "Inferred latch for \"opres\[11\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244392 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[12\] upa.vhd(23) " "Inferred latch for \"opres\[12\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244392 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[13\] upa.vhd(23) " "Inferred latch for \"opres\[13\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244392 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[14\] upa.vhd(23) " "Inferred latch for \"opres\[14\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244392 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[15\] upa.vhd(23) " "Inferred latch for \"opres\[15\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244392 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[16\] upa.vhd(23) " "Inferred latch for \"opres\[16\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244392 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1 etapa3:inst2\|mux_1:inst1 " "Elaborating entity \"mux_1\" for hierarchy \"etapa3:inst2\|mux_1:inst1\"" {  } { { "etapa3.bdf" "inst1" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa3.bdf" { { 392 192 312 504 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574752244392 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sal mux_1.vhd(13) " "VHDL Process Statement warning at mux_1.vhd(13): inferring latch(es) for signal or variable \"sal\", which holds its previous value in one or more paths through the process" {  } { { "mux_1.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_1.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574752244392 "|pipeline|etapa3:inst2|mux_1:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal mux_1.vhd(13) " "Inferred latch for \"sal\" at mux_1.vhd(13)" {  } { { "mux_1.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_1.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244392 "|pipeline|etapa3:inst2|mux_1:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX etapa3:inst2\|BUSMUX:inst8 " "Elaborating entity \"BUSMUX\" for hierarchy \"etapa3:inst2\|BUSMUX:inst8\"" {  } { { "etapa3.bdf" "inst8" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa3.bdf" { { 80 24 136 168 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574752244463 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "etapa3:inst2\|BUSMUX:inst8 " "Elaborated megafunction instantiation \"etapa3:inst2\|BUSMUX:inst8\"" {  } { { "etapa3.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa3.bdf" { { 80 24 136 168 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574752244471 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "etapa3:inst2\|BUSMUX:inst8 " "Instantiated megafunction \"etapa3:inst2\|BUSMUX:inst8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574752244471 ""}  } { { "etapa3.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa3.bdf" { { 80 24 136 168 "inst8" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574752244471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux etapa3:inst2\|BUSMUX:inst8\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"etapa3:inst2\|BUSMUX:inst8\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574752244574 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "etapa3:inst2\|BUSMUX:inst8\|lpm_mux:\$00000 etapa3:inst2\|BUSMUX:inst8 " "Elaborated megafunction instantiation \"etapa3:inst2\|BUSMUX:inst8\|lpm_mux:\$00000\", which is child of megafunction instantiation \"etapa3:inst2\|BUSMUX:inst8\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "etapa3.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa3.bdf" { { 80 24 136 168 "inst8" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574752244574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j7c " "Found entity 1: mux_j7c" {  } { { "db/mux_j7c.tdf" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/db/mux_j7c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574752244673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j7c etapa3:inst2\|BUSMUX:inst8\|lpm_mux:\$00000\|mux_j7c:auto_generated " "Elaborating entity \"mux_j7c\" for hierarchy \"etapa3:inst2\|BUSMUX:inst8\|lpm_mux:\$00000\|mux_j7c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574752244675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "u_anticipacion etapa3:inst2\|u_anticipacion:inst7 " "Elaborating entity \"u_anticipacion\" for hierarchy \"etapa3:inst2\|u_anticipacion:inst7\"" {  } { { "etapa3.bdf" "inst7" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa3.bdf" { { 128 -272 -80 208 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574752244713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_acoplo_4 etapa3:inst2\|reg_acoplo_4:inst107 " "Elaborating entity \"reg_acoplo_4\" for hierarchy \"etapa3:inst2\|reg_acoplo_4:inst107\"" {  } { { "etapa3.bdf" "inst107" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa3.bdf" { { 1168 1304 1512 1312 "inst107" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574752244715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_pc etapa3:inst2\|registro_pc:inst6 " "Elaborating entity \"registro_pc\" for hierarchy \"etapa3:inst2\|registro_pc:inst6\"" {  } { { "etapa3.bdf" "inst6" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa3.bdf" { { 272 1304 1544 384 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574752244725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_result etapa3:inst2\|mux_result:inst2 " "Elaborating entity \"mux_result\" for hierarchy \"etapa3:inst2\|mux_result:inst2\"" {  } { { "etapa3.bdf" "inst2" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa3.bdf" { { 192 976 1176 336 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574752244735 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dirw mux_result.vhd(16) " "VHDL Process Statement warning at mux_result.vhd(16): inferring latch(es) for signal or variable \"dirw\", which holds its previous value in one or more paths through the process" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574752244735 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "datow mux_result.vhd(16) " "VHDL Process Statement warning at mux_result.vhd(16): inferring latch(es) for signal or variable \"datow\", which holds its previous value in one or more paths through the process" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574752244735 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datow\[0\] mux_result.vhd(16) " "Inferred latch for \"datow\[0\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244735 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datow\[1\] mux_result.vhd(16) " "Inferred latch for \"datow\[1\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244735 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datow\[2\] mux_result.vhd(16) " "Inferred latch for \"datow\[2\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244735 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datow\[3\] mux_result.vhd(16) " "Inferred latch for \"datow\[3\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244735 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datow\[4\] mux_result.vhd(16) " "Inferred latch for \"datow\[4\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244735 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datow\[5\] mux_result.vhd(16) " "Inferred latch for \"datow\[5\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244735 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datow\[6\] mux_result.vhd(16) " "Inferred latch for \"datow\[6\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244735 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datow\[7\] mux_result.vhd(16) " "Inferred latch for \"datow\[7\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244735 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datow\[8\] mux_result.vhd(16) " "Inferred latch for \"datow\[8\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244735 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datow\[9\] mux_result.vhd(16) " "Inferred latch for \"datow\[9\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244735 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datow\[10\] mux_result.vhd(16) " "Inferred latch for \"datow\[10\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244735 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datow\[11\] mux_result.vhd(16) " "Inferred latch for \"datow\[11\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244735 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datow\[12\] mux_result.vhd(16) " "Inferred latch for \"datow\[12\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244735 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datow\[13\] mux_result.vhd(16) " "Inferred latch for \"datow\[13\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244735 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datow\[14\] mux_result.vhd(16) " "Inferred latch for \"datow\[14\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244735 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datow\[15\] mux_result.vhd(16) " "Inferred latch for \"datow\[15\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244735 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirw\[0\] mux_result.vhd(16) " "Inferred latch for \"dirw\[0\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244735 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirw\[1\] mux_result.vhd(16) " "Inferred latch for \"dirw\[1\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244735 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirw\[2\] mux_result.vhd(16) " "Inferred latch for \"dirw\[2\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244735 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirw\[3\] mux_result.vhd(16) " "Inferred latch for \"dirw\[3\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244735 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirw\[4\] mux_result.vhd(16) " "Inferred latch for \"dirw\[4\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244735 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirw\[5\] mux_result.vhd(16) " "Inferred latch for \"dirw\[5\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244735 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirw\[6\] mux_result.vhd(16) " "Inferred latch for \"dirw\[6\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244735 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirw\[7\] mux_result.vhd(16) " "Inferred latch for \"dirw\[7\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244735 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirw\[8\] mux_result.vhd(16) " "Inferred latch for \"dirw\[8\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244735 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirw\[9\] mux_result.vhd(16) " "Inferred latch for \"dirw\[9\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244735 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirw\[10\] mux_result.vhd(16) " "Inferred latch for \"dirw\[10\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244735 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirw\[11\] mux_result.vhd(16) " "Inferred latch for \"dirw\[11\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244735 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirw\[12\] mux_result.vhd(16) " "Inferred latch for \"dirw\[12\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244735 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirw\[13\] mux_result.vhd(16) " "Inferred latch for \"dirw\[13\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244735 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirw\[14\] mux_result.vhd(16) " "Inferred latch for \"dirw\[14\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244735 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirw\[15\] mux_result.vhd(16) " "Inferred latch for \"dirw\[15\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244735 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sensa_boton sensa_boton:inst7 " "Elaborating entity \"sensa_boton\" for hierarchy \"sensa_boton:inst7\"" {  } { { "pipeline.bdf" "inst7" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 272 -296 -96 352 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574752244815 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK sensa_boton.vhd(21) " "VHDL Process Statement warning at sensa_boton.vhd(21): signal \"CLK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/sensa_boton.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/output_files/sensa_boton.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574752244815 "|pipeline|sensa_boton:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "etapa2 etapa2:inst3 " "Elaborating entity \"etapa2\" for hierarchy \"etapa2:inst3\"" {  } { { "pipeline.bdf" "inst3" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 224 760 992 640 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574752244815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_acoplo_3 etapa2:inst3\|reg_acoplo_3:inst10 " "Elaborating entity \"reg_acoplo_3\" for hierarchy \"etapa2:inst3\|reg_acoplo_3:inst10\"" {  } { { "etapa2.bdf" "inst10" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa2.bdf" { { 832 1944 2168 1104 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574752244830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_detencion etapa2:inst3\|mux_detencion:inst11 " "Elaborating entity \"mux_detencion\" for hierarchy \"etapa2:inst3\|mux_detencion:inst11\"" {  } { { "etapa2.bdf" "inst11" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa2.bdf" { { 736 -352 -128 1104 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574752244830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "u_detencion etapa2:inst3\|u_detencion:inst12 " "Elaborating entity \"u_detencion\" for hierarchy \"etapa2:inst3\|u_detencion:inst12\"" {  } { { "etapa2.bdf" "inst12" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa2.bdf" { { 1128 32 224 1240 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574752244830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "u_control etapa2:inst3\|u_control:inst206 " "Elaborating entity \"u_control\" for hierarchy \"etapa2:inst3\|u_control:inst206\"" {  } { { "etapa2.bdf" "inst206" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa2.bdf" { { 752 -616 -424 1088 "inst206" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574752244846 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "selregr u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"selregr\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574752244846 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sels1 u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"sels1\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574752244846 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sr u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"sr\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574752244846 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cin u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"cin\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574752244846 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sels2 u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"sels2\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574752244846 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "seldato u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"seldato\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574752244846 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "selsrc u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"selsrc\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574752244846 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "seldir u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"seldir\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574752244846 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "selop u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"selop\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574752244846 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "selresult u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"selresult\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574752244846 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "selc u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"selc\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574752244846 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cadj u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"cadj\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574752244846 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "selfalgs u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"selfalgs\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574752244846 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "selbranch u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"selbranch\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574752244846 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "vf u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"vf\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574752244846 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "selregw u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"selregw\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574752244846 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "memw u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"memw\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574752244846 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "seldirw u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"seldirw\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574752244846 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seldirw\[0\] u_control.vhd(30) " "Inferred latch for \"seldirw\[0\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244846 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seldirw\[1\] u_control.vhd(30) " "Inferred latch for \"seldirw\[1\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244846 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memw u_control.vhd(30) " "Inferred latch for \"memw\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244846 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selregw\[0\] u_control.vhd(30) " "Inferred latch for \"selregw\[0\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244846 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selregw\[1\] u_control.vhd(30) " "Inferred latch for \"selregw\[1\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244846 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selregw\[2\] u_control.vhd(30) " "Inferred latch for \"selregw\[2\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244846 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vf u_control.vhd(30) " "Inferred latch for \"vf\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244846 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selbranch\[0\] u_control.vhd(30) " "Inferred latch for \"selbranch\[0\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244846 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selbranch\[1\] u_control.vhd(30) " "Inferred latch for \"selbranch\[1\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244846 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selbranch\[2\] u_control.vhd(30) " "Inferred latch for \"selbranch\[2\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244846 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selfalgs\[0\] u_control.vhd(30) " "Inferred latch for \"selfalgs\[0\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244846 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selfalgs\[1\] u_control.vhd(30) " "Inferred latch for \"selfalgs\[1\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244846 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selfalgs\[2\] u_control.vhd(30) " "Inferred latch for \"selfalgs\[2\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244846 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selfalgs\[3\] u_control.vhd(30) " "Inferred latch for \"selfalgs\[3\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244846 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cadj u_control.vhd(30) " "Inferred latch for \"cadj\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244846 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selc u_control.vhd(30) " "Inferred latch for \"selc\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244846 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selresult\[0\] u_control.vhd(30) " "Inferred latch for \"selresult\[0\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244846 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selresult\[1\] u_control.vhd(30) " "Inferred latch for \"selresult\[1\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244846 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selop\[0\] u_control.vhd(30) " "Inferred latch for \"selop\[0\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244846 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selop\[1\] u_control.vhd(30) " "Inferred latch for \"selop\[1\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244846 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selop\[2\] u_control.vhd(30) " "Inferred latch for \"selop\[2\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244846 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selop\[3\] u_control.vhd(30) " "Inferred latch for \"selop\[3\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244846 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seldir\[0\] u_control.vhd(30) " "Inferred latch for \"seldir\[0\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244846 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seldir\[1\] u_control.vhd(30) " "Inferred latch for \"seldir\[1\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244846 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selsrc\[0\] u_control.vhd(30) " "Inferred latch for \"selsrc\[0\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244846 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selsrc\[1\] u_control.vhd(30) " "Inferred latch for \"selsrc\[1\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244846 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selsrc\[2\] u_control.vhd(30) " "Inferred latch for \"selsrc\[2\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244846 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seldato u_control.vhd(30) " "Inferred latch for \"seldato\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244846 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sels2 u_control.vhd(30) " "Inferred latch for \"sels2\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244846 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cin u_control.vhd(30) " "Inferred latch for \"cin\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244846 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sr u_control.vhd(30) " "Inferred latch for \"sr\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244846 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sels1 u_control.vhd(30) " "Inferred latch for \"sels1\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244846 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selregr\[0\] u_control.vhd(30) " "Inferred latch for \"selregr\[0\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244846 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selregr\[1\] u_control.vhd(30) " "Inferred latch for \"selregr\[1\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244846 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selregr\[2\] u_control.vhd(30) " "Inferred latch for \"selregr\[2\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244846 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selregr\[3\] u_control.vhd(30) " "Inferred latch for \"selregr\[3\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244846 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registros etapa2:inst3\|registros:inst700666 " "Elaborating entity \"registros\" for hierarchy \"etapa2:inst3\|registros:inst700666\"" {  } { { "etapa2.bdf" "inst700666" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa2.bdf" { { 56 312 528 248 "inst700666" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574752244846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_esp etapa2:inst3\|registros:inst700666\|registro_esp:ACCA " "Elaborating entity \"registro_esp\" for hierarchy \"etapa2:inst3\|registros:inst700666\|registro_esp:ACCA\"" {  } { { "registros.bdf" "ACCA" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/registros.bdf" { { 120 536 776 232 "ACCA" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574752244862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco_regw etapa2:inst3\|registros:inst700666\|deco_regw:inst1000 " "Elaborating entity \"deco_regw\" for hierarchy \"etapa2:inst3\|registros:inst700666\|deco_regw:inst1000\"" {  } { { "registros.bdf" "inst1000" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/registros.bdf" { { 240 -16 168 384 "inst1000" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574752244862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_regs etapa2:inst3\|registros:inst700666\|mux_regs:inst " "Elaborating entity \"mux_regs\" for hierarchy \"etapa2:inst3\|registros:inst700666\|mux_regs:inst\"" {  } { { "registros.bdf" "inst" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/registros.bdf" { { 104 928 1120 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574752244884 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D1 mux_regs.vhd(18) " "VHDL Process Statement warning at mux_regs.vhd(18): inferring latch(es) for signal or variable \"D1\", which holds its previous value in one or more paths through the process" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574752244884 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D2 mux_regs.vhd(18) " "VHDL Process Statement warning at mux_regs.vhd(18): inferring latch(es) for signal or variable \"D2\", which holds its previous value in one or more paths through the process" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574752244884 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[0\] mux_regs.vhd(18) " "Inferred latch for \"D2\[0\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244884 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[1\] mux_regs.vhd(18) " "Inferred latch for \"D2\[1\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244884 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[2\] mux_regs.vhd(18) " "Inferred latch for \"D2\[2\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244884 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[3\] mux_regs.vhd(18) " "Inferred latch for \"D2\[3\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244884 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[4\] mux_regs.vhd(18) " "Inferred latch for \"D2\[4\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244884 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[5\] mux_regs.vhd(18) " "Inferred latch for \"D2\[5\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244884 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[6\] mux_regs.vhd(18) " "Inferred latch for \"D2\[6\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244884 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[7\] mux_regs.vhd(18) " "Inferred latch for \"D2\[7\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244884 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[8\] mux_regs.vhd(18) " "Inferred latch for \"D2\[8\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244884 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[9\] mux_regs.vhd(18) " "Inferred latch for \"D2\[9\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244884 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[10\] mux_regs.vhd(18) " "Inferred latch for \"D2\[10\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244884 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[11\] mux_regs.vhd(18) " "Inferred latch for \"D2\[11\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244884 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[12\] mux_regs.vhd(18) " "Inferred latch for \"D2\[12\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244884 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[13\] mux_regs.vhd(18) " "Inferred latch for \"D2\[13\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244884 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[14\] mux_regs.vhd(18) " "Inferred latch for \"D2\[14\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244884 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[15\] mux_regs.vhd(18) " "Inferred latch for \"D2\[15\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244884 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[0\] mux_regs.vhd(18) " "Inferred latch for \"D1\[0\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244884 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[1\] mux_regs.vhd(18) " "Inferred latch for \"D1\[1\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244884 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[2\] mux_regs.vhd(18) " "Inferred latch for \"D1\[2\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244884 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[3\] mux_regs.vhd(18) " "Inferred latch for \"D1\[3\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244884 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[4\] mux_regs.vhd(18) " "Inferred latch for \"D1\[4\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244884 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[5\] mux_regs.vhd(18) " "Inferred latch for \"D1\[5\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244884 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[6\] mux_regs.vhd(18) " "Inferred latch for \"D1\[6\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244884 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[7\] mux_regs.vhd(18) " "Inferred latch for \"D1\[7\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244884 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[8\] mux_regs.vhd(18) " "Inferred latch for \"D1\[8\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244884 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[9\] mux_regs.vhd(18) " "Inferred latch for \"D1\[9\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244884 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[10\] mux_regs.vhd(18) " "Inferred latch for \"D1\[10\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244884 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[11\] mux_regs.vhd(18) " "Inferred latch for \"D1\[11\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244884 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[12\] mux_regs.vhd(18) " "Inferred latch for \"D1\[12\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244884 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[13\] mux_regs.vhd(18) " "Inferred latch for \"D1\[13\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244884 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[14\] mux_regs.vhd(18) " "Inferred latch for \"D1\[14\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244884 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[15\] mux_regs.vhd(18) " "Inferred latch for \"D1\[15\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244884 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_dir etapa2:inst3\|mux_dir:inst2 " "Elaborating entity \"mux_dir\" for hierarchy \"etapa2:inst3\|mux_dir:inst2\"" {  } { { "etapa2.bdf" "inst2" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa2.bdf" { { 296 968 1136 408 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574752244899 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sal mux_dir.vhd(14) " "VHDL Process Statement warning at mux_dir.vhd(14): inferring latch(es) for signal or variable \"sal\", which holds its previous value in one or more paths through the process" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_dir.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574752244899 "|pipeline|etapa2:inst3|mux_dir:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[0\] mux_dir.vhd(14) " "Inferred latch for \"sal\[0\]\" at mux_dir.vhd(14)" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_dir.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244899 "|pipeline|etapa2:inst3|mux_dir:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[1\] mux_dir.vhd(14) " "Inferred latch for \"sal\[1\]\" at mux_dir.vhd(14)" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_dir.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244899 "|pipeline|etapa2:inst3|mux_dir:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[2\] mux_dir.vhd(14) " "Inferred latch for \"sal\[2\]\" at mux_dir.vhd(14)" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_dir.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244899 "|pipeline|etapa2:inst3|mux_dir:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[3\] mux_dir.vhd(14) " "Inferred latch for \"sal\[3\]\" at mux_dir.vhd(14)" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_dir.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244899 "|pipeline|etapa2:inst3|mux_dir:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[4\] mux_dir.vhd(14) " "Inferred latch for \"sal\[4\]\" at mux_dir.vhd(14)" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_dir.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244899 "|pipeline|etapa2:inst3|mux_dir:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[5\] mux_dir.vhd(14) " "Inferred latch for \"sal\[5\]\" at mux_dir.vhd(14)" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_dir.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244899 "|pipeline|etapa2:inst3|mux_dir:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[6\] mux_dir.vhd(14) " "Inferred latch for \"sal\[6\]\" at mux_dir.vhd(14)" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_dir.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244899 "|pipeline|etapa2:inst3|mux_dir:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[7\] mux_dir.vhd(14) " "Inferred latch for \"sal\[7\]\" at mux_dir.vhd(14)" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_dir.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244899 "|pipeline|etapa2:inst3|mux_dir:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[8\] mux_dir.vhd(14) " "Inferred latch for \"sal\[8\]\" at mux_dir.vhd(14)" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_dir.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244899 "|pipeline|etapa2:inst3|mux_dir:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[9\] mux_dir.vhd(14) " "Inferred latch for \"sal\[9\]\" at mux_dir.vhd(14)" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_dir.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244899 "|pipeline|etapa2:inst3|mux_dir:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[10\] mux_dir.vhd(14) " "Inferred latch for \"sal\[10\]\" at mux_dir.vhd(14)" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_dir.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244899 "|pipeline|etapa2:inst3|mux_dir:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[11\] mux_dir.vhd(14) " "Inferred latch for \"sal\[11\]\" at mux_dir.vhd(14)" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_dir.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244899 "|pipeline|etapa2:inst3|mux_dir:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[12\] mux_dir.vhd(14) " "Inferred latch for \"sal\[12\]\" at mux_dir.vhd(14)" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_dir.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244899 "|pipeline|etapa2:inst3|mux_dir:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[13\] mux_dir.vhd(14) " "Inferred latch for \"sal\[13\]\" at mux_dir.vhd(14)" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_dir.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244899 "|pipeline|etapa2:inst3|mux_dir:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[14\] mux_dir.vhd(14) " "Inferred latch for \"sal\[14\]\" at mux_dir.vhd(14)" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_dir.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244899 "|pipeline|etapa2:inst3|mux_dir:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[15\] mux_dir.vhd(14) " "Inferred latch for \"sal\[15\]\" at mux_dir.vhd(14)" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_dir.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244899 "|pipeline|etapa2:inst3|mux_dir:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador etapa2:inst3\|sumador:inst3 " "Elaborating entity \"sumador\" for hierarchy \"etapa2:inst3\|sumador:inst3\"" {  } { { "etapa2.bdf" "inst3" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa2.bdf" { { 312 640 808 424 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574752244899 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "res sumador.vhd(16) " "VHDL Process Statement warning at sumador.vhd(16): inferring latch(es) for signal or variable \"res\", which holds its previous value in one or more paths through the process" {  } { { "sumador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/sumador.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574752244899 "|pipeline|etapa2:inst3|sumador:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_pc etapa2:inst3\|mux_pc:inst201 " "Elaborating entity \"mux_pc\" for hierarchy \"etapa2:inst3\|mux_pc:inst201\"" {  } { { "etapa2.bdf" "inst201" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa2.bdf" { { 112 864 1032 224 "inst201" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574752244915 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sal mux_pc.vhdl(13) " "VHDL Process Statement warning at mux_pc.vhdl(13): inferring latch(es) for signal or variable \"sal\", which holds its previous value in one or more paths through the process" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_pc.vhdl" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574752244915 "|pipeline|etapa2:inst3|mux_pc:inst201"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[0\] mux_pc.vhdl(13) " "Inferred latch for \"sal\[0\]\" at mux_pc.vhdl(13)" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_pc.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244915 "|pipeline|etapa2:inst3|mux_pc:inst201"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[1\] mux_pc.vhdl(13) " "Inferred latch for \"sal\[1\]\" at mux_pc.vhdl(13)" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_pc.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244915 "|pipeline|etapa2:inst3|mux_pc:inst201"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[2\] mux_pc.vhdl(13) " "Inferred latch for \"sal\[2\]\" at mux_pc.vhdl(13)" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_pc.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244915 "|pipeline|etapa2:inst3|mux_pc:inst201"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[3\] mux_pc.vhdl(13) " "Inferred latch for \"sal\[3\]\" at mux_pc.vhdl(13)" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_pc.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244915 "|pipeline|etapa2:inst3|mux_pc:inst201"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[4\] mux_pc.vhdl(13) " "Inferred latch for \"sal\[4\]\" at mux_pc.vhdl(13)" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_pc.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244915 "|pipeline|etapa2:inst3|mux_pc:inst201"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[5\] mux_pc.vhdl(13) " "Inferred latch for \"sal\[5\]\" at mux_pc.vhdl(13)" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_pc.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244915 "|pipeline|etapa2:inst3|mux_pc:inst201"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[6\] mux_pc.vhdl(13) " "Inferred latch for \"sal\[6\]\" at mux_pc.vhdl(13)" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_pc.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244915 "|pipeline|etapa2:inst3|mux_pc:inst201"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[7\] mux_pc.vhdl(13) " "Inferred latch for \"sal\[7\]\" at mux_pc.vhdl(13)" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_pc.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244915 "|pipeline|etapa2:inst3|mux_pc:inst201"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[8\] mux_pc.vhdl(13) " "Inferred latch for \"sal\[8\]\" at mux_pc.vhdl(13)" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_pc.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244915 "|pipeline|etapa2:inst3|mux_pc:inst201"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[9\] mux_pc.vhdl(13) " "Inferred latch for \"sal\[9\]\" at mux_pc.vhdl(13)" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_pc.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244915 "|pipeline|etapa2:inst3|mux_pc:inst201"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[10\] mux_pc.vhdl(13) " "Inferred latch for \"sal\[10\]\" at mux_pc.vhdl(13)" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_pc.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244915 "|pipeline|etapa2:inst3|mux_pc:inst201"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[11\] mux_pc.vhdl(13) " "Inferred latch for \"sal\[11\]\" at mux_pc.vhdl(13)" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_pc.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244915 "|pipeline|etapa2:inst3|mux_pc:inst201"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[12\] mux_pc.vhdl(13) " "Inferred latch for \"sal\[12\]\" at mux_pc.vhdl(13)" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_pc.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244915 "|pipeline|etapa2:inst3|mux_pc:inst201"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[13\] mux_pc.vhdl(13) " "Inferred latch for \"sal\[13\]\" at mux_pc.vhdl(13)" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_pc.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244915 "|pipeline|etapa2:inst3|mux_pc:inst201"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[14\] mux_pc.vhdl(13) " "Inferred latch for \"sal\[14\]\" at mux_pc.vhdl(13)" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_pc.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244915 "|pipeline|etapa2:inst3|mux_pc:inst201"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[15\] mux_pc.vhdl(13) " "Inferred latch for \"sal\[15\]\" at mux_pc.vhdl(13)" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_pc.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244915 "|pipeline|etapa2:inst3|mux_pc:inst201"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_dirw etapa2:inst3\|mux_dirw:inst14 " "Elaborating entity \"mux_dirw\" for hierarchy \"etapa2:inst3\|mux_dirw:inst14\"" {  } { { "etapa2.bdf" "inst14" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa2.bdf" { { 712 736 912 792 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574752244915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_src etapa2:inst3\|mux_src:inst202 " "Elaborating entity \"mux_src\" for hierarchy \"etapa2:inst3\|mux_src:inst202\"" {  } { { "etapa2.bdf" "inst202" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa2.bdf" { { 552 1600 1784 696 "inst202" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574752244931 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "OP1 mux_src.vhd(17) " "VHDL Process Statement warning at mux_src.vhd(17): inferring latch(es) for signal or variable \"OP1\", which holds its previous value in one or more paths through the process" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574752244931 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "OP2 mux_src.vhd(17) " "VHDL Process Statement warning at mux_src.vhd(17): inferring latch(es) for signal or variable \"OP2\", which holds its previous value in one or more paths through the process" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574752244931 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[0\] mux_src.vhd(17) " "Inferred latch for \"OP2\[0\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244931 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[1\] mux_src.vhd(17) " "Inferred latch for \"OP2\[1\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244931 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[2\] mux_src.vhd(17) " "Inferred latch for \"OP2\[2\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244931 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[3\] mux_src.vhd(17) " "Inferred latch for \"OP2\[3\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244931 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[4\] mux_src.vhd(17) " "Inferred latch for \"OP2\[4\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244931 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[5\] mux_src.vhd(17) " "Inferred latch for \"OP2\[5\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244931 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[6\] mux_src.vhd(17) " "Inferred latch for \"OP2\[6\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244931 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[7\] mux_src.vhd(17) " "Inferred latch for \"OP2\[7\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244931 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[8\] mux_src.vhd(17) " "Inferred latch for \"OP2\[8\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244931 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[9\] mux_src.vhd(17) " "Inferred latch for \"OP2\[9\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244931 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[10\] mux_src.vhd(17) " "Inferred latch for \"OP2\[10\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244931 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[11\] mux_src.vhd(17) " "Inferred latch for \"OP2\[11\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244931 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[12\] mux_src.vhd(17) " "Inferred latch for \"OP2\[12\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244931 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[13\] mux_src.vhd(17) " "Inferred latch for \"OP2\[13\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244931 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[14\] mux_src.vhd(17) " "Inferred latch for \"OP2\[14\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244931 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[15\] mux_src.vhd(17) " "Inferred latch for \"OP2\[15\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244931 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[0\] mux_src.vhd(17) " "Inferred latch for \"OP1\[0\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244931 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[1\] mux_src.vhd(17) " "Inferred latch for \"OP1\[1\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244931 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[2\] mux_src.vhd(17) " "Inferred latch for \"OP1\[2\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244931 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[3\] mux_src.vhd(17) " "Inferred latch for \"OP1\[3\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244931 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[4\] mux_src.vhd(17) " "Inferred latch for \"OP1\[4\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244931 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[5\] mux_src.vhd(17) " "Inferred latch for \"OP1\[5\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244931 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[6\] mux_src.vhd(17) " "Inferred latch for \"OP1\[6\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244931 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[7\] mux_src.vhd(17) " "Inferred latch for \"OP1\[7\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244931 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[8\] mux_src.vhd(17) " "Inferred latch for \"OP1\[8\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244931 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[9\] mux_src.vhd(17) " "Inferred latch for \"OP1\[9\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244931 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[10\] mux_src.vhd(17) " "Inferred latch for \"OP1\[10\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244931 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[11\] mux_src.vhd(17) " "Inferred latch for \"OP1\[11\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244931 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[12\] mux_src.vhd(17) " "Inferred latch for \"OP1\[12\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244931 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[13\] mux_src.vhd(17) " "Inferred latch for \"OP1\[13\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244931 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[14\] mux_src.vhd(17) " "Inferred latch for \"OP1\[14\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244931 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[15\] mux_src.vhd(17) " "Inferred latch for \"OP1\[15\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244931 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria_datos etapa2:inst3\|memoria_datos:inst200 " "Elaborating entity \"memoria_datos\" for hierarchy \"etapa2:inst3\|memoria_datos:inst200\"" {  } { { "etapa2.bdf" "inst200" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa2.bdf" { { 296 1248 1448 408 "inst200" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574752244931 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memoria memoria_datos.vhd(33) " "VHDL Process Statement warning at memoria_datos.vhd(33): signal \"memoria\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/memoria_datos.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574752244931 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "datos memoria_datos.vhd(30) " "VHDL Process Statement warning at memoria_datos.vhd(30): inferring latch(es) for signal or variable \"datos\", which holds its previous value in one or more paths through the process" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574752244931 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[0\] memoria_datos.vhd(30) " "Inferred latch for \"datos\[0\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244931 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[1\] memoria_datos.vhd(30) " "Inferred latch for \"datos\[1\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244931 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[2\] memoria_datos.vhd(30) " "Inferred latch for \"datos\[2\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244931 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[3\] memoria_datos.vhd(30) " "Inferred latch for \"datos\[3\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244931 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[4\] memoria_datos.vhd(30) " "Inferred latch for \"datos\[4\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244931 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[5\] memoria_datos.vhd(30) " "Inferred latch for \"datos\[5\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244931 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[6\] memoria_datos.vhd(30) " "Inferred latch for \"datos\[6\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244931 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[7\] memoria_datos.vhd(30) " "Inferred latch for \"datos\[7\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244931 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[8\] memoria_datos.vhd(30) " "Inferred latch for \"datos\[8\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244931 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[9\] memoria_datos.vhd(30) " "Inferred latch for \"datos\[9\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244931 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[10\] memoria_datos.vhd(30) " "Inferred latch for \"datos\[10\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244931 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[11\] memoria_datos.vhd(30) " "Inferred latch for \"datos\[11\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244931 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[12\] memoria_datos.vhd(30) " "Inferred latch for \"datos\[12\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244931 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[13\] memoria_datos.vhd(30) " "Inferred latch for \"datos\[13\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244931 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[14\] memoria_datos.vhd(30) " "Inferred latch for \"datos\[14\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244931 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[15\] memoria_datos.vhd(30) " "Inferred latch for \"datos\[15\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244931 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ext_signo etapa2:inst3\|ext_signo:inst " "Elaborating entity \"ext_signo\" for hierarchy \"etapa2:inst3\|ext_signo:inst\"" {  } { { "etapa2.bdf" "inst" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa2.bdf" { { 600 400 592 680 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574752244946 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "salida ext_signo.vhd(11) " "VHDL Process Statement warning at ext_signo.vhd(11): inferring latch(es) for signal or variable \"salida\", which holds its previous value in one or more paths through the process" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ext_signo.vhd" 11 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574752244946 "|pipeline|etapa2:inst3|ext_signo:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[0\] ext_signo.vhd(11) " "Inferred latch for \"salida\[0\]\" at ext_signo.vhd(11)" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ext_signo.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244946 "|pipeline|etapa2:inst3|ext_signo:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[1\] ext_signo.vhd(11) " "Inferred latch for \"salida\[1\]\" at ext_signo.vhd(11)" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ext_signo.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244946 "|pipeline|etapa2:inst3|ext_signo:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[2\] ext_signo.vhd(11) " "Inferred latch for \"salida\[2\]\" at ext_signo.vhd(11)" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ext_signo.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244946 "|pipeline|etapa2:inst3|ext_signo:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[3\] ext_signo.vhd(11) " "Inferred latch for \"salida\[3\]\" at ext_signo.vhd(11)" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ext_signo.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244946 "|pipeline|etapa2:inst3|ext_signo:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[4\] ext_signo.vhd(11) " "Inferred latch for \"salida\[4\]\" at ext_signo.vhd(11)" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ext_signo.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244946 "|pipeline|etapa2:inst3|ext_signo:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[5\] ext_signo.vhd(11) " "Inferred latch for \"salida\[5\]\" at ext_signo.vhd(11)" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ext_signo.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244946 "|pipeline|etapa2:inst3|ext_signo:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[6\] ext_signo.vhd(11) " "Inferred latch for \"salida\[6\]\" at ext_signo.vhd(11)" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ext_signo.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244946 "|pipeline|etapa2:inst3|ext_signo:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[7\] ext_signo.vhd(11) " "Inferred latch for \"salida\[7\]\" at ext_signo.vhd(11)" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ext_signo.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244946 "|pipeline|etapa2:inst3|ext_signo:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[8\] ext_signo.vhd(11) " "Inferred latch for \"salida\[8\]\" at ext_signo.vhd(11)" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ext_signo.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244946 "|pipeline|etapa2:inst3|ext_signo:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[9\] ext_signo.vhd(11) " "Inferred latch for \"salida\[9\]\" at ext_signo.vhd(11)" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ext_signo.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244946 "|pipeline|etapa2:inst3|ext_signo:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[10\] ext_signo.vhd(11) " "Inferred latch for \"salida\[10\]\" at ext_signo.vhd(11)" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ext_signo.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244946 "|pipeline|etapa2:inst3|ext_signo:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[11\] ext_signo.vhd(11) " "Inferred latch for \"salida\[11\]\" at ext_signo.vhd(11)" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ext_signo.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244946 "|pipeline|etapa2:inst3|ext_signo:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[12\] ext_signo.vhd(11) " "Inferred latch for \"salida\[12\]\" at ext_signo.vhd(11)" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ext_signo.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244946 "|pipeline|etapa2:inst3|ext_signo:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[13\] ext_signo.vhd(11) " "Inferred latch for \"salida\[13\]\" at ext_signo.vhd(11)" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ext_signo.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244946 "|pipeline|etapa2:inst3|ext_signo:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[14\] ext_signo.vhd(11) " "Inferred latch for \"salida\[14\]\" at ext_signo.vhd(11)" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ext_signo.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244946 "|pipeline|etapa2:inst3|ext_signo:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[15\] ext_signo.vhd(11) " "Inferred latch for \"salida\[15\]\" at ext_signo.vhd(11)" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ext_signo.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752244946 "|pipeline|etapa2:inst3|ext_signo:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "etapa1 etapa1:inst " "Elaborating entity \"etapa1\" for hierarchy \"etapa1:inst\"" {  } { { "pipeline.bdf" "inst" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 280 208 432 440 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574752244946 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "SALIDA " "Converted elements in bus name \"SALIDA\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SALIDA\[31..0\] SALIDA31..0 " "Converted element name(s) from \"SALIDA\[31..0\]\" to \"SALIDA31..0\"" {  } { { "etapa1.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa1.bdf" { { 456 1192 1440 568 "inst5" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1574752244946 ""}  } { { "etapa1.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa1.bdf" { { 456 1192 1440 568 "inst5" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1574752244946 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "SALIDA15 " "Converted elements in bus name \"SALIDA15\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SALIDA15\[15..0\] SALIDA1515..0 " "Converted element name(s) from \"SALIDA15\[15..0\]\" to \"SALIDA1515..0\"" {  } { { "etapa1.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa1.bdf" { { 456 1192 1440 568 "inst5" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1574752244946 ""}  } { { "etapa1.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa1.bdf" { { 456 1192 1440 568 "inst5" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1574752244946 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "SALIDA31 " "Converted elements in bus name \"SALIDA31\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SALIDA31\[15..0\] SALIDA3115..0 " "Converted element name(s) from \"SALIDA31\[15..0\]\" to \"SALIDA3115..0\"" {  } { { "etapa1.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa1.bdf" { { 456 1192 1440 568 "inst5" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1574752244946 ""}  } { { "etapa1.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa1.bdf" { { 456 1192 1440 568 "inst5" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1574752244946 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "SALIDA7 " "Converted elements in bus name \"SALIDA7\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SALIDA7\[7..0\] SALIDA77..0 " "Converted element name(s) from \"SALIDA7\[7..0\]\" to \"SALIDA77..0\"" {  } { { "etapa1.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa1.bdf" { { 456 1192 1440 568 "inst5" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1574752244946 ""}  } { { "etapa1.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa1.bdf" { { 456 1192 1440 568 "inst5" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1574752244946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_inst etapa1:inst\|registro_inst:inst5 " "Elaborating entity \"registro_inst\" for hierarchy \"etapa1:inst\|registro_inst:inst5\"" {  } { { "etapa1.bdf" "inst5" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa1.bdf" { { 456 1192 1440 568 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574752244962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX etapa1:inst\|BUSMUX:inst10 " "Elaborating entity \"BUSMUX\" for hierarchy \"etapa1:inst\|BUSMUX:inst10\"" {  } { { "etapa1.bdf" "inst10" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa1.bdf" { { 488 992 1104 576 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574752244962 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "etapa1:inst\|BUSMUX:inst10 " "Elaborated megafunction instantiation \"etapa1:inst\|BUSMUX:inst10\"" {  } { { "etapa1.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa1.bdf" { { 488 992 1104 576 "inst10" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574752244962 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "etapa1:inst\|BUSMUX:inst10 " "Instantiated megafunction \"etapa1:inst\|BUSMUX:inst10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574752244962 ""}  } { { "etapa1.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa1.bdf" { { 488 992 1104 576 "inst10" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574752244962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux etapa1:inst\|BUSMUX:inst10\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"etapa1:inst\|BUSMUX:inst10\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574752244984 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "etapa1:inst\|BUSMUX:inst10\|lpm_mux:\$00000 etapa1:inst\|BUSMUX:inst10 " "Elaborated megafunction instantiation \"etapa1:inst\|BUSMUX:inst10\|lpm_mux:\$00000\", which is child of megafunction instantiation \"etapa1:inst\|BUSMUX:inst10\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "etapa1.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa1.bdf" { { 488 992 1104 576 "inst10" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574752244984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_h7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_h7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_h7c " "Found entity 1: mux_h7c" {  } { { "db/mux_h7c.tdf" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/db/mux_h7c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574752245084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752245084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_h7c etapa1:inst\|BUSMUX:inst10\|lpm_mux:\$00000\|mux_h7c:auto_generated " "Elaborating entity \"mux_h7c\" for hierarchy \"etapa1:inst\|BUSMUX:inst10\|lpm_mux:\$00000\|mux_h7c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574752245100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria_inst etapa1:inst\|memoria_inst:inst1 " "Elaborating entity \"memoria_inst\" for hierarchy \"etapa1:inst\|memoria_inst:inst1\"" {  } { { "etapa1.bdf" "inst1" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa1.bdf" { { 488 640 840 568 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574752245116 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memoria memoria_inst.vhd(93) " "VHDL Process Statement warning at memoria_inst.vhd(93): signal \"memoria\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria_inst.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/memoria_inst.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574752245116 "|pipeline|etapa1:inst|memoria_inst:inst1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "memoria\[35..50\] memoria_inst.vhd(15) " "Using initial value X (don't care) for net \"memoria\[35..50\]\" at memoria_inst.vhd(15)" {  } { { "memoria_inst.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/memoria_inst.vhd" 15 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752245116 "|pipeline|etapa1:inst|memoria_inst:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incrementador etapa1:inst\|incrementador:inst " "Elaborating entity \"incrementador\" for hierarchy \"etapa1:inst\|incrementador:inst\"" {  } { { "etapa1.bdf" "inst" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/etapa1.bdf" { { 360 608 808 440 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574752245162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoDisp_regContent decoDisp_regContent:inst1 " "Elaborating entity \"decoDisp_regContent\" for hierarchy \"decoDisp_regContent:inst1\"" {  } { { "pipeline.bdf" "inst1" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { -48 1152 1376 64 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574752245216 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw_selectReg decoDisp_regContent.vhd(30) " "VHDL Process Statement warning at decoDisp_regContent.vhd(30): signal \"sw_selectReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoDisp_regContent.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/decoDisp_regContent.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574752245216 "|pipeline|decoDisp_regContent:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AccA decoDisp_regContent.vhd(31) " "VHDL Process Statement warning at decoDisp_regContent.vhd(31): signal \"AccA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoDisp_regContent.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/decoDisp_regContent.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574752245216 "|pipeline|decoDisp_regContent:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AccA decoDisp_regContent.vhd(32) " "VHDL Process Statement warning at decoDisp_regContent.vhd(32): signal \"AccA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoDisp_regContent.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/decoDisp_regContent.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574752245216 "|pipeline|decoDisp_regContent:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AccA decoDisp_regContent.vhd(33) " "VHDL Process Statement warning at decoDisp_regContent.vhd(33): signal \"AccA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoDisp_regContent.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/decoDisp_regContent.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574752245216 "|pipeline|decoDisp_regContent:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AccB decoDisp_regContent.vhd(35) " "VHDL Process Statement warning at decoDisp_regContent.vhd(35): signal \"AccB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoDisp_regContent.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/decoDisp_regContent.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574752245216 "|pipeline|decoDisp_regContent:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AccB decoDisp_regContent.vhd(36) " "VHDL Process Statement warning at decoDisp_regContent.vhd(36): signal \"AccB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoDisp_regContent.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/decoDisp_regContent.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574752245216 "|pipeline|decoDisp_regContent:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AccB decoDisp_regContent.vhd(37) " "VHDL Process Statement warning at decoDisp_regContent.vhd(37): signal \"AccB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoDisp_regContent.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/decoDisp_regContent.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574752245216 "|pipeline|decoDisp_regContent:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoDisp_Instr decoDisp_Instr:inst4 " "Elaborating entity \"decoDisp_Instr\" for hierarchy \"decoDisp_Instr:inst4\"" {  } { { "pipeline.bdf" "inst4" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 536 96 328 648 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574752245232 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "etapa3:inst2\|branch:inst4\|branch " "LATCH primitive \"etapa3:inst2\|branch:inst4\|branch\" is permanently enabled" {  } { { "branch.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/branch.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574752245749 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "etapa3:inst2\|branch:inst4\|branch " "LATCH primitive \"etapa3:inst2\|branch:inst4\|branch\" is permanently enabled" {  } { { "branch.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/branch.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574752245780 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "etapa2:inst3\|mux_dir:inst2\|sal\[0\] " "LATCH primitive \"etapa2:inst3\|mux_dir:inst2\|sal\[0\]\" is permanently enabled" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_dir.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574752245849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "etapa2:inst3\|mux_dir:inst2\|sal\[1\] " "LATCH primitive \"etapa2:inst3\|mux_dir:inst2\|sal\[1\]\" is permanently enabled" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_dir.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574752245849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "etapa2:inst3\|mux_dir:inst2\|sal\[2\] " "LATCH primitive \"etapa2:inst3\|mux_dir:inst2\|sal\[2\]\" is permanently enabled" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_dir.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574752245849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "etapa2:inst3\|mux_dir:inst2\|sal\[3\] " "LATCH primitive \"etapa2:inst3\|mux_dir:inst2\|sal\[3\]\" is permanently enabled" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_dir.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574752245849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "etapa2:inst3\|mux_dir:inst2\|sal\[4\] " "LATCH primitive \"etapa2:inst3\|mux_dir:inst2\|sal\[4\]\" is permanently enabled" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_dir.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574752245849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "etapa2:inst3\|mux_dir:inst2\|sal\[5\] " "LATCH primitive \"etapa2:inst3\|mux_dir:inst2\|sal\[5\]\" is permanently enabled" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/mux_dir.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574752245849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|ccr:inst3\|vi " "Latch etapa3:inst2\|ccr:inst3\|vi has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574752247435 ""}  } { { "ccr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ccr.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574752247435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|ccr:inst3\|ci " "Latch etapa3:inst2\|ccr:inst3\|ci has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574752247435 ""}  } { { "ccr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ccr.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574752247435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|ccr:inst3\|ii " "Latch etapa3:inst2\|ccr:inst3\|ii has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574752247435 ""}  } { { "ccr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/ccr.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574752247435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|upa:inst\|opres\[15\] " "Latch etapa3:inst2\|upa:inst\|opres\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574752247435 ""}  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574752247435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|upa:inst\|opres\[1\] " "Latch etapa3:inst2\|upa:inst\|opres\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574752247435 ""}  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574752247435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|upa:inst\|opres\[2\] " "Latch etapa3:inst2\|upa:inst\|opres\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574752247435 ""}  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574752247435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|upa:inst\|opres\[3\] " "Latch etapa3:inst2\|upa:inst\|opres\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574752247435 ""}  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574752247435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|upa:inst\|opres\[4\] " "Latch etapa3:inst2\|upa:inst\|opres\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574752247435 ""}  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574752247435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|upa:inst\|opres\[5\] " "Latch etapa3:inst2\|upa:inst\|opres\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574752247435 ""}  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574752247435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|upa:inst\|opres\[6\] " "Latch etapa3:inst2\|upa:inst\|opres\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574752247435 ""}  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574752247435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|upa:inst\|opres\[7\] " "Latch etapa3:inst2\|upa:inst\|opres\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574752247435 ""}  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574752247435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|upa:inst\|opres\[8\] " "Latch etapa3:inst2\|upa:inst\|opres\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574752247435 ""}  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574752247435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|upa:inst\|opres\[9\] " "Latch etapa3:inst2\|upa:inst\|opres\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574752247437 ""}  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574752247437 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|upa:inst\|opres\[10\] " "Latch etapa3:inst2\|upa:inst\|opres\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574752247437 ""}  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574752247437 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|upa:inst\|opres\[11\] " "Latch etapa3:inst2\|upa:inst\|opres\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574752247437 ""}  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574752247437 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|upa:inst\|opres\[12\] " "Latch etapa3:inst2\|upa:inst\|opres\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574752247437 ""}  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574752247437 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|upa:inst\|opres\[13\] " "Latch etapa3:inst2\|upa:inst\|opres\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574752247437 ""}  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574752247437 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|upa:inst\|opres\[14\] " "Latch etapa3:inst2\|upa:inst\|opres\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574752247437 ""}  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574752247437 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|upa:inst\|opres\[0\] " "Latch etapa3:inst2\|upa:inst\|opres\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574752247437 ""}  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574752247437 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|upa:inst\|opres\[16\] " "Latch etapa3:inst2\|upa:inst\|opres\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574752247437 ""}  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574752247437 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1574752247447 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1574752247447 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "disp1\[0\] VCC " "Pin \"disp1\[0\]\" is stuck at VCC" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { -24 1400 1576 -8 "disp1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574752248359 "|pipeline|disp1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp2\[0\] VCC " "Pin \"disp2\[0\]\" is stuck at VCC" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { -8 1400 1576 8 "disp2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574752248359 "|pipeline|disp2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp3\[0\] VCC " "Pin \"disp3\[0\]\" is stuck at VCC" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 8 1400 1576 24 "disp3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574752248359 "|pipeline|disp3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp4\[0\] VCC " "Pin \"disp4\[0\]\" is stuck at VCC" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 560 352 528 576 "disp4\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574752248359 "|pipeline|disp4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp5\[0\] VCC " "Pin \"disp5\[0\]\" is stuck at VCC" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 576 352 528 592 "disp5\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574752248359 "|pipeline|disp5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp6\[7\] GND " "Pin \"disp6\[7\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 592 352 528 608 "disp6\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574752248359 "|pipeline|disp6[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp6\[6\] GND " "Pin \"disp6\[6\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 592 352 528 608 "disp6\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574752248359 "|pipeline|disp6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp6\[5\] GND " "Pin \"disp6\[5\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 592 352 528 608 "disp6\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574752248359 "|pipeline|disp6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp6\[4\] GND " "Pin \"disp6\[4\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 592 352 528 608 "disp6\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574752248359 "|pipeline|disp6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp6\[3\] GND " "Pin \"disp6\[3\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 592 352 528 608 "disp6\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574752248359 "|pipeline|disp6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp6\[2\] GND " "Pin \"disp6\[2\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 592 352 528 608 "disp6\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574752248359 "|pipeline|disp6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp6\[1\] VCC " "Pin \"disp6\[1\]\" is stuck at VCC" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 592 352 528 608 "disp6\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574752248359 "|pipeline|disp6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp6\[0\] VCC " "Pin \"disp6\[0\]\" is stuck at VCC" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 592 352 528 608 "disp6\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574752248359 "|pipeline|disp6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[15\] GND " "Pin \"IX_D\[15\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 280 1016 1192 296 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574752248359 "|pipeline|IX_D[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[14\] GND " "Pin \"IX_D\[14\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 280 1016 1192 296 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574752248359 "|pipeline|IX_D[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[13\] GND " "Pin \"IX_D\[13\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 280 1016 1192 296 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574752248359 "|pipeline|IX_D[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[12\] GND " "Pin \"IX_D\[12\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 280 1016 1192 296 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574752248359 "|pipeline|IX_D[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[11\] GND " "Pin \"IX_D\[11\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 280 1016 1192 296 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574752248359 "|pipeline|IX_D[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[10\] GND " "Pin \"IX_D\[10\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 280 1016 1192 296 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574752248359 "|pipeline|IX_D[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[9\] GND " "Pin \"IX_D\[9\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 280 1016 1192 296 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574752248359 "|pipeline|IX_D[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[8\] GND " "Pin \"IX_D\[8\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 280 1016 1192 296 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574752248359 "|pipeline|IX_D[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[7\] GND " "Pin \"IX_D\[7\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 280 1016 1192 296 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574752248359 "|pipeline|IX_D[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[6\] GND " "Pin \"IX_D\[6\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 280 1016 1192 296 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574752248359 "|pipeline|IX_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[5\] GND " "Pin \"IX_D\[5\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 280 1016 1192 296 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574752248359 "|pipeline|IX_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[4\] GND " "Pin \"IX_D\[4\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 280 1016 1192 296 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574752248359 "|pipeline|IX_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[3\] GND " "Pin \"IX_D\[3\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 280 1016 1192 296 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574752248359 "|pipeline|IX_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[2\] GND " "Pin \"IX_D\[2\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 280 1016 1192 296 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574752248359 "|pipeline|IX_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[1\] GND " "Pin \"IX_D\[1\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 280 1016 1192 296 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574752248359 "|pipeline|IX_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[0\] GND " "Pin \"IX_D\[0\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 280 1016 1192 296 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574752248359 "|pipeline|IX_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[15\] GND " "Pin \"IY_D\[15\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 296 1016 1192 312 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574752248359 "|pipeline|IY_D[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[14\] GND " "Pin \"IY_D\[14\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 296 1016 1192 312 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574752248359 "|pipeline|IY_D[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[13\] GND " "Pin \"IY_D\[13\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 296 1016 1192 312 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574752248359 "|pipeline|IY_D[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[12\] GND " "Pin \"IY_D\[12\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 296 1016 1192 312 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574752248359 "|pipeline|IY_D[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[11\] GND " "Pin \"IY_D\[11\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 296 1016 1192 312 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574752248359 "|pipeline|IY_D[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[10\] GND " "Pin \"IY_D\[10\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 296 1016 1192 312 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574752248359 "|pipeline|IY_D[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[9\] GND " "Pin \"IY_D\[9\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 296 1016 1192 312 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574752248359 "|pipeline|IY_D[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[8\] GND " "Pin \"IY_D\[8\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 296 1016 1192 312 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574752248359 "|pipeline|IY_D[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[7\] GND " "Pin \"IY_D\[7\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 296 1016 1192 312 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574752248359 "|pipeline|IY_D[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[6\] GND " "Pin \"IY_D\[6\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 296 1016 1192 312 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574752248359 "|pipeline|IY_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[5\] GND " "Pin \"IY_D\[5\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 296 1016 1192 312 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574752248359 "|pipeline|IY_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[4\] GND " "Pin \"IY_D\[4\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 296 1016 1192 312 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574752248359 "|pipeline|IY_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[3\] GND " "Pin \"IY_D\[3\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 296 1016 1192 312 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574752248359 "|pipeline|IY_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[2\] GND " "Pin \"IY_D\[2\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 296 1016 1192 312 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574752248359 "|pipeline|IY_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[1\] GND " "Pin \"IY_D\[1\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 296 1016 1192 312 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574752248359 "|pipeline|IY_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[0\] GND " "Pin \"IY_D\[0\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 296 1016 1192 312 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574752248359 "|pipeline|IY_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[15\] GND " "Pin \"SP_D\[15\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 312 1016 1192 328 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574752248359 "|pipeline|SP_D[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[14\] GND " "Pin \"SP_D\[14\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 312 1016 1192 328 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574752248359 "|pipeline|SP_D[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[13\] GND " "Pin \"SP_D\[13\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 312 1016 1192 328 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574752248359 "|pipeline|SP_D[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[12\] GND " "Pin \"SP_D\[12\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 312 1016 1192 328 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574752248359 "|pipeline|SP_D[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[11\] GND " "Pin \"SP_D\[11\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 312 1016 1192 328 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574752248359 "|pipeline|SP_D[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[10\] GND " "Pin \"SP_D\[10\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 312 1016 1192 328 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574752248359 "|pipeline|SP_D[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[9\] GND " "Pin \"SP_D\[9\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 312 1016 1192 328 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574752248359 "|pipeline|SP_D[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[8\] GND " "Pin \"SP_D\[8\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 312 1016 1192 328 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574752248359 "|pipeline|SP_D[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[7\] GND " "Pin \"SP_D\[7\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 312 1016 1192 328 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574752248359 "|pipeline|SP_D[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[6\] GND " "Pin \"SP_D\[6\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 312 1016 1192 328 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574752248359 "|pipeline|SP_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[5\] GND " "Pin \"SP_D\[5\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 312 1016 1192 328 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574752248359 "|pipeline|SP_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[4\] GND " "Pin \"SP_D\[4\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 312 1016 1192 328 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574752248359 "|pipeline|SP_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[3\] GND " "Pin \"SP_D\[3\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 312 1016 1192 328 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574752248359 "|pipeline|SP_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[2\] GND " "Pin \"SP_D\[2\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 312 1016 1192 328 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574752248359 "|pipeline|SP_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[1\] GND " "Pin \"SP_D\[1\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 312 1016 1192 328 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574752248359 "|pipeline|SP_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[0\] GND " "Pin \"SP_D\[0\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_RISC/pipeline.bdf" { { 312 1016 1192 328 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574752248359 "|pipeline|SP_D[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1574752248359 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1574752248575 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "46 " "46 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574752251715 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574752252236 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574752252236 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2288 " "Implemented 2288 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574752252483 ""} { "Info" "ICUT_CUT_TM_OPINS" "150 " "Implemented 150 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574752252483 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2134 " "Implemented 2134 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574752252483 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574752252483 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 168 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 168 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574752252537 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 26 01:10:52 2019 " "Processing ended: Tue Nov 26 01:10:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574752252537 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574752252537 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574752252537 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574752252537 ""}
