// Seed: 1076291171
module module_0;
  reg id_0 = (1'd0);
  always @(posedge 1 or negedge id_0) begin
    id_0 <= 1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  output id_3;
  output id_2;
  inout id_1;
  assign id_2 = 1'b0 + id_1;
  assign id_1 = ~id_1;
  assign id_4 = 1'h0;
  rtran (id_2, id_4);
endmodule
