module full_adder(input a,b,cin,output sum,cout);
wire w1,w2,w3;
xor x1(sum,a,b,cin);
and a1(w1,a,b);
and a2(w2,b,cin);
and a3(w3,cin,a);
or o1(cout,w1,w2,w3);
endmodule
