 
****************************************
Report : qor
Design : spi_ms
Version: K-2015.06
Date   : Sun Dec 24 22:33:04 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.06
  Critical Path Slack:          30.34
  Critical Path Clk Period:     41.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.02
  Total Hold Violation:         -0.04
  No. of Hold Violations:        2.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                389
  Buf/Inv Cell Count:              30
  Buf Cell Count:                   1
  Inv Cell Count:                  29
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       296
  Sequential Cell Count:           93
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     4164.249654
  Noncombinational Area:  4712.601498
  Buf/Inv Area:            198.374401
  Total Buffer Area:            11.29
  Total Inverter Area:         187.08
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              8876.851151
  Design Area:            8876.851151


  Design Rules
  -----------------------------------
  Total Number of Nets:           428
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: IC

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.01
  Mapping Optimization:                0.12
  -----------------------------------------
  Overall Compile Time:                0.73
  Overall Compile Wall Clock Time:     4.58

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.02  TNS: 0.04  Number of Violating Paths: 2

  --------------------------------------------------------------------


1
