
*** Running vivado
    with args -log supertop.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source supertop.tcl



****** Vivado v2024.2.1 (64-bit)
  **** SW Build 5266912 on Sun Dec 15 09:03:24 MST 2024
  **** IP Build 5264866 on Sun Dec 15 16:27:47 MST 2024
  **** SharedData Build 5264680 on Wed Dec 11 12:48:36 MST 2024
  **** Start of session at: Fri Apr 25 06:59:49 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Users/aam08331/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source supertop.tcl -notrace
WARNING: [Board 49-91] Board repository path 'C:ivado-boards-master
ewoard_files' does not exist, it will not be used to search board files.
Command: synth_design -top supertop -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10888
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1112.711 ; gain = 466.883
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'filesystem_state' is used before its declaration [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:71]
WARNING: [Synth 8-6901] identifier 'DONE' is used before its declaration [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:71]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'resetn' is not allowed [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/new/supertop.v:81]
INFO: [Synth 8-11241] undeclared symbol 'CPU_RESETN', assumed default net type 'wire' [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/new/supertop.v:159]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'instTotal' is not allowed [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/new/SD_Data_Decoder.v:53]
INFO: [Synth 8-11241] undeclared symbol 'mem_transaction_width', assumed default net type 'wire' [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/RAM Code/MemController.v:69]
INFO: [Synth 8-11241] undeclared symbol 'mem_rstrobe', assumed default net type 'wire' [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/RAM Code/MemController.v:72]
INFO: [Synth 8-11241] undeclared symbol 'mem_wstrobe', assumed default net type 'wire' [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/RAM Code/MemController.v:73]
WARNING: [Synth 8-8895] 'mem_transaction_width' is already implicitly declared on line 69 [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/RAM Code/MemController.v:86]
WARNING: [Synth 8-8895] 'mem_wstrobe' is already implicitly declared on line 73 [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/RAM Code/MemController.v:87]
WARNING: [Synth 8-8895] 'mem_rstrobe' is already implicitly declared on line 72 [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/RAM Code/MemController.v:87]
INFO: [Synth 8-6157] synthesizing module 'supertop' [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/new/supertop.v:23]
INFO: [Synth 8-6157] synthesizing module 'pll' [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.runs/synth_1/.Xil/Vivado-24152-engr-d1409-009/realtime/pll_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pll' (0#1) [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.runs/synth_1/.Xil/Vivado-24152-engr-d1409-009/realtime/pll_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'IO_Management' [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/IO_Management.v:11]
INFO: [Synth 8-6157] synthesizing module 'SD_Data_Decoder' [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/new/SD_Data_Decoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'sd_file_reader' [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:12]
	Parameter FILE_NAME_LEN bound to: 9 - type: integer 
	Parameter FILE_NAME bound to: art.trace - type: string 
	Parameter CLK_DIV bound to: 3'b010 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:205]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:309]
INFO: [Synth 8-6157] synthesizing module 'sd_reader' [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_reader.v:10]
	Parameter CLK_DIV bound to: 3'b010 
	Parameter SIMULATE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sdcmd_ctrl' [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sdcmd_ctrl.v:10]
INFO: [Synth 8-6155] done synthesizing module 'sdcmd_ctrl' (0#1) [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sdcmd_ctrl.v:10]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_reader.v:154]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_reader.v:227]
INFO: [Synth 8-6155] done synthesizing module 'sd_reader' (0#1) [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_reader.v:10]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:432]
INFO: [Synth 8-6155] done synthesizing module 'sd_file_reader' (0#1) [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:12]
WARNING: [Synth 8-7071] port 'card_stat' of module 'sd_file_reader' is unconnected for instance 'u_sd_file_reader' [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/new/SD_Data_Decoder.v:62]
WARNING: [Synth 8-7071] port 'card_type' of module 'sd_file_reader' is unconnected for instance 'u_sd_file_reader' [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/new/SD_Data_Decoder.v:62]
WARNING: [Synth 8-7071] port 'filesystem_type' of module 'sd_file_reader' is unconnected for instance 'u_sd_file_reader' [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/new/SD_Data_Decoder.v:62]
WARNING: [Synth 8-7071] port 'file_found' of module 'sd_file_reader' is unconnected for instance 'u_sd_file_reader' [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/new/SD_Data_Decoder.v:62]
WARNING: [Synth 8-7023] instance 'u_sd_file_reader' of module 'sd_file_reader' has 12 connections declared, but only 8 given [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/new/SD_Data_Decoder.v:62]
INFO: [Synth 8-6155] done synthesizing module 'SD_Data_Decoder' (0#1) [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/new/SD_Data_Decoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'vga_demo' [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/VGA Code/vga_demo.v:1]
INFO: [Synth 8-6157] synthesizing module 'square_demo' [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/VGA Code/square_demo.v:3]
INFO: [Synth 8-226] default block is never used [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/VGA Code/square_demo.v:292]
INFO: [Synth 8-226] default block is never used [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/VGA Code/square_demo.v:447]
INFO: [Synth 8-226] default block is never used [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/VGA Code/square_demo.v:602]
INFO: [Synth 8-226] default block is never used [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/VGA Code/square_demo.v:757]
INFO: [Synth 8-226] default block is never used [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/VGA Code/square_demo.v:912]
INFO: [Synth 8-226] default block is never used [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/VGA Code/square_demo.v:1067]
INFO: [Synth 8-6155] done synthesizing module 'square_demo' (0#1) [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/VGA Code/square_demo.v:3]
INFO: [Synth 8-6157] synthesizing module 'vga_sync_demo' [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/VGA Code/vga_sync_demo.v:1]
	Parameter CD bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'frame_counter' [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/VGA Code/frame_counter.v:1]
	Parameter HMAX bound to: 800 - type: integer 
	Parameter VMAX bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'frame_counter' (0#1) [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/VGA Code/frame_counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'vga_sync_demo' (0#1) [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/VGA Code/vga_sync_demo.v:1]
INFO: [Synth 8-6155] done synthesizing module 'vga_demo' (0#1) [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/VGA Code/vga_demo.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IO_Management' (0#1) [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/IO_Management.v:11]
WARNING: [Synth 8-7071] port 'led' of module 'IO_Management' is unconnected for instance 'u_IO_Management' [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/new/supertop.v:101]
WARNING: [Synth 8-7023] instance 'u_IO_Management' of module 'IO_Management' has 25 connections declared, but only 24 given [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/new/supertop.v:101]
INFO: [Synth 8-6157] synthesizing module 'DirectLRU' [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/new/DirectLRU.v:3]
INFO: [Synth 8-6157] synthesizing module 'MemController' [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/RAM Code/MemController.v:1]
INFO: [Synth 8-6157] synthesizing module 'mem_example' [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/RAM Code/mem_example.v:16]
INFO: [Synth 8-6157] synthesizing module 'mig' [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.runs/synth_1/.Xil/Vivado-24152-engr-d1409-009/realtime/mig_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mig' (0#1) [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.runs/synth_1/.Xil/Vivado-24152-engr-d1409-009/realtime/mig_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'flag_sync' [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/RAM Code/flag_sync.v:1]
INFO: [Synth 8-6155] done synthesizing module 'flag_sync' (0#1) [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/RAM Code/flag_sync.v:1]
INFO: [Synth 8-6157] synthesizing module 'ff_sync' [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/RAM Code/ff_sync.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ff_sync' (0#1) [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/RAM Code/ff_sync.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/RAM Code/mem_example.v:208]
INFO: [Synth 8-6155] done synthesizing module 'mem_example' (0#1) [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/RAM Code/mem_example.v:16]
INFO: [Synth 8-6155] done synthesizing module 'MemController' (0#1) [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/RAM Code/MemController.v:1]
WARNING: [Synth 8-7071] port 'LED' of module 'MemController' is unconnected for instance 'u_MemController' [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/new/DirectLRU.v:59]
WARNING: [Synth 8-7023] instance 'u_MemController' of module 'MemController' has 26 connections declared, but only 25 given [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/new/DirectLRU.v:59]
INFO: [Synth 8-6155] done synthesizing module 'DirectLRU' (0#1) [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/new/DirectLRU.v:3]
WARNING: [Synth 8-7071] port 'led' of module 'DirectLRU' is unconnected for instance 'u_DirectLRU' [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/new/supertop.v:135]
WARNING: [Synth 8-7071] port 'write' of module 'DirectLRU' is unconnected for instance 'u_DirectLRU' [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/new/supertop.v:135]
WARNING: [Synth 8-7071] port 'hit' of module 'DirectLRU' is unconnected for instance 'u_DirectLRU' [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/new/supertop.v:135]
WARNING: [Synth 8-7023] instance 'u_DirectLRU' of module 'DirectLRU' has 35 connections declared, but only 32 given [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/new/supertop.v:135]
INFO: [Synth 8-6155] done synthesizing module 'supertop' (0#1) [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/new/supertop.v:23]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[1] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[2] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[3] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[4] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[5] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[6] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[7] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[8] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[9] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[10] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[19] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[20] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[21] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[24] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[25] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[26] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[27] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[28] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[29] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[30] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[31] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[32] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[33] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[34] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[35] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[40] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[41] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[42] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[43] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[48] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[49] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[50] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[51] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[52] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[53] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[54] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[55] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[56] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[57] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[58] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[59] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[60] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[61] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[62] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[63] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[64] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[65] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[66] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[67] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[68] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[69] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[70] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[71] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[72] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[73] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[74] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[75] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[76] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[77] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[78] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[79] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[80] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[81] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[82] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[83] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[84] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[85] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[87] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[88] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[89] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[90] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[91] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[92] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[93] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[94] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[95] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[96] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[97] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[98] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[99] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[100] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[101] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[102] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[103] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[104] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[105] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[106] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[107] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[108] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[109] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[110] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[111] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[112] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[113] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[114] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[115] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[116] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[117] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[118] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[119] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3848] Net led in module/entity SD_Data_Decoder does not have driver. [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/new/SD_Data_Decoder.v:26]
WARNING: [Synth 8-3848] Net uart_tx in module/entity SD_Data_Decoder does not have driver. [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/new/SD_Data_Decoder.v:44]
WARNING: [Synth 8-3848] Net write in module/entity DirectLRU does not have driver. [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/new/DirectLRU.v:21]
WARNING: [Synth 8-3848] Net hit in module/entity DirectLRU does not have driver. [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/new/DirectLRU.v:22]
WARNING: [Synth 8-3848] Net led in module/entity supertop does not have driver. [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/new/supertop.v:27]
WARNING: [Synth 8-3848] Net CPU_RESETN in module/entity supertop does not have driver. [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/new/supertop.v:159]
WARNING: [Synth 8-3917] design supertop has port sdcard_pwr_n driven by constant 0
WARNING: [Synth 8-3917] design supertop has port sddat1 driven by constant 1
WARNING: [Synth 8-3917] design supertop has port sddat2 driven by constant 1
WARNING: [Synth 8-3917] design supertop has port sddat3 driven by constant 1
WARNING: [Synth 8-7129] Port write in module DirectLRU is either unconnected or has no load
WARNING: [Synth 8-7129] Port hit in module DirectLRU is either unconnected or has no load
WARNING: [Synth 8-7129] Port LRUInst[20] in module DirectLRU is either unconnected or has no load
WARNING: [Synth 8-7129] Port LRUInst[19] in module DirectLRU is either unconnected or has no load
WARNING: [Synth 8-7129] Port LRUInst[18] in module DirectLRU is either unconnected or has no load
WARNING: [Synth 8-7129] Port LRUInst[17] in module DirectLRU is either unconnected or has no load
WARNING: [Synth 8-7129] Port LRUInst[16] in module DirectLRU is either unconnected or has no load
WARNING: [Synth 8-7129] Port LRUInst[15] in module DirectLRU is either unconnected or has no load
WARNING: [Synth 8-7129] Port LRUInst[14] in module DirectLRU is either unconnected or has no load
WARNING: [Synth 8-7129] Port LRUInst[13] in module DirectLRU is either unconnected or has no load
WARNING: [Synth 8-7129] Port LRUInst[12] in module DirectLRU is either unconnected or has no load
WARNING: [Synth 8-7129] Port LRUInst[11] in module DirectLRU is either unconnected or has no load
WARNING: [Synth 8-7129] Port LRUInst[10] in module DirectLRU is either unconnected or has no load
WARNING: [Synth 8-7129] Port LRUInst[9] in module DirectLRU is either unconnected or has no load
WARNING: [Synth 8-7129] Port LRUInst[8] in module DirectLRU is either unconnected or has no load
WARNING: [Synth 8-7129] Port LRUInst[7] in module DirectLRU is either unconnected or has no load
WARNING: [Synth 8-7129] Port LRUInst[6] in module DirectLRU is either unconnected or has no load
WARNING: [Synth 8-7129] Port LRUInst[5] in module DirectLRU is either unconnected or has no load
WARNING: [Synth 8-7129] Port LRUInst[4] in module DirectLRU is either unconnected or has no load
WARNING: [Synth 8-7129] Port LRUInst[3] in module DirectLRU is either unconnected or has no load
WARNING: [Synth 8-7129] Port LRUInst[2] in module DirectLRU is either unconnected or has no load
WARNING: [Synth 8-7129] Port LRUInst[1] in module DirectLRU is either unconnected or has no load
WARNING: [Synth 8-7129] Port LRUInst[0] in module DirectLRU is either unconnected or has no load
WARNING: [Synth 8-7129] Port accessesTotal[31] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port accessesTotal[30] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port accessesTotal[29] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port accessesTotal[28] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port accessesTotal[27] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port accessesTotal[26] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port accessesTotal[25] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port accessesTotal[24] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port evictionTotal[31] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port evictionTotal[30] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port evictionTotal[29] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port evictionTotal[28] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port evictionTotal[27] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port evictionTotal[26] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port evictionTotal[25] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port evictionTotal[24] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port writeHitTotal[31] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port writeHitTotal[30] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port writeHitTotal[29] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port writeHitTotal[28] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port writeHitTotal[27] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port writeHitTotal[26] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port writeHitTotal[25] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port writeHitTotal[24] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port readHitTotal[31] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port readHitTotal[30] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port readHitTotal[29] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port readHitTotal[28] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port readHitTotal[27] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port readHitTotal[26] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port readHitTotal[25] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port readHitTotal[24] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port writeMissTotal[31] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port writeMissTotal[30] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port writeMissTotal[29] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port writeMissTotal[28] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port writeMissTotal[27] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port writeMissTotal[26] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port writeMissTotal[25] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port writeMissTotal[24] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port readMissTotal[31] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port readMissTotal[30] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port readMissTotal[29] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port readMissTotal[28] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port readMissTotal[27] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port readMissTotal[26] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port readMissTotal[25] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port readMissTotal[24] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port instTotal[31] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port instTotal[30] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port instTotal[29] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port instTotal[28] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port instTotal[27] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port instTotal[26] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port instTotal[25] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port instTotal[24] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port hitTotal[31] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port hitTotal[30] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port hitTotal[29] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port hitTotal[28] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port hitTotal[27] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port hitTotal[26] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port hitTotal[25] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port hitTotal[24] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port missTotal[31] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port missTotal[30] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port missTotal[29] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port missTotal[28] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port missTotal[27] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port missTotal[26] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port missTotal[25] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port missTotal[24] in module square_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[15] in module SD_Data_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[14] in module SD_Data_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[13] in module SD_Data_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[12] in module SD_Data_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[11] in module SD_Data_Decoder is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 5203.934 ; gain = 4558.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 5203.934 ; gain = 4558.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 5203.934 ; gain = 4558.105
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 5203.934 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.runs/synth_1/.Xil/Vivado-24152-engr-d1409-009/pll/pll/pll_in_context.xdc] for cell 'pll1'
Finished Parsing XDC File [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.runs/synth_1/.Xil/Vivado-24152-engr-d1409-009/pll/pll/pll_in_context.xdc] for cell 'pll1'
Parsing XDC File [c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc] for cell 'u_DirectLRU/u_MemController/mem_ex/mig1'
Finished Parsing XDC File [c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc] for cell 'u_DirectLRU/u_MemController/mem_ex/mig1'
Parsing XDC File [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/constrs_1/new/mfp_nexys4_ddr.xdc]
WARNING: [Vivado 12-584] No ports matched 'CPU_RESETN'. [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:64]
CRITICAL WARNING: [Common 17-161] Invalid option value '#center' specified for 'objects'. [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:64]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'tck' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:266]
WARNING: [Vivado 12-508] No pins matched 'mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT'. [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:270]
WARNING: [Vivado 12-508] No pins matched 'pll1/inst/mmcm_adv_inst/CLKOUT1'. [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/constrs_1/new/mfp_nexys4_ddr.xdc:271]
Finished Parsing XDC File [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/constrs_1/new/mfp_nexys4_ddr.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/constrs_1/new/mfp_nexys4_ddr.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/supertop_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/constrs_1/new/mfp_nexys4_ddr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/supertop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/supertop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/constrs_1/imports/SD Code/Nexys-4-DDR-pins.xdc]
Finished Parsing XDC File [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/constrs_1/imports/SD Code/Nexys-4-DDR-pins.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/constrs_1/imports/SD Code/Nexys-4-DDR-pins.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/supertop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/supertop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/VGA Code/Nexys4DDR_VGA.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/VGA Code/Nexys4DDR_VGA.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/VGA Code/Nexys4DDR_VGA.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/VGA Code/Nexys4DDR_VGA.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/VGA Code/Nexys4DDR_VGA.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/VGA Code/Nexys4DDR_VGA.xdc:29]
Finished Parsing XDC File [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/VGA Code/Nexys4DDR_VGA.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/VGA Code/Nexys4DDR_VGA.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/supertop_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/VGA Code/Nexys4DDR_VGA.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/supertop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/supertop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 5628.941 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:04 ; elapsed = 00:01:59 . Memory (MB): peak = 5630.098 ; gain = 4984.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:04 ; elapsed = 00:01:59 . Memory (MB): peak = 5630.098 ; gain = 4984.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk100mhz. (constraint file  {C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.runs/synth_1/.Xil/Vivado-24152-engr-d1409-009/pll/pll/pll_in_context.xdc}, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk100mhz. (constraint file  {C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.runs/synth_1/.Xil/Vivado-24152-engr-d1409-009/pll/pll/pll_in_context.xdc}, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[0]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[0]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[10]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[10]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[11]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[11]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[12]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[12]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[1]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[1]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[2]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[2]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[3]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[3]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[4]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[4]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[5]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[5]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[6]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[6]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[7]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[7]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[8]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[8]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[9]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[9]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ba[0]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ba[0]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ba[1]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ba[1]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ba[2]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ba[2]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_cas_n. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_cas_n. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ck_n. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ck_n. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ck_p. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ck_p. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_cke. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_cke. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_cs_n. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_cs_n. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dm[0]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dm[0]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dm[1]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dm[1]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[0]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[0]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[10]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[10]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[11]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[11]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[12]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[12]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[13]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[13]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[14]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[14]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[15]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[15]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[1]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[1]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[2]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[2]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[3]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[3]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[4]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[4]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[5]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[5]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[6]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[6]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[7]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[7]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[8]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[8]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[9]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[9]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_n[0]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_n[0]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_n[1]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_n[1]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_p[0]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_p[0]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_p[1]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_p[1]. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_odt. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_odt. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ras_n. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ras_n. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_we_n. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_we_n. (constraint file  {c:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.gen/sources_1/ip/mig/mig/mig_in_context.xdc}, line 93).
Applied set_property KEEP_HIERARCHY = SOFT for pll1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_DirectLRU/u_MemController/mem_ex/mig1. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:04 ; elapsed = 00:01:59 . Memory (MB): peak = 5630.098 ; gain = 4984.270
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'sddat_stat_reg' in module 'sd_reader'
INFO: [Synth 8-802] inferred FSM for state register 'filesystem_state_reg' in module 'sd_file_reader'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'SD_Data_Decoder'
DSP Debug: swapped A/B pins for adder 00000198F17C1CB0
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mem_example'
INFO: [Synth 8-802] inferred FSM for state register 'lru_state_reg' in module 'DirectLRU'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   RWAIT |                            00001 |                              000
                 RDURING |                            00010 |                              001
                   RTAIL |                            00100 |                              010
                  iSTATE |                            01000 |                              011
                 iSTATE0 |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sddat_stat_reg' using encoding 'one-hot' in module 'sd_reader'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                READLINE |                              000 |                              000
                   PARSE |                              001 |                              001
               PARSEADDR |                              010 |                              010
                 DISPLAY |                              011 |                              100
                    STOP |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'SD_Data_Decoder'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              000 |                              000
             STATE_WRITE |                              001 |                              100
       STATE_WRITEDATA_H |                              010 |                              101
       STATE_WRITEDATA_L |                              011 |                              110
           STATE_PREREAD |                              100 |                              001
              STATE_READ |                              101 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mem_example'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                LRU_INIT |                              000 |                              000
           LRU_UPDATERAM |                              001 |                              100
                LRU_WAIT |                              010 |                              101
                LRU_IDLE |                              011 |                              001
             LRU_READRAM |                              100 |                              010
             LRU_PROCESS |                              101 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'lru_state_reg' using encoding 'sequential' in module 'DirectLRU'
WARNING: [Synth 8-327] inferring latch for variable 'ram_loadstore_reg' [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/new/DirectLRU.v:65]
WARNING: [Synth 8-327] inferring latch for variable 'ram_start_reg' [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/new/DirectLRU.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'line_to_ram_reg' [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/new/DirectLRU.v:68]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:05:13 ; elapsed = 00:05:12 . Memory (MB): peak = 5630.098 ; gain = 4984.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input  128 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 11    
	   3 Input   32 Bit       Adders := 2     
	   4 Input   32 Bit       Adders := 1     
	   3 Input   28 Bit       Adders := 1     
	   2 Input   28 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 7     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      7 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	              192 Bit    Registers := 91    
	              128 Bit    Registers := 2     
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 16    
	               28 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 8     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 57    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 5     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 38    
+---Multipliers : 
	               8x32  Multipliers := 5     
+---Muxes : 
	   2 Input  192 Bit        Muxes := 546   
	  16 Input  192 Bit        Muxes := 546   
	   2 Input  128 Bit        Muxes := 2     
	   5 Input  128 Bit        Muxes := 1     
	  91 Input  125 Bit        Muxes := 1     
	   4 Input   64 Bit        Muxes := 4     
	   2 Input   64 Bit        Muxes := 5     
	   6 Input   64 Bit        Muxes := 1     
	   5 Input   64 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 32    
	   4 Input   32 Bit        Muxes := 2     
	  10 Input   32 Bit        Muxes := 1     
	   8 Input   32 Bit        Muxes := 1     
	   6 Input   32 Bit        Muxes := 2     
	   2 Input   28 Bit        Muxes := 1     
	   6 Input   28 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 1     
	   6 Input   19 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 8     
	  10 Input   16 Bit        Muxes := 1     
	   7 Input   16 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 273   
	   8 Input   15 Bit        Muxes := 85    
	   6 Input   15 Bit        Muxes := 91    
	   7 Input   15 Bit        Muxes := 76    
	   2 Input   13 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 3     
	   4 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 99    
	   4 Input    8 Bit        Muxes := 11    
	   8 Input    8 Bit        Muxes := 2     
	   6 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 548   
	   7 Input    7 Bit        Muxes := 456   
	   2 Input    6 Bit        Muxes := 2023  
	   5 Input    6 Bit        Muxes := 301   
	   3 Input    6 Bit        Muxes := 125   
	   4 Input    6 Bit        Muxes := 885   
	   6 Input    6 Bit        Muxes := 237   
	   7 Input    6 Bit        Muxes := 86    
	   6 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 3     
	   8 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 7     
	   8 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 15    
	  12 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 4     
	   7 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 125   
	   8 Input    1 Bit        Muxes := 7     
	  10 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 2     
	   7 Input    1 Bit        Muxes := 8     
	   6 Input    1 Bit        Muxes := 23    
	   5 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design supertop has port sdcard_pwr_n driven by constant 0
WARNING: [Synth 8-3917] design supertop has port sddat1 driven by constant 1
WARNING: [Synth 8-3917] design supertop has port sddat2 driven by constant 1
WARNING: [Synth 8-3917] design supertop has port sddat3 driven by constant 1
INFO: [Synth 8-5544] ROM "numBuffer2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "numBuffer2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "numBuffer2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "numBuffer2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "numBuffer2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "numBuffer2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "numBuffer2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "numBuffer2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "numBuffer2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "numBuffer2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "numBuffer2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "numBuffer2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "numBuffer2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "numBuffer2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "numBuffer2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "numBuffer2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "numBuffer2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "numBuffer2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "numBuffer2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "numBuffer2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "numBuffer2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "numBuffer2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "numBuffer2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "numBuffer2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "numBuffer2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "numBuffer2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "numBuffer2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "numBuffer2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "numBuffer2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "numBuffer2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "numBuffer2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "numBuffer2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[63][290]' (FDRE) to 'numBuffer_reg[63][291]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[62][290] )
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[61][290]' (FDRE) to 'numBuffer_reg[61][291]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[60][290] )
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[59][290]' (FDRE) to 'numBuffer_reg[59][291]'
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[58][290]' (FDRE) to 'numBuffer_reg[58][291]'
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[57][290]' (FDRE) to 'numBuffer_reg[57][291]'
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[56][290]' (FDRE) to 'numBuffer_reg[56][291]'
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[55][290]' (FDRE) to 'numBuffer_reg[55][291]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[54][290] )
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[53][290]' (FDRE) to 'numBuffer_reg[53][291]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[52][290] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[51][290] )
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[50][290]' (FDRE) to 'numBuffer_reg[50][291]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[49][290] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[48][290] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[47][290] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[46][290] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[45][290] )
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[44][290]' (FDRE) to 'numBuffer_reg[44][291]'
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[43][290]' (FDRE) to 'numBuffer_reg[43][291]'
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[42][290]' (FDRE) to 'numBuffer_reg[42][291]'
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[41][290]' (FDRE) to 'numBuffer_reg[41][291]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[40][290] )
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[39][290]' (FDRE) to 'numBuffer_reg[39][291]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[38][290] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[37][290] )
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[36][290]' (FDRE) to 'numBuffer_reg[36][291]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[35][290] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[34][290] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[33][290] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[32][290] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[31][290] )
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[30][290]' (FDRE) to 'numBuffer_reg[30][291]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[111][290] )
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[110][290]' (FDRE) to 'numBuffer_reg[110][291]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[109][290] )
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[108][290]' (FDRE) to 'numBuffer_reg[108][291]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[107][290] )
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[106][290]' (FDRE) to 'numBuffer_reg[106][291]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[105][290] )
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[104][290]' (FDRE) to 'numBuffer_reg[104][291]'
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[103][290]' (FDRE) to 'numBuffer_reg[103][291]'
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[102][290]' (FDRE) to 'numBuffer_reg[102][291]'
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[101][290]' (FDRE) to 'numBuffer_reg[101][291]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[100][290] )
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[99][290]' (FDRE) to 'numBuffer_reg[99][291]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[98][290] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[97][290] )
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[96][290]' (FDRE) to 'numBuffer_reg[96][291]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[120][290] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[119][290] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[118][290] )
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[117][290]' (FDRE) to 'numBuffer_reg[117][291]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[116][290] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[115][290] )
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[114][290]' (FDRE) to 'numBuffer_reg[114][291]'
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[113][290]' (FDRE) to 'numBuffer_reg[113][291]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[112][290] )
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[95][290]' (FDRE) to 'numBuffer_reg[95][291]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[94][290] )
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[93][290]' (FDRE) to 'numBuffer_reg[93][291]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[92][290] )
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[91][290]' (FDRE) to 'numBuffer_reg[91][291]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[90][290] )
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[89][290]' (FDRE) to 'numBuffer_reg[89][291]'
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[88][290]' (FDRE) to 'numBuffer_reg[88][291]'
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[87][290]' (FDRE) to 'numBuffer_reg[87][291]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[86][290] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[85][290] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[84][290] )
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[83][290]' (FDRE) to 'numBuffer_reg[83][291]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[82][290] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[81][290] )
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[80][290]' (FDRE) to 'numBuffer_reg[80][291]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[79][290] )
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[78][290]' (FDRE) to 'numBuffer_reg[78][291]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[77][290] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[76][290] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[75][290] )
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[74][290]' (FDRE) to 'numBuffer_reg[74][291]'
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[73][290]' (FDRE) to 'numBuffer_reg[73][291]'
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[72][290]' (FDRE) to 'numBuffer_reg[72][291]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[71][290] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[70][290] )
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[69][290]' (FDRE) to 'numBuffer_reg[69][291]'
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[68][290]' (FDRE) to 'numBuffer_reg[68][291]'
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[67][290]' (FDRE) to 'numBuffer_reg[67][291]'
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[66][290]' (FDRE) to 'numBuffer_reg[66][291]'
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[65][290]' (FDRE) to 'numBuffer_reg[65][291]'
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[64][290]' (FDRE) to 'numBuffer_reg[64][291]'
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[63][291]' (FDRE) to 'numBuffer_reg[63][297]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[62][291] )
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[61][291]' (FDRE) to 'numBuffer_reg[61][297]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[60][291] )
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[59][291]' (FDRE) to 'numBuffer_reg[59][297]'
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[58][291]' (FDRE) to 'numBuffer_reg[58][297]'
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[57][291]' (FDRE) to 'numBuffer_reg[57][297]'
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[56][291]' (FDRE) to 'numBuffer_reg[56][297]'
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[55][291]' (FDRE) to 'numBuffer_reg[55][297]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[54][291] )
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[53][291]' (FDRE) to 'numBuffer_reg[53][297]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[52][291] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[51][291] )
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[50][291]' (FDRE) to 'numBuffer_reg[50][297]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[49][291] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[48][291] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[47][291] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[46][291] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[45][291] )
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[44][291]' (FDRE) to 'numBuffer_reg[44][297]'
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[43][291]' (FDRE) to 'numBuffer_reg[43][297]'
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[42][291]' (FDRE) to 'numBuffer_reg[42][297]'
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[41][291]' (FDRE) to 'numBuffer_reg[41][297]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[40][291] )
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[39][291]' (FDRE) to 'numBuffer_reg[39][297]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[38][291] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[37][291] )
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[36][291]' (FDRE) to 'numBuffer_reg[36][297]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[35][291] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[34][291] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[33][291] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[32][291] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[31][291] )
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[30][291]' (FDRE) to 'numBuffer_reg[30][297]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[111][291] )
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[110][291]' (FDRE) to 'numBuffer_reg[110][297]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[109][291] )
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[108][291]' (FDRE) to 'numBuffer_reg[108][297]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[107][291] )
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[106][291]' (FDRE) to 'numBuffer_reg[106][297]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[105][291] )
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[104][291]' (FDRE) to 'numBuffer_reg[104][297]'
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[103][291]' (FDRE) to 'numBuffer_reg[103][297]'
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[102][291]' (FDRE) to 'numBuffer_reg[102][297]'
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[101][291]' (FDRE) to 'numBuffer_reg[101][297]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[100][291] )
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[99][291]' (FDRE) to 'numBuffer_reg[99][297]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[98][291] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[97][291] )
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[96][291]' (FDRE) to 'numBuffer_reg[96][297]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[120][291] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[119][291] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[118][291] )
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[117][291]' (FDRE) to 'numBuffer_reg[117][297]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[116][291] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[115][291] )
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[114][291]' (FDRE) to 'numBuffer_reg[114][297]'
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[113][291]' (FDRE) to 'numBuffer_reg[113][297]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[112][291] )
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[95][291]' (FDRE) to 'numBuffer_reg[95][297]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[94][291] )
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[93][291]' (FDRE) to 'numBuffer_reg[93][297]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[92][291] )
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[91][291]' (FDRE) to 'numBuffer_reg[91][297]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[90][291] )
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[89][291]' (FDRE) to 'numBuffer_reg[89][297]'
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[88][291]' (FDRE) to 'numBuffer_reg[88][297]'
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[87][291]' (FDRE) to 'numBuffer_reg[87][297]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[86][291] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[85][291] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[84][291] )
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[83][291]' (FDRE) to 'numBuffer_reg[83][297]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[82][291] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[81][291] )
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[80][291]' (FDRE) to 'numBuffer_reg[80][297]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[79][291] )
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[78][291]' (FDRE) to 'numBuffer_reg[78][297]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[77][291] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[76][291] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[75][291] )
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[74][291]' (FDRE) to 'numBuffer_reg[74][297]'
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[73][291]' (FDRE) to 'numBuffer_reg[73][297]'
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[72][291]' (FDRE) to 'numBuffer_reg[72][297]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[71][291] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[70][291] )
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[69][291]' (FDRE) to 'numBuffer_reg[69][297]'
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[68][291]' (FDRE) to 'numBuffer_reg[68][297]'
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[67][291]' (FDRE) to 'numBuffer_reg[67][297]'
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[66][291]' (FDRE) to 'numBuffer_reg[66][297]'
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[65][291]' (FDRE) to 'numBuffer_reg[65][297]'
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[64][291]' (FDRE) to 'numBuffer_reg[64][297]'
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[104][292]' (FDRE) to 'numBuffer_reg[104][296]'
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[114][292]' (FDRE) to 'numBuffer_reg[114][296]'
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[83][292]' (FDRE) to 'numBuffer_reg[83][296]'
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[78][292]' (FDRE) to 'numBuffer_reg[78][296]'
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[104][293]' (FDSE) to 'numBuffer_reg[104][294]'
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[114][293]' (FDSE) to 'numBuffer_reg[114][294]'
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[83][293]' (FDSE) to 'numBuffer_reg[83][294]'
INFO: [Synth 8-3886] merging instance 'numBuffer_reg[78][293]' (FDSE) to 'numBuffer_reg[78][294]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[62][297] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[60][297] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[54][297] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[52][297] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[51][297] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[49][297] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[48][297] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[47][297] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[46][297] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numBuffer_reg[45][297] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "numBuffer2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "numBuffer2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "numBuffer2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "numBuffer2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "numBuffer2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "numBuffer2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "numBuffer2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "numBuffer2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "numBuffer2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "numBuffer2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "numBuffer2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "numBuffer2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "numBuffer2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "numBuffer2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "numBuffer2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "numBuffer2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "numBuffer2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "numBuffer2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "numBuffer2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "numBuffer2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "numBuffer2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "numBuffer2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "numBuffer2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "numBuffer2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "numBuffer2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "numBuffer2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "numBuffer2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "numBuffer2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "numBuffer2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "numBuffer2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "numBuffer2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "numBuffer2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "numBuffer2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "numBuffer2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "numBuffer2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "numBuffer2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "numBuffer2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "numBuffer2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "numBuffer2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "numBuffer2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "numBuffer2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "numBuffer2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "numBuffer2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "numBuffer2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "numBuffer2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "numBuffer2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "numBuffer2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "numBuffer2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "numBuffer2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "numBuffer2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "numBuffer2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "numBuffer2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'sector_content_reg[13][7:0]' into 'sector_content_reg[13][7:0]' [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:141]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 2. [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:275]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 2. [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:222]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 2. [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:262]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 2. [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:246]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 2. [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/imports/LRU Project/SD Code/sd_file_reader.v:236]
DSP Report: Generating DSP read_sector_no1, operation Mode is: A*B2.
DSP Report: register read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: operator read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: operator read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: Generating DSP read_sector_no1, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: operator read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: operator read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: Generating DSP read_sector_no1, operation Mode is: A*B2.
DSP Report: register read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: operator read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: operator read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: Generating DSP read_sector_no1, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: operator read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: operator read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: Generating DSP read_sector_no1, operation Mode is: A*B.
DSP Report: operator read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: operator read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: Generating DSP read_sector_no1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: operator read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: Generating DSP read_sector_no2, operation Mode is: A*B.
DSP Report: operator read_sector_no2 is absorbed into DSP read_sector_no2.
DSP Report: operator read_sector_no2 is absorbed into DSP read_sector_no2.
DSP Report: Generating DSP read_sector_no2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator read_sector_no2 is absorbed into DSP read_sector_no2.
DSP Report: operator read_sector_no2 is absorbed into DSP read_sector_no2.
DSP Report: Generating DSP read_sector_no1, operation Mode is: A*B.
DSP Report: operator read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: operator read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: Generating DSP read_sector_no1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: operator read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: Generating DSP read_sector_no0, operation Mode is: C+A*B.
DSP Report: operator read_sector_no0 is absorbed into DSP read_sector_no0.
DSP Report: operator read_sector_no1 is absorbed into DSP read_sector_no0.
INFO: [Synth 8-4471] merging register 'LRUParse_reg[127:0]' into 'LRUParse_reg[127:0]' [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/new/SD_Data_Decoder.v:110]
INFO: [Synth 8-4471] merging register 'LRUParse_reg[127:0]' into 'LRUParse_reg[127:0]' [C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.srcs/sources_1/new/SD_Data_Decoder.v:110]
WARNING: [Synth 8-3917] design SD_Data_Decoder has port LRUInst[20] driven by constant 0
WARNING: [Synth 8-3917] design SD_Data_Decoder has port LRUInst[19] driven by constant 0
WARNING: [Synth 8-3917] design SD_Data_Decoder has port LRUInst[18] driven by constant 0
WARNING: [Synth 8-3917] design SD_Data_Decoder has port LRUInst[17] driven by constant 0
WARNING: [Synth 8-3917] design SD_Data_Decoder has port LRUInst[16] driven by constant 0
WARNING: [Synth 8-3917] design SD_Data_Decoder has port LRUInst[15] driven by constant 0
WARNING: [Synth 8-3917] design SD_Data_Decoder has port LRUInst[14] driven by constant 0
WARNING: [Synth 8-3917] design SD_Data_Decoder has port LRUInst[13] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:06:26 ; elapsed = 00:06:33 . Memory (MB): peak = 5630.098 ; gain = 4984.270
---------------------------------------------------------------------------------
 Sort Area is SD_Data_Decoder read_sector_no1_0 : 0 0 : 1632 3217 : Used 1 time 0
 Sort Area is SD_Data_Decoder read_sector_no1_0 : 0 1 : 1585 3217 : Used 1 time 0
 Sort Area is SD_Data_Decoder read_sector_no1_a : 0 0 : 1632 3217 : Used 1 time 0
 Sort Area is SD_Data_Decoder read_sector_no1_a : 0 1 : 1585 3217 : Used 1 time 0
 Sort Area is SD_Data_Decoder read_sector_no1_8 : 0 0 : 1623 3199 : Used 1 time 0
 Sort Area is SD_Data_Decoder read_sector_no1_8 : 0 1 : 1576 3199 : Used 1 time 0
 Sort Area is SD_Data_Decoder read_sector_no1_9 : 0 0 : 1623 3199 : Used 1 time 0
 Sort Area is SD_Data_Decoder read_sector_no1_9 : 0 1 : 1576 3199 : Used 1 time 0
 Sort Area is SD_Data_Decoder read_sector_no2_3 : 0 0 : 1623 3199 : Used 1 time 0
 Sort Area is SD_Data_Decoder read_sector_no2_3 : 0 1 : 1576 3199 : Used 1 time 0
 Sort Area is SD_Data_Decoder read_sector_no0_6 : 0 0 : 973 973 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|sd_file_reader | A*B2            | 18     | 9      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | (PCIN>>17)+A*B2 | 16     | 9      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | A*B2            | 18     | 9      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | (PCIN>>17)+A*B2 | 16     | 9      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | A*B             | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | (PCIN>>17)+A*B  | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | A*B             | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | (PCIN>>17)+A*B  | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | A*B             | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | (PCIN>>17)+A*B  | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | C+A*B           | 16     | 8      | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+---------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:06:32 ; elapsed = 00:06:39 . Memory (MB): peak = 5630.098 ; gain = 4984.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:06:37 ; elapsed = 00:06:45 . Memory (MB): peak = 5630.098 ; gain = 4984.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:44 ; elapsed = 00:06:52 . Memory (MB): peak = 5630.098 ; gain = 4984.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:49 ; elapsed = 00:06:57 . Memory (MB): peak = 5630.098 ; gain = 4984.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:49 ; elapsed = 00:06:57 . Memory (MB): peak = 5630.098 ; gain = 4984.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:51 ; elapsed = 00:06:59 . Memory (MB): peak = 5630.098 ; gain = 4984.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:06:51 ; elapsed = 00:07:00 . Memory (MB): peak = 5630.098 ; gain = 4984.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:52 ; elapsed = 00:07:01 . Memory (MB): peak = 5630.098 ; gain = 4984.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:06:53 ; elapsed = 00:07:01 . Memory (MB): peak = 5630.098 ; gain = 4984.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|sd_file_reader | A*B'          | 17     | 8      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | PCIN>>17+A*B' | 15     | 8      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | A*B'          | 17     | 8      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | PCIN>>17+A*B' | 15     | 8      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | A*B           | 16     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | PCIN>>17+A*B  | 0      | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | A*B           | 17     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | PCIN>>17+A*B  | 15     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | A*B           | 17     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | PCIN>>17+A*B  | 15     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | C+A*B         | 16     | 8      | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+---------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |pll           |         1|
|2     |mig           |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |mig     |     1|
|2     |pll     |     1|
|3     |CARRY4  |   229|
|4     |DSP48E1 |    11|
|7     |LUT1    |    23|
|8     |LUT2    |  1040|
|9     |LUT3    |  1029|
|10    |LUT4    |  2892|
|11    |LUT5    |  5096|
|12    |LUT6    | 12669|
|13    |MUXF7   |   537|
|14    |MUXF8   |   190|
|15    |FDCE    |   919|
|16    |FDPE    |    21|
|17    |FDRE    |  4097|
|18    |FDSE    |    19|
|19    |LD      |    21|
|20    |IBUF    |     2|
|21    |IOBUF   |     1|
|22    |OBUF    |    20|
|23    |OBUFT   |    16|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:53 ; elapsed = 00:07:01 . Memory (MB): peak = 5630.098 ; gain = 4984.270
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 51 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:03 ; elapsed = 00:06:04 . Memory (MB): peak = 5630.098 ; gain = 4558.105
Synthesis Optimization Complete : Time (s): cpu = 00:06:53 ; elapsed = 00:07:01 . Memory (MB): peak = 5630.098 ; gain = 4984.270
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.261 . Memory (MB): peak = 5630.098 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 989 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 5630.098 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 22 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 
  LD => LDCE: 21 instances

Synth Design complete | Checksum: 87643c0f
INFO: [Common 17-83] Releasing license: Synthesis
414 Infos, 256 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:58 ; elapsed = 00:07:09 . Memory (MB): peak = 5630.098 ; gain = 5187.406
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 5630.098 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/aam08331/Documents/GitHub/4280-Group12/LRU/LRU Project/LRU Project.runs/synth_1/supertop.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 5630.098 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Apr 25 07:07:12 2025...
