##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for Clock_3
		4.4::Critical Path Report for CyBUS_CLK
		4.5::Critical Path Report for UART_1_IntClock
		4.6::Critical Path Report for UART_PS3_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_PS3_IntClock:R)
		5.2::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
		5.3::Critical Path Report for (UART_PS3_IntClock:R vs. UART_PS3_IntClock:R)
		5.4::Critical Path Report for (Clock_3:R vs. Clock_3:R)
		5.5::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.6::Critical Path Report for (Clock_2:R vs. Clock_2:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 12
Clock: Clock_1            | Frequency: 51.58 MHz  | Target: 2.67 MHz   | 
Clock: Clock_2            | Frequency: 38.35 MHz  | Target: 2.67 MHz   | 
Clock: Clock_3            | Frequency: 47.80 MHz  | Target: 2.67 MHz   | 
Clock: Clock_4            | N/A                   | Target: 0.00 MHz   | 
Clock: Clock_4(routed)    | N/A                   | Target: 0.00 MHz   | 
Clock: CyBUS_CLK          | Frequency: 56.58 MHz  | Target: 24.00 MHz  | 
Clock: CyILO              | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO              | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK       | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT          | N/A                   | Target: 24.00 MHz  | 
Clock: UART_1_IntClock    | Frequency: 54.59 MHz  | Target: 0.08 MHz   | 
Clock: UART_PS3_IntClock  | Frequency: 50.82 MHz  | Target: 0.02 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1            Clock_1            375000           355612      N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2            Clock_2            375000           348927      N/A              N/A         N/A              N/A         N/A              N/A         
Clock_3            Clock_3            375000           354078      N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          UART_PS3_IntClock  41666.7          23992       N/A              N/A         N/A              N/A         N/A              N/A         
UART_1_IntClock    UART_1_IntClock    1.30417e+007     13023348    N/A              N/A         N/A              N/A         N/A              N/A         
UART_PS3_IntClock  UART_PS3_IntClock  5.20833e+007     52063656    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name       Clock to Out  Clock Name:Phase   
--------------  ------------  -----------------  
Tx_1(0)_PAD     30384         UART_1_IntClock:R  
high1_1(0)_PAD  31735         CyBUS_CLK:R        
high1_1(0)_PAD  31125         Clock_1:R          
high1_2(0)_PAD  31785         CyBUS_CLK:R        
high1_2(0)_PAD  30828         Clock_1:R          
high2_1(0)_PAD  37792         CyBUS_CLK:R        
high2_1(0)_PAD  35217         Clock_2:R          
high2_2(0)_PAD  31411         CyBUS_CLK:R        
high2_2(0)_PAD  31187         Clock_2:R          
high3_1(0)_PAD  33223         Clock_3:R          
high3_1(0)_PAD  32697         CyBUS_CLK:R        
high3_2(0)_PAD  31254         Clock_3:R          
high3_2(0)_PAD  30718         CyBUS_CLK:R        
low1_1(0)_PAD   32096         CyBUS_CLK:R        
low1_1(0)_PAD   31194         Clock_1:R          
low1_2(0)_PAD   33117         CyBUS_CLK:R        
low1_2(0)_PAD   32215         Clock_1:R          
low2_1(0)_PAD   34385         Clock_2:R          
low2_1(0)_PAD   33643         CyBUS_CLK:R        
low2_2(0)_PAD   37524         CyBUS_CLK:R        
low2_2(0)_PAD   36006         Clock_2:R          
low3_1(0)_PAD   33679         Clock_3:R          
low3_1(0)_PAD   33148         CyBUS_CLK:R        
low3_2(0)_PAD   30168         Clock_3:R          
low3_2(0)_PAD   29637         CyBUS_CLK:R        


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 51.58 MHz | Target: 2.67 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorD:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motorD:PWMUDB:sDB255:deadbandcounterdp:u0\/cs_addr_0
Capture Clock  : \motorD:PWMUDB:sDB255:deadbandcounterdp:u0\/clock
Path slack     : 355612p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 368940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13328
-------------------------------------   ----- 
End-of-path arrival time (ps)           13328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorD:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motorD:PWMUDB:sP8:pwmdp:u0\/cl0_comb                  datapathcell2   2510   2510  355612  RISE       1
\motorD:PWMUDB:db_csaddr_0\/main_5                     macrocell1      5209   7719  355612  RISE       1
\motorD:PWMUDB:db_csaddr_0\/q                          macrocell1      3350  11069  355612  RISE       1
\motorD:PWMUDB:sDB255:deadbandcounterdp:u0\/cs_addr_0  datapathcell1   2260  13328  355612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorD:PWMUDB:sDB255:deadbandcounterdp:u0\/clock          datapathcell1       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 38.35 MHz | Target: 2.67 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorB:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motorB:PWMUDB:sDB255:deadbandcounterdp:u0\/cs_addr_0
Capture Clock  : \motorB:PWMUDB:sDB255:deadbandcounterdp:u0\/clock
Path slack     : 348927p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 368940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20013
-------------------------------------   ----- 
End-of-path arrival time (ps)           20013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motorB:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motorB:PWMUDB:sP8:pwmdp:u0\/cl0_comb                  datapathcell4   2510   2510  348927  RISE       1
\motorB:PWMUDB:db_csaddr_0\/main_5                     macrocell7      8048  10558  348927  RISE       1
\motorB:PWMUDB:db_csaddr_0\/q                          macrocell7      3350  13908  348927  RISE       1
\motorB:PWMUDB:sDB255:deadbandcounterdp:u0\/cs_addr_0  datapathcell3   6105  20013  348927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motorB:PWMUDB:sDB255:deadbandcounterdp:u0\/clock          datapathcell3       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_3
*************************************
Clock: Clock_3
Frequency: 47.80 MHz | Target: 2.67 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorC:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motorC:PWMUDB:sDB255:deadbandcounterdp:u0\/cs_addr_0
Capture Clock  : \motorC:PWMUDB:sDB255:deadbandcounterdp:u0\/clock
Path slack     : 354078p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 368940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14862
-------------------------------------   ----- 
End-of-path arrival time (ps)           14862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motorC:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motorC:PWMUDB:sP8:pwmdp:u0\/cl0_comb                  datapathcell6   2510   2510  354078  RISE       1
\motorC:PWMUDB:db_csaddr_0\/main_5                     macrocell13     6707   9217  354078  RISE       1
\motorC:PWMUDB:db_csaddr_0\/q                          macrocell13     3350  12567  354078  RISE       1
\motorC:PWMUDB:sDB255:deadbandcounterdp:u0\/cs_addr_0  datapathcell5   2294  14862  354078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motorC:PWMUDB:sDB255:deadbandcounterdp:u0\/clock          datapathcell5       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 56.58 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PS3_IN(0)/fb
Path End       : \UART_PS3:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_PS3:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23992p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#1250 vs. UART_PS3_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14205
-------------------------------------   ----- 
End-of-path arrival time (ps)           14205
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PS3_IN(0)/in_clock                                          iocell14            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
PS3_IN(0)/fb                                iocell14        2188   2188  23992  RISE       1
\UART_PS3:BUART:rx_postpoll\/main_0         macrocell20     6358   8546  23992  RISE       1
\UART_PS3:BUART:rx_postpoll\/q              macrocell20     3350  11896  23992  RISE       1
\UART_PS3:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2309  14205  23992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxShifter:u0\/clock                    datapathcell7       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for UART_1_IntClock
*********************************************
Clock: UART_1_IntClock
Frequency: 54.59 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_1:BUART:sTX:TxSts\/clock
Path slack     : 13023348p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                       -500
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17819
-------------------------------------   ----- 
End-of-path arrival time (ps)           17819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  13023348  RISE       1
\UART_1:BUART:tx_status_0\/main_3                 macrocell25     6354   9934  13023348  RISE       1
\UART_1:BUART:tx_status_0\/q                      macrocell25     3350  13284  13023348  RISE       1
\UART_1:BUART:sTX:TxSts\/status_0                 statusicell5    4534  17819  13023348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxSts\/clock                             statusicell5        0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for UART_PS3_IntClock
***********************************************
Clock: UART_PS3_IntClock
Frequency: 50.82 MHz | Target: 0.02 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_3\/q
Path End       : \UART_PS3:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_PS3:BUART:sRX:RxBitCounter\/clock
Path slack     : 52063656p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -5360
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14318
-------------------------------------   ----- 
End-of-path arrival time (ps)           14318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_3\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_3\/q            macrocell54   1250   1250  52063656  RISE       1
\UART_PS3:BUART:rx_counter_load\/main_2  macrocell19   6071   7321  52063656  RISE       1
\UART_PS3:BUART:rx_counter_load\/q       macrocell19   3350  10671  52063656  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/load   count7cell    3646  14318  52063656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_PS3_IntClock:R)
*******************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PS3_IN(0)/fb
Path End       : \UART_PS3:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_PS3:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23992p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#1250 vs. UART_PS3_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14205
-------------------------------------   ----- 
End-of-path arrival time (ps)           14205
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PS3_IN(0)/in_clock                                          iocell14            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
PS3_IN(0)/fb                                iocell14        2188   2188  23992  RISE       1
\UART_PS3:BUART:rx_postpoll\/main_0         macrocell20     6358   8546  23992  RISE       1
\UART_PS3:BUART:rx_postpoll\/q              macrocell20     3350  11896  23992  RISE       1
\UART_PS3:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2309  14205  23992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxShifter:u0\/clock                    datapathcell7       0      0  RISE       1


5.2::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
***********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_1:BUART:sTX:TxSts\/clock
Path slack     : 13023348p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                       -500
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17819
-------------------------------------   ----- 
End-of-path arrival time (ps)           17819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  13023348  RISE       1
\UART_1:BUART:tx_status_0\/main_3                 macrocell25     6354   9934  13023348  RISE       1
\UART_1:BUART:tx_status_0\/q                      macrocell25     3350  13284  13023348  RISE       1
\UART_1:BUART:sTX:TxSts\/status_0                 statusicell5    4534  17819  13023348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxSts\/clock                             statusicell5        0      0  RISE       1


5.3::Critical Path Report for (UART_PS3_IntClock:R vs. UART_PS3_IntClock:R)
***************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_3\/q
Path End       : \UART_PS3:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_PS3:BUART:sRX:RxBitCounter\/clock
Path slack     : 52063656p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -5360
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14318
-------------------------------------   ----- 
End-of-path arrival time (ps)           14318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_3\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_3\/q            macrocell54   1250   1250  52063656  RISE       1
\UART_PS3:BUART:rx_counter_load\/main_2  macrocell19   6071   7321  52063656  RISE       1
\UART_PS3:BUART:rx_counter_load\/q       macrocell19   3350  10671  52063656  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/load   count7cell    3646  14318  52063656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1


5.4::Critical Path Report for (Clock_3:R vs. Clock_3:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorC:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motorC:PWMUDB:sDB255:deadbandcounterdp:u0\/cs_addr_0
Capture Clock  : \motorC:PWMUDB:sDB255:deadbandcounterdp:u0\/clock
Path slack     : 354078p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 368940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14862
-------------------------------------   ----- 
End-of-path arrival time (ps)           14862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motorC:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motorC:PWMUDB:sP8:pwmdp:u0\/cl0_comb                  datapathcell6   2510   2510  354078  RISE       1
\motorC:PWMUDB:db_csaddr_0\/main_5                     macrocell13     6707   9217  354078  RISE       1
\motorC:PWMUDB:db_csaddr_0\/q                          macrocell13     3350  12567  354078  RISE       1
\motorC:PWMUDB:sDB255:deadbandcounterdp:u0\/cs_addr_0  datapathcell5   2294  14862  354078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motorC:PWMUDB:sDB255:deadbandcounterdp:u0\/clock          datapathcell5       0      0  RISE       1


5.5::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorD:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motorD:PWMUDB:sDB255:deadbandcounterdp:u0\/cs_addr_0
Capture Clock  : \motorD:PWMUDB:sDB255:deadbandcounterdp:u0\/clock
Path slack     : 355612p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 368940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13328
-------------------------------------   ----- 
End-of-path arrival time (ps)           13328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorD:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motorD:PWMUDB:sP8:pwmdp:u0\/cl0_comb                  datapathcell2   2510   2510  355612  RISE       1
\motorD:PWMUDB:db_csaddr_0\/main_5                     macrocell1      5209   7719  355612  RISE       1
\motorD:PWMUDB:db_csaddr_0\/q                          macrocell1      3350  11069  355612  RISE       1
\motorD:PWMUDB:sDB255:deadbandcounterdp:u0\/cs_addr_0  datapathcell1   2260  13328  355612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorD:PWMUDB:sDB255:deadbandcounterdp:u0\/clock          datapathcell1       0      0  RISE       1


5.6::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorB:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motorB:PWMUDB:sDB255:deadbandcounterdp:u0\/cs_addr_0
Capture Clock  : \motorB:PWMUDB:sDB255:deadbandcounterdp:u0\/clock
Path slack     : 348927p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 368940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20013
-------------------------------------   ----- 
End-of-path arrival time (ps)           20013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motorB:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motorB:PWMUDB:sP8:pwmdp:u0\/cl0_comb                  datapathcell4   2510   2510  348927  RISE       1
\motorB:PWMUDB:db_csaddr_0\/main_5                     macrocell7      8048  10558  348927  RISE       1
\motorB:PWMUDB:db_csaddr_0\/q                          macrocell7      3350  13908  348927  RISE       1
\motorB:PWMUDB:sDB255:deadbandcounterdp:u0\/cs_addr_0  datapathcell3   6105  20013  348927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motorB:PWMUDB:sDB255:deadbandcounterdp:u0\/clock          datapathcell3       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PS3_IN(0)/fb
Path End       : \UART_PS3:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_PS3:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23992p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#1250 vs. UART_PS3_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14205
-------------------------------------   ----- 
End-of-path arrival time (ps)           14205
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PS3_IN(0)/in_clock                                          iocell14            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
PS3_IN(0)/fb                                iocell14        2188   2188  23992  RISE       1
\UART_PS3:BUART:rx_postpoll\/main_0         macrocell20     6358   8546  23992  RISE       1
\UART_PS3:BUART:rx_postpoll\/q              macrocell20     3350  11896  23992  RISE       1
\UART_PS3:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2309  14205  23992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxShifter:u0\/clock                    datapathcell7       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PS3_IN(0)/fb
Path End       : MODIN4_1/main_2
Capture Clock  : MODIN4_1/clock_0
Path slack     : 29611p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#1250 vs. UART_PS3_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8546
-------------------------------------   ---- 
End-of-path arrival time (ps)           8546
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PS3_IN(0)/in_clock                                          iocell14            0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
PS3_IN(0)/fb     iocell14      2188   2188  23992  RISE       1
MODIN4_1/main_2  macrocell58   6358   8546  29611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN4_1/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PS3_IN(0)/fb
Path End       : MODIN4_0/main_2
Capture Clock  : MODIN4_0/clock_0
Path slack     : 29611p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#1250 vs. UART_PS3_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8546
-------------------------------------   ---- 
End-of-path arrival time (ps)           8546
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PS3_IN(0)/in_clock                                          iocell14            0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
PS3_IN(0)/fb     iocell14      2188   2188  23992  RISE       1
MODIN4_0/main_2  macrocell59   6358   8546  29611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN4_0/clock_0                                           macrocell59         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PS3_IN(0)/fb
Path End       : \UART_PS3:BUART:rx_state_0\/main_5
Capture Clock  : \UART_PS3:BUART:rx_state_0\/clock_0
Path slack     : 30534p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#1250 vs. UART_PS3_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7622
-------------------------------------   ---- 
End-of-path arrival time (ps)           7622
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PS3_IN(0)/in_clock                                          iocell14            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
PS3_IN(0)/fb                        iocell14      2188   2188  23992  RISE       1
\UART_PS3:BUART:rx_state_0\/main_5  macrocell52   5434   7622  30534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PS3_IN(0)/fb
Path End       : \UART_PS3:BUART:rx_last\/main_0
Capture Clock  : \UART_PS3:BUART:rx_last\/clock_0
Path slack     : 30534p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#1250 vs. UART_PS3_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7622
-------------------------------------   ---- 
End-of-path arrival time (ps)           7622
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PS3_IN(0)/in_clock                                          iocell14            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
PS3_IN(0)/fb                     iocell14      2188   2188  23992  RISE       1
\UART_PS3:BUART:rx_last\/main_0  macrocell61   5434   7622  30534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_last\/clock_0                           macrocell61         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PS3_IN(0)/fb
Path End       : \UART_PS3:BUART:rx_state_2\/main_5
Capture Clock  : \UART_PS3:BUART:rx_state_2\/clock_0
Path slack     : 30547p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#1250 vs. UART_PS3_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7610
-------------------------------------   ---- 
End-of-path arrival time (ps)           7610
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PS3_IN(0)/in_clock                                          iocell14            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
PS3_IN(0)/fb                        iocell14      2188   2188  23992  RISE       1
\UART_PS3:BUART:rx_state_2\/main_5  macrocell55   5422   7610  30547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_2\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PS3_IN(0)/fb
Path End       : \UART_PS3:BUART:rx_status_3\/main_5
Capture Clock  : \UART_PS3:BUART:rx_status_3\/clock_0
Path slack     : 30547p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#1250 vs. UART_PS3_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7610
-------------------------------------   ---- 
End-of-path arrival time (ps)           7610
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PS3_IN(0)/in_clock                                          iocell14            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
PS3_IN(0)/fb                         iocell14      2188   2188  23992  RISE       1
\UART_PS3:BUART:rx_status_3\/main_5  macrocell60   5422   7610  30547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_status_3\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorB:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motorB:PWMUDB:sDB255:deadbandcounterdp:u0\/cs_addr_0
Capture Clock  : \motorB:PWMUDB:sDB255:deadbandcounterdp:u0\/clock
Path slack     : 348927p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 368940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20013
-------------------------------------   ----- 
End-of-path arrival time (ps)           20013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motorB:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motorB:PWMUDB:sP8:pwmdp:u0\/cl0_comb                  datapathcell4   2510   2510  348927  RISE       1
\motorB:PWMUDB:db_csaddr_0\/main_5                     macrocell7      8048  10558  348927  RISE       1
\motorB:PWMUDB:db_csaddr_0\/q                          macrocell7      3350  13908  348927  RISE       1
\motorB:PWMUDB:sDB255:deadbandcounterdp:u0\/cs_addr_0  datapathcell3   6105  20013  348927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motorB:PWMUDB:sDB255:deadbandcounterdp:u0\/clock          datapathcell3       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorC:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motorC:PWMUDB:sDB255:deadbandcounterdp:u0\/cs_addr_0
Capture Clock  : \motorC:PWMUDB:sDB255:deadbandcounterdp:u0\/clock
Path slack     : 354078p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 368940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14862
-------------------------------------   ----- 
End-of-path arrival time (ps)           14862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motorC:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motorC:PWMUDB:sP8:pwmdp:u0\/cl0_comb                  datapathcell6   2510   2510  354078  RISE       1
\motorC:PWMUDB:db_csaddr_0\/main_5                     macrocell13     6707   9217  354078  RISE       1
\motorC:PWMUDB:db_csaddr_0\/q                          macrocell13     3350  12567  354078  RISE       1
\motorC:PWMUDB:sDB255:deadbandcounterdp:u0\/cs_addr_0  datapathcell5   2294  14862  354078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motorC:PWMUDB:sDB255:deadbandcounterdp:u0\/clock          datapathcell5       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorD:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motorD:PWMUDB:sDB255:deadbandcounterdp:u0\/cs_addr_0
Capture Clock  : \motorD:PWMUDB:sDB255:deadbandcounterdp:u0\/clock
Path slack     : 355612p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 368940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13328
-------------------------------------   ----- 
End-of-path arrival time (ps)           13328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorD:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motorD:PWMUDB:sP8:pwmdp:u0\/cl0_comb                  datapathcell2   2510   2510  355612  RISE       1
\motorD:PWMUDB:db_csaddr_0\/main_5                     macrocell1      5209   7719  355612  RISE       1
\motorD:PWMUDB:db_csaddr_0\/q                          macrocell1      3350  11069  355612  RISE       1
\motorD:PWMUDB:sDB255:deadbandcounterdp:u0\/cs_addr_0  datapathcell1   2260  13328  355612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorD:PWMUDB:sDB255:deadbandcounterdp:u0\/clock          datapathcell1       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorC:PWMUDB:runmode_enable\/q
Path End       : \motorC:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \motorC:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 358941p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 368940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9999
-------------------------------------   ---- 
End-of-path arrival time (ps)           9999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motorC:PWMUDB:runmode_enable\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\motorC:PWMUDB:runmode_enable\/q        macrocell43     1250   1250  356480  RISE       1
\motorC:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell6   8749   9999  358941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motorC:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorC:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \motorC:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \motorC:PWMUDB:genblk8:stsreg\/clock
Path slack     : 359443p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 374500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15057
-------------------------------------   ----- 
End-of-path arrival time (ps)           15057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motorC:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\motorC:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell6   2290   2290  359443  RISE       1
\motorC:PWMUDB:status_2\/main_1          macrocell14     7099   9389  359443  RISE       1
\motorC:PWMUDB:status_2\/q               macrocell14     3350  12739  359443  RISE       1
\motorC:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2318  15057  359443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motorC:PWMUDB:genblk8:stsreg\/clock                       statusicell3        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorB:PWMUDB:runmode_enable\/q
Path End       : \motorB:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \motorB:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 359579p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 368940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9361
-------------------------------------   ---- 
End-of-path arrival time (ps)           9361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motorB:PWMUDB:runmode_enable\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\motorB:PWMUDB:runmode_enable\/q        macrocell35     1250   1250  353953  RISE       1
\motorB:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell4   8111   9361  359579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motorB:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorB:PWMUDB:runmode_enable\/q
Path End       : \motorB:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \motorB:PWMUDB:genblk8:stsreg\/clock
Path slack     : 359674p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 374500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14826
-------------------------------------   ----- 
End-of-path arrival time (ps)           14826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motorB:PWMUDB:runmode_enable\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\motorB:PWMUDB:runmode_enable\/q         macrocell35    1250   1250  353953  RISE       1
\motorB:PWMUDB:status_2\/main_0          macrocell8     7973   9223  359674  RISE       1
\motorB:PWMUDB:status_2\/q               macrocell8     3350  12573  359674  RISE       1
\motorB:PWMUDB:genblk8:stsreg\/status_2  statusicell2   2253  14826  359674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motorB:PWMUDB:genblk8:stsreg\/clock                       statusicell2        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorC:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motorC:PWMUDB:db_ph1_run_temp\/main_4
Capture Clock  : \motorC:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 359812p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11678
-------------------------------------   ----- 
End-of-path arrival time (ps)           11678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motorC:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\motorC:PWMUDB:sP8:pwmdp:u0\/cl0_comb   datapathcell6   2510   2510  354078  RISE       1
\motorC:PWMUDB:db_ph1_run_temp\/main_4  macrocell47     9168  11678  359812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motorC:PWMUDB:db_ph1_run_temp\/clock_0                    macrocell47         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorC:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motorC:PWMUDB:status_0\/main_1
Capture Clock  : \motorC:PWMUDB:status_0\/clock_0
Path slack     : 359812p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11678
-------------------------------------   ----- 
End-of-path arrival time (ps)           11678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motorC:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\motorC:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   2510   2510  354078  RISE       1
\motorC:PWMUDB:status_0\/main_1        macrocell50     9168  11678  359812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motorC:PWMUDB:status_0\/clock_0                           macrocell50         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorC:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motorC:PWMUDB:pwm_db_reg\/main_1
Capture Clock  : \motorC:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 360367p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11123
-------------------------------------   ----- 
End-of-path arrival time (ps)           11123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motorC:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\motorC:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   2510   2510  354078  RISE       1
\motorC:PWMUDB:pwm_db_reg\/main_1      macrocell44     8613  11123  360367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motorC:PWMUDB:pwm_db_reg\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorC:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motorC:PWMUDB:prevCompare1\/main_0
Capture Clock  : \motorC:PWMUDB:prevCompare1\/clock_0
Path slack     : 360367p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11123
-------------------------------------   ----- 
End-of-path arrival time (ps)           11123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motorC:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\motorC:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   2510   2510  354078  RISE       1
\motorC:PWMUDB:prevCompare1\/main_0    macrocell49     8613  11123  360367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motorC:PWMUDB:prevCompare1\/clock_0                       macrocell49         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorB:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motorB:PWMUDB:db_ph1_run_temp\/main_4
Capture Clock  : \motorB:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 360913p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10577
-------------------------------------   ----- 
End-of-path arrival time (ps)           10577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motorB:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\motorB:PWMUDB:sP8:pwmdp:u0\/cl0_comb   datapathcell4   2510   2510  348927  RISE       1
\motorB:PWMUDB:db_ph1_run_temp\/main_4  macrocell39     8067  10577  360913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motorB:PWMUDB:db_ph1_run_temp\/clock_0                    macrocell39         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorB:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motorB:PWMUDB:prevCompare1\/main_0
Capture Clock  : \motorB:PWMUDB:prevCompare1\/clock_0
Path slack     : 360913p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10577
-------------------------------------   ----- 
End-of-path arrival time (ps)           10577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motorB:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\motorB:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   2510   2510  348927  RISE       1
\motorB:PWMUDB:prevCompare1\/main_0    macrocell41     8067  10577  360913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motorB:PWMUDB:prevCompare1\/clock_0                       macrocell41         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorB:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motorB:PWMUDB:pwm_db_reg\/main_1
Capture Clock  : \motorB:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 360932p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10558
-------------------------------------   ----- 
End-of-path arrival time (ps)           10558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motorB:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\motorB:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   2510   2510  348927  RISE       1
\motorB:PWMUDB:pwm_db_reg\/main_1      macrocell36     8048  10558  360932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motorB:PWMUDB:pwm_db_reg\/clock_0                         macrocell36         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorD:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \motorD:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \motorD:PWMUDB:genblk8:stsreg\/clock
Path slack     : 361060p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 374500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13440
-------------------------------------   ----- 
End-of-path arrival time (ps)           13440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorD:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\motorD:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell2   2290   2290  361060  RISE       1
\motorD:PWMUDB:status_2\/main_1          macrocell2      4869   7159  361060  RISE       1
\motorD:PWMUDB:status_2\/q               macrocell2      3350  10509  361060  RISE       1
\motorD:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2931  13440  361060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorD:PWMUDB:genblk8:stsreg\/clock                       statusicell1        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorB:PWMUDB:sDB255:deadbandcounterdp:u0\/z0_comb
Path End       : \motorB:PWMUDB:db_ph2_run_temp\/main_2
Capture Clock  : \motorB:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 361574p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9916
-------------------------------------   ---- 
End-of-path arrival time (ps)           9916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motorB:PWMUDB:sDB255:deadbandcounterdp:u0\/clock          datapathcell3       0      0  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motorB:PWMUDB:sDB255:deadbandcounterdp:u0\/z0_comb  datapathcell3   2290   2290  350486  RISE       1
\motorB:PWMUDB:db_ph2_run_temp\/main_2               macrocell40     7626   9916  361574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motorB:PWMUDB:db_ph2_run_temp\/clock_0                    macrocell40         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorB:PWMUDB:pwm_db_reg\/q
Path End       : Net_800/main_1
Capture Clock  : Net_800/clock_0
Path slack     : 361797p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9693
-------------------------------------   ---- 
End-of-path arrival time (ps)           9693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motorB:PWMUDB:pwm_db_reg\/clock_0                         macrocell36         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\motorB:PWMUDB:pwm_db_reg\/q  macrocell36   1250   1250  353830  RISE       1
Net_800/main_1                macrocell38   8443   9693  361797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_800/clock_0                                            macrocell38         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorB:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_799/main_3
Capture Clock  : Net_799/clock_0
Path slack     : 361817p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9673
-------------------------------------   ---- 
End-of-path arrival time (ps)           9673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motorB:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\motorB:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   2510   2510  348927  RISE       1
Net_799/main_3                         macrocell37     7163   9673  361817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_799/clock_0                                            macrocell37         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorB:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motorB:PWMUDB:db_ph2_run_temp\/main_4
Capture Clock  : \motorB:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 361817p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9673
-------------------------------------   ---- 
End-of-path arrival time (ps)           9673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motorB:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\motorB:PWMUDB:sP8:pwmdp:u0\/cl0_comb   datapathcell4   2510   2510  348927  RISE       1
\motorB:PWMUDB:db_ph2_run_temp\/main_4  macrocell40     7163   9673  361817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motorB:PWMUDB:db_ph2_run_temp\/clock_0                    macrocell40         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorB:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motorB:PWMUDB:status_0\/main_1
Capture Clock  : \motorB:PWMUDB:status_0\/clock_0
Path slack     : 361817p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9673
-------------------------------------   ---- 
End-of-path arrival time (ps)           9673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motorB:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\motorB:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   2510   2510  348927  RISE       1
\motorB:PWMUDB:status_0\/main_1        macrocell42     7163   9673  361817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motorB:PWMUDB:status_0\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorB:PWMUDB:runmode_enable\/q
Path End       : Net_800/main_0
Capture Clock  : Net_800/clock_0
Path slack     : 362119p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9371
-------------------------------------   ---- 
End-of-path arrival time (ps)           9371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motorB:PWMUDB:runmode_enable\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\motorB:PWMUDB:runmode_enable\/q  macrocell35   1250   1250  353953  RISE       1
Net_800/main_0                    macrocell38   8121   9371  362119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_800/clock_0                                            macrocell38         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorC:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_866/main_3
Capture Clock  : Net_866/clock_0
Path slack     : 362216p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9274
-------------------------------------   ---- 
End-of-path arrival time (ps)           9274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motorC:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\motorC:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   2510   2510  354078  RISE       1
Net_866/main_3                         macrocell45     6764   9274  362216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_866/clock_0                                            macrocell45         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorC:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_867/main_3
Capture Clock  : Net_867/clock_0
Path slack     : 362216p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9274
-------------------------------------   ---- 
End-of-path arrival time (ps)           9274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motorC:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\motorC:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   2510   2510  354078  RISE       1
Net_867/main_3                         macrocell46     6764   9274  362216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_867/clock_0                                            macrocell46         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorC:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motorC:PWMUDB:db_ph2_run_temp\/main_4
Capture Clock  : \motorC:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 362216p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9274
-------------------------------------   ---- 
End-of-path arrival time (ps)           9274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motorC:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\motorC:PWMUDB:sP8:pwmdp:u0\/cl0_comb   datapathcell6   2510   2510  354078  RISE       1
\motorC:PWMUDB:db_ph2_run_temp\/main_4  macrocell48     6764   9274  362216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motorC:PWMUDB:db_ph2_run_temp\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorB:PWMUDB:sDB255:deadbandcounterdp:u0\/z0_comb
Path End       : \motorB:PWMUDB:db_ph1_run_temp\/main_3
Capture Clock  : \motorB:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 362464p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9026
-------------------------------------   ---- 
End-of-path arrival time (ps)           9026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motorB:PWMUDB:sDB255:deadbandcounterdp:u0\/clock          datapathcell3       0      0  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motorB:PWMUDB:sDB255:deadbandcounterdp:u0\/z0_comb  datapathcell3   2290   2290  350486  RISE       1
\motorB:PWMUDB:db_ph1_run_temp\/main_3               macrocell39     6736   9026  362464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motorB:PWMUDB:db_ph1_run_temp\/clock_0                    macrocell39         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorD:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \motorD:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \motorD:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 362498p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 368940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6442
-------------------------------------   ---- 
End-of-path arrival time (ps)           6442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorD:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\motorD:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell2   2290   2290  361060  RISE       1
\motorD:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell2   4152   6442  362498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorD:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorB:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \motorB:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \motorB:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 362621p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 368940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6319
-------------------------------------   ---- 
End-of-path arrival time (ps)           6319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motorB:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\motorB:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell4   2290   2290  362621  RISE       1
\motorB:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell4   4029   6319  362621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motorB:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorB:PWMUDB:db_ph2_run_temp\/q
Path End       : Net_800/main_2
Capture Clock  : Net_800/clock_0
Path slack     : 363106p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8384
-------------------------------------   ---- 
End-of-path arrival time (ps)           8384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motorB:PWMUDB:db_ph2_run_temp\/clock_0                    macrocell40         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\motorB:PWMUDB:db_ph2_run_temp\/q  macrocell40   1250   1250  353509  RISE       1
Net_800/main_2                     macrocell38   7134   8384  363106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_800/clock_0                                            macrocell38         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorC:PWMUDB:runmode_enable\/q
Path End       : Net_866/main_0
Capture Clock  : Net_866/clock_0
Path slack     : 363108p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8382
-------------------------------------   ---- 
End-of-path arrival time (ps)           8382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motorC:PWMUDB:runmode_enable\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\motorC:PWMUDB:runmode_enable\/q  macrocell43   1250   1250  356480  RISE       1
Net_866/main_0                    macrocell45   7132   8382  363108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_866/clock_0                                            macrocell45         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorC:PWMUDB:runmode_enable\/q
Path End       : Net_867/main_0
Capture Clock  : Net_867/clock_0
Path slack     : 363108p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8382
-------------------------------------   ---- 
End-of-path arrival time (ps)           8382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motorC:PWMUDB:runmode_enable\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\motorC:PWMUDB:runmode_enable\/q  macrocell43   1250   1250  356480  RISE       1
Net_867/main_0                    macrocell46   7132   8382  363108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_867/clock_0                                            macrocell46         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorC:PWMUDB:runmode_enable\/q
Path End       : \motorC:PWMUDB:db_ph2_run_temp\/main_0
Capture Clock  : \motorC:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 363108p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8382
-------------------------------------   ---- 
End-of-path arrival time (ps)           8382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motorC:PWMUDB:runmode_enable\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\motorC:PWMUDB:runmode_enable\/q        macrocell43   1250   1250  356480  RISE       1
\motorC:PWMUDB:db_ph2_run_temp\/main_0  macrocell48   7132   8382  363108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motorC:PWMUDB:db_ph2_run_temp\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorC:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \motorC:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \motorC:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 363386p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 368940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5554
-------------------------------------   ---- 
End-of-path arrival time (ps)           5554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motorC:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\motorC:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell6   2290   2290  359443  RISE       1
\motorC:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell6   3264   5554  363386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motorC:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorD:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_309/main_3
Capture Clock  : Net_309/clock_0
Path slack     : 363771p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7719
-------------------------------------   ---- 
End-of-path arrival time (ps)           7719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorD:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\motorD:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   2510   2510  355612  RISE       1
Net_309/main_3                         macrocell30     5209   7719  363771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_309/clock_0                                            macrocell30         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorC:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \motorC:PWMUDB:runmode_enable\/main_0
Capture Clock  : \motorC:PWMUDB:runmode_enable\/clock_0
Path slack     : 364040p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7450
-------------------------------------   ---- 
End-of-path arrival time (ps)           7450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motorC:PWMUDB:genblk1:ctrlreg\/clock                      controlcell5        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\motorC:PWMUDB:genblk1:ctrlreg\/control_7  controlcell5   1210   1210  364040  RISE       1
\motorC:PWMUDB:runmode_enable\/main_0      macrocell43    6240   7450  364040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motorC:PWMUDB:runmode_enable\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorD:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motorD:PWMUDB:db_ph2_run_temp\/main_4
Capture Clock  : \motorD:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 364661p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6829
-------------------------------------   ---- 
End-of-path arrival time (ps)           6829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorD:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\motorD:PWMUDB:sP8:pwmdp:u0\/cl0_comb   datapathcell2   2510   2510  355612  RISE       1
\motorD:PWMUDB:db_ph2_run_temp\/main_4  macrocell32     4319   6829  364661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorD:PWMUDB:db_ph2_run_temp\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorD:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motorD:PWMUDB:pwm_db_reg\/main_1
Capture Clock  : \motorD:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 364675p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6815
-------------------------------------   ---- 
End-of-path arrival time (ps)           6815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorD:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\motorD:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   2510   2510  355612  RISE       1
\motorD:PWMUDB:pwm_db_reg\/main_1      macrocell28     4305   6815  364675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorD:PWMUDB:pwm_db_reg\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorD:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_106/main_3
Capture Clock  : Net_106/clock_0
Path slack     : 364675p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6815
-------------------------------------   ---- 
End-of-path arrival time (ps)           6815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorD:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\motorD:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   2510   2510  355612  RISE       1
Net_106/main_3                         macrocell29     4305   6815  364675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_106/clock_0                                            macrocell29         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorD:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motorD:PWMUDB:db_ph1_run_temp\/main_4
Capture Clock  : \motorD:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 364675p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6815
-------------------------------------   ---- 
End-of-path arrival time (ps)           6815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorD:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\motorD:PWMUDB:sP8:pwmdp:u0\/cl0_comb   datapathcell2   2510   2510  355612  RISE       1
\motorD:PWMUDB:db_ph1_run_temp\/main_4  macrocell31     4305   6815  364675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorD:PWMUDB:db_ph1_run_temp\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorD:PWMUDB:runmode_enable\/q
Path End       : Net_309/main_0
Capture Clock  : Net_309/clock_0
Path slack     : 365018p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6472
-------------------------------------   ---- 
End-of-path arrival time (ps)           6472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorD:PWMUDB:runmode_enable\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\motorD:PWMUDB:runmode_enable\/q  macrocell27   1250   1250  356859  RISE       1
Net_309/main_0                    macrocell30   5222   6472  365018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_309/clock_0                                            macrocell30         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorD:PWMUDB:runmode_enable\/q
Path End       : \motorD:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \motorD:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 365370p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 368940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3570
-------------------------------------   ---- 
End-of-path arrival time (ps)           3570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorD:PWMUDB:runmode_enable\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\motorD:PWMUDB:runmode_enable\/q        macrocell27     1250   1250  356859  RISE       1
\motorD:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell2   2320   3570  365370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorD:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorC:PWMUDB:pwm_db_reg\/q
Path End       : Net_866/main_1
Capture Clock  : Net_866/clock_0
Path slack     : 365472p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6018
-------------------------------------   ---- 
End-of-path arrival time (ps)           6018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motorC:PWMUDB:pwm_db_reg\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\motorC:PWMUDB:pwm_db_reg\/q  macrocell44   1250   1250  357835  RISE       1
Net_866/main_1                macrocell45   4768   6018  365472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_866/clock_0                                            macrocell45         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorC:PWMUDB:pwm_db_reg\/q
Path End       : Net_867/main_1
Capture Clock  : Net_867/clock_0
Path slack     : 365472p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6018
-------------------------------------   ---- 
End-of-path arrival time (ps)           6018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motorC:PWMUDB:pwm_db_reg\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\motorC:PWMUDB:pwm_db_reg\/q  macrocell44   1250   1250  357835  RISE       1
Net_867/main_1                macrocell46   4768   6018  365472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_867/clock_0                                            macrocell46         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorC:PWMUDB:pwm_db_reg\/q
Path End       : \motorC:PWMUDB:db_ph2_run_temp\/main_1
Capture Clock  : \motorC:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 365472p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6018
-------------------------------------   ---- 
End-of-path arrival time (ps)           6018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motorC:PWMUDB:pwm_db_reg\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\motorC:PWMUDB:pwm_db_reg\/q            macrocell44   1250   1250  357835  RISE       1
\motorC:PWMUDB:db_ph2_run_temp\/main_1  macrocell48   4768   6018  365472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motorC:PWMUDB:db_ph2_run_temp\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorC:PWMUDB:sDB255:deadbandcounterdp:u0\/z0_comb
Path End       : \motorC:PWMUDB:db_ph1_run_temp\/main_3
Capture Clock  : \motorC:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 365544p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5946
-------------------------------------   ---- 
End-of-path arrival time (ps)           5946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motorC:PWMUDB:sDB255:deadbandcounterdp:u0\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motorC:PWMUDB:sDB255:deadbandcounterdp:u0\/z0_comb  datapathcell5   2290   2290  358227  RISE       1
\motorC:PWMUDB:db_ph1_run_temp\/main_3               macrocell47     3656   5946  365544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motorC:PWMUDB:db_ph1_run_temp\/clock_0                    macrocell47         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorB:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_800/main_3
Capture Clock  : Net_800/clock_0
Path slack     : 365555p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5935
-------------------------------------   ---- 
End-of-path arrival time (ps)           5935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motorB:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\motorB:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   2510   2510  348927  RISE       1
Net_800/main_3                         macrocell38     3425   5935  365555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_800/clock_0                                            macrocell38         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorD:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motorD:PWMUDB:status_0\/main_1
Capture Clock  : \motorD:PWMUDB:status_0\/clock_0
Path slack     : 365764p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5726
-------------------------------------   ---- 
End-of-path arrival time (ps)           5726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorD:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\motorD:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   2510   2510  355612  RISE       1
\motorD:PWMUDB:status_0\/main_1        macrocell34     3216   5726  365764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorD:PWMUDB:status_0\/clock_0                           macrocell34         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorB:PWMUDB:pwm_db_reg\/q
Path End       : \motorB:PWMUDB:db_ph1_run_temp\/main_1
Capture Clock  : \motorB:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 365844p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5646
-------------------------------------   ---- 
End-of-path arrival time (ps)           5646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motorB:PWMUDB:pwm_db_reg\/clock_0                         macrocell36         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\motorB:PWMUDB:pwm_db_reg\/q            macrocell36   1250   1250  353830  RISE       1
\motorB:PWMUDB:db_ph1_run_temp\/main_1  macrocell39   4396   5646  365844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motorB:PWMUDB:db_ph1_run_temp\/clock_0                    macrocell39         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorB:PWMUDB:pwm_db_reg\/q
Path End       : Net_799/main_1
Capture Clock  : Net_799/clock_0
Path slack     : 365897p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5593
-------------------------------------   ---- 
End-of-path arrival time (ps)           5593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motorB:PWMUDB:pwm_db_reg\/clock_0                         macrocell36         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\motorB:PWMUDB:pwm_db_reg\/q  macrocell36   1250   1250  353830  RISE       1
Net_799/main_1                macrocell37   4343   5593  365897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_799/clock_0                                            macrocell37         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorB:PWMUDB:pwm_db_reg\/q
Path End       : \motorB:PWMUDB:db_ph2_run_temp\/main_1
Capture Clock  : \motorB:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 365897p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5593
-------------------------------------   ---- 
End-of-path arrival time (ps)           5593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motorB:PWMUDB:pwm_db_reg\/clock_0                         macrocell36         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\motorB:PWMUDB:pwm_db_reg\/q            macrocell36   1250   1250  353830  RISE       1
\motorB:PWMUDB:db_ph2_run_temp\/main_1  macrocell40   4343   5593  365897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motorB:PWMUDB:db_ph2_run_temp\/clock_0                    macrocell40         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorD:PWMUDB:sDB255:deadbandcounterdp:u0\/z0_comb
Path End       : \motorD:PWMUDB:db_ph1_run_temp\/main_3
Capture Clock  : \motorD:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 365905p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5585
-------------------------------------   ---- 
End-of-path arrival time (ps)           5585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorD:PWMUDB:sDB255:deadbandcounterdp:u0\/clock          datapathcell1       0      0  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motorD:PWMUDB:sDB255:deadbandcounterdp:u0\/z0_comb  datapathcell1   2290   2290  358792  RISE       1
\motorD:PWMUDB:db_ph1_run_temp\/main_3               macrocell31     3295   5585  365905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorD:PWMUDB:db_ph1_run_temp\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorD:PWMUDB:runmode_enable\/q
Path End       : \motorD:PWMUDB:db_ph2_run_temp\/main_0
Capture Clock  : \motorD:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 365908p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5582
-------------------------------------   ---- 
End-of-path arrival time (ps)           5582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorD:PWMUDB:runmode_enable\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\motorD:PWMUDB:runmode_enable\/q        macrocell27   1250   1250  356859  RISE       1
\motorD:PWMUDB:db_ph2_run_temp\/main_0  macrocell32   4332   5582  365908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorD:PWMUDB:db_ph2_run_temp\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorD:PWMUDB:sDB255:deadbandcounterdp:u0\/z0_comb
Path End       : \motorD:PWMUDB:db_ph2_run_temp\/main_2
Capture Clock  : \motorD:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 365922p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5568
-------------------------------------   ---- 
End-of-path arrival time (ps)           5568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorD:PWMUDB:sDB255:deadbandcounterdp:u0\/clock          datapathcell1       0      0  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motorD:PWMUDB:sDB255:deadbandcounterdp:u0\/z0_comb  datapathcell1   2290   2290  358792  RISE       1
\motorD:PWMUDB:db_ph2_run_temp\/main_2               macrocell32     3278   5568  365922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorD:PWMUDB:db_ph2_run_temp\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorD:PWMUDB:runmode_enable\/q
Path End       : \motorD:PWMUDB:pwm_db_reg\/main_0
Capture Clock  : \motorD:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 365928p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5562
-------------------------------------   ---- 
End-of-path arrival time (ps)           5562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorD:PWMUDB:runmode_enable\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\motorD:PWMUDB:runmode_enable\/q   macrocell27   1250   1250  356859  RISE       1
\motorD:PWMUDB:pwm_db_reg\/main_0  macrocell28   4312   5562  365928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorD:PWMUDB:pwm_db_reg\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorD:PWMUDB:runmode_enable\/q
Path End       : Net_106/main_0
Capture Clock  : Net_106/clock_0
Path slack     : 365928p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5562
-------------------------------------   ---- 
End-of-path arrival time (ps)           5562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorD:PWMUDB:runmode_enable\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\motorD:PWMUDB:runmode_enable\/q  macrocell27   1250   1250  356859  RISE       1
Net_106/main_0                    macrocell29   4312   5562  365928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_106/clock_0                                            macrocell29         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorD:PWMUDB:runmode_enable\/q
Path End       : \motorD:PWMUDB:db_ph1_run_temp\/main_0
Capture Clock  : \motorD:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 365928p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5562
-------------------------------------   ---- 
End-of-path arrival time (ps)           5562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorD:PWMUDB:runmode_enable\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\motorD:PWMUDB:runmode_enable\/q        macrocell27   1250   1250  356859  RISE       1
\motorD:PWMUDB:db_ph1_run_temp\/main_0  macrocell31   4312   5562  365928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorD:PWMUDB:db_ph1_run_temp\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorB:PWMUDB:runmode_enable\/q
Path End       : \motorB:PWMUDB:db_ph1_run_temp\/main_0
Capture Clock  : \motorB:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 365942p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5548
-------------------------------------   ---- 
End-of-path arrival time (ps)           5548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motorB:PWMUDB:runmode_enable\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\motorB:PWMUDB:runmode_enable\/q        macrocell35   1250   1250  353953  RISE       1
\motorB:PWMUDB:db_ph1_run_temp\/main_0  macrocell39   4298   5548  365942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motorB:PWMUDB:db_ph1_run_temp\/clock_0                    macrocell39         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorB:PWMUDB:runmode_enable\/q
Path End       : \motorB:PWMUDB:pwm_db_reg\/main_0
Capture Clock  : \motorB:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 365958p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5532
-------------------------------------   ---- 
End-of-path arrival time (ps)           5532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motorB:PWMUDB:runmode_enable\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\motorB:PWMUDB:runmode_enable\/q   macrocell35   1250   1250  353953  RISE       1
\motorB:PWMUDB:pwm_db_reg\/main_0  macrocell36   4282   5532  365958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motorB:PWMUDB:pwm_db_reg\/clock_0                         macrocell36         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorB:PWMUDB:runmode_enable\/q
Path End       : Net_799/main_0
Capture Clock  : Net_799/clock_0
Path slack     : 366045p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5445
-------------------------------------   ---- 
End-of-path arrival time (ps)           5445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motorB:PWMUDB:runmode_enable\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\motorB:PWMUDB:runmode_enable\/q  macrocell35   1250   1250  353953  RISE       1
Net_799/main_0                    macrocell37   4195   5445  366045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_799/clock_0                                            macrocell37         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorB:PWMUDB:runmode_enable\/q
Path End       : \motorB:PWMUDB:db_ph2_run_temp\/main_0
Capture Clock  : \motorB:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 366045p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5445
-------------------------------------   ---- 
End-of-path arrival time (ps)           5445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motorB:PWMUDB:runmode_enable\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\motorB:PWMUDB:runmode_enable\/q        macrocell35   1250   1250  353953  RISE       1
\motorB:PWMUDB:db_ph2_run_temp\/main_0  macrocell40   4195   5445  366045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motorB:PWMUDB:db_ph2_run_temp\/clock_0                    macrocell40         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorC:PWMUDB:runmode_enable\/q
Path End       : \motorC:PWMUDB:db_ph1_run_temp\/main_0
Capture Clock  : \motorC:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 366056p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5434
-------------------------------------   ---- 
End-of-path arrival time (ps)           5434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motorC:PWMUDB:runmode_enable\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\motorC:PWMUDB:runmode_enable\/q        macrocell43   1250   1250  356480  RISE       1
\motorC:PWMUDB:db_ph1_run_temp\/main_0  macrocell47   4184   5434  366056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motorC:PWMUDB:db_ph1_run_temp\/clock_0                    macrocell47         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorC:PWMUDB:sDB255:deadbandcounterdp:u0\/z0_comb
Path End       : \motorC:PWMUDB:db_ph2_run_temp\/main_2
Capture Clock  : \motorC:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 366412p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5078
-------------------------------------   ---- 
End-of-path arrival time (ps)           5078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motorC:PWMUDB:sDB255:deadbandcounterdp:u0\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motorC:PWMUDB:sDB255:deadbandcounterdp:u0\/z0_comb  datapathcell5   2290   2290  358227  RISE       1
\motorC:PWMUDB:db_ph2_run_temp\/main_2               macrocell48     2788   5078  366412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motorC:PWMUDB:db_ph2_run_temp\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorB:PWMUDB:db_ph2_run_temp\/q
Path End       : \motorB:PWMUDB:db_ph2_run_temp\/main_3
Capture Clock  : \motorB:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 366476p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5014
-------------------------------------   ---- 
End-of-path arrival time (ps)           5014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motorB:PWMUDB:db_ph2_run_temp\/clock_0                    macrocell40         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\motorB:PWMUDB:db_ph2_run_temp\/q       macrocell40   1250   1250  353509  RISE       1
\motorB:PWMUDB:db_ph2_run_temp\/main_3  macrocell40   3764   5014  366476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motorB:PWMUDB:db_ph2_run_temp\/clock_0                    macrocell40         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorB:PWMUDB:status_0\/q
Path End       : \motorB:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \motorB:PWMUDB:genblk8:stsreg\/clock
Path slack     : 366591p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 374500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7909
-------------------------------------   ---- 
End-of-path arrival time (ps)           7909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motorB:PWMUDB:status_0\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\motorB:PWMUDB:status_0\/q               macrocell42    1250   1250  366591  RISE       1
\motorB:PWMUDB:genblk8:stsreg\/status_0  statusicell2   6659   7909  366591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motorB:PWMUDB:genblk8:stsreg\/clock                       statusicell2        0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorC:PWMUDB:runmode_enable\/q
Path End       : \motorC:PWMUDB:pwm_db_reg\/main_0
Capture Clock  : \motorC:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 366620p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4870
-------------------------------------   ---- 
End-of-path arrival time (ps)           4870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motorC:PWMUDB:runmode_enable\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\motorC:PWMUDB:runmode_enable\/q   macrocell43   1250   1250  356480  RISE       1
\motorC:PWMUDB:pwm_db_reg\/main_0  macrocell44   3620   4870  366620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motorC:PWMUDB:pwm_db_reg\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorD:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motorD:PWMUDB:prevCompare1\/main_0
Capture Clock  : \motorD:PWMUDB:prevCompare1\/clock_0
Path slack     : 366676p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4814
-------------------------------------   ---- 
End-of-path arrival time (ps)           4814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorD:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\motorD:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   2510   2510  355612  RISE       1
\motorD:PWMUDB:prevCompare1\/main_0    macrocell33     2304   4814  366676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorD:PWMUDB:prevCompare1\/clock_0                       macrocell33         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorB:PWMUDB:db_ph1_run_temp\/q
Path End       : Net_799/main_2
Capture Clock  : Net_799/clock_0
Path slack     : 366680p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4810
-------------------------------------   ---- 
End-of-path arrival time (ps)           4810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motorB:PWMUDB:db_ph1_run_temp\/clock_0                    macrocell39         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\motorB:PWMUDB:db_ph1_run_temp\/q  macrocell39   1250   1250  355337  RISE       1
Net_799/main_2                     macrocell37   3560   4810  366680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_799/clock_0                                            macrocell37         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorD:PWMUDB:pwm_db_reg\/q
Path End       : Net_309/main_1
Capture Clock  : Net_309/clock_0
Path slack     : 366768p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorD:PWMUDB:pwm_db_reg\/clock_0                         macrocell28         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\motorD:PWMUDB:pwm_db_reg\/q  macrocell28   1250   1250  358608  RISE       1
Net_309/main_1                macrocell30   3472   4722  366768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_309/clock_0                                            macrocell30         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorC:PWMUDB:db_ph1_run_temp\/q
Path End       : Net_866/main_2
Capture Clock  : Net_866/clock_0
Path slack     : 366867p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4623
-------------------------------------   ---- 
End-of-path arrival time (ps)           4623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motorC:PWMUDB:db_ph1_run_temp\/clock_0                    macrocell47         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\motorC:PWMUDB:db_ph1_run_temp\/q  macrocell47   1250   1250  358658  RISE       1
Net_866/main_2                     macrocell45   3373   4623  366867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_866/clock_0                                            macrocell45         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorD:PWMUDB:db_ph2_run_temp\/q
Path End       : Net_309/main_2
Capture Clock  : Net_309/clock_0
Path slack     : 367046p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4444
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorD:PWMUDB:db_ph2_run_temp\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\motorD:PWMUDB:db_ph2_run_temp\/q  macrocell32   1250   1250  358886  RISE       1
Net_309/main_2                     macrocell30   3194   4444  367046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_309/clock_0                                            macrocell30         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorD:PWMUDB:prevCompare1\/q
Path End       : \motorD:PWMUDB:status_0\/main_0
Capture Clock  : \motorD:PWMUDB:status_0\/clock_0
Path slack     : 367320p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4170
-------------------------------------   ---- 
End-of-path arrival time (ps)           4170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorD:PWMUDB:prevCompare1\/clock_0                       macrocell33         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\motorD:PWMUDB:prevCompare1\/q   macrocell33   1250   1250  367320  RISE       1
\motorD:PWMUDB:status_0\/main_0  macrocell34   2920   4170  367320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorD:PWMUDB:status_0\/clock_0                           macrocell34         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorB:PWMUDB:prevCompare1\/q
Path End       : \motorB:PWMUDB:status_0\/main_0
Capture Clock  : \motorB:PWMUDB:status_0\/clock_0
Path slack     : 367322p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4168
-------------------------------------   ---- 
End-of-path arrival time (ps)           4168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motorB:PWMUDB:prevCompare1\/clock_0                       macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\motorB:PWMUDB:prevCompare1\/q   macrocell41   1250   1250  367322  RISE       1
\motorB:PWMUDB:status_0\/main_0  macrocell42   2918   4168  367322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motorB:PWMUDB:status_0\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorB:PWMUDB:db_ph1_run_temp\/q
Path End       : \motorB:PWMUDB:db_ph1_run_temp\/main_2
Capture Clock  : \motorB:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 367343p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4147
-------------------------------------   ---- 
End-of-path arrival time (ps)           4147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motorB:PWMUDB:db_ph1_run_temp\/clock_0                    macrocell39         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\motorB:PWMUDB:db_ph1_run_temp\/q       macrocell39   1250   1250  355337  RISE       1
\motorB:PWMUDB:db_ph1_run_temp\/main_2  macrocell39   2897   4147  367343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motorB:PWMUDB:db_ph1_run_temp\/clock_0                    macrocell39         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorC:PWMUDB:db_ph2_run_temp\/q
Path End       : Net_867/main_2
Capture Clock  : Net_867/clock_0
Path slack     : 367654p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motorC:PWMUDB:db_ph2_run_temp\/clock_0                    macrocell48         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\motorC:PWMUDB:db_ph2_run_temp\/q  macrocell48   1250   1250  359459  RISE       1
Net_867/main_2                     macrocell46   2586   3836  367654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_867/clock_0                                            macrocell46         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorC:PWMUDB:db_ph2_run_temp\/q
Path End       : \motorC:PWMUDB:db_ph2_run_temp\/main_3
Capture Clock  : \motorC:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 367654p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motorC:PWMUDB:db_ph2_run_temp\/clock_0                    macrocell48         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\motorC:PWMUDB:db_ph2_run_temp\/q       macrocell48   1250   1250  359459  RISE       1
\motorC:PWMUDB:db_ph2_run_temp\/main_3  macrocell48   2586   3836  367654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motorC:PWMUDB:db_ph2_run_temp\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorD:PWMUDB:pwm_db_reg\/q
Path End       : Net_106/main_1
Capture Clock  : Net_106/clock_0
Path slack     : 367659p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorD:PWMUDB:pwm_db_reg\/clock_0                         macrocell28         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\motorD:PWMUDB:pwm_db_reg\/q  macrocell28   1250   1250  358608  RISE       1
Net_106/main_1                macrocell29   2581   3831  367659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_106/clock_0                                            macrocell29         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorD:PWMUDB:pwm_db_reg\/q
Path End       : \motorD:PWMUDB:db_ph1_run_temp\/main_1
Capture Clock  : \motorD:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 367659p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorD:PWMUDB:pwm_db_reg\/clock_0                         macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\motorD:PWMUDB:pwm_db_reg\/q            macrocell28   1250   1250  358608  RISE       1
\motorD:PWMUDB:db_ph1_run_temp\/main_1  macrocell31   2581   3831  367659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorD:PWMUDB:db_ph1_run_temp\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorD:PWMUDB:pwm_db_reg\/q
Path End       : \motorD:PWMUDB:db_ph2_run_temp\/main_1
Capture Clock  : \motorD:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 367660p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3830
-------------------------------------   ---- 
End-of-path arrival time (ps)           3830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorD:PWMUDB:pwm_db_reg\/clock_0                         macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\motorD:PWMUDB:pwm_db_reg\/q            macrocell28   1250   1250  358608  RISE       1
\motorD:PWMUDB:db_ph2_run_temp\/main_1  macrocell32   2580   3830  367660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorD:PWMUDB:db_ph2_run_temp\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorC:PWMUDB:pwm_db_reg\/q
Path End       : \motorC:PWMUDB:db_ph1_run_temp\/main_1
Capture Clock  : \motorC:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 367930p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motorC:PWMUDB:pwm_db_reg\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\motorC:PWMUDB:pwm_db_reg\/q            macrocell44   1250   1250  357835  RISE       1
\motorC:PWMUDB:db_ph1_run_temp\/main_1  macrocell47   2310   3560  367930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motorC:PWMUDB:db_ph1_run_temp\/clock_0                    macrocell47         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorD:PWMUDB:db_ph2_run_temp\/q
Path End       : \motorD:PWMUDB:db_ph2_run_temp\/main_3
Capture Clock  : \motorD:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 367936p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorD:PWMUDB:db_ph2_run_temp\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\motorD:PWMUDB:db_ph2_run_temp\/q       macrocell32   1250   1250  358886  RISE       1
\motorD:PWMUDB:db_ph2_run_temp\/main_3  macrocell32   2304   3554  367936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorD:PWMUDB:db_ph2_run_temp\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorD:PWMUDB:db_ph1_run_temp\/q
Path End       : Net_106/main_2
Capture Clock  : Net_106/clock_0
Path slack     : 367950p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorD:PWMUDB:db_ph1_run_temp\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\motorD:PWMUDB:db_ph1_run_temp\/q  macrocell31   1250   1250  358907  RISE       1
Net_106/main_2                     macrocell29   2290   3540  367950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_106/clock_0                                            macrocell29         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorD:PWMUDB:db_ph1_run_temp\/q
Path End       : \motorD:PWMUDB:db_ph1_run_temp\/main_2
Capture Clock  : \motorD:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 367950p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorD:PWMUDB:db_ph1_run_temp\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\motorD:PWMUDB:db_ph1_run_temp\/q       macrocell31   1250   1250  358907  RISE       1
\motorD:PWMUDB:db_ph1_run_temp\/main_2  macrocell31   2290   3540  367950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorD:PWMUDB:db_ph1_run_temp\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorC:PWMUDB:prevCompare1\/q
Path End       : \motorC:PWMUDB:status_0\/main_0
Capture Clock  : \motorC:PWMUDB:status_0\/clock_0
Path slack     : 367952p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motorC:PWMUDB:prevCompare1\/clock_0                       macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\motorC:PWMUDB:prevCompare1\/q   macrocell49   1250   1250  367952  RISE       1
\motorC:PWMUDB:status_0\/main_0  macrocell50   2288   3538  367952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motorC:PWMUDB:status_0\/clock_0                           macrocell50         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorC:PWMUDB:db_ph1_run_temp\/q
Path End       : \motorC:PWMUDB:db_ph1_run_temp\/main_2
Capture Clock  : \motorC:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 367952p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motorC:PWMUDB:db_ph1_run_temp\/clock_0                    macrocell47         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\motorC:PWMUDB:db_ph1_run_temp\/q       macrocell47   1250   1250  358658  RISE       1
\motorC:PWMUDB:db_ph1_run_temp\/main_2  macrocell47   2288   3538  367952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motorC:PWMUDB:db_ph1_run_temp\/clock_0                    macrocell47         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorB:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \motorB:PWMUDB:runmode_enable\/main_0
Capture Clock  : \motorB:PWMUDB:runmode_enable\/clock_0
Path slack     : 367963p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3527
-------------------------------------   ---- 
End-of-path arrival time (ps)           3527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motorB:PWMUDB:genblk1:ctrlreg\/clock                      controlcell3        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\motorB:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   1210   1210  367963  RISE       1
\motorB:PWMUDB:runmode_enable\/main_0      macrocell35    2317   3527  367963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motorB:PWMUDB:runmode_enable\/clock_0                     macrocell35         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorD:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \motorD:PWMUDB:runmode_enable\/main_0
Capture Clock  : \motorD:PWMUDB:runmode_enable\/clock_0
Path slack     : 367965p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3525
-------------------------------------   ---- 
End-of-path arrival time (ps)           3525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorD:PWMUDB:genblk1:ctrlreg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\motorD:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  367965  RISE       1
\motorD:PWMUDB:runmode_enable\/main_0      macrocell27    2315   3525  367965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorD:PWMUDB:runmode_enable\/clock_0                     macrocell27         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorC:PWMUDB:status_0\/q
Path End       : \motorC:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \motorC:PWMUDB:genblk8:stsreg\/clock
Path slack     : 370924p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 374500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3576
-------------------------------------   ---- 
End-of-path arrival time (ps)           3576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motorC:PWMUDB:status_0\/clock_0                           macrocell50         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\motorC:PWMUDB:status_0\/q               macrocell50    1250   1250  370924  RISE       1
\motorC:PWMUDB:genblk8:stsreg\/status_0  statusicell3   2326   3576  370924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motorC:PWMUDB:genblk8:stsreg\/clock                       statusicell3        0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorD:PWMUDB:status_0\/q
Path End       : \motorD:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \motorD:PWMUDB:genblk8:stsreg\/clock
Path slack     : 370926p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 374500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3574
-------------------------------------   ---- 
End-of-path arrival time (ps)           3574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorD:PWMUDB:status_0\/clock_0                           macrocell34         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\motorD:PWMUDB:status_0\/q               macrocell34    1250   1250  370926  RISE       1
\motorD:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2324   3574  370926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorD:PWMUDB:genblk8:stsreg\/clock                       statusicell1        0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_1:BUART:sTX:TxSts\/clock
Path slack     : 13023348p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                       -500
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17819
-------------------------------------   ----- 
End-of-path arrival time (ps)           17819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  13023348  RISE       1
\UART_1:BUART:tx_status_0\/main_3                 macrocell25     6354   9934  13023348  RISE       1
\UART_1:BUART:tx_status_0\/q                      macrocell25     3350  13284  13023348  RISE       1
\UART_1:BUART:sTX:TxSts\/status_0                 statusicell5    4534  17819  13023348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxSts\/clock                             statusicell5        0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13023681p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -6190
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11796
-------------------------------------   ----- 
End-of-path arrival time (ps)           11796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell64         0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q                      macrocell64     1250   1250  13023681  RISE       1
\UART_1:BUART:counter_load_not\/main_1           macrocell24     4896   6146  13023681  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell24     3350   9496  13023681  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell9   2300  11796  13023681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell9       0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:tx_state_0\/main_3
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 13027655p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10502
-------------------------------------   ----- 
End-of-path arrival time (ps)           10502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  13023348  RISE       1
\UART_1:BUART:tx_state_0\/main_3                  macrocell64     6922  10502  13027655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell64         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13029916p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -6010
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5741
-------------------------------------   ---- 
End-of-path arrival time (ps)           5741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell64         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q                macrocell64     1250   1250  13023681  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell8   4491   5741  13029916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell8       0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13031327p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -6010
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4330
-------------------------------------   ---- 
End-of-path arrival time (ps)           4330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell63         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q                macrocell63     1250   1250  13025648  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell8   3080   4330  13031327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell8       0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:txn\/main_2
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 13031461p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6696
-------------------------------------   ---- 
End-of-path arrival time (ps)           6696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell64         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q  macrocell64   1250   1250  13023681  RISE       1
\UART_1:BUART:txn\/main_2    macrocell62   5446   6696  13031461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell62         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_1:BUART:txn\/main_3
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 13031462p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6695
-------------------------------------   ---- 
End-of-path arrival time (ps)           6695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell8       0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell8   4370   4370  13031462  RISE       1
\UART_1:BUART:txn\/main_3                macrocell62     2325   6695  13031462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell62         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_1\/main_1
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 13032010p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6146
-------------------------------------   ---- 
End-of-path arrival time (ps)           6146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell64         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell64   1250   1250  13023681  RISE       1
\UART_1:BUART:tx_state_1\/main_1  macrocell63   4896   6146  13032010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell63         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_2\/main_1
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 13032010p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6146
-------------------------------------   ---- 
End-of-path arrival time (ps)           6146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell64         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell64   1250   1250  13023681  RISE       1
\UART_1:BUART:tx_state_2\/main_1  macrocell65   4896   6146  13032010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell65         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_0\/main_0
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 13032554p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5603
-------------------------------------   ---- 
End-of-path arrival time (ps)           5603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell63         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell63   1250   1250  13025648  RISE       1
\UART_1:BUART:tx_state_0\/main_0  macrocell64   4353   5603  13032554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell64         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 13032572p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5585
-------------------------------------   ---- 
End-of-path arrival time (ps)           5585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell63         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q      macrocell63   1250   1250  13025648  RISE       1
\UART_1:BUART:tx_bitclk\/main_0  macrocell66   4335   5585  13032572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_0\/main_2
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 13032577p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5580
-------------------------------------   ---- 
End-of-path arrival time (ps)           5580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell9       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  13026860  RISE       1
\UART_1:BUART:tx_state_0\/main_2               macrocell64     5390   5580  13032577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell64         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13032683p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -6010
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2974
-------------------------------------   ---- 
End-of-path arrival time (ps)           2974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell9       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  13026860  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell8   2784   2974  13032683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell8       0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_0\/main_4
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 13033045p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5112
-------------------------------------   ---- 
End-of-path arrival time (ps)           5112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell65         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell65   1250   1250  13025994  RISE       1
\UART_1:BUART:tx_state_0\/main_4  macrocell64   3862   5112  13033045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell64         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 13033070p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5087
-------------------------------------   ---- 
End-of-path arrival time (ps)           5087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell65         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_2\/q      macrocell65   1250   1250  13025994  RISE       1
\UART_1:BUART:tx_bitclk\/main_3  macrocell66   3837   5087  13033070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_1\/main_5
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 13033523p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4634
-------------------------------------   ---- 
End-of-path arrival time (ps)           4634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell66         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell66   1250   1250  13033523  RISE       1
\UART_1:BUART:tx_state_1\/main_5  macrocell63   3384   4634  13033523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell63         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_2\/main_5
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 13033523p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4634
-------------------------------------   ---- 
End-of-path arrival time (ps)           4634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell66         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell66   1250   1250  13033523  RISE       1
\UART_1:BUART:tx_state_2\/main_5  macrocell65   3384   4634  13033523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell65         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:txn\/main_6
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 13033540p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4617
-------------------------------------   ---- 
End-of-path arrival time (ps)           4617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell66         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_bitclk\/q  macrocell66   1250   1250  13033523  RISE       1
\UART_1:BUART:txn\/main_6   macrocell62   3367   4617  13033540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell62         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 13033577p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4580
-------------------------------------   ---- 
End-of-path arrival time (ps)           4580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell9       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  13026860  RISE       1
\UART_1:BUART:tx_bitclk\/main_2                macrocell66     4390   4580  13033577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:txn\/main_1
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 13033833p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4323
-------------------------------------   ---- 
End-of-path arrival time (ps)           4323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell63         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q  macrocell63   1250   1250  13025648  RISE       1
\UART_1:BUART:txn\/main_1    macrocell62   3073   4323  13033833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell62         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_1\/main_0
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 13033977p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4179
-------------------------------------   ---- 
End-of-path arrival time (ps)           4179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell63         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell63   1250   1250  13025648  RISE       1
\UART_1:BUART:tx_state_1\/main_0  macrocell63   2929   4179  13033977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell63         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_2\/main_0
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 13033977p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4179
-------------------------------------   ---- 
End-of-path arrival time (ps)           4179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell63         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell63   1250   1250  13025648  RISE       1
\UART_1:BUART:tx_state_2\/main_0  macrocell65   2929   4179  13033977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell65         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_0\/main_1
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 13034012p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4145
-------------------------------------   ---- 
End-of-path arrival time (ps)           4145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell64         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell64   1250   1250  13023681  RISE       1
\UART_1:BUART:tx_state_0\/main_1  macrocell64   2895   4145  13034012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell64         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 13034016p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4141
-------------------------------------   ---- 
End-of-path arrival time (ps)           4141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell64         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q      macrocell64   1250   1250  13023681  RISE       1
\UART_1:BUART:tx_bitclk\/main_1  macrocell66   2891   4141  13034016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_1\/main_3
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 13034324p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3833
-------------------------------------   ---- 
End-of-path arrival time (ps)           3833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell65         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell65   1250   1250  13025994  RISE       1
\UART_1:BUART:tx_state_1\/main_3  macrocell63   2583   3833  13034324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell63         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_2\/main_3
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 13034324p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3833
-------------------------------------   ---- 
End-of-path arrival time (ps)           3833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell65         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell65   1250   1250  13025994  RISE       1
\UART_1:BUART:tx_state_2\/main_3  macrocell65   2583   3833  13034324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell65         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:txn\/main_4
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 13034326p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell65         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_2\/q  macrocell65   1250   1250  13025994  RISE       1
\UART_1:BUART:txn\/main_4    macrocell62   2581   3831  13034326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell62         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_0\/main_5
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 13034597p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell66         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell66   1250   1250  13033523  RISE       1
\UART_1:BUART:tx_state_0\/main_5  macrocell64   2310   3560  13034597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell64         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:txn\/q
Path End       : \UART_1:BUART:txn\/main_0
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 13034607p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell62         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:txn\/q       macrocell62   1250   1250  13034607  RISE       1
\UART_1:BUART:txn\/main_0  macrocell62   2300   3550  13034607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell62         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:txn\/main_5
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 13035182p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2975
-------------------------------------   ---- 
End-of-path arrival time (ps)           2975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell9       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell9    190    190  13035182  RISE       1
\UART_1:BUART:txn\/main_5                      macrocell62     2785   2975  13035182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell62         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_1\/main_4
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 13035186p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2971
-------------------------------------   ---- 
End-of-path arrival time (ps)           2971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell9       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell9    190    190  13035182  RISE       1
\UART_1:BUART:tx_state_1\/main_4               macrocell63     2781   2971  13035186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell63         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_2\/main_4
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 13035186p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2971
-------------------------------------   ---- 
End-of-path arrival time (ps)           2971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell9       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell9    190    190  13035182  RISE       1
\UART_1:BUART:tx_state_2\/main_4               macrocell65     2781   2971  13035186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell65         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_1\/main_2
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 13035190p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2967
-------------------------------------   ---- 
End-of-path arrival time (ps)           2967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell9       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  13026860  RISE       1
\UART_1:BUART:tx_state_1\/main_2               macrocell63     2777   2967  13035190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell63         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_2\/main_2
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 13035190p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2967
-------------------------------------   ---- 
End-of-path arrival time (ps)           2967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell9       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  13026860  RISE       1
\UART_1:BUART:tx_state_2\/main_2               macrocell65     2777   2967  13035190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell65         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_3\/q
Path End       : \UART_PS3:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_PS3:BUART:sRX:RxBitCounter\/clock
Path slack     : 52063656p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -5360
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14318
-------------------------------------   ----- 
End-of-path arrival time (ps)           14318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_3\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_3\/q            macrocell54   1250   1250  52063656  RISE       1
\UART_PS3:BUART:rx_counter_load\/main_2  macrocell19   6071   7321  52063656  RISE       1
\UART_PS3:BUART:rx_counter_load\/q       macrocell19   3350  10671  52063656  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/load   count7cell    3646  14318  52063656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_PS3:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_PS3:BUART:sRX:RxSts\/clock
Path slack     : 52068411p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14422
-------------------------------------   ----- 
End-of-path arrival time (ps)           14422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxShifter:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_PS3:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  52068411  RISE       1
\UART_PS3:BUART:rx_status_4\/main_1                 macrocell21     2293   5873  52068411  RISE       1
\UART_PS3:BUART:rx_status_4\/q                      macrocell21     3350   9223  52068411  RISE       1
\UART_PS3:BUART:sRX:RxSts\/status_4                 statusicell4    5199  14422  52068411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxSts\/clock                           statusicell4        0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_1\/q
Path End       : \UART_PS3:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_PS3:BUART:sRX:RxShifter:u0\/clock
Path slack     : 52071693p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5630
-------------------------------------   ---- 
End-of-path arrival time (ps)           5630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_1\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_1\/q                macrocell51     1250   1250  52065259  RISE       1
\UART_PS3:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell7   4380   5630  52071693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxShifter:u0\/clock                    datapathcell7       0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_3\/q
Path End       : \UART_PS3:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_PS3:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 52071781p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8042
-------------------------------------   ---- 
End-of-path arrival time (ps)           8042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_3\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_3\/q               macrocell54   1250   1250  52063656  RISE       1
\UART_PS3:BUART:rx_state_stop1_reg\/main_2  macrocell57   6792   8042  52071781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_stop1_reg\/clock_0                macrocell57         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_3\/q
Path End       : \UART_PS3:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_PS3:BUART:rx_load_fifo\/clock_0
Path slack     : 52072493p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7331
-------------------------------------   ---- 
End-of-path arrival time (ps)           7331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_3\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_3\/q         macrocell54   1250   1250  52063656  RISE       1
\UART_PS3:BUART:rx_load_fifo\/main_3  macrocell53   6081   7331  52072493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_load_fifo\/clock_0                      macrocell53         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_3\/q
Path End       : \UART_PS3:BUART:rx_state_2\/main_3
Capture Clock  : \UART_PS3:BUART:rx_state_2\/clock_0
Path slack     : 52072493p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7331
-------------------------------------   ---- 
End-of-path arrival time (ps)           7331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_3\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_3\/q       macrocell54   1250   1250  52063656  RISE       1
\UART_PS3:BUART:rx_state_2\/main_3  macrocell55   6081   7331  52072493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_2\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_3\/q
Path End       : \UART_PS3:BUART:rx_status_3\/main_3
Capture Clock  : \UART_PS3:BUART:rx_status_3\/clock_0
Path slack     : 52072493p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7331
-------------------------------------   ---- 
End-of-path arrival time (ps)           7331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_3\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_3\/q        macrocell54   1250   1250  52063656  RISE       1
\UART_PS3:BUART:rx_status_3\/main_3  macrocell60   6081   7331  52072493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_status_3\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_3\/q
Path End       : \UART_PS3:BUART:rx_state_0\/main_3
Capture Clock  : \UART_PS3:BUART:rx_state_0\/clock_0
Path slack     : 52072502p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7321
-------------------------------------   ---- 
End-of-path arrival time (ps)           7321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_3\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_3\/q       macrocell54   1250   1250  52063656  RISE       1
\UART_PS3:BUART:rx_state_0\/main_3  macrocell52   6071   7321  52072502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_3\/q
Path End       : \UART_PS3:BUART:rx_state_3\/main_3
Capture Clock  : \UART_PS3:BUART:rx_state_3\/clock_0
Path slack     : 52072502p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7321
-------------------------------------   ---- 
End-of-path arrival time (ps)           7321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_3\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_3\/q       macrocell54   1250   1250  52063656  RISE       1
\UART_PS3:BUART:rx_state_3\/main_3  macrocell54   6071   7321  52072502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_3\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_0\/q
Path End       : \UART_PS3:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_PS3:BUART:sRX:RxShifter:u0\/clock
Path slack     : 52072511p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4812
-------------------------------------   ---- 
End-of-path arrival time (ps)           4812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_0\/q                macrocell52     1250   1250  52066807  RISE       1
\UART_PS3:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell7   3562   4812  52072511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxShifter:u0\/clock                    datapathcell7       0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN4_1/q
Path End       : \UART_PS3:BUART:rx_status_3\/main_6
Capture Clock  : \UART_PS3:BUART:rx_status_3\/clock_0
Path slack     : 52072582p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7241
-------------------------------------   ---- 
End-of-path arrival time (ps)           7241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN4_1/clock_0                                           macrocell58         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
MODIN4_1/q                           macrocell58   1250   1250  52069748  RISE       1
\UART_PS3:BUART:rx_status_3\/main_6  macrocell60   5991   7241  52072582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_status_3\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_PS3:BUART:rx_state_0\/main_10
Capture Clock  : \UART_PS3:BUART:rx_state_0\/clock_0
Path slack     : 52072728p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7095
-------------------------------------   ---- 
End-of-path arrival time (ps)           7095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  52072728  RISE       1
\UART_PS3:BUART:rx_state_0\/main_10        macrocell52   5155   7095  52072728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_PS3:BUART:rx_state_3\/main_7
Capture Clock  : \UART_PS3:BUART:rx_state_3\/clock_0
Path slack     : 52072728p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7095
-------------------------------------   ---- 
End-of-path arrival time (ps)           7095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  52072728  RISE       1
\UART_PS3:BUART:rx_state_3\/main_7         macrocell54   5155   7095  52072728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_3\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN4_1/q
Path End       : \UART_PS3:BUART:rx_state_0\/main_6
Capture Clock  : \UART_PS3:BUART:rx_state_0\/clock_0
Path slack     : 52073141p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6683
-------------------------------------   ---- 
End-of-path arrival time (ps)           6683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN4_1/clock_0                                           macrocell58         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
MODIN4_1/q                          macrocell58   1250   1250  52069748  RISE       1
\UART_PS3:BUART:rx_state_0\/main_6  macrocell52   5433   6683  52073141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_0\/q
Path End       : \UART_PS3:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_PS3:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 52073280p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6543
-------------------------------------   ---- 
End-of-path arrival time (ps)           6543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_0\/q               macrocell52   1250   1250  52066807  RISE       1
\UART_PS3:BUART:rx_state_stop1_reg\/main_1  macrocell57   5293   6543  52073280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_stop1_reg\/clock_0                macrocell57         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_PS3:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_PS3:BUART:rx_load_fifo\/clock_0
Path slack     : 52073285p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6538
-------------------------------------   ---- 
End-of-path arrival time (ps)           6538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  52072728  RISE       1
\UART_PS3:BUART:rx_load_fifo\/main_7       macrocell53   4598   6538  52073285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_load_fifo\/clock_0                      macrocell53         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_PS3:BUART:rx_state_2\/main_9
Capture Clock  : \UART_PS3:BUART:rx_state_2\/clock_0
Path slack     : 52073285p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6538
-------------------------------------   ---- 
End-of-path arrival time (ps)           6538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  52072728  RISE       1
\UART_PS3:BUART:rx_state_2\/main_9         macrocell55   4598   6538  52073285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_2\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_2\/q
Path End       : \UART_PS3:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_PS3:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 52073418p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6405
-------------------------------------   ---- 
End-of-path arrival time (ps)           6405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_2\/clock_0                        macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_2\/q               macrocell55   1250   1250  52066961  RISE       1
\UART_PS3:BUART:rx_state_stop1_reg\/main_3  macrocell57   5155   6405  52073418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_stop1_reg\/clock_0                macrocell57         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_bitclk_enable\/q
Path End       : \UART_PS3:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_PS3:BUART:sRX:RxShifter:u0\/clock
Path slack     : 52073431p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3893
-------------------------------------   ---- 
End-of-path arrival time (ps)           3893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_bitclk_enable\/clock_0                  macrocell56         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_bitclk_enable\/q          macrocell56     1250   1250  52073431  RISE       1
\UART_PS3:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell7   2643   3893  52073431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxShifter:u0\/clock                    datapathcell7       0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN4_0/q
Path End       : \UART_PS3:BUART:rx_state_0\/main_7
Capture Clock  : \UART_PS3:BUART:rx_state_0\/clock_0
Path slack     : 52073879p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5944
-------------------------------------   ---- 
End-of-path arrival time (ps)           5944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN4_0/clock_0                                           macrocell59         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
MODIN4_0/q                          macrocell59   1250   1250  52070657  RISE       1
\UART_PS3:BUART:rx_state_0\/main_7  macrocell52   4694   5944  52073879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_PS3:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_PS3:BUART:rx_load_fifo\/clock_0
Path slack     : 52074071p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5753
-------------------------------------   ---- 
End-of-path arrival time (ps)           5753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  52074071  RISE       1
\UART_PS3:BUART:rx_load_fifo\/main_6       macrocell53   3813   5753  52074071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_load_fifo\/clock_0                      macrocell53         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_PS3:BUART:rx_state_2\/main_8
Capture Clock  : \UART_PS3:BUART:rx_state_2\/clock_0
Path slack     : 52074071p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5753
-------------------------------------   ---- 
End-of-path arrival time (ps)           5753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  52074071  RISE       1
\UART_PS3:BUART:rx_state_2\/main_8         macrocell55   3813   5753  52074071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_2\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_PS3:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_PS3:BUART:rx_load_fifo\/clock_0
Path slack     : 52074082p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5742
-------------------------------------   ---- 
End-of-path arrival time (ps)           5742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  52074082  RISE       1
\UART_PS3:BUART:rx_load_fifo\/main_5       macrocell53   3802   5742  52074082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_load_fifo\/clock_0                      macrocell53         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_PS3:BUART:rx_state_2\/main_7
Capture Clock  : \UART_PS3:BUART:rx_state_2\/clock_0
Path slack     : 52074082p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5742
-------------------------------------   ---- 
End-of-path arrival time (ps)           5742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  52074082  RISE       1
\UART_PS3:BUART:rx_state_2\/main_7         macrocell55   3802   5742  52074082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_2\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_1\/q
Path End       : \UART_PS3:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_PS3:BUART:rx_load_fifo\/clock_0
Path slack     : 52074086p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5737
-------------------------------------   ---- 
End-of-path arrival time (ps)           5737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_1\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_1\/q         macrocell51   1250   1250  52065259  RISE       1
\UART_PS3:BUART:rx_load_fifo\/main_0  macrocell53   4487   5737  52074086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_load_fifo\/clock_0                      macrocell53         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_1\/q
Path End       : \UART_PS3:BUART:rx_state_2\/main_0
Capture Clock  : \UART_PS3:BUART:rx_state_2\/clock_0
Path slack     : 52074086p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5737
-------------------------------------   ---- 
End-of-path arrival time (ps)           5737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_1\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_1\/q       macrocell51   1250   1250  52065259  RISE       1
\UART_PS3:BUART:rx_state_2\/main_0  macrocell55   4487   5737  52074086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_2\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_1\/q
Path End       : \UART_PS3:BUART:rx_status_3\/main_0
Capture Clock  : \UART_PS3:BUART:rx_status_3\/clock_0
Path slack     : 52074086p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5737
-------------------------------------   ---- 
End-of-path arrival time (ps)           5737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_1\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_1\/q        macrocell51   1250   1250  52065259  RISE       1
\UART_PS3:BUART:rx_status_3\/main_0  macrocell60   4487   5737  52074086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_status_3\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_PS3:BUART:rx_state_0\/main_9
Capture Clock  : \UART_PS3:BUART:rx_state_0\/clock_0
Path slack     : 52074087p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5737
-------------------------------------   ---- 
End-of-path arrival time (ps)           5737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  52074071  RISE       1
\UART_PS3:BUART:rx_state_0\/main_9         macrocell52   3797   5737  52074087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_PS3:BUART:rx_state_3\/main_6
Capture Clock  : \UART_PS3:BUART:rx_state_3\/clock_0
Path slack     : 52074087p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5737
-------------------------------------   ---- 
End-of-path arrival time (ps)           5737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  52074071  RISE       1
\UART_PS3:BUART:rx_state_3\/main_6         macrocell54   3797   5737  52074087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_3\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_PS3:BUART:rx_state_0\/main_8
Capture Clock  : \UART_PS3:BUART:rx_state_0\/clock_0
Path slack     : 52074102p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5722
-------------------------------------   ---- 
End-of-path arrival time (ps)           5722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  52074082  RISE       1
\UART_PS3:BUART:rx_state_0\/main_8         macrocell52   3782   5722  52074102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_PS3:BUART:rx_state_3\/main_5
Capture Clock  : \UART_PS3:BUART:rx_state_3\/clock_0
Path slack     : 52074102p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5722
-------------------------------------   ---- 
End-of-path arrival time (ps)           5722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  52074082  RISE       1
\UART_PS3:BUART:rx_state_3\/main_5         macrocell54   3782   5722  52074102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_3\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_1\/q
Path End       : \UART_PS3:BUART:rx_state_0\/main_0
Capture Clock  : \UART_PS3:BUART:rx_state_0\/clock_0
Path slack     : 52074105p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5718
-------------------------------------   ---- 
End-of-path arrival time (ps)           5718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_1\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_1\/q       macrocell51   1250   1250  52065259  RISE       1
\UART_PS3:BUART:rx_state_0\/main_0  macrocell52   4468   5718  52074105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_1\/q
Path End       : \UART_PS3:BUART:rx_state_3\/main_0
Capture Clock  : \UART_PS3:BUART:rx_state_3\/clock_0
Path slack     : 52074105p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5718
-------------------------------------   ---- 
End-of-path arrival time (ps)           5718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_1\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_1\/q       macrocell51   1250   1250  52065259  RISE       1
\UART_PS3:BUART:rx_state_3\/main_0  macrocell54   4468   5718  52074105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_3\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN4_0/q
Path End       : \UART_PS3:BUART:rx_status_3\/main_7
Capture Clock  : \UART_PS3:BUART:rx_status_3\/clock_0
Path slack     : 52074445p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5378
-------------------------------------   ---- 
End-of-path arrival time (ps)           5378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN4_0/clock_0                                           macrocell59         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
MODIN4_0/q                           macrocell59   1250   1250  52070657  RISE       1
\UART_PS3:BUART:rx_status_3\/main_7  macrocell60   4128   5378  52074445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_status_3\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_status_3\/q
Path End       : \UART_PS3:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_PS3:BUART:sRX:RxSts\/clock
Path slack     : 52074884p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7950
-------------------------------------   ---- 
End-of-path arrival time (ps)           7950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_status_3\/clock_0                       macrocell60         0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_status_3\/q       macrocell60    1250   1250  52074884  RISE       1
\UART_PS3:BUART:sRX:RxSts\/status_3  statusicell4   6700   7950  52074884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxSts\/clock                           statusicell4        0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_PS3:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_PS3:BUART:rx_bitclk_enable\/clock_0
Path slack     : 52074985p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4838
-------------------------------------   ---- 
End-of-path arrival time (ps)           4838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  52074985  RISE       1
\UART_PS3:BUART:rx_bitclk_enable\/main_1   macrocell56   2898   4838  52074985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_bitclk_enable\/clock_0                  macrocell56         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN4_1/main_1
Capture Clock  : MODIN4_1/clock_0
Path slack     : 52074985p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4838
-------------------------------------   ---- 
End-of-path arrival time (ps)           4838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  52074985  RISE       1
MODIN4_1/main_1                            macrocell58   2898   4838  52074985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN4_1/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN4_0/main_1
Capture Clock  : MODIN4_0/clock_0
Path slack     : 52074985p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4838
-------------------------------------   ---- 
End-of-path arrival time (ps)           4838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  52074985  RISE       1
MODIN4_0/main_1                            macrocell59   2898   4838  52074985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN4_0/clock_0                                           macrocell59         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_PS3:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_PS3:BUART:rx_bitclk_enable\/clock_0
Path slack     : 52074987p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4837
-------------------------------------   ---- 
End-of-path arrival time (ps)           4837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  52074987  RISE       1
\UART_PS3:BUART:rx_bitclk_enable\/main_0   macrocell56   2897   4837  52074987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_bitclk_enable\/clock_0                  macrocell56         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN4_1/main_0
Capture Clock  : MODIN4_1/clock_0
Path slack     : 52074987p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4837
-------------------------------------   ---- 
End-of-path arrival time (ps)           4837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  52074987  RISE       1
MODIN4_1/main_0                            macrocell58   2897   4837  52074987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN4_1/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN4_0/main_0
Capture Clock  : MODIN4_0/clock_0
Path slack     : 52074987p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4837
-------------------------------------   ---- 
End-of-path arrival time (ps)           4837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  52074987  RISE       1
MODIN4_0/main_0                            macrocell59   2897   4837  52074987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN4_0/clock_0                                           macrocell59         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_PS3:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_PS3:BUART:rx_bitclk_enable\/clock_0
Path slack     : 52075000p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4824
-------------------------------------   ---- 
End-of-path arrival time (ps)           4824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  52075000  RISE       1
\UART_PS3:BUART:rx_bitclk_enable\/main_2   macrocell56   2884   4824  52075000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_bitclk_enable\/clock_0                  macrocell56         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_bitclk_enable\/q
Path End       : \UART_PS3:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_PS3:BUART:rx_load_fifo\/clock_0
Path slack     : 52075005p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4818
-------------------------------------   ---- 
End-of-path arrival time (ps)           4818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_bitclk_enable\/clock_0                  macrocell56         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_bitclk_enable\/q   macrocell56   1250   1250  52073431  RISE       1
\UART_PS3:BUART:rx_load_fifo\/main_2  macrocell53   3568   4818  52075005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_load_fifo\/clock_0                      macrocell53         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_bitclk_enable\/q
Path End       : \UART_PS3:BUART:rx_state_2\/main_2
Capture Clock  : \UART_PS3:BUART:rx_state_2\/clock_0
Path slack     : 52075005p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4818
-------------------------------------   ---- 
End-of-path arrival time (ps)           4818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_bitclk_enable\/clock_0                  macrocell56         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_bitclk_enable\/q  macrocell56   1250   1250  52073431  RISE       1
\UART_PS3:BUART:rx_state_2\/main_2   macrocell55   3568   4818  52075005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_2\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_bitclk_enable\/q
Path End       : \UART_PS3:BUART:rx_status_3\/main_2
Capture Clock  : \UART_PS3:BUART:rx_status_3\/clock_0
Path slack     : 52075005p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4818
-------------------------------------   ---- 
End-of-path arrival time (ps)           4818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_bitclk_enable\/clock_0                  macrocell56         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_bitclk_enable\/q  macrocell56   1250   1250  52073431  RISE       1
\UART_PS3:BUART:rx_status_3\/main_2  macrocell60   3568   4818  52075005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_status_3\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_bitclk_enable\/q
Path End       : \UART_PS3:BUART:rx_state_0\/main_2
Capture Clock  : \UART_PS3:BUART:rx_state_0\/clock_0
Path slack     : 52075025p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4799
-------------------------------------   ---- 
End-of-path arrival time (ps)           4799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_bitclk_enable\/clock_0                  macrocell56         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_bitclk_enable\/q  macrocell56   1250   1250  52073431  RISE       1
\UART_PS3:BUART:rx_state_0\/main_2   macrocell52   3549   4799  52075025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_bitclk_enable\/q
Path End       : \UART_PS3:BUART:rx_state_3\/main_2
Capture Clock  : \UART_PS3:BUART:rx_state_3\/clock_0
Path slack     : 52075025p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4799
-------------------------------------   ---- 
End-of-path arrival time (ps)           4799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_bitclk_enable\/clock_0                  macrocell56         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_bitclk_enable\/q  macrocell56   1250   1250  52073431  RISE       1
\UART_PS3:BUART:rx_state_3\/main_2   macrocell54   3549   4799  52075025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_3\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN4_1/q
Path End       : MODIN4_1/main_3
Capture Clock  : MODIN4_1/clock_0
Path slack     : 52075367p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4457
-------------------------------------   ---- 
End-of-path arrival time (ps)           4457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN4_1/clock_0                                           macrocell58         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN4_1/q       macrocell58   1250   1250  52069748  RISE       1
MODIN4_1/main_3  macrocell58   3207   4457  52075367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN4_1/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_0\/q
Path End       : \UART_PS3:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_PS3:BUART:rx_load_fifo\/clock_0
Path slack     : 52075648p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4175
-------------------------------------   ---- 
End-of-path arrival time (ps)           4175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_0\/q         macrocell52   1250   1250  52066807  RISE       1
\UART_PS3:BUART:rx_load_fifo\/main_1  macrocell53   2925   4175  52075648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_load_fifo\/clock_0                      macrocell53         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_0\/q
Path End       : \UART_PS3:BUART:rx_state_2\/main_1
Capture Clock  : \UART_PS3:BUART:rx_state_2\/clock_0
Path slack     : 52075648p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4175
-------------------------------------   ---- 
End-of-path arrival time (ps)           4175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_0\/q       macrocell52   1250   1250  52066807  RISE       1
\UART_PS3:BUART:rx_state_2\/main_1  macrocell55   2925   4175  52075648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_2\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_0\/q
Path End       : \UART_PS3:BUART:rx_status_3\/main_1
Capture Clock  : \UART_PS3:BUART:rx_status_3\/clock_0
Path slack     : 52075648p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4175
-------------------------------------   ---- 
End-of-path arrival time (ps)           4175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_0\/q        macrocell52   1250   1250  52066807  RISE       1
\UART_PS3:BUART:rx_status_3\/main_1  macrocell60   2925   4175  52075648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_status_3\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_0\/q
Path End       : \UART_PS3:BUART:rx_state_0\/main_1
Capture Clock  : \UART_PS3:BUART:rx_state_0\/clock_0
Path slack     : 52075653p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4170
-------------------------------------   ---- 
End-of-path arrival time (ps)           4170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_0\/q       macrocell52   1250   1250  52066807  RISE       1
\UART_PS3:BUART:rx_state_0\/main_1  macrocell52   2920   4170  52075653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_0\/q
Path End       : \UART_PS3:BUART:rx_state_3\/main_1
Capture Clock  : \UART_PS3:BUART:rx_state_3\/clock_0
Path slack     : 52075653p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4170
-------------------------------------   ---- 
End-of-path arrival time (ps)           4170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_0\/q       macrocell52   1250   1250  52066807  RISE       1
\UART_PS3:BUART:rx_state_3\/main_1  macrocell54   2920   4170  52075653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_3\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_1\/q
Path End       : \UART_PS3:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_PS3:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 52075696p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4128
-------------------------------------   ---- 
End-of-path arrival time (ps)           4128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_1\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_1\/q               macrocell51   1250   1250  52065259  RISE       1
\UART_PS3:BUART:rx_state_stop1_reg\/main_0  macrocell57   2878   4128  52075696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_stop1_reg\/clock_0                macrocell57         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_load_fifo\/q
Path End       : \UART_PS3:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_PS3:BUART:sRX:RxShifter:u0\/clock
Path slack     : 52075725p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3130
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4478
-------------------------------------   ---- 
End-of-path arrival time (ps)           4478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_load_fifo\/clock_0                      macrocell53         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_load_fifo\/q            macrocell53     1250   1250  52069809  RISE       1
\UART_PS3:BUART:sRX:RxShifter:u0\/f0_load  datapathcell7   3228   4478  52075725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxShifter:u0\/clock                    datapathcell7       0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_2\/q
Path End       : \UART_PS3:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_PS3:BUART:rx_load_fifo\/clock_0
Path slack     : 52075783p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_2\/clock_0                        macrocell55         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_2\/q         macrocell55   1250   1250  52066961  RISE       1
\UART_PS3:BUART:rx_load_fifo\/main_4  macrocell53   2791   4041  52075783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_load_fifo\/clock_0                      macrocell53         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_2\/q
Path End       : \UART_PS3:BUART:rx_state_2\/main_4
Capture Clock  : \UART_PS3:BUART:rx_state_2\/clock_0
Path slack     : 52075783p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_2\/clock_0                        macrocell55         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_2\/q       macrocell55   1250   1250  52066961  RISE       1
\UART_PS3:BUART:rx_state_2\/main_4  macrocell55   2791   4041  52075783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_2\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_2\/q
Path End       : \UART_PS3:BUART:rx_status_3\/main_4
Capture Clock  : \UART_PS3:BUART:rx_status_3\/clock_0
Path slack     : 52075783p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_2\/clock_0                        macrocell55         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_2\/q        macrocell55   1250   1250  52066961  RISE       1
\UART_PS3:BUART:rx_status_3\/main_4  macrocell60   2791   4041  52075783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_status_3\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_2\/q
Path End       : \UART_PS3:BUART:rx_state_0\/main_4
Capture Clock  : \UART_PS3:BUART:rx_state_0\/clock_0
Path slack     : 52075807p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4016
-------------------------------------   ---- 
End-of-path arrival time (ps)           4016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_2\/clock_0                        macrocell55         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_2\/q       macrocell55   1250   1250  52066961  RISE       1
\UART_PS3:BUART:rx_state_0\/main_4  macrocell52   2766   4016  52075807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_2\/q
Path End       : \UART_PS3:BUART:rx_state_3\/main_4
Capture Clock  : \UART_PS3:BUART:rx_state_3\/clock_0
Path slack     : 52075807p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4016
-------------------------------------   ---- 
End-of-path arrival time (ps)           4016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_2\/clock_0                        macrocell55         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_2\/q       macrocell55   1250   1250  52066961  RISE       1
\UART_PS3:BUART:rx_state_3\/main_4  macrocell54   2766   4016  52075807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_3\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN4_0/q
Path End       : MODIN4_1/main_4
Capture Clock  : MODIN4_1/clock_0
Path slack     : 52076276p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN4_0/clock_0                                           macrocell59         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN4_0/q       macrocell59   1250   1250  52070657  RISE       1
MODIN4_1/main_4  macrocell58   2298   3548  52076276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN4_1/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN4_0/q
Path End       : MODIN4_0/main_3
Capture Clock  : MODIN4_0/clock_0
Path slack     : 52076276p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN4_0/clock_0                                           macrocell59         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN4_0/q       macrocell59   1250   1250  52070657  RISE       1
MODIN4_0/main_3  macrocell59   2298   3548  52076276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN4_0/clock_0                                           macrocell59         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_last\/q
Path End       : \UART_PS3:BUART:rx_state_2\/main_6
Capture Clock  : \UART_PS3:BUART:rx_state_2\/clock_0
Path slack     : 52076282p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_last\/clock_0                           macrocell61         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_last\/q          macrocell61   1250   1250  52076282  RISE       1
\UART_PS3:BUART:rx_state_2\/main_6  macrocell55   2291   3541  52076282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_2\/clock_0                        macrocell55         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

