Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: Plytka.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Plytka.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Plytka"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : Plytka
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/lab/Downloads/UCISW2-Projekt-main/UCISW2-Projekt-main/SDC_Help4.vhd" in Library work.
Entity <sdc_help4> compiled.
Entity <sdc_help4> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/lab/Downloads/UCISW2-Projekt-main/UCISW2-Projekt-main/Plytka.vhf" in Library work.
Architecture behavioral of Entity plytka is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Plytka> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SDC_Help4> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Plytka> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "C:/Users/lab/Downloads/UCISW2-Projekt-main/UCISW2-Projekt-main/Plytka.vhf" line 145: Instantiating black box module <SDC_FileReader>.
WARNING:Xst:2211 - "C:/Users/lab/Downloads/UCISW2-Projekt-main/UCISW2-Projekt-main/Plytka.vhf" line 163: Instantiating black box module <RotaryEnc>.
WARNING:Xst:2211 - "C:/Users/lab/Downloads/UCISW2-Projekt-main/UCISW2-Projekt-main/Plytka.vhf" line 204: Instantiating black box module <LCD1x64>.
Entity <Plytka> analyzed. Unit <Plytka> generated.

Analyzing Entity <SDC_Help4> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/lab/Downloads/UCISW2-Projekt-main/UCISW2-Projekt-main/SDC_Help4.vhd" line 59: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <bit_nb>
Entity <SDC_Help4> analyzed. Unit <SDC_Help4> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <SDC_Help4>.
    Related source file is "C:/Users/lab/Downloads/UCISW2-Projekt-main/UCISW2-Projekt-main/SDC_Help4.vhd".
WARNING:Xst:1780 - Signal <data_counter> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <State>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | Clk                       (rising_edge)        |
    | Power Up State     | start                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit register for signal <Sample_Rate>.
    Found 16-bit register for signal <Num_Channels>.
    Found 16-bit register for signal <Bits_Per_Sample>.
    Found 8-bit up counter for signal <bit_nb>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  64 D-type flip-flop(s).
Unit <SDC_Help4> synthesized.


Synthesizing Unit <Plytka>.
    Related source file is "C:/Users/lab/Downloads/UCISW2-Projekt-main/UCISW2-Projekt-main/Plytka.vhf".
WARNING:Xst:653 - Signal <XLXI_68_Reset_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_68_Blank_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:653 - Signal <XLXI_2_Reset_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <Plytka> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 8-bit up counter                                      : 1
# Registers                                            : 64
 1-bit register                                        : 64

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <XLXI_72/State/FSM> on signal <State[1:2]> with user encoding.
---------------------------
 State         | Encoding
---------------------------
 start         | 00
 wait_for_data | 01
 ready         | 10
 send_end      | 11
---------------------------
Reading core <SDC_FileReader.ngc>.
Reading core <RotaryEnc.ngc>.
Reading core <LCD1x64.ngc>.
Loading core <SDC_FileReader> for timing and area information for instance <XLXI_2>.
Loading core <RotaryEnc> for timing and area information for instance <XLXI_7>.
Loading core <LCD1x64> for timing and area information for instance <XLXI_68>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Counters                                             : 1
 8-bit up counter                                      : 1
# Registers                                            : 64
 Flip-Flops                                            : 64

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Plytka> ...

Optimizing unit <SDC_Help4> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Plytka, actual ratio is 20.
INFO:Xst:2260 - The FF/Latch <XLXI_94/State_11> in Unit <XLXI_2> is equivalent to the following FF/Latch : <XLXI_94/State_11_1> 
INFO:Xst:2260 - The FF/Latch <XLXI_94/State_15> in Unit <XLXI_2> is equivalent to the following FF/Latch : <XLXI_94/State_15_1> 
INFO:Xst:2260 - The FF/Latch <XLXI_94/SpC_1> in Unit <XLXI_2> is equivalent to the following FF/Latch : <XLXI_94/SpC_1_1> 
INFO:Xst:2260 - The FF/Latch <cntDigit_0> in Unit <XLXI_68> is equivalent to the following 4 FFs/Latches : <cntDigit_0_1> <cntDigit_0_2> <cntDigit_0_3> <cntDigit_0_4> 
INFO:Xst:2260 - The FF/Latch <cntDigit_1> in Unit <XLXI_68> is equivalent to the following 2 FFs/Latches : <cntDigit_1_1> <cntDigit_1_2> 
INFO:Xst:2260 - The FF/Latch <State_16> in Unit <XLXI_68> is equivalent to the following FF/Latch : <State_16_1> 
INFO:Xst:2260 - The FF/Latch <XLXI_94/State_11> in Unit <XLXI_2> is equivalent to the following FF/Latch : <XLXI_94/State_11_1> 
INFO:Xst:2260 - The FF/Latch <XLXI_94/State_15> in Unit <XLXI_2> is equivalent to the following FF/Latch : <XLXI_94/State_15_1> 
INFO:Xst:2260 - The FF/Latch <XLXI_94/SpC_1> in Unit <XLXI_2> is equivalent to the following FF/Latch : <XLXI_94/SpC_1_1> 
INFO:Xst:2260 - The FF/Latch <cntDigit_0> in Unit <XLXI_68> is equivalent to the following 4 FFs/Latches : <cntDigit_0_1> <cntDigit_0_2> <cntDigit_0_3> <cntDigit_0_4> 
INFO:Xst:2260 - The FF/Latch <cntDigit_1> in Unit <XLXI_68> is equivalent to the following 2 FFs/Latches : <cntDigit_1_1> <cntDigit_1_2> 
INFO:Xst:2260 - The FF/Latch <State_16> in Unit <XLXI_68> is equivalent to the following FF/Latch : <State_16_1> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 74
 Flip-Flops                                            : 74

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Plytka.ngr
Top Level Output File Name         : Plytka
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 88

Cell Usage :
# BELS                             : 2284
#      AND2                        : 1
#      BUF                         : 4
#      GND                         : 4
#      INV                         : 50
#      LUT1                        : 114
#      LUT2                        : 217
#      LUT2_D                      : 9
#      LUT2_L                      : 25
#      LUT3                        : 329
#      LUT3_D                      : 11
#      LUT3_L                      : 14
#      LUT4                        : 672
#      LUT4_D                      : 66
#      LUT4_L                      : 96
#      MULT_AND                    : 10
#      MUXCY                       : 280
#      MUXF5                       : 79
#      MUXF6                       : 19
#      MUXF7                       : 5
#      OR2                         : 2
#      VCC                         : 4
#      XORCY                       : 273
# FlipFlops/Latches                : 632
#      FD                          : 73
#      FDE                         : 218
#      FDR                         : 72
#      FDRE                        : 104
#      FDRS                        : 15
#      FDRSE                       : 6
#      FDS                         : 142
#      FDSE                        : 2
# RAMS                             : 1
#      RAMB16_S9_S9                : 1
# Shift Registers                  : 2
#      SRL16                       : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 87
#      IBUF                        : 7
#      IOBUF                       : 4
#      OBUF                        : 76
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      933  out of   4656    20%  
 Number of Slice Flip Flops:            632  out of   9312     6%  
 Number of 4 input LUTs:               1605  out of   9312    17%  
    Number used as logic:              1603
    Number used as Shift registers:       2
 Number of IOs:                          88
 Number of bonded IOBs:                  88  out of    232    37%  
 Number of BRAMs:                         1  out of     20     5%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk_50MHz                          | BUFGP                  | 635   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 12.088ns (Maximum Frequency: 82.727MHz)
   Minimum input arrival time before clock: 9.038ns
   Maximum output required time after clock: 10.319ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_50MHz'
  Clock period: 12.088ns (frequency: 82.727MHz)
  Total number of paths / destination ports: 66394 / 1288
-------------------------------------------------------------------------
Delay:               12.088ns (Levels of Logic = 20)
  Source:            XLXI_2/XLXI_89/cntBytes_5 (FF)
  Destination:       XLXI_2/XLXI_89/cntBytes_11 (FF)
  Source Clock:      Clk_50MHz rising
  Destination Clock: Clk_50MHz rising

  Data Path: XLXI_2/XLXI_89/cntBytes_5 to XLXI_2/XLXI_89/cntBytes_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.591   0.706  XLXI_89/cntBytes_5 (XLXI_89/cntBytes<5>)
     LUT2_L:I0->LO         1   0.704   0.104  XLXI_89/Full512_mux0000212 (XLXI_89/Full512_mux0000212)
     LUT4:I3->O            2   0.704   0.451  XLXI_89/Full512_mux0000217 (XLXI_89/Full512_mux0000217)
     LUT4_D:I3->O          5   0.704   0.712  XLXI_89/NextState_0_cmp_eq000011 (XLXI_89/N3)
     LUT3:I1->O            5   0.704   0.633  XLXI_89/iDO_Rdy1 (DO_Rdy)
     end scope: 'XLXI_2'
     AND2:I0->O            4   0.704   0.762  XLXI_73 (XLXN_139)
     begin scope: 'XLXI_2'
     LUT4:I0->O           14   0.704   1.035  XLXI_89/DoPOP_and00001 (XLXI_89/DoPOP)
     LUT3:I2->O            1   0.704   0.000  XLXI_89/Mcount_cntBytes_lut<0> (XLXI_89/Mcount_cntBytes_lut<0>)
     MUXCY:S->O            1   0.464   0.000  XLXI_89/Mcount_cntBytes_cy<0> (XLXI_89/Mcount_cntBytes_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_89/Mcount_cntBytes_cy<1> (XLXI_89/Mcount_cntBytes_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_89/Mcount_cntBytes_cy<2> (XLXI_89/Mcount_cntBytes_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_89/Mcount_cntBytes_cy<3> (XLXI_89/Mcount_cntBytes_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_89/Mcount_cntBytes_cy<4> (XLXI_89/Mcount_cntBytes_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_89/Mcount_cntBytes_cy<5> (XLXI_89/Mcount_cntBytes_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_89/Mcount_cntBytes_cy<6> (XLXI_89/Mcount_cntBytes_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_89/Mcount_cntBytes_cy<7> (XLXI_89/Mcount_cntBytes_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_89/Mcount_cntBytes_cy<8> (XLXI_89/Mcount_cntBytes_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_89/Mcount_cntBytes_cy<9> (XLXI_89/Mcount_cntBytes_cy<9>)
     MUXCY:CI->O           0   0.059   0.000  XLXI_89/Mcount_cntBytes_cy<10> (XLXI_89/Mcount_cntBytes_cy<10>)
     XORCY:CI->O           1   0.804   0.000  XLXI_89/Mcount_cntBytes_xor<11> (XLXI_89/Result<11>)
     FDRE:D                    0.308          XLXI_89/cntBytes_11
    ----------------------------------------
    Total                     12.088ns (7.685ns logic, 4.403ns route)
                                       (63.6% logic, 36.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk_50MHz'
  Total number of paths / destination ports: 11 / 5
-------------------------------------------------------------------------
Offset:              9.038ns (Levels of Logic = 9)
  Source:            SW_1 (PAD)
  Destination:       XLXI_2/XLXI_94/State_23 (FF)
  Destination Clock: Clk_50MHz rising

  Data Path: SW_1 to XLXI_2/XLXI_94/State_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  SW_1_IBUF (SW_1_IBUF)
     BUF:I->O              1   0.704   0.595  XLXI_44 (FName<1>)
     begin scope: 'XLXI_2'
     LUT4:I0->O            1   0.704   0.455  XLXI_94/NextState_and001032 (XLXI_94/NextState_and001032)
     LUT4:I2->O            2   0.704   0.482  XLXI_94/NextState_and0010179_SW0 (N428)
     LUT4_L:I2->LO         1   0.704   0.104  XLXI_94/State_mux0002<8>125_SW0_SW0_SW0_SW0 (N552)
     LUT4:I3->O            1   0.704   0.424  XLXI_94/State_mux0002<8>125_SW0_SW0_SW0 (N548)
     LUT4_L:I3->LO         1   0.704   0.104  XLXI_94/State_mux0002<8>125_SW0_SW0 (N400)
     LUT4:I3->O            1   0.704   0.000  XLXI_94/State_mux0002<8>1791 (XLXI_94/State_mux0002<8>179)
     FDS:D                     0.308          XLXI_94/State_23
    ----------------------------------------
    Total                      9.038ns (6.454ns logic, 2.584ns route)
                                       (71.4% logic, 28.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk_50MHz'
  Total number of paths / destination ports: 127 / 79
-------------------------------------------------------------------------
Offset:              10.319ns (Levels of Logic = 7)
  Source:            XLXI_2/XLXI_89/cntBytes_5 (FF)
  Destination:       Led_7 (PAD)
  Source Clock:      Clk_50MHz rising

  Data Path: XLXI_2/XLXI_89/cntBytes_5 to Led_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.591   0.706  XLXI_89/cntBytes_5 (XLXI_89/cntBytes<5>)
     LUT2_L:I0->LO         1   0.704   0.104  XLXI_89/Full512_mux0000212 (XLXI_89/Full512_mux0000212)
     LUT4:I3->O            2   0.704   0.451  XLXI_89/Full512_mux0000217 (XLXI_89/Full512_mux0000217)
     LUT4_D:I3->O          5   0.704   0.808  XLXI_89/NextState_0_cmp_eq000011 (XLXI_89/N3)
     LUT2:I0->O            1   0.704   0.420  XLXI_89/NotEmpty1 (XLXN_647)
     OR2:I0->O             2   0.704   0.447  XLXI_92 (Busy)
     end scope: 'XLXI_2'
     OBUF:I->O                 3.272          Led_7_OBUF (Led_7)
    ----------------------------------------
    Total                     10.319ns (7.383ns logic, 2.936ns route)
                                       (71.5% logic, 28.5% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.23 secs
 
--> 

Total memory usage is 4547888 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :   12 (   0 filtered)

