TimeQuest Timing Analyzer report for DE2_70
Thu May 26 19:18:47 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'CCD_PIXCLK'
 13. Slow Model Setup: 'N/C'
 14. Slow Model Setup: 'vga_pll:u5|altpll:altpll_component|_clk0'
 15. Slow Model Setup: 'sdram_pll:u6|altpll:altpll_component|_clk0'
 16. Slow Model Setup: 'iCLK_50'
 17. Slow Model Hold: 'iCLK_50'
 18. Slow Model Hold: 'CCD_PIXCLK'
 19. Slow Model Hold: 'sdram_pll:u6|altpll:altpll_component|_clk0'
 20. Slow Model Hold: 'vga_pll:u5|altpll:altpll_component|_clk0'
 21. Slow Model Hold: 'N/C'
 22. Slow Model Recovery: 'CCD_PIXCLK'
 23. Slow Model Recovery: 'sdram_pll:u6|altpll:altpll_component|_clk0'
 24. Slow Model Recovery: 'iCLK_50'
 25. Slow Model Recovery: 'vga_pll:u5|altpll:altpll_component|_clk0'
 26. Slow Model Removal: 'CCD_PIXCLK'
 27. Slow Model Removal: 'iCLK_50'
 28. Slow Model Removal: 'sdram_pll:u6|altpll:altpll_component|_clk0'
 29. Slow Model Removal: 'vga_pll:u5|altpll:altpll_component|_clk0'
 30. Slow Model Minimum Pulse Width: 'sdram_pll:u6|altpll:altpll_component|_clk0'
 31. Slow Model Minimum Pulse Width: 'sdram_pll:u6|altpll:altpll_component|_clk1'
 32. Slow Model Minimum Pulse Width: 'oDRAM0_CLK'
 33. Slow Model Minimum Pulse Width: 'CCD_PIXCLK'
 34. Slow Model Minimum Pulse Width: 'iCLK_50'
 35. Slow Model Minimum Pulse Width: 'iCLK_50_2'
 36. Slow Model Minimum Pulse Width: 'iCLK_50_3'
 37. Slow Model Minimum Pulse Width: 'vga_pll:u5|altpll:altpll_component|_clk0'
 38. Slow Model Minimum Pulse Width: 'CCD_MCLK'
 39. Setup Times
 40. Hold Times
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Propagation Delay
 44. Minimum Propagation Delay
 45. Fast Model Setup Summary
 46. Fast Model Hold Summary
 47. Fast Model Recovery Summary
 48. Fast Model Removal Summary
 49. Fast Model Minimum Pulse Width Summary
 50. Fast Model Setup: 'CCD_PIXCLK'
 51. Fast Model Setup: 'vga_pll:u5|altpll:altpll_component|_clk0'
 52. Fast Model Setup: 'N/C'
 53. Fast Model Setup: 'sdram_pll:u6|altpll:altpll_component|_clk0'
 54. Fast Model Setup: 'iCLK_50'
 55. Fast Model Hold: 'iCLK_50'
 56. Fast Model Hold: 'CCD_PIXCLK'
 57. Fast Model Hold: 'sdram_pll:u6|altpll:altpll_component|_clk0'
 58. Fast Model Hold: 'vga_pll:u5|altpll:altpll_component|_clk0'
 59. Fast Model Hold: 'N/C'
 60. Fast Model Recovery: 'CCD_PIXCLK'
 61. Fast Model Recovery: 'sdram_pll:u6|altpll:altpll_component|_clk0'
 62. Fast Model Recovery: 'vga_pll:u5|altpll:altpll_component|_clk0'
 63. Fast Model Recovery: 'iCLK_50'
 64. Fast Model Removal: 'CCD_PIXCLK'
 65. Fast Model Removal: 'iCLK_50'
 66. Fast Model Removal: 'sdram_pll:u6|altpll:altpll_component|_clk0'
 67. Fast Model Removal: 'vga_pll:u5|altpll:altpll_component|_clk0'
 68. Fast Model Minimum Pulse Width: 'sdram_pll:u6|altpll:altpll_component|_clk0'
 69. Fast Model Minimum Pulse Width: 'sdram_pll:u6|altpll:altpll_component|_clk1'
 70. Fast Model Minimum Pulse Width: 'oDRAM0_CLK'
 71. Fast Model Minimum Pulse Width: 'CCD_PIXCLK'
 72. Fast Model Minimum Pulse Width: 'iCLK_50'
 73. Fast Model Minimum Pulse Width: 'iCLK_50_2'
 74. Fast Model Minimum Pulse Width: 'iCLK_50_3'
 75. Fast Model Minimum Pulse Width: 'vga_pll:u5|altpll:altpll_component|_clk0'
 76. Fast Model Minimum Pulse Width: 'CCD_MCLK'
 77. Setup Times
 78. Hold Times
 79. Clock to Output Times
 80. Minimum Clock to Output Times
 81. Propagation Delay
 82. Minimum Propagation Delay
 83. Multicorner Timing Analysis Summary
 84. Setup Times
 85. Hold Times
 86. Clock to Output Times
 87. Minimum Clock to Output Times
 88. Progagation Delay
 89. Minimum Progagation Delay
 90. Setup Transfers
 91. Hold Transfers
 92. Recovery Transfers
 93. Removal Transfers
 94. Report TCCS
 95. Report RSKM
 96. Unconstrained Paths
 97. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; DE2_70                                                             ;
; Device Family      ; Cyclone II                                                         ;
; Device Name        ; EP2C70F896C6                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Unavailable                                                        ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; DE2_70.sdc    ; OK     ; Thu May 26 19:18:44 2016 ;
+---------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                         ;
+--------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+----------------------------------+------------------------------------+
; Clock Name                                 ; Type      ; Period ; Frequency  ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                           ; Targets                            ;
+--------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+----------------------------------+------------------------------------+
; CCD_MCLK                                   ; Base      ; 40.000 ; 25.0 MHz   ; 0.000  ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                  ; { GPIO_CLKOUT_N1 }                 ;
; CCD_PIXCLK                                 ; Base      ; 16.667 ; 60.0 MHz   ; 0.000  ; 8.333  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                  ; { GPIO_CLKIN_N1 }                  ;
; iCLK_50                                    ; Base      ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                  ; { iCLK_50 }                        ;
; iCLK_50_2                                  ; Base      ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                  ; { iCLK_50_2 }                      ;
; iCLK_50_3                                  ; Base      ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                  ; { iCLK_50_3 }                      ;
; N/C                                        ; Virtual   ; 10.000 ; 100.0 MHz  ; 0.000  ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                  ; { }                                ;
; oDRAM0_CLK                                 ; Base      ; 6.666  ; 150.02 MHz ; 0.000  ; 3.333  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                  ; { oDRAM0_CLK }                     ;
; sdram_pll:u6|altpll:altpll_component|_clk0 ; Generated ; 6.666  ; 150.02 MHz ; 0.000  ; 3.333  ; 50.00      ; 1         ; 3           ;       ;        ;           ;            ; false    ; iCLK_50_3 ; u6|altpll_component|pll|inclk[0] ; { u6|altpll_component|pll|clk[0] } ;
; sdram_pll:u6|altpll:altpll_component|_clk1 ; Generated ; 6.666  ; 150.02 MHz ; -1.666 ; 1.667  ; 50.00      ; 1         ; 3           ; -90.0 ;        ;           ;            ; false    ; iCLK_50_3 ; u6|altpll_component|pll|inclk[0] ; { u6|altpll_component|pll|clk[1] } ;
; sdram_pll:u6|altpll:altpll_component|_clk2 ; Generated ; 6.666  ; 150.02 MHz ; -1.666 ; 1.667  ; 50.00      ; 1         ; 3           ; -90.0 ;        ;           ;            ; false    ; iCLK_50_3 ; u6|altpll_component|pll|inclk[0] ; { u6|altpll_component|pll|clk[2] } ;
; vga_pll:u5|altpll:altpll_component|_clk0   ; Generated ; 30.000 ; 33.33 MHz  ; 0.000  ; 15.000 ; 50.00      ; 3         ; 2           ;       ;        ;           ;            ; false    ; iCLK_50_2 ; u5|altpll_component|pll|inclk[0] ; { u5|altpll_component|pll|clk[0] } ;
+--------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+----------------------------------+------------------------------------+


+----------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                          ;
+------------+-----------------+--------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                 ; Note ;
+------------+-----------------+--------------------------------------------+------+
; 21.97 MHz  ; 21.97 MHz       ; CCD_PIXCLK                                 ;      ;
; 114.96 MHz ; 114.96 MHz      ; vga_pll:u5|altpll:altpll_component|_clk0   ;      ;
; 127.7 MHz  ; 127.7 MHz       ; iCLK_50                                    ;      ;
; 189.39 MHz ; 189.39 MHz      ; sdram_pll:u6|altpll:altpll_component|_clk0 ;      ;
+------------+-----------------+--------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------+
; Slow Model Setup Summary                                             ;
+--------------------------------------------+---------+---------------+
; Clock                                      ; Slack   ; End Point TNS ;
+--------------------------------------------+---------+---------------+
; CCD_PIXCLK                                 ; -28.847 ; -534.677      ;
; N/C                                        ; -5.955  ; -169.663      ;
; vga_pll:u5|altpll:altpll_component|_clk0   ; -5.421  ; -126.561      ;
; sdram_pll:u6|altpll:altpll_component|_clk0 ; -0.330  ; -6.562        ;
; iCLK_50                                    ; 12.169  ; 0.000         ;
+--------------------------------------------+---------+---------------+


+--------------------------------------------------------------------+
; Slow Model Hold Summary                                            ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; iCLK_50                                    ; 0.160 ; 0.000         ;
; CCD_PIXCLK                                 ; 0.391 ; 0.000         ;
; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.391 ; 0.000         ;
; vga_pll:u5|altpll:altpll_component|_clk0   ; 0.391 ; 0.000         ;
; N/C                                        ; 2.476 ; 0.000         ;
+--------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Slow Model Recovery Summary                                         ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CCD_PIXCLK                                 ; -3.968 ; -930.074      ;
; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.378  ; 0.000         ;
; iCLK_50                                    ; 12.423 ; 0.000         ;
; vga_pll:u5|altpll:altpll_component|_clk0   ; 13.280 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow Model Removal Summary                                          ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CCD_PIXCLK                                 ; 2.721  ; 0.000         ;
; iCLK_50                                    ; 2.748  ; 0.000         ;
; sdram_pll:u6|altpll:altpll_component|_clk0 ; 4.363  ; 0.000         ;
; vga_pll:u5|altpll:altpll_component|_clk0   ; 16.031 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                              ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.953  ; 0.000         ;
; sdram_pll:u6|altpll:altpll_component|_clk1 ; 3.333  ; 0.000         ;
; oDRAM0_CLK                                 ; 3.889  ; 0.000         ;
; CCD_PIXCLK                                 ; 5.953  ; 0.000         ;
; iCLK_50                                    ; 9.000  ; 0.000         ;
; iCLK_50_2                                  ; 10.000 ; 0.000         ;
; iCLK_50_3                                  ; 10.000 ; 0.000         ;
; vga_pll:u5|altpll:altpll_component|_clk0   ; 12.873 ; 0.000         ;
; CCD_MCLK                                   ; 37.223 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CCD_PIXCLK'                                                                                                                                                                                                                                                                 ;
+---------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node             ; To Node                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -28.847 ; RAW2RGB:u3|rRed[7]    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.053      ; 45.532     ;
; -28.812 ; RAW2RGB:u3|rRed[7]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.055      ; 45.499     ;
; -28.807 ; RAW2RGB:u3|rRed[5]    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.053      ; 45.492     ;
; -28.772 ; RAW2RGB:u3|rRed[5]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.055      ; 45.459     ;
; -28.710 ; RAW2RGB:u3|rRed[6]    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.053      ; 45.395     ;
; -28.700 ; RAW2RGB:u3|rRed[1]    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.081      ; 45.413     ;
; -28.675 ; RAW2RGB:u3|rRed[6]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.055      ; 45.362     ;
; -28.666 ; RAW2RGB:u3|rRed[0]    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.081      ; 45.379     ;
; -28.665 ; RAW2RGB:u3|rRed[1]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.083      ; 45.380     ;
; -28.631 ; RAW2RGB:u3|rRed[0]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.083      ; 45.346     ;
; -28.617 ; RAW2RGB:u3|rRed[4]    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.053      ; 45.302     ;
; -28.582 ; RAW2RGB:u3|rRed[4]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.055      ; 45.269     ;
; -28.529 ; RAW2RGB:u3|rRed[3]    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.081      ; 45.242     ;
; -28.517 ; RAW2RGB:u3|rRed[7]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.053      ; 45.202     ;
; -28.494 ; RAW2RGB:u3|rRed[3]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.083      ; 45.209     ;
; -28.477 ; RAW2RGB:u3|rRed[5]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.053      ; 45.162     ;
; -28.431 ; RAW2RGB:u3|rGreen[2]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.090      ; 45.153     ;
; -28.421 ; RAW2RGB:u3|rGreen[1]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.090      ; 45.143     ;
; -28.396 ; RAW2RGB:u3|rGreen[2]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.092      ; 45.120     ;
; -28.386 ; RAW2RGB:u3|rGreen[1]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.092      ; 45.110     ;
; -28.383 ; RAW2RGB:u3|rRed[2]    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.081      ; 45.096     ;
; -28.380 ; RAW2RGB:u3|rRed[6]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.053      ; 45.065     ;
; -28.370 ; RAW2RGB:u3|rRed[1]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.081      ; 45.083     ;
; -28.348 ; RAW2RGB:u3|rRed[2]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.083      ; 45.063     ;
; -28.336 ; RAW2RGB:u3|rRed[0]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.081      ; 45.049     ;
; -28.299 ; RAW2RGB:u3|rGreen[4]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.090      ; 45.021     ;
; -28.287 ; RAW2RGB:u3|rRed[4]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.053      ; 44.972     ;
; -28.264 ; RAW2RGB:u3|rGreen[4]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.092      ; 44.988     ;
; -28.199 ; RAW2RGB:u3|rRed[3]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.081      ; 44.912     ;
; -28.160 ; RAW2RGB:u3|rGreen[3]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.090      ; 44.882     ;
; -28.151 ; RAW2RGB:u3|rGreen[6]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.087      ; 44.870     ;
; -28.133 ; RAW2RGB:u3|rGreen[5]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.087      ; 44.852     ;
; -28.125 ; RAW2RGB:u3|rGreen[3]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.092      ; 44.849     ;
; -28.116 ; RAW2RGB:u3|rGreen[6]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.089      ; 44.837     ;
; -28.112 ; RAW2RGB:u3|rGreen[8]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.087      ; 44.831     ;
; -28.101 ; RAW2RGB:u3|rGreen[2]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.090      ; 44.823     ;
; -28.098 ; RAW2RGB:u3|rGreen[5]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.089      ; 44.819     ;
; -28.091 ; RAW2RGB:u3|rGreen[1]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.090      ; 44.813     ;
; -28.077 ; RAW2RGB:u3|rGreen[8]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.089      ; 44.798     ;
; -28.053 ; RAW2RGB:u3|rRed[2]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.081      ; 44.766     ;
; -27.985 ; RAW2RGB:u3|rGreen[7]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.087      ; 44.704     ;
; -27.969 ; RAW2RGB:u3|rGreen[4]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.090      ; 44.691     ;
; -27.950 ; RAW2RGB:u3|rGreen[7]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.089      ; 44.671     ;
; -27.830 ; RAW2RGB:u3|rGreen[3]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.090      ; 44.552     ;
; -27.821 ; RAW2RGB:u3|rGreen[6]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.087      ; 44.540     ;
; -27.803 ; RAW2RGB:u3|rGreen[5]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.087      ; 44.522     ;
; -27.782 ; RAW2RGB:u3|rGreen[8]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.087      ; 44.501     ;
; -27.655 ; RAW2RGB:u3|rGreen[7]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.087      ; 44.374     ;
; -27.296 ; RAW2RGB:u3|rBlue[3]   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.085      ; 44.013     ;
; -27.261 ; RAW2RGB:u3|rBlue[3]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.087      ; 43.980     ;
; -27.221 ; RAW2RGB:u3|rBlue[1]   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.085      ; 43.938     ;
; -27.186 ; RAW2RGB:u3|rBlue[1]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.087      ; 43.905     ;
; -27.180 ; RAW2RGB:u3|rBlue[2]   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.085      ; 43.897     ;
; -27.145 ; RAW2RGB:u3|rBlue[2]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.087      ; 43.864     ;
; -27.137 ; RAW2RGB:u3|rBlue[6]   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.089      ; 43.858     ;
; -27.102 ; RAW2RGB:u3|rBlue[6]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.091      ; 43.825     ;
; -26.966 ; RAW2RGB:u3|rBlue[3]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.085      ; 43.683     ;
; -26.907 ; RAW2RGB:u3|rRed[11]   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.078      ; 43.617     ;
; -26.900 ; RAW2RGB:u3|rBlue[0]   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.085      ; 43.617     ;
; -26.891 ; RAW2RGB:u3|rBlue[1]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.085      ; 43.608     ;
; -26.885 ; RAW2RGB:u3|rRed[9]    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.078      ; 43.595     ;
; -26.872 ; RAW2RGB:u3|rRed[11]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.080      ; 43.584     ;
; -26.865 ; RAW2RGB:u3|rBlue[0]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.087      ; 43.584     ;
; -26.860 ; RAW2RGB:u3|rRed[8]    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.078      ; 43.570     ;
; -26.850 ; RAW2RGB:u3|rRed[9]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.080      ; 43.562     ;
; -26.850 ; RAW2RGB:u3|rBlue[5]   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.089      ; 43.571     ;
; -26.850 ; RAW2RGB:u3|rBlue[2]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.085      ; 43.567     ;
; -26.825 ; RAW2RGB:u3|rRed[8]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.080      ; 43.537     ;
; -26.815 ; RAW2RGB:u3|rBlue[5]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.091      ; 43.538     ;
; -26.807 ; RAW2RGB:u3|rBlue[6]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.089      ; 43.528     ;
; -26.796 ; RAW2RGB:u3|rRed[10]   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.078      ; 43.506     ;
; -26.761 ; RAW2RGB:u3|rRed[10]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.080      ; 43.473     ;
; -26.726 ; RAW2RGB:u3|rBlue[4]   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.089      ; 43.447     ;
; -26.691 ; RAW2RGB:u3|rBlue[4]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.091      ; 43.414     ;
; -26.593 ; RAW2RGB:u3|rBlue[7]   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.089      ; 43.314     ;
; -26.577 ; RAW2RGB:u3|rRed[11]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.078      ; 43.287     ;
; -26.570 ; RAW2RGB:u3|rBlue[0]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.085      ; 43.287     ;
; -26.558 ; RAW2RGB:u3|rBlue[7]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.091      ; 43.281     ;
; -26.555 ; RAW2RGB:u3|rRed[9]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.078      ; 43.265     ;
; -26.530 ; RAW2RGB:u3|rRed[8]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.078      ; 43.240     ;
; -26.520 ; RAW2RGB:u3|rBlue[5]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.089      ; 43.241     ;
; -26.492 ; RAW2RGB:u3|rRed[7]    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.053      ; 43.177     ;
; -26.478 ; RAW2RGB:u3|rRed[7]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.053      ; 43.163     ;
; -26.466 ; RAW2RGB:u3|rRed[10]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.078      ; 43.176     ;
; -26.452 ; RAW2RGB:u3|rRed[5]    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.053      ; 43.137     ;
; -26.442 ; RAW2RGB:u3|rGreen[10] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.085      ; 43.159     ;
; -26.438 ; RAW2RGB:u3|rRed[5]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.053      ; 43.123     ;
; -26.407 ; RAW2RGB:u3|rGreen[10] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.087      ; 43.126     ;
; -26.398 ; RAW2RGB:u3|rGreen[9]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.085      ; 43.115     ;
; -26.396 ; RAW2RGB:u3|rBlue[4]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.089      ; 43.117     ;
; -26.363 ; RAW2RGB:u3|rGreen[9]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.087      ; 43.082     ;
; -26.355 ; RAW2RGB:u3|rRed[6]    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.053      ; 43.040     ;
; -26.345 ; RAW2RGB:u3|rRed[1]    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.081      ; 43.058     ;
; -26.341 ; RAW2RGB:u3|rRed[6]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.053      ; 43.026     ;
; -26.335 ; RAW2RGB:u3|rGreen[11] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.085      ; 43.052     ;
; -26.331 ; RAW2RGB:u3|rRed[1]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.081      ; 43.044     ;
; -26.311 ; RAW2RGB:u3|rRed[0]    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.081      ; 43.024     ;
; -26.300 ; RAW2RGB:u3|rGreen[11] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.087      ; 43.019     ;
; -26.297 ; RAW2RGB:u3|rRed[0]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.081      ; 43.010     ;
; -26.266 ; RAW2RGB:u3|rGreen[12] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.085      ; 42.983     ;
+---------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'N/C'                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                      ; To Node     ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------------------------------------+-------------+--------------+------------+------------+
; -5.955 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; DRAM_DQ[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.261     ; 6.694      ;
; -5.757 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; DRAM_DQ[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.261     ; 6.496      ;
; -5.754 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; DRAM_DQ[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.261     ; 6.493      ;
; -5.509 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; DRAM_DQ[22] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.261     ; 6.248      ;
; -5.484 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; DRAM_DQ[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.261     ; 6.223      ;
; -5.466 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; DRAM_DQ[21] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.261     ; 6.205      ;
; -5.399 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DRAM_DQ[29] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.263     ; 6.136      ;
; -5.380 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; DRAM_DQ[15] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.260     ; 6.120      ;
; -5.374 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DRAM_DQ[13] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.260     ; 6.114      ;
; -5.351 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; DRAM_DQ[20] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.261     ; 6.090      ;
; -5.338 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; DRAM_DQ[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.232     ; 6.106      ;
; -5.325 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; DRAM_DQ[30] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.263     ; 6.062      ;
; -5.307 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; DRAM_DQ[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.261     ; 6.046      ;
; -5.287 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DRAM_DQ[10] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.260     ; 6.027      ;
; -5.287 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DRAM_DQ[11] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.260     ; 6.027      ;
; -5.271 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; DRAM_DQ[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.261     ; 6.010      ;
; -5.237 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; DRAM_DQ[31] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.263     ; 5.974      ;
; -5.232 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; DRAM_DQ[19] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.261     ; 5.971      ;
; -5.229 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; DRAM_DQ[14] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.232     ; 5.997      ;
; -5.224 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; DRAM_DQ[18] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.261     ; 5.963      ;
; -5.224 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DRAM_DQ[26] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.263     ; 5.961      ;
; -5.193 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; DRAM_DQ[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.260     ; 5.933      ;
; -5.187 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; DRAM_DQ[15] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.232     ; 5.955      ;
; -5.181 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; DRAM_DQ[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.261     ; 5.920      ;
; -5.174 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.203     ; 5.971      ;
; -5.173 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.203     ; 5.970      ;
; -5.168 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DRAM_DQ[27] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.263     ; 5.905      ;
; -5.151 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DRAM_DQ[12] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.260     ; 5.891      ;
; -5.138 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; DRAM_DQ[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.261     ; 5.877      ;
; -5.136 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; DRAM_DQ[25] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.263     ; 5.873      ;
; -5.135 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DRAM_DQ[28] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.263     ; 5.872      ;
; -5.133 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; DRAM_DQ[16] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.261     ; 5.872      ;
; -5.132 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; DRAM_DQ[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.261     ; 5.871      ;
; -5.128 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; DRAM_DQ[24] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.261     ; 5.867      ;
; -5.121 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DRAM_DQ[13] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.232     ; 5.889      ;
; -5.103 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.203     ; 5.900      ;
; -5.086 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[15] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.203     ; 5.883      ;
; -5.078 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DRAM_DQ[12] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.232     ; 5.846      ;
; -5.070 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; DRAM_DQ[14] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.260     ; 5.810      ;
; -5.048 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DRAM_DQ[10] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.232     ; 5.816      ;
; -5.006 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; DRAM_DQ[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.199     ; 5.807      ;
; -4.986 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; DRAM_DQ[17] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.261     ; 5.725      ;
; -4.985 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; DRAM_DQ[23] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.261     ; 5.724      ;
; -4.980 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[10] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.203     ; 5.777      ;
; -4.979 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.203     ; 5.776      ;
; -4.918 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; DRAM_DQ[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.199     ; 5.719      ;
; -4.856 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; DRAM_DQ[22] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.267     ; 5.589      ;
; -4.856 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[11] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.203     ; 5.653      ;
; -4.852 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.203     ; 5.649      ;
; -4.848 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DRAM_DQ[11] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.232     ; 5.616      ;
; -4.841 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; DRAM_DQ[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.199     ; 5.642      ;
; -4.828 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; DRAM_DQ[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.199     ; 5.629      ;
; -4.822 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[13] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.203     ; 5.619      ;
; -4.819 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; DRAM_DQ[24] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.267     ; 5.552      ;
; -4.813 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; DRAM_DQ[18] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.267     ; 5.546      ;
; -4.806 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[12] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.203     ; 5.603      ;
; -4.778 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; DRAM_DQ[21] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.267     ; 5.511      ;
; -4.778 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; DRAM_DQ[19] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.267     ; 5.511      ;
; -4.754 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; DRAM_DQ[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.199     ; 5.555      ;
; -4.746 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.203     ; 5.543      ;
; -4.741 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[14] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.203     ; 5.538      ;
; -4.700 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.203     ; 5.497      ;
; -4.668 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; DRAM_DQ[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.199     ; 5.469      ;
; -4.651 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; DRAM_DQ[20] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.267     ; 5.384      ;
; -4.644 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; DRAM_DQ[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.199     ; 5.445      ;
; -4.631 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; DRAM_DQ[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.199     ; 5.432      ;
; -4.627 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; DRAM_DQ[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.199     ; 5.428      ;
; -4.613 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[31] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.225     ; 5.388      ;
; -4.611 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; DRAM_DQ[30] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.211     ; 5.400      ;
; -4.594 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[29] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.225     ; 5.369      ;
; -4.573 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[27] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.225     ; 5.348      ;
; -4.565 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.203     ; 5.362      ;
; -4.563 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.203     ; 5.360      ;
; -4.546 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[25] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.225     ; 5.321      ;
; -4.536 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[26] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.225     ; 5.311      ;
; -4.509 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DRAM_DQ[26] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.211     ; 5.298      ;
; -4.502 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; DRAM_DQ[31] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.211     ; 5.291      ;
; -4.456 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; DRAM_DQ[16] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.267     ; 5.189      ;
; -4.453 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[28] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.225     ; 5.228      ;
; -4.451 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; DRAM_DQ[17] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.267     ; 5.184      ;
; -4.436 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.203     ; 5.233      ;
; -4.427 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[24] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.225     ; 5.202      ;
; -4.409 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; DRAM_DQ[25] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.211     ; 5.198      ;
; -4.354 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DRAM_DQ[28] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.211     ; 5.143      ;
; -4.352 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; DRAM_DQ[23] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.267     ; 5.085      ;
; -4.348 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DRAM_DQ[29] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.211     ; 5.137      ;
; -4.337 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[30] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.225     ; 5.112      ;
; -4.227 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DRAM_DQ[27] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.211     ; 5.016      ;
; -4.215 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[23] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.225     ; 4.990      ;
; -4.125 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[20] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.225     ; 4.900      ;
; -4.121 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[19] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.225     ; 4.896      ;
; -4.114 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[21] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.225     ; 4.889      ;
; -4.101 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[22] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.225     ; 4.876      ;
; -4.087 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[18] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.225     ; 4.862      ;
; -3.791 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[16] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.225     ; 4.566      ;
; -3.783 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[17] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.225     ; 4.558      ;
; -1.610 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_13                                                                                                       ; DRAM_DQ[13] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.089     ; 2.521      ;
; -1.610 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_14                                                                                                       ; DRAM_DQ[14] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.089     ; 2.521      ;
; -1.610 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_15                                                                                                       ; DRAM_DQ[15] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.089     ; 2.521      ;
; -1.604 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_9                                                                                                        ; DRAM_DQ[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.083     ; 2.521      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'vga_pll:u5|altpll:altpll_component|_clk0'                                                                                              ;
+--------+--------------------+--------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node                  ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------------+--------------+------------------------------------------+--------------+------------+------------+
; -5.421 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_G[4] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.655     ; 2.803      ;
; -5.421 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_G[7] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.655     ; 2.803      ;
; -5.418 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_B[7] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.655     ; 2.800      ;
; -5.416 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_B[4] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.655     ; 2.798      ;
; -5.414 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_B[2] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.655     ; 2.796      ;
; -5.412 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_B[3] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.655     ; 2.794      ;
; -5.409 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_G[3] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.655     ; 2.791      ;
; -5.353 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_R[5] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.736      ;
; -5.353 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_R[6] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.736      ;
; -5.352 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_R[7] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.735      ;
; -5.352 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_G[1] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.735      ;
; -5.350 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_R[3] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.733      ;
; -5.341 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_R[0] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.724      ;
; -5.340 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_R[2] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.723      ;
; -5.339 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_G[0] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.722      ;
; -5.339 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_G[2] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.722      ;
; -5.318 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_G[4] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.655     ; 2.700      ;
; -5.318 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_G[7] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.655     ; 2.700      ;
; -5.315 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_B[7] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.655     ; 2.697      ;
; -5.313 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_B[4] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.655     ; 2.695      ;
; -5.311 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_B[2] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.655     ; 2.693      ;
; -5.309 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_B[3] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.655     ; 2.691      ;
; -5.306 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_G[3] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.655     ; 2.688      ;
; -5.250 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_R[5] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.633      ;
; -5.250 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_R[6] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.633      ;
; -5.249 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_R[7] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.632      ;
; -5.249 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_G[1] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.632      ;
; -5.247 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_R[3] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.630      ;
; -5.238 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_R[0] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.621      ;
; -5.237 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_R[2] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.620      ;
; -5.236 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_G[0] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.619      ;
; -5.236 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_G[2] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.619      ;
; -5.201 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_G[4] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.655     ; 2.583      ;
; -5.201 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_G[7] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.655     ; 2.583      ;
; -5.198 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_B[7] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.655     ; 2.580      ;
; -5.196 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_B[4] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.655     ; 2.578      ;
; -5.194 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_B[2] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.655     ; 2.576      ;
; -5.192 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_B[3] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.655     ; 2.574      ;
; -5.189 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_G[3] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.655     ; 2.571      ;
; -5.133 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_R[5] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.516      ;
; -5.133 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_R[6] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.516      ;
; -5.132 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_R[7] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.515      ;
; -5.132 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_G[1] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.515      ;
; -5.130 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_R[3] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.513      ;
; -5.121 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_R[0] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.504      ;
; -5.120 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_R[2] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.503      ;
; -5.119 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_G[0] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.502      ;
; -5.119 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_G[2] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.502      ;
; -5.090 ; Histo:H0|redVal[3] ; touch_tcon:u10|oLCD_G[4] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.655     ; 2.472      ;
; -5.090 ; Histo:H0|redVal[3] ; touch_tcon:u10|oLCD_G[7] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.655     ; 2.472      ;
; -5.087 ; Histo:H0|redVal[3] ; touch_tcon:u10|oLCD_B[7] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.655     ; 2.469      ;
; -5.085 ; Histo:H0|redVal[3] ; touch_tcon:u10|oLCD_B[4] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.655     ; 2.467      ;
; -5.083 ; Histo:H0|redVal[3] ; touch_tcon:u10|oLCD_B[2] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.655     ; 2.465      ;
; -5.081 ; Histo:H0|redVal[3] ; touch_tcon:u10|oLCD_B[3] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.655     ; 2.463      ;
; -5.078 ; Histo:H0|redVal[3] ; touch_tcon:u10|oLCD_G[3] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.655     ; 2.460      ;
; -5.069 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_R[1] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.452      ;
; -5.069 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_R[4] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.452      ;
; -5.068 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_B[5] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.451      ;
; -5.068 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_G[6] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.451      ;
; -5.067 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_B[1] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.450      ;
; -5.067 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_B[6] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.450      ;
; -5.063 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_B[0] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.446      ;
; -5.060 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_G[5] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.443      ;
; -5.059 ; Histo:H0|redVal[4] ; touch_tcon:u10|oLCD_G[4] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.655     ; 2.441      ;
; -5.059 ; Histo:H0|redVal[4] ; touch_tcon:u10|oLCD_G[7] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.655     ; 2.441      ;
; -5.056 ; Histo:H0|redVal[4] ; touch_tcon:u10|oLCD_B[7] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.655     ; 2.438      ;
; -5.054 ; Histo:H0|redVal[4] ; touch_tcon:u10|oLCD_B[4] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.655     ; 2.436      ;
; -5.052 ; Histo:H0|redVal[4] ; touch_tcon:u10|oLCD_B[2] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.655     ; 2.434      ;
; -5.050 ; Histo:H0|redVal[4] ; touch_tcon:u10|oLCD_B[3] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.655     ; 2.432      ;
; -5.047 ; Histo:H0|redVal[4] ; touch_tcon:u10|oLCD_G[3] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.655     ; 2.429      ;
; -5.022 ; Histo:H0|redVal[3] ; touch_tcon:u10|oLCD_R[5] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.405      ;
; -5.022 ; Histo:H0|redVal[3] ; touch_tcon:u10|oLCD_R[6] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.405      ;
; -5.021 ; Histo:H0|redVal[3] ; touch_tcon:u10|oLCD_R[7] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.404      ;
; -5.021 ; Histo:H0|redVal[3] ; touch_tcon:u10|oLCD_G[1] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.404      ;
; -5.019 ; Histo:H0|redVal[3] ; touch_tcon:u10|oLCD_R[3] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.402      ;
; -5.010 ; Histo:H0|redVal[3] ; touch_tcon:u10|oLCD_R[0] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.393      ;
; -5.009 ; Histo:H0|redVal[3] ; touch_tcon:u10|oLCD_R[2] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.392      ;
; -5.008 ; Histo:H0|redVal[3] ; touch_tcon:u10|oLCD_G[0] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.391      ;
; -5.008 ; Histo:H0|redVal[3] ; touch_tcon:u10|oLCD_G[2] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.391      ;
; -4.991 ; Histo:H0|redVal[4] ; touch_tcon:u10|oLCD_R[5] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.374      ;
; -4.991 ; Histo:H0|redVal[4] ; touch_tcon:u10|oLCD_R[6] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.374      ;
; -4.990 ; Histo:H0|redVal[4] ; touch_tcon:u10|oLCD_R[7] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.373      ;
; -4.990 ; Histo:H0|redVal[4] ; touch_tcon:u10|oLCD_G[1] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.373      ;
; -4.988 ; Histo:H0|redVal[4] ; touch_tcon:u10|oLCD_R[3] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.371      ;
; -4.979 ; Histo:H0|redVal[4] ; touch_tcon:u10|oLCD_R[0] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.362      ;
; -4.978 ; Histo:H0|redVal[4] ; touch_tcon:u10|oLCD_R[2] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.361      ;
; -4.977 ; Histo:H0|redVal[4] ; touch_tcon:u10|oLCD_G[0] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.360      ;
; -4.977 ; Histo:H0|redVal[4] ; touch_tcon:u10|oLCD_G[2] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.360      ;
; -4.966 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_R[1] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.349      ;
; -4.966 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_R[4] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.349      ;
; -4.965 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_B[5] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.348      ;
; -4.965 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_G[6] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.348      ;
; -4.964 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_B[1] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.347      ;
; -4.964 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_B[6] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.347      ;
; -4.960 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_B[0] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.343      ;
; -4.957 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_G[5] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.654     ; 2.340      ;
; -4.949 ; Histo:H0|redVal[5] ; touch_tcon:u10|oLCD_G[4] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.655     ; 2.331      ;
; -4.949 ; Histo:H0|redVal[5] ; touch_tcon:u10|oLCD_G[7] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.655     ; 2.331      ;
; -4.946 ; Histo:H0|redVal[5] ; touch_tcon:u10|oLCD_B[7] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.655     ; 2.328      ;
; -4.944 ; Histo:H0|redVal[5] ; touch_tcon:u10|oLCD_B[4] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -2.655     ; 2.326      ;
+--------+--------------------+--------------------------+--------------+------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'sdram_pll:u6|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                    ; To Node                                                                                                                                                                                 ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -0.330 ; DRAM_DQ[30]                                                                                                                                                  ; Sdram_Control_4Port:u8|mDATAOUT[14]                                                                                                                                                     ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.025     ; 1.229      ;
; -0.317 ; DRAM_DQ[28]                                                                                                                                                  ; Sdram_Control_4Port:u8|mDATAOUT[12]                                                                                                                                                     ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.012     ; 1.229      ;
; -0.310 ; DRAM_DQ[29]                                                                                                                                                  ; Sdram_Control_4Port:u8|mDATAOUT[13]                                                                                                                                                     ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.025     ; 1.209      ;
; -0.296 ; DRAM_DQ[25]                                                                                                                                                  ; Sdram_Control_4Port:u8|mDATAOUT[9]                                                                                                                                                      ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; 0.009      ; 1.229      ;
; -0.296 ; DRAM_DQ[24]                                                                                                                                                  ; Sdram_Control_4Port:u8|mDATAOUT[8]                                                                                                                                                      ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; 0.009      ; 1.229      ;
; -0.296 ; DRAM_DQ[4]                                                                                                                                                   ; Sdram_Control_4Port:u7|mDATAOUT[4]                                                                                                                                                      ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; 0.019      ; 1.239      ;
; -0.296 ; DRAM_DQ[3]                                                                                                                                                   ; Sdram_Control_4Port:u7|mDATAOUT[3]                                                                                                                                                      ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; 0.019      ; 1.239      ;
; -0.286 ; DRAM_DQ[2]                                                                                                                                                   ; Sdram_Control_4Port:u7|mDATAOUT[2]                                                                                                                                                      ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; 0.019      ; 1.229      ;
; -0.276 ; DRAM_DQ[5]                                                                                                                                                   ; Sdram_Control_4Port:u7|mDATAOUT[5]                                                                                                                                                      ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; 0.029      ; 1.229      ;
; -0.270 ; DRAM_DQ[22]                                                                                                                                                  ; Sdram_Control_4Port:u8|mDATAOUT[6]                                                                                                                                                      ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; 0.025      ; 1.219      ;
; -0.270 ; DRAM_DQ[21]                                                                                                                                                  ; Sdram_Control_4Port:u8|mDATAOUT[5]                                                                                                                                                      ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; 0.025      ; 1.219      ;
; -0.270 ; DRAM_DQ[19]                                                                                                                                                  ; Sdram_Control_4Port:u8|mDATAOUT[3]                                                                                                                                                      ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; 0.025      ; 1.219      ;
; -0.268 ; DRAM_DQ[23]                                                                                                                                                  ; Sdram_Control_4Port:u8|mDATAOUT[7]                                                                                                                                                      ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; 0.017      ; 1.209      ;
; -0.267 ; DRAM_DQ[7]                                                                                                                                                   ; Sdram_Control_4Port:u7|mDATAOUT[7]                                                                                                                                                      ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; 0.048      ; 1.239      ;
; -0.267 ; DRAM_DQ[6]                                                                                                                                                   ; Sdram_Control_4Port:u7|mDATAOUT[6]                                                                                                                                                      ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; 0.048      ; 1.239      ;
; -0.262 ; DRAM_DQ[10]                                                                                                                                                  ; Sdram_Control_4Port:u7|mDATAOUT[10]                                                                                                                                                     ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; 0.063      ; 1.249      ;
; -0.262 ; DRAM_DQ[9]                                                                                                                                                   ; Sdram_Control_4Port:u7|mDATAOUT[9]                                                                                                                                                      ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; 0.063      ; 1.249      ;
; -0.260 ; DRAM_DQ[20]                                                                                                                                                  ; Sdram_Control_4Port:u8|mDATAOUT[4]                                                                                                                                                      ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; 0.025      ; 1.209      ;
; -0.256 ; DRAM_DQ[14]                                                                                                                                                  ; Sdram_Control_4Port:u7|mDATAOUT[14]                                                                                                                                                     ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; 0.069      ; 1.249      ;
; -0.256 ; DRAM_DQ[13]                                                                                                                                                  ; Sdram_Control_4Port:u7|mDATAOUT[13]                                                                                                                                                     ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; 0.069      ; 1.249      ;
; -0.254 ; DRAM_DQ[18]                                                                                                                                                  ; Sdram_Control_4Port:u8|mDATAOUT[2]                                                                                                                                                      ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; 0.031      ; 1.209      ;
; -0.246 ; DRAM_DQ[12]                                                                                                                                                  ; Sdram_Control_4Port:u7|mDATAOUT[12]                                                                                                                                                     ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; 0.069      ; 1.239      ;
; -0.229 ; DRAM_DQ[11]                                                                                                                                                  ; Sdram_Control_4Port:u7|mDATAOUT[11]                                                                                                                                                     ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; 0.076      ; 1.229      ;
; -0.222 ; DRAM_DQ[8]                                                                                                                                                   ; Sdram_Control_4Port:u7|mDATAOUT[8]                                                                                                                                                      ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; 0.073      ; 1.219      ;
; 1.386  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                               ; Sdram_Control_4Port:u7|mADDR[19]                                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.007     ; 5.309      ;
; 1.386  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                               ; Sdram_Control_4Port:u7|mADDR[22]                                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.007     ; 5.309      ;
; 1.386  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                               ; Sdram_Control_4Port:u7|mADDR[20]                                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.007     ; 5.309      ;
; 1.447  ; Sdram_Control_4Port:u7|mWR                                                                                                                                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.009      ; 5.264      ;
; 1.469  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                               ; Sdram_Control_4Port:u7|mADDR[19]                                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.007     ; 5.226      ;
; 1.469  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                               ; Sdram_Control_4Port:u7|mADDR[22]                                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.007     ; 5.226      ;
; 1.469  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                               ; Sdram_Control_4Port:u7|mADDR[20]                                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.007     ; 5.226      ;
; 1.520  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                               ; Sdram_Control_4Port:u8|mADDR[8]                                                                                                                                                         ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.007      ; 5.189      ;
; 1.520  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                               ; Sdram_Control_4Port:u8|mADDR[9]                                                                                                                                                         ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.007      ; 5.189      ;
; 1.520  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                               ; Sdram_Control_4Port:u8|mADDR[10]                                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.007      ; 5.189      ;
; 1.520  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                               ; Sdram_Control_4Port:u8|mADDR[11]                                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.007      ; 5.189      ;
; 1.520  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                               ; Sdram_Control_4Port:u8|mADDR[12]                                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.007      ; 5.189      ;
; 1.520  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                               ; Sdram_Control_4Port:u8|mADDR[13]                                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.007      ; 5.189      ;
; 1.520  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                               ; Sdram_Control_4Port:u8|mADDR[14]                                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.007      ; 5.189      ;
; 1.520  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                               ; Sdram_Control_4Port:u8|mADDR[15]                                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.007      ; 5.189      ;
; 1.520  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                               ; Sdram_Control_4Port:u8|mADDR[16]                                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.007      ; 5.189      ;
; 1.520  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                               ; Sdram_Control_4Port:u8|mADDR[17]                                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.007      ; 5.189      ;
; 1.542  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                               ; Sdram_Control_4Port:u8|mADDR[18]                                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.010      ; 5.170      ;
; 1.542  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                               ; Sdram_Control_4Port:u8|mADDR[22]                                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.010      ; 5.170      ;
; 1.542  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                               ; Sdram_Control_4Port:u8|mADDR[20]                                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.010      ; 5.170      ;
; 1.543  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2]                               ; Sdram_Control_4Port:u7|mADDR[19]                                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.007     ; 5.152      ;
; 1.543  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2]                               ; Sdram_Control_4Port:u7|mADDR[22]                                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.007     ; 5.152      ;
; 1.543  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2]                               ; Sdram_Control_4Port:u7|mADDR[20]                                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.007     ; 5.152      ;
; 1.582  ; Sdram_Control_4Port:u7|mWR                                                                                                                                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.009      ; 5.129      ;
; 1.582  ; Sdram_Control_4Port:u7|mWR                                                                                                                                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.009      ; 5.129      ;
; 1.641  ; Sdram_Control_4Port:u7|mWR                                                                                                                                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg8 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.083      ; 5.073      ;
; 1.641  ; Sdram_Control_4Port:u7|mWR                                                                                                                                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg7 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.083      ; 5.073      ;
; 1.641  ; Sdram_Control_4Port:u7|mWR                                                                                                                                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg6 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.083      ; 5.073      ;
; 1.641  ; Sdram_Control_4Port:u7|mWR                                                                                                                                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg5 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.083      ; 5.073      ;
; 1.641  ; Sdram_Control_4Port:u7|mWR                                                                                                                                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg4 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.083      ; 5.073      ;
; 1.641  ; Sdram_Control_4Port:u7|mWR                                                                                                                                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg3 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.083      ; 5.073      ;
; 1.641  ; Sdram_Control_4Port:u7|mWR                                                                                                                                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg2 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.083      ; 5.073      ;
; 1.641  ; Sdram_Control_4Port:u7|mWR                                                                                                                                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg1 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.083      ; 5.073      ;
; 1.641  ; Sdram_Control_4Port:u7|mWR                                                                                                                                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.083      ; 5.073      ;
; 1.663  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                               ; Sdram_Control_4Port:u7|mADDR[19]                                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.003     ; 5.036      ;
; 1.663  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                               ; Sdram_Control_4Port:u7|mADDR[22]                                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.003     ; 5.036      ;
; 1.663  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                               ; Sdram_Control_4Port:u7|mADDR[20]                                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.003     ; 5.036      ;
; 1.684  ; Sdram_Control_4Port:u7|mWR                                                                                                                                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.009      ; 5.027      ;
; 1.691  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                               ; Sdram_Control_4Port:u8|mADDR[19]                                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.009      ; 5.020      ;
; 1.691  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                               ; Sdram_Control_4Port:u8|mADDR[21]                                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.009      ; 5.020      ;
; 1.702  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1]                               ; Sdram_Control_4Port:u7|mADDR[19]                                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.003     ; 4.997      ;
; 1.702  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1]                               ; Sdram_Control_4Port:u7|mADDR[22]                                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.003     ; 4.997      ;
; 1.702  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1]                               ; Sdram_Control_4Port:u7|mADDR[20]                                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.003     ; 4.997      ;
; 1.737  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                               ; Sdram_Control_4Port:u8|mADDR[8]                                                                                                                                                         ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.009      ; 4.974      ;
; 1.737  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                               ; Sdram_Control_4Port:u8|mADDR[9]                                                                                                                                                         ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.009      ; 4.974      ;
; 1.737  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                               ; Sdram_Control_4Port:u8|mADDR[10]                                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.009      ; 4.974      ;
; 1.737  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                               ; Sdram_Control_4Port:u8|mADDR[11]                                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.009      ; 4.974      ;
; 1.737  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                               ; Sdram_Control_4Port:u8|mADDR[12]                                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.009      ; 4.974      ;
; 1.737  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                               ; Sdram_Control_4Port:u8|mADDR[13]                                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.009      ; 4.974      ;
; 1.737  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                               ; Sdram_Control_4Port:u8|mADDR[14]                                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.009      ; 4.974      ;
; 1.737  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                               ; Sdram_Control_4Port:u8|mADDR[15]                                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.009      ; 4.974      ;
; 1.737  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                               ; Sdram_Control_4Port:u8|mADDR[16]                                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.009      ; 4.974      ;
; 1.737  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                               ; Sdram_Control_4Port:u8|mADDR[17]                                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.009      ; 4.974      ;
; 1.754  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.002      ; 4.950      ;
; 1.754  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.002      ; 4.950      ;
; 1.757  ; Sdram_Control_4Port:u8|mWR                                                                                                                                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.004      ; 4.949      ;
; 1.757  ; Sdram_Control_4Port:u8|mWR                                                                                                                                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.004      ; 4.949      ;
; 1.759  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                               ; Sdram_Control_4Port:u8|mADDR[18]                                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.012      ; 4.955      ;
; 1.759  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                               ; Sdram_Control_4Port:u8|mADDR[22]                                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.012      ; 4.955      ;
; 1.759  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                               ; Sdram_Control_4Port:u8|mADDR[20]                                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.012      ; 4.955      ;
; 1.771  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                               ; Sdram_Control_4Port:u8|mADDR[8]                                                                                                                                                         ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.009      ; 4.940      ;
; 1.771  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                               ; Sdram_Control_4Port:u8|mADDR[9]                                                                                                                                                         ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.009      ; 4.940      ;
; 1.771  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                               ; Sdram_Control_4Port:u8|mADDR[10]                                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.009      ; 4.940      ;
; 1.771  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                               ; Sdram_Control_4Port:u8|mADDR[11]                                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.009      ; 4.940      ;
; 1.771  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                               ; Sdram_Control_4Port:u8|mADDR[12]                                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.009      ; 4.940      ;
; 1.771  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                               ; Sdram_Control_4Port:u8|mADDR[13]                                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.009      ; 4.940      ;
; 1.771  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                               ; Sdram_Control_4Port:u8|mADDR[14]                                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.009      ; 4.940      ;
; 1.771  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                               ; Sdram_Control_4Port:u8|mADDR[15]                                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.009      ; 4.940      ;
; 1.771  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                               ; Sdram_Control_4Port:u8|mADDR[16]                                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.009      ; 4.940      ;
; 1.771  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                               ; Sdram_Control_4Port:u8|mADDR[17]                                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.009      ; 4.940      ;
; 1.778  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                               ; Sdram_Control_4Port:u7|mADDR[8]                                                                                                                                                         ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.052     ; 4.872      ;
; 1.778  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                               ; Sdram_Control_4Port:u7|mADDR[9]                                                                                                                                                         ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.052     ; 4.872      ;
; 1.778  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                               ; Sdram_Control_4Port:u7|mADDR[10]                                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.052     ; 4.872      ;
; 1.778  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                               ; Sdram_Control_4Port:u7|mADDR[11]                                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.052     ; 4.872      ;
; 1.778  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                               ; Sdram_Control_4Port:u7|mADDR[12]                                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.052     ; 4.872      ;
; 1.778  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                               ; Sdram_Control_4Port:u7|mADDR[13]                                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.052     ; 4.872      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'iCLK_50'                                                                                                                               ;
+--------+------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.169 ; I2C_CCD_Config:u9|mI2C_CTRL_CLK    ; I2C_CCD_Config:u9|mI2C_CTRL_CLK       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 7.867      ;
; 13.352 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]  ; I2C_CCD_Config:u9|mI2C_CTRL_CLK       ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.639     ; 6.045      ;
; 13.372 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]  ; I2C_CCD_Config:u9|mI2C_CTRL_CLK       ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.639     ; 6.025      ;
; 13.415 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]  ; I2C_CCD_Config:u9|mI2C_CTRL_CLK       ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.639     ; 5.982      ;
; 13.417 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]  ; I2C_CCD_Config:u9|mI2C_CTRL_CLK       ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.639     ; 5.980      ;
; 13.508 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]  ; I2C_CCD_Config:u9|mI2C_CTRL_CLK       ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.639     ; 5.889      ;
; 13.524 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]  ; I2C_CCD_Config:u9|mI2C_CTRL_CLK       ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.639     ; 5.873      ;
; 13.639 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]  ; I2C_CCD_Config:u9|mI2C_CTRL_CLK       ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.639     ; 5.758      ;
; 13.706 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[14] ; I2C_CCD_Config:u9|mI2C_CTRL_CLK       ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.639     ; 5.691      ;
; 13.982 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[10] ; I2C_CCD_Config:u9|mI2C_CTRL_CLK       ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.639     ; 5.415      ;
; 14.001 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[15] ; I2C_CCD_Config:u9|mI2C_CTRL_CLK       ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.639     ; 5.396      ;
; 14.058 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[13] ; I2C_CCD_Config:u9|mI2C_CTRL_CLK       ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.639     ; 5.339      ;
; 14.179 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[12] ; I2C_CCD_Config:u9|mI2C_CTRL_CLK       ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.639     ; 5.218      ;
; 14.326 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]  ; I2C_CCD_Config:u9|mI2C_CTRL_CLK       ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.639     ; 5.071      ;
; 14.851 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11] ; I2C_CCD_Config:u9|mI2C_CTRL_CLK       ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.639     ; 4.546      ;
; 15.131 ; I2C_CCD_Config:u9|combo_cnt[15]    ; I2C_CCD_Config:u9|senosr_exposure[1]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.050     ; 4.855      ;
; 15.131 ; I2C_CCD_Config:u9|combo_cnt[15]    ; I2C_CCD_Config:u9|senosr_exposure[2]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.050     ; 4.855      ;
; 15.131 ; I2C_CCD_Config:u9|combo_cnt[15]    ; I2C_CCD_Config:u9|senosr_exposure[3]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.050     ; 4.855      ;
; 15.131 ; I2C_CCD_Config:u9|combo_cnt[15]    ; I2C_CCD_Config:u9|senosr_exposure[4]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.050     ; 4.855      ;
; 15.131 ; I2C_CCD_Config:u9|combo_cnt[15]    ; I2C_CCD_Config:u9|senosr_exposure[5]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.050     ; 4.855      ;
; 15.131 ; I2C_CCD_Config:u9|combo_cnt[15]    ; I2C_CCD_Config:u9|senosr_exposure[6]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.050     ; 4.855      ;
; 15.131 ; I2C_CCD_Config:u9|combo_cnt[15]    ; I2C_CCD_Config:u9|senosr_exposure[7]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.050     ; 4.855      ;
; 15.131 ; I2C_CCD_Config:u9|combo_cnt[15]    ; I2C_CCD_Config:u9|senosr_exposure[8]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.050     ; 4.855      ;
; 15.131 ; I2C_CCD_Config:u9|combo_cnt[15]    ; I2C_CCD_Config:u9|senosr_exposure[9]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.050     ; 4.855      ;
; 15.131 ; I2C_CCD_Config:u9|combo_cnt[15]    ; I2C_CCD_Config:u9|senosr_exposure[10] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.050     ; 4.855      ;
; 15.131 ; I2C_CCD_Config:u9|combo_cnt[15]    ; I2C_CCD_Config:u9|senosr_exposure[11] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.050     ; 4.855      ;
; 15.131 ; I2C_CCD_Config:u9|combo_cnt[15]    ; I2C_CCD_Config:u9|senosr_exposure[13] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.050     ; 4.855      ;
; 15.131 ; I2C_CCD_Config:u9|combo_cnt[15]    ; I2C_CCD_Config:u9|senosr_exposure[14] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.050     ; 4.855      ;
; 15.131 ; I2C_CCD_Config:u9|combo_cnt[15]    ; I2C_CCD_Config:u9|senosr_exposure[15] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.050     ; 4.855      ;
; 15.131 ; I2C_CCD_Config:u9|combo_cnt[15]    ; I2C_CCD_Config:u9|senosr_exposure[12] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.050     ; 4.855      ;
; 15.161 ; I2C_CCD_Config:u9|combo_cnt[13]    ; I2C_CCD_Config:u9|senosr_exposure[1]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.050     ; 4.825      ;
; 15.161 ; I2C_CCD_Config:u9|combo_cnt[13]    ; I2C_CCD_Config:u9|senosr_exposure[2]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.050     ; 4.825      ;
; 15.161 ; I2C_CCD_Config:u9|combo_cnt[13]    ; I2C_CCD_Config:u9|senosr_exposure[3]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.050     ; 4.825      ;
; 15.161 ; I2C_CCD_Config:u9|combo_cnt[13]    ; I2C_CCD_Config:u9|senosr_exposure[4]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.050     ; 4.825      ;
; 15.161 ; I2C_CCD_Config:u9|combo_cnt[13]    ; I2C_CCD_Config:u9|senosr_exposure[5]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.050     ; 4.825      ;
; 15.161 ; I2C_CCD_Config:u9|combo_cnt[13]    ; I2C_CCD_Config:u9|senosr_exposure[6]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.050     ; 4.825      ;
; 15.161 ; I2C_CCD_Config:u9|combo_cnt[13]    ; I2C_CCD_Config:u9|senosr_exposure[7]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.050     ; 4.825      ;
; 15.161 ; I2C_CCD_Config:u9|combo_cnt[13]    ; I2C_CCD_Config:u9|senosr_exposure[8]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.050     ; 4.825      ;
; 15.161 ; I2C_CCD_Config:u9|combo_cnt[13]    ; I2C_CCD_Config:u9|senosr_exposure[9]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.050     ; 4.825      ;
; 15.161 ; I2C_CCD_Config:u9|combo_cnt[13]    ; I2C_CCD_Config:u9|senosr_exposure[10] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.050     ; 4.825      ;
; 15.161 ; I2C_CCD_Config:u9|combo_cnt[13]    ; I2C_CCD_Config:u9|senosr_exposure[11] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.050     ; 4.825      ;
; 15.161 ; I2C_CCD_Config:u9|combo_cnt[13]    ; I2C_CCD_Config:u9|senosr_exposure[13] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.050     ; 4.825      ;
; 15.161 ; I2C_CCD_Config:u9|combo_cnt[13]    ; I2C_CCD_Config:u9|senosr_exposure[14] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.050     ; 4.825      ;
; 15.161 ; I2C_CCD_Config:u9|combo_cnt[13]    ; I2C_CCD_Config:u9|senosr_exposure[15] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.050     ; 4.825      ;
; 15.161 ; I2C_CCD_Config:u9|combo_cnt[13]    ; I2C_CCD_Config:u9|senosr_exposure[12] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.050     ; 4.825      ;
; 15.208 ; I2C_CCD_Config:u9|combo_cnt[11]    ; I2C_CCD_Config:u9|senosr_exposure[1]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.051     ; 4.777      ;
; 15.208 ; I2C_CCD_Config:u9|combo_cnt[11]    ; I2C_CCD_Config:u9|senosr_exposure[2]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.051     ; 4.777      ;
; 15.208 ; I2C_CCD_Config:u9|combo_cnt[11]    ; I2C_CCD_Config:u9|senosr_exposure[3]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.051     ; 4.777      ;
; 15.208 ; I2C_CCD_Config:u9|combo_cnt[11]    ; I2C_CCD_Config:u9|senosr_exposure[4]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.051     ; 4.777      ;
; 15.208 ; I2C_CCD_Config:u9|combo_cnt[11]    ; I2C_CCD_Config:u9|senosr_exposure[5]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.051     ; 4.777      ;
; 15.208 ; I2C_CCD_Config:u9|combo_cnt[11]    ; I2C_CCD_Config:u9|senosr_exposure[6]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.051     ; 4.777      ;
; 15.208 ; I2C_CCD_Config:u9|combo_cnt[11]    ; I2C_CCD_Config:u9|senosr_exposure[7]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.051     ; 4.777      ;
; 15.208 ; I2C_CCD_Config:u9|combo_cnt[11]    ; I2C_CCD_Config:u9|senosr_exposure[8]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.051     ; 4.777      ;
; 15.208 ; I2C_CCD_Config:u9|combo_cnt[11]    ; I2C_CCD_Config:u9|senosr_exposure[9]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.051     ; 4.777      ;
; 15.208 ; I2C_CCD_Config:u9|combo_cnt[11]    ; I2C_CCD_Config:u9|senosr_exposure[10] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.051     ; 4.777      ;
; 15.208 ; I2C_CCD_Config:u9|combo_cnt[11]    ; I2C_CCD_Config:u9|senosr_exposure[11] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.051     ; 4.777      ;
; 15.208 ; I2C_CCD_Config:u9|combo_cnt[11]    ; I2C_CCD_Config:u9|senosr_exposure[13] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.051     ; 4.777      ;
; 15.208 ; I2C_CCD_Config:u9|combo_cnt[11]    ; I2C_CCD_Config:u9|senosr_exposure[14] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.051     ; 4.777      ;
; 15.208 ; I2C_CCD_Config:u9|combo_cnt[11]    ; I2C_CCD_Config:u9|senosr_exposure[15] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.051     ; 4.777      ;
; 15.208 ; I2C_CCD_Config:u9|combo_cnt[11]    ; I2C_CCD_Config:u9|senosr_exposure[12] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.051     ; 4.777      ;
; 15.230 ; I2C_CCD_Config:u9|combo_cnt[15]    ; I2C_CCD_Config:u9|senosr_exposure[0]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.050     ; 4.756      ;
; 15.260 ; I2C_CCD_Config:u9|combo_cnt[13]    ; I2C_CCD_Config:u9|senosr_exposure[0]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.050     ; 4.726      ;
; 15.277 ; I2C_CCD_Config:u9|combo_cnt[14]    ; I2C_CCD_Config:u9|senosr_exposure[1]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.050     ; 4.709      ;
; 15.277 ; I2C_CCD_Config:u9|combo_cnt[14]    ; I2C_CCD_Config:u9|senosr_exposure[2]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.050     ; 4.709      ;
; 15.277 ; I2C_CCD_Config:u9|combo_cnt[14]    ; I2C_CCD_Config:u9|senosr_exposure[3]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.050     ; 4.709      ;
; 15.277 ; I2C_CCD_Config:u9|combo_cnt[14]    ; I2C_CCD_Config:u9|senosr_exposure[4]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.050     ; 4.709      ;
; 15.277 ; I2C_CCD_Config:u9|combo_cnt[14]    ; I2C_CCD_Config:u9|senosr_exposure[5]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.050     ; 4.709      ;
; 15.277 ; I2C_CCD_Config:u9|combo_cnt[14]    ; I2C_CCD_Config:u9|senosr_exposure[6]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.050     ; 4.709      ;
; 15.277 ; I2C_CCD_Config:u9|combo_cnt[14]    ; I2C_CCD_Config:u9|senosr_exposure[7]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.050     ; 4.709      ;
; 15.277 ; I2C_CCD_Config:u9|combo_cnt[14]    ; I2C_CCD_Config:u9|senosr_exposure[8]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.050     ; 4.709      ;
; 15.277 ; I2C_CCD_Config:u9|combo_cnt[14]    ; I2C_CCD_Config:u9|senosr_exposure[9]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.050     ; 4.709      ;
; 15.277 ; I2C_CCD_Config:u9|combo_cnt[14]    ; I2C_CCD_Config:u9|senosr_exposure[10] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.050     ; 4.709      ;
; 15.277 ; I2C_CCD_Config:u9|combo_cnt[14]    ; I2C_CCD_Config:u9|senosr_exposure[11] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.050     ; 4.709      ;
; 15.277 ; I2C_CCD_Config:u9|combo_cnt[14]    ; I2C_CCD_Config:u9|senosr_exposure[13] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.050     ; 4.709      ;
; 15.277 ; I2C_CCD_Config:u9|combo_cnt[14]    ; I2C_CCD_Config:u9|senosr_exposure[14] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.050     ; 4.709      ;
; 15.277 ; I2C_CCD_Config:u9|combo_cnt[14]    ; I2C_CCD_Config:u9|senosr_exposure[15] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.050     ; 4.709      ;
; 15.277 ; I2C_CCD_Config:u9|combo_cnt[14]    ; I2C_CCD_Config:u9|senosr_exposure[12] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.050     ; 4.709      ;
; 15.292 ; I2C_CCD_Config:u9|combo_cnt[6]     ; I2C_CCD_Config:u9|senosr_exposure[1]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.051     ; 4.693      ;
; 15.292 ; I2C_CCD_Config:u9|combo_cnt[6]     ; I2C_CCD_Config:u9|senosr_exposure[2]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.051     ; 4.693      ;
; 15.292 ; I2C_CCD_Config:u9|combo_cnt[6]     ; I2C_CCD_Config:u9|senosr_exposure[3]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.051     ; 4.693      ;
; 15.292 ; I2C_CCD_Config:u9|combo_cnt[6]     ; I2C_CCD_Config:u9|senosr_exposure[4]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.051     ; 4.693      ;
; 15.292 ; I2C_CCD_Config:u9|combo_cnt[6]     ; I2C_CCD_Config:u9|senosr_exposure[5]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.051     ; 4.693      ;
; 15.292 ; I2C_CCD_Config:u9|combo_cnt[6]     ; I2C_CCD_Config:u9|senosr_exposure[6]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.051     ; 4.693      ;
; 15.292 ; I2C_CCD_Config:u9|combo_cnt[6]     ; I2C_CCD_Config:u9|senosr_exposure[7]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.051     ; 4.693      ;
; 15.292 ; I2C_CCD_Config:u9|combo_cnt[6]     ; I2C_CCD_Config:u9|senosr_exposure[8]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.051     ; 4.693      ;
; 15.292 ; I2C_CCD_Config:u9|combo_cnt[6]     ; I2C_CCD_Config:u9|senosr_exposure[9]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.051     ; 4.693      ;
; 15.292 ; I2C_CCD_Config:u9|combo_cnt[6]     ; I2C_CCD_Config:u9|senosr_exposure[10] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.051     ; 4.693      ;
; 15.292 ; I2C_CCD_Config:u9|combo_cnt[6]     ; I2C_CCD_Config:u9|senosr_exposure[11] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.051     ; 4.693      ;
; 15.292 ; I2C_CCD_Config:u9|combo_cnt[6]     ; I2C_CCD_Config:u9|senosr_exposure[13] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.051     ; 4.693      ;
; 15.292 ; I2C_CCD_Config:u9|combo_cnt[6]     ; I2C_CCD_Config:u9|senosr_exposure[14] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.051     ; 4.693      ;
; 15.292 ; I2C_CCD_Config:u9|combo_cnt[6]     ; I2C_CCD_Config:u9|senosr_exposure[15] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.051     ; 4.693      ;
; 15.292 ; I2C_CCD_Config:u9|combo_cnt[6]     ; I2C_CCD_Config:u9|senosr_exposure[12] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.051     ; 4.693      ;
; 15.307 ; I2C_CCD_Config:u9|combo_cnt[11]    ; I2C_CCD_Config:u9|senosr_exposure[0]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.051     ; 4.678      ;
; 15.333 ; I2C_CCD_Config:u9|combo_cnt[7]     ; I2C_CCD_Config:u9|senosr_exposure[1]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.051     ; 4.652      ;
; 15.333 ; I2C_CCD_Config:u9|combo_cnt[7]     ; I2C_CCD_Config:u9|senosr_exposure[2]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.051     ; 4.652      ;
; 15.333 ; I2C_CCD_Config:u9|combo_cnt[7]     ; I2C_CCD_Config:u9|senosr_exposure[3]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.051     ; 4.652      ;
; 15.333 ; I2C_CCD_Config:u9|combo_cnt[7]     ; I2C_CCD_Config:u9|senosr_exposure[4]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.051     ; 4.652      ;
; 15.333 ; I2C_CCD_Config:u9|combo_cnt[7]     ; I2C_CCD_Config:u9|senosr_exposure[5]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.051     ; 4.652      ;
; 15.333 ; I2C_CCD_Config:u9|combo_cnt[7]     ; I2C_CCD_Config:u9|senosr_exposure[6]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.051     ; 4.652      ;
; 15.333 ; I2C_CCD_Config:u9|combo_cnt[7]     ; I2C_CCD_Config:u9|senosr_exposure[7]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.051     ; 4.652      ;
+--------+------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'iCLK_50'                                                                                                                                                                      ;
+-------+---------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.160 ; Reset_Delay:u1|Cont[21]                                 ; Reset_Delay:u1|oRST_1                                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.999      ; 1.425      ;
; 0.391 ; Reset_Delay:u1|Cont[0]                                  ; Reset_Delay:u1|Cont[0]                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Reset_Delay:u1|oRST_2                                   ; Reset_Delay:u1|oRST_2                                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; I2C_CCD_Config:u9|senosr_exposure[0]                    ; I2C_CCD_Config:u9|senosr_exposure[0]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK         ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rClk[0]                                                 ; rClk[0]                                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.657      ;
; 0.515 ; I2C_CCD_Config:u9|iexposure_adj_delay[1]                ; I2C_CCD_Config:u9|iexposure_adj_delay[2]                ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.781      ;
; 0.531 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[15] ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[15] ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[15]                      ; I2C_CCD_Config:u9|mI2C_CLK_DIV[15]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.797      ;
; 0.535 ; Reset_Delay:u1|Cont[23]                                 ; Reset_Delay:u1|Cont[23]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.801      ;
; 0.539 ; Reset_Delay:u1|Cont[20]                                 ; Reset_Delay:u1|oRST_1                                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.999      ; 1.804      ;
; 0.666 ; I2C_CCD_Config:u9|iexposure_adj_delay[0]                ; I2C_CCD_Config:u9|iexposure_adj_delay[1]                ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.932      ;
; 0.670 ; I2C_CCD_Config:u9|iexposure_adj_delay[2]                ; I2C_CCD_Config:u9|iexposure_adj_delay[3]                ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.936      ;
; 0.788 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[0]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[0]  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.054      ;
; 0.788 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]                       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.054      ;
; 0.795 ; I2C_CCD_Config:u9|senosr_exposure[15]                   ; I2C_CCD_Config:u9|senosr_exposure[15]                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.061      ;
; 0.796 ; Reset_Delay:u1|Cont[12]                                 ; Reset_Delay:u1|Cont[12]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.062      ;
; 0.797 ; I2C_CCD_Config:u9|combo_cnt[12]                         ; I2C_CCD_Config:u9|combo_cnt[12]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.063      ;
; 0.798 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[1]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[1]  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.064      ;
; 0.798 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]                       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.064      ;
; 0.800 ; I2C_CCD_Config:u9|senosr_exposure[1]                    ; I2C_CCD_Config:u9|senosr_exposure[1]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.066      ;
; 0.801 ; I2C_CCD_Config:u9|senosr_exposure[9]                    ; I2C_CCD_Config:u9|senosr_exposure[9]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.067      ;
; 0.802 ; I2C_CCD_Config:u9|senosr_exposure[7]                    ; I2C_CCD_Config:u9|senosr_exposure[7]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.068      ;
; 0.804 ; Reset_Delay:u1|Cont[13]                                 ; Reset_Delay:u1|Cont[13]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.070      ;
; 0.805 ; I2C_CCD_Config:u9|combo_cnt[5]                          ; I2C_CCD_Config:u9|combo_cnt[5]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; I2C_CCD_Config:u9|combo_cnt[7]                          ; I2C_CCD_Config:u9|combo_cnt[7]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.071      ;
; 0.806 ; Reset_Delay:u1|Cont[0]                                  ; Reset_Delay:u1|Cont[1]                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Reset_Delay:u1|Cont[3]                                  ; Reset_Delay:u1|Cont[3]                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[2]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[2]  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[4]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[4]  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[7]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[7]  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[9]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[9]  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[13] ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[13] ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[14] ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[14] ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[11] ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[11] ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]                       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]                       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]                       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]                       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[13]                      ; I2C_CCD_Config:u9|mI2C_CLK_DIV[13]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[14]                      ; I2C_CCD_Config:u9|mI2C_CLK_DIV[14]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11]                      ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.072      ;
; 0.808 ; Reset_Delay:u1|Cont[5]                                  ; Reset_Delay:u1|Cont[5]                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.074      ;
; 0.809 ; Reset_Delay:u1|Cont[7]                                  ; Reset_Delay:u1|Cont[7]                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.075      ;
; 0.809 ; Reset_Delay:u1|Cont[21]                                 ; Reset_Delay:u1|Cont[21]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.075      ;
; 0.809 ; I2C_CCD_Config:u9|senosr_exposure[2]                    ; I2C_CCD_Config:u9|senosr_exposure[2]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.075      ;
; 0.810 ; Reset_Delay:u1|Cont[9]                                  ; Reset_Delay:u1|Cont[9]                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; Reset_Delay:u1|Cont[10]                                 ; Reset_Delay:u1|Cont[10]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; I2C_CCD_Config:u9|combo_cnt[0]                          ; I2C_CCD_Config:u9|combo_cnt[0]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; I2C_CCD_Config:u9|combo_cnt[3]                          ; I2C_CCD_Config:u9|combo_cnt[3]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; I2C_CCD_Config:u9|combo_cnt[9]                          ; I2C_CCD_Config:u9|combo_cnt[9]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; I2C_CCD_Config:u9|combo_cnt[10]                         ; I2C_CCD_Config:u9|combo_cnt[10]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.076      ;
; 0.811 ; I2C_CCD_Config:u9|combo_cnt[13]                         ; I2C_CCD_Config:u9|combo_cnt[13]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.077      ;
; 0.813 ; Reset_Delay:u1|Cont[14]                                 ; Reset_Delay:u1|Cont[14]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.079      ;
; 0.813 ; I2C_CCD_Config:u9|combo_cnt[14]                         ; I2C_CCD_Config:u9|combo_cnt[14]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.079      ;
; 0.814 ; Reset_Delay:u1|Cont[11]                                 ; Reset_Delay:u1|Cont[11]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; Reset_Delay:u1|Cont[16]                                 ; Reset_Delay:u1|Cont[16]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; Reset_Delay:u1|Cont[19]                                 ; Reset_Delay:u1|Cont[19]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; I2C_CCD_Config:u9|combo_cnt[11]                         ; I2C_CCD_Config:u9|combo_cnt[11]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; I2C_CCD_Config:u9|combo_cnt[16]                         ; I2C_CCD_Config:u9|combo_cnt[16]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; I2C_CCD_Config:u9|combo_cnt[19]                         ; I2C_CCD_Config:u9|combo_cnt[19]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; I2C_CCD_Config:u9|combo_cnt[21]                         ; I2C_CCD_Config:u9|combo_cnt[21]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.080      ;
; 0.815 ; I2C_CCD_Config:u9|combo_cnt[23]                         ; I2C_CCD_Config:u9|combo_cnt[23]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.081      ;
; 0.835 ; Reset_Delay:u1|Cont[20]                                 ; Reset_Delay:u1|Cont[20]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.101      ;
; 0.835 ; Reset_Delay:u1|Cont[22]                                 ; Reset_Delay:u1|Cont[22]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.101      ;
; 0.838 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[3]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[3]  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[8]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[8]  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[10] ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[10] ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[12] ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[12] ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]                       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]                       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[10]                      ; I2C_CCD_Config:u9|mI2C_CLK_DIV[10]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[12]                      ; I2C_CCD_Config:u9|mI2C_CLK_DIV[12]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.104      ;
; 0.839 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[5]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[5]  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[6]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[6]  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]                       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]                       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; I2C_CCD_Config:u9|senosr_exposure[5]                    ; I2C_CCD_Config:u9|senosr_exposure[5]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; I2C_CCD_Config:u9|senosr_exposure[6]                    ; I2C_CCD_Config:u9|senosr_exposure[6]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.105      ;
; 0.841 ; I2C_CCD_Config:u9|combo_cnt[20]                         ; I2C_CCD_Config:u9|combo_cnt[20]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.107      ;
; 0.842 ; Reset_Delay:u1|Cont[2]                                  ; Reset_Delay:u1|Cont[2]                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.108      ;
; 0.842 ; I2C_CCD_Config:u9|combo_cnt[1]                          ; I2C_CCD_Config:u9|combo_cnt[1]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.108      ;
; 0.842 ; I2C_CCD_Config:u9|combo_cnt[2]                          ; I2C_CCD_Config:u9|combo_cnt[2]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.108      ;
; 0.842 ; I2C_CCD_Config:u9|combo_cnt[22]                         ; I2C_CCD_Config:u9|combo_cnt[22]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.108      ;
; 0.842 ; Reset_Delay:u1|Cont[1]                                  ; Reset_Delay:u1|Cont[1]                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.108      ;
; 0.843 ; Reset_Delay:u1|Cont[4]                                  ; Reset_Delay:u1|Cont[4]                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.109      ;
; 0.844 ; I2C_CCD_Config:u9|combo_cnt[4]                          ; I2C_CCD_Config:u9|combo_cnt[4]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.110      ;
; 0.845 ; Reset_Delay:u1|Cont[6]                                  ; Reset_Delay:u1|Cont[6]                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.111      ;
; 0.845 ; Reset_Delay:u1|Cont[8]                                  ; Reset_Delay:u1|Cont[8]                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.111      ;
; 0.845 ; Reset_Delay:u1|Cont[15]                                 ; Reset_Delay:u1|Cont[15]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.111      ;
; 0.845 ; I2C_CCD_Config:u9|combo_cnt[6]                          ; I2C_CCD_Config:u9|combo_cnt[6]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.111      ;
; 0.845 ; I2C_CCD_Config:u9|combo_cnt[15]                         ; I2C_CCD_Config:u9|combo_cnt[15]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.111      ;
; 0.846 ; Reset_Delay:u1|Cont[17]                                 ; Reset_Delay:u1|Cont[17]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.112      ;
; 0.846 ; I2C_CCD_Config:u9|combo_cnt[8]                          ; I2C_CCD_Config:u9|combo_cnt[8]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.112      ;
; 0.846 ; I2C_CCD_Config:u9|combo_cnt[17]                         ; I2C_CCD_Config:u9|combo_cnt[17]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.112      ;
; 0.846 ; I2C_CCD_Config:u9|combo_cnt[24]                         ; I2C_CCD_Config:u9|combo_cnt[24]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.112      ;
; 0.846 ; I2C_CCD_Config:u9|senosr_exposure[3]                    ; I2C_CCD_Config:u9|senosr_exposure[3]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.112      ;
; 0.847 ; Reset_Delay:u1|Cont[18]                                 ; Reset_Delay:u1|Cont[18]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.113      ;
; 0.847 ; I2C_CCD_Config:u9|combo_cnt[18]                         ; I2C_CCD_Config:u9|combo_cnt[18]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.113      ;
; 0.895 ; Reset_Delay:u1|Cont[22]                                 ; Reset_Delay:u1|oRST_1                                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.999      ; 2.160      ;
+-------+---------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CCD_PIXCLK'                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; CCD_Capture:u2|mSTART                                                                                                                                        ; CCD_Capture:u2|mSTART                                                                                                                                        ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CCD_Capture:u2|Frame_Cont[0]                                                                                                                                 ; CCD_Capture:u2|Frame_Cont[0]                                                                                                                                 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CCD_Capture:u2|mCCD_FVAL                                                                                                                                     ; CCD_Capture:u2|mCCD_FVAL                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Histo:H0|state[0]                                                                                                                                            ; Histo:H0|state[0]                                                                                                                                            ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Histo:H0|state[1]                                                                                                                                            ; Histo:H0|state[1]                                                                                                                                            ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Histo:H0|addrHolding[8]                                                                                                                                      ; Histo:H0|addrHolding[8]                                                                                                                                      ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.512 ; Greyscale:wine1|oGVALd                                                                                                                                       ; Histo:H0|DvalHolding                                                                                                                                         ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.778      ;
; 0.515 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.781      ;
; 0.516 ; Histo:H0|addrHolding[8]                                                                                                                                      ; Histo:H0|addrHolding2[8]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.782      ;
; 0.518 ; Histo:H0|DvalHolding                                                                                                                                         ; Histo:H0|DvalHolding2                                                                                                                                        ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8] ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.784      ;
; 0.519 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.785      ;
; 0.520 ; Histo:H0|addrHolding4[5]                                                                                                                                     ; Histo:H0|addrHolding5[5]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.786      ;
; 0.521 ; Histo:H0|addrHolding[5]                                                                                                                                      ; Histo:H0|addrHolding2[5]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.787      ;
; 0.522 ; Histo:H0|addrHolding[6]                                                                                                                                      ; Histo:H0|addrHolding2[6]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; Histo:H0|addrHolding4[7]                                                                                                                                     ; Histo:H0|addrHolding5[7]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.788      ;
; 0.530 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                          ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.796      ;
; 0.531 ; CCD_Capture:u2|Frame_Cont[31]                                                                                                                                ; CCD_Capture:u2|Frame_Cont[31]                                                                                                                                ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; CCD_Capture:u2|Y_Cont[15]                                                                                                                                    ; CCD_Capture:u2|Y_Cont[15]                                                                                                                                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; RAW2RGB:u3|wData1_d1[5]                                                                                                                                      ; RAW2RGB:u3|wData1_d2[5]                                                                                                                                      ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.797      ;
; 0.533 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.799      ;
; 0.533 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                          ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.799      ;
; 0.536 ; Histo:H0|addrHolding2[5]                                                                                                                                     ; Histo:H0|addrHolding3[5]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.802      ;
; 0.537 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.803      ;
; 0.538 ; Histo:H0|addrHolding3[2]                                                                                                                                     ; Histo:H0|addrHolding4[2]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.804      ;
; 0.538 ; Histo:H0|addrHolding4[2]                                                                                                                                     ; Histo:H0|addrHolding5[2]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.804      ;
; 0.539 ; CCD_Capture:u2|X_Cont[15]                                                                                                                                    ; CCD_Capture:u2|X_Cont[15]                                                                                                                                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.805      ;
; 0.539 ; Histo:H0|addrHolding4[0]                                                                                                                                     ; Histo:H0|addrHolding5[0]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.805      ;
; 0.539 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.805      ;
; 0.540 ; Histo:H0|addrHolding2[2]                                                                                                                                     ; Histo:H0|addrHolding3[2]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.806      ;
; 0.540 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[6]                                          ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.806      ;
; 0.540 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[7]                                          ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.806      ;
; 0.541 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.807      ;
; 0.541 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.807      ;
; 0.543 ; Histo:H0|addrHolding3[6]                                                                                                                                     ; Histo:H0|addrHolding4[6]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.809      ;
; 0.545 ; Histo:H0|addrHolding2[4]                                                                                                                                     ; Histo:H0|addrHolding3[4]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.811      ;
; 0.547 ; Histo:H0|addrHolding2[3]                                                                                                                                     ; Histo:H0|addrHolding3[3]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.813      ;
; 0.547 ; Histo:H0|addrHolding2[1]                                                                                                                                     ; Histo:H0|addrHolding3[1]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.813      ;
; 0.547 ; Histo:H0|addrHolding3[4]                                                                                                                                     ; Histo:H0|addrHolding4[4]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.813      ;
; 0.548 ; Histo:H0|addrHolding3[0]                                                                                                                                     ; Histo:H0|addrHolding4[0]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.814      ;
; 0.548 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.814      ;
; 0.549 ; Histo:H0|PixCount[8]                                                                                                                                         ; Histo:H0|PixCount[8]                                                                                                                                         ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.815      ;
; 0.549 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.815      ;
; 0.552 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.818      ;
; 0.553 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.819      ;
; 0.557 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.823      ;
; 0.560 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1]                                          ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.826      ;
; 0.565 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.831      ;
; 0.567 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.833      ;
; 0.654 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.920      ;
; 0.656 ; Histo:H0|addrHolding[7]                                                                                                                                      ; Histo:H0|addrHolding2[7]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.922      ;
; 0.657 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.923      ;
; 0.657 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.923      ;
; 0.657 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.923      ;
; 0.660 ; Histo:H0|addrHolding[2]                                                                                                                                      ; Histo:H0|addrHolding2[2]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.926      ;
; 0.660 ; Histo:H0|addrHolding[1]                                                                                                                                      ; Histo:H0|addrHolding2[1]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.926      ;
; 0.660 ; Histo:H0|addrHolding4[3]                                                                                                                                     ; Histo:H0|addrHolding5[3]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.926      ;
; 0.661 ; Histo:H0|addrHolding[3]                                                                                                                                      ; Histo:H0|addrHolding2[3]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.927      ;
; 0.661 ; Histo:H0|addrHolding4[1]                                                                                                                                     ; Histo:H0|addrHolding5[1]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.927      ;
; 0.664 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.930      ;
; 0.665 ; RAW2RGB:u3|wData0_d1[9]                                                                                                                                      ; RAW2RGB:u3|wData0_d2[9]                                                                                                                                      ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.931      ;
; 0.665 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.931      ;
; 0.666 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.932      ;
; 0.667 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1] ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.933      ;
; 0.667 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.933      ;
; 0.668 ; Histo:H0|addrHolding3[7]                                                                                                                                     ; Histo:H0|addrHolding4[7]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.934      ;
; 0.668 ; Histo:H0|addrHolding4[4]                                                                                                                                     ; Histo:H0|addrHolding5[4]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.934      ;
; 0.669 ; RAW2RGB:u3|wData0_d1[2]                                                                                                                                      ; RAW2RGB:u3|wData0_d2[2]                                                                                                                                      ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.935      ;
; 0.669 ; RAW2RGB:u3|wData0_d1[3]                                                                                                                                      ; RAW2RGB:u3|wData0_d2[3]                                                                                                                                      ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.935      ;
; 0.670 ; Histo:H0|addrHolding[0]                                                                                                                                      ; Histo:H0|addrHolding2[0]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.936      ;
; 0.670 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                          ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.936      ;
; 0.673 ; RAW2RGB:u3|wData0_d1[5]                                                                                                                                      ; RAW2RGB:u3|wData0_d2[5]                                                                                                                                      ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.939      ;
; 0.674 ; Histo:H0|addrHolding[4]                                                                                                                                      ; Histo:H0|addrHolding2[4]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.940      ;
; 0.674 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                          ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.940      ;
; 0.675 ; RAW2RGB:u3|wData1_d1[4]                                                                                                                                      ; RAW2RGB:u3|wData1_d2[4]                                                                                                                                      ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.941      ;
; 0.676 ; RAW2RGB:u3|wData1_d1[7]                                                                                                                                      ; RAW2RGB:u3|wData1_d2[7]                                                                                                                                      ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.942      ;
; 0.677 ; Histo:H0|redFound                                                                                                                                            ; Histo:H0|redFound                                                                                                                                            ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.943      ;
; 0.680 ; Histo:H0|addrHolding3[5]                                                                                                                                     ; Histo:H0|addrHolding4[5]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.946      ;
; 0.682 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.948      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'sdram_pll:u6|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                   ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.391 ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                           ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|ST[0]                                                                                                              ; Sdram_Control_4Port:u7|ST[0]                                                                                                              ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                           ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|IN_REQ                                                                                                             ; Sdram_Control_4Port:u7|IN_REQ                                                                                                             ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|mWR                                                                                                                ; Sdram_Control_4Port:u7|mWR                                                                                                                ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Read                                                                                                               ; Sdram_Control_4Port:u7|Read                                                                                                               ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                           ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|OUT_VALID                                                                                                          ; Sdram_Control_4Port:u7|OUT_VALID                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                         ; Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                         ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                      ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                      ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                           ; Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                 ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|ex_write                                                                                          ; Sdram_Control_4Port:u7|command:command1|ex_write                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|ex_read                                                                                           ; Sdram_Control_4Port:u7|command:command1|ex_read                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                            ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                            ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                 ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                      ; Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                      ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|command:command1|do_precharge                                                                                      ; Sdram_Control_4Port:u8|command:command1|do_precharge                                                                                      ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|command:command1|REF_ACK                                                                                           ; Sdram_Control_4Port:u8|command:command1|REF_ACK                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|control_interface:control1|REF_REQ                                                                                 ; Sdram_Control_4Port:u8|control_interface:control1|REF_REQ                                                                                 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Read                                                                                                               ; Sdram_Control_4Port:u8|Read                                                                                                               ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|OUT_VALID                                                                                                          ; Sdram_Control_4Port:u8|OUT_VALID                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|mRD_DONE                                                                                                           ; Sdram_Control_4Port:u8|mRD_DONE                                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|RD_MASK[0]                                                                                                         ; Sdram_Control_4Port:u8|RD_MASK[0]                                                                                                         ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|IN_REQ                                                                                                             ; Sdram_Control_4Port:u8|IN_REQ                                                                                                             ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|mWR_DONE                                                                                                           ; Sdram_Control_4Port:u8|mWR_DONE                                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|mWR                                                                                                                ; Sdram_Control_4Port:u8|mWR                                                                                                                ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|command:command1|CM_ACK                                                                                            ; Sdram_Control_4Port:u8|command:command1|CM_ACK                                                                                            ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|control_interface:control1|CMD_ACK                                                                                 ; Sdram_Control_4Port:u8|control_interface:control1|CMD_ACK                                                                                 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|ST[0]                                                                                                              ; Sdram_Control_4Port:u8|ST[0]                                                                                                              ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|command:command1|ex_write                                                                                          ; Sdram_Control_4Port:u8|command:command1|ex_write                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|command:command1|ex_read                                                                                           ; Sdram_Control_4Port:u8|command:command1|ex_read                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|command:command1|do_load_mode                                                                                      ; Sdram_Control_4Port:u8|command:command1|do_load_mode                                                                                      ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                           ; Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|command:command1|rw_flag                                                                                           ; Sdram_Control_4Port:u8|command:command1|rw_flag                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|command:command1|oe4                                                                                               ; Sdram_Control_4Port:u8|command:command1|oe4                                                                                               ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|oe4                                                                                               ; Sdram_Control_4Port:u7|command:command1|oe4                                                                                               ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                             ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                             ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|command:command1|do_rw                                                                                             ; Sdram_Control_4Port:u8|command:command1|do_rw                                                                                             ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.515 ; Sdram_Control_4Port:u8|mADDR[22]                                                                                                          ; Sdram_Control_4Port:u8|control_interface:control1|SADDR[22]                                                                               ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.781      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'vga_pll:u5|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                   ; To Node                                                                                                                                                                                 ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.515 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]                             ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.781      ;
; 0.517 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]                             ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.783      ;
; 0.518 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]                             ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.784      ;
; 0.521 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]                             ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.787      ;
; 0.523 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                     ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.789      ;
; 0.526 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]                             ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; touch_tcon:u10|mvd                                                                                                                                          ; touch_tcon:u10|oVD                                                                                                                                                                      ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.792      ;
; 0.528 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.794      ;
; 0.532 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.798      ;
; 0.541 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                                              ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.807      ;
; 0.550 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.816      ;
; 0.551 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.817      ;
; 0.551 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.817      ;
; 0.552 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.818      ;
; 0.555 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                                              ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.821      ;
; 0.556 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.822      ;
; 0.561 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.827      ;
; 0.654 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                     ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.920      ;
; 0.656 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]                             ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.922      ;
; 0.656 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]                             ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.922      ;
; 0.657 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.923      ;
; 0.657 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]                             ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.923      ;
; 0.657 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]                             ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.923      ;
; 0.660 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]                             ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.926      ;
; 0.663 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]                             ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.929      ;
; 0.664 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]                             ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.930      ;
; 0.667 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                     ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.933      ;
; 0.669 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                                              ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.935      ;
; 0.686 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.952      ;
; 0.692 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.002      ; 0.960      ;
; 0.696 ; touch_tcon:u10|mden                                                                                                                                         ; touch_tcon:u10|oDEN                                                                                                                                                                     ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.003      ; 0.965      ;
; 0.700 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]                             ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.002      ; 0.968      ;
; 0.703 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.054      ; 0.991      ;
; 0.705 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]                             ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; -0.003     ; 0.968      ;
; 0.705 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg1 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.054      ; 0.993      ;
; 0.731 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; -0.002     ; 0.995      ;
; 0.734 ; touch_tcon:u10|y_cnt[1]                                                                                                                                     ; touch_tcon:u10|mvd                                                                                                                                                                      ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.001      ; 1.001      ;
; 0.737 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.003      ;
; 0.737 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.003      ;
; 0.741 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; -0.002     ; 1.005      ;
; 0.794 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]                             ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.002      ; 1.062      ;
; 0.794 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]                             ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.002      ; 1.062      ;
; 0.794 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                     ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.060      ;
; 0.795 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                     ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.061      ;
; 0.801 ; touch_tcon:u10|x_cnt[7]                                                                                                                                     ; touch_tcon:u10|x_cnt[7]                                                                                                                                                                 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.067      ;
; 0.801 ; touch_tcon:u10|y_cnt[6]                                                                                                                                     ; touch_tcon:u10|y_cnt[6]                                                                                                                                                                 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.067      ;
; 0.802 ; touch_tcon:u10|y_cnt[8]                                                                                                                                     ; touch_tcon:u10|y_cnt[8]                                                                                                                                                                 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; touch_tcon:u10|y_cnt[1]                                                                                                                                     ; touch_tcon:u10|y_cnt[1]                                                                                                                                                                 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; touch_tcon:u10|y_cnt[4]                                                                                                                                     ; touch_tcon:u10|y_cnt[4]                                                                                                                                                                 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.068      ;
; 0.809 ; touch_tcon:u10|x_cnt[9]                                                                                                                                     ; touch_tcon:u10|x_cnt[9]                                                                                                                                                                 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.075      ;
; 0.826 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                                              ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; -0.002     ; 1.090      ;
; 0.827 ; touch_tcon:u10|x_cnt[0]                                                                                                                                     ; touch_tcon:u10|x_cnt[0]                                                                                                                                                                 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.093      ;
; 0.834 ; touch_tcon:u10|x_cnt[3]                                                                                                                                     ; touch_tcon:u10|x_cnt[3]                                                                                                                                                                 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.100      ;
; 0.835 ; touch_tcon:u10|y_cnt[7]                                                                                                                                     ; touch_tcon:u10|y_cnt[7]                                                                                                                                                                 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.101      ;
; 0.840 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.106      ;
; 0.841 ; touch_tcon:u10|mhd                                                                                                                                          ; touch_tcon:u10|oHD                                                                                                                                                                      ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.001      ; 1.108      ;
; 0.842 ; touch_tcon:u10|x_cnt[6]                                                                                                                                     ; touch_tcon:u10|x_cnt[6]                                                                                                                                                                 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.108      ;
; 0.842 ; touch_tcon:u10|x_cnt[8]                                                                                                                                     ; touch_tcon:u10|x_cnt[8]                                                                                                                                                                 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.108      ;
; 0.843 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.109      ;
; 0.844 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]                             ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.002      ; 1.112      ;
; 0.845 ; touch_tcon:u10|x_cnt[4]                                                                                                                                     ; touch_tcon:u10|x_cnt[4]                                                                                                                                                                 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.111      ;
; 0.846 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]                             ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; -0.003     ; 1.109      ;
; 0.846 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]                             ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.112      ;
; 0.846 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                     ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.112      ;
; 0.849 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.115      ;
; 0.851 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.117      ;
; 0.853 ; touch_tcon:u10|x_cnt[2]                                                                                                                                     ; touch_tcon:u10|x_cnt[2]                                                                                                                                                                 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.119      ;
; 0.854 ; touch_tcon:u10|x_cnt[1]                                                                                                                                     ; touch_tcon:u10|x_cnt[1]                                                                                                                                                                 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.120      ;
; 0.860 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                                              ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; -0.002     ; 1.124      ;
; 0.861 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.127      ;
; 0.877 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; -0.002     ; 1.141      ;
; 0.878 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.144      ;
; 0.879 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.145      ;
; 0.879 ; touch_tcon:u10|y_cnt[0]                                                                                                                                     ; touch_tcon:u10|mvd                                                                                                                                                                      ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.001      ; 1.146      ;
; 0.927 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.193      ;
; 0.942 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.208      ;
; 0.943 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; -0.002     ; 1.207      ;
; 0.945 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.211      ;
; 0.951 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg7 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.056      ; 1.241      ;
; 0.952 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                                              ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.009      ; 1.227      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'N/C'                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                      ; To Node     ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------------------------------------+-------------+--------------+------------+------------+
; 2.476 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_13                                                                                                       ; DRAM_DQ[29] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.005      ; 2.481      ;
; 2.496 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_14                                                                                                       ; DRAM_DQ[30] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.005      ; 2.501      ;
; 2.496 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_15                                                                                                       ; DRAM_DQ[31] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.005      ; 2.501      ;
; 2.509 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_11                                                                                                       ; DRAM_DQ[27] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.008     ; 2.501      ;
; 2.509 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_12                                                                                                       ; DRAM_DQ[28] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.008     ; 2.501      ;
; 2.518 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_7                                                                                                        ; DRAM_DQ[23] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.037     ; 2.481      ;
; 2.520 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_10                                                                                                       ; DRAM_DQ[26] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.029     ; 2.491      ;
; 2.526 ; Sdram_Control_4Port:u7|command:command1|OE                                                                                                                     ; DRAM_DQ[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.025     ; 2.501      ;
; 2.526 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_1                                                                                                        ; DRAM_DQ[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.025     ; 2.501      ;
; 2.526 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_4                                                                                                        ; DRAM_DQ[20] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.045     ; 2.481      ;
; 2.530 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_8                                                                                                        ; DRAM_DQ[24] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.029     ; 2.501      ;
; 2.530 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_9                                                                                                        ; DRAM_DQ[25] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.029     ; 2.501      ;
; 2.532 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_2                                                                                                        ; DRAM_DQ[18] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.051     ; 2.481      ;
; 2.536 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_3                                                                                                        ; DRAM_DQ[19] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.045     ; 2.491      ;
; 2.536 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_5                                                                                                        ; DRAM_DQ[21] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.045     ; 2.491      ;
; 2.536 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_6                                                                                                        ; DRAM_DQ[22] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.045     ; 2.491      ;
; 2.540 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_2                                                                                                        ; DRAM_DQ[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.039     ; 2.501      ;
; 2.550 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_3                                                                                                        ; DRAM_DQ[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.039     ; 2.511      ;
; 2.550 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_4                                                                                                        ; DRAM_DQ[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.039     ; 2.511      ;
; 2.550 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_5                                                                                                        ; DRAM_DQ[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.049     ; 2.501      ;
; 2.555 ; Sdram_Control_4Port:u8|command:command1|OE                                                                                                                     ; DRAM_DQ[16] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.064     ; 2.491      ;
; 2.555 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_1                                                                                                        ; DRAM_DQ[17] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.064     ; 2.491      ;
; 2.579 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_6                                                                                                        ; DRAM_DQ[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.068     ; 2.511      ;
; 2.579 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_7                                                                                                        ; DRAM_DQ[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.068     ; 2.511      ;
; 2.584 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_8                                                                                                        ; DRAM_DQ[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.093     ; 2.491      ;
; 2.597 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_11                                                                                                       ; DRAM_DQ[11] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.096     ; 2.501      ;
; 2.600 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_12                                                                                                       ; DRAM_DQ[12] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.089     ; 2.511      ;
; 2.604 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_9                                                                                                        ; DRAM_DQ[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.083     ; 2.521      ;
; 2.604 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_10                                                                                                       ; DRAM_DQ[10] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.083     ; 2.521      ;
; 2.610 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_13                                                                                                       ; DRAM_DQ[13] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.089     ; 2.521      ;
; 2.610 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_14                                                                                                       ; DRAM_DQ[14] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.089     ; 2.521      ;
; 2.610 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_15                                                                                                       ; DRAM_DQ[15] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.089     ; 2.521      ;
; 4.783 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[17] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.225     ; 4.558      ;
; 4.791 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[16] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.225     ; 4.566      ;
; 5.087 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[18] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.225     ; 4.862      ;
; 5.101 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[22] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.225     ; 4.876      ;
; 5.114 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[21] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.225     ; 4.889      ;
; 5.121 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[19] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.225     ; 4.896      ;
; 5.125 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[20] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.225     ; 4.900      ;
; 5.215 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[23] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.225     ; 4.990      ;
; 5.227 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DRAM_DQ[27] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.211     ; 5.016      ;
; 5.337 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[30] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.225     ; 5.112      ;
; 5.348 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DRAM_DQ[29] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.211     ; 5.137      ;
; 5.352 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; DRAM_DQ[23] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.267     ; 5.085      ;
; 5.354 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DRAM_DQ[28] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.211     ; 5.143      ;
; 5.409 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; DRAM_DQ[25] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.211     ; 5.198      ;
; 5.427 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[24] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.225     ; 5.202      ;
; 5.436 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.203     ; 5.233      ;
; 5.451 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; DRAM_DQ[17] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.267     ; 5.184      ;
; 5.453 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[28] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.225     ; 5.228      ;
; 5.456 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; DRAM_DQ[16] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.267     ; 5.189      ;
; 5.502 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; DRAM_DQ[31] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.211     ; 5.291      ;
; 5.509 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DRAM_DQ[26] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.211     ; 5.298      ;
; 5.536 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[26] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.225     ; 5.311      ;
; 5.546 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[25] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.225     ; 5.321      ;
; 5.563 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.203     ; 5.360      ;
; 5.565 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.203     ; 5.362      ;
; 5.573 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[27] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.225     ; 5.348      ;
; 5.594 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[29] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.225     ; 5.369      ;
; 5.611 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; DRAM_DQ[30] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.211     ; 5.400      ;
; 5.613 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[31] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.225     ; 5.388      ;
; 5.627 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; DRAM_DQ[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.199     ; 5.428      ;
; 5.631 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; DRAM_DQ[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.199     ; 5.432      ;
; 5.644 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; DRAM_DQ[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.199     ; 5.445      ;
; 5.651 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; DRAM_DQ[20] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.267     ; 5.384      ;
; 5.668 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; DRAM_DQ[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.199     ; 5.469      ;
; 5.700 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.203     ; 5.497      ;
; 5.741 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[14] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.203     ; 5.538      ;
; 5.746 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.203     ; 5.543      ;
; 5.754 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; DRAM_DQ[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.199     ; 5.555      ;
; 5.778 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; DRAM_DQ[21] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.267     ; 5.511      ;
; 5.778 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; DRAM_DQ[19] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.267     ; 5.511      ;
; 5.806 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[12] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.203     ; 5.603      ;
; 5.813 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; DRAM_DQ[18] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.267     ; 5.546      ;
; 5.819 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; DRAM_DQ[24] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.267     ; 5.552      ;
; 5.822 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[13] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.203     ; 5.619      ;
; 5.828 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; DRAM_DQ[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.199     ; 5.629      ;
; 5.841 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; DRAM_DQ[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.199     ; 5.642      ;
; 5.848 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DRAM_DQ[11] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.232     ; 5.616      ;
; 5.852 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.203     ; 5.649      ;
; 5.856 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; DRAM_DQ[22] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.267     ; 5.589      ;
; 5.856 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[11] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.203     ; 5.653      ;
; 5.918 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; DRAM_DQ[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.199     ; 5.719      ;
; 5.979 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.203     ; 5.776      ;
; 5.980 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[10] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.203     ; 5.777      ;
; 5.985 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; DRAM_DQ[23] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.261     ; 5.724      ;
; 5.986 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; DRAM_DQ[17] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.261     ; 5.725      ;
; 6.006 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; DRAM_DQ[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.199     ; 5.807      ;
; 6.048 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DRAM_DQ[10] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.232     ; 5.816      ;
; 6.070 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; DRAM_DQ[14] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.260     ; 5.810      ;
; 6.078 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DRAM_DQ[12] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.232     ; 5.846      ;
; 6.086 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[15] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.203     ; 5.883      ;
; 6.103 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.203     ; 5.900      ;
; 6.121 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DRAM_DQ[13] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.232     ; 5.889      ;
; 6.128 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; DRAM_DQ[24] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.261     ; 5.867      ;
; 6.132 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; DRAM_DQ[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.261     ; 5.871      ;
; 6.133 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; DRAM_DQ[16] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.261     ; 5.872      ;
; 6.135 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DRAM_DQ[28] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.263     ; 5.872      ;
; 6.136 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; DRAM_DQ[25] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.263     ; 5.873      ;
; 6.138 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; DRAM_DQ[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.261     ; 5.877      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'CCD_PIXCLK'                                                                                               ;
+--------+-----------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; -3.968 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d1[1]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.019     ; 2.986      ;
; -3.968 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d1[1]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.019     ; 2.986      ;
; -3.968 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rRed[1]       ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.021     ; 2.984      ;
; -3.968 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rRed[0]       ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.021     ; 2.984      ;
; -3.968 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rRed[2]       ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.021     ; 2.984      ;
; -3.968 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d1[3]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.017     ; 2.988      ;
; -3.968 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d2[3]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.017     ; 2.988      ;
; -3.968 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d2[3]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.017     ; 2.988      ;
; -3.968 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d1[3]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.019     ; 2.986      ;
; -3.968 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rRed[3]       ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.021     ; 2.984      ;
; -3.968 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d1[4]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.019     ; 2.986      ;
; -3.968 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rBlue[4]      ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.029     ; 2.976      ;
; -3.968 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d1[6]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.019     ; 2.986      ;
; -3.968 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d1[6]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.017     ; 2.988      ;
; -3.968 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d2[6]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.017     ; 2.988      ;
; -3.968 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d1[7]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.017     ; 2.988      ;
; -3.968 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d2[7]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.017     ; 2.988      ;
; -3.968 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d1[7]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.019     ; 2.986      ;
; -3.968 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d2[7]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.017     ; 2.988      ;
; -3.968 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d2[7]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.017     ; 2.988      ;
; -3.968 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rBlue[5]      ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.029     ; 2.976      ;
; -3.968 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d2[8]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.023     ; 2.982      ;
; -3.968 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d1[8]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.019     ; 2.986      ;
; -3.968 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rBlue[6]      ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.029     ; 2.976      ;
; -3.968 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rBlue[7]      ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.029     ; 2.976      ;
; -3.968 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d1[11] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.019     ; 2.986      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d1[0]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.006     ; 2.998      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d1[0]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.008     ; 2.996      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d1[0]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.006     ; 2.998      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d1[1]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.005     ; 2.999      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d2[0]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.006     ; 2.998      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d2[0]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.006     ; 2.998      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rGreen[1]     ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.030     ; 2.974      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d2[1]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.020     ; 2.984      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d2[1]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.020     ; 2.984      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d2[1]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.020     ; 2.984      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d1[2]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.006     ; 2.998      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d1[2]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.006     ; 2.998      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d1[2]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.006     ; 2.998      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rGreen[2]     ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.030     ; 2.974      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d2[0]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.006     ; 2.998      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d2[2]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.006     ; 2.998      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d2[2]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.006     ; 2.998      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d2[2]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.006     ; 2.998      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rBlue[0]      ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.025     ; 2.979      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d1[3]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.018     ; 2.986      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d2[3]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.020     ; 2.984      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rGreen[3]     ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.030     ; 2.974      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rBlue[1]      ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.025     ; 2.979      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d1[4]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.020     ; 2.984      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d2[4]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.020     ; 2.984      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d2[4]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.020     ; 2.984      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d1[4]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.020     ; 2.984      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d2[4]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.020     ; 2.984      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rRed[4]       ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.993     ; 3.011      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rGreen[4]     ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.030     ; 2.974      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rBlue[2]      ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.025     ; 2.979      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rBlue[3]      ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.025     ; 2.979      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d1[5]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.020     ; 2.984      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d2[5]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.020     ; 2.984      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d1[5]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.020     ; 2.984      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d1[5]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.020     ; 2.984      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d2[5]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.020     ; 2.984      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d2[5]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.020     ; 2.984      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rRed[5]       ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.993     ; 3.011      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rGreen[5]     ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.027     ; 2.977      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d1[6]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.018     ; 2.986      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d2[6]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.020     ; 2.984      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d2[6]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.020     ; 2.984      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rRed[6]       ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.993     ; 3.011      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rGreen[6]     ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.027     ; 2.977      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d1[7]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.018     ; 2.986      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rRed[7]       ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.993     ; 3.011      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rGreen[7]     ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.027     ; 2.977      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d1[8]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.018     ; 2.986      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d1[8]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.018     ; 2.986      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d2[8]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.020     ; 2.984      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d2[8]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.020     ; 2.984      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rRed[8]       ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.018     ; 2.986      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rGreen[8]     ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.027     ; 2.977      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d1[9]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.008     ; 2.996      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d1[9]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.005     ; 2.999      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d2[9]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.005     ; 2.999      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d1[9]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.005     ; 2.999      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d2[9]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.005     ; 2.999      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d2[9]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.005     ; 2.999      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rRed[9]       ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.018     ; 2.986      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rGreen[9]     ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.025     ; 2.979      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d1[10] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.003     ; 3.001      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d1[10] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.005     ; 2.999      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rGreen[10]    ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.025     ; 2.979      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d2[10] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.005     ; 2.999      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d2[10] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.008     ; 2.996      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d2[10] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.008     ; 2.996      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rRed[10]      ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.018     ; 2.986      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rBlue[8]      ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.995     ; 3.009      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d1[11] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.020     ; 2.984      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d2[11] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.020     ; 2.984      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d1[11] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.018     ; 2.986      ;
; -3.967 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d2[11] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.020     ; 2.984      ;
+--------+-----------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'sdram_pll:u6|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                                                                                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 1.378 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.002      ; 1.993      ;
; 1.378 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.002      ; 1.993      ;
; 1.575 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.001      ; 1.795      ;
; 1.575 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.001      ; 1.795      ;
; 1.575 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.001      ; 1.795      ;
; 1.575 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.001      ; 1.795      ;
; 1.575 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.001      ; 1.795      ;
; 1.648 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.721      ;
; 1.648 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.721      ;
; 1.648 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.721      ;
; 1.648 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.721      ;
; 1.648 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.721      ;
; 1.648 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.721      ;
; 1.648 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.721      ;
; 1.648 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.721      ;
; 1.648 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.721      ;
; 1.648 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.721      ;
; 1.648 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.721      ;
; 1.648 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.721      ;
; 1.876 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.002      ; 1.495      ;
; 1.876 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.002      ; 1.495      ;
; 1.876 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.002      ; 1.495      ;
; 1.876 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.002      ; 1.495      ;
; 1.876 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.002      ; 1.495      ;
; 1.876 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.002      ; 1.495      ;
; 1.876 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.002      ; 1.495      ;
; 1.876 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.002      ; 1.495      ;
; 1.876 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.002      ; 1.495      ;
; 1.876 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.002      ; 1.495      ;
; 1.876 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.002      ; 1.495      ;
; 1.892 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.477      ;
; 1.892 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.477      ;
; 1.892 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.477      ;
; 1.892 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.477      ;
; 1.892 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.477      ;
; 1.892 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.477      ;
; 1.892 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.477      ;
; 1.892 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.477      ;
; 1.919 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.002     ; 1.448      ;
; 1.919 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.002     ; 1.448      ;
; 1.919 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.002     ; 1.448      ;
; 1.919 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.002     ; 1.448      ;
; 1.919 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.002     ; 1.448      ;
; 2.064 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.305      ;
; 2.064 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.305      ;
; 2.064 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.305      ;
; 2.064 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.305      ;
; 2.064 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.305      ;
; 2.064 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.305      ;
; 2.064 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.305      ;
; 2.064 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.305      ;
; 2.064 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.305      ;
; 2.064 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.305      ;
; 2.071 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.298      ;
; 2.071 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.298      ;
; 2.071 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.298      ;
; 2.071 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.298      ;
; 2.073 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.296      ;
; 2.073 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.296      ;
; 2.073 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.296      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'iCLK_50'                                                                                                                      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.423 ; I2C_CCD_Config:u9|combo_cnt[18] ; I2C_CCD_Config:u9|mI2C_CTRL_CLK    ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.739     ; 6.874      ;
; 12.455 ; I2C_CCD_Config:u9|combo_cnt[19] ; I2C_CCD_Config:u9|mI2C_CTRL_CLK    ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.739     ; 6.842      ;
; 12.569 ; I2C_CCD_Config:u9|combo_cnt[16] ; I2C_CCD_Config:u9|mI2C_CTRL_CLK    ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.739     ; 6.728      ;
; 12.571 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CTRL_CLK    ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.739     ; 6.726      ;
; 12.580 ; I2C_CCD_Config:u9|combo_cnt[22] ; I2C_CCD_Config:u9|mI2C_CTRL_CLK    ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.739     ; 6.717      ;
; 12.601 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|mI2C_CTRL_CLK    ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.739     ; 6.696      ;
; 12.617 ; I2C_CCD_Config:u9|combo_cnt[23] ; I2C_CCD_Config:u9|mI2C_CTRL_CLK    ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.739     ; 6.680      ;
; 12.648 ; I2C_CCD_Config:u9|combo_cnt[11] ; I2C_CCD_Config:u9|mI2C_CTRL_CLK    ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.740     ; 6.648      ;
; 12.702 ; I2C_CCD_Config:u9|combo_cnt[17] ; I2C_CCD_Config:u9|mI2C_CTRL_CLK    ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.739     ; 6.595      ;
; 12.714 ; I2C_CCD_Config:u9|combo_cnt[20] ; I2C_CCD_Config:u9|mI2C_CTRL_CLK    ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.739     ; 6.583      ;
; 12.717 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|mI2C_CTRL_CLK    ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.739     ; 6.580      ;
; 12.732 ; I2C_CCD_Config:u9|combo_cnt[6]  ; I2C_CCD_Config:u9|mI2C_CTRL_CLK    ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.740     ; 6.564      ;
; 12.773 ; I2C_CCD_Config:u9|combo_cnt[7]  ; I2C_CCD_Config:u9|mI2C_CTRL_CLK    ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.740     ; 6.523      ;
; 12.812 ; I2C_CCD_Config:u9|combo_cnt[10] ; I2C_CCD_Config:u9|mI2C_CTRL_CLK    ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.740     ; 6.484      ;
; 12.842 ; I2C_CCD_Config:u9|combo_cnt[21] ; I2C_CCD_Config:u9|mI2C_CTRL_CLK    ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.739     ; 6.455      ;
; 12.867 ; I2C_CCD_Config:u9|combo_cnt[12] ; I2C_CCD_Config:u9|mI2C_CTRL_CLK    ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.739     ; 6.430      ;
; 12.879 ; I2C_CCD_Config:u9|combo_cnt[4]  ; I2C_CCD_Config:u9|mI2C_CTRL_CLK    ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.740     ; 6.417      ;
; 12.885 ; I2C_CCD_Config:u9|combo_cnt[2]  ; I2C_CCD_Config:u9|mI2C_CTRL_CLK    ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.740     ; 6.411      ;
; 12.916 ; I2C_CCD_Config:u9|combo_cnt[3]  ; I2C_CCD_Config:u9|mI2C_CTRL_CLK    ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.740     ; 6.380      ;
; 12.923 ; I2C_CCD_Config:u9|combo_cnt[8]  ; I2C_CCD_Config:u9|mI2C_CTRL_CLK    ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.740     ; 6.373      ;
; 13.009 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|mI2C_CTRL_CLK    ; iCLK_50      ; iCLK_50     ; 20.000       ; -1.739     ; 5.288      ;
; 13.020 ; I2C_CCD_Config:u9|combo_cnt[5]  ; I2C_CCD_Config:u9|mI2C_CTRL_CLK    ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.740     ; 6.276      ;
; 13.032 ; I2C_CCD_Config:u9|combo_cnt[0]  ; I2C_CCD_Config:u9|mI2C_CTRL_CLK    ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.740     ; 6.264      ;
; 13.060 ; I2C_CCD_Config:u9|combo_cnt[9]  ; I2C_CCD_Config:u9|mI2C_CTRL_CLK    ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.740     ; 6.236      ;
; 13.165 ; I2C_CCD_Config:u9|combo_cnt[1]  ; I2C_CCD_Config:u9|mI2C_CTRL_CLK    ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.740     ; 6.131      ;
; 13.387 ; I2C_CCD_Config:u9|combo_cnt[24] ; I2C_CCD_Config:u9|mI2C_CTRL_CLK    ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.739     ; 5.910      ;
; 13.544 ; I2C_CCD_Config:u9|combo_cnt[18] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.392      ;
; 13.544 ; I2C_CCD_Config:u9|combo_cnt[18] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.392      ;
; 13.544 ; I2C_CCD_Config:u9|combo_cnt[18] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.392      ;
; 13.544 ; I2C_CCD_Config:u9|combo_cnt[18] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.392      ;
; 13.544 ; I2C_CCD_Config:u9|combo_cnt[18] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.392      ;
; 13.544 ; I2C_CCD_Config:u9|combo_cnt[18] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.392      ;
; 13.544 ; I2C_CCD_Config:u9|combo_cnt[18] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.392      ;
; 13.544 ; I2C_CCD_Config:u9|combo_cnt[18] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.392      ;
; 13.544 ; I2C_CCD_Config:u9|combo_cnt[18] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.392      ;
; 13.544 ; I2C_CCD_Config:u9|combo_cnt[18] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.392      ;
; 13.544 ; I2C_CCD_Config:u9|combo_cnt[18] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[10] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.392      ;
; 13.544 ; I2C_CCD_Config:u9|combo_cnt[18] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[12] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.392      ;
; 13.544 ; I2C_CCD_Config:u9|combo_cnt[18] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[13] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.392      ;
; 13.544 ; I2C_CCD_Config:u9|combo_cnt[18] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[14] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.392      ;
; 13.544 ; I2C_CCD_Config:u9|combo_cnt[18] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[15] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.392      ;
; 13.544 ; I2C_CCD_Config:u9|combo_cnt[18] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.392      ;
; 13.576 ; I2C_CCD_Config:u9|combo_cnt[19] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.360      ;
; 13.576 ; I2C_CCD_Config:u9|combo_cnt[19] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.360      ;
; 13.576 ; I2C_CCD_Config:u9|combo_cnt[19] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.360      ;
; 13.576 ; I2C_CCD_Config:u9|combo_cnt[19] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.360      ;
; 13.576 ; I2C_CCD_Config:u9|combo_cnt[19] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.360      ;
; 13.576 ; I2C_CCD_Config:u9|combo_cnt[19] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.360      ;
; 13.576 ; I2C_CCD_Config:u9|combo_cnt[19] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.360      ;
; 13.576 ; I2C_CCD_Config:u9|combo_cnt[19] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.360      ;
; 13.576 ; I2C_CCD_Config:u9|combo_cnt[19] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.360      ;
; 13.576 ; I2C_CCD_Config:u9|combo_cnt[19] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.360      ;
; 13.576 ; I2C_CCD_Config:u9|combo_cnt[19] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[10] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.360      ;
; 13.576 ; I2C_CCD_Config:u9|combo_cnt[19] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[12] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.360      ;
; 13.576 ; I2C_CCD_Config:u9|combo_cnt[19] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[13] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.360      ;
; 13.576 ; I2C_CCD_Config:u9|combo_cnt[19] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[14] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.360      ;
; 13.576 ; I2C_CCD_Config:u9|combo_cnt[19] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[15] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.360      ;
; 13.576 ; I2C_CCD_Config:u9|combo_cnt[19] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.360      ;
; 13.690 ; I2C_CCD_Config:u9|combo_cnt[16] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.246      ;
; 13.690 ; I2C_CCD_Config:u9|combo_cnt[16] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.246      ;
; 13.690 ; I2C_CCD_Config:u9|combo_cnt[16] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.246      ;
; 13.690 ; I2C_CCD_Config:u9|combo_cnt[16] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.246      ;
; 13.690 ; I2C_CCD_Config:u9|combo_cnt[16] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.246      ;
; 13.690 ; I2C_CCD_Config:u9|combo_cnt[16] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.246      ;
; 13.690 ; I2C_CCD_Config:u9|combo_cnt[16] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.246      ;
; 13.690 ; I2C_CCD_Config:u9|combo_cnt[16] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.246      ;
; 13.690 ; I2C_CCD_Config:u9|combo_cnt[16] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.246      ;
; 13.690 ; I2C_CCD_Config:u9|combo_cnt[16] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.246      ;
; 13.690 ; I2C_CCD_Config:u9|combo_cnt[16] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[10] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.246      ;
; 13.690 ; I2C_CCD_Config:u9|combo_cnt[16] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[12] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.246      ;
; 13.690 ; I2C_CCD_Config:u9|combo_cnt[16] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[13] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.246      ;
; 13.690 ; I2C_CCD_Config:u9|combo_cnt[16] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[14] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.246      ;
; 13.690 ; I2C_CCD_Config:u9|combo_cnt[16] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[15] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.246      ;
; 13.690 ; I2C_CCD_Config:u9|combo_cnt[16] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.246      ;
; 13.692 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.244      ;
; 13.692 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.244      ;
; 13.692 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.244      ;
; 13.692 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.244      ;
; 13.692 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.244      ;
; 13.692 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.244      ;
; 13.692 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.244      ;
; 13.692 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.244      ;
; 13.692 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.244      ;
; 13.692 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.244      ;
; 13.692 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[10] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.244      ;
; 13.692 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[12] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.244      ;
; 13.692 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[13] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.244      ;
; 13.692 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[14] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.244      ;
; 13.692 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[15] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.244      ;
; 13.692 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.244      ;
; 13.701 ; I2C_CCD_Config:u9|combo_cnt[22] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.235      ;
; 13.701 ; I2C_CCD_Config:u9|combo_cnt[22] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.235      ;
; 13.701 ; I2C_CCD_Config:u9|combo_cnt[22] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.235      ;
; 13.701 ; I2C_CCD_Config:u9|combo_cnt[22] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.235      ;
; 13.701 ; I2C_CCD_Config:u9|combo_cnt[22] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.235      ;
; 13.701 ; I2C_CCD_Config:u9|combo_cnt[22] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.235      ;
; 13.701 ; I2C_CCD_Config:u9|combo_cnt[22] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.235      ;
; 13.701 ; I2C_CCD_Config:u9|combo_cnt[22] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.235      ;
; 13.701 ; I2C_CCD_Config:u9|combo_cnt[22] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.235      ;
; 13.701 ; I2C_CCD_Config:u9|combo_cnt[22] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.100     ; 6.235      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'vga_pll:u5|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                     ; To Node                                                                                                                                   ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 13.280 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; -0.009     ; 1.747      ;
; 13.280 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; -0.009     ; 1.747      ;
; 13.280 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; -0.009     ; 1.747      ;
; 13.280 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; -0.009     ; 1.747      ;
; 13.280 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; -0.009     ; 1.747      ;
; 13.284 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; -0.007     ; 1.745      ;
; 13.284 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; -0.007     ; 1.745      ;
; 13.284 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; -0.007     ; 1.745      ;
; 13.284 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; -0.007     ; 1.745      ;
; 13.284 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; -0.007     ; 1.745      ;
; 13.284 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; -0.007     ; 1.745      ;
; 13.284 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; -0.007     ; 1.745      ;
; 13.284 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; -0.007     ; 1.745      ;
; 13.284 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; -0.007     ; 1.745      ;
; 13.284 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; -0.007     ; 1.745      ;
; 13.303 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; -0.002     ; 1.731      ;
; 13.303 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; -0.002     ; 1.731      ;
; 13.303 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; -0.002     ; 1.731      ;
; 13.303 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; -0.002     ; 1.731      ;
; 13.303 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; -0.002     ; 1.731      ;
; 13.303 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; -0.002     ; 1.731      ;
; 13.303 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; -0.002     ; 1.731      ;
; 13.303 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; -0.002     ; 1.731      ;
; 13.739 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.000      ; 1.297      ;
; 13.739 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.000      ; 1.297      ;
; 13.739 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.000      ; 1.297      ;
; 13.739 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.000      ; 1.297      ;
; 13.739 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.000      ; 1.297      ;
; 13.739 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.000      ; 1.297      ;
; 13.739 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.000      ; 1.297      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'CCD_PIXCLK'                                                                                                                                                                                                                                   ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.721 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|mSTART                                                                                                                                        ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.012      ; 2.999      ;
; 2.721 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|mCCD_LVAL                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.006      ; 2.993      ;
; 2.721 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Y_Cont[0]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.045     ; 2.942      ;
; 2.721 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Y_Cont[1]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.045     ; 2.942      ;
; 2.721 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Y_Cont[2]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.045     ; 2.942      ;
; 2.721 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Y_Cont[3]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.045     ; 2.942      ;
; 2.721 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Y_Cont[4]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.045     ; 2.942      ;
; 2.721 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Y_Cont[5]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.045     ; 2.942      ;
; 2.721 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Y_Cont[6]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.045     ; 2.942      ;
; 2.721 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Y_Cont[7]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.045     ; 2.942      ;
; 2.721 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Y_Cont[8]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.045     ; 2.942      ;
; 2.721 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|mCCD_DATA[3]                                                                                                                                  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.006      ; 2.993      ;
; 2.721 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|mCCD_DATA[2]                                                                                                                                  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.006      ; 2.993      ;
; 2.721 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|mCCD_DATA[1]                                                                                                                                  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.006      ; 2.993      ;
; 2.721 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|mCCD_DATA[0]                                                                                                                                  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.006      ; 2.993      ;
; 2.721 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Y_Cont[9]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.045     ; 2.942      ;
; 2.721 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Y_Cont[10]                                                                                                                                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.045     ; 2.942      ;
; 2.721 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Y_Cont[11]                                                                                                                                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.045     ; 2.942      ;
; 2.721 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Y_Cont[12]                                                                                                                                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.045     ; 2.942      ;
; 2.721 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Y_Cont[13]                                                                                                                                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.045     ; 2.942      ;
; 2.721 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Y_Cont[14]                                                                                                                                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.045     ; 2.942      ;
; 2.721 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Y_Cont[15]                                                                                                                                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.045     ; 2.942      ;
; 2.721 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|mCCD_DATA[7]                                                                                                                                  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.006      ; 2.993      ;
; 2.721 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|mCCD_DATA[6]                                                                                                                                  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.006      ; 2.993      ;
; 2.721 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|mCCD_DATA[5]                                                                                                                                  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.006      ; 2.993      ;
; 2.721 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|mCCD_DATA[4]                                                                                                                                  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.006      ; 2.993      ;
; 2.721 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|mCCD_DATA[11]                                                                                                                                 ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.006      ; 2.993      ;
; 2.721 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|mCCD_DATA[10]                                                                                                                                 ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.006      ; 2.993      ;
; 2.721 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|mCCD_DATA[9]                                                                                                                                  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.006      ; 2.993      ;
; 2.721 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|mCCD_DATA[8]                                                                                                                                  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.006      ; 2.993      ;
; 2.722 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Pre_FVAL                                                                                                                                      ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.018     ; 2.970      ;
; 2.722 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[0]                                                                                                                                 ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.018     ; 2.970      ;
; 2.722 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[1]                                                                                                                                 ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.037     ; 2.951      ;
; 2.722 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[2]                                                                                                                                 ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.037     ; 2.951      ;
; 2.722 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[3]                                                                                                                                 ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.037     ; 2.951      ;
; 2.722 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[4]                                                                                                                                 ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.037     ; 2.951      ;
; 2.722 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[5]                                                                                                                                 ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.037     ; 2.951      ;
; 2.722 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[6]                                                                                                                                 ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.037     ; 2.951      ;
; 2.722 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[7]                                                                                                                                 ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.037     ; 2.951      ;
; 2.722 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[8]                                                                                                                                 ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.037     ; 2.951      ;
; 2.722 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[9]                                                                                                                                 ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.037     ; 2.951      ;
; 2.722 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[10]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.037     ; 2.951      ;
; 2.722 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[11]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.037     ; 2.951      ;
; 2.722 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[12]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.037     ; 2.951      ;
; 2.722 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[13]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.037     ; 2.951      ;
; 2.722 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[14]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.037     ; 2.951      ;
; 2.722 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[15]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.037     ; 2.951      ;
; 2.722 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[16]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.032     ; 2.956      ;
; 2.722 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[17]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.032     ; 2.956      ;
; 2.722 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[18]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.032     ; 2.956      ;
; 2.722 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[19]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.032     ; 2.956      ;
; 2.722 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[20]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.032     ; 2.956      ;
; 2.722 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[21]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.032     ; 2.956      ;
; 2.722 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[22]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.032     ; 2.956      ;
; 2.722 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[23]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.032     ; 2.956      ;
; 2.722 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[24]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.032     ; 2.956      ;
; 2.722 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[25]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.032     ; 2.956      ;
; 2.722 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[26]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.032     ; 2.956      ;
; 2.722 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[27]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.032     ; 2.956      ;
; 2.722 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[28]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.032     ; 2.956      ;
; 2.722 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[29]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.032     ; 2.956      ;
; 2.722 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[30]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.032     ; 2.956      ;
; 2.722 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[31]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.032     ; 2.956      ;
; 2.722 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|mCCD_FVAL                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.018     ; 2.970      ;
; 2.722 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|X_Cont[0]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.037     ; 2.951      ;
; 2.722 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|X_Cont[1]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.037     ; 2.951      ;
; 2.722 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|X_Cont[2]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.037     ; 2.951      ;
; 2.722 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|X_Cont[3]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.037     ; 2.951      ;
; 2.722 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|X_Cont[4]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.037     ; 2.951      ;
; 2.722 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|X_Cont[5]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.037     ; 2.951      ;
; 2.722 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|X_Cont[6]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.037     ; 2.951      ;
; 2.722 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|X_Cont[7]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.037     ; 2.951      ;
; 2.722 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|X_Cont[8]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.037     ; 2.951      ;
; 2.722 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|X_Cont[9]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.037     ; 2.951      ;
; 2.722 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|X_Cont[10]                                                                                                                                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.037     ; 2.951      ;
; 2.722 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|X_Cont[11]                                                                                                                                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.037     ; 2.951      ;
; 2.722 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|X_Cont[12]                                                                                                                                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.037     ; 2.951      ;
; 2.722 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|X_Cont[13]                                                                                                                                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.037     ; 2.951      ;
; 2.722 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|X_Cont[14]                                                                                                                                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.037     ; 2.951      ;
; 2.722 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|X_Cont[15]                                                                                                                                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.037     ; 2.951      ;
; 2.743 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.037     ; 2.972      ;
; 2.743 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.037     ; 2.972      ;
; 2.743 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.037     ; 2.972      ;
; 2.743 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.037     ; 2.972      ;
; 2.743 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.037     ; 2.972      ;
; 2.743 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.037     ; 2.972      ;
; 2.743 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.037     ; 2.972      ;
; 2.743 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.037     ; 2.972      ;
; 2.743 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.037     ; 2.972      ;
; 2.743 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.037     ; 2.972      ;
; 2.743 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.037     ; 2.972      ;
; 2.743 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.037     ; 2.972      ;
; 2.743 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.017     ; 2.992      ;
; 2.743 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.017     ; 2.992      ;
; 2.743 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.017     ; 2.992      ;
; 2.743 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.017     ; 2.992      ;
; 2.743 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.013     ; 2.996      ;
; 2.743 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.013     ; 2.996      ;
; 2.743 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.013     ; 2.996      ;
; 2.743 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.017     ; 2.992      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'iCLK_50'                                                                                                                                                    ;
+-------+------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.748 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[0]  ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.031     ; 2.983      ;
; 2.748 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[1]  ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.031     ; 2.983      ;
; 2.748 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[2]  ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.031     ; 2.983      ;
; 2.748 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[3]  ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.031     ; 2.983      ;
; 2.748 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[4]  ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.031     ; 2.983      ;
; 2.748 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[5]  ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.031     ; 2.983      ;
; 2.748 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[6]  ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.031     ; 2.983      ;
; 2.748 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[7]  ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.031     ; 2.983      ;
; 2.748 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[8]  ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.031     ; 2.983      ;
; 2.748 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[9]  ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.031     ; 2.983      ;
; 2.748 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[10] ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.031     ; 2.983      ;
; 2.748 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[12] ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.031     ; 2.983      ;
; 2.748 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[13] ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.031     ; 2.983      ;
; 2.748 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[14] ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.031     ; 2.983      ;
; 2.748 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[15] ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.031     ; 2.983      ;
; 2.748 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[11] ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.031     ; 2.983      ;
; 3.455 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK         ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.741     ; 2.980      ;
; 3.743 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|senosr_exposure[1]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; -1.050     ; 2.959      ;
; 3.743 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|senosr_exposure[2]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; -1.050     ; 2.959      ;
; 3.743 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|senosr_exposure[3]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; -1.050     ; 2.959      ;
; 3.743 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|senosr_exposure[4]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; -1.050     ; 2.959      ;
; 3.743 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|senosr_exposure[5]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; -1.050     ; 2.959      ;
; 3.743 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|senosr_exposure[6]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; -1.050     ; 2.959      ;
; 3.743 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|senosr_exposure[7]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; -1.050     ; 2.959      ;
; 3.743 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|senosr_exposure[8]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; -1.050     ; 2.959      ;
; 3.743 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|senosr_exposure[9]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; -1.050     ; 2.959      ;
; 3.743 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|senosr_exposure[10]                   ; iCLK_50      ; iCLK_50     ; 0.000        ; -1.050     ; 2.959      ;
; 3.743 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|senosr_exposure[11]                   ; iCLK_50      ; iCLK_50     ; 0.000        ; -1.050     ; 2.959      ;
; 3.743 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|senosr_exposure[13]                   ; iCLK_50      ; iCLK_50     ; 0.000        ; -1.050     ; 2.959      ;
; 3.743 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|senosr_exposure[14]                   ; iCLK_50      ; iCLK_50     ; 0.000        ; -1.050     ; 2.959      ;
; 3.743 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|senosr_exposure[15]                   ; iCLK_50      ; iCLK_50     ; 0.000        ; -1.050     ; 2.959      ;
; 3.743 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|senosr_exposure[12]                   ; iCLK_50      ; iCLK_50     ; 0.000        ; -1.050     ; 2.959      ;
; 3.743 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|senosr_exposure[0]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; -1.050     ; 2.959      ;
; 3.744 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|iexposure_adj_delay[0]                ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.998     ; 3.012      ;
; 3.744 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|iexposure_adj_delay[1]                ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.998     ; 3.012      ;
; 3.744 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|iexposure_adj_delay[2]                ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.998     ; 3.012      ;
; 3.744 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|iexposure_adj_delay[3]                ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.998     ; 3.012      ;
; 3.744 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[0]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.999     ; 3.011      ;
; 3.744 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[1]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.999     ; 3.011      ;
; 3.744 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[2]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.999     ; 3.011      ;
; 3.744 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[3]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.999     ; 3.011      ;
; 3.744 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[4]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.999     ; 3.011      ;
; 3.744 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[5]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.999     ; 3.011      ;
; 3.744 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[6]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.999     ; 3.011      ;
; 3.744 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[7]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.999     ; 3.011      ;
; 3.744 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[8]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.999     ; 3.011      ;
; 3.744 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[9]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.999     ; 3.011      ;
; 3.744 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[10]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.999     ; 3.011      ;
; 3.744 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[11]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.999     ; 3.011      ;
; 3.744 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[12]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; -1.000     ; 3.010      ;
; 3.744 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[13]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; -1.000     ; 3.010      ;
; 3.744 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[14]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; -1.000     ; 3.010      ;
; 3.744 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[15]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; -1.000     ; 3.010      ;
; 3.744 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[16]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; -1.000     ; 3.010      ;
; 3.744 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[17]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; -1.000     ; 3.010      ;
; 3.744 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[18]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; -1.000     ; 3.010      ;
; 3.744 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[19]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; -1.000     ; 3.010      ;
; 3.744 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[20]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; -1.000     ; 3.010      ;
; 3.744 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[21]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; -1.000     ; 3.010      ;
; 3.744 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[22]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; -1.000     ; 3.010      ;
; 3.744 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[23]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; -1.000     ; 3.010      ;
; 3.744 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[24]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; -1.000     ; 3.010      ;
; 4.388 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.102     ; 4.552      ;
; 4.388 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.102     ; 4.552      ;
; 4.388 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.102     ; 4.552      ;
; 4.388 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.102     ; 4.552      ;
; 4.388 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.102     ; 4.552      ;
; 4.388 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.102     ; 4.552      ;
; 4.388 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.102     ; 4.552      ;
; 4.388 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.102     ; 4.552      ;
; 4.388 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.102     ; 4.552      ;
; 4.388 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.102     ; 4.552      ;
; 4.388 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[10]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.102     ; 4.552      ;
; 4.388 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[12]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.102     ; 4.552      ;
; 4.388 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[13]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.102     ; 4.552      ;
; 4.388 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[14]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.102     ; 4.552      ;
; 4.388 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[15]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.102     ; 4.552      ;
; 4.388 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.102     ; 4.552      ;
; 4.514 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.102     ; 4.678      ;
; 4.514 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.102     ; 4.678      ;
; 4.514 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.102     ; 4.678      ;
; 4.514 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.102     ; 4.678      ;
; 4.514 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.102     ; 4.678      ;
; 4.514 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.102     ; 4.678      ;
; 4.514 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.102     ; 4.678      ;
; 4.514 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.102     ; 4.678      ;
; 4.514 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.102     ; 4.678      ;
; 4.514 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.102     ; 4.678      ;
; 4.514 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[10]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.102     ; 4.678      ;
; 4.514 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[12]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.102     ; 4.678      ;
; 4.514 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[13]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.102     ; 4.678      ;
; 4.514 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[14]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.102     ; 4.678      ;
; 4.514 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[15]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.102     ; 4.678      ;
; 4.514 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.102     ; 4.678      ;
; 5.262 ; I2C_CCD_Config:u9|combo_cnt[24]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.100     ; 5.428      ;
; 5.262 ; I2C_CCD_Config:u9|combo_cnt[24]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.100     ; 5.428      ;
; 5.262 ; I2C_CCD_Config:u9|combo_cnt[24]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.100     ; 5.428      ;
; 5.262 ; I2C_CCD_Config:u9|combo_cnt[24]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.100     ; 5.428      ;
; 5.262 ; I2C_CCD_Config:u9|combo_cnt[24]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.100     ; 5.428      ;
; 5.262 ; I2C_CCD_Config:u9|combo_cnt[24]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.100     ; 5.428      ;
+-------+------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'sdram_pll:u6|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                                                                                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 4.363 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.296      ;
; 4.363 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.296      ;
; 4.363 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.296      ;
; 4.365 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.298      ;
; 4.365 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.298      ;
; 4.365 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.298      ;
; 4.365 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.298      ;
; 4.372 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.305      ;
; 4.372 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.305      ;
; 4.372 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.305      ;
; 4.372 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.305      ;
; 4.372 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.305      ;
; 4.372 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.305      ;
; 4.372 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.305      ;
; 4.372 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.305      ;
; 4.372 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.305      ;
; 4.372 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.305      ;
; 4.517 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.002     ; 1.448      ;
; 4.517 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.002     ; 1.448      ;
; 4.517 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.002     ; 1.448      ;
; 4.517 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.002     ; 1.448      ;
; 4.517 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.002     ; 1.448      ;
; 4.544 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.477      ;
; 4.544 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.477      ;
; 4.544 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.477      ;
; 4.544 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.477      ;
; 4.544 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.477      ;
; 4.544 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.477      ;
; 4.544 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.477      ;
; 4.544 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.477      ;
; 4.560 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.002      ; 1.495      ;
; 4.560 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.002      ; 1.495      ;
; 4.560 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.002      ; 1.495      ;
; 4.560 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.002      ; 1.495      ;
; 4.560 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.002      ; 1.495      ;
; 4.560 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.002      ; 1.495      ;
; 4.560 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.002      ; 1.495      ;
; 4.560 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.002      ; 1.495      ;
; 4.560 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.002      ; 1.495      ;
; 4.560 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.002      ; 1.495      ;
; 4.560 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.002      ; 1.495      ;
; 4.788 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.721      ;
; 4.788 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.721      ;
; 4.788 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.721      ;
; 4.788 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.721      ;
; 4.788 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.721      ;
; 4.788 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.721      ;
; 4.788 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.721      ;
; 4.788 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.721      ;
; 4.788 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.721      ;
; 4.788 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.721      ;
; 4.788 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.721      ;
; 4.788 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.721      ;
; 4.861 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.001      ; 1.795      ;
; 4.861 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.001      ; 1.795      ;
; 4.861 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.001      ; 1.795      ;
; 4.861 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.001      ; 1.795      ;
; 4.861 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.001      ; 1.795      ;
; 5.058 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.002      ; 1.993      ;
; 5.058 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.002      ; 1.993      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'vga_pll:u5|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                     ; To Node                                                                                                                                   ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 16.031 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.000      ; 1.297      ;
; 16.031 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.000      ; 1.297      ;
; 16.031 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.000      ; 1.297      ;
; 16.031 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.000      ; 1.297      ;
; 16.031 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.000      ; 1.297      ;
; 16.031 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.000      ; 1.297      ;
; 16.031 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.000      ; 1.297      ;
; 16.467 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; -0.002     ; 1.731      ;
; 16.467 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; -0.002     ; 1.731      ;
; 16.467 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; -0.002     ; 1.731      ;
; 16.467 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; -0.002     ; 1.731      ;
; 16.467 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; -0.002     ; 1.731      ;
; 16.467 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; -0.002     ; 1.731      ;
; 16.467 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; -0.002     ; 1.731      ;
; 16.467 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; -0.002     ; 1.731      ;
; 16.486 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; -0.007     ; 1.745      ;
; 16.486 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; -0.007     ; 1.745      ;
; 16.486 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; -0.007     ; 1.745      ;
; 16.486 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; -0.007     ; 1.745      ;
; 16.486 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; -0.007     ; 1.745      ;
; 16.486 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; -0.007     ; 1.745      ;
; 16.486 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; -0.007     ; 1.745      ;
; 16.486 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; -0.007     ; 1.745      ;
; 16.486 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; -0.007     ; 1.745      ;
; 16.486 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; -0.007     ; 1.745      ;
; 16.490 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; -0.009     ; 1.747      ;
; 16.490 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; -0.009     ; 1.747      ;
; 16.490 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; -0.009     ; 1.747      ;
; 16.490 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; -0.009     ; 1.747      ;
; 16.490 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; -0.009     ; 1.747      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'sdram_pll:u6|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg0 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg0 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg1 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg1 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg2 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg2 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg3 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg3 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg4 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg4 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg5 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg5 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg6 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg6 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg7 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg7 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg8 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg8 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg1  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg1  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg2  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg2  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg3  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg3  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg4  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg4  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg5  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg5  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg6  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg6  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg7  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg7  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg8  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg8  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_we_reg       ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_we_reg       ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg0 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg0 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg1 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg1 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg2 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg2 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg3 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg3 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg4 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg4 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg5 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg5 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg6 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg6 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg7 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg7 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg8 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg8 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg1  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg1  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg2  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg2  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg3  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg3  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg4  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg4  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg5  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg5  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg6  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg6  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg7  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg7  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg8  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg8  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_we_reg       ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_we_reg       ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'sdram_pll:u6|altpll:altpll_component|_clk1'                                                                                    ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                     ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+
; 3.333 ; 3.333        ; 0.000          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk1 ; Rise       ; oDRAM0_CLK                                 ;
; 3.333 ; 3.333        ; 0.000          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk1 ; Rise       ; oDRAM0_CLK                                 ;
; 3.333 ; 3.333        ; 0.000          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk1 ; Rise       ; oDRAM0_CLK|datain                          ;
; 3.333 ; 3.333        ; 0.000          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk1 ; Rise       ; oDRAM0_CLK|datain                          ;
; 3.333 ; 3.333        ; 0.000          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk1 ; Rise       ; u6|altpll_component|_clk1~clkctrl|inclk[0] ;
; 3.333 ; 3.333        ; 0.000          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk1 ; Rise       ; u6|altpll_component|_clk1~clkctrl|inclk[0] ;
; 3.333 ; 3.333        ; 0.000          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk1 ; Rise       ; u6|altpll_component|_clk1~clkctrl|outclk   ;
; 3.333 ; 3.333        ; 0.000          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk1 ; Rise       ; u6|altpll_component|_clk1~clkctrl|outclk   ;
; 3.889 ; 6.666        ; 2.777          ; Port Rate        ; sdram_pll:u6|altpll:altpll_component|_clk1 ; Rise       ; oDRAM0_CLK                                 ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+


+------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'oDRAM0_CLK'                                             ;
+-------+--------------+----------------+-----------+------------+------------+------------+
; Slack ; Actual Width ; Required Width ; Type      ; Clock      ; Clock Edge ; Target     ;
+-------+--------------+----------------+-----------+------------+------------+------------+
; 3.889 ; 6.666        ; 2.777          ; Port Rate ; oDRAM0_CLK ; Rise       ; oDRAM0_CLK ;
+-------+--------------+----------------+-----------+------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CCD_PIXCLK'                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg6  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_we_reg       ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ;
+-------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'iCLK_50'                                                                                  ;
+-------+--------------+----------------+------------------+---------+------------+------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                   ;
+-------+--------------+----------------+------------------+---------+------------+------------------------------------------+
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[0]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[0]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[10]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[10]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[11]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[11]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[12]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[12]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[13]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[13]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[14]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[14]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[15]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[15]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[16]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[16]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[17]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[17]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[18]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[18]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[19]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[19]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[1]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[1]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[20]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[20]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[21]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[21]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[22]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[22]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[23]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[23]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[24]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[24]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[2]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[2]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[3]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[3]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[4]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[4]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[5]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[5]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[6]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[6]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[7]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[7]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[8]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[8]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[9]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[9]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|iexposure_adj_delay[0] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|iexposure_adj_delay[0] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|iexposure_adj_delay[1] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|iexposure_adj_delay[1] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[10]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[10]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[12]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[12]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[13]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[13]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[14]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[14]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[15]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[15]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CTRL_CLK          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CTRL_CLK          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|senosr_exposure[0]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|senosr_exposure[0]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|senosr_exposure[10]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|senosr_exposure[10]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|senosr_exposure[11]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|senosr_exposure[11]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|senosr_exposure[12]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|senosr_exposure[12]    ;
+-------+--------------+----------------+------------------+---------+------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'iCLK_50_2'                                                                           ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50_2 ; Rise       ; iCLK_50_2|combout                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50_2 ; Rise       ; iCLK_50_2|combout                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50_2 ; Rise       ; u5|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50_2 ; Rise       ; u5|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50_2 ; Rise       ; u5|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50_2 ; Rise       ; u5|altpll_component|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; iCLK_50_2 ; Rise       ; iCLK_50_2                        ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'iCLK_50_3'                                                                           ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50_3 ; Rise       ; iCLK_50_3|combout                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50_3 ; Rise       ; iCLK_50_3|combout                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50_3 ; Rise       ; u6|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50_3 ; Rise       ; u6|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50_3 ; Rise       ; u6|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50_3 ; Rise       ; u6|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50_3 ; Rise       ; u6|altpll_component|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50_3 ; Rise       ; u6|altpll_component|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50_3 ; Rise       ; u6|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50_3 ; Rise       ; u6|altpll_component|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; iCLK_50_3 ; Rise       ; iCLK_50_3                        ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'vga_pll:u5|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]                           ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]                           ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11]                           ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11]                           ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12]                           ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12]                           ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13]                           ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13]                           ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14]                           ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14]                           ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                            ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                            ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                            ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                            ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                            ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                            ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                            ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                            ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                            ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                            ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                            ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                            ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                            ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                            ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                            ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                            ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg0  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg0  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg1  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg1  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg2  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg2  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg3  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg3  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg4  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg4  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg5  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg5  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg6  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg6  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg7  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg7  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg8  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg8  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg0  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg0  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg1  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg1  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg2  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg2  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg3  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg3  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg4  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg4  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg5  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg5  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg6  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg6  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg7  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg7  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg8  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg8  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12]                           ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12]                           ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13]                           ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13]                           ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14]                           ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14]                           ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                            ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                            ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                            ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                            ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                            ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                            ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                            ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                            ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                            ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                            ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                            ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                            ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                            ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                            ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                            ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                            ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg0 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg0 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg1 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg1 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg2 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg2 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg3 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg3 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg4 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg4 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg5 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg5 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg6 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg6 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg7 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg7 ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CCD_MCLK'                                                  ;
+--------+--------------+----------------+-----------+----------+------------+----------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock    ; Clock Edge ; Target         ;
+--------+--------------+----------------+-----------+----------+------------+----------------+
; 37.223 ; 40.000       ; 2.777          ; Port Rate ; CCD_MCLK ; Rise       ; GPIO_CLKOUT_N1 ;
+--------+--------------+----------------+-----------+----------+------------+----------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                           ;
+--------------+------------+--------+--------+------------+--------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+--------------+------------+--------+--------+------------+--------------------------------------------+
; GPIO_1[*]    ; CCD_PIXCLK ; -1.369 ; -1.369 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[0]   ; CCD_PIXCLK ; -1.435 ; -1.435 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[1]   ; CCD_PIXCLK ; -1.435 ; -1.435 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[2]   ; CCD_PIXCLK ; -1.445 ; -1.445 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[3]   ; CCD_PIXCLK ; -1.438 ; -1.438 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[4]   ; CCD_PIXCLK ; -1.445 ; -1.445 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[5]   ; CCD_PIXCLK ; -1.438 ; -1.438 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[6]   ; CCD_PIXCLK ; -1.380 ; -1.380 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[7]   ; CCD_PIXCLK ; -1.389 ; -1.389 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[8]   ; CCD_PIXCLK ; -1.380 ; -1.380 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[9]   ; CCD_PIXCLK ; -1.389 ; -1.389 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[10]  ; CCD_PIXCLK ; -1.369 ; -1.369 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[11]  ; CCD_PIXCLK ; -1.414 ; -1.414 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[17]  ; CCD_PIXCLK ; -1.426 ; -1.426 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[18]  ; CCD_PIXCLK ; -1.446 ; -1.446 ; Rise       ; CCD_PIXCLK                                 ;
; iKEY[*]      ; CCD_PIXCLK ; 2.906  ; 2.906  ; Rise       ; CCD_PIXCLK                                 ;
;  iKEY[2]     ; CCD_PIXCLK ; 2.906  ; 2.906  ; Rise       ; CCD_PIXCLK                                 ;
;  iKEY[3]     ; CCD_PIXCLK ; 2.640  ; 2.640  ; Rise       ; CCD_PIXCLK                                 ;
; iSW[*]       ; CCD_PIXCLK ; 9.838  ; 9.838  ; Rise       ; CCD_PIXCLK                                 ;
;  iSW[1]      ; CCD_PIXCLK ; 7.756  ; 7.756  ; Rise       ; CCD_PIXCLK                                 ;
;  iSW[2]      ; CCD_PIXCLK ; 9.838  ; 9.838  ; Rise       ; CCD_PIXCLK                                 ;
;  iSW[3]      ; CCD_PIXCLK ; 9.110  ; 9.110  ; Rise       ; CCD_PIXCLK                                 ;
; iKEY[*]      ; iCLK_50    ; 6.844  ; 6.844  ; Rise       ; iCLK_50                                    ;
;  iKEY[1]     ; iCLK_50    ; 6.844  ; 6.844  ; Rise       ; iCLK_50                                    ;
; iSW[*]       ; iCLK_50    ; 7.305  ; 7.305  ; Rise       ; iCLK_50                                    ;
;  iSW[0]      ; iCLK_50    ; 7.305  ; 7.305  ; Rise       ; iCLK_50                                    ;
; DRAM_DQ[*]   ; iCLK_50_3  ; 1.330  ; 1.330  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; iCLK_50_3  ; 1.286  ; 1.286  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; iCLK_50_3  ; 1.296  ; 1.296  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; iCLK_50_3  ; 1.296  ; 1.296  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; iCLK_50_3  ; 1.276  ; 1.276  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; iCLK_50_3  ; 1.267  ; 1.267  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; iCLK_50_3  ; 1.267  ; 1.267  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; iCLK_50_3  ; 1.222  ; 1.222  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; iCLK_50_3  ; 1.262  ; 1.262  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; iCLK_50_3  ; 1.262  ; 1.262  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; iCLK_50_3  ; 1.229  ; 1.229  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; iCLK_50_3  ; 1.246  ; 1.246  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; iCLK_50_3  ; 1.256  ; 1.256  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; iCLK_50_3  ; 1.256  ; 1.256  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[18] ; iCLK_50_3  ; 1.254  ; 1.254  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[19] ; iCLK_50_3  ; 1.270  ; 1.270  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[20] ; iCLK_50_3  ; 1.260  ; 1.260  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[21] ; iCLK_50_3  ; 1.270  ; 1.270  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[22] ; iCLK_50_3  ; 1.270  ; 1.270  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[23] ; iCLK_50_3  ; 1.268  ; 1.268  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[24] ; iCLK_50_3  ; 1.296  ; 1.296  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[25] ; iCLK_50_3  ; 1.296  ; 1.296  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[28] ; iCLK_50_3  ; 1.317  ; 1.317  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[29] ; iCLK_50_3  ; 1.310  ; 1.310  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[30] ; iCLK_50_3  ; 1.330  ; 1.330  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; iSW[*]       ; iCLK_50_2  ; 7.928  ; 7.928  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  iSW[0]      ; iCLK_50_2  ; 7.928  ; 7.928  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
+--------------+------------+--------+--------+------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                            ;
+--------------+------------+--------+--------+------------+--------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+--------------+------------+--------+--------+------------+--------------------------------------------+
; GPIO_1[*]    ; CCD_PIXCLK ; 1.610  ; 1.610  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[0]   ; CCD_PIXCLK ; 1.599  ; 1.599  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[1]   ; CCD_PIXCLK ; 1.599  ; 1.599  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[2]   ; CCD_PIXCLK ; 1.609  ; 1.609  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[3]   ; CCD_PIXCLK ; 1.602  ; 1.602  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[4]   ; CCD_PIXCLK ; 1.609  ; 1.609  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[5]   ; CCD_PIXCLK ; 1.602  ; 1.602  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[6]   ; CCD_PIXCLK ; 1.544  ; 1.544  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[7]   ; CCD_PIXCLK ; 1.553  ; 1.553  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[8]   ; CCD_PIXCLK ; 1.544  ; 1.544  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[9]   ; CCD_PIXCLK ; 1.553  ; 1.553  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[10]  ; CCD_PIXCLK ; 1.533  ; 1.533  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[11]  ; CCD_PIXCLK ; 1.578  ; 1.578  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[17]  ; CCD_PIXCLK ; 1.590  ; 1.590  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[18]  ; CCD_PIXCLK ; 1.610  ; 1.610  ; Rise       ; CCD_PIXCLK                                 ;
; iKEY[*]      ; CCD_PIXCLK ; -2.410 ; -2.410 ; Rise       ; CCD_PIXCLK                                 ;
;  iKEY[2]     ; CCD_PIXCLK ; -2.676 ; -2.676 ; Rise       ; CCD_PIXCLK                                 ;
;  iKEY[3]     ; CCD_PIXCLK ; -2.410 ; -2.410 ; Rise       ; CCD_PIXCLK                                 ;
; iSW[*]       ; CCD_PIXCLK ; -5.466 ; -5.466 ; Rise       ; CCD_PIXCLK                                 ;
;  iSW[1]      ; CCD_PIXCLK ; -5.466 ; -5.466 ; Rise       ; CCD_PIXCLK                                 ;
;  iSW[2]      ; CCD_PIXCLK ; -5.776 ; -5.776 ; Rise       ; CCD_PIXCLK                                 ;
;  iSW[3]      ; CCD_PIXCLK ; -6.836 ; -6.836 ; Rise       ; CCD_PIXCLK                                 ;
; iKEY[*]      ; iCLK_50    ; -4.749 ; -4.749 ; Rise       ; iCLK_50                                    ;
;  iKEY[1]     ; iCLK_50    ; -4.749 ; -4.749 ; Rise       ; iCLK_50                                    ;
; iSW[*]       ; iCLK_50    ; -4.960 ; -4.960 ; Rise       ; iCLK_50                                    ;
;  iSW[0]      ; iCLK_50    ; -4.960 ; -4.960 ; Rise       ; iCLK_50                                    ;
; DRAM_DQ[*]   ; iCLK_50_3  ; -1.058 ; -1.058 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; iCLK_50_3  ; -1.122 ; -1.122 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; iCLK_50_3  ; -1.132 ; -1.132 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; iCLK_50_3  ; -1.132 ; -1.132 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; iCLK_50_3  ; -1.112 ; -1.112 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; iCLK_50_3  ; -1.103 ; -1.103 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; iCLK_50_3  ; -1.103 ; -1.103 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; iCLK_50_3  ; -1.058 ; -1.058 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; iCLK_50_3  ; -1.098 ; -1.098 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; iCLK_50_3  ; -1.098 ; -1.098 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; iCLK_50_3  ; -1.065 ; -1.065 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; iCLK_50_3  ; -1.082 ; -1.082 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; iCLK_50_3  ; -1.092 ; -1.092 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; iCLK_50_3  ; -1.092 ; -1.092 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[18] ; iCLK_50_3  ; -1.090 ; -1.090 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[19] ; iCLK_50_3  ; -1.106 ; -1.106 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[20] ; iCLK_50_3  ; -1.096 ; -1.096 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[21] ; iCLK_50_3  ; -1.106 ; -1.106 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[22] ; iCLK_50_3  ; -1.106 ; -1.106 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[23] ; iCLK_50_3  ; -1.104 ; -1.104 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[24] ; iCLK_50_3  ; -1.132 ; -1.132 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[25] ; iCLK_50_3  ; -1.132 ; -1.132 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[28] ; iCLK_50_3  ; -1.153 ; -1.153 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[29] ; iCLK_50_3  ; -1.146 ; -1.146 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[30] ; iCLK_50_3  ; -1.166 ; -1.166 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; iSW[*]       ; iCLK_50_2  ; -7.391 ; -7.391 ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  iSW[0]      ; iCLK_50_2  ; -7.391 ; -7.391 ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
+--------------+------------+--------+--------+------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+----------------+------------+--------+--------+------------+--------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+----------------+------------+--------+--------+------------+--------------------------------------------+
; oHEX0_D[*]     ; CCD_PIXCLK ; 11.915 ; 11.915 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[0]    ; CCD_PIXCLK ; 11.915 ; 11.915 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[1]    ; CCD_PIXCLK ; 10.797 ; 10.797 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[2]    ; CCD_PIXCLK ; 10.921 ; 10.921 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[3]    ; CCD_PIXCLK ; 11.046 ; 11.046 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[4]    ; CCD_PIXCLK ; 11.523 ; 11.523 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[5]    ; CCD_PIXCLK ; 11.389 ; 11.389 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[6]    ; CCD_PIXCLK ; 11.501 ; 11.501 ; Rise       ; CCD_PIXCLK                                 ;
; oHEX1_D[*]     ; CCD_PIXCLK ; 12.722 ; 12.722 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[0]    ; CCD_PIXCLK ; 12.437 ; 12.437 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[1]    ; CCD_PIXCLK ; 12.304 ; 12.304 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[2]    ; CCD_PIXCLK ; 12.485 ; 12.485 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[3]    ; CCD_PIXCLK ; 12.458 ; 12.458 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[4]    ; CCD_PIXCLK ; 12.691 ; 12.691 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[5]    ; CCD_PIXCLK ; 12.722 ; 12.722 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[6]    ; CCD_PIXCLK ; 12.671 ; 12.671 ; Rise       ; CCD_PIXCLK                                 ;
; oHEX2_D[*]     ; CCD_PIXCLK ; 13.755 ; 13.755 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[0]    ; CCD_PIXCLK ; 10.050 ; 10.050 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[1]    ; CCD_PIXCLK ; 9.833  ; 9.833  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[2]    ; CCD_PIXCLK ; 9.833  ; 9.833  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[3]    ; CCD_PIXCLK ; 10.077 ; 10.077 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[4]    ; CCD_PIXCLK ; 11.973 ; 11.973 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[5]    ; CCD_PIXCLK ; 13.755 ; 13.755 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[6]    ; CCD_PIXCLK ; 12.433 ; 12.433 ; Rise       ; CCD_PIXCLK                                 ;
; oHEX3_D[*]     ; CCD_PIXCLK ; 8.285  ; 8.285  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[0]    ; CCD_PIXCLK ; 7.988  ; 7.988  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[1]    ; CCD_PIXCLK ; 7.603  ; 7.603  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[2]    ; CCD_PIXCLK ; 8.002  ; 8.002  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[3]    ; CCD_PIXCLK ; 7.686  ; 7.686  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[4]    ; CCD_PIXCLK ; 8.285  ; 8.285  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[5]    ; CCD_PIXCLK ; 7.987  ; 7.987  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[6]    ; CCD_PIXCLK ; 7.985  ; 7.985  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX4_D[*]     ; CCD_PIXCLK ; 7.896  ; 7.896  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[0]    ; CCD_PIXCLK ; 7.576  ; 7.576  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[1]    ; CCD_PIXCLK ; 7.580  ; 7.580  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[2]    ; CCD_PIXCLK ; 7.540  ; 7.540  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[3]    ; CCD_PIXCLK ; 7.876  ; 7.876  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[4]    ; CCD_PIXCLK ; 7.869  ; 7.869  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[5]    ; CCD_PIXCLK ; 7.896  ; 7.896  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[6]    ; CCD_PIXCLK ; 7.895  ; 7.895  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX5_D[*]     ; CCD_PIXCLK ; 8.336  ; 8.336  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[0]    ; CCD_PIXCLK ; 7.876  ; 7.876  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[1]    ; CCD_PIXCLK ; 7.737  ; 7.737  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[2]    ; CCD_PIXCLK ; 7.733  ; 7.733  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[3]    ; CCD_PIXCLK ; 8.018  ; 8.018  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[4]    ; CCD_PIXCLK ; 7.876  ; 7.876  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[5]    ; CCD_PIXCLK ; 8.048  ; 8.048  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[6]    ; CCD_PIXCLK ; 8.336  ; 8.336  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX6_D[*]     ; CCD_PIXCLK ; 8.922  ; 8.922  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[0]    ; CCD_PIXCLK ; 8.789  ; 8.789  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[1]    ; CCD_PIXCLK ; 8.918  ; 8.918  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[2]    ; CCD_PIXCLK ; 8.883  ; 8.883  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[3]    ; CCD_PIXCLK ; 8.911  ; 8.911  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[4]    ; CCD_PIXCLK ; 8.922  ; 8.922  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[5]    ; CCD_PIXCLK ; 8.896  ; 8.896  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[6]    ; CCD_PIXCLK ; 8.638  ; 8.638  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX7_D[*]     ; CCD_PIXCLK ; 8.753  ; 8.753  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[0]    ; CCD_PIXCLK ; 8.114  ; 8.114  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[1]    ; CCD_PIXCLK ; 8.465  ; 8.465  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[2]    ; CCD_PIXCLK ; 8.461  ; 8.461  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[3]    ; CCD_PIXCLK ; 8.441  ; 8.441  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[4]    ; CCD_PIXCLK ; 8.128  ; 8.128  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[5]    ; CCD_PIXCLK ; 8.753  ; 8.753  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[6]    ; CCD_PIXCLK ; 8.447  ; 8.447  ; Rise       ; CCD_PIXCLK                                 ;
; oLEDG[*]       ; CCD_PIXCLK ; 10.403 ; 10.403 ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[0]      ; CCD_PIXCLK ; 8.384  ; 8.384  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[1]      ; CCD_PIXCLK ; 9.296  ; 9.296  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[2]      ; CCD_PIXCLK ; 9.075  ; 9.075  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[3]      ; CCD_PIXCLK ; 9.312  ; 9.312  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[4]      ; CCD_PIXCLK ; 9.565  ; 9.565  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[5]      ; CCD_PIXCLK ; 9.184  ; 9.184  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[6]      ; CCD_PIXCLK ; 9.237  ; 9.237  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[7]      ; CCD_PIXCLK ; 10.403 ; 10.403 ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[8]      ; CCD_PIXCLK ; 8.333  ; 8.333  ; Rise       ; CCD_PIXCLK                                 ;
; oLEDR[*]       ; CCD_PIXCLK ; 9.987  ; 9.987  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[0]      ; CCD_PIXCLK ; 8.066  ; 8.066  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[1]      ; CCD_PIXCLK ; 8.438  ; 8.438  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[2]      ; CCD_PIXCLK ; 9.444  ; 9.444  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[3]      ; CCD_PIXCLK ; 9.441  ; 9.441  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[4]      ; CCD_PIXCLK ; 9.358  ; 9.358  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[5]      ; CCD_PIXCLK ; 9.486  ; 9.486  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[6]      ; CCD_PIXCLK ; 9.987  ; 9.987  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[7]      ; CCD_PIXCLK ; 9.334  ; 9.334  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[8]      ; CCD_PIXCLK ; 8.806  ; 8.806  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[9]      ; CCD_PIXCLK ; 8.037  ; 8.037  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[10]     ; CCD_PIXCLK ; 8.063  ; 8.063  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[11]     ; CCD_PIXCLK ; 8.095  ; 8.095  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[12]     ; CCD_PIXCLK ; 8.691  ; 8.691  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[13]     ; CCD_PIXCLK ; 8.234  ; 8.234  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[14]     ; CCD_PIXCLK ; 8.981  ; 8.981  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[15]     ; CCD_PIXCLK ; 8.036  ; 8.036  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[16]     ; CCD_PIXCLK ; 9.329  ; 9.329  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[17]     ; CCD_PIXCLK ; 9.291  ; 9.291  ; Rise       ; CCD_PIXCLK                                 ;
; GPIO_0[*]      ; iCLK_50    ; 12.489 ; 12.489 ; Rise       ; iCLK_50                                    ;
;  GPIO_0[2]     ; iCLK_50    ; 12.489 ; 12.489 ; Rise       ; iCLK_50                                    ;
; GPIO_1[*]      ; iCLK_50    ; 13.109 ; 13.109 ; Rise       ; iCLK_50                                    ;
;  GPIO_1[14]    ; iCLK_50    ; 10.837 ; 10.837 ; Rise       ; iCLK_50                                    ;
;  GPIO_1[20]    ; iCLK_50    ; 13.109 ; 13.109 ; Rise       ; iCLK_50                                    ;
; GPIO_CLKOUT_N1 ; iCLK_50    ; 6.818  ; 6.818  ; Rise       ; iCLK_50                                    ;
; DRAM_DQ[*]     ; iCLK_50_3  ; 6.955  ; 6.955  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; iCLK_50_3  ; 6.271  ; 6.271  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; iCLK_50_3  ; 6.484  ; 6.484  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; iCLK_50_3  ; 6.754  ; 6.754  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; iCLK_50_3  ; 6.955  ; 6.955  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; iCLK_50_3  ; 6.757  ; 6.757  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; iCLK_50_3  ; 6.138  ; 6.138  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; iCLK_50_3  ; 6.307  ; 6.307  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; iCLK_50_3  ; 6.132  ; 6.132  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; iCLK_50_3  ; 6.181  ; 6.181  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; iCLK_50_3  ; 6.338  ; 6.338  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; iCLK_50_3  ; 6.287  ; 6.287  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; iCLK_50_3  ; 6.287  ; 6.287  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; iCLK_50_3  ; 6.151  ; 6.151  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; iCLK_50_3  ; 6.374  ; 6.374  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; iCLK_50_3  ; 6.229  ; 6.229  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; iCLK_50_3  ; 6.380  ; 6.380  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[16]   ; iCLK_50_3  ; 6.133  ; 6.133  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[17]   ; iCLK_50_3  ; 5.986  ; 5.986  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[18]   ; iCLK_50_3  ; 6.224  ; 6.224  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[19]   ; iCLK_50_3  ; 6.232  ; 6.232  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[20]   ; iCLK_50_3  ; 6.351  ; 6.351  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[21]   ; iCLK_50_3  ; 6.466  ; 6.466  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[22]   ; iCLK_50_3  ; 6.509  ; 6.509  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[23]   ; iCLK_50_3  ; 5.985  ; 5.985  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[24]   ; iCLK_50_3  ; 6.128  ; 6.128  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[25]   ; iCLK_50_3  ; 6.136  ; 6.136  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[26]   ; iCLK_50_3  ; 6.224  ; 6.224  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[27]   ; iCLK_50_3  ; 6.168  ; 6.168  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[28]   ; iCLK_50_3  ; 6.135  ; 6.135  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[29]   ; iCLK_50_3  ; 6.399  ; 6.399  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[30]   ; iCLK_50_3  ; 6.325  ; 6.325  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[31]   ; iCLK_50_3  ; 6.237  ; 6.237  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_A[*]    ; iCLK_50_3  ; 6.109  ; 6.109  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[0]   ; iCLK_50_3  ; 4.801  ; 4.801  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[1]   ; iCLK_50_3  ; 5.199  ; 5.199  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[2]   ; iCLK_50_3  ; 5.527  ; 5.527  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[3]   ; iCLK_50_3  ; 5.540  ; 5.540  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[4]   ; iCLK_50_3  ; 6.109  ; 6.109  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[5]   ; iCLK_50_3  ; 5.319  ; 5.319  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[6]   ; iCLK_50_3  ; 5.565  ; 5.565  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[7]   ; iCLK_50_3  ; 5.443  ; 5.443  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[8]   ; iCLK_50_3  ; 5.382  ; 5.382  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[9]   ; iCLK_50_3  ; 6.089  ; 6.089  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[10]  ; iCLK_50_3  ; 5.265  ; 5.265  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[11]  ; iCLK_50_3  ; 5.856  ; 5.856  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_BA[*]   ; iCLK_50_3  ; 5.430  ; 5.430  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_BA[0]  ; iCLK_50_3  ; 4.967  ; 4.967  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_BA[1]  ; iCLK_50_3  ; 5.430  ; 5.430  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_CAS_N   ; iCLK_50_3  ; 4.952  ; 4.952  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_CS_N    ; iCLK_50_3  ; 5.277  ; 5.277  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_LDQM0   ; iCLK_50_3  ; 5.122  ; 5.122  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_RAS_N   ; iCLK_50_3  ; 5.002  ; 5.002  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_UDQM1   ; iCLK_50_3  ; 6.459  ; 6.459  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_WE_N    ; iCLK_50_3  ; 4.958  ; 4.958  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_A[*]    ; iCLK_50_3  ; 4.978  ; 4.978  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[0]   ; iCLK_50_3  ; 4.227  ; 4.227  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[1]   ; iCLK_50_3  ; 4.300  ; 4.300  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[2]   ; iCLK_50_3  ; 4.364  ; 4.364  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[3]   ; iCLK_50_3  ; 4.345  ; 4.345  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[4]   ; iCLK_50_3  ; 4.331  ; 4.331  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[5]   ; iCLK_50_3  ; 4.636  ; 4.636  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[6]   ; iCLK_50_3  ; 4.625  ; 4.625  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[7]   ; iCLK_50_3  ; 4.369  ; 4.369  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[8]   ; iCLK_50_3  ; 4.978  ; 4.978  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[9]   ; iCLK_50_3  ; 4.941  ; 4.941  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[10]  ; iCLK_50_3  ; 4.617  ; 4.617  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[11]  ; iCLK_50_3  ; 4.700  ; 4.700  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_BA[*]   ; iCLK_50_3  ; 4.290  ; 4.290  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_BA[0]  ; iCLK_50_3  ; 4.290  ; 4.290  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_BA[1]  ; iCLK_50_3  ; 4.221  ; 4.221  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_CAS_N   ; iCLK_50_3  ; 5.174  ; 5.174  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_CS_N    ; iCLK_50_3  ; 4.846  ; 4.846  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_LDQM0   ; iCLK_50_3  ; 5.622  ; 5.622  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_RAS_N   ; iCLK_50_3  ; 5.196  ; 5.196  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_UDQM1   ; iCLK_50_3  ; 4.778  ; 4.778  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_WE_N    ; iCLK_50_3  ; 5.675  ; 5.675  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_CLK     ; iCLK_50_3  ; 1.169  ;        ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk1 ;
; oDRAM0_CLK     ; iCLK_50_3  ;        ; 1.169  ; Fall       ; sdram_pll:u6|altpll:altpll_component|_clk1 ;
; oDRAM1_CLK     ; iCLK_50_3  ; 1.176  ;        ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk2 ;
; oDRAM1_CLK     ; iCLK_50_3  ;        ; 1.176  ; Fall       ; sdram_pll:u6|altpll:altpll_component|_clk2 ;
; GPIO_0[*]      ; iCLK_50_2  ; 8.951  ; 8.951  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[3]     ; iCLK_50_2  ; 8.951  ; 8.951  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[4]     ; iCLK_50_2  ; 7.256  ; 7.256  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[5]     ; iCLK_50_2  ; 7.816  ; 7.816  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[6]     ; iCLK_50_2  ; 8.454  ; 8.454  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[7]     ; iCLK_50_2  ;        ; 2.630  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[8]     ; iCLK_50_2  ; 7.824  ; 7.824  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[9]     ; iCLK_50_2  ; 8.472  ; 8.472  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[10]    ; iCLK_50_2  ; 7.020  ; 7.020  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[11]    ; iCLK_50_2  ; 6.239  ; 6.239  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[12]    ; iCLK_50_2  ; 6.355  ; 6.355  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[13]    ; iCLK_50_2  ; 8.225  ; 8.225  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[14]    ; iCLK_50_2  ; 7.401  ; 7.401  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[15]    ; iCLK_50_2  ; 8.259  ; 8.259  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[16]    ; iCLK_50_2  ; 6.682  ; 6.682  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[17]    ; iCLK_50_2  ; 6.463  ; 6.463  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[18]    ; iCLK_50_2  ; 8.360  ; 8.360  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[19]    ; iCLK_50_2  ; 6.445  ; 6.445  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[20]    ; iCLK_50_2  ; 8.384  ; 8.384  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[21]    ; iCLK_50_2  ; 7.219  ; 7.219  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[22]    ; iCLK_50_2  ; 6.501  ; 6.501  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[23]    ; iCLK_50_2  ; 7.019  ; 7.019  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[24]    ; iCLK_50_2  ; 6.317  ; 6.317  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[25]    ; iCLK_50_2  ; 6.031  ; 6.031  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[26]    ; iCLK_50_2  ; 5.814  ; 5.814  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[27]    ; iCLK_50_2  ; 7.096  ; 7.096  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[28]    ; iCLK_50_2  ; 6.847  ; 6.847  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
; GPIO_CLKOUT_N0 ; iCLK_50_2  ; 7.924  ; 7.924  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
; GPIO_CLKOUT_P0 ; iCLK_50_2  ; 7.271  ; 7.271  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
; GPIO_0[*]      ; iCLK_50_2  ; 2.630  ;        ; Fall       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[7]     ; iCLK_50_2  ; 2.630  ;        ; Fall       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
+----------------+------------+--------+--------+------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+----------------+------------+--------+--------+------------+--------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+----------------+------------+--------+--------+------------+--------------------------------------------+
; oHEX0_D[*]     ; CCD_PIXCLK ; 9.810  ; 9.810  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[0]    ; CCD_PIXCLK ; 10.928 ; 10.928 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[1]    ; CCD_PIXCLK ; 9.810  ; 9.810  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[2]    ; CCD_PIXCLK ; 10.088 ; 10.088 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[3]    ; CCD_PIXCLK ; 10.059 ; 10.059 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[4]    ; CCD_PIXCLK ; 10.536 ; 10.536 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[5]    ; CCD_PIXCLK ; 10.520 ; 10.520 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[6]    ; CCD_PIXCLK ; 10.664 ; 10.664 ; Rise       ; CCD_PIXCLK                                 ;
; oHEX1_D[*]     ; CCD_PIXCLK ; 10.425 ; 10.425 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[0]    ; CCD_PIXCLK ; 10.563 ; 10.563 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[1]    ; CCD_PIXCLK ; 10.425 ; 10.425 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[2]    ; CCD_PIXCLK ; 10.604 ; 10.604 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[3]    ; CCD_PIXCLK ; 10.581 ; 10.581 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[4]    ; CCD_PIXCLK ; 10.813 ; 10.813 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[5]    ; CCD_PIXCLK ; 10.842 ; 10.842 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[6]    ; CCD_PIXCLK ; 10.791 ; 10.791 ; Rise       ; CCD_PIXCLK                                 ;
; oHEX2_D[*]     ; CCD_PIXCLK ; 9.317  ; 9.317  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[0]    ; CCD_PIXCLK ; 9.535  ; 9.535  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[1]    ; CCD_PIXCLK ; 9.317  ; 9.317  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[2]    ; CCD_PIXCLK ; 9.318  ; 9.318  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[3]    ; CCD_PIXCLK ; 9.561  ; 9.561  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[4]    ; CCD_PIXCLK ; 11.458 ; 11.458 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[5]    ; CCD_PIXCLK ; 13.240 ; 13.240 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[6]    ; CCD_PIXCLK ; 11.918 ; 11.918 ; Rise       ; CCD_PIXCLK                                 ;
; oHEX3_D[*]     ; CCD_PIXCLK ; 7.122  ; 7.122  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[0]    ; CCD_PIXCLK ; 7.692  ; 7.692  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[1]    ; CCD_PIXCLK ; 7.122  ; 7.122  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[2]    ; CCD_PIXCLK ; 7.680  ; 7.680  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[3]    ; CCD_PIXCLK ; 7.363  ; 7.363  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[4]    ; CCD_PIXCLK ; 7.994  ; 7.994  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[5]    ; CCD_PIXCLK ; 7.666  ; 7.666  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[6]    ; CCD_PIXCLK ; 7.653  ; 7.653  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX4_D[*]     ; CCD_PIXCLK ; 7.132  ; 7.132  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[0]    ; CCD_PIXCLK ; 7.145  ; 7.145  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[1]    ; CCD_PIXCLK ; 7.144  ; 7.144  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[2]    ; CCD_PIXCLK ; 7.132  ; 7.132  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[3]    ; CCD_PIXCLK ; 7.438  ; 7.438  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[4]    ; CCD_PIXCLK ; 7.433  ; 7.433  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[5]    ; CCD_PIXCLK ; 7.462  ; 7.462  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[6]    ; CCD_PIXCLK ; 7.460  ; 7.460  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX5_D[*]     ; CCD_PIXCLK ; 7.421  ; 7.421  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[0]    ; CCD_PIXCLK ; 7.588  ; 7.588  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[1]    ; CCD_PIXCLK ; 7.434  ; 7.434  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[2]    ; CCD_PIXCLK ; 7.421  ; 7.421  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[3]    ; CCD_PIXCLK ; 7.712  ; 7.712  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[4]    ; CCD_PIXCLK ; 7.602  ; 7.602  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[5]    ; CCD_PIXCLK ; 7.737  ; 7.737  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[6]    ; CCD_PIXCLK ; 8.028  ; 8.028  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX6_D[*]     ; CCD_PIXCLK ; 8.142  ; 8.142  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[0]    ; CCD_PIXCLK ; 8.293  ; 8.293  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[1]    ; CCD_PIXCLK ; 8.419  ; 8.419  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[2]    ; CCD_PIXCLK ; 8.385  ; 8.385  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[3]    ; CCD_PIXCLK ; 8.415  ; 8.415  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[4]    ; CCD_PIXCLK ; 8.426  ; 8.426  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[5]    ; CCD_PIXCLK ; 8.429  ; 8.429  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[6]    ; CCD_PIXCLK ; 8.142  ; 8.142  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX7_D[*]     ; CCD_PIXCLK ; 7.770  ; 7.770  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[0]    ; CCD_PIXCLK ; 7.770  ; 7.770  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[1]    ; CCD_PIXCLK ; 8.087  ; 8.087  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[2]    ; CCD_PIXCLK ; 8.083  ; 8.083  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[3]    ; CCD_PIXCLK ; 8.074  ; 8.074  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[4]    ; CCD_PIXCLK ; 7.783  ; 7.783  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[5]    ; CCD_PIXCLK ; 8.403  ; 8.403  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[6]    ; CCD_PIXCLK ; 8.077  ; 8.077  ; Rise       ; CCD_PIXCLK                                 ;
; oLEDG[*]       ; CCD_PIXCLK ; 8.333  ; 8.333  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[0]      ; CCD_PIXCLK ; 8.384  ; 8.384  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[1]      ; CCD_PIXCLK ; 9.296  ; 9.296  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[2]      ; CCD_PIXCLK ; 9.075  ; 9.075  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[3]      ; CCD_PIXCLK ; 9.312  ; 9.312  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[4]      ; CCD_PIXCLK ; 9.565  ; 9.565  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[5]      ; CCD_PIXCLK ; 9.184  ; 9.184  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[6]      ; CCD_PIXCLK ; 9.237  ; 9.237  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[7]      ; CCD_PIXCLK ; 10.403 ; 10.403 ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[8]      ; CCD_PIXCLK ; 8.333  ; 8.333  ; Rise       ; CCD_PIXCLK                                 ;
; oLEDR[*]       ; CCD_PIXCLK ; 8.036  ; 8.036  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[0]      ; CCD_PIXCLK ; 8.066  ; 8.066  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[1]      ; CCD_PIXCLK ; 8.438  ; 8.438  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[2]      ; CCD_PIXCLK ; 9.444  ; 9.444  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[3]      ; CCD_PIXCLK ; 9.441  ; 9.441  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[4]      ; CCD_PIXCLK ; 9.358  ; 9.358  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[5]      ; CCD_PIXCLK ; 9.486  ; 9.486  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[6]      ; CCD_PIXCLK ; 9.987  ; 9.987  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[7]      ; CCD_PIXCLK ; 9.334  ; 9.334  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[8]      ; CCD_PIXCLK ; 8.806  ; 8.806  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[9]      ; CCD_PIXCLK ; 8.037  ; 8.037  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[10]     ; CCD_PIXCLK ; 8.063  ; 8.063  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[11]     ; CCD_PIXCLK ; 8.095  ; 8.095  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[12]     ; CCD_PIXCLK ; 8.691  ; 8.691  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[13]     ; CCD_PIXCLK ; 8.234  ; 8.234  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[14]     ; CCD_PIXCLK ; 8.981  ; 8.981  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[15]     ; CCD_PIXCLK ; 8.036  ; 8.036  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[16]     ; CCD_PIXCLK ; 9.329  ; 9.329  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[17]     ; CCD_PIXCLK ; 9.291  ; 9.291  ; Rise       ; CCD_PIXCLK                                 ;
; GPIO_0[*]      ; iCLK_50    ; 12.489 ; 12.489 ; Rise       ; iCLK_50                                    ;
;  GPIO_0[2]     ; iCLK_50    ; 12.489 ; 12.489 ; Rise       ; iCLK_50                                    ;
; GPIO_1[*]      ; iCLK_50    ; 10.837 ; 10.837 ; Rise       ; iCLK_50                                    ;
;  GPIO_1[14]    ; iCLK_50    ; 10.837 ; 10.837 ; Rise       ; iCLK_50                                    ;
;  GPIO_1[20]    ; iCLK_50    ; 13.109 ; 13.109 ; Rise       ; iCLK_50                                    ;
; GPIO_CLKOUT_N1 ; iCLK_50    ; 6.818  ; 6.818  ; Rise       ; iCLK_50                                    ;
; DRAM_DQ[*]     ; iCLK_50_3  ; 2.476  ; 2.476  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; iCLK_50_3  ; 2.526  ; 2.526  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; iCLK_50_3  ; 2.526  ; 2.526  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; iCLK_50_3  ; 2.540  ; 2.540  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; iCLK_50_3  ; 2.550  ; 2.550  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; iCLK_50_3  ; 2.550  ; 2.550  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; iCLK_50_3  ; 2.550  ; 2.550  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; iCLK_50_3  ; 2.579  ; 2.579  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; iCLK_50_3  ; 2.579  ; 2.579  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; iCLK_50_3  ; 2.584  ; 2.584  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; iCLK_50_3  ; 2.604  ; 2.604  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; iCLK_50_3  ; 2.604  ; 2.604  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; iCLK_50_3  ; 2.597  ; 2.597  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; iCLK_50_3  ; 2.600  ; 2.600  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; iCLK_50_3  ; 2.610  ; 2.610  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; iCLK_50_3  ; 2.610  ; 2.610  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; iCLK_50_3  ; 2.610  ; 2.610  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[16]   ; iCLK_50_3  ; 2.555  ; 2.555  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[17]   ; iCLK_50_3  ; 2.555  ; 2.555  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[18]   ; iCLK_50_3  ; 2.532  ; 2.532  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[19]   ; iCLK_50_3  ; 2.536  ; 2.536  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[20]   ; iCLK_50_3  ; 2.526  ; 2.526  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[21]   ; iCLK_50_3  ; 2.536  ; 2.536  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[22]   ; iCLK_50_3  ; 2.536  ; 2.536  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[23]   ; iCLK_50_3  ; 2.518  ; 2.518  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[24]   ; iCLK_50_3  ; 2.530  ; 2.530  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[25]   ; iCLK_50_3  ; 2.530  ; 2.530  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[26]   ; iCLK_50_3  ; 2.520  ; 2.520  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[27]   ; iCLK_50_3  ; 2.509  ; 2.509  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[28]   ; iCLK_50_3  ; 2.509  ; 2.509  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[29]   ; iCLK_50_3  ; 2.476  ; 2.476  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[30]   ; iCLK_50_3  ; 2.496  ; 2.496  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[31]   ; iCLK_50_3  ; 2.496  ; 2.496  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_A[*]    ; iCLK_50_3  ; 4.801  ; 4.801  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[0]   ; iCLK_50_3  ; 4.801  ; 4.801  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[1]   ; iCLK_50_3  ; 5.199  ; 5.199  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[2]   ; iCLK_50_3  ; 5.527  ; 5.527  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[3]   ; iCLK_50_3  ; 5.540  ; 5.540  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[4]   ; iCLK_50_3  ; 6.109  ; 6.109  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[5]   ; iCLK_50_3  ; 5.319  ; 5.319  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[6]   ; iCLK_50_3  ; 5.565  ; 5.565  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[7]   ; iCLK_50_3  ; 5.443  ; 5.443  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[8]   ; iCLK_50_3  ; 5.382  ; 5.382  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[9]   ; iCLK_50_3  ; 6.089  ; 6.089  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[10]  ; iCLK_50_3  ; 5.265  ; 5.265  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[11]  ; iCLK_50_3  ; 5.856  ; 5.856  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_BA[*]   ; iCLK_50_3  ; 4.967  ; 4.967  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_BA[0]  ; iCLK_50_3  ; 4.967  ; 4.967  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_BA[1]  ; iCLK_50_3  ; 5.430  ; 5.430  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_CAS_N   ; iCLK_50_3  ; 4.952  ; 4.952  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_CS_N    ; iCLK_50_3  ; 5.277  ; 5.277  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_LDQM0   ; iCLK_50_3  ; 5.122  ; 5.122  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_RAS_N   ; iCLK_50_3  ; 5.002  ; 5.002  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_UDQM1   ; iCLK_50_3  ; 6.459  ; 6.459  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_WE_N    ; iCLK_50_3  ; 4.958  ; 4.958  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_A[*]    ; iCLK_50_3  ; 4.227  ; 4.227  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[0]   ; iCLK_50_3  ; 4.227  ; 4.227  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[1]   ; iCLK_50_3  ; 4.300  ; 4.300  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[2]   ; iCLK_50_3  ; 4.364  ; 4.364  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[3]   ; iCLK_50_3  ; 4.345  ; 4.345  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[4]   ; iCLK_50_3  ; 4.331  ; 4.331  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[5]   ; iCLK_50_3  ; 4.636  ; 4.636  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[6]   ; iCLK_50_3  ; 4.625  ; 4.625  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[7]   ; iCLK_50_3  ; 4.369  ; 4.369  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[8]   ; iCLK_50_3  ; 4.978  ; 4.978  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[9]   ; iCLK_50_3  ; 4.941  ; 4.941  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[10]  ; iCLK_50_3  ; 4.617  ; 4.617  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[11]  ; iCLK_50_3  ; 4.700  ; 4.700  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_BA[*]   ; iCLK_50_3  ; 4.221  ; 4.221  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_BA[0]  ; iCLK_50_3  ; 4.290  ; 4.290  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_BA[1]  ; iCLK_50_3  ; 4.221  ; 4.221  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_CAS_N   ; iCLK_50_3  ; 5.174  ; 5.174  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_CS_N    ; iCLK_50_3  ; 4.846  ; 4.846  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_LDQM0   ; iCLK_50_3  ; 5.622  ; 5.622  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_RAS_N   ; iCLK_50_3  ; 5.196  ; 5.196  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_UDQM1   ; iCLK_50_3  ; 4.778  ; 4.778  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_WE_N    ; iCLK_50_3  ; 5.675  ; 5.675  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_CLK     ; iCLK_50_3  ; 1.169  ;        ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk1 ;
; oDRAM0_CLK     ; iCLK_50_3  ;        ; 1.169  ; Fall       ; sdram_pll:u6|altpll:altpll_component|_clk1 ;
; oDRAM1_CLK     ; iCLK_50_3  ; 1.176  ;        ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk2 ;
; oDRAM1_CLK     ; iCLK_50_3  ;        ; 1.176  ; Fall       ; sdram_pll:u6|altpll:altpll_component|_clk2 ;
; GPIO_0[*]      ; iCLK_50_2  ; 5.814  ; 2.630  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[3]     ; iCLK_50_2  ; 8.951  ; 8.951  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[4]     ; iCLK_50_2  ; 7.256  ; 7.256  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[5]     ; iCLK_50_2  ; 7.816  ; 7.816  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[6]     ; iCLK_50_2  ; 8.454  ; 8.454  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[7]     ; iCLK_50_2  ;        ; 2.630  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[8]     ; iCLK_50_2  ; 7.824  ; 7.824  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[9]     ; iCLK_50_2  ; 8.472  ; 8.472  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[10]    ; iCLK_50_2  ; 7.020  ; 7.020  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[11]    ; iCLK_50_2  ; 6.239  ; 6.239  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[12]    ; iCLK_50_2  ; 6.355  ; 6.355  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[13]    ; iCLK_50_2  ; 8.225  ; 8.225  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[14]    ; iCLK_50_2  ; 7.401  ; 7.401  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[15]    ; iCLK_50_2  ; 8.259  ; 8.259  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[16]    ; iCLK_50_2  ; 6.682  ; 6.682  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[17]    ; iCLK_50_2  ; 6.463  ; 6.463  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[18]    ; iCLK_50_2  ; 8.360  ; 8.360  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[19]    ; iCLK_50_2  ; 6.445  ; 6.445  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[20]    ; iCLK_50_2  ; 8.384  ; 8.384  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[21]    ; iCLK_50_2  ; 7.219  ; 7.219  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[22]    ; iCLK_50_2  ; 6.501  ; 6.501  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[23]    ; iCLK_50_2  ; 7.019  ; 7.019  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[24]    ; iCLK_50_2  ; 6.317  ; 6.317  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[25]    ; iCLK_50_2  ; 6.031  ; 6.031  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[26]    ; iCLK_50_2  ; 5.814  ; 5.814  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[27]    ; iCLK_50_2  ; 7.096  ; 7.096  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[28]    ; iCLK_50_2  ; 6.847  ; 6.847  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
; GPIO_CLKOUT_N0 ; iCLK_50_2  ; 7.924  ; 7.924  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
; GPIO_CLKOUT_P0 ; iCLK_50_2  ; 7.271  ; 7.271  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
; GPIO_0[*]      ; iCLK_50_2  ; 2.630  ;        ; Fall       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[7]     ; iCLK_50_2  ; 2.630  ;        ; Fall       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
+----------------+------------+--------+--------+------------+--------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; iKEY[0]    ; GPIO_0[29]  ; 8.567 ;    ;    ; 8.567 ;
; iUART_RXD  ; oUART_TXD   ; 8.893 ;    ;    ; 8.893 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; iKEY[0]    ; GPIO_0[29]  ; 8.567 ;    ;    ; 8.567 ;
; iUART_RXD  ; oUART_TXD   ; 8.893 ;    ;    ; 8.893 ;
+------------+-------------+-------+----+----+-------+


+---------------------------------------------------------------------+
; Fast Model Setup Summary                                            ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CCD_PIXCLK                                 ; -3.652 ; -21.589       ;
; vga_pll:u5|altpll:altpll_component|_clk0   ; -2.922 ; -68.562       ;
; N/C                                        ; -2.573 ; -72.232       ;
; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.142  ; 0.000         ;
; iCLK_50                                    ; 16.231 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Fast Model Hold Summary                                            ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; iCLK_50                                    ; 0.209 ; 0.000         ;
; CCD_PIXCLK                                 ; 0.215 ; 0.000         ;
; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.215 ; 0.000         ;
; vga_pll:u5|altpll:altpll_component|_clk0   ; 0.215 ; 0.000         ;
; N/C                                        ; 1.240 ; 0.000         ;
+--------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Fast Model Recovery Summary                                         ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CCD_PIXCLK                                 ; -2.117 ; -532.420      ;
; sdram_pll:u6|altpll:altpll_component|_clk0 ; 2.308  ; 0.000         ;
; vga_pll:u5|altpll:altpll_component|_clk0   ; 14.081 ; 0.000         ;
; iCLK_50                                    ; 16.000 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Fast Model Removal Summary                                          ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CCD_PIXCLK                                 ; 1.673  ; 0.000         ;
; iCLK_50                                    ; 1.688  ; 0.000         ;
; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.913  ; 0.000         ;
; vga_pll:u5|altpll:altpll_component|_clk0   ; 15.581 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                              ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.953  ; 0.000         ;
; sdram_pll:u6|altpll:altpll_component|_clk1 ; 3.333  ; 0.000         ;
; oDRAM0_CLK                                 ; 3.889  ; 0.000         ;
; CCD_PIXCLK                                 ; 5.953  ; 0.000         ;
; iCLK_50                                    ; 9.000  ; 0.000         ;
; iCLK_50_2                                  ; 10.000 ; 0.000         ;
; iCLK_50_3                                  ; 10.000 ; 0.000         ;
; vga_pll:u5|altpll:altpll_component|_clk0   ; 12.873 ; 0.000         ;
; CCD_MCLK                                   ; 37.223 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CCD_PIXCLK'                                                                                                                                                                                                                                                                ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.652 ; RAW2RGB:u3|rRed[7]    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.047      ; 20.365     ;
; -3.633 ; RAW2RGB:u3|rRed[5]    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.047      ; 20.346     ;
; -3.626 ; RAW2RGB:u3|rRed[7]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.050      ; 20.342     ;
; -3.607 ; RAW2RGB:u3|rRed[5]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.050      ; 20.323     ;
; -3.605 ; RAW2RGB:u3|rRed[6]    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.047      ; 20.318     ;
; -3.599 ; RAW2RGB:u3|rRed[1]    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.077      ; 20.342     ;
; -3.592 ; RAW2RGB:u3|rRed[0]    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.077      ; 20.335     ;
; -3.579 ; RAW2RGB:u3|rRed[6]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.050      ; 20.295     ;
; -3.573 ; RAW2RGB:u3|rRed[1]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.080      ; 20.319     ;
; -3.571 ; RAW2RGB:u3|rRed[4]    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.047      ; 20.284     ;
; -3.566 ; RAW2RGB:u3|rRed[0]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.080      ; 20.312     ;
; -3.545 ; RAW2RGB:u3|rRed[4]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.050      ; 20.261     ;
; -3.525 ; RAW2RGB:u3|rRed[3]    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.077      ; 20.268     ;
; -3.499 ; RAW2RGB:u3|rRed[3]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.080      ; 20.245     ;
; -3.492 ; RAW2RGB:u3|rRed[7]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.048      ; 20.206     ;
; -3.473 ; RAW2RGB:u3|rRed[5]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.048      ; 20.187     ;
; -3.466 ; RAW2RGB:u3|rRed[2]    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.077      ; 20.209     ;
; -3.445 ; RAW2RGB:u3|rRed[6]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.048      ; 20.159     ;
; -3.440 ; RAW2RGB:u3|rRed[2]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.080      ; 20.186     ;
; -3.439 ; RAW2RGB:u3|rRed[1]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.078      ; 20.183     ;
; -3.433 ; RAW2RGB:u3|rGreen[2]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.087      ; 20.186     ;
; -3.432 ; RAW2RGB:u3|rRed[0]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.078      ; 20.176     ;
; -3.411 ; RAW2RGB:u3|rRed[4]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.048      ; 20.125     ;
; -3.411 ; RAW2RGB:u3|rGreen[1]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.087      ; 20.164     ;
; -3.407 ; RAW2RGB:u3|rGreen[2]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.090      ; 20.163     ;
; -3.385 ; RAW2RGB:u3|rGreen[1]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.090      ; 20.141     ;
; -3.378 ; RAW2RGB:u3|rGreen[4]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.087      ; 20.131     ;
; -3.365 ; RAW2RGB:u3|rRed[3]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.078      ; 20.109     ;
; -3.352 ; RAW2RGB:u3|rGreen[4]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.090      ; 20.108     ;
; -3.313 ; RAW2RGB:u3|rGreen[3]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.087      ; 20.066     ;
; -3.308 ; RAW2RGB:u3|rGreen[6]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.084      ; 20.058     ;
; -3.306 ; RAW2RGB:u3|rRed[2]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.078      ; 20.050     ;
; -3.287 ; RAW2RGB:u3|rGreen[3]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.090      ; 20.043     ;
; -3.282 ; RAW2RGB:u3|rGreen[6]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.087      ; 20.035     ;
; -3.278 ; RAW2RGB:u3|rGreen[5]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.084      ; 20.028     ;
; -3.273 ; RAW2RGB:u3|rGreen[2]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.088      ; 20.027     ;
; -3.269 ; RAW2RGB:u3|rGreen[8]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.084      ; 20.019     ;
; -3.252 ; RAW2RGB:u3|rGreen[5]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.087      ; 20.005     ;
; -3.251 ; RAW2RGB:u3|rGreen[1]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.088      ; 20.005     ;
; -3.243 ; RAW2RGB:u3|rGreen[8]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.087      ; 19.996     ;
; -3.225 ; RAW2RGB:u3|rGreen[7]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.084      ; 19.975     ;
; -3.218 ; RAW2RGB:u3|rGreen[4]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.088      ; 19.972     ;
; -3.199 ; RAW2RGB:u3|rGreen[7]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.087      ; 19.952     ;
; -3.153 ; RAW2RGB:u3|rGreen[3]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.088      ; 19.907     ;
; -3.148 ; RAW2RGB:u3|rGreen[6]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.085      ; 19.899     ;
; -3.118 ; RAW2RGB:u3|rGreen[5]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.085      ; 19.869     ;
; -3.109 ; RAW2RGB:u3|rGreen[8]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.085      ; 19.860     ;
; -3.065 ; RAW2RGB:u3|rGreen[7]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.085      ; 19.816     ;
; -3.033 ; RAW2RGB:u3|rBlue[3]   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.081      ; 19.780     ;
; -3.007 ; RAW2RGB:u3|rBlue[3]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.084      ; 19.757     ;
; -2.992 ; RAW2RGB:u3|rBlue[1]   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.081      ; 19.739     ;
; -2.969 ; RAW2RGB:u3|rBlue[2]   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.081      ; 19.716     ;
; -2.966 ; RAW2RGB:u3|rBlue[1]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.084      ; 19.716     ;
; -2.943 ; RAW2RGB:u3|rBlue[2]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.084      ; 19.693     ;
; -2.941 ; RAW2RGB:u3|rBlue[6]   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.084      ; 19.691     ;
; -2.915 ; RAW2RGB:u3|rBlue[6]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.087      ; 19.668     ;
; -2.873 ; RAW2RGB:u3|rBlue[3]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.082      ; 19.621     ;
; -2.857 ; RAW2RGB:u3|rBlue[0]   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.081      ; 19.604     ;
; -2.832 ; RAW2RGB:u3|rBlue[1]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.082      ; 19.580     ;
; -2.831 ; RAW2RGB:u3|rBlue[0]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.084      ; 19.581     ;
; -2.830 ; RAW2RGB:u3|rRed[9]    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.074      ; 19.570     ;
; -2.809 ; RAW2RGB:u3|rBlue[2]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.082      ; 19.557     ;
; -2.808 ; RAW2RGB:u3|rBlue[5]   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.084      ; 19.558     ;
; -2.804 ; RAW2RGB:u3|rRed[9]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.077      ; 19.547     ;
; -2.803 ; RAW2RGB:u3|rRed[11]   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.074      ; 19.543     ;
; -2.782 ; RAW2RGB:u3|rBlue[5]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.087      ; 19.535     ;
; -2.781 ; RAW2RGB:u3|rBlue[6]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.085      ; 19.532     ;
; -2.781 ; RAW2RGB:u3|rRed[8]    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.074      ; 19.521     ;
; -2.777 ; RAW2RGB:u3|rRed[11]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.077      ; 19.520     ;
; -2.757 ; RAW2RGB:u3|rRed[10]   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.074      ; 19.497     ;
; -2.755 ; RAW2RGB:u3|rRed[8]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.077      ; 19.498     ;
; -2.750 ; RAW2RGB:u3|rBlue[4]   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.084      ; 19.500     ;
; -2.731 ; RAW2RGB:u3|rRed[10]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.077      ; 19.474     ;
; -2.724 ; RAW2RGB:u3|rBlue[4]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.087      ; 19.477     ;
; -2.699 ; RAW2RGB:u3|rBlue[7]   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.084      ; 19.449     ;
; -2.697 ; RAW2RGB:u3|rBlue[0]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.082      ; 19.445     ;
; -2.673 ; RAW2RGB:u3|rBlue[7]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.087      ; 19.426     ;
; -2.670 ; RAW2RGB:u3|rRed[9]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.075      ; 19.411     ;
; -2.648 ; RAW2RGB:u3|rBlue[5]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.085      ; 19.399     ;
; -2.643 ; RAW2RGB:u3|rRed[11]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.075      ; 19.384     ;
; -2.621 ; RAW2RGB:u3|rRed[8]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.075      ; 19.362     ;
; -2.597 ; RAW2RGB:u3|rRed[10]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.075      ; 19.338     ;
; -2.590 ; RAW2RGB:u3|rBlue[4]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.085      ; 19.341     ;
; -2.562 ; RAW2RGB:u3|rGreen[10] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.082      ; 19.310     ;
; -2.558 ; RAW2RGB:u3|rRed[7]    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.047      ; 19.271     ;
; -2.548 ; RAW2RGB:u3|rGreen[9]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.082      ; 19.296     ;
; -2.540 ; RAW2RGB:u3|rRed[7]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.048      ; 19.254     ;
; -2.539 ; RAW2RGB:u3|rBlue[7]   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.085      ; 19.290     ;
; -2.539 ; RAW2RGB:u3|rRed[5]    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.047      ; 19.252     ;
; -2.536 ; RAW2RGB:u3|rGreen[10] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.085      ; 19.287     ;
; -2.522 ; RAW2RGB:u3|rGreen[9]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.085      ; 19.273     ;
; -2.521 ; RAW2RGB:u3|rRed[5]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.048      ; 19.235     ;
; -2.511 ; RAW2RGB:u3|rGreen[11] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.082      ; 19.259     ;
; -2.511 ; RAW2RGB:u3|rRed[6]    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.047      ; 19.224     ;
; -2.505 ; RAW2RGB:u3|rRed[1]    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.077      ; 19.248     ;
; -2.498 ; RAW2RGB:u3|rRed[0]    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.077      ; 19.241     ;
; -2.493 ; RAW2RGB:u3|rRed[6]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.048      ; 19.207     ;
; -2.487 ; RAW2RGB:u3|rGreen[12] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.082      ; 19.235     ;
; -2.487 ; RAW2RGB:u3|rRed[1]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.078      ; 19.231     ;
; -2.485 ; RAW2RGB:u3|rGreen[11] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.085      ; 19.236     ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'vga_pll:u5|altpll:altpll_component|_clk0'                                                                                              ;
+--------+--------------------+--------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node                  ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------------+--------------+------------------------------------------+--------------+------------+------------+
; -2.922 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_B[7] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.668     ; 1.287      ;
; -2.921 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_B[4] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.668     ; 1.286      ;
; -2.919 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_G[7] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.668     ; 1.284      ;
; -2.918 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_B[2] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.668     ; 1.283      ;
; -2.918 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_G[4] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.668     ; 1.283      ;
; -2.917 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_G[3] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.668     ; 1.282      ;
; -2.916 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_B[3] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.668     ; 1.281      ;
; -2.900 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_R[5] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.666     ; 1.267      ;
; -2.900 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_R[6] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.666     ; 1.267      ;
; -2.898 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_R[7] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.666     ; 1.265      ;
; -2.898 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_G[1] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.666     ; 1.265      ;
; -2.897 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_R[3] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.666     ; 1.264      ;
; -2.891 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_R[0] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.666     ; 1.258      ;
; -2.891 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_R[2] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.666     ; 1.258      ;
; -2.890 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_G[0] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.666     ; 1.257      ;
; -2.890 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_G[2] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.666     ; 1.257      ;
; -2.870 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_B[7] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.668     ; 1.235      ;
; -2.869 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_B[4] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.668     ; 1.234      ;
; -2.867 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_G[7] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.668     ; 1.232      ;
; -2.866 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_B[2] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.668     ; 1.231      ;
; -2.866 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_G[4] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.668     ; 1.231      ;
; -2.865 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_G[3] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.668     ; 1.230      ;
; -2.864 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_B[3] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.668     ; 1.229      ;
; -2.848 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_R[5] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.666     ; 1.215      ;
; -2.848 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_R[6] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.666     ; 1.215      ;
; -2.846 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_R[7] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.666     ; 1.213      ;
; -2.846 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_G[1] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.666     ; 1.213      ;
; -2.845 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_R[3] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.666     ; 1.212      ;
; -2.839 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_R[0] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.666     ; 1.206      ;
; -2.839 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_R[2] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.666     ; 1.206      ;
; -2.838 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_G[0] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.666     ; 1.205      ;
; -2.838 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_G[2] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.666     ; 1.205      ;
; -2.797 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_B[7] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.668     ; 1.162      ;
; -2.796 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_B[4] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.668     ; 1.161      ;
; -2.794 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_G[7] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.668     ; 1.159      ;
; -2.793 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_B[2] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.668     ; 1.158      ;
; -2.793 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_G[4] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.668     ; 1.158      ;
; -2.792 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_G[3] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.668     ; 1.157      ;
; -2.791 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_B[3] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.668     ; 1.156      ;
; -2.775 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_R[5] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.666     ; 1.142      ;
; -2.775 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_R[6] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.666     ; 1.142      ;
; -2.773 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_R[7] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.666     ; 1.140      ;
; -2.773 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_G[1] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.666     ; 1.140      ;
; -2.772 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_R[3] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.666     ; 1.139      ;
; -2.766 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_R[0] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.666     ; 1.133      ;
; -2.766 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_R[2] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.666     ; 1.133      ;
; -2.765 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_G[0] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.666     ; 1.132      ;
; -2.765 ; Histo:H0|redVal[2] ; touch_tcon:u10|oLCD_G[2] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.666     ; 1.132      ;
; -2.762 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_R[1] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.667     ; 1.128      ;
; -2.762 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_R[4] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.667     ; 1.128      ;
; -2.761 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_B[5] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.667     ; 1.127      ;
; -2.761 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_G[6] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.667     ; 1.127      ;
; -2.760 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_B[1] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.667     ; 1.126      ;
; -2.760 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_B[6] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.667     ; 1.126      ;
; -2.756 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_B[0] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.667     ; 1.122      ;
; -2.754 ; Histo:H0|redVal[0] ; touch_tcon:u10|oLCD_G[5] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.667     ; 1.120      ;
; -2.747 ; Histo:H0|redVal[3] ; touch_tcon:u10|oLCD_B[7] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.668     ; 1.112      ;
; -2.746 ; Histo:H0|redVal[3] ; touch_tcon:u10|oLCD_B[4] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.668     ; 1.111      ;
; -2.744 ; Histo:H0|redVal[3] ; touch_tcon:u10|oLCD_G[7] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.668     ; 1.109      ;
; -2.743 ; Histo:H0|redVal[3] ; touch_tcon:u10|oLCD_B[2] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.668     ; 1.108      ;
; -2.743 ; Histo:H0|redVal[3] ; touch_tcon:u10|oLCD_G[4] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.668     ; 1.108      ;
; -2.742 ; Histo:H0|redVal[3] ; touch_tcon:u10|oLCD_G[3] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.668     ; 1.107      ;
; -2.741 ; Histo:H0|redVal[3] ; touch_tcon:u10|oLCD_B[3] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.668     ; 1.106      ;
; -2.727 ; Histo:H0|redVal[4] ; touch_tcon:u10|oLCD_B[7] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.668     ; 1.092      ;
; -2.726 ; Histo:H0|redVal[4] ; touch_tcon:u10|oLCD_B[4] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.668     ; 1.091      ;
; -2.725 ; Histo:H0|redVal[3] ; touch_tcon:u10|oLCD_R[5] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.666     ; 1.092      ;
; -2.725 ; Histo:H0|redVal[3] ; touch_tcon:u10|oLCD_R[6] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.666     ; 1.092      ;
; -2.724 ; Histo:H0|redVal[4] ; touch_tcon:u10|oLCD_G[7] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.668     ; 1.089      ;
; -2.723 ; Histo:H0|redVal[4] ; touch_tcon:u10|oLCD_B[2] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.668     ; 1.088      ;
; -2.723 ; Histo:H0|redVal[4] ; touch_tcon:u10|oLCD_G[4] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.668     ; 1.088      ;
; -2.723 ; Histo:H0|redVal[3] ; touch_tcon:u10|oLCD_R[7] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.666     ; 1.090      ;
; -2.723 ; Histo:H0|redVal[3] ; touch_tcon:u10|oLCD_G[1] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.666     ; 1.090      ;
; -2.722 ; Histo:H0|redVal[4] ; touch_tcon:u10|oLCD_G[3] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.668     ; 1.087      ;
; -2.722 ; Histo:H0|redVal[3] ; touch_tcon:u10|oLCD_R[3] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.666     ; 1.089      ;
; -2.721 ; Histo:H0|redVal[4] ; touch_tcon:u10|oLCD_B[3] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.668     ; 1.086      ;
; -2.716 ; Histo:H0|redVal[3] ; touch_tcon:u10|oLCD_R[0] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.666     ; 1.083      ;
; -2.716 ; Histo:H0|redVal[3] ; touch_tcon:u10|oLCD_R[2] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.666     ; 1.083      ;
; -2.715 ; Histo:H0|redVal[3] ; touch_tcon:u10|oLCD_G[0] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.666     ; 1.082      ;
; -2.715 ; Histo:H0|redVal[3] ; touch_tcon:u10|oLCD_G[2] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.666     ; 1.082      ;
; -2.710 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_R[1] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.667     ; 1.076      ;
; -2.710 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_R[4] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.667     ; 1.076      ;
; -2.709 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_B[5] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.667     ; 1.075      ;
; -2.709 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_G[6] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.667     ; 1.075      ;
; -2.708 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_B[1] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.667     ; 1.074      ;
; -2.708 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_B[6] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.667     ; 1.074      ;
; -2.705 ; Histo:H0|redVal[4] ; touch_tcon:u10|oLCD_R[5] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.666     ; 1.072      ;
; -2.705 ; Histo:H0|redVal[4] ; touch_tcon:u10|oLCD_R[6] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.666     ; 1.072      ;
; -2.704 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_B[0] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.667     ; 1.070      ;
; -2.703 ; Histo:H0|redVal[4] ; touch_tcon:u10|oLCD_R[7] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.666     ; 1.070      ;
; -2.703 ; Histo:H0|redVal[4] ; touch_tcon:u10|oLCD_G[1] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.666     ; 1.070      ;
; -2.702 ; Histo:H0|redVal[4] ; touch_tcon:u10|oLCD_R[3] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.666     ; 1.069      ;
; -2.702 ; Histo:H0|redVal[1] ; touch_tcon:u10|oLCD_G[5] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.667     ; 1.068      ;
; -2.696 ; Histo:H0|redVal[4] ; touch_tcon:u10|oLCD_R[0] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.666     ; 1.063      ;
; -2.696 ; Histo:H0|redVal[4] ; touch_tcon:u10|oLCD_R[2] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.666     ; 1.063      ;
; -2.695 ; Histo:H0|redVal[4] ; touch_tcon:u10|oLCD_G[0] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.666     ; 1.062      ;
; -2.695 ; Histo:H0|redVal[4] ; touch_tcon:u10|oLCD_G[2] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.666     ; 1.062      ;
; -2.677 ; Histo:H0|redVal[5] ; touch_tcon:u10|oLCD_B[7] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.668     ; 1.042      ;
; -2.676 ; Histo:H0|redVal[5] ; touch_tcon:u10|oLCD_B[4] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.668     ; 1.041      ;
; -2.674 ; Histo:H0|redVal[5] ; touch_tcon:u10|oLCD_G[7] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.668     ; 1.039      ;
; -2.673 ; Histo:H0|redVal[5] ; touch_tcon:u10|oLCD_B[2] ; CCD_PIXCLK   ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.001        ; -1.668     ; 1.038      ;
+--------+--------------------+--------------------------+--------------+------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'N/C'                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                      ; To Node     ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------------------------------------+-------------+--------------+------------+------------+
; -2.573 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; DRAM_DQ[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.171     ; 3.402      ;
; -2.487 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; DRAM_DQ[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.171     ; 3.316      ;
; -2.471 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; DRAM_DQ[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.171     ; 3.300      ;
; -2.334 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; DRAM_DQ[22] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.172     ; 3.162      ;
; -2.331 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; DRAM_DQ[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.171     ; 3.160      ;
; -2.319 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; DRAM_DQ[21] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.172     ; 3.147      ;
; -2.302 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DRAM_DQ[29] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.174     ; 3.128      ;
; -2.301 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; DRAM_DQ[30] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.174     ; 3.127      ;
; -2.289 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DRAM_DQ[13] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.169     ; 3.120      ;
; -2.285 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; DRAM_DQ[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.171     ; 3.114      ;
; -2.276 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; DRAM_DQ[15] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.169     ; 3.107      ;
; -2.251 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; DRAM_DQ[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.171     ; 3.080      ;
; -2.245 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; DRAM_DQ[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.171     ; 3.074      ;
; -2.245 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; DRAM_DQ[20] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.172     ; 3.073      ;
; -2.240 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DRAM_DQ[11] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.169     ; 3.071      ;
; -2.234 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; DRAM_DQ[31] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.174     ; 3.060      ;
; -2.228 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; DRAM_DQ[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.141     ; 3.087      ;
; -2.227 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DRAM_DQ[27] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.174     ; 3.053      ;
; -2.226 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DRAM_DQ[10] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.169     ; 3.057      ;
; -2.214 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DRAM_DQ[26] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.174     ; 3.040      ;
; -2.210 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; DRAM_DQ[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.171     ; 3.039      ;
; -2.208 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; DRAM_DQ[24] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.172     ; 3.036      ;
; -2.207 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; DRAM_DQ[25] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.174     ; 3.033      ;
; -2.206 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; DRAM_DQ[14] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.141     ; 3.065      ;
; -2.204 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; DRAM_DQ[19] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.172     ; 3.032      ;
; -2.200 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; DRAM_DQ[18] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.172     ; 3.028      ;
; -2.199 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; DRAM_DQ[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.169     ; 3.030      ;
; -2.196 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; DRAM_DQ[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.171     ; 3.025      ;
; -2.196 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DRAM_DQ[12] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.169     ; 3.027      ;
; -2.192 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DRAM_DQ[28] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.174     ; 3.018      ;
; -2.174 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; DRAM_DQ[15] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.141     ; 3.033      ;
; -2.169 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; DRAM_DQ[14] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.169     ; 3.000      ;
; -2.146 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; DRAM_DQ[16] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.172     ; 2.974      ;
; -2.144 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.105     ; 3.039      ;
; -2.142 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DRAM_DQ[13] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.141     ; 3.001      ;
; -2.142 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.105     ; 3.037      ;
; -2.130 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DRAM_DQ[12] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.141     ; 2.989      ;
; -2.127 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.105     ; 3.022      ;
; -2.102 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; DRAM_DQ[23] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.172     ; 2.930      ;
; -2.098 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DRAM_DQ[10] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.141     ; 2.957      ;
; -2.089 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[15] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.105     ; 2.984      ;
; -2.087 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; DRAM_DQ[17] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.172     ; 2.915      ;
; -2.058 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.105     ; 2.953      ;
; -2.047 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[10] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.105     ; 2.942      ;
; -2.041 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; DRAM_DQ[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.109     ; 2.932      ;
; -2.012 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DRAM_DQ[11] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.141     ; 2.871      ;
; -2.010 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[11] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.105     ; 2.905      ;
; -2.009 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; DRAM_DQ[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.109     ; 2.900      ;
; -2.003 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; DRAM_DQ[24] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.175     ; 2.828      ;
; -1.988 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[13] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.105     ; 2.883      ;
; -1.988 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; DRAM_DQ[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.109     ; 2.879      ;
; -1.988 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.105     ; 2.883      ;
; -1.983 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; DRAM_DQ[22] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.175     ; 2.808      ;
; -1.981 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[12] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.105     ; 2.876      ;
; -1.965 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; DRAM_DQ[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.109     ; 2.856      ;
; -1.964 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[14] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.105     ; 2.859      ;
; -1.962 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; DRAM_DQ[18] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.175     ; 2.787      ;
; -1.955 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.105     ; 2.850      ;
; -1.934 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; DRAM_DQ[19] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.175     ; 2.759      ;
; -1.932 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; DRAM_DQ[21] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.175     ; 2.757      ;
; -1.915 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.105     ; 2.810      ;
; -1.915 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; DRAM_DQ[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.109     ; 2.806      ;
; -1.884 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; DRAM_DQ[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.109     ; 2.775      ;
; -1.879 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; DRAM_DQ[20] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.175     ; 2.704      ;
; -1.854 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; DRAM_DQ[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.109     ; 2.745      ;
; -1.850 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.105     ; 2.745      ;
; -1.849 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[31] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.125     ; 2.724      ;
; -1.836 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.105     ; 2.731      ;
; -1.836 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[27] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.125     ; 2.711      ;
; -1.832 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; DRAM_DQ[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.109     ; 2.723      ;
; -1.831 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; DRAM_DQ[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.109     ; 2.722      ;
; -1.830 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[29] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.125     ; 2.705      ;
; -1.827 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; DRAM_DQ[30] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.122     ; 2.705      ;
; -1.812 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[25] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.125     ; 2.687      ;
; -1.804 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[26] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.125     ; 2.679      ;
; -1.779 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; DRAM_DQ[16] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.175     ; 2.604      ;
; -1.777 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DRAM_DQ[26] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.122     ; 2.655      ;
; -1.775 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; DRAM_DQ[31] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.122     ; 2.653      ;
; -1.775 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; DRAM_DQ[17] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.175     ; 2.600      ;
; -1.774 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.105     ; 2.669      ;
; -1.765 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[28] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.125     ; 2.640      ;
; -1.758 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; DRAM_DQ[23] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.175     ; 2.583      ;
; -1.747 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[24] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.125     ; 2.622      ;
; -1.746 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; DRAM_DQ[25] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.122     ; 2.624      ;
; -1.719 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[30] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.125     ; 2.594      ;
; -1.711 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DRAM_DQ[29] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.122     ; 2.589      ;
; -1.707 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DRAM_DQ[28] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.122     ; 2.585      ;
; -1.652 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DRAM_DQ[27] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.122     ; 2.530      ;
; -1.649 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[23] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.125     ; 2.524      ;
; -1.623 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[19] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.125     ; 2.498      ;
; -1.617 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[21] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.125     ; 2.492      ;
; -1.612 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[22] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.125     ; 2.487      ;
; -1.604 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[20] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.125     ; 2.479      ;
; -1.597 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[18] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.125     ; 2.472      ;
; -1.461 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[16] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.125     ; 2.336      ;
; -1.454 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[17] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.125     ; 2.329      ;
; -0.369 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_13                                                                                                       ; DRAM_DQ[13] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; 0.013      ; 1.382      ;
; -0.369 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_14                                                                                                       ; DRAM_DQ[14] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; 0.013      ; 1.382      ;
; -0.369 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_15                                                                                                       ; DRAM_DQ[15] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; 0.013      ; 1.382      ;
; -0.363 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_9                                                                                                        ; DRAM_DQ[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; 0.019      ; 1.382      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'sdram_pll:u6|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                              ; To Node                                                                                                                                                                                ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.142 ; DRAM_DQ[30]                                                                                                                                                                            ; Sdram_Control_4Port:u8|mDATAOUT[14]                                                                                                                                                    ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.112     ; 0.711      ;
; 0.155 ; DRAM_DQ[28]                                                                                                                                                                            ; Sdram_Control_4Port:u8|mDATAOUT[12]                                                                                                                                                    ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.099     ; 0.711      ;
; 0.162 ; DRAM_DQ[29]                                                                                                                                                                            ; Sdram_Control_4Port:u8|mDATAOUT[13]                                                                                                                                                    ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.112     ; 0.691      ;
; 0.174 ; DRAM_DQ[25]                                                                                                                                                                            ; Sdram_Control_4Port:u8|mDATAOUT[9]                                                                                                                                                     ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.080     ; 0.711      ;
; 0.174 ; DRAM_DQ[24]                                                                                                                                                                            ; Sdram_Control_4Port:u8|mDATAOUT[8]                                                                                                                                                     ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.080     ; 0.711      ;
; 0.174 ; DRAM_DQ[4]                                                                                                                                                                             ; Sdram_Control_4Port:u7|mDATAOUT[4]                                                                                                                                                     ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.070     ; 0.721      ;
; 0.174 ; DRAM_DQ[3]                                                                                                                                                                             ; Sdram_Control_4Port:u7|mDATAOUT[3]                                                                                                                                                     ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.070     ; 0.721      ;
; 0.184 ; DRAM_DQ[2]                                                                                                                                                                             ; Sdram_Control_4Port:u7|mDATAOUT[2]                                                                                                                                                     ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.070     ; 0.711      ;
; 0.194 ; DRAM_DQ[5]                                                                                                                                                                             ; Sdram_Control_4Port:u7|mDATAOUT[5]                                                                                                                                                     ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.060     ; 0.711      ;
; 0.200 ; DRAM_DQ[22]                                                                                                                                                                            ; Sdram_Control_4Port:u8|mDATAOUT[6]                                                                                                                                                     ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.064     ; 0.701      ;
; 0.200 ; DRAM_DQ[21]                                                                                                                                                                            ; Sdram_Control_4Port:u8|mDATAOUT[5]                                                                                                                                                     ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.064     ; 0.701      ;
; 0.200 ; DRAM_DQ[19]                                                                                                                                                                            ; Sdram_Control_4Port:u8|mDATAOUT[3]                                                                                                                                                     ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.064     ; 0.701      ;
; 0.202 ; DRAM_DQ[7]                                                                                                                                                                             ; Sdram_Control_4Port:u7|mDATAOUT[7]                                                                                                                                                     ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.042     ; 0.721      ;
; 0.202 ; DRAM_DQ[6]                                                                                                                                                                             ; Sdram_Control_4Port:u7|mDATAOUT[6]                                                                                                                                                     ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.042     ; 0.721      ;
; 0.203 ; DRAM_DQ[23]                                                                                                                                                                            ; Sdram_Control_4Port:u8|mDATAOUT[7]                                                                                                                                                     ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.071     ; 0.691      ;
; 0.205 ; DRAM_DQ[10]                                                                                                                                                                            ; Sdram_Control_4Port:u7|mDATAOUT[10]                                                                                                                                                    ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.029     ; 0.731      ;
; 0.205 ; DRAM_DQ[9]                                                                                                                                                                             ; Sdram_Control_4Port:u7|mDATAOUT[9]                                                                                                                                                     ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.029     ; 0.731      ;
; 0.210 ; DRAM_DQ[20]                                                                                                                                                                            ; Sdram_Control_4Port:u8|mDATAOUT[4]                                                                                                                                                     ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.064     ; 0.691      ;
; 0.211 ; DRAM_DQ[14]                                                                                                                                                                            ; Sdram_Control_4Port:u7|mDATAOUT[14]                                                                                                                                                    ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.023     ; 0.731      ;
; 0.211 ; DRAM_DQ[13]                                                                                                                                                                            ; Sdram_Control_4Port:u7|mDATAOUT[13]                                                                                                                                                    ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.023     ; 0.731      ;
; 0.217 ; DRAM_DQ[18]                                                                                                                                                                            ; Sdram_Control_4Port:u8|mDATAOUT[2]                                                                                                                                                     ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.057     ; 0.691      ;
; 0.221 ; DRAM_DQ[12]                                                                                                                                                                            ; Sdram_Control_4Port:u7|mDATAOUT[12]                                                                                                                                                    ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.023     ; 0.721      ;
; 0.238 ; DRAM_DQ[11]                                                                                                                                                                            ; Sdram_Control_4Port:u7|mDATAOUT[11]                                                                                                                                                    ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.016     ; 0.711      ;
; 0.245 ; DRAM_DQ[8]                                                                                                                                                                             ; Sdram_Control_4Port:u7|mDATAOUT[8]                                                                                                                                                     ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.019     ; 0.701      ;
; 4.160 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                                                         ; Sdram_Control_4Port:u7|mADDR[19]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.007     ; 2.531      ;
; 4.160 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                                                         ; Sdram_Control_4Port:u7|mADDR[22]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.007     ; 2.531      ;
; 4.160 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                                                         ; Sdram_Control_4Port:u7|mADDR[20]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.007     ; 2.531      ;
; 4.186 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                                                         ; Sdram_Control_4Port:u7|mADDR[19]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.007     ; 2.505      ;
; 4.186 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                                                         ; Sdram_Control_4Port:u7|mADDR[22]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.007     ; 2.505      ;
; 4.186 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                                                         ; Sdram_Control_4Port:u7|mADDR[20]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.007     ; 2.505      ;
; 4.209 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg0  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.209 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg1  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.209 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg2  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.209 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg3  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.209 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg4  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.209 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg5  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.209 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg6  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.209 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg7  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.209 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg8  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.209 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg0  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.209 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg1  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.209 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg2  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.209 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg3  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.209 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg4  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.209 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg5  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.209 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg6  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.209 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg7  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.209 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg8  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.209 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.209 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.209 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.209 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.209 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_datain_reg0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.209 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_datain_reg1 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.219 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                                                         ; Sdram_Control_4Port:u8|mADDR[8]                                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.003      ; 2.482      ;
; 4.219 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                                                         ; Sdram_Control_4Port:u8|mADDR[9]                                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.003      ; 2.482      ;
; 4.219 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                                                         ; Sdram_Control_4Port:u8|mADDR[10]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.003      ; 2.482      ;
; 4.219 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                                                         ; Sdram_Control_4Port:u8|mADDR[11]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.003      ; 2.482      ;
; 4.219 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                                                         ; Sdram_Control_4Port:u8|mADDR[12]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.003      ; 2.482      ;
; 4.219 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                                                         ; Sdram_Control_4Port:u8|mADDR[13]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.003      ; 2.482      ;
; 4.219 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                                                         ; Sdram_Control_4Port:u8|mADDR[14]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.003      ; 2.482      ;
; 4.219 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                                                         ; Sdram_Control_4Port:u8|mADDR[15]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.003      ; 2.482      ;
; 4.219 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                                                         ; Sdram_Control_4Port:u8|mADDR[16]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.003      ; 2.482      ;
; 4.219 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                                                         ; Sdram_Control_4Port:u8|mADDR[17]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.003      ; 2.482      ;
; 4.229 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                                                         ; Sdram_Control_4Port:u8|mADDR[18]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.005      ; 2.474      ;
; 4.229 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                                                         ; Sdram_Control_4Port:u8|mADDR[22]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.005      ; 2.474      ;
; 4.229 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                                                         ; Sdram_Control_4Port:u8|mADDR[20]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.005      ; 2.474      ;
; 4.235 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2]                                                         ; Sdram_Control_4Port:u7|mADDR[19]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.007     ; 2.456      ;
; 4.235 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2]                                                         ; Sdram_Control_4Port:u7|mADDR[22]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.007     ; 2.456      ;
; 4.235 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2]                                                         ; Sdram_Control_4Port:u7|mADDR[20]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.007     ; 2.456      ;
; 4.287 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                                                         ; Sdram_Control_4Port:u7|mADDR[19]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.004     ; 2.407      ;
; 4.287 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                                                         ; Sdram_Control_4Port:u7|mADDR[22]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.004     ; 2.407      ;
; 4.287 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                                                         ; Sdram_Control_4Port:u7|mADDR[20]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.004     ; 2.407      ;
; 4.302 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1]                                                         ; Sdram_Control_4Port:u7|mADDR[19]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.004     ; 2.392      ;
; 4.302 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1]                                                         ; Sdram_Control_4Port:u7|mADDR[22]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.004     ; 2.392      ;
; 4.302 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1]                                                         ; Sdram_Control_4Port:u7|mADDR[20]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.004     ; 2.392      ;
; 4.303 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                                                         ; Sdram_Control_4Port:u8|mADDR[19]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.005      ; 2.400      ;
; 4.303 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                                                         ; Sdram_Control_4Port:u8|mADDR[21]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.005      ; 2.400      ;
; 4.312 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                                                         ; Sdram_Control_4Port:u8|mADDR[8]                                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.006      ; 2.392      ;
; 4.312 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                                                         ; Sdram_Control_4Port:u8|mADDR[9]                                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.006      ; 2.392      ;
; 4.312 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                                                         ; Sdram_Control_4Port:u8|mADDR[10]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.006      ; 2.392      ;
; 4.312 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                                                         ; Sdram_Control_4Port:u8|mADDR[11]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.006      ; 2.392      ;
; 4.312 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                                                         ; Sdram_Control_4Port:u8|mADDR[12]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.006      ; 2.392      ;
; 4.312 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                                                         ; Sdram_Control_4Port:u8|mADDR[13]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.006      ; 2.392      ;
; 4.312 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                                                         ; Sdram_Control_4Port:u8|mADDR[14]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.006      ; 2.392      ;
; 4.312 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                                                         ; Sdram_Control_4Port:u8|mADDR[15]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.006      ; 2.392      ;
; 4.312 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                                                         ; Sdram_Control_4Port:u8|mADDR[16]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.006      ; 2.392      ;
; 4.312 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                                                         ; Sdram_Control_4Port:u8|mADDR[17]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.006      ; 2.392      ;
; 4.316 ; Sdram_Control_4Port:u7|mWR                                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                              ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.009      ; 2.391      ;
; 4.317 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                                                         ; Sdram_Control_4Port:u7|mADDR[8]                                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.049     ; 2.332      ;
; 4.317 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                                                         ; Sdram_Control_4Port:u7|mADDR[9]                                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.049     ; 2.332      ;
; 4.317 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                                                         ; Sdram_Control_4Port:u7|mADDR[10]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.049     ; 2.332      ;
; 4.317 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                                                         ; Sdram_Control_4Port:u7|mADDR[11]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.049     ; 2.332      ;
; 4.317 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                                                         ; Sdram_Control_4Port:u7|mADDR[12]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.049     ; 2.332      ;
; 4.317 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                                                         ; Sdram_Control_4Port:u7|mADDR[13]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.049     ; 2.332      ;
; 4.317 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                                                         ; Sdram_Control_4Port:u7|mADDR[14]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.049     ; 2.332      ;
; 4.317 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                                                         ; Sdram_Control_4Port:u7|mADDR[15]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.049     ; 2.332      ;
; 4.317 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                                                         ; Sdram_Control_4Port:u7|mADDR[16]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.049     ; 2.332      ;
; 4.317 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                                                         ; Sdram_Control_4Port:u7|mADDR[17]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.049     ; 2.332      ;
; 4.317 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                                                         ; Sdram_Control_4Port:u7|mADDR[18]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.049     ; 2.332      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'iCLK_50'                                                                                                                               ;
+--------+------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.231 ; I2C_CCD_Config:u9|mI2C_CTRL_CLK    ; I2C_CCD_Config:u9|mI2C_CTRL_CLK       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 3.801      ;
; 16.659 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]  ; I2C_CCD_Config:u9|mI2C_CTRL_CLK       ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.540     ; 2.833      ;
; 16.671 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]  ; I2C_CCD_Config:u9|mI2C_CTRL_CLK       ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.540     ; 2.821      ;
; 16.672 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]  ; I2C_CCD_Config:u9|mI2C_CTRL_CLK       ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.540     ; 2.820      ;
; 16.689 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]  ; I2C_CCD_Config:u9|mI2C_CTRL_CLK       ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.540     ; 2.803      ;
; 16.742 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]  ; I2C_CCD_Config:u9|mI2C_CTRL_CLK       ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.540     ; 2.750      ;
; 16.749 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]  ; I2C_CCD_Config:u9|mI2C_CTRL_CLK       ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.540     ; 2.743      ;
; 16.793 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[14] ; I2C_CCD_Config:u9|mI2C_CTRL_CLK       ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.540     ; 2.699      ;
; 16.794 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]  ; I2C_CCD_Config:u9|mI2C_CTRL_CLK       ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.540     ; 2.698      ;
; 16.909 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[15] ; I2C_CCD_Config:u9|mI2C_CTRL_CLK       ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.540     ; 2.583      ;
; 16.941 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[10] ; I2C_CCD_Config:u9|mI2C_CTRL_CLK       ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.540     ; 2.551      ;
; 16.970 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[13] ; I2C_CCD_Config:u9|mI2C_CTRL_CLK       ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.540     ; 2.522      ;
; 17.016 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[12] ; I2C_CCD_Config:u9|mI2C_CTRL_CLK       ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.540     ; 2.476      ;
; 17.086 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]  ; I2C_CCD_Config:u9|mI2C_CTRL_CLK       ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.540     ; 2.406      ;
; 17.299 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11] ; I2C_CCD_Config:u9|mI2C_CTRL_CLK       ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.540     ; 2.193      ;
; 17.695 ; I2C_CCD_Config:u9|combo_cnt[15]    ; I2C_CCD_Config:u9|senosr_exposure[1]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.052     ; 2.285      ;
; 17.695 ; I2C_CCD_Config:u9|combo_cnt[15]    ; I2C_CCD_Config:u9|senosr_exposure[2]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.052     ; 2.285      ;
; 17.695 ; I2C_CCD_Config:u9|combo_cnt[15]    ; I2C_CCD_Config:u9|senosr_exposure[3]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.052     ; 2.285      ;
; 17.695 ; I2C_CCD_Config:u9|combo_cnt[15]    ; I2C_CCD_Config:u9|senosr_exposure[4]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.052     ; 2.285      ;
; 17.695 ; I2C_CCD_Config:u9|combo_cnt[15]    ; I2C_CCD_Config:u9|senosr_exposure[5]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.052     ; 2.285      ;
; 17.695 ; I2C_CCD_Config:u9|combo_cnt[15]    ; I2C_CCD_Config:u9|senosr_exposure[6]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.052     ; 2.285      ;
; 17.695 ; I2C_CCD_Config:u9|combo_cnt[15]    ; I2C_CCD_Config:u9|senosr_exposure[7]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.052     ; 2.285      ;
; 17.695 ; I2C_CCD_Config:u9|combo_cnt[15]    ; I2C_CCD_Config:u9|senosr_exposure[8]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.052     ; 2.285      ;
; 17.695 ; I2C_CCD_Config:u9|combo_cnt[15]    ; I2C_CCD_Config:u9|senosr_exposure[9]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.052     ; 2.285      ;
; 17.695 ; I2C_CCD_Config:u9|combo_cnt[15]    ; I2C_CCD_Config:u9|senosr_exposure[10] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.052     ; 2.285      ;
; 17.695 ; I2C_CCD_Config:u9|combo_cnt[15]    ; I2C_CCD_Config:u9|senosr_exposure[11] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.052     ; 2.285      ;
; 17.695 ; I2C_CCD_Config:u9|combo_cnt[15]    ; I2C_CCD_Config:u9|senosr_exposure[13] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.052     ; 2.285      ;
; 17.695 ; I2C_CCD_Config:u9|combo_cnt[15]    ; I2C_CCD_Config:u9|senosr_exposure[14] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.052     ; 2.285      ;
; 17.695 ; I2C_CCD_Config:u9|combo_cnt[15]    ; I2C_CCD_Config:u9|senosr_exposure[15] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.052     ; 2.285      ;
; 17.695 ; I2C_CCD_Config:u9|combo_cnt[15]    ; I2C_CCD_Config:u9|senosr_exposure[12] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.052     ; 2.285      ;
; 17.707 ; I2C_CCD_Config:u9|combo_cnt[13]    ; I2C_CCD_Config:u9|senosr_exposure[1]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.052     ; 2.273      ;
; 17.707 ; I2C_CCD_Config:u9|combo_cnt[13]    ; I2C_CCD_Config:u9|senosr_exposure[2]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.052     ; 2.273      ;
; 17.707 ; I2C_CCD_Config:u9|combo_cnt[13]    ; I2C_CCD_Config:u9|senosr_exposure[3]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.052     ; 2.273      ;
; 17.707 ; I2C_CCD_Config:u9|combo_cnt[13]    ; I2C_CCD_Config:u9|senosr_exposure[4]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.052     ; 2.273      ;
; 17.707 ; I2C_CCD_Config:u9|combo_cnt[13]    ; I2C_CCD_Config:u9|senosr_exposure[5]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.052     ; 2.273      ;
; 17.707 ; I2C_CCD_Config:u9|combo_cnt[13]    ; I2C_CCD_Config:u9|senosr_exposure[6]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.052     ; 2.273      ;
; 17.707 ; I2C_CCD_Config:u9|combo_cnt[13]    ; I2C_CCD_Config:u9|senosr_exposure[7]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.052     ; 2.273      ;
; 17.707 ; I2C_CCD_Config:u9|combo_cnt[13]    ; I2C_CCD_Config:u9|senosr_exposure[8]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.052     ; 2.273      ;
; 17.707 ; I2C_CCD_Config:u9|combo_cnt[13]    ; I2C_CCD_Config:u9|senosr_exposure[9]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.052     ; 2.273      ;
; 17.707 ; I2C_CCD_Config:u9|combo_cnt[13]    ; I2C_CCD_Config:u9|senosr_exposure[10] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.052     ; 2.273      ;
; 17.707 ; I2C_CCD_Config:u9|combo_cnt[13]    ; I2C_CCD_Config:u9|senosr_exposure[11] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.052     ; 2.273      ;
; 17.707 ; I2C_CCD_Config:u9|combo_cnt[13]    ; I2C_CCD_Config:u9|senosr_exposure[13] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.052     ; 2.273      ;
; 17.707 ; I2C_CCD_Config:u9|combo_cnt[13]    ; I2C_CCD_Config:u9|senosr_exposure[14] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.052     ; 2.273      ;
; 17.707 ; I2C_CCD_Config:u9|combo_cnt[13]    ; I2C_CCD_Config:u9|senosr_exposure[15] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.052     ; 2.273      ;
; 17.707 ; I2C_CCD_Config:u9|combo_cnt[13]    ; I2C_CCD_Config:u9|senosr_exposure[12] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.052     ; 2.273      ;
; 17.711 ; I2C_CCD_Config:u9|combo_cnt[11]    ; I2C_CCD_Config:u9|senosr_exposure[1]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.053     ; 2.268      ;
; 17.711 ; I2C_CCD_Config:u9|combo_cnt[11]    ; I2C_CCD_Config:u9|senosr_exposure[2]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.053     ; 2.268      ;
; 17.711 ; I2C_CCD_Config:u9|combo_cnt[11]    ; I2C_CCD_Config:u9|senosr_exposure[3]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.053     ; 2.268      ;
; 17.711 ; I2C_CCD_Config:u9|combo_cnt[11]    ; I2C_CCD_Config:u9|senosr_exposure[4]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.053     ; 2.268      ;
; 17.711 ; I2C_CCD_Config:u9|combo_cnt[11]    ; I2C_CCD_Config:u9|senosr_exposure[5]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.053     ; 2.268      ;
; 17.711 ; I2C_CCD_Config:u9|combo_cnt[11]    ; I2C_CCD_Config:u9|senosr_exposure[6]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.053     ; 2.268      ;
; 17.711 ; I2C_CCD_Config:u9|combo_cnt[11]    ; I2C_CCD_Config:u9|senosr_exposure[7]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.053     ; 2.268      ;
; 17.711 ; I2C_CCD_Config:u9|combo_cnt[11]    ; I2C_CCD_Config:u9|senosr_exposure[8]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.053     ; 2.268      ;
; 17.711 ; I2C_CCD_Config:u9|combo_cnt[11]    ; I2C_CCD_Config:u9|senosr_exposure[9]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.053     ; 2.268      ;
; 17.711 ; I2C_CCD_Config:u9|combo_cnt[11]    ; I2C_CCD_Config:u9|senosr_exposure[10] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.053     ; 2.268      ;
; 17.711 ; I2C_CCD_Config:u9|combo_cnt[11]    ; I2C_CCD_Config:u9|senosr_exposure[11] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.053     ; 2.268      ;
; 17.711 ; I2C_CCD_Config:u9|combo_cnt[11]    ; I2C_CCD_Config:u9|senosr_exposure[13] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.053     ; 2.268      ;
; 17.711 ; I2C_CCD_Config:u9|combo_cnt[11]    ; I2C_CCD_Config:u9|senosr_exposure[14] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.053     ; 2.268      ;
; 17.711 ; I2C_CCD_Config:u9|combo_cnt[11]    ; I2C_CCD_Config:u9|senosr_exposure[15] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.053     ; 2.268      ;
; 17.711 ; I2C_CCD_Config:u9|combo_cnt[11]    ; I2C_CCD_Config:u9|senosr_exposure[12] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.053     ; 2.268      ;
; 17.748 ; I2C_CCD_Config:u9|combo_cnt[6]     ; I2C_CCD_Config:u9|senosr_exposure[1]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.053     ; 2.231      ;
; 17.748 ; I2C_CCD_Config:u9|combo_cnt[6]     ; I2C_CCD_Config:u9|senosr_exposure[2]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.053     ; 2.231      ;
; 17.748 ; I2C_CCD_Config:u9|combo_cnt[6]     ; I2C_CCD_Config:u9|senosr_exposure[3]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.053     ; 2.231      ;
; 17.748 ; I2C_CCD_Config:u9|combo_cnt[6]     ; I2C_CCD_Config:u9|senosr_exposure[4]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.053     ; 2.231      ;
; 17.748 ; I2C_CCD_Config:u9|combo_cnt[6]     ; I2C_CCD_Config:u9|senosr_exposure[5]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.053     ; 2.231      ;
; 17.748 ; I2C_CCD_Config:u9|combo_cnt[6]     ; I2C_CCD_Config:u9|senosr_exposure[6]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.053     ; 2.231      ;
; 17.748 ; I2C_CCD_Config:u9|combo_cnt[6]     ; I2C_CCD_Config:u9|senosr_exposure[7]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.053     ; 2.231      ;
; 17.748 ; I2C_CCD_Config:u9|combo_cnt[6]     ; I2C_CCD_Config:u9|senosr_exposure[8]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.053     ; 2.231      ;
; 17.748 ; I2C_CCD_Config:u9|combo_cnt[6]     ; I2C_CCD_Config:u9|senosr_exposure[9]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.053     ; 2.231      ;
; 17.748 ; I2C_CCD_Config:u9|combo_cnt[6]     ; I2C_CCD_Config:u9|senosr_exposure[10] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.053     ; 2.231      ;
; 17.748 ; I2C_CCD_Config:u9|combo_cnt[6]     ; I2C_CCD_Config:u9|senosr_exposure[11] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.053     ; 2.231      ;
; 17.748 ; I2C_CCD_Config:u9|combo_cnt[6]     ; I2C_CCD_Config:u9|senosr_exposure[13] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.053     ; 2.231      ;
; 17.748 ; I2C_CCD_Config:u9|combo_cnt[6]     ; I2C_CCD_Config:u9|senosr_exposure[14] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.053     ; 2.231      ;
; 17.748 ; I2C_CCD_Config:u9|combo_cnt[6]     ; I2C_CCD_Config:u9|senosr_exposure[15] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.053     ; 2.231      ;
; 17.748 ; I2C_CCD_Config:u9|combo_cnt[6]     ; I2C_CCD_Config:u9|senosr_exposure[12] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.053     ; 2.231      ;
; 17.755 ; I2C_CCD_Config:u9|combo_cnt[14]    ; I2C_CCD_Config:u9|senosr_exposure[1]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.052     ; 2.225      ;
; 17.755 ; I2C_CCD_Config:u9|combo_cnt[14]    ; I2C_CCD_Config:u9|senosr_exposure[2]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.052     ; 2.225      ;
; 17.755 ; I2C_CCD_Config:u9|combo_cnt[14]    ; I2C_CCD_Config:u9|senosr_exposure[3]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.052     ; 2.225      ;
; 17.755 ; I2C_CCD_Config:u9|combo_cnt[14]    ; I2C_CCD_Config:u9|senosr_exposure[4]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.052     ; 2.225      ;
; 17.755 ; I2C_CCD_Config:u9|combo_cnt[14]    ; I2C_CCD_Config:u9|senosr_exposure[5]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.052     ; 2.225      ;
; 17.755 ; I2C_CCD_Config:u9|combo_cnt[14]    ; I2C_CCD_Config:u9|senosr_exposure[6]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.052     ; 2.225      ;
; 17.755 ; I2C_CCD_Config:u9|combo_cnt[14]    ; I2C_CCD_Config:u9|senosr_exposure[7]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.052     ; 2.225      ;
; 17.755 ; I2C_CCD_Config:u9|combo_cnt[14]    ; I2C_CCD_Config:u9|senosr_exposure[8]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.052     ; 2.225      ;
; 17.755 ; I2C_CCD_Config:u9|combo_cnt[14]    ; I2C_CCD_Config:u9|senosr_exposure[9]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.052     ; 2.225      ;
; 17.755 ; I2C_CCD_Config:u9|combo_cnt[14]    ; I2C_CCD_Config:u9|senosr_exposure[10] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.052     ; 2.225      ;
; 17.755 ; I2C_CCD_Config:u9|combo_cnt[14]    ; I2C_CCD_Config:u9|senosr_exposure[11] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.052     ; 2.225      ;
; 17.755 ; I2C_CCD_Config:u9|combo_cnt[14]    ; I2C_CCD_Config:u9|senosr_exposure[13] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.052     ; 2.225      ;
; 17.755 ; I2C_CCD_Config:u9|combo_cnt[14]    ; I2C_CCD_Config:u9|senosr_exposure[14] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.052     ; 2.225      ;
; 17.755 ; I2C_CCD_Config:u9|combo_cnt[14]    ; I2C_CCD_Config:u9|senosr_exposure[15] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.052     ; 2.225      ;
; 17.755 ; I2C_CCD_Config:u9|combo_cnt[14]    ; I2C_CCD_Config:u9|senosr_exposure[12] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.052     ; 2.225      ;
; 17.768 ; I2C_CCD_Config:u9|combo_cnt[7]     ; I2C_CCD_Config:u9|senosr_exposure[1]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.053     ; 2.211      ;
; 17.768 ; I2C_CCD_Config:u9|combo_cnt[7]     ; I2C_CCD_Config:u9|senosr_exposure[2]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.053     ; 2.211      ;
; 17.768 ; I2C_CCD_Config:u9|combo_cnt[7]     ; I2C_CCD_Config:u9|senosr_exposure[3]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.053     ; 2.211      ;
; 17.768 ; I2C_CCD_Config:u9|combo_cnt[7]     ; I2C_CCD_Config:u9|senosr_exposure[4]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.053     ; 2.211      ;
; 17.768 ; I2C_CCD_Config:u9|combo_cnt[7]     ; I2C_CCD_Config:u9|senosr_exposure[5]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.053     ; 2.211      ;
; 17.768 ; I2C_CCD_Config:u9|combo_cnt[7]     ; I2C_CCD_Config:u9|senosr_exposure[6]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.053     ; 2.211      ;
; 17.768 ; I2C_CCD_Config:u9|combo_cnt[7]     ; I2C_CCD_Config:u9|senosr_exposure[7]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.053     ; 2.211      ;
; 17.768 ; I2C_CCD_Config:u9|combo_cnt[7]     ; I2C_CCD_Config:u9|senosr_exposure[8]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.053     ; 2.211      ;
; 17.768 ; I2C_CCD_Config:u9|combo_cnt[7]     ; I2C_CCD_Config:u9|senosr_exposure[9]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.053     ; 2.211      ;
; 17.768 ; I2C_CCD_Config:u9|combo_cnt[7]     ; I2C_CCD_Config:u9|senosr_exposure[10] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.053     ; 2.211      ;
+--------+------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'iCLK_50'                                                                                                                                                                      ;
+-------+---------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.209 ; Reset_Delay:u1|Cont[21]                                 ; Reset_Delay:u1|oRST_1                                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.318      ; 0.679      ;
; 0.215 ; Reset_Delay:u1|Cont[0]                                  ; Reset_Delay:u1|Cont[0]                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Reset_Delay:u1|oRST_2                                   ; Reset_Delay:u1|oRST_2                                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; I2C_CCD_Config:u9|senosr_exposure[0]                    ; I2C_CCD_Config:u9|senosr_exposure[0]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK         ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rClk[0]                                                 ; rClk[0]                                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.236 ; I2C_CCD_Config:u9|iexposure_adj_delay[1]                ; I2C_CCD_Config:u9|iexposure_adj_delay[2]                ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.388      ;
; 0.243 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[15] ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[15] ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[15]                      ; I2C_CCD_Config:u9|mI2C_CLK_DIV[15]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.395      ;
; 0.245 ; Reset_Delay:u1|Cont[23]                                 ; Reset_Delay:u1|Cont[23]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.397      ;
; 0.330 ; I2C_CCD_Config:u9|iexposure_adj_delay[0]                ; I2C_CCD_Config:u9|iexposure_adj_delay[1]                ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.482      ;
; 0.333 ; I2C_CCD_Config:u9|iexposure_adj_delay[2]                ; I2C_CCD_Config:u9|iexposure_adj_delay[3]                ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.485      ;
; 0.353 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[0]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[0]  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.505      ;
; 0.353 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]                       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.505      ;
; 0.357 ; Reset_Delay:u1|Cont[12]                                 ; Reset_Delay:u1|Cont[12]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[1]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[1]  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; I2C_CCD_Config:u9|combo_cnt[12]                         ; I2C_CCD_Config:u9|combo_cnt[12]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]                       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; I2C_CCD_Config:u9|senosr_exposure[1]                    ; I2C_CCD_Config:u9|senosr_exposure[1]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; I2C_CCD_Config:u9|senosr_exposure[9]                    ; I2C_CCD_Config:u9|senosr_exposure[9]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; I2C_CCD_Config:u9|senosr_exposure[15]                   ; I2C_CCD_Config:u9|senosr_exposure[15]                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; I2C_CCD_Config:u9|senosr_exposure[7]                    ; I2C_CCD_Config:u9|senosr_exposure[7]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.510      ;
; 0.360 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[2]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[2]  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[9]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[9]  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[11] ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[11] ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]                       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]                       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11]                      ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; Reset_Delay:u1|Cont[13]                                 ; Reset_Delay:u1|Cont[13]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[4]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[4]  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[7]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[7]  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[13] ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[13] ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[14] ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[14] ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]                       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]                       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[13]                      ; I2C_CCD_Config:u9|mI2C_CLK_DIV[13]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[14]                      ; I2C_CCD_Config:u9|mI2C_CLK_DIV[14]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; I2C_CCD_Config:u9|senosr_exposure[2]                    ; I2C_CCD_Config:u9|senosr_exposure[2]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; Reset_Delay:u1|Cont[21]                                 ; Reset_Delay:u1|Cont[21]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; I2C_CCD_Config:u9|combo_cnt[5]                          ; I2C_CCD_Config:u9|combo_cnt[5]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; I2C_CCD_Config:u9|combo_cnt[7]                          ; I2C_CCD_Config:u9|combo_cnt[7]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; Reset_Delay:u1|Cont[5]                                  ; Reset_Delay:u1|Cont[5]                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; Reset_Delay:u1|Cont[3]                                  ; Reset_Delay:u1|Cont[3]                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; Reset_Delay:u1|Cont[7]                                  ; Reset_Delay:u1|Cont[7]                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; Reset_Delay:u1|Cont[9]                                  ; Reset_Delay:u1|Cont[9]                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; Reset_Delay:u1|Cont[10]                                 ; Reset_Delay:u1|Cont[10]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; Reset_Delay:u1|Cont[11]                                 ; Reset_Delay:u1|Cont[11]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; I2C_CCD_Config:u9|combo_cnt[3]                          ; I2C_CCD_Config:u9|combo_cnt[3]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; I2C_CCD_Config:u9|combo_cnt[9]                          ; I2C_CCD_Config:u9|combo_cnt[9]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; I2C_CCD_Config:u9|combo_cnt[10]                         ; I2C_CCD_Config:u9|combo_cnt[10]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; I2C_CCD_Config:u9|combo_cnt[11]                         ; I2C_CCD_Config:u9|combo_cnt[11]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; I2C_CCD_Config:u9|combo_cnt[13]                         ; I2C_CCD_Config:u9|combo_cnt[13]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; Reset_Delay:u1|Cont[0]                                  ; Reset_Delay:u1|Cont[1]                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; I2C_CCD_Config:u9|combo_cnt[0]                          ; I2C_CCD_Config:u9|combo_cnt[0]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; Reset_Delay:u1|Cont[14]                                 ; Reset_Delay:u1|Cont[14]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; I2C_CCD_Config:u9|combo_cnt[14]                         ; I2C_CCD_Config:u9|combo_cnt[14]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; I2C_CCD_Config:u9|combo_cnt[21]                         ; I2C_CCD_Config:u9|combo_cnt[21]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; I2C_CCD_Config:u9|combo_cnt[23]                         ; I2C_CCD_Config:u9|combo_cnt[23]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; Reset_Delay:u1|Cont[16]                                 ; Reset_Delay:u1|Cont[16]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; Reset_Delay:u1|Cont[19]                                 ; Reset_Delay:u1|Cont[19]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; I2C_CCD_Config:u9|combo_cnt[16]                         ; I2C_CCD_Config:u9|combo_cnt[16]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; I2C_CCD_Config:u9|combo_cnt[19]                         ; I2C_CCD_Config:u9|combo_cnt[19]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; Reset_Delay:u1|Cont[20]                                 ; Reset_Delay:u1|Cont[20]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; Reset_Delay:u1|Cont[22]                                 ; Reset_Delay:u1|Cont[22]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.521      ;
; 0.371 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[3]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[3]  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[8]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[8]  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[10] ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[10] ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]                       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]                       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[10]                      ; I2C_CCD_Config:u9|mI2C_CLK_DIV[10]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[5]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[5]  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[6]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[6]  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[12] ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[12] ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]                       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]                       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[12]                      ; I2C_CCD_Config:u9|mI2C_CLK_DIV[12]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; I2C_CCD_Config:u9|senosr_exposure[5]                    ; I2C_CCD_Config:u9|senosr_exposure[5]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; I2C_CCD_Config:u9|senosr_exposure[6]                    ; I2C_CCD_Config:u9|senosr_exposure[6]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.524      ;
; 0.374 ; I2C_CCD_Config:u9|senosr_exposure[3]                    ; I2C_CCD_Config:u9|senosr_exposure[3]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.526      ;
; 0.376 ; Reset_Delay:u1|Cont[2]                                  ; Reset_Delay:u1|Cont[2]                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; I2C_CCD_Config:u9|combo_cnt[1]                          ; I2C_CCD_Config:u9|combo_cnt[1]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; I2C_CCD_Config:u9|combo_cnt[2]                          ; I2C_CCD_Config:u9|combo_cnt[2]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; I2C_CCD_Config:u9|combo_cnt[20]                         ; I2C_CCD_Config:u9|combo_cnt[20]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; I2C_CCD_Config:u9|combo_cnt[22]                         ; I2C_CCD_Config:u9|combo_cnt[22]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; I2C_CCD_Config:u9|combo_cnt[24]                         ; I2C_CCD_Config:u9|combo_cnt[24]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; Reset_Delay:u1|Cont[1]                                  ; Reset_Delay:u1|Cont[1]                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; Reset_Delay:u1|Cont[4]                                  ; Reset_Delay:u1|Cont[4]                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; Reset_Delay:u1|Cont[6]                                  ; Reset_Delay:u1|Cont[6]                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; Reset_Delay:u1|Cont[15]                                 ; Reset_Delay:u1|Cont[15]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; I2C_CCD_Config:u9|combo_cnt[4]                          ; I2C_CCD_Config:u9|combo_cnt[4]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; I2C_CCD_Config:u9|combo_cnt[6]                          ; I2C_CCD_Config:u9|combo_cnt[6]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; I2C_CCD_Config:u9|combo_cnt[15]                         ; I2C_CCD_Config:u9|combo_cnt[15]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; Reset_Delay:u1|Cont[8]                                  ; Reset_Delay:u1|Cont[8]                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; Reset_Delay:u1|Cont[17]                                 ; Reset_Delay:u1|Cont[17]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; Reset_Delay:u1|Cont[18]                                 ; Reset_Delay:u1|Cont[18]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; I2C_CCD_Config:u9|combo_cnt[8]                          ; I2C_CCD_Config:u9|combo_cnt[8]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; I2C_CCD_Config:u9|combo_cnt[17]                         ; I2C_CCD_Config:u9|combo_cnt[17]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; I2C_CCD_Config:u9|combo_cnt[18]                         ; I2C_CCD_Config:u9|combo_cnt[18]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; Reset_Delay:u1|Cont[20]                                 ; Reset_Delay:u1|oRST_1                                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.318      ; 0.848      ;
; 0.437 ; I2C_CCD_Config:u9|senosr_exposure[12]                   ; I2C_CCD_Config:u9|senosr_exposure[12]                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.589      ;
+-------+---------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CCD_PIXCLK'                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; CCD_Capture:u2|mSTART                                                                                                                                        ; CCD_Capture:u2|mSTART                                                                                                                                        ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CCD_Capture:u2|Frame_Cont[0]                                                                                                                                 ; CCD_Capture:u2|Frame_Cont[0]                                                                                                                                 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CCD_Capture:u2|mCCD_FVAL                                                                                                                                     ; CCD_Capture:u2|mCCD_FVAL                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Histo:H0|state[0]                                                                                                                                            ; Histo:H0|state[0]                                                                                                                                            ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Histo:H0|state[1]                                                                                                                                            ; Histo:H0|state[1]                                                                                                                                            ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Histo:H0|addrHolding[8]                                                                                                                                      ; Histo:H0|addrHolding[8]                                                                                                                                      ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.235 ; Greyscale:wine1|oGVALd                                                                                                                                       ; Histo:H0|DvalHolding                                                                                                                                         ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.387      ;
; 0.237 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; Histo:H0|addrHolding[8]                                                                                                                                      ; Histo:H0|addrHolding2[8]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; Histo:H0|DvalHolding                                                                                                                                         ; Histo:H0|DvalHolding2                                                                                                                                        ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8] ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; Histo:H0|addrHolding4[5]                                                                                                                                     ; Histo:H0|addrHolding5[5]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; Histo:H0|addrHolding[5]                                                                                                                                      ; Histo:H0|addrHolding2[5]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; Histo:H0|addrHolding[6]                                                                                                                                      ; Histo:H0|addrHolding2[6]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; Histo:H0|addrHolding4[7]                                                                                                                                     ; Histo:H0|addrHolding5[7]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.393      ;
; 0.243 ; CCD_Capture:u2|Frame_Cont[31]                                                                                                                                ; CCD_Capture:u2|Frame_Cont[31]                                                                                                                                ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; CCD_Capture:u2|Y_Cont[15]                                                                                                                                    ; CCD_Capture:u2|Y_Cont[15]                                                                                                                                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; RAW2RGB:u3|wData1_d1[5]                                                                                                                                      ; RAW2RGB:u3|wData1_d2[5]                                                                                                                                      ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                          ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; CCD_Capture:u2|X_Cont[15]                                                                                                                                    ; CCD_Capture:u2|X_Cont[15]                                                                                                                                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                          ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.399      ;
; 0.248 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.400      ;
; 0.249 ; Histo:H0|addrHolding2[5]                                                                                                                                     ; Histo:H0|addrHolding3[5]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.401      ;
; 0.250 ; Histo:H0|addrHolding4[2]                                                                                                                                     ; Histo:H0|addrHolding5[2]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; Histo:H0|addrHolding4[0]                                                                                                                                     ; Histo:H0|addrHolding5[0]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.402      ;
; 0.251 ; Histo:H0|addrHolding2[2]                                                                                                                                     ; Histo:H0|addrHolding3[2]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.403      ;
; 0.251 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[6]                                          ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.403      ;
; 0.251 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[7]                                          ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.403      ;
; 0.251 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.403      ;
; 0.252 ; Histo:H0|addrHolding3[2]                                                                                                                                     ; Histo:H0|addrHolding4[2]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.404      ;
; 0.253 ; Histo:H0|PixCount[8]                                                                                                                                         ; Histo:H0|PixCount[8]                                                                                                                                         ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.405      ;
; 0.253 ; Histo:H0|addrHolding3[6]                                                                                                                                     ; Histo:H0|addrHolding4[6]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.405      ;
; 0.253 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.405      ;
; 0.254 ; Histo:H0|addrHolding2[4]                                                                                                                                     ; Histo:H0|addrHolding3[4]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.406      ;
; 0.254 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.406      ;
; 0.255 ; Histo:H0|addrHolding3[4]                                                                                                                                     ; Histo:H0|addrHolding4[4]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.407      ;
; 0.255 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.407      ;
; 0.256 ; Histo:H0|addrHolding2[3]                                                                                                                                     ; Histo:H0|addrHolding3[3]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.408      ;
; 0.257 ; Histo:H0|addrHolding3[0]                                                                                                                                     ; Histo:H0|addrHolding4[0]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.409      ;
; 0.257 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.409      ;
; 0.258 ; Histo:H0|addrHolding2[1]                                                                                                                                     ; Histo:H0|addrHolding3[1]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.410      ;
; 0.259 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.411      ;
; 0.263 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.415      ;
; 0.264 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1]                                          ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.416      ;
; 0.265 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.417      ;
; 0.289 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.441      ;
; 0.297 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.449      ;
; 0.304 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.456      ;
; 0.309 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.461      ;
; 0.315 ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|cntr_opf:cntr1|safe_q[6]                                       ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|altsyncram_sj81:altsyncram2|ram_block3a28~portb_address_reg6   ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.051      ; 0.504      ;
; 0.318 ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|cntr_opf:cntr1|safe_q[9]                                       ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|altsyncram_sj81:altsyncram2|ram_block3a28~portb_address_reg9   ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.051      ; 0.507      ;
; 0.318 ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|cntr_opf:cntr1|safe_q[7]                                       ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|altsyncram_sj81:altsyncram2|ram_block3a28~portb_address_reg7   ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.051      ; 0.507      ;
; 0.318 ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|cntr_opf:cntr1|safe_q[4]                                       ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|altsyncram_sj81:altsyncram2|ram_block3a28~portb_address_reg4   ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.051      ; 0.507      ;
; 0.319 ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|cntr_opf:cntr1|safe_q[5]                                       ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|altsyncram_sj81:altsyncram2|ram_block3a28~portb_address_reg5   ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.051      ; 0.508      ;
; 0.319 ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|cntr_opf:cntr1|safe_q[6]                                       ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|altsyncram_sj81:altsyncram2|ram_block3a28~porta_address_reg6   ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.047      ; 0.504      ;
; 0.322 ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|cntr_opf:cntr1|safe_q[3]                                       ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|altsyncram_sj81:altsyncram2|ram_block3a28~portb_address_reg3   ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.051      ; 0.511      ;
; 0.322 ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|cntr_opf:cntr1|safe_q[9]                                       ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|altsyncram_sj81:altsyncram2|ram_block3a28~porta_address_reg9   ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.047      ; 0.507      ;
; 0.322 ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|cntr_opf:cntr1|safe_q[7]                                       ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|altsyncram_sj81:altsyncram2|ram_block3a28~porta_address_reg7   ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.047      ; 0.507      ;
; 0.322 ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|cntr_opf:cntr1|safe_q[4]                                       ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|altsyncram_sj81:altsyncram2|ram_block3a28~porta_address_reg4   ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.047      ; 0.507      ;
; 0.322 ; Histo:H0|addrHolding[7]                                                                                                                                      ; Histo:H0|addrHolding2[7]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.474      ;
; 0.323 ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|cntr_opf:cntr1|safe_q[5]                                       ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|altsyncram_sj81:altsyncram2|ram_block3a28~porta_address_reg5   ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.047      ; 0.508      ;
; 0.323 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.475      ;
; 0.323 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.475      ;
; 0.324 ; Histo:H0|addrHolding[2]                                                                                                                                      ; Histo:H0|addrHolding2[2]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.476      ;
; 0.324 ; Histo:H0|addrHolding[1]                                                                                                                                      ; Histo:H0|addrHolding2[1]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.476      ;
; 0.324 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.476      ;
; 0.325 ; Histo:H0|addrHolding4[3]                                                                                                                                     ; Histo:H0|addrHolding5[3]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.477      ;
; 0.326 ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|cntr_opf:cntr1|safe_q[3]                                       ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|altsyncram_sj81:altsyncram2|ram_block3a28~porta_address_reg3   ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.047      ; 0.511      ;
; 0.326 ; RAW2RGB:u3|wData0_d1[9]                                                                                                                                      ; RAW2RGB:u3|wData0_d2[9]                                                                                                                                      ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.478      ;
; 0.326 ; Histo:H0|addrHolding[3]                                                                                                                                      ; Histo:H0|addrHolding2[3]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.478      ;
; 0.326 ; Histo:H0|addrHolding4[1]                                                                                                                                     ; Histo:H0|addrHolding5[1]                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.478      ;
; 0.327 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.479      ;
; 0.328 ; RAW2RGB:u3|wData0_d1[2]                                                                                                                                      ; RAW2RGB:u3|wData0_d2[2]                                                                                                                                      ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.480      ;
; 0.328 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.480      ;
; 0.329 ; RAW2RGB:u3|wData0_d1[3]                                                                                                                                      ; RAW2RGB:u3|wData0_d2[3]                                                                                                                                      ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.481      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'sdram_pll:u6|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                   ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.215 ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                           ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|ST[0]                                                                                                              ; Sdram_Control_4Port:u7|ST[0]                                                                                                              ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                           ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|IN_REQ                                                                                                             ; Sdram_Control_4Port:u7|IN_REQ                                                                                                             ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|mWR                                                                                                                ; Sdram_Control_4Port:u7|mWR                                                                                                                ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Read                                                                                                               ; Sdram_Control_4Port:u7|Read                                                                                                               ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                           ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|OUT_VALID                                                                                                          ; Sdram_Control_4Port:u7|OUT_VALID                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                         ; Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                         ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                      ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                      ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                           ; Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                 ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|ex_write                                                                                          ; Sdram_Control_4Port:u7|command:command1|ex_write                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|ex_read                                                                                           ; Sdram_Control_4Port:u7|command:command1|ex_read                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                            ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                            ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                 ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                      ; Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                      ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|command:command1|do_precharge                                                                                      ; Sdram_Control_4Port:u8|command:command1|do_precharge                                                                                      ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|command:command1|REF_ACK                                                                                           ; Sdram_Control_4Port:u8|command:command1|REF_ACK                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|control_interface:control1|REF_REQ                                                                                 ; Sdram_Control_4Port:u8|control_interface:control1|REF_REQ                                                                                 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Read                                                                                                               ; Sdram_Control_4Port:u8|Read                                                                                                               ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|OUT_VALID                                                                                                          ; Sdram_Control_4Port:u8|OUT_VALID                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|mRD_DONE                                                                                                           ; Sdram_Control_4Port:u8|mRD_DONE                                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|RD_MASK[0]                                                                                                         ; Sdram_Control_4Port:u8|RD_MASK[0]                                                                                                         ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|IN_REQ                                                                                                             ; Sdram_Control_4Port:u8|IN_REQ                                                                                                             ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|mWR_DONE                                                                                                           ; Sdram_Control_4Port:u8|mWR_DONE                                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|mWR                                                                                                                ; Sdram_Control_4Port:u8|mWR                                                                                                                ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|command:command1|CM_ACK                                                                                            ; Sdram_Control_4Port:u8|command:command1|CM_ACK                                                                                            ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|control_interface:control1|CMD_ACK                                                                                 ; Sdram_Control_4Port:u8|control_interface:control1|CMD_ACK                                                                                 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|ST[0]                                                                                                              ; Sdram_Control_4Port:u8|ST[0]                                                                                                              ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|command:command1|ex_write                                                                                          ; Sdram_Control_4Port:u8|command:command1|ex_write                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|command:command1|ex_read                                                                                           ; Sdram_Control_4Port:u8|command:command1|ex_read                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|command:command1|do_load_mode                                                                                      ; Sdram_Control_4Port:u8|command:command1|do_load_mode                                                                                      ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                           ; Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|command:command1|rw_flag                                                                                           ; Sdram_Control_4Port:u8|command:command1|rw_flag                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|command:command1|oe4                                                                                               ; Sdram_Control_4Port:u8|command:command1|oe4                                                                                               ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|oe4                                                                                               ; Sdram_Control_4Port:u7|command:command1|oe4                                                                                               ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                             ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                             ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|command:command1|do_rw                                                                                             ; Sdram_Control_4Port:u8|command:command1|do_rw                                                                                             ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.236 ; Sdram_Control_4Port:u8|mADDR[22]                                                                                                          ; Sdram_Control_4Port:u8|control_interface:control1|SADDR[22]                                                                               ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.388      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'vga_pll:u5|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                   ; To Node                                                                                                                                                                                 ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.237 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]                             ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]                             ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]                             ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.241 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                     ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]                             ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.394      ;
; 0.244 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]                             ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.397      ;
; 0.250 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                                              ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.402      ;
; 0.254 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.406      ;
; 0.255 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.407      ;
; 0.255 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.407      ;
; 0.256 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.408      ;
; 0.260 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                                              ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.412      ;
; 0.260 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.412      ;
; 0.261 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.413      ;
; 0.263 ; touch_tcon:u10|mvd                                                                                                                                          ; touch_tcon:u10|oVD                                                                                                                                                                      ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.415      ;
; 0.289 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.441      ;
; 0.289 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                     ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.441      ;
; 0.299 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                     ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.451      ;
; 0.299 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.057      ; 0.494      ;
; 0.300 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg1 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.057      ; 0.495      ;
; 0.306 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.458      ;
; 0.318 ; touch_tcon:u10|mden                                                                                                                                         ; touch_tcon:u10|oDEN                                                                                                                                                                     ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.470      ;
; 0.319 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]                             ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.002      ; 0.473      ;
; 0.321 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]                             ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; -0.001     ; 0.472      ;
; 0.322 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]                             ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.474      ;
; 0.323 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]                             ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.475      ;
; 0.323 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]                             ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.475      ;
; 0.324 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]                             ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.476      ;
; 0.324 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.002      ; 0.478      ;
; 0.325 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]                             ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.477      ;
; 0.327 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]                             ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]                             ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.479      ;
; 0.329 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                                              ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.481      ;
; 0.333 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; -0.001     ; 0.484      ;
; 0.336 ; touch_tcon:u10|y_cnt[1]                                                                                                                                     ; touch_tcon:u10|mvd                                                                                                                                                                      ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.001      ; 0.489      ;
; 0.337 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.489      ;
; 0.338 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.490      ;
; 0.340 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; -0.001     ; 0.491      ;
; 0.356 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                     ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.508      ;
; 0.357 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                     ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; touch_tcon:u10|x_cnt[7]                                                                                                                                     ; touch_tcon:u10|x_cnt[7]                                                                                                                                                                 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; touch_tcon:u10|y_cnt[8]                                                                                                                                     ; touch_tcon:u10|y_cnt[8]                                                                                                                                                                 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; touch_tcon:u10|y_cnt[1]                                                                                                                                     ; touch_tcon:u10|y_cnt[1]                                                                                                                                                                 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; touch_tcon:u10|y_cnt[4]                                                                                                                                     ; touch_tcon:u10|y_cnt[4]                                                                                                                                                                 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; touch_tcon:u10|y_cnt[6]                                                                                                                                     ; touch_tcon:u10|y_cnt[6]                                                                                                                                                                 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.510      ;
; 0.362 ; touch_tcon:u10|x_cnt[9]                                                                                                                                     ; touch_tcon:u10|x_cnt[9]                                                                                                                                                                 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.514      ;
; 0.369 ; touch_tcon:u10|y_cnt[7]                                                                                                                                     ; touch_tcon:u10|y_cnt[7]                                                                                                                                                                 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.521      ;
; 0.374 ; touch_tcon:u10|x_cnt[6]                                                                                                                                     ; touch_tcon:u10|x_cnt[6]                                                                                                                                                                 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; touch_tcon:u10|x_cnt[8]                                                                                                                                     ; touch_tcon:u10|x_cnt[8]                                                                                                                                                                 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; touch_tcon:u10|x_cnt[0]                                                                                                                                     ; touch_tcon:u10|x_cnt[0]                                                                                                                                                                 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.527      ;
; 0.375 ; touch_tcon:u10|x_cnt[4]                                                                                                                                     ; touch_tcon:u10|x_cnt[4]                                                                                                                                                                 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.527      ;
; 0.377 ; touch_tcon:u10|x_cnt[3]                                                                                                                                     ; touch_tcon:u10|x_cnt[3]                                                                                                                                                                 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                     ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.530      ;
; 0.380 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.532      ;
; 0.382 ; touch_tcon:u10|x_cnt[1]                                                                                                                                     ; touch_tcon:u10|x_cnt[1]                                                                                                                                                                 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.534      ;
; 0.382 ; touch_tcon:u10|x_cnt[2]                                                                                                                                     ; touch_tcon:u10|x_cnt[2]                                                                                                                                                                 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.534      ;
; 0.383 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.535      ;
; 0.384 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.536      ;
; 0.384 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.536      ;
; 0.390 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; -0.002     ; 0.540      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]                             ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.002      ; 0.545      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]                             ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.002      ; 0.545      ;
; 0.394 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.546      ;
; 0.395 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.547      ;
; 0.397 ; touch_tcon:u10|y_cnt[0]                                                                                                                                     ; touch_tcon:u10|mvd                                                                                                                                                                      ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.001      ; 0.550      ;
; 0.405 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                                              ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; -0.001     ; 0.556      ;
; 0.405 ; touch_tcon:u10|mhd                                                                                                                                          ; touch_tcon:u10|oHD                                                                                                                                                                      ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.001      ; 0.558      ;
; 0.406 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]                             ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.002      ; 0.560      ;
; 0.408 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.560      ;
; 0.408 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]                             ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; -0.001     ; 0.559      ;
; 0.410 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]                             ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.562      ;
; 0.413 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                                              ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; -0.001     ; 0.564      ;
; 0.415 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg1  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.064      ; 0.617      ;
; 0.418 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg2 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.057      ; 0.613      ;
; 0.418 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.570      ;
; 0.419 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg4  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.065      ; 0.622      ;
; 0.419 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg7 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.058      ; 0.615      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'N/C'                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                      ; To Node     ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------------------------------------+-------------+--------------+------------+------------+
; 1.240 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_13                                                                                                       ; DRAM_DQ[29] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.102      ; 1.342      ;
; 1.260 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_14                                                                                                       ; DRAM_DQ[30] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.102      ; 1.362      ;
; 1.260 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_15                                                                                                       ; DRAM_DQ[31] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.102      ; 1.362      ;
; 1.273 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_11                                                                                                       ; DRAM_DQ[27] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.089      ; 1.362      ;
; 1.273 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_12                                                                                                       ; DRAM_DQ[28] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.089      ; 1.362      ;
; 1.281 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_7                                                                                                        ; DRAM_DQ[23] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.061      ; 1.342      ;
; 1.282 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_10                                                                                                       ; DRAM_DQ[26] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.070      ; 1.352      ;
; 1.288 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_4                                                                                                        ; DRAM_DQ[20] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.054      ; 1.342      ;
; 1.290 ; Sdram_Control_4Port:u7|command:command1|OE                                                                                                                     ; DRAM_DQ[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.072      ; 1.362      ;
; 1.290 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_1                                                                                                        ; DRAM_DQ[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.072      ; 1.362      ;
; 1.292 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_8                                                                                                        ; DRAM_DQ[24] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.070      ; 1.362      ;
; 1.292 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_9                                                                                                        ; DRAM_DQ[25] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.070      ; 1.362      ;
; 1.295 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_2                                                                                                        ; DRAM_DQ[18] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.047      ; 1.342      ;
; 1.298 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_3                                                                                                        ; DRAM_DQ[19] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.054      ; 1.352      ;
; 1.298 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_5                                                                                                        ; DRAM_DQ[21] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.054      ; 1.352      ;
; 1.298 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_6                                                                                                        ; DRAM_DQ[22] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.054      ; 1.352      ;
; 1.302 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_2                                                                                                        ; DRAM_DQ[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.060      ; 1.362      ;
; 1.312 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_3                                                                                                        ; DRAM_DQ[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.060      ; 1.372      ;
; 1.312 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_4                                                                                                        ; DRAM_DQ[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.060      ; 1.372      ;
; 1.312 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_5                                                                                                        ; DRAM_DQ[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.050      ; 1.362      ;
; 1.316 ; Sdram_Control_4Port:u8|command:command1|OE                                                                                                                     ; DRAM_DQ[16] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.036      ; 1.352      ;
; 1.316 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_1                                                                                                        ; DRAM_DQ[17] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.036      ; 1.352      ;
; 1.340 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_6                                                                                                        ; DRAM_DQ[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.032      ; 1.372      ;
; 1.340 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_7                                                                                                        ; DRAM_DQ[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.032      ; 1.372      ;
; 1.343 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_8                                                                                                        ; DRAM_DQ[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.009      ; 1.352      ;
; 1.356 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_11                                                                                                       ; DRAM_DQ[11] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.006      ; 1.362      ;
; 1.359 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_12                                                                                                       ; DRAM_DQ[12] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.013      ; 1.372      ;
; 1.363 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_9                                                                                                        ; DRAM_DQ[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.019      ; 1.382      ;
; 1.363 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_10                                                                                                       ; DRAM_DQ[10] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.019      ; 1.382      ;
; 1.369 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_13                                                                                                       ; DRAM_DQ[13] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.013      ; 1.382      ;
; 1.369 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_14                                                                                                       ; DRAM_DQ[14] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.013      ; 1.382      ;
; 1.369 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_15                                                                                                       ; DRAM_DQ[15] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.013      ; 1.382      ;
; 2.454 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[17] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.125     ; 2.329      ;
; 2.461 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[16] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.125     ; 2.336      ;
; 2.597 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[18] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.125     ; 2.472      ;
; 2.604 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[20] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.125     ; 2.479      ;
; 2.612 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[22] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.125     ; 2.487      ;
; 2.617 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[21] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.125     ; 2.492      ;
; 2.623 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[19] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.125     ; 2.498      ;
; 2.649 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[23] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.125     ; 2.524      ;
; 2.652 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DRAM_DQ[27] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.122     ; 2.530      ;
; 2.707 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DRAM_DQ[28] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.122     ; 2.585      ;
; 2.711 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DRAM_DQ[29] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.122     ; 2.589      ;
; 2.719 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[30] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.125     ; 2.594      ;
; 2.746 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; DRAM_DQ[25] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.122     ; 2.624      ;
; 2.747 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[24] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.125     ; 2.622      ;
; 2.758 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; DRAM_DQ[23] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.175     ; 2.583      ;
; 2.765 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[28] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.125     ; 2.640      ;
; 2.774 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.105     ; 2.669      ;
; 2.775 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; DRAM_DQ[31] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.122     ; 2.653      ;
; 2.775 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; DRAM_DQ[17] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.175     ; 2.600      ;
; 2.777 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DRAM_DQ[26] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.122     ; 2.655      ;
; 2.779 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; DRAM_DQ[16] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.175     ; 2.604      ;
; 2.804 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[26] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.125     ; 2.679      ;
; 2.812 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[25] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.125     ; 2.687      ;
; 2.827 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; DRAM_DQ[30] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.122     ; 2.705      ;
; 2.830 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[29] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.125     ; 2.705      ;
; 2.831 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; DRAM_DQ[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.109     ; 2.722      ;
; 2.832 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; DRAM_DQ[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.109     ; 2.723      ;
; 2.836 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.105     ; 2.731      ;
; 2.836 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[27] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.125     ; 2.711      ;
; 2.849 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[31] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.125     ; 2.724      ;
; 2.850 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.105     ; 2.745      ;
; 2.854 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; DRAM_DQ[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.109     ; 2.745      ;
; 2.879 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; DRAM_DQ[20] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.175     ; 2.704      ;
; 2.884 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; DRAM_DQ[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.109     ; 2.775      ;
; 2.915 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; DRAM_DQ[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.109     ; 2.806      ;
; 2.915 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.105     ; 2.810      ;
; 2.932 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; DRAM_DQ[21] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.175     ; 2.757      ;
; 2.934 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; DRAM_DQ[19] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.175     ; 2.759      ;
; 2.955 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.105     ; 2.850      ;
; 2.962 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; DRAM_DQ[18] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.175     ; 2.787      ;
; 2.964 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[14] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.105     ; 2.859      ;
; 2.965 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; DRAM_DQ[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.109     ; 2.856      ;
; 2.981 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[12] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.105     ; 2.876      ;
; 2.983 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; DRAM_DQ[22] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.175     ; 2.808      ;
; 2.988 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.105     ; 2.883      ;
; 2.988 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[13] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.105     ; 2.883      ;
; 2.988 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; DRAM_DQ[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.109     ; 2.879      ;
; 3.003 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; DRAM_DQ[24] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.175     ; 2.828      ;
; 3.009 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; DRAM_DQ[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.109     ; 2.900      ;
; 3.010 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[11] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.105     ; 2.905      ;
; 3.012 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DRAM_DQ[11] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.141     ; 2.871      ;
; 3.041 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; DRAM_DQ[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.109     ; 2.932      ;
; 3.047 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[10] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.105     ; 2.942      ;
; 3.058 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.105     ; 2.953      ;
; 3.087 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; DRAM_DQ[17] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.172     ; 2.915      ;
; 3.089 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[15] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.105     ; 2.984      ;
; 3.098 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DRAM_DQ[10] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.141     ; 2.957      ;
; 3.102 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; DRAM_DQ[23] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.172     ; 2.930      ;
; 3.127 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.105     ; 3.022      ;
; 3.130 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DRAM_DQ[12] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.141     ; 2.989      ;
; 3.142 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.105     ; 3.037      ;
; 3.142 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DRAM_DQ[13] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.141     ; 3.001      ;
; 3.144 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.105     ; 3.039      ;
; 3.146 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; DRAM_DQ[16] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.172     ; 2.974      ;
; 3.169 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; DRAM_DQ[14] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.169     ; 3.000      ;
; 3.174 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; DRAM_DQ[15] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.141     ; 3.033      ;
; 3.192 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DRAM_DQ[28] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.174     ; 3.018      ;
; 3.196 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; DRAM_DQ[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.171     ; 3.025      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'CCD_PIXCLK'                                                                                               ;
+--------+-----------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; -2.117 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rGreen[1]     ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.353     ; 1.797      ;
; -2.117 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rGreen[2]     ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.353     ; 1.797      ;
; -2.117 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rGreen[3]     ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.353     ; 1.797      ;
; -2.117 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rGreen[4]     ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.353     ; 1.797      ;
; -2.117 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rGreen[5]     ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.350     ; 1.800      ;
; -2.117 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rGreen[6]     ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.350     ; 1.800      ;
; -2.117 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rGreen[7]     ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.350     ; 1.800      ;
; -2.117 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rGreen[8]     ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.350     ; 1.800      ;
; -2.117 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rGreen[9]     ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.348     ; 1.802      ;
; -2.117 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rGreen[10]    ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.348     ; 1.802      ;
; -2.117 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rGreen[11]    ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.348     ; 1.802      ;
; -2.117 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rGreen[12]    ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.348     ; 1.802      ;
; -2.116 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d2[1]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.341     ; 1.808      ;
; -2.116 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d2[1]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.341     ; 1.808      ;
; -2.116 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d2[1]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.341     ; 1.808      ;
; -2.116 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rRed[1]       ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.343     ; 1.806      ;
; -2.116 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rRed[0]       ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.343     ; 1.806      ;
; -2.116 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rRed[2]       ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.343     ; 1.806      ;
; -2.116 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rBlue[0]      ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.347     ; 1.802      ;
; -2.116 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d1[3]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.339     ; 1.810      ;
; -2.116 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d2[3]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.342     ; 1.807      ;
; -2.116 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rRed[3]       ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.343     ; 1.806      ;
; -2.116 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rBlue[1]      ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.347     ; 1.802      ;
; -2.116 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d1[4]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.341     ; 1.808      ;
; -2.116 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d2[4]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.341     ; 1.808      ;
; -2.116 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d2[4]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.341     ; 1.808      ;
; -2.116 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d1[4]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.341     ; 1.808      ;
; -2.116 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d2[4]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.341     ; 1.808      ;
; -2.116 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rBlue[2]      ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.347     ; 1.802      ;
; -2.116 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rBlue[3]      ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.347     ; 1.802      ;
; -2.116 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d1[5]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.341     ; 1.808      ;
; -2.116 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d2[5]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.341     ; 1.808      ;
; -2.116 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d1[5]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.341     ; 1.808      ;
; -2.116 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d1[5]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.341     ; 1.808      ;
; -2.116 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d2[5]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.341     ; 1.808      ;
; -2.116 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d2[5]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.341     ; 1.808      ;
; -2.116 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rBlue[4]      ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.350     ; 1.799      ;
; -2.116 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d1[6]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.339     ; 1.810      ;
; -2.116 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d2[6]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.342     ; 1.807      ;
; -2.116 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d2[6]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.342     ; 1.807      ;
; -2.116 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d1[7]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.339     ; 1.810      ;
; -2.116 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rBlue[5]      ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.350     ; 1.799      ;
; -2.116 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d1[8]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.339     ; 1.810      ;
; -2.116 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d1[8]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.339     ; 1.810      ;
; -2.116 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d2[8]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.344     ; 1.805      ;
; -2.116 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d2[8]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.341     ; 1.808      ;
; -2.116 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d2[8]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.342     ; 1.807      ;
; -2.116 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rRed[8]       ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.340     ; 1.809      ;
; -2.116 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rBlue[6]      ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.350     ; 1.799      ;
; -2.116 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rRed[9]       ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.340     ; 1.809      ;
; -2.116 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rBlue[7]      ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.350     ; 1.799      ;
; -2.116 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d1[10] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.328     ; 1.821      ;
; -2.116 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rRed[10]      ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.340     ; 1.809      ;
; -2.116 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d1[11] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.341     ; 1.808      ;
; -2.116 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d2[11] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.341     ; 1.808      ;
; -2.116 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d1[11] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.339     ; 1.810      ;
; -2.116 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d2[11] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.341     ; 1.808      ;
; -2.116 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d2[11] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.341     ; 1.808      ;
; -2.116 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rRed[11]      ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.340     ; 1.809      ;
; -2.116 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|oDval         ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.344     ; 1.805      ;
; -2.115 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d1[0]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.326     ; 1.822      ;
; -2.115 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d1[1]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.338     ; 1.810      ;
; -2.115 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d1[0]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.327     ; 1.821      ;
; -2.115 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d1[1]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.338     ; 1.810      ;
; -2.115 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d1[0]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.326     ; 1.822      ;
; -2.115 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d1[1]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.326     ; 1.822      ;
; -2.115 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d2[0]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.326     ; 1.822      ;
; -2.115 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d2[0]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.326     ; 1.822      ;
; -2.115 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d1[2]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.326     ; 1.822      ;
; -2.115 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d1[2]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.326     ; 1.822      ;
; -2.115 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d1[2]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.326     ; 1.822      ;
; -2.115 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d2[0]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.326     ; 1.822      ;
; -2.115 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d2[2]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.326     ; 1.822      ;
; -2.115 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d2[2]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.326     ; 1.822      ;
; -2.115 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d2[2]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.326     ; 1.822      ;
; -2.115 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d1[3]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.337     ; 1.811      ;
; -2.115 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d2[3]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.337     ; 1.811      ;
; -2.115 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d2[3]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.337     ; 1.811      ;
; -2.115 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d1[3]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.338     ; 1.810      ;
; -2.115 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d1[4]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.338     ; 1.810      ;
; -2.115 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rRed[4]       ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.313     ; 1.835      ;
; -2.115 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rRed[5]       ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.313     ; 1.835      ;
; -2.115 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d1[6]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.338     ; 1.810      ;
; -2.115 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d1[6]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.337     ; 1.811      ;
; -2.115 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d2[6]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.337     ; 1.811      ;
; -2.115 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rRed[6]       ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.313     ; 1.835      ;
; -2.115 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d1[7]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.337     ; 1.811      ;
; -2.115 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d2[7]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.337     ; 1.811      ;
; -2.115 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d1[7]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.338     ; 1.810      ;
; -2.115 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d2[7]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.337     ; 1.811      ;
; -2.115 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d2[7]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.337     ; 1.811      ;
; -2.115 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rRed[7]       ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.313     ; 1.835      ;
; -2.115 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d1[8]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.338     ; 1.810      ;
; -2.115 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d1[9]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.327     ; 1.821      ;
; -2.115 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d1[9]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.326     ; 1.822      ;
; -2.115 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d2[9]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.326     ; 1.822      ;
; -2.115 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d1[9]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.326     ; 1.822      ;
; -2.115 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d2[9]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.326     ; 1.822      ;
; -2.115 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d2[9]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.326     ; 1.822      ;
; -2.115 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d1[10] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.325     ; 1.823      ;
+--------+-----------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'sdram_pll:u6|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                                                                                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 2.308 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.057      ;
; 2.308 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.057      ;
; 2.400 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.001     ; 0.964      ;
; 2.400 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.001     ; 0.964      ;
; 2.400 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.001     ; 0.964      ;
; 2.400 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.001     ; 0.964      ;
; 2.400 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.001     ; 0.964      ;
; 2.443 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.001     ; 0.921      ;
; 2.443 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.001     ; 0.921      ;
; 2.443 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.001     ; 0.921      ;
; 2.443 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.001     ; 0.921      ;
; 2.443 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.001     ; 0.921      ;
; 2.443 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.001     ; 0.921      ;
; 2.443 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.001     ; 0.921      ;
; 2.443 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.001     ; 0.921      ;
; 2.443 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.001     ; 0.921      ;
; 2.443 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.001     ; 0.921      ;
; 2.443 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.001     ; 0.921      ;
; 2.443 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.001     ; 0.921      ;
; 2.545 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.002      ; 0.822      ;
; 2.545 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.002      ; 0.822      ;
; 2.545 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.002      ; 0.822      ;
; 2.545 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.002      ; 0.822      ;
; 2.545 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.002      ; 0.822      ;
; 2.545 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.002      ; 0.822      ;
; 2.545 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.002      ; 0.822      ;
; 2.545 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.002      ; 0.822      ;
; 2.545 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.002      ; 0.822      ;
; 2.545 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.002      ; 0.822      ;
; 2.545 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.002      ; 0.822      ;
; 2.548 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.817      ;
; 2.548 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.817      ;
; 2.548 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.817      ;
; 2.548 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.817      ;
; 2.548 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.817      ;
; 2.548 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.817      ;
; 2.548 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.817      ;
; 2.548 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.817      ;
; 2.555 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.002     ; 0.808      ;
; 2.555 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.002     ; 0.808      ;
; 2.555 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.002     ; 0.808      ;
; 2.555 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.002     ; 0.808      ;
; 2.555 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.002     ; 0.808      ;
; 2.628 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.737      ;
; 2.628 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.737      ;
; 2.628 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.737      ;
; 2.628 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.737      ;
; 2.628 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.737      ;
; 2.628 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.737      ;
; 2.628 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.737      ;
; 2.628 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.737      ;
; 2.628 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.737      ;
; 2.628 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.737      ;
; 2.631 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.734      ;
; 2.631 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.734      ;
; 2.631 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.734      ;
; 2.631 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.734      ;
; 2.633 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.732      ;
; 2.633 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.732      ;
; 2.633 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.732      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'vga_pll:u5|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                     ; To Node                                                                                                                                   ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 14.081 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; -0.007     ; 0.944      ;
; 14.081 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; -0.007     ; 0.944      ;
; 14.081 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; -0.007     ; 0.944      ;
; 14.081 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; -0.007     ; 0.944      ;
; 14.081 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; -0.007     ; 0.944      ;
; 14.083 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; -0.006     ; 0.943      ;
; 14.083 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; -0.006     ; 0.943      ;
; 14.083 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; -0.006     ; 0.943      ;
; 14.083 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; -0.006     ; 0.943      ;
; 14.083 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; -0.006     ; 0.943      ;
; 14.083 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; -0.006     ; 0.943      ;
; 14.083 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; -0.006     ; 0.943      ;
; 14.083 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; -0.006     ; 0.943      ;
; 14.083 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; -0.006     ; 0.943      ;
; 14.083 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; -0.006     ; 0.943      ;
; 14.089 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; -0.002     ; 0.941      ;
; 14.089 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; -0.002     ; 0.941      ;
; 14.089 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; -0.002     ; 0.941      ;
; 14.089 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; -0.002     ; 0.941      ;
; 14.089 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; -0.002     ; 0.941      ;
; 14.089 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; -0.002     ; 0.941      ;
; 14.089 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; -0.002     ; 0.941      ;
; 14.089 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; -0.002     ; 0.941      ;
; 14.299 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.000      ; 0.733      ;
; 14.299 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.000      ; 0.733      ;
; 14.299 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.000      ; 0.733      ;
; 14.299 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.000      ; 0.733      ;
; 14.299 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.000      ; 0.733      ;
; 14.299 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.000      ; 0.733      ;
; 14.299 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.000      ; 0.733      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'iCLK_50'                                                                                                                               ;
+--------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.000 ; I2C_CCD_Config:u9|combo_cnt[18]          ; I2C_CCD_Config:u9|mI2C_CTRL_CLK    ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.638     ; 3.394      ;
; 16.012 ; I2C_CCD_Config:u9|combo_cnt[19]          ; I2C_CCD_Config:u9|mI2C_CTRL_CLK    ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.638     ; 3.382      ;
; 16.046 ; I2C_CCD_Config:u9|combo_cnt[22]          ; I2C_CCD_Config:u9|mI2C_CTRL_CLK    ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.638     ; 3.348      ;
; 16.057 ; I2C_CCD_Config:u9|combo_cnt[23]          ; I2C_CCD_Config:u9|mI2C_CTRL_CLK    ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.638     ; 3.337      ;
; 16.059 ; I2C_CCD_Config:u9|combo_cnt[16]          ; I2C_CCD_Config:u9|mI2C_CTRL_CLK    ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.638     ; 3.335      ;
; 16.072 ; I2C_CCD_Config:u9|combo_cnt[15]          ; I2C_CCD_Config:u9|mI2C_CTRL_CLK    ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.638     ; 3.322      ;
; 16.084 ; I2C_CCD_Config:u9|combo_cnt[13]          ; I2C_CCD_Config:u9|mI2C_CTRL_CLK    ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.638     ; 3.310      ;
; 16.088 ; I2C_CCD_Config:u9|combo_cnt[11]          ; I2C_CCD_Config:u9|mI2C_CTRL_CLK    ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.639     ; 3.305      ;
; 16.103 ; I2C_CCD_Config:u9|combo_cnt[20]          ; I2C_CCD_Config:u9|mI2C_CTRL_CLK    ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.638     ; 3.291      ;
; 16.125 ; I2C_CCD_Config:u9|combo_cnt[6]           ; I2C_CCD_Config:u9|mI2C_CTRL_CLK    ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.639     ; 3.268      ;
; 16.132 ; I2C_CCD_Config:u9|combo_cnt[14]          ; I2C_CCD_Config:u9|mI2C_CTRL_CLK    ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.638     ; 3.262      ;
; 16.134 ; I2C_CCD_Config:u9|combo_cnt[17]          ; I2C_CCD_Config:u9|mI2C_CTRL_CLK    ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.638     ; 3.260      ;
; 16.145 ; I2C_CCD_Config:u9|combo_cnt[7]           ; I2C_CCD_Config:u9|mI2C_CTRL_CLK    ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.639     ; 3.248      ;
; 16.162 ; I2C_CCD_Config:u9|combo_cnt[10]          ; I2C_CCD_Config:u9|mI2C_CTRL_CLK    ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.639     ; 3.231      ;
; 16.179 ; I2C_CCD_Config:u9|combo_cnt[21]          ; I2C_CCD_Config:u9|mI2C_CTRL_CLK    ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.638     ; 3.215      ;
; 16.185 ; I2C_CCD_Config:u9|combo_cnt[4]           ; I2C_CCD_Config:u9|mI2C_CTRL_CLK    ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.639     ; 3.208      ;
; 16.190 ; I2C_CCD_Config:u9|combo_cnt[2]           ; I2C_CCD_Config:u9|mI2C_CTRL_CLK    ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.639     ; 3.203      ;
; 16.203 ; I2C_CCD_Config:u9|combo_cnt[3]           ; I2C_CCD_Config:u9|mI2C_CTRL_CLK    ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.639     ; 3.190      ;
; 16.206 ; I2C_CCD_Config:u9|combo_cnt[8]           ; I2C_CCD_Config:u9|mI2C_CTRL_CLK    ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.639     ; 3.187      ;
; 16.217 ; I2C_CCD_Config:u9|combo_cnt[12]          ; I2C_CCD_Config:u9|mI2C_CTRL_CLK    ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.638     ; 3.177      ;
; 16.251 ; I2C_CCD_Config:u9|combo_cnt[0]           ; I2C_CCD_Config:u9|mI2C_CTRL_CLK    ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.639     ; 3.142      ;
; 16.266 ; I2C_CCD_Config:u9|combo_cnt[5]           ; I2C_CCD_Config:u9|mI2C_CTRL_CLK    ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.639     ; 3.127      ;
; 16.285 ; I2C_CCD_Config:u9|combo_cnt[9]           ; I2C_CCD_Config:u9|mI2C_CTRL_CLK    ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.639     ; 3.108      ;
; 16.327 ; I2C_CCD_Config:u9|combo_cnt[1]           ; I2C_CCD_Config:u9|mI2C_CTRL_CLK    ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.639     ; 3.066      ;
; 16.377 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|mI2C_CTRL_CLK    ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.957     ; 2.698      ;
; 16.432 ; I2C_CCD_Config:u9|combo_cnt[24]          ; I2C_CCD_Config:u9|mI2C_CTRL_CLK    ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.638     ; 2.962      ;
; 16.769 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CTRL_CLK    ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.640     ; 2.623      ;
; 16.816 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CTRL_CLK    ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.640     ; 2.576      ;
; 16.876 ; I2C_CCD_Config:u9|combo_cnt[18]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 3.058      ;
; 16.876 ; I2C_CCD_Config:u9|combo_cnt[18]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 3.058      ;
; 16.876 ; I2C_CCD_Config:u9|combo_cnt[18]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 3.058      ;
; 16.876 ; I2C_CCD_Config:u9|combo_cnt[18]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 3.058      ;
; 16.876 ; I2C_CCD_Config:u9|combo_cnt[18]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 3.058      ;
; 16.876 ; I2C_CCD_Config:u9|combo_cnt[18]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 3.058      ;
; 16.876 ; I2C_CCD_Config:u9|combo_cnt[18]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 3.058      ;
; 16.876 ; I2C_CCD_Config:u9|combo_cnt[18]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 3.058      ;
; 16.876 ; I2C_CCD_Config:u9|combo_cnt[18]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 3.058      ;
; 16.876 ; I2C_CCD_Config:u9|combo_cnt[18]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 3.058      ;
; 16.876 ; I2C_CCD_Config:u9|combo_cnt[18]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[10] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 3.058      ;
; 16.876 ; I2C_CCD_Config:u9|combo_cnt[18]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[12] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 3.058      ;
; 16.876 ; I2C_CCD_Config:u9|combo_cnt[18]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[13] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 3.058      ;
; 16.876 ; I2C_CCD_Config:u9|combo_cnt[18]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[14] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 3.058      ;
; 16.876 ; I2C_CCD_Config:u9|combo_cnt[18]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[15] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 3.058      ;
; 16.876 ; I2C_CCD_Config:u9|combo_cnt[18]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 3.058      ;
; 16.888 ; I2C_CCD_Config:u9|combo_cnt[19]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 3.046      ;
; 16.888 ; I2C_CCD_Config:u9|combo_cnt[19]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 3.046      ;
; 16.888 ; I2C_CCD_Config:u9|combo_cnt[19]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 3.046      ;
; 16.888 ; I2C_CCD_Config:u9|combo_cnt[19]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 3.046      ;
; 16.888 ; I2C_CCD_Config:u9|combo_cnt[19]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 3.046      ;
; 16.888 ; I2C_CCD_Config:u9|combo_cnt[19]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 3.046      ;
; 16.888 ; I2C_CCD_Config:u9|combo_cnt[19]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 3.046      ;
; 16.888 ; I2C_CCD_Config:u9|combo_cnt[19]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 3.046      ;
; 16.888 ; I2C_CCD_Config:u9|combo_cnt[19]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 3.046      ;
; 16.888 ; I2C_CCD_Config:u9|combo_cnt[19]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 3.046      ;
; 16.888 ; I2C_CCD_Config:u9|combo_cnt[19]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[10] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 3.046      ;
; 16.888 ; I2C_CCD_Config:u9|combo_cnt[19]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[12] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 3.046      ;
; 16.888 ; I2C_CCD_Config:u9|combo_cnt[19]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[13] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 3.046      ;
; 16.888 ; I2C_CCD_Config:u9|combo_cnt[19]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[14] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 3.046      ;
; 16.888 ; I2C_CCD_Config:u9|combo_cnt[19]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[15] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 3.046      ;
; 16.888 ; I2C_CCD_Config:u9|combo_cnt[19]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 3.046      ;
; 16.922 ; I2C_CCD_Config:u9|combo_cnt[22]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 3.012      ;
; 16.922 ; I2C_CCD_Config:u9|combo_cnt[22]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 3.012      ;
; 16.922 ; I2C_CCD_Config:u9|combo_cnt[22]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 3.012      ;
; 16.922 ; I2C_CCD_Config:u9|combo_cnt[22]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 3.012      ;
; 16.922 ; I2C_CCD_Config:u9|combo_cnt[22]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 3.012      ;
; 16.922 ; I2C_CCD_Config:u9|combo_cnt[22]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 3.012      ;
; 16.922 ; I2C_CCD_Config:u9|combo_cnt[22]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 3.012      ;
; 16.922 ; I2C_CCD_Config:u9|combo_cnt[22]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 3.012      ;
; 16.922 ; I2C_CCD_Config:u9|combo_cnt[22]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 3.012      ;
; 16.922 ; I2C_CCD_Config:u9|combo_cnt[22]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 3.012      ;
; 16.922 ; I2C_CCD_Config:u9|combo_cnt[22]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[10] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 3.012      ;
; 16.922 ; I2C_CCD_Config:u9|combo_cnt[22]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[12] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 3.012      ;
; 16.922 ; I2C_CCD_Config:u9|combo_cnt[22]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[13] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 3.012      ;
; 16.922 ; I2C_CCD_Config:u9|combo_cnt[22]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[14] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 3.012      ;
; 16.922 ; I2C_CCD_Config:u9|combo_cnt[22]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[15] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 3.012      ;
; 16.922 ; I2C_CCD_Config:u9|combo_cnt[22]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 3.012      ;
; 16.933 ; I2C_CCD_Config:u9|combo_cnt[23]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 3.001      ;
; 16.933 ; I2C_CCD_Config:u9|combo_cnt[23]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 3.001      ;
; 16.933 ; I2C_CCD_Config:u9|combo_cnt[23]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 3.001      ;
; 16.933 ; I2C_CCD_Config:u9|combo_cnt[23]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 3.001      ;
; 16.933 ; I2C_CCD_Config:u9|combo_cnt[23]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 3.001      ;
; 16.933 ; I2C_CCD_Config:u9|combo_cnt[23]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 3.001      ;
; 16.933 ; I2C_CCD_Config:u9|combo_cnt[23]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 3.001      ;
; 16.933 ; I2C_CCD_Config:u9|combo_cnt[23]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 3.001      ;
; 16.933 ; I2C_CCD_Config:u9|combo_cnt[23]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 3.001      ;
; 16.933 ; I2C_CCD_Config:u9|combo_cnt[23]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 3.001      ;
; 16.933 ; I2C_CCD_Config:u9|combo_cnt[23]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[10] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 3.001      ;
; 16.933 ; I2C_CCD_Config:u9|combo_cnt[23]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[12] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 3.001      ;
; 16.933 ; I2C_CCD_Config:u9|combo_cnt[23]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[13] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 3.001      ;
; 16.933 ; I2C_CCD_Config:u9|combo_cnt[23]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[14] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 3.001      ;
; 16.933 ; I2C_CCD_Config:u9|combo_cnt[23]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[15] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 3.001      ;
; 16.933 ; I2C_CCD_Config:u9|combo_cnt[23]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 3.001      ;
; 16.935 ; I2C_CCD_Config:u9|combo_cnt[16]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 2.999      ;
; 16.935 ; I2C_CCD_Config:u9|combo_cnt[16]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 2.999      ;
; 16.935 ; I2C_CCD_Config:u9|combo_cnt[16]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 2.999      ;
; 16.935 ; I2C_CCD_Config:u9|combo_cnt[16]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 2.999      ;
; 16.935 ; I2C_CCD_Config:u9|combo_cnt[16]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 2.999      ;
; 16.935 ; I2C_CCD_Config:u9|combo_cnt[16]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 2.999      ;
; 16.935 ; I2C_CCD_Config:u9|combo_cnt[16]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 2.999      ;
; 16.935 ; I2C_CCD_Config:u9|combo_cnt[16]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.098     ; 2.999      ;
+--------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'CCD_PIXCLK'                                                                                                                                                                                                                                   ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Pre_FVAL                                                                                                                                      ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.016     ; 1.809      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[0]                                                                                                                                 ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.016     ; 1.809      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[1]                                                                                                                                 ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.036     ; 1.789      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[2]                                                                                                                                 ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.036     ; 1.789      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[3]                                                                                                                                 ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.036     ; 1.789      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[4]                                                                                                                                 ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.036     ; 1.789      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[5]                                                                                                                                 ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.036     ; 1.789      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[6]                                                                                                                                 ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.036     ; 1.789      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[7]                                                                                                                                 ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.036     ; 1.789      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[8]                                                                                                                                 ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.036     ; 1.789      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[9]                                                                                                                                 ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.036     ; 1.789      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[10]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.036     ; 1.789      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[11]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.036     ; 1.789      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[12]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.036     ; 1.789      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[13]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.036     ; 1.789      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[14]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.036     ; 1.789      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[15]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.036     ; 1.789      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[16]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.031     ; 1.794      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[17]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.031     ; 1.794      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[18]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.031     ; 1.794      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[19]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.031     ; 1.794      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[20]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.031     ; 1.794      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[21]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.031     ; 1.794      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[22]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.031     ; 1.794      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[23]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.031     ; 1.794      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[24]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.031     ; 1.794      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[25]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.031     ; 1.794      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[26]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.031     ; 1.794      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[27]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.031     ; 1.794      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[28]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.031     ; 1.794      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[29]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.031     ; 1.794      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[30]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.031     ; 1.794      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[31]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.031     ; 1.794      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|mCCD_LVAL                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.003      ; 1.828      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|mCCD_FVAL                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.016     ; 1.809      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|X_Cont[0]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.038     ; 1.787      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|X_Cont[1]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.038     ; 1.787      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|X_Cont[2]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.038     ; 1.787      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|X_Cont[3]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.038     ; 1.787      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|X_Cont[4]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.038     ; 1.787      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|X_Cont[5]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.038     ; 1.787      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|X_Cont[6]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.038     ; 1.787      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|X_Cont[7]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.038     ; 1.787      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|X_Cont[8]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.038     ; 1.787      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|X_Cont[9]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.038     ; 1.787      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|X_Cont[10]                                                                                                                                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.038     ; 1.787      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|X_Cont[11]                                                                                                                                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.038     ; 1.787      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|X_Cont[12]                                                                                                                                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.038     ; 1.787      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|X_Cont[13]                                                                                                                                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.038     ; 1.787      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|X_Cont[14]                                                                                                                                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.038     ; 1.787      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|X_Cont[15]                                                                                                                                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.038     ; 1.787      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Y_Cont[0]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.047     ; 1.778      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Y_Cont[1]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.047     ; 1.778      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Y_Cont[2]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.047     ; 1.778      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Y_Cont[3]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.047     ; 1.778      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Y_Cont[4]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.047     ; 1.778      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Y_Cont[5]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.047     ; 1.778      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Y_Cont[6]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.047     ; 1.778      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Y_Cont[7]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.047     ; 1.778      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Y_Cont[8]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.047     ; 1.778      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|mCCD_DATA[3]                                                                                                                                  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.003      ; 1.828      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|mCCD_DATA[2]                                                                                                                                  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.003      ; 1.828      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|mCCD_DATA[1]                                                                                                                                  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.003      ; 1.828      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|mCCD_DATA[0]                                                                                                                                  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.003      ; 1.828      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Y_Cont[9]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.047     ; 1.778      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Y_Cont[10]                                                                                                                                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.047     ; 1.778      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Y_Cont[11]                                                                                                                                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.047     ; 1.778      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Y_Cont[12]                                                                                                                                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.047     ; 1.778      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Y_Cont[13]                                                                                                                                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.047     ; 1.778      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Y_Cont[14]                                                                                                                                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.047     ; 1.778      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Y_Cont[15]                                                                                                                                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.047     ; 1.778      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|mCCD_DATA[7]                                                                                                                                  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.003      ; 1.828      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|mCCD_DATA[6]                                                                                                                                  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.003      ; 1.828      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|mCCD_DATA[5]                                                                                                                                  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.003      ; 1.828      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|mCCD_DATA[4]                                                                                                                                  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.003      ; 1.828      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|mCCD_DATA[11]                                                                                                                                 ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.003      ; 1.828      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|mCCD_DATA[10]                                                                                                                                 ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.003      ; 1.828      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|mCCD_DATA[9]                                                                                                                                  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.003      ; 1.828      ;
; 1.673 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|mCCD_DATA[8]                                                                                                                                  ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.003      ; 1.828      ;
; 1.674 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|mSTART                                                                                                                                        ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.007      ; 1.833      ;
; 1.681 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.012     ; 1.821      ;
; 1.681 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.012     ; 1.821      ;
; 1.681 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.014     ; 1.819      ;
; 1.681 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.016     ; 1.817      ;
; 1.681 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.016     ; 1.817      ;
; 1.681 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.016     ; 1.817      ;
; 1.681 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.016     ; 1.817      ;
; 1.681 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.014     ; 1.819      ;
; 1.681 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.012     ; 1.821      ;
; 1.681 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.011     ; 1.822      ;
; 1.681 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.012     ; 1.821      ;
; 1.681 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.011     ; 1.822      ;
; 1.681 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.014     ; 1.819      ;
; 1.681 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.016     ; 1.817      ;
; 1.681 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.014     ; 1.819      ;
; 1.681 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.016     ; 1.817      ;
; 1.681 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.014     ; 1.819      ;
; 1.681 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.014     ; 1.819      ;
; 1.681 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.014     ; 1.819      ;
; 1.681 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; -0.014     ; 1.819      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'iCLK_50'                                                                                                                                                    ;
+-------+------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.688 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[0]  ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.035     ; 1.805      ;
; 1.688 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[1]  ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.035     ; 1.805      ;
; 1.688 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[2]  ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.035     ; 1.805      ;
; 1.688 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[3]  ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.035     ; 1.805      ;
; 1.688 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[4]  ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.035     ; 1.805      ;
; 1.688 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[5]  ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.035     ; 1.805      ;
; 1.688 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[6]  ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.035     ; 1.805      ;
; 1.688 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[7]  ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.035     ; 1.805      ;
; 1.688 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[8]  ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.035     ; 1.805      ;
; 1.688 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[9]  ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.035     ; 1.805      ;
; 1.688 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[10] ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.035     ; 1.805      ;
; 1.688 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[12] ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.035     ; 1.805      ;
; 1.688 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[13] ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.035     ; 1.805      ;
; 1.688 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[14] ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.035     ; 1.805      ;
; 1.688 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[15] ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.035     ; 1.805      ;
; 1.688 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[11] ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.035     ; 1.805      ;
; 2.002 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|iexposure_adj_delay[0]                ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.317     ; 1.837      ;
; 2.002 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|iexposure_adj_delay[1]                ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.317     ; 1.837      ;
; 2.002 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|iexposure_adj_delay[2]                ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.317     ; 1.837      ;
; 2.002 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|iexposure_adj_delay[3]                ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.317     ; 1.837      ;
; 2.002 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[0]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.318     ; 1.836      ;
; 2.002 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[1]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.318     ; 1.836      ;
; 2.002 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[2]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.318     ; 1.836      ;
; 2.002 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[3]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.318     ; 1.836      ;
; 2.002 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[4]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.318     ; 1.836      ;
; 2.002 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[5]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.318     ; 1.836      ;
; 2.002 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[6]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.318     ; 1.836      ;
; 2.002 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[7]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.318     ; 1.836      ;
; 2.002 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[8]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.318     ; 1.836      ;
; 2.002 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[9]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.318     ; 1.836      ;
; 2.002 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[10]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.318     ; 1.836      ;
; 2.002 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[11]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.318     ; 1.836      ;
; 2.002 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[12]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.319     ; 1.835      ;
; 2.002 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[13]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.319     ; 1.835      ;
; 2.002 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[14]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.319     ; 1.835      ;
; 2.002 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[15]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.319     ; 1.835      ;
; 2.002 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[16]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.319     ; 1.835      ;
; 2.002 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[17]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.319     ; 1.835      ;
; 2.002 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[18]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.319     ; 1.835      ;
; 2.002 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[19]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.319     ; 1.835      ;
; 2.002 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[20]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.319     ; 1.835      ;
; 2.002 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[21]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.319     ; 1.835      ;
; 2.002 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[22]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.319     ; 1.835      ;
; 2.002 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[23]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.319     ; 1.835      ;
; 2.002 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|combo_cnt[24]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.319     ; 1.835      ;
; 2.002 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|senosr_exposure[1]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.371     ; 1.783      ;
; 2.002 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|senosr_exposure[2]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.371     ; 1.783      ;
; 2.002 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|senosr_exposure[3]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.371     ; 1.783      ;
; 2.002 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|senosr_exposure[4]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.371     ; 1.783      ;
; 2.002 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|senosr_exposure[5]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.371     ; 1.783      ;
; 2.002 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|senosr_exposure[6]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.371     ; 1.783      ;
; 2.002 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|senosr_exposure[7]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.371     ; 1.783      ;
; 2.002 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|senosr_exposure[8]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.371     ; 1.783      ;
; 2.002 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|senosr_exposure[9]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.371     ; 1.783      ;
; 2.002 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|senosr_exposure[10]                   ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.371     ; 1.783      ;
; 2.002 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|senosr_exposure[11]                   ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.371     ; 1.783      ;
; 2.002 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|senosr_exposure[13]                   ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.371     ; 1.783      ;
; 2.002 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|senosr_exposure[14]                   ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.371     ; 1.783      ;
; 2.002 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|senosr_exposure[15]                   ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.371     ; 1.783      ;
; 2.002 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|senosr_exposure[12]                   ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.371     ; 1.783      ;
; 2.002 ; Reset_Delay:u1|oRST_1                    ; I2C_CCD_Config:u9|senosr_exposure[0]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.371     ; 1.783      ;
; 2.188 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.100     ; 2.240      ;
; 2.188 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.100     ; 2.240      ;
; 2.188 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.100     ; 2.240      ;
; 2.188 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.100     ; 2.240      ;
; 2.188 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.100     ; 2.240      ;
; 2.188 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.100     ; 2.240      ;
; 2.188 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.100     ; 2.240      ;
; 2.188 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.100     ; 2.240      ;
; 2.188 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.100     ; 2.240      ;
; 2.188 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.100     ; 2.240      ;
; 2.188 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[10]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.100     ; 2.240      ;
; 2.188 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[12]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.100     ; 2.240      ;
; 2.188 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[13]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.100     ; 2.240      ;
; 2.188 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[14]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.100     ; 2.240      ;
; 2.188 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[15]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.100     ; 2.240      ;
; 2.188 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.100     ; 2.240      ;
; 2.235 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.100     ; 2.287      ;
; 2.235 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.100     ; 2.287      ;
; 2.235 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.100     ; 2.287      ;
; 2.235 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.100     ; 2.287      ;
; 2.235 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.100     ; 2.287      ;
; 2.235 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.100     ; 2.287      ;
; 2.235 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.100     ; 2.287      ;
; 2.235 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.100     ; 2.287      ;
; 2.235 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.100     ; 2.287      ;
; 2.235 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.100     ; 2.287      ;
; 2.235 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[10]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.100     ; 2.287      ;
; 2.235 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[12]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.100     ; 2.287      ;
; 2.235 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[13]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.100     ; 2.287      ;
; 2.235 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[14]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.100     ; 2.287      ;
; 2.235 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[15]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.100     ; 2.287      ;
; 2.235 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.100     ; 2.287      ;
; 2.290 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK         ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.640     ; 1.802      ;
; 2.572 ; I2C_CCD_Config:u9|combo_cnt[24]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.098     ; 2.626      ;
; 2.572 ; I2C_CCD_Config:u9|combo_cnt[24]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.098     ; 2.626      ;
; 2.572 ; I2C_CCD_Config:u9|combo_cnt[24]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.098     ; 2.626      ;
; 2.572 ; I2C_CCD_Config:u9|combo_cnt[24]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.098     ; 2.626      ;
; 2.572 ; I2C_CCD_Config:u9|combo_cnt[24]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.098     ; 2.626      ;
; 2.572 ; I2C_CCD_Config:u9|combo_cnt[24]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.098     ; 2.626      ;
+-------+------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'sdram_pll:u6|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                                                                                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 3.913 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.732      ;
; 3.913 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.732      ;
; 3.913 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.732      ;
; 3.915 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.734      ;
; 3.915 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.734      ;
; 3.915 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.734      ;
; 3.915 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.734      ;
; 3.918 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.737      ;
; 3.918 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.737      ;
; 3.918 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.737      ;
; 3.918 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.737      ;
; 3.918 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.737      ;
; 3.918 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.737      ;
; 3.918 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.737      ;
; 3.918 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.737      ;
; 3.918 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.737      ;
; 3.918 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.737      ;
; 3.991 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.002     ; 0.808      ;
; 3.991 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.002     ; 0.808      ;
; 3.991 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.002     ; 0.808      ;
; 3.991 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.002     ; 0.808      ;
; 3.991 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.002     ; 0.808      ;
; 3.998 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.817      ;
; 3.998 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.817      ;
; 3.998 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.817      ;
; 3.998 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.817      ;
; 3.998 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.817      ;
; 3.998 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.817      ;
; 3.998 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.817      ;
; 3.998 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.817      ;
; 4.001 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.002      ; 0.822      ;
; 4.001 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.002      ; 0.822      ;
; 4.001 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.002      ; 0.822      ;
; 4.001 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.002      ; 0.822      ;
; 4.001 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.002      ; 0.822      ;
; 4.001 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.002      ; 0.822      ;
; 4.001 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.002      ; 0.822      ;
; 4.001 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.002      ; 0.822      ;
; 4.001 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.002      ; 0.822      ;
; 4.001 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.002      ; 0.822      ;
; 4.001 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.002      ; 0.822      ;
; 4.103 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.001     ; 0.921      ;
; 4.103 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.001     ; 0.921      ;
; 4.103 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.001     ; 0.921      ;
; 4.103 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.001     ; 0.921      ;
; 4.103 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.001     ; 0.921      ;
; 4.103 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.001     ; 0.921      ;
; 4.103 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.001     ; 0.921      ;
; 4.103 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.001     ; 0.921      ;
; 4.103 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.001     ; 0.921      ;
; 4.103 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.001     ; 0.921      ;
; 4.103 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.001     ; 0.921      ;
; 4.103 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.001     ; 0.921      ;
; 4.146 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.001     ; 0.964      ;
; 4.146 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.001     ; 0.964      ;
; 4.146 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.001     ; 0.964      ;
; 4.146 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.001     ; 0.964      ;
; 4.146 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.001     ; 0.964      ;
; 4.238 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.057      ;
; 4.238 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.057      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'vga_pll:u5|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                     ; To Node                                                                                                                                   ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 15.581 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.000      ; 0.733      ;
; 15.581 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.000      ; 0.733      ;
; 15.581 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.000      ; 0.733      ;
; 15.581 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.000      ; 0.733      ;
; 15.581 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.000      ; 0.733      ;
; 15.581 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.000      ; 0.733      ;
; 15.581 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.000      ; 0.733      ;
; 15.791 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; -0.002     ; 0.941      ;
; 15.791 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; -0.002     ; 0.941      ;
; 15.791 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; -0.002     ; 0.941      ;
; 15.791 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; -0.002     ; 0.941      ;
; 15.791 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; -0.002     ; 0.941      ;
; 15.791 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; -0.002     ; 0.941      ;
; 15.791 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; -0.002     ; 0.941      ;
; 15.791 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; -0.002     ; 0.941      ;
; 15.797 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; -0.006     ; 0.943      ;
; 15.797 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; -0.006     ; 0.943      ;
; 15.797 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; -0.006     ; 0.943      ;
; 15.797 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; -0.006     ; 0.943      ;
; 15.797 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; -0.006     ; 0.943      ;
; 15.797 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; -0.006     ; 0.943      ;
; 15.797 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; -0.006     ; 0.943      ;
; 15.797 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; -0.006     ; 0.943      ;
; 15.797 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; -0.006     ; 0.943      ;
; 15.797 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; -0.006     ; 0.943      ;
; 15.799 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; -0.007     ; 0.944      ;
; 15.799 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; -0.007     ; 0.944      ;
; 15.799 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; -0.007     ; 0.944      ;
; 15.799 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; -0.007     ; 0.944      ;
; 15.799 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; -0.007     ; 0.944      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'sdram_pll:u6|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg0 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg0 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg1 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg1 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg2 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg2 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg3 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg3 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg4 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg4 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg5 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg5 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg6 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg6 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg7 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg7 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg8 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg8 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg1  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg1  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg2  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg2  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg3  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg3  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg4  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg4  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg5  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg5  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg6  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg6  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg7  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg7  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg8  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg8  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_we_reg       ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_we_reg       ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg0 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg0 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg1 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg1 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg2 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg2 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg3 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg3 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg4 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg4 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg5 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg5 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg6 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg6 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg7 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg7 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg8 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg8 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg1  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg1  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg2  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg2  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg3  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg3  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg4  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg4  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg5  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg5  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg6  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg6  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg7  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg7  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg8  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg8  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_we_reg       ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_we_reg       ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'sdram_pll:u6|altpll:altpll_component|_clk1'                                                                                    ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                     ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+
; 3.333 ; 3.333        ; 0.000          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk1 ; Rise       ; oDRAM0_CLK                                 ;
; 3.333 ; 3.333        ; 0.000          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk1 ; Rise       ; oDRAM0_CLK                                 ;
; 3.333 ; 3.333        ; 0.000          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk1 ; Rise       ; oDRAM0_CLK|datain                          ;
; 3.333 ; 3.333        ; 0.000          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk1 ; Rise       ; oDRAM0_CLK|datain                          ;
; 3.333 ; 3.333        ; 0.000          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk1 ; Rise       ; u6|altpll_component|_clk1~clkctrl|inclk[0] ;
; 3.333 ; 3.333        ; 0.000          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk1 ; Rise       ; u6|altpll_component|_clk1~clkctrl|inclk[0] ;
; 3.333 ; 3.333        ; 0.000          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk1 ; Rise       ; u6|altpll_component|_clk1~clkctrl|outclk   ;
; 3.333 ; 3.333        ; 0.000          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk1 ; Rise       ; u6|altpll_component|_clk1~clkctrl|outclk   ;
; 3.889 ; 6.666        ; 2.777          ; Port Rate        ; sdram_pll:u6|altpll:altpll_component|_clk1 ; Rise       ; oDRAM0_CLK                                 ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+


+------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'oDRAM0_CLK'                                             ;
+-------+--------------+----------------+-----------+------------+------------+------------+
; Slack ; Actual Width ; Required Width ; Type      ; Clock      ; Clock Edge ; Target     ;
+-------+--------------+----------------+-----------+------------+------------+------------+
; 3.889 ; 6.666        ; 2.777          ; Port Rate ; oDRAM0_CLK ; Rise       ; oDRAM0_CLK ;
+-------+--------------+----------------+-----------+------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CCD_PIXCLK'                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg6  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_we_reg       ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ;
+-------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'iCLK_50'                                                                                  ;
+-------+--------------+----------------+------------------+---------+------------+------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                   ;
+-------+--------------+----------------+------------------+---------+------------+------------------------------------------+
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[0]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[0]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[10]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[10]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[11]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[11]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[12]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[12]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[13]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[13]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[14]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[14]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[15]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[15]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[16]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[16]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[17]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[17]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[18]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[18]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[19]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[19]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[1]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[1]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[20]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[20]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[21]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[21]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[22]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[22]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[23]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[23]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[24]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[24]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[2]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[2]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[3]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[3]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[4]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[4]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[5]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[5]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[6]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[6]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[7]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[7]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[8]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[8]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[9]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[9]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|iexposure_adj_delay[0] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|iexposure_adj_delay[0] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|iexposure_adj_delay[1] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|iexposure_adj_delay[1] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[10]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[10]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[12]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[12]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[13]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[13]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[14]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[14]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[15]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[15]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CTRL_CLK          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CTRL_CLK          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|senosr_exposure[0]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|senosr_exposure[0]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|senosr_exposure[10]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|senosr_exposure[10]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|senosr_exposure[11]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|senosr_exposure[11]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|senosr_exposure[12]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|senosr_exposure[12]    ;
+-------+--------------+----------------+------------------+---------+------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'iCLK_50_2'                                                                           ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50_2 ; Rise       ; iCLK_50_2|combout                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50_2 ; Rise       ; iCLK_50_2|combout                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50_2 ; Rise       ; u5|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50_2 ; Rise       ; u5|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50_2 ; Rise       ; u5|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50_2 ; Rise       ; u5|altpll_component|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; iCLK_50_2 ; Rise       ; iCLK_50_2                        ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'iCLK_50_3'                                                                           ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50_3 ; Rise       ; iCLK_50_3|combout                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50_3 ; Rise       ; iCLK_50_3|combout                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50_3 ; Rise       ; u6|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50_3 ; Rise       ; u6|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50_3 ; Rise       ; u6|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50_3 ; Rise       ; u6|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50_3 ; Rise       ; u6|altpll_component|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50_3 ; Rise       ; u6|altpll_component|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50_3 ; Rise       ; u6|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50_3 ; Rise       ; u6|altpll_component|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; iCLK_50_3 ; Rise       ; iCLK_50_3                        ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'vga_pll:u5|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]                           ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]                           ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11]                           ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11]                           ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12]                           ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12]                           ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13]                           ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13]                           ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14]                           ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14]                           ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                            ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                            ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                            ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                            ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                            ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                            ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                            ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                            ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                            ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                            ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                            ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                            ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                            ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                            ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                            ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                            ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg0  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg0  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg1  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg1  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg2  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg2  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg3  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg3  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg4  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg4  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg5  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg5  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg6  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg6  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg7  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg7  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg8  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg8  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg0  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg0  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg1  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg1  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg2  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg2  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg3  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg3  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg4  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg4  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg5  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg5  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg6  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg6  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg7  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg7  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg8  ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg8  ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12]                           ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12]                           ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13]                           ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13]                           ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14]                           ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14]                           ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                            ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                            ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                            ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                            ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                            ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                            ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                            ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                            ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                            ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                            ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                            ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                            ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                            ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                            ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                            ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                            ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg0 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg0 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg1 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg1 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg2 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg2 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg3 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg3 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg4 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg4 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg5 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg5 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg6 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg6 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg7 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg7 ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CCD_MCLK'                                                  ;
+--------+--------------+----------------+-----------+----------+------------+----------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock    ; Clock Edge ; Target         ;
+--------+--------------+----------------+-----------+----------+------------+----------------+
; 37.223 ; 40.000       ; 2.777          ; Port Rate ; CCD_MCLK ; Rise       ; GPIO_CLKOUT_N1 ;
+--------+--------------+----------------+-----------+----------+------------+----------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                           ;
+--------------+------------+--------+--------+------------+--------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+--------------+------------+--------+--------+------------+--------------------------------------------+
; GPIO_1[*]    ; CCD_PIXCLK ; -0.859 ; -0.859 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[0]   ; CCD_PIXCLK ; -0.923 ; -0.923 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[1]   ; CCD_PIXCLK ; -0.923 ; -0.923 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[2]   ; CCD_PIXCLK ; -0.933 ; -0.933 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[3]   ; CCD_PIXCLK ; -0.928 ; -0.928 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[4]   ; CCD_PIXCLK ; -0.933 ; -0.933 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[5]   ; CCD_PIXCLK ; -0.928 ; -0.928 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[6]   ; CCD_PIXCLK ; -0.871 ; -0.871 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[7]   ; CCD_PIXCLK ; -0.879 ; -0.879 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[8]   ; CCD_PIXCLK ; -0.871 ; -0.871 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[9]   ; CCD_PIXCLK ; -0.879 ; -0.879 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[10]  ; CCD_PIXCLK ; -0.859 ; -0.859 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[11]  ; CCD_PIXCLK ; -0.906 ; -0.906 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[17]  ; CCD_PIXCLK ; -0.916 ; -0.916 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[18]  ; CCD_PIXCLK ; -0.936 ; -0.936 ; Rise       ; CCD_PIXCLK                                 ;
; iKEY[*]      ; CCD_PIXCLK ; 1.565  ; 1.565  ; Rise       ; CCD_PIXCLK                                 ;
;  iKEY[2]     ; CCD_PIXCLK ; 1.565  ; 1.565  ; Rise       ; CCD_PIXCLK                                 ;
;  iKEY[3]     ; CCD_PIXCLK ; 1.449  ; 1.449  ; Rise       ; CCD_PIXCLK                                 ;
; iSW[*]       ; CCD_PIXCLK ; 4.828  ; 4.828  ; Rise       ; CCD_PIXCLK                                 ;
;  iSW[1]      ; CCD_PIXCLK ; 3.905  ; 3.905  ; Rise       ; CCD_PIXCLK                                 ;
;  iSW[2]      ; CCD_PIXCLK ; 4.828  ; 4.828  ; Rise       ; CCD_PIXCLK                                 ;
;  iSW[3]      ; CCD_PIXCLK ; 4.480  ; 4.480  ; Rise       ; CCD_PIXCLK                                 ;
; iKEY[*]      ; iCLK_50    ; 3.633  ; 3.633  ; Rise       ; iCLK_50                                    ;
;  iKEY[1]     ; iCLK_50    ; 3.633  ; 3.633  ; Rise       ; iCLK_50                                    ;
; iSW[*]       ; iCLK_50    ; 3.813  ; 3.813  ; Rise       ; iCLK_50                                    ;
;  iSW[0]      ; iCLK_50    ; 3.813  ; 3.813  ; Rise       ; iCLK_50                                    ;
; DRAM_DQ[*]   ; iCLK_50_3  ; 0.858  ; 0.858  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; iCLK_50_3  ; 0.816  ; 0.816  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; iCLK_50_3  ; 0.826  ; 0.826  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; iCLK_50_3  ; 0.826  ; 0.826  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; iCLK_50_3  ; 0.806  ; 0.806  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; iCLK_50_3  ; 0.798  ; 0.798  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; iCLK_50_3  ; 0.798  ; 0.798  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; iCLK_50_3  ; 0.755  ; 0.755  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; iCLK_50_3  ; 0.795  ; 0.795  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; iCLK_50_3  ; 0.795  ; 0.795  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; iCLK_50_3  ; 0.762  ; 0.762  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; iCLK_50_3  ; 0.779  ; 0.779  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; iCLK_50_3  ; 0.789  ; 0.789  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; iCLK_50_3  ; 0.789  ; 0.789  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[18] ; iCLK_50_3  ; 0.783  ; 0.783  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[19] ; iCLK_50_3  ; 0.800  ; 0.800  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[20] ; iCLK_50_3  ; 0.790  ; 0.790  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[21] ; iCLK_50_3  ; 0.800  ; 0.800  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[22] ; iCLK_50_3  ; 0.800  ; 0.800  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[23] ; iCLK_50_3  ; 0.797  ; 0.797  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[24] ; iCLK_50_3  ; 0.826  ; 0.826  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[25] ; iCLK_50_3  ; 0.826  ; 0.826  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[28] ; iCLK_50_3  ; 0.845  ; 0.845  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[29] ; iCLK_50_3  ; 0.838  ; 0.838  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[30] ; iCLK_50_3  ; 0.858  ; 0.858  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; iSW[*]       ; iCLK_50_2  ; 4.502  ; 4.502  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  iSW[0]      ; iCLK_50_2  ; 4.502  ; 4.502  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
+--------------+------------+--------+--------+------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                            ;
+--------------+------------+--------+--------+------------+--------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+--------------+------------+--------+--------+------------+--------------------------------------------+
; GPIO_1[*]    ; CCD_PIXCLK ; 1.022  ; 1.022  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[0]   ; CCD_PIXCLK ; 1.009  ; 1.009  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[1]   ; CCD_PIXCLK ; 1.009  ; 1.009  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[2]   ; CCD_PIXCLK ; 1.019  ; 1.019  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[3]   ; CCD_PIXCLK ; 1.014  ; 1.014  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[4]   ; CCD_PIXCLK ; 1.019  ; 1.019  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[5]   ; CCD_PIXCLK ; 1.014  ; 1.014  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[6]   ; CCD_PIXCLK ; 0.957  ; 0.957  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[7]   ; CCD_PIXCLK ; 0.965  ; 0.965  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[8]   ; CCD_PIXCLK ; 0.957  ; 0.957  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[9]   ; CCD_PIXCLK ; 0.965  ; 0.965  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[10]  ; CCD_PIXCLK ; 0.945  ; 0.945  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[11]  ; CCD_PIXCLK ; 0.992  ; 0.992  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[17]  ; CCD_PIXCLK ; 1.002  ; 1.002  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[18]  ; CCD_PIXCLK ; 1.022  ; 1.022  ; Rise       ; CCD_PIXCLK                                 ;
; iKEY[*]      ; CCD_PIXCLK ; -1.329 ; -1.329 ; Rise       ; CCD_PIXCLK                                 ;
;  iKEY[2]     ; CCD_PIXCLK ; -1.445 ; -1.445 ; Rise       ; CCD_PIXCLK                                 ;
;  iKEY[3]     ; CCD_PIXCLK ; -1.329 ; -1.329 ; Rise       ; CCD_PIXCLK                                 ;
; iSW[*]       ; CCD_PIXCLK ; -2.854 ; -2.854 ; Rise       ; CCD_PIXCLK                                 ;
;  iSW[1]      ; CCD_PIXCLK ; -2.854 ; -2.854 ; Rise       ; CCD_PIXCLK                                 ;
;  iSW[2]      ; CCD_PIXCLK ; -2.983 ; -2.983 ; Rise       ; CCD_PIXCLK                                 ;
;  iSW[3]      ; CCD_PIXCLK ; -3.425 ; -3.425 ; Rise       ; CCD_PIXCLK                                 ;
; iKEY[*]      ; iCLK_50    ; -2.594 ; -2.594 ; Rise       ; iCLK_50                                    ;
;  iKEY[1]     ; iCLK_50    ; -2.594 ; -2.594 ; Rise       ; iCLK_50                                    ;
; iSW[*]       ; iCLK_50    ; -2.751 ; -2.751 ; Rise       ; iCLK_50                                    ;
;  iSW[0]      ; iCLK_50    ; -2.751 ; -2.751 ; Rise       ; iCLK_50                                    ;
; DRAM_DQ[*]   ; iCLK_50_3  ; -0.669 ; -0.669 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; iCLK_50_3  ; -0.730 ; -0.730 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; iCLK_50_3  ; -0.740 ; -0.740 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; iCLK_50_3  ; -0.740 ; -0.740 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; iCLK_50_3  ; -0.720 ; -0.720 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; iCLK_50_3  ; -0.712 ; -0.712 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; iCLK_50_3  ; -0.712 ; -0.712 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; iCLK_50_3  ; -0.669 ; -0.669 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; iCLK_50_3  ; -0.709 ; -0.709 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; iCLK_50_3  ; -0.709 ; -0.709 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; iCLK_50_3  ; -0.676 ; -0.676 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; iCLK_50_3  ; -0.693 ; -0.693 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; iCLK_50_3  ; -0.703 ; -0.703 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; iCLK_50_3  ; -0.703 ; -0.703 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[18] ; iCLK_50_3  ; -0.697 ; -0.697 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[19] ; iCLK_50_3  ; -0.714 ; -0.714 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[20] ; iCLK_50_3  ; -0.704 ; -0.704 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[21] ; iCLK_50_3  ; -0.714 ; -0.714 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[22] ; iCLK_50_3  ; -0.714 ; -0.714 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[23] ; iCLK_50_3  ; -0.711 ; -0.711 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[24] ; iCLK_50_3  ; -0.740 ; -0.740 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[25] ; iCLK_50_3  ; -0.740 ; -0.740 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[28] ; iCLK_50_3  ; -0.759 ; -0.759 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[29] ; iCLK_50_3  ; -0.752 ; -0.752 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[30] ; iCLK_50_3  ; -0.772 ; -0.772 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; iSW[*]       ; iCLK_50_2  ; -4.248 ; -4.248 ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  iSW[0]      ; iCLK_50_2  ; -4.248 ; -4.248 ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
+--------------+------------+--------+--------+------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+----------------+------------+--------+--------+------------+--------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+----------------+------------+--------+--------+------------+--------------------------------------------+
; oHEX0_D[*]     ; CCD_PIXCLK ; 6.389  ; 6.389  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[0]    ; CCD_PIXCLK ; 6.389  ; 6.389  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[1]    ; CCD_PIXCLK ; 5.911  ; 5.911  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[2]    ; CCD_PIXCLK ; 5.974  ; 5.974  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[3]    ; CCD_PIXCLK ; 5.996  ; 5.996  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[4]    ; CCD_PIXCLK ; 6.225  ; 6.225  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[5]    ; CCD_PIXCLK ; 6.141  ; 6.141  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[6]    ; CCD_PIXCLK ; 6.198  ; 6.198  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX1_D[*]     ; CCD_PIXCLK ; 6.680  ; 6.680  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[0]    ; CCD_PIXCLK ; 6.519  ; 6.519  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[1]    ; CCD_PIXCLK ; 6.458  ; 6.458  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[2]    ; CCD_PIXCLK ; 6.549  ; 6.549  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[3]    ; CCD_PIXCLK ; 6.537  ; 6.537  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[4]    ; CCD_PIXCLK ; 6.631  ; 6.631  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[5]    ; CCD_PIXCLK ; 6.680  ; 6.680  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[6]    ; CCD_PIXCLK ; 6.617  ; 6.617  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX2_D[*]     ; CCD_PIXCLK ; 7.086  ; 7.086  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[0]    ; CCD_PIXCLK ; 5.424  ; 5.424  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[1]    ; CCD_PIXCLK ; 5.332  ; 5.332  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[2]    ; CCD_PIXCLK ; 5.335  ; 5.335  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[3]    ; CCD_PIXCLK ; 5.452  ; 5.452  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[4]    ; CCD_PIXCLK ; 6.388  ; 6.388  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[5]    ; CCD_PIXCLK ; 7.086  ; 7.086  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[6]    ; CCD_PIXCLK ; 6.597  ; 6.597  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX3_D[*]     ; CCD_PIXCLK ; 4.497  ; 4.497  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[0]    ; CCD_PIXCLK ; 4.359  ; 4.359  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[1]    ; CCD_PIXCLK ; 4.169  ; 4.169  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[2]    ; CCD_PIXCLK ; 4.362  ; 4.362  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[3]    ; CCD_PIXCLK ; 4.199  ; 4.199  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[4]    ; CCD_PIXCLK ; 4.497  ; 4.497  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[5]    ; CCD_PIXCLK ; 4.336  ; 4.336  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[6]    ; CCD_PIXCLK ; 4.335  ; 4.335  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX4_D[*]     ; CCD_PIXCLK ; 4.330  ; 4.330  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[0]    ; CCD_PIXCLK ; 4.171  ; 4.171  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[1]    ; CCD_PIXCLK ; 4.167  ; 4.167  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[2]    ; CCD_PIXCLK ; 4.158  ; 4.158  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[3]    ; CCD_PIXCLK ; 4.299  ; 4.299  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[4]    ; CCD_PIXCLK ; 4.295  ; 4.295  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[5]    ; CCD_PIXCLK ; 4.330  ; 4.330  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[6]    ; CCD_PIXCLK ; 4.319  ; 4.319  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX5_D[*]     ; CCD_PIXCLK ; 4.518  ; 4.518  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[0]    ; CCD_PIXCLK ; 4.317  ; 4.317  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[1]    ; CCD_PIXCLK ; 4.247  ; 4.247  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[2]    ; CCD_PIXCLK ; 4.249  ; 4.249  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[3]    ; CCD_PIXCLK ; 4.367  ; 4.367  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[4]    ; CCD_PIXCLK ; 4.318  ; 4.318  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[5]    ; CCD_PIXCLK ; 4.388  ; 4.388  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[6]    ; CCD_PIXCLK ; 4.518  ; 4.518  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX6_D[*]     ; CCD_PIXCLK ; 4.812  ; 4.812  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[0]    ; CCD_PIXCLK ; 4.741  ; 4.741  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[1]    ; CCD_PIXCLK ; 4.800  ; 4.800  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[2]    ; CCD_PIXCLK ; 4.798  ; 4.798  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[3]    ; CCD_PIXCLK ; 4.791  ; 4.791  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[4]    ; CCD_PIXCLK ; 4.810  ; 4.810  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[5]    ; CCD_PIXCLK ; 4.812  ; 4.812  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[6]    ; CCD_PIXCLK ; 4.684  ; 4.684  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX7_D[*]     ; CCD_PIXCLK ; 4.767  ; 4.767  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[0]    ; CCD_PIXCLK ; 4.465  ; 4.465  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[1]    ; CCD_PIXCLK ; 4.625  ; 4.625  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[2]    ; CCD_PIXCLK ; 4.630  ; 4.630  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[3]    ; CCD_PIXCLK ; 4.610  ; 4.610  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[4]    ; CCD_PIXCLK ; 4.484  ; 4.484  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[5]    ; CCD_PIXCLK ; 4.767  ; 4.767  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[6]    ; CCD_PIXCLK ; 4.618  ; 4.618  ; Rise       ; CCD_PIXCLK                                 ;
; oLEDG[*]       ; CCD_PIXCLK ; 5.576  ; 5.576  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[0]      ; CCD_PIXCLK ; 4.582  ; 4.582  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[1]      ; CCD_PIXCLK ; 4.943  ; 4.943  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[2]      ; CCD_PIXCLK ; 4.982  ; 4.982  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[3]      ; CCD_PIXCLK ; 4.958  ; 4.958  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[4]      ; CCD_PIXCLK ; 5.217  ; 5.217  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[5]      ; CCD_PIXCLK ; 4.940  ; 4.940  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[6]      ; CCD_PIXCLK ; 5.088  ; 5.088  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[7]      ; CCD_PIXCLK ; 5.576  ; 5.576  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[8]      ; CCD_PIXCLK ; 4.596  ; 4.596  ; Rise       ; CCD_PIXCLK                                 ;
; oLEDR[*]       ; CCD_PIXCLK ; 5.565  ; 5.565  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[0]      ; CCD_PIXCLK ; 4.605  ; 4.605  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[1]      ; CCD_PIXCLK ; 4.754  ; 4.754  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[2]      ; CCD_PIXCLK ; 5.171  ; 5.171  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[3]      ; CCD_PIXCLK ; 5.168  ; 5.168  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[4]      ; CCD_PIXCLK ; 5.210  ; 5.210  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[5]      ; CCD_PIXCLK ; 5.194  ; 5.194  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[6]      ; CCD_PIXCLK ; 5.565  ; 5.565  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[7]      ; CCD_PIXCLK ; 5.190  ; 5.190  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[8]      ; CCD_PIXCLK ; 4.962  ; 4.962  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[9]      ; CCD_PIXCLK ; 4.508  ; 4.508  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[10]     ; CCD_PIXCLK ; 4.524  ; 4.524  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[11]     ; CCD_PIXCLK ; 4.535  ; 4.535  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[12]     ; CCD_PIXCLK ; 4.795  ; 4.795  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[13]     ; CCD_PIXCLK ; 4.595  ; 4.595  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[14]     ; CCD_PIXCLK ; 4.941  ; 4.941  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[15]     ; CCD_PIXCLK ; 4.569  ; 4.569  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[16]     ; CCD_PIXCLK ; 5.156  ; 5.156  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[17]     ; CCD_PIXCLK ; 5.211  ; 5.211  ; Rise       ; CCD_PIXCLK                                 ;
; GPIO_0[*]      ; iCLK_50    ; 6.348  ; 6.348  ; Rise       ; iCLK_50                                    ;
;  GPIO_0[2]     ; iCLK_50    ; 6.348  ; 6.348  ; Rise       ; iCLK_50                                    ;
; GPIO_1[*]      ; iCLK_50    ; 6.525  ; 6.525  ; Rise       ; iCLK_50                                    ;
;  GPIO_1[14]    ; iCLK_50    ; 5.621  ; 5.621  ; Rise       ; iCLK_50                                    ;
;  GPIO_1[20]    ; iCLK_50    ; 6.525  ; 6.525  ; Rise       ; iCLK_50                                    ;
; GPIO_CLKOUT_N1 ; iCLK_50    ; 3.668  ; 3.668  ; Rise       ; iCLK_50                                    ;
; DRAM_DQ[*]     ; iCLK_50_3  ; 3.573  ; 3.573  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; iCLK_50_3  ; 3.245  ; 3.245  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; iCLK_50_3  ; 3.331  ; 3.331  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; iCLK_50_3  ; 3.487  ; 3.487  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; iCLK_50_3  ; 3.573  ; 3.573  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; iCLK_50_3  ; 3.471  ; 3.471  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; iCLK_50_3  ; 3.210  ; 3.210  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; iCLK_50_3  ; 3.285  ; 3.285  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; iCLK_50_3  ; 3.196  ; 3.196  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; iCLK_50_3  ; 3.251  ; 3.251  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; iCLK_50_3  ; 3.228  ; 3.228  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; iCLK_50_3  ; 3.226  ; 3.226  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; iCLK_50_3  ; 3.240  ; 3.240  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; iCLK_50_3  ; 3.196  ; 3.196  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; iCLK_50_3  ; 3.289  ; 3.289  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; iCLK_50_3  ; 3.206  ; 3.206  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; iCLK_50_3  ; 3.276  ; 3.276  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[16]   ; iCLK_50_3  ; 3.146  ; 3.146  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[17]   ; iCLK_50_3  ; 3.087  ; 3.087  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[18]   ; iCLK_50_3  ; 3.200  ; 3.200  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[19]   ; iCLK_50_3  ; 3.204  ; 3.204  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[20]   ; iCLK_50_3  ; 3.245  ; 3.245  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[21]   ; iCLK_50_3  ; 3.319  ; 3.319  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[22]   ; iCLK_50_3  ; 3.334  ; 3.334  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[23]   ; iCLK_50_3  ; 3.102  ; 3.102  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[24]   ; iCLK_50_3  ; 3.208  ; 3.208  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[25]   ; iCLK_50_3  ; 3.207  ; 3.207  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[26]   ; iCLK_50_3  ; 3.214  ; 3.214  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[27]   ; iCLK_50_3  ; 3.227  ; 3.227  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[28]   ; iCLK_50_3  ; 3.192  ; 3.192  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[29]   ; iCLK_50_3  ; 3.302  ; 3.302  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[30]   ; iCLK_50_3  ; 3.301  ; 3.301  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[31]   ; iCLK_50_3  ; 3.234  ; 3.234  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_A[*]    ; iCLK_50_3  ; 3.076  ; 3.076  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[0]   ; iCLK_50_3  ; 2.490  ; 2.490  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[1]   ; iCLK_50_3  ; 2.621  ; 2.621  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[2]   ; iCLK_50_3  ; 2.783  ; 2.783  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[3]   ; iCLK_50_3  ; 2.790  ; 2.790  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[4]   ; iCLK_50_3  ; 3.063  ; 3.063  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[5]   ; iCLK_50_3  ; 2.707  ; 2.707  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[6]   ; iCLK_50_3  ; 2.810  ; 2.810  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[7]   ; iCLK_50_3  ; 2.798  ; 2.798  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[8]   ; iCLK_50_3  ; 2.754  ; 2.754  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[9]   ; iCLK_50_3  ; 3.076  ; 3.076  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[10]  ; iCLK_50_3  ; 2.651  ; 2.651  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[11]  ; iCLK_50_3  ; 2.962  ; 2.962  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_BA[*]   ; iCLK_50_3  ; 2.794  ; 2.794  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_BA[0]  ; iCLK_50_3  ; 2.588  ; 2.588  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_BA[1]  ; iCLK_50_3  ; 2.794  ; 2.794  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_CAS_N   ; iCLK_50_3  ; 2.501  ; 2.501  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_CS_N    ; iCLK_50_3  ; 2.659  ; 2.659  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_LDQM0   ; iCLK_50_3  ; 2.570  ; 2.570  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_RAS_N   ; iCLK_50_3  ; 2.534  ; 2.534  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_UDQM1   ; iCLK_50_3  ; 3.295  ; 3.295  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_WE_N    ; iCLK_50_3  ; 2.504  ; 2.504  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_A[*]    ; iCLK_50_3  ; 2.565  ; 2.565  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[0]   ; iCLK_50_3  ; 2.197  ; 2.197  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[1]   ; iCLK_50_3  ; 2.223  ; 2.223  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[2]   ; iCLK_50_3  ; 2.275  ; 2.275  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[3]   ; iCLK_50_3  ; 2.259  ; 2.259  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[4]   ; iCLK_50_3  ; 2.248  ; 2.248  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[5]   ; iCLK_50_3  ; 2.393  ; 2.393  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[6]   ; iCLK_50_3  ; 2.387  ; 2.387  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[7]   ; iCLK_50_3  ; 2.283  ; 2.283  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[8]   ; iCLK_50_3  ; 2.565  ; 2.565  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[9]   ; iCLK_50_3  ; 2.539  ; 2.539  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[10]  ; iCLK_50_3  ; 2.388  ; 2.388  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[11]  ; iCLK_50_3  ; 2.448  ; 2.448  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_BA[*]   ; iCLK_50_3  ; 2.214  ; 2.214  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_BA[0]  ; iCLK_50_3  ; 2.214  ; 2.214  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_BA[1]  ; iCLK_50_3  ; 2.185  ; 2.185  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_CAS_N   ; iCLK_50_3  ; 2.650  ; 2.650  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_CS_N    ; iCLK_50_3  ; 2.545  ; 2.545  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_LDQM0   ; iCLK_50_3  ; 2.896  ; 2.896  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_RAS_N   ; iCLK_50_3  ; 2.671  ; 2.671  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_UDQM1   ; iCLK_50_3  ; 2.446  ; 2.446  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_WE_N    ; iCLK_50_3  ; 2.914  ; 2.914  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_CLK     ; iCLK_50_3  ; -0.164 ;        ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk1 ;
; oDRAM0_CLK     ; iCLK_50_3  ;        ; -0.164 ; Fall       ; sdram_pll:u6|altpll:altpll_component|_clk1 ;
; oDRAM1_CLK     ; iCLK_50_3  ; -0.156 ;        ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk2 ;
; oDRAM1_CLK     ; iCLK_50_3  ;        ; -0.156 ; Fall       ; sdram_pll:u6|altpll:altpll_component|_clk2 ;
; GPIO_0[*]      ; iCLK_50_2  ; 4.421  ; 4.421  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[3]     ; iCLK_50_2  ; 4.421  ; 4.421  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[4]     ; iCLK_50_2  ; 3.739  ; 3.739  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[5]     ; iCLK_50_2  ; 3.979  ; 3.979  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[6]     ; iCLK_50_2  ; 4.315  ; 4.315  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[7]     ; iCLK_50_2  ;        ; 1.357  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[8]     ; iCLK_50_2  ; 3.963  ; 3.963  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[9]     ; iCLK_50_2  ; 4.229  ; 4.229  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[10]    ; iCLK_50_2  ; 3.634  ; 3.634  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[11]    ; iCLK_50_2  ; 3.283  ; 3.283  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[12]    ; iCLK_50_2  ; 3.343  ; 3.343  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[13]    ; iCLK_50_2  ; 4.118  ; 4.118  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[14]    ; iCLK_50_2  ; 3.766  ; 3.766  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[15]    ; iCLK_50_2  ; 4.251  ; 4.251  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[16]    ; iCLK_50_2  ; 3.443  ; 3.443  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[17]    ; iCLK_50_2  ; 3.423  ; 3.423  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[18]    ; iCLK_50_2  ; 4.224  ; 4.224  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[19]    ; iCLK_50_2  ; 3.387  ; 3.387  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[20]    ; iCLK_50_2  ; 4.214  ; 4.214  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[21]    ; iCLK_50_2  ; 3.717  ; 3.717  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[22]    ; iCLK_50_2  ; 3.446  ; 3.446  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[23]    ; iCLK_50_2  ; 3.596  ; 3.596  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[24]    ; iCLK_50_2  ; 3.300  ; 3.300  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[25]    ; iCLK_50_2  ; 3.159  ; 3.159  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[26]    ; iCLK_50_2  ; 3.070  ; 3.070  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[27]    ; iCLK_50_2  ; 3.597  ; 3.597  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[28]    ; iCLK_50_2  ; 3.482  ; 3.482  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
; GPIO_CLKOUT_N0 ; iCLK_50_2  ; 4.052  ; 4.052  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
; GPIO_CLKOUT_P0 ; iCLK_50_2  ; 3.883  ; 3.883  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
; GPIO_0[*]      ; iCLK_50_2  ; 1.357  ;        ; Fall       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[7]     ; iCLK_50_2  ; 1.357  ;        ; Fall       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
+----------------+------------+--------+--------+------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+----------------+------------+--------+--------+------------+--------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+----------------+------------+--------+--------+------------+--------------------------------------------+
; oHEX0_D[*]     ; CCD_PIXCLK ; 5.365  ; 5.365  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[0]    ; CCD_PIXCLK ; 5.844  ; 5.844  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[1]    ; CCD_PIXCLK ; 5.365  ; 5.365  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[2]    ; CCD_PIXCLK ; 5.507  ; 5.507  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[3]    ; CCD_PIXCLK ; 5.451  ; 5.451  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[4]    ; CCD_PIXCLK ; 5.680  ; 5.680  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[5]    ; CCD_PIXCLK ; 5.668  ; 5.668  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[6]    ; CCD_PIXCLK ; 5.723  ; 5.723  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX1_D[*]     ; CCD_PIXCLK ; 5.700  ; 5.700  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[0]    ; CCD_PIXCLK ; 5.767  ; 5.767  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[1]    ; CCD_PIXCLK ; 5.700  ; 5.700  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[2]    ; CCD_PIXCLK ; 5.793  ; 5.793  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[3]    ; CCD_PIXCLK ; 5.778  ; 5.778  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[4]    ; CCD_PIXCLK ; 5.875  ; 5.875  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[5]    ; CCD_PIXCLK ; 5.924  ; 5.924  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[6]    ; CCD_PIXCLK ; 5.861  ; 5.861  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX2_D[*]     ; CCD_PIXCLK ; 5.120  ; 5.120  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[0]    ; CCD_PIXCLK ; 5.212  ; 5.212  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[1]    ; CCD_PIXCLK ; 5.120  ; 5.120  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[2]    ; CCD_PIXCLK ; 5.120  ; 5.120  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[3]    ; CCD_PIXCLK ; 5.239  ; 5.239  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[4]    ; CCD_PIXCLK ; 6.176  ; 6.176  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[5]    ; CCD_PIXCLK ; 6.874  ; 6.874  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[6]    ; CCD_PIXCLK ; 6.385  ; 6.385  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX3_D[*]     ; CCD_PIXCLK ; 3.961  ; 3.961  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[0]    ; CCD_PIXCLK ; 4.223  ; 4.223  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[1]    ; CCD_PIXCLK ; 3.961  ; 3.961  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[2]    ; CCD_PIXCLK ; 4.216  ; 4.216  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[3]    ; CCD_PIXCLK ; 4.060  ; 4.060  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[4]    ; CCD_PIXCLK ; 4.360  ; 4.360  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[5]    ; CCD_PIXCLK ; 4.199  ; 4.199  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[6]    ; CCD_PIXCLK ; 4.190  ; 4.190  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX4_D[*]     ; CCD_PIXCLK ; 3.975  ; 3.975  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[0]    ; CCD_PIXCLK ; 3.990  ; 3.990  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[1]    ; CCD_PIXCLK ; 3.986  ; 3.986  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[2]    ; CCD_PIXCLK ; 3.975  ; 3.975  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[3]    ; CCD_PIXCLK ; 4.118  ; 4.118  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[4]    ; CCD_PIXCLK ; 4.116  ; 4.116  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[5]    ; CCD_PIXCLK ; 4.148  ; 4.148  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[6]    ; CCD_PIXCLK ; 4.141  ; 4.141  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX5_D[*]     ; CCD_PIXCLK ; 4.112  ; 4.112  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[0]    ; CCD_PIXCLK ; 4.187  ; 4.187  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[1]    ; CCD_PIXCLK ; 4.127  ; 4.127  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[2]    ; CCD_PIXCLK ; 4.112  ; 4.112  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[3]    ; CCD_PIXCLK ; 4.243  ; 4.243  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[4]    ; CCD_PIXCLK ; 4.199  ; 4.199  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[5]    ; CCD_PIXCLK ; 4.259  ; 4.259  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[6]    ; CCD_PIXCLK ; 4.392  ; 4.392  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX6_D[*]     ; CCD_PIXCLK ; 4.484  ; 4.484  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[0]    ; CCD_PIXCLK ; 4.542  ; 4.542  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[1]    ; CCD_PIXCLK ; 4.600  ; 4.600  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[2]    ; CCD_PIXCLK ; 4.594  ; 4.594  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[3]    ; CCD_PIXCLK ; 4.591  ; 4.591  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[4]    ; CCD_PIXCLK ; 4.610  ; 4.610  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[5]    ; CCD_PIXCLK ; 4.617  ; 4.617  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[6]    ; CCD_PIXCLK ; 4.484  ; 4.484  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX7_D[*]     ; CCD_PIXCLK ; 4.282  ; 4.282  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[0]    ; CCD_PIXCLK ; 4.282  ; 4.282  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[1]    ; CCD_PIXCLK ; 4.433  ; 4.433  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[2]    ; CCD_PIXCLK ; 4.431  ; 4.431  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[3]    ; CCD_PIXCLK ; 4.427  ; 4.427  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[4]    ; CCD_PIXCLK ; 4.296  ; 4.296  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[5]    ; CCD_PIXCLK ; 4.579  ; 4.579  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[6]    ; CCD_PIXCLK ; 4.434  ; 4.434  ; Rise       ; CCD_PIXCLK                                 ;
; oLEDG[*]       ; CCD_PIXCLK ; 4.582  ; 4.582  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[0]      ; CCD_PIXCLK ; 4.582  ; 4.582  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[1]      ; CCD_PIXCLK ; 4.943  ; 4.943  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[2]      ; CCD_PIXCLK ; 4.982  ; 4.982  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[3]      ; CCD_PIXCLK ; 4.958  ; 4.958  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[4]      ; CCD_PIXCLK ; 5.217  ; 5.217  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[5]      ; CCD_PIXCLK ; 4.940  ; 4.940  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[6]      ; CCD_PIXCLK ; 5.088  ; 5.088  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[7]      ; CCD_PIXCLK ; 5.576  ; 5.576  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[8]      ; CCD_PIXCLK ; 4.596  ; 4.596  ; Rise       ; CCD_PIXCLK                                 ;
; oLEDR[*]       ; CCD_PIXCLK ; 4.508  ; 4.508  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[0]      ; CCD_PIXCLK ; 4.605  ; 4.605  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[1]      ; CCD_PIXCLK ; 4.754  ; 4.754  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[2]      ; CCD_PIXCLK ; 5.171  ; 5.171  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[3]      ; CCD_PIXCLK ; 5.168  ; 5.168  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[4]      ; CCD_PIXCLK ; 5.210  ; 5.210  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[5]      ; CCD_PIXCLK ; 5.194  ; 5.194  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[6]      ; CCD_PIXCLK ; 5.565  ; 5.565  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[7]      ; CCD_PIXCLK ; 5.190  ; 5.190  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[8]      ; CCD_PIXCLK ; 4.962  ; 4.962  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[9]      ; CCD_PIXCLK ; 4.508  ; 4.508  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[10]     ; CCD_PIXCLK ; 4.524  ; 4.524  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[11]     ; CCD_PIXCLK ; 4.535  ; 4.535  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[12]     ; CCD_PIXCLK ; 4.795  ; 4.795  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[13]     ; CCD_PIXCLK ; 4.595  ; 4.595  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[14]     ; CCD_PIXCLK ; 4.941  ; 4.941  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[15]     ; CCD_PIXCLK ; 4.569  ; 4.569  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[16]     ; CCD_PIXCLK ; 5.156  ; 5.156  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[17]     ; CCD_PIXCLK ; 5.211  ; 5.211  ; Rise       ; CCD_PIXCLK                                 ;
; GPIO_0[*]      ; iCLK_50    ; 6.348  ; 6.348  ; Rise       ; iCLK_50                                    ;
;  GPIO_0[2]     ; iCLK_50    ; 6.348  ; 6.348  ; Rise       ; iCLK_50                                    ;
; GPIO_1[*]      ; iCLK_50    ; 5.621  ; 5.621  ; Rise       ; iCLK_50                                    ;
;  GPIO_1[14]    ; iCLK_50    ; 5.621  ; 5.621  ; Rise       ; iCLK_50                                    ;
;  GPIO_1[20]    ; iCLK_50    ; 6.525  ; 6.525  ; Rise       ; iCLK_50                                    ;
; GPIO_CLKOUT_N1 ; iCLK_50    ; 3.668  ; 3.668  ; Rise       ; iCLK_50                                    ;
; DRAM_DQ[*]     ; iCLK_50_3  ; 1.240  ; 1.240  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; iCLK_50_3  ; 1.290  ; 1.290  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; iCLK_50_3  ; 1.290  ; 1.290  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; iCLK_50_3  ; 1.302  ; 1.302  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; iCLK_50_3  ; 1.312  ; 1.312  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; iCLK_50_3  ; 1.312  ; 1.312  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; iCLK_50_3  ; 1.312  ; 1.312  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; iCLK_50_3  ; 1.340  ; 1.340  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; iCLK_50_3  ; 1.340  ; 1.340  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; iCLK_50_3  ; 1.343  ; 1.343  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; iCLK_50_3  ; 1.363  ; 1.363  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; iCLK_50_3  ; 1.363  ; 1.363  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; iCLK_50_3  ; 1.356  ; 1.356  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; iCLK_50_3  ; 1.359  ; 1.359  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; iCLK_50_3  ; 1.369  ; 1.369  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; iCLK_50_3  ; 1.369  ; 1.369  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; iCLK_50_3  ; 1.369  ; 1.369  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[16]   ; iCLK_50_3  ; 1.316  ; 1.316  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[17]   ; iCLK_50_3  ; 1.316  ; 1.316  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[18]   ; iCLK_50_3  ; 1.295  ; 1.295  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[19]   ; iCLK_50_3  ; 1.298  ; 1.298  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[20]   ; iCLK_50_3  ; 1.288  ; 1.288  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[21]   ; iCLK_50_3  ; 1.298  ; 1.298  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[22]   ; iCLK_50_3  ; 1.298  ; 1.298  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[23]   ; iCLK_50_3  ; 1.281  ; 1.281  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[24]   ; iCLK_50_3  ; 1.292  ; 1.292  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[25]   ; iCLK_50_3  ; 1.292  ; 1.292  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[26]   ; iCLK_50_3  ; 1.282  ; 1.282  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[27]   ; iCLK_50_3  ; 1.273  ; 1.273  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[28]   ; iCLK_50_3  ; 1.273  ; 1.273  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[29]   ; iCLK_50_3  ; 1.240  ; 1.240  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[30]   ; iCLK_50_3  ; 1.260  ; 1.260  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[31]   ; iCLK_50_3  ; 1.260  ; 1.260  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_A[*]    ; iCLK_50_3  ; 2.490  ; 2.490  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[0]   ; iCLK_50_3  ; 2.490  ; 2.490  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[1]   ; iCLK_50_3  ; 2.621  ; 2.621  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[2]   ; iCLK_50_3  ; 2.783  ; 2.783  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[3]   ; iCLK_50_3  ; 2.790  ; 2.790  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[4]   ; iCLK_50_3  ; 3.063  ; 3.063  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[5]   ; iCLK_50_3  ; 2.707  ; 2.707  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[6]   ; iCLK_50_3  ; 2.810  ; 2.810  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[7]   ; iCLK_50_3  ; 2.798  ; 2.798  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[8]   ; iCLK_50_3  ; 2.754  ; 2.754  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[9]   ; iCLK_50_3  ; 3.076  ; 3.076  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[10]  ; iCLK_50_3  ; 2.651  ; 2.651  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[11]  ; iCLK_50_3  ; 2.962  ; 2.962  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_BA[*]   ; iCLK_50_3  ; 2.588  ; 2.588  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_BA[0]  ; iCLK_50_3  ; 2.588  ; 2.588  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_BA[1]  ; iCLK_50_3  ; 2.794  ; 2.794  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_CAS_N   ; iCLK_50_3  ; 2.501  ; 2.501  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_CS_N    ; iCLK_50_3  ; 2.659  ; 2.659  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_LDQM0   ; iCLK_50_3  ; 2.570  ; 2.570  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_RAS_N   ; iCLK_50_3  ; 2.534  ; 2.534  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_UDQM1   ; iCLK_50_3  ; 3.295  ; 3.295  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_WE_N    ; iCLK_50_3  ; 2.504  ; 2.504  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_A[*]    ; iCLK_50_3  ; 2.197  ; 2.197  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[0]   ; iCLK_50_3  ; 2.197  ; 2.197  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[1]   ; iCLK_50_3  ; 2.223  ; 2.223  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[2]   ; iCLK_50_3  ; 2.275  ; 2.275  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[3]   ; iCLK_50_3  ; 2.259  ; 2.259  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[4]   ; iCLK_50_3  ; 2.248  ; 2.248  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[5]   ; iCLK_50_3  ; 2.393  ; 2.393  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[6]   ; iCLK_50_3  ; 2.387  ; 2.387  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[7]   ; iCLK_50_3  ; 2.283  ; 2.283  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[8]   ; iCLK_50_3  ; 2.565  ; 2.565  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[9]   ; iCLK_50_3  ; 2.539  ; 2.539  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[10]  ; iCLK_50_3  ; 2.388  ; 2.388  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[11]  ; iCLK_50_3  ; 2.448  ; 2.448  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_BA[*]   ; iCLK_50_3  ; 2.185  ; 2.185  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_BA[0]  ; iCLK_50_3  ; 2.214  ; 2.214  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_BA[1]  ; iCLK_50_3  ; 2.185  ; 2.185  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_CAS_N   ; iCLK_50_3  ; 2.650  ; 2.650  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_CS_N    ; iCLK_50_3  ; 2.545  ; 2.545  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_LDQM0   ; iCLK_50_3  ; 2.896  ; 2.896  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_RAS_N   ; iCLK_50_3  ; 2.671  ; 2.671  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_UDQM1   ; iCLK_50_3  ; 2.446  ; 2.446  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_WE_N    ; iCLK_50_3  ; 2.914  ; 2.914  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_CLK     ; iCLK_50_3  ; -0.164 ;        ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk1 ;
; oDRAM0_CLK     ; iCLK_50_3  ;        ; -0.164 ; Fall       ; sdram_pll:u6|altpll:altpll_component|_clk1 ;
; oDRAM1_CLK     ; iCLK_50_3  ; -0.156 ;        ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk2 ;
; oDRAM1_CLK     ; iCLK_50_3  ;        ; -0.156 ; Fall       ; sdram_pll:u6|altpll:altpll_component|_clk2 ;
; GPIO_0[*]      ; iCLK_50_2  ; 3.070  ; 1.357  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[3]     ; iCLK_50_2  ; 4.421  ; 4.421  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[4]     ; iCLK_50_2  ; 3.739  ; 3.739  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[5]     ; iCLK_50_2  ; 3.979  ; 3.979  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[6]     ; iCLK_50_2  ; 4.315  ; 4.315  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[7]     ; iCLK_50_2  ;        ; 1.357  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[8]     ; iCLK_50_2  ; 3.963  ; 3.963  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[9]     ; iCLK_50_2  ; 4.229  ; 4.229  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[10]    ; iCLK_50_2  ; 3.634  ; 3.634  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[11]    ; iCLK_50_2  ; 3.283  ; 3.283  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[12]    ; iCLK_50_2  ; 3.343  ; 3.343  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[13]    ; iCLK_50_2  ; 4.118  ; 4.118  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[14]    ; iCLK_50_2  ; 3.766  ; 3.766  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[15]    ; iCLK_50_2  ; 4.251  ; 4.251  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[16]    ; iCLK_50_2  ; 3.443  ; 3.443  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[17]    ; iCLK_50_2  ; 3.423  ; 3.423  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[18]    ; iCLK_50_2  ; 4.224  ; 4.224  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[19]    ; iCLK_50_2  ; 3.387  ; 3.387  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[20]    ; iCLK_50_2  ; 4.214  ; 4.214  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[21]    ; iCLK_50_2  ; 3.717  ; 3.717  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[22]    ; iCLK_50_2  ; 3.446  ; 3.446  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[23]    ; iCLK_50_2  ; 3.596  ; 3.596  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[24]    ; iCLK_50_2  ; 3.300  ; 3.300  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[25]    ; iCLK_50_2  ; 3.159  ; 3.159  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[26]    ; iCLK_50_2  ; 3.070  ; 3.070  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[27]    ; iCLK_50_2  ; 3.597  ; 3.597  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[28]    ; iCLK_50_2  ; 3.482  ; 3.482  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
; GPIO_CLKOUT_N0 ; iCLK_50_2  ; 4.052  ; 4.052  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
; GPIO_CLKOUT_P0 ; iCLK_50_2  ; 3.883  ; 3.883  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
; GPIO_0[*]      ; iCLK_50_2  ; 1.357  ;        ; Fall       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[7]     ; iCLK_50_2  ; 1.357  ;        ; Fall       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
+----------------+------------+--------+--------+------------+--------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; iKEY[0]    ; GPIO_0[29]  ; 4.886 ;    ;    ; 4.886 ;
; iUART_RXD  ; oUART_TXD   ; 5.065 ;    ;    ; 5.065 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; iKEY[0]    ; GPIO_0[29]  ; 4.886 ;    ;    ; 4.886 ;
; iUART_RXD  ; oUART_TXD   ; 5.065 ;    ;    ; 5.065 ;
+------------+-------------+-------+----+----+-------+


+-----------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                       ;
+---------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                       ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                            ; -28.847  ; 0.160 ; -3.968   ; 1.673   ; 0.953               ;
;  CCD_MCLK                                   ; N/A      ; N/A   ; N/A      ; N/A     ; 37.223              ;
;  CCD_PIXCLK                                 ; -28.847  ; 0.215 ; -3.968   ; 1.673   ; 5.953               ;
;  N/C                                        ; -5.955   ; 1.240 ; N/A      ; N/A     ; N/A                 ;
;  iCLK_50                                    ; 12.169   ; 0.160 ; 12.423   ; 1.688   ; 9.000               ;
;  iCLK_50_2                                  ; N/A      ; N/A   ; N/A      ; N/A     ; 10.000              ;
;  iCLK_50_3                                  ; N/A      ; N/A   ; N/A      ; N/A     ; 10.000              ;
;  oDRAM0_CLK                                 ; N/A      ; N/A   ; N/A      ; N/A     ; 3.889               ;
;  sdram_pll:u6|altpll:altpll_component|_clk0 ; -0.330   ; 0.215 ; 1.378    ; 3.913   ; 0.953               ;
;  sdram_pll:u6|altpll:altpll_component|_clk1 ; N/A      ; N/A   ; N/A      ; N/A     ; 3.333               ;
;  vga_pll:u5|altpll:altpll_component|_clk0   ; -5.421   ; 0.215 ; 13.280   ; 15.581  ; 12.873              ;
; Design-wide TNS                             ; -837.463 ; 0.0   ; -930.074 ; 0.0     ; 0.0                 ;
;  CCD_MCLK                                   ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CCD_PIXCLK                                 ; -534.677 ; 0.000 ; -930.074 ; 0.000   ; 0.000               ;
;  N/C                                        ; -169.663 ; 0.000 ; N/A      ; N/A     ; N/A                 ;
;  iCLK_50                                    ; 0.000    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  iCLK_50_2                                  ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  iCLK_50_3                                  ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  oDRAM0_CLK                                 ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  sdram_pll:u6|altpll:altpll_component|_clk0 ; -6.562   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  sdram_pll:u6|altpll:altpll_component|_clk1 ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  vga_pll:u5|altpll:altpll_component|_clk0   ; -126.561 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+---------------------------------------------+----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                           ;
+--------------+------------+--------+--------+------------+--------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+--------------+------------+--------+--------+------------+--------------------------------------------+
; GPIO_1[*]    ; CCD_PIXCLK ; -0.859 ; -0.859 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[0]   ; CCD_PIXCLK ; -0.923 ; -0.923 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[1]   ; CCD_PIXCLK ; -0.923 ; -0.923 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[2]   ; CCD_PIXCLK ; -0.933 ; -0.933 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[3]   ; CCD_PIXCLK ; -0.928 ; -0.928 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[4]   ; CCD_PIXCLK ; -0.933 ; -0.933 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[5]   ; CCD_PIXCLK ; -0.928 ; -0.928 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[6]   ; CCD_PIXCLK ; -0.871 ; -0.871 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[7]   ; CCD_PIXCLK ; -0.879 ; -0.879 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[8]   ; CCD_PIXCLK ; -0.871 ; -0.871 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[9]   ; CCD_PIXCLK ; -0.879 ; -0.879 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[10]  ; CCD_PIXCLK ; -0.859 ; -0.859 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[11]  ; CCD_PIXCLK ; -0.906 ; -0.906 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[17]  ; CCD_PIXCLK ; -0.916 ; -0.916 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[18]  ; CCD_PIXCLK ; -0.936 ; -0.936 ; Rise       ; CCD_PIXCLK                                 ;
; iKEY[*]      ; CCD_PIXCLK ; 2.906  ; 2.906  ; Rise       ; CCD_PIXCLK                                 ;
;  iKEY[2]     ; CCD_PIXCLK ; 2.906  ; 2.906  ; Rise       ; CCD_PIXCLK                                 ;
;  iKEY[3]     ; CCD_PIXCLK ; 2.640  ; 2.640  ; Rise       ; CCD_PIXCLK                                 ;
; iSW[*]       ; CCD_PIXCLK ; 9.838  ; 9.838  ; Rise       ; CCD_PIXCLK                                 ;
;  iSW[1]      ; CCD_PIXCLK ; 7.756  ; 7.756  ; Rise       ; CCD_PIXCLK                                 ;
;  iSW[2]      ; CCD_PIXCLK ; 9.838  ; 9.838  ; Rise       ; CCD_PIXCLK                                 ;
;  iSW[3]      ; CCD_PIXCLK ; 9.110  ; 9.110  ; Rise       ; CCD_PIXCLK                                 ;
; iKEY[*]      ; iCLK_50    ; 6.844  ; 6.844  ; Rise       ; iCLK_50                                    ;
;  iKEY[1]     ; iCLK_50    ; 6.844  ; 6.844  ; Rise       ; iCLK_50                                    ;
; iSW[*]       ; iCLK_50    ; 7.305  ; 7.305  ; Rise       ; iCLK_50                                    ;
;  iSW[0]      ; iCLK_50    ; 7.305  ; 7.305  ; Rise       ; iCLK_50                                    ;
; DRAM_DQ[*]   ; iCLK_50_3  ; 1.330  ; 1.330  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; iCLK_50_3  ; 1.286  ; 1.286  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; iCLK_50_3  ; 1.296  ; 1.296  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; iCLK_50_3  ; 1.296  ; 1.296  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; iCLK_50_3  ; 1.276  ; 1.276  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; iCLK_50_3  ; 1.267  ; 1.267  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; iCLK_50_3  ; 1.267  ; 1.267  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; iCLK_50_3  ; 1.222  ; 1.222  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; iCLK_50_3  ; 1.262  ; 1.262  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; iCLK_50_3  ; 1.262  ; 1.262  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; iCLK_50_3  ; 1.229  ; 1.229  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; iCLK_50_3  ; 1.246  ; 1.246  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; iCLK_50_3  ; 1.256  ; 1.256  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; iCLK_50_3  ; 1.256  ; 1.256  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[18] ; iCLK_50_3  ; 1.254  ; 1.254  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[19] ; iCLK_50_3  ; 1.270  ; 1.270  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[20] ; iCLK_50_3  ; 1.260  ; 1.260  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[21] ; iCLK_50_3  ; 1.270  ; 1.270  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[22] ; iCLK_50_3  ; 1.270  ; 1.270  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[23] ; iCLK_50_3  ; 1.268  ; 1.268  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[24] ; iCLK_50_3  ; 1.296  ; 1.296  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[25] ; iCLK_50_3  ; 1.296  ; 1.296  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[28] ; iCLK_50_3  ; 1.317  ; 1.317  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[29] ; iCLK_50_3  ; 1.310  ; 1.310  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[30] ; iCLK_50_3  ; 1.330  ; 1.330  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; iSW[*]       ; iCLK_50_2  ; 7.928  ; 7.928  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  iSW[0]      ; iCLK_50_2  ; 7.928  ; 7.928  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
+--------------+------------+--------+--------+------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                            ;
+--------------+------------+--------+--------+------------+--------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+--------------+------------+--------+--------+------------+--------------------------------------------+
; GPIO_1[*]    ; CCD_PIXCLK ; 1.610  ; 1.610  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[0]   ; CCD_PIXCLK ; 1.599  ; 1.599  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[1]   ; CCD_PIXCLK ; 1.599  ; 1.599  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[2]   ; CCD_PIXCLK ; 1.609  ; 1.609  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[3]   ; CCD_PIXCLK ; 1.602  ; 1.602  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[4]   ; CCD_PIXCLK ; 1.609  ; 1.609  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[5]   ; CCD_PIXCLK ; 1.602  ; 1.602  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[6]   ; CCD_PIXCLK ; 1.544  ; 1.544  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[7]   ; CCD_PIXCLK ; 1.553  ; 1.553  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[8]   ; CCD_PIXCLK ; 1.544  ; 1.544  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[9]   ; CCD_PIXCLK ; 1.553  ; 1.553  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[10]  ; CCD_PIXCLK ; 1.533  ; 1.533  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[11]  ; CCD_PIXCLK ; 1.578  ; 1.578  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[17]  ; CCD_PIXCLK ; 1.590  ; 1.590  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[18]  ; CCD_PIXCLK ; 1.610  ; 1.610  ; Rise       ; CCD_PIXCLK                                 ;
; iKEY[*]      ; CCD_PIXCLK ; -1.329 ; -1.329 ; Rise       ; CCD_PIXCLK                                 ;
;  iKEY[2]     ; CCD_PIXCLK ; -1.445 ; -1.445 ; Rise       ; CCD_PIXCLK                                 ;
;  iKEY[3]     ; CCD_PIXCLK ; -1.329 ; -1.329 ; Rise       ; CCD_PIXCLK                                 ;
; iSW[*]       ; CCD_PIXCLK ; -2.854 ; -2.854 ; Rise       ; CCD_PIXCLK                                 ;
;  iSW[1]      ; CCD_PIXCLK ; -2.854 ; -2.854 ; Rise       ; CCD_PIXCLK                                 ;
;  iSW[2]      ; CCD_PIXCLK ; -2.983 ; -2.983 ; Rise       ; CCD_PIXCLK                                 ;
;  iSW[3]      ; CCD_PIXCLK ; -3.425 ; -3.425 ; Rise       ; CCD_PIXCLK                                 ;
; iKEY[*]      ; iCLK_50    ; -2.594 ; -2.594 ; Rise       ; iCLK_50                                    ;
;  iKEY[1]     ; iCLK_50    ; -2.594 ; -2.594 ; Rise       ; iCLK_50                                    ;
; iSW[*]       ; iCLK_50    ; -2.751 ; -2.751 ; Rise       ; iCLK_50                                    ;
;  iSW[0]      ; iCLK_50    ; -2.751 ; -2.751 ; Rise       ; iCLK_50                                    ;
; DRAM_DQ[*]   ; iCLK_50_3  ; -0.669 ; -0.669 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; iCLK_50_3  ; -0.730 ; -0.730 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; iCLK_50_3  ; -0.740 ; -0.740 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; iCLK_50_3  ; -0.740 ; -0.740 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; iCLK_50_3  ; -0.720 ; -0.720 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; iCLK_50_3  ; -0.712 ; -0.712 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; iCLK_50_3  ; -0.712 ; -0.712 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; iCLK_50_3  ; -0.669 ; -0.669 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; iCLK_50_3  ; -0.709 ; -0.709 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; iCLK_50_3  ; -0.709 ; -0.709 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; iCLK_50_3  ; -0.676 ; -0.676 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; iCLK_50_3  ; -0.693 ; -0.693 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; iCLK_50_3  ; -0.703 ; -0.703 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; iCLK_50_3  ; -0.703 ; -0.703 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[18] ; iCLK_50_3  ; -0.697 ; -0.697 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[19] ; iCLK_50_3  ; -0.714 ; -0.714 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[20] ; iCLK_50_3  ; -0.704 ; -0.704 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[21] ; iCLK_50_3  ; -0.714 ; -0.714 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[22] ; iCLK_50_3  ; -0.714 ; -0.714 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[23] ; iCLK_50_3  ; -0.711 ; -0.711 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[24] ; iCLK_50_3  ; -0.740 ; -0.740 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[25] ; iCLK_50_3  ; -0.740 ; -0.740 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[28] ; iCLK_50_3  ; -0.759 ; -0.759 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[29] ; iCLK_50_3  ; -0.752 ; -0.752 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[30] ; iCLK_50_3  ; -0.772 ; -0.772 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; iSW[*]       ; iCLK_50_2  ; -4.248 ; -4.248 ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  iSW[0]      ; iCLK_50_2  ; -4.248 ; -4.248 ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
+--------------+------------+--------+--------+------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+----------------+------------+--------+--------+------------+--------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+----------------+------------+--------+--------+------------+--------------------------------------------+
; oHEX0_D[*]     ; CCD_PIXCLK ; 11.915 ; 11.915 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[0]    ; CCD_PIXCLK ; 11.915 ; 11.915 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[1]    ; CCD_PIXCLK ; 10.797 ; 10.797 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[2]    ; CCD_PIXCLK ; 10.921 ; 10.921 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[3]    ; CCD_PIXCLK ; 11.046 ; 11.046 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[4]    ; CCD_PIXCLK ; 11.523 ; 11.523 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[5]    ; CCD_PIXCLK ; 11.389 ; 11.389 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[6]    ; CCD_PIXCLK ; 11.501 ; 11.501 ; Rise       ; CCD_PIXCLK                                 ;
; oHEX1_D[*]     ; CCD_PIXCLK ; 12.722 ; 12.722 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[0]    ; CCD_PIXCLK ; 12.437 ; 12.437 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[1]    ; CCD_PIXCLK ; 12.304 ; 12.304 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[2]    ; CCD_PIXCLK ; 12.485 ; 12.485 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[3]    ; CCD_PIXCLK ; 12.458 ; 12.458 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[4]    ; CCD_PIXCLK ; 12.691 ; 12.691 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[5]    ; CCD_PIXCLK ; 12.722 ; 12.722 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[6]    ; CCD_PIXCLK ; 12.671 ; 12.671 ; Rise       ; CCD_PIXCLK                                 ;
; oHEX2_D[*]     ; CCD_PIXCLK ; 13.755 ; 13.755 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[0]    ; CCD_PIXCLK ; 10.050 ; 10.050 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[1]    ; CCD_PIXCLK ; 9.833  ; 9.833  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[2]    ; CCD_PIXCLK ; 9.833  ; 9.833  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[3]    ; CCD_PIXCLK ; 10.077 ; 10.077 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[4]    ; CCD_PIXCLK ; 11.973 ; 11.973 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[5]    ; CCD_PIXCLK ; 13.755 ; 13.755 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[6]    ; CCD_PIXCLK ; 12.433 ; 12.433 ; Rise       ; CCD_PIXCLK                                 ;
; oHEX3_D[*]     ; CCD_PIXCLK ; 8.285  ; 8.285  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[0]    ; CCD_PIXCLK ; 7.988  ; 7.988  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[1]    ; CCD_PIXCLK ; 7.603  ; 7.603  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[2]    ; CCD_PIXCLK ; 8.002  ; 8.002  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[3]    ; CCD_PIXCLK ; 7.686  ; 7.686  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[4]    ; CCD_PIXCLK ; 8.285  ; 8.285  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[5]    ; CCD_PIXCLK ; 7.987  ; 7.987  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[6]    ; CCD_PIXCLK ; 7.985  ; 7.985  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX4_D[*]     ; CCD_PIXCLK ; 7.896  ; 7.896  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[0]    ; CCD_PIXCLK ; 7.576  ; 7.576  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[1]    ; CCD_PIXCLK ; 7.580  ; 7.580  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[2]    ; CCD_PIXCLK ; 7.540  ; 7.540  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[3]    ; CCD_PIXCLK ; 7.876  ; 7.876  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[4]    ; CCD_PIXCLK ; 7.869  ; 7.869  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[5]    ; CCD_PIXCLK ; 7.896  ; 7.896  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[6]    ; CCD_PIXCLK ; 7.895  ; 7.895  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX5_D[*]     ; CCD_PIXCLK ; 8.336  ; 8.336  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[0]    ; CCD_PIXCLK ; 7.876  ; 7.876  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[1]    ; CCD_PIXCLK ; 7.737  ; 7.737  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[2]    ; CCD_PIXCLK ; 7.733  ; 7.733  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[3]    ; CCD_PIXCLK ; 8.018  ; 8.018  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[4]    ; CCD_PIXCLK ; 7.876  ; 7.876  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[5]    ; CCD_PIXCLK ; 8.048  ; 8.048  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[6]    ; CCD_PIXCLK ; 8.336  ; 8.336  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX6_D[*]     ; CCD_PIXCLK ; 8.922  ; 8.922  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[0]    ; CCD_PIXCLK ; 8.789  ; 8.789  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[1]    ; CCD_PIXCLK ; 8.918  ; 8.918  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[2]    ; CCD_PIXCLK ; 8.883  ; 8.883  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[3]    ; CCD_PIXCLK ; 8.911  ; 8.911  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[4]    ; CCD_PIXCLK ; 8.922  ; 8.922  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[5]    ; CCD_PIXCLK ; 8.896  ; 8.896  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[6]    ; CCD_PIXCLK ; 8.638  ; 8.638  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX7_D[*]     ; CCD_PIXCLK ; 8.753  ; 8.753  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[0]    ; CCD_PIXCLK ; 8.114  ; 8.114  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[1]    ; CCD_PIXCLK ; 8.465  ; 8.465  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[2]    ; CCD_PIXCLK ; 8.461  ; 8.461  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[3]    ; CCD_PIXCLK ; 8.441  ; 8.441  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[4]    ; CCD_PIXCLK ; 8.128  ; 8.128  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[5]    ; CCD_PIXCLK ; 8.753  ; 8.753  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[6]    ; CCD_PIXCLK ; 8.447  ; 8.447  ; Rise       ; CCD_PIXCLK                                 ;
; oLEDG[*]       ; CCD_PIXCLK ; 10.403 ; 10.403 ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[0]      ; CCD_PIXCLK ; 8.384  ; 8.384  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[1]      ; CCD_PIXCLK ; 9.296  ; 9.296  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[2]      ; CCD_PIXCLK ; 9.075  ; 9.075  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[3]      ; CCD_PIXCLK ; 9.312  ; 9.312  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[4]      ; CCD_PIXCLK ; 9.565  ; 9.565  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[5]      ; CCD_PIXCLK ; 9.184  ; 9.184  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[6]      ; CCD_PIXCLK ; 9.237  ; 9.237  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[7]      ; CCD_PIXCLK ; 10.403 ; 10.403 ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[8]      ; CCD_PIXCLK ; 8.333  ; 8.333  ; Rise       ; CCD_PIXCLK                                 ;
; oLEDR[*]       ; CCD_PIXCLK ; 9.987  ; 9.987  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[0]      ; CCD_PIXCLK ; 8.066  ; 8.066  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[1]      ; CCD_PIXCLK ; 8.438  ; 8.438  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[2]      ; CCD_PIXCLK ; 9.444  ; 9.444  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[3]      ; CCD_PIXCLK ; 9.441  ; 9.441  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[4]      ; CCD_PIXCLK ; 9.358  ; 9.358  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[5]      ; CCD_PIXCLK ; 9.486  ; 9.486  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[6]      ; CCD_PIXCLK ; 9.987  ; 9.987  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[7]      ; CCD_PIXCLK ; 9.334  ; 9.334  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[8]      ; CCD_PIXCLK ; 8.806  ; 8.806  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[9]      ; CCD_PIXCLK ; 8.037  ; 8.037  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[10]     ; CCD_PIXCLK ; 8.063  ; 8.063  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[11]     ; CCD_PIXCLK ; 8.095  ; 8.095  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[12]     ; CCD_PIXCLK ; 8.691  ; 8.691  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[13]     ; CCD_PIXCLK ; 8.234  ; 8.234  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[14]     ; CCD_PIXCLK ; 8.981  ; 8.981  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[15]     ; CCD_PIXCLK ; 8.036  ; 8.036  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[16]     ; CCD_PIXCLK ; 9.329  ; 9.329  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[17]     ; CCD_PIXCLK ; 9.291  ; 9.291  ; Rise       ; CCD_PIXCLK                                 ;
; GPIO_0[*]      ; iCLK_50    ; 12.489 ; 12.489 ; Rise       ; iCLK_50                                    ;
;  GPIO_0[2]     ; iCLK_50    ; 12.489 ; 12.489 ; Rise       ; iCLK_50                                    ;
; GPIO_1[*]      ; iCLK_50    ; 13.109 ; 13.109 ; Rise       ; iCLK_50                                    ;
;  GPIO_1[14]    ; iCLK_50    ; 10.837 ; 10.837 ; Rise       ; iCLK_50                                    ;
;  GPIO_1[20]    ; iCLK_50    ; 13.109 ; 13.109 ; Rise       ; iCLK_50                                    ;
; GPIO_CLKOUT_N1 ; iCLK_50    ; 6.818  ; 6.818  ; Rise       ; iCLK_50                                    ;
; DRAM_DQ[*]     ; iCLK_50_3  ; 6.955  ; 6.955  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; iCLK_50_3  ; 6.271  ; 6.271  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; iCLK_50_3  ; 6.484  ; 6.484  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; iCLK_50_3  ; 6.754  ; 6.754  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; iCLK_50_3  ; 6.955  ; 6.955  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; iCLK_50_3  ; 6.757  ; 6.757  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; iCLK_50_3  ; 6.138  ; 6.138  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; iCLK_50_3  ; 6.307  ; 6.307  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; iCLK_50_3  ; 6.132  ; 6.132  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; iCLK_50_3  ; 6.181  ; 6.181  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; iCLK_50_3  ; 6.338  ; 6.338  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; iCLK_50_3  ; 6.287  ; 6.287  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; iCLK_50_3  ; 6.287  ; 6.287  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; iCLK_50_3  ; 6.151  ; 6.151  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; iCLK_50_3  ; 6.374  ; 6.374  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; iCLK_50_3  ; 6.229  ; 6.229  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; iCLK_50_3  ; 6.380  ; 6.380  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[16]   ; iCLK_50_3  ; 6.133  ; 6.133  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[17]   ; iCLK_50_3  ; 5.986  ; 5.986  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[18]   ; iCLK_50_3  ; 6.224  ; 6.224  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[19]   ; iCLK_50_3  ; 6.232  ; 6.232  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[20]   ; iCLK_50_3  ; 6.351  ; 6.351  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[21]   ; iCLK_50_3  ; 6.466  ; 6.466  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[22]   ; iCLK_50_3  ; 6.509  ; 6.509  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[23]   ; iCLK_50_3  ; 5.985  ; 5.985  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[24]   ; iCLK_50_3  ; 6.128  ; 6.128  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[25]   ; iCLK_50_3  ; 6.136  ; 6.136  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[26]   ; iCLK_50_3  ; 6.224  ; 6.224  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[27]   ; iCLK_50_3  ; 6.168  ; 6.168  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[28]   ; iCLK_50_3  ; 6.135  ; 6.135  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[29]   ; iCLK_50_3  ; 6.399  ; 6.399  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[30]   ; iCLK_50_3  ; 6.325  ; 6.325  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[31]   ; iCLK_50_3  ; 6.237  ; 6.237  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_A[*]    ; iCLK_50_3  ; 6.109  ; 6.109  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[0]   ; iCLK_50_3  ; 4.801  ; 4.801  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[1]   ; iCLK_50_3  ; 5.199  ; 5.199  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[2]   ; iCLK_50_3  ; 5.527  ; 5.527  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[3]   ; iCLK_50_3  ; 5.540  ; 5.540  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[4]   ; iCLK_50_3  ; 6.109  ; 6.109  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[5]   ; iCLK_50_3  ; 5.319  ; 5.319  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[6]   ; iCLK_50_3  ; 5.565  ; 5.565  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[7]   ; iCLK_50_3  ; 5.443  ; 5.443  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[8]   ; iCLK_50_3  ; 5.382  ; 5.382  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[9]   ; iCLK_50_3  ; 6.089  ; 6.089  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[10]  ; iCLK_50_3  ; 5.265  ; 5.265  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[11]  ; iCLK_50_3  ; 5.856  ; 5.856  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_BA[*]   ; iCLK_50_3  ; 5.430  ; 5.430  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_BA[0]  ; iCLK_50_3  ; 4.967  ; 4.967  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_BA[1]  ; iCLK_50_3  ; 5.430  ; 5.430  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_CAS_N   ; iCLK_50_3  ; 4.952  ; 4.952  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_CS_N    ; iCLK_50_3  ; 5.277  ; 5.277  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_LDQM0   ; iCLK_50_3  ; 5.122  ; 5.122  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_RAS_N   ; iCLK_50_3  ; 5.002  ; 5.002  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_UDQM1   ; iCLK_50_3  ; 6.459  ; 6.459  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_WE_N    ; iCLK_50_3  ; 4.958  ; 4.958  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_A[*]    ; iCLK_50_3  ; 4.978  ; 4.978  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[0]   ; iCLK_50_3  ; 4.227  ; 4.227  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[1]   ; iCLK_50_3  ; 4.300  ; 4.300  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[2]   ; iCLK_50_3  ; 4.364  ; 4.364  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[3]   ; iCLK_50_3  ; 4.345  ; 4.345  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[4]   ; iCLK_50_3  ; 4.331  ; 4.331  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[5]   ; iCLK_50_3  ; 4.636  ; 4.636  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[6]   ; iCLK_50_3  ; 4.625  ; 4.625  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[7]   ; iCLK_50_3  ; 4.369  ; 4.369  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[8]   ; iCLK_50_3  ; 4.978  ; 4.978  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[9]   ; iCLK_50_3  ; 4.941  ; 4.941  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[10]  ; iCLK_50_3  ; 4.617  ; 4.617  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[11]  ; iCLK_50_3  ; 4.700  ; 4.700  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_BA[*]   ; iCLK_50_3  ; 4.290  ; 4.290  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_BA[0]  ; iCLK_50_3  ; 4.290  ; 4.290  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_BA[1]  ; iCLK_50_3  ; 4.221  ; 4.221  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_CAS_N   ; iCLK_50_3  ; 5.174  ; 5.174  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_CS_N    ; iCLK_50_3  ; 4.846  ; 4.846  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_LDQM0   ; iCLK_50_3  ; 5.622  ; 5.622  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_RAS_N   ; iCLK_50_3  ; 5.196  ; 5.196  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_UDQM1   ; iCLK_50_3  ; 4.778  ; 4.778  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_WE_N    ; iCLK_50_3  ; 5.675  ; 5.675  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_CLK     ; iCLK_50_3  ; 1.169  ;        ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk1 ;
; oDRAM0_CLK     ; iCLK_50_3  ;        ; 1.169  ; Fall       ; sdram_pll:u6|altpll:altpll_component|_clk1 ;
; oDRAM1_CLK     ; iCLK_50_3  ; 1.176  ;        ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk2 ;
; oDRAM1_CLK     ; iCLK_50_3  ;        ; 1.176  ; Fall       ; sdram_pll:u6|altpll:altpll_component|_clk2 ;
; GPIO_0[*]      ; iCLK_50_2  ; 8.951  ; 8.951  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[3]     ; iCLK_50_2  ; 8.951  ; 8.951  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[4]     ; iCLK_50_2  ; 7.256  ; 7.256  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[5]     ; iCLK_50_2  ; 7.816  ; 7.816  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[6]     ; iCLK_50_2  ; 8.454  ; 8.454  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[7]     ; iCLK_50_2  ;        ; 2.630  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[8]     ; iCLK_50_2  ; 7.824  ; 7.824  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[9]     ; iCLK_50_2  ; 8.472  ; 8.472  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[10]    ; iCLK_50_2  ; 7.020  ; 7.020  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[11]    ; iCLK_50_2  ; 6.239  ; 6.239  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[12]    ; iCLK_50_2  ; 6.355  ; 6.355  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[13]    ; iCLK_50_2  ; 8.225  ; 8.225  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[14]    ; iCLK_50_2  ; 7.401  ; 7.401  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[15]    ; iCLK_50_2  ; 8.259  ; 8.259  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[16]    ; iCLK_50_2  ; 6.682  ; 6.682  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[17]    ; iCLK_50_2  ; 6.463  ; 6.463  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[18]    ; iCLK_50_2  ; 8.360  ; 8.360  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[19]    ; iCLK_50_2  ; 6.445  ; 6.445  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[20]    ; iCLK_50_2  ; 8.384  ; 8.384  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[21]    ; iCLK_50_2  ; 7.219  ; 7.219  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[22]    ; iCLK_50_2  ; 6.501  ; 6.501  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[23]    ; iCLK_50_2  ; 7.019  ; 7.019  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[24]    ; iCLK_50_2  ; 6.317  ; 6.317  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[25]    ; iCLK_50_2  ; 6.031  ; 6.031  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[26]    ; iCLK_50_2  ; 5.814  ; 5.814  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[27]    ; iCLK_50_2  ; 7.096  ; 7.096  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[28]    ; iCLK_50_2  ; 6.847  ; 6.847  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
; GPIO_CLKOUT_N0 ; iCLK_50_2  ; 7.924  ; 7.924  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
; GPIO_CLKOUT_P0 ; iCLK_50_2  ; 7.271  ; 7.271  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
; GPIO_0[*]      ; iCLK_50_2  ; 2.630  ;        ; Fall       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[7]     ; iCLK_50_2  ; 2.630  ;        ; Fall       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
+----------------+------------+--------+--------+------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+----------------+------------+--------+--------+------------+--------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+----------------+------------+--------+--------+------------+--------------------------------------------+
; oHEX0_D[*]     ; CCD_PIXCLK ; 5.365  ; 5.365  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[0]    ; CCD_PIXCLK ; 5.844  ; 5.844  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[1]    ; CCD_PIXCLK ; 5.365  ; 5.365  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[2]    ; CCD_PIXCLK ; 5.507  ; 5.507  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[3]    ; CCD_PIXCLK ; 5.451  ; 5.451  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[4]    ; CCD_PIXCLK ; 5.680  ; 5.680  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[5]    ; CCD_PIXCLK ; 5.668  ; 5.668  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[6]    ; CCD_PIXCLK ; 5.723  ; 5.723  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX1_D[*]     ; CCD_PIXCLK ; 5.700  ; 5.700  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[0]    ; CCD_PIXCLK ; 5.767  ; 5.767  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[1]    ; CCD_PIXCLK ; 5.700  ; 5.700  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[2]    ; CCD_PIXCLK ; 5.793  ; 5.793  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[3]    ; CCD_PIXCLK ; 5.778  ; 5.778  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[4]    ; CCD_PIXCLK ; 5.875  ; 5.875  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[5]    ; CCD_PIXCLK ; 5.924  ; 5.924  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[6]    ; CCD_PIXCLK ; 5.861  ; 5.861  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX2_D[*]     ; CCD_PIXCLK ; 5.120  ; 5.120  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[0]    ; CCD_PIXCLK ; 5.212  ; 5.212  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[1]    ; CCD_PIXCLK ; 5.120  ; 5.120  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[2]    ; CCD_PIXCLK ; 5.120  ; 5.120  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[3]    ; CCD_PIXCLK ; 5.239  ; 5.239  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[4]    ; CCD_PIXCLK ; 6.176  ; 6.176  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[5]    ; CCD_PIXCLK ; 6.874  ; 6.874  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[6]    ; CCD_PIXCLK ; 6.385  ; 6.385  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX3_D[*]     ; CCD_PIXCLK ; 3.961  ; 3.961  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[0]    ; CCD_PIXCLK ; 4.223  ; 4.223  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[1]    ; CCD_PIXCLK ; 3.961  ; 3.961  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[2]    ; CCD_PIXCLK ; 4.216  ; 4.216  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[3]    ; CCD_PIXCLK ; 4.060  ; 4.060  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[4]    ; CCD_PIXCLK ; 4.360  ; 4.360  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[5]    ; CCD_PIXCLK ; 4.199  ; 4.199  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[6]    ; CCD_PIXCLK ; 4.190  ; 4.190  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX4_D[*]     ; CCD_PIXCLK ; 3.975  ; 3.975  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[0]    ; CCD_PIXCLK ; 3.990  ; 3.990  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[1]    ; CCD_PIXCLK ; 3.986  ; 3.986  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[2]    ; CCD_PIXCLK ; 3.975  ; 3.975  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[3]    ; CCD_PIXCLK ; 4.118  ; 4.118  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[4]    ; CCD_PIXCLK ; 4.116  ; 4.116  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[5]    ; CCD_PIXCLK ; 4.148  ; 4.148  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[6]    ; CCD_PIXCLK ; 4.141  ; 4.141  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX5_D[*]     ; CCD_PIXCLK ; 4.112  ; 4.112  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[0]    ; CCD_PIXCLK ; 4.187  ; 4.187  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[1]    ; CCD_PIXCLK ; 4.127  ; 4.127  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[2]    ; CCD_PIXCLK ; 4.112  ; 4.112  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[3]    ; CCD_PIXCLK ; 4.243  ; 4.243  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[4]    ; CCD_PIXCLK ; 4.199  ; 4.199  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[5]    ; CCD_PIXCLK ; 4.259  ; 4.259  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[6]    ; CCD_PIXCLK ; 4.392  ; 4.392  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX6_D[*]     ; CCD_PIXCLK ; 4.484  ; 4.484  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[0]    ; CCD_PIXCLK ; 4.542  ; 4.542  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[1]    ; CCD_PIXCLK ; 4.600  ; 4.600  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[2]    ; CCD_PIXCLK ; 4.594  ; 4.594  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[3]    ; CCD_PIXCLK ; 4.591  ; 4.591  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[4]    ; CCD_PIXCLK ; 4.610  ; 4.610  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[5]    ; CCD_PIXCLK ; 4.617  ; 4.617  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[6]    ; CCD_PIXCLK ; 4.484  ; 4.484  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX7_D[*]     ; CCD_PIXCLK ; 4.282  ; 4.282  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[0]    ; CCD_PIXCLK ; 4.282  ; 4.282  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[1]    ; CCD_PIXCLK ; 4.433  ; 4.433  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[2]    ; CCD_PIXCLK ; 4.431  ; 4.431  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[3]    ; CCD_PIXCLK ; 4.427  ; 4.427  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[4]    ; CCD_PIXCLK ; 4.296  ; 4.296  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[5]    ; CCD_PIXCLK ; 4.579  ; 4.579  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[6]    ; CCD_PIXCLK ; 4.434  ; 4.434  ; Rise       ; CCD_PIXCLK                                 ;
; oLEDG[*]       ; CCD_PIXCLK ; 4.582  ; 4.582  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[0]      ; CCD_PIXCLK ; 4.582  ; 4.582  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[1]      ; CCD_PIXCLK ; 4.943  ; 4.943  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[2]      ; CCD_PIXCLK ; 4.982  ; 4.982  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[3]      ; CCD_PIXCLK ; 4.958  ; 4.958  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[4]      ; CCD_PIXCLK ; 5.217  ; 5.217  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[5]      ; CCD_PIXCLK ; 4.940  ; 4.940  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[6]      ; CCD_PIXCLK ; 5.088  ; 5.088  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[7]      ; CCD_PIXCLK ; 5.576  ; 5.576  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[8]      ; CCD_PIXCLK ; 4.596  ; 4.596  ; Rise       ; CCD_PIXCLK                                 ;
; oLEDR[*]       ; CCD_PIXCLK ; 4.508  ; 4.508  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[0]      ; CCD_PIXCLK ; 4.605  ; 4.605  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[1]      ; CCD_PIXCLK ; 4.754  ; 4.754  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[2]      ; CCD_PIXCLK ; 5.171  ; 5.171  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[3]      ; CCD_PIXCLK ; 5.168  ; 5.168  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[4]      ; CCD_PIXCLK ; 5.210  ; 5.210  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[5]      ; CCD_PIXCLK ; 5.194  ; 5.194  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[6]      ; CCD_PIXCLK ; 5.565  ; 5.565  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[7]      ; CCD_PIXCLK ; 5.190  ; 5.190  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[8]      ; CCD_PIXCLK ; 4.962  ; 4.962  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[9]      ; CCD_PIXCLK ; 4.508  ; 4.508  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[10]     ; CCD_PIXCLK ; 4.524  ; 4.524  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[11]     ; CCD_PIXCLK ; 4.535  ; 4.535  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[12]     ; CCD_PIXCLK ; 4.795  ; 4.795  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[13]     ; CCD_PIXCLK ; 4.595  ; 4.595  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[14]     ; CCD_PIXCLK ; 4.941  ; 4.941  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[15]     ; CCD_PIXCLK ; 4.569  ; 4.569  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[16]     ; CCD_PIXCLK ; 5.156  ; 5.156  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[17]     ; CCD_PIXCLK ; 5.211  ; 5.211  ; Rise       ; CCD_PIXCLK                                 ;
; GPIO_0[*]      ; iCLK_50    ; 6.348  ; 6.348  ; Rise       ; iCLK_50                                    ;
;  GPIO_0[2]     ; iCLK_50    ; 6.348  ; 6.348  ; Rise       ; iCLK_50                                    ;
; GPIO_1[*]      ; iCLK_50    ; 5.621  ; 5.621  ; Rise       ; iCLK_50                                    ;
;  GPIO_1[14]    ; iCLK_50    ; 5.621  ; 5.621  ; Rise       ; iCLK_50                                    ;
;  GPIO_1[20]    ; iCLK_50    ; 6.525  ; 6.525  ; Rise       ; iCLK_50                                    ;
; GPIO_CLKOUT_N1 ; iCLK_50    ; 3.668  ; 3.668  ; Rise       ; iCLK_50                                    ;
; DRAM_DQ[*]     ; iCLK_50_3  ; 1.240  ; 1.240  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; iCLK_50_3  ; 1.290  ; 1.290  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; iCLK_50_3  ; 1.290  ; 1.290  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; iCLK_50_3  ; 1.302  ; 1.302  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; iCLK_50_3  ; 1.312  ; 1.312  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; iCLK_50_3  ; 1.312  ; 1.312  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; iCLK_50_3  ; 1.312  ; 1.312  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; iCLK_50_3  ; 1.340  ; 1.340  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; iCLK_50_3  ; 1.340  ; 1.340  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; iCLK_50_3  ; 1.343  ; 1.343  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; iCLK_50_3  ; 1.363  ; 1.363  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; iCLK_50_3  ; 1.363  ; 1.363  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; iCLK_50_3  ; 1.356  ; 1.356  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; iCLK_50_3  ; 1.359  ; 1.359  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; iCLK_50_3  ; 1.369  ; 1.369  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; iCLK_50_3  ; 1.369  ; 1.369  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; iCLK_50_3  ; 1.369  ; 1.369  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[16]   ; iCLK_50_3  ; 1.316  ; 1.316  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[17]   ; iCLK_50_3  ; 1.316  ; 1.316  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[18]   ; iCLK_50_3  ; 1.295  ; 1.295  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[19]   ; iCLK_50_3  ; 1.298  ; 1.298  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[20]   ; iCLK_50_3  ; 1.288  ; 1.288  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[21]   ; iCLK_50_3  ; 1.298  ; 1.298  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[22]   ; iCLK_50_3  ; 1.298  ; 1.298  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[23]   ; iCLK_50_3  ; 1.281  ; 1.281  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[24]   ; iCLK_50_3  ; 1.292  ; 1.292  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[25]   ; iCLK_50_3  ; 1.292  ; 1.292  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[26]   ; iCLK_50_3  ; 1.282  ; 1.282  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[27]   ; iCLK_50_3  ; 1.273  ; 1.273  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[28]   ; iCLK_50_3  ; 1.273  ; 1.273  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[29]   ; iCLK_50_3  ; 1.240  ; 1.240  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[30]   ; iCLK_50_3  ; 1.260  ; 1.260  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[31]   ; iCLK_50_3  ; 1.260  ; 1.260  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_A[*]    ; iCLK_50_3  ; 2.490  ; 2.490  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[0]   ; iCLK_50_3  ; 2.490  ; 2.490  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[1]   ; iCLK_50_3  ; 2.621  ; 2.621  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[2]   ; iCLK_50_3  ; 2.783  ; 2.783  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[3]   ; iCLK_50_3  ; 2.790  ; 2.790  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[4]   ; iCLK_50_3  ; 3.063  ; 3.063  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[5]   ; iCLK_50_3  ; 2.707  ; 2.707  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[6]   ; iCLK_50_3  ; 2.810  ; 2.810  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[7]   ; iCLK_50_3  ; 2.798  ; 2.798  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[8]   ; iCLK_50_3  ; 2.754  ; 2.754  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[9]   ; iCLK_50_3  ; 3.076  ; 3.076  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[10]  ; iCLK_50_3  ; 2.651  ; 2.651  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[11]  ; iCLK_50_3  ; 2.962  ; 2.962  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_BA[*]   ; iCLK_50_3  ; 2.588  ; 2.588  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_BA[0]  ; iCLK_50_3  ; 2.588  ; 2.588  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_BA[1]  ; iCLK_50_3  ; 2.794  ; 2.794  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_CAS_N   ; iCLK_50_3  ; 2.501  ; 2.501  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_CS_N    ; iCLK_50_3  ; 2.659  ; 2.659  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_LDQM0   ; iCLK_50_3  ; 2.570  ; 2.570  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_RAS_N   ; iCLK_50_3  ; 2.534  ; 2.534  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_UDQM1   ; iCLK_50_3  ; 3.295  ; 3.295  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_WE_N    ; iCLK_50_3  ; 2.504  ; 2.504  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_A[*]    ; iCLK_50_3  ; 2.197  ; 2.197  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[0]   ; iCLK_50_3  ; 2.197  ; 2.197  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[1]   ; iCLK_50_3  ; 2.223  ; 2.223  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[2]   ; iCLK_50_3  ; 2.275  ; 2.275  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[3]   ; iCLK_50_3  ; 2.259  ; 2.259  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[4]   ; iCLK_50_3  ; 2.248  ; 2.248  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[5]   ; iCLK_50_3  ; 2.393  ; 2.393  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[6]   ; iCLK_50_3  ; 2.387  ; 2.387  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[7]   ; iCLK_50_3  ; 2.283  ; 2.283  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[8]   ; iCLK_50_3  ; 2.565  ; 2.565  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[9]   ; iCLK_50_3  ; 2.539  ; 2.539  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[10]  ; iCLK_50_3  ; 2.388  ; 2.388  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[11]  ; iCLK_50_3  ; 2.448  ; 2.448  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_BA[*]   ; iCLK_50_3  ; 2.185  ; 2.185  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_BA[0]  ; iCLK_50_3  ; 2.214  ; 2.214  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_BA[1]  ; iCLK_50_3  ; 2.185  ; 2.185  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_CAS_N   ; iCLK_50_3  ; 2.650  ; 2.650  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_CS_N    ; iCLK_50_3  ; 2.545  ; 2.545  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_LDQM0   ; iCLK_50_3  ; 2.896  ; 2.896  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_RAS_N   ; iCLK_50_3  ; 2.671  ; 2.671  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_UDQM1   ; iCLK_50_3  ; 2.446  ; 2.446  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_WE_N    ; iCLK_50_3  ; 2.914  ; 2.914  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_CLK     ; iCLK_50_3  ; -0.164 ;        ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk1 ;
; oDRAM0_CLK     ; iCLK_50_3  ;        ; -0.164 ; Fall       ; sdram_pll:u6|altpll:altpll_component|_clk1 ;
; oDRAM1_CLK     ; iCLK_50_3  ; -0.156 ;        ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk2 ;
; oDRAM1_CLK     ; iCLK_50_3  ;        ; -0.156 ; Fall       ; sdram_pll:u6|altpll:altpll_component|_clk2 ;
; GPIO_0[*]      ; iCLK_50_2  ; 3.070  ; 1.357  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[3]     ; iCLK_50_2  ; 4.421  ; 4.421  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[4]     ; iCLK_50_2  ; 3.739  ; 3.739  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[5]     ; iCLK_50_2  ; 3.979  ; 3.979  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[6]     ; iCLK_50_2  ; 4.315  ; 4.315  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[7]     ; iCLK_50_2  ;        ; 1.357  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[8]     ; iCLK_50_2  ; 3.963  ; 3.963  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[9]     ; iCLK_50_2  ; 4.229  ; 4.229  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[10]    ; iCLK_50_2  ; 3.634  ; 3.634  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[11]    ; iCLK_50_2  ; 3.283  ; 3.283  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[12]    ; iCLK_50_2  ; 3.343  ; 3.343  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[13]    ; iCLK_50_2  ; 4.118  ; 4.118  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[14]    ; iCLK_50_2  ; 3.766  ; 3.766  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[15]    ; iCLK_50_2  ; 4.251  ; 4.251  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[16]    ; iCLK_50_2  ; 3.443  ; 3.443  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[17]    ; iCLK_50_2  ; 3.423  ; 3.423  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[18]    ; iCLK_50_2  ; 4.224  ; 4.224  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[19]    ; iCLK_50_2  ; 3.387  ; 3.387  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[20]    ; iCLK_50_2  ; 4.214  ; 4.214  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[21]    ; iCLK_50_2  ; 3.717  ; 3.717  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[22]    ; iCLK_50_2  ; 3.446  ; 3.446  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[23]    ; iCLK_50_2  ; 3.596  ; 3.596  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[24]    ; iCLK_50_2  ; 3.300  ; 3.300  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[25]    ; iCLK_50_2  ; 3.159  ; 3.159  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[26]    ; iCLK_50_2  ; 3.070  ; 3.070  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[27]    ; iCLK_50_2  ; 3.597  ; 3.597  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[28]    ; iCLK_50_2  ; 3.482  ; 3.482  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
; GPIO_CLKOUT_N0 ; iCLK_50_2  ; 4.052  ; 4.052  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
; GPIO_CLKOUT_P0 ; iCLK_50_2  ; 3.883  ; 3.883  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
; GPIO_0[*]      ; iCLK_50_2  ; 1.357  ;        ; Fall       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[7]     ; iCLK_50_2  ; 1.357  ;        ; Fall       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
+----------------+------------+--------+--------+------------+--------------------------------------------+


+----------------------------------------------------+
; Progagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; iKEY[0]    ; GPIO_0[29]  ; 8.567 ;    ;    ; 8.567 ;
; iUART_RXD  ; oUART_TXD   ; 8.893 ;    ;    ; 8.893 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; iKEY[0]    ; GPIO_0[29]  ; 4.886 ;    ;    ; 4.886 ;
; iUART_RXD  ; oUART_TXD   ; 5.065 ;    ;    ; 5.065 ;
+------------+-------------+-------+----+----+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                         ;
+--------------------------------------------+--------------------------------------------+--------------+----------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+--------------+----------+----------+----------+
; CCD_PIXCLK                                 ; CCD_PIXCLK                                 ; > 2147483647 ; 0        ; 0        ; 0        ;
; sdram_pll:u6|altpll:altpll_component|_clk0 ; CCD_PIXCLK                                 ; 20           ; 0        ; 0        ; 0        ;
; iCLK_50                                    ; iCLK_50                                    ; 3072         ; 0        ; 0        ; 0        ;
; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C                                        ; 128          ; 0        ; 0        ; 0        ;
; CCD_PIXCLK                                 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 20           ; 0        ; 0        ; 0        ;
; iCLK_50                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; false path   ; 0        ; 0        ; 0        ;
; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 13843        ; 0        ; 0        ; 0        ;
; vga_pll:u5|altpll:altpll_component|_clk0   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; false path   ; 0        ; 0        ; 0        ;
; CCD_PIXCLK                                 ; vga_pll:u5|altpll:altpll_component|_clk0   ; 192          ; 0        ; 0        ; 0        ;
; sdram_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0   ; false path   ; 0        ; 0        ; 0        ;
; vga_pll:u5|altpll:altpll_component|_clk0   ; vga_pll:u5|altpll:altpll_component|_clk0   ; 8510         ; 0        ; 0        ; 0        ;
+--------------------------------------------+--------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                          ;
+--------------------------------------------+--------------------------------------------+--------------+----------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+--------------+----------+----------+----------+
; CCD_PIXCLK                                 ; CCD_PIXCLK                                 ; > 2147483647 ; 0        ; 0        ; 0        ;
; sdram_pll:u6|altpll:altpll_component|_clk0 ; CCD_PIXCLK                                 ; 20           ; 0        ; 0        ; 0        ;
; iCLK_50                                    ; iCLK_50                                    ; 3072         ; 0        ; 0        ; 0        ;
; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C                                        ; 128          ; 0        ; 0        ; 0        ;
; CCD_PIXCLK                                 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 20           ; 0        ; 0        ; 0        ;
; iCLK_50                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; false path   ; 0        ; 0        ; 0        ;
; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 13843        ; 0        ; 0        ; 0        ;
; vga_pll:u5|altpll:altpll_component|_clk0   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; false path   ; 0        ; 0        ; 0        ;
; CCD_PIXCLK                                 ; vga_pll:u5|altpll:altpll_component|_clk0   ; 192          ; 0        ; 0        ; 0        ;
; sdram_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0   ; false path   ; 0        ; 0        ; 0        ;
; vga_pll:u5|altpll:altpll_component|_clk0   ; vga_pll:u5|altpll:altpll_component|_clk0   ; 8510         ; 0        ; 0        ; 0        ;
+--------------------------------------------+--------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                      ;
+--------------------------------------------+--------------------------------------------+------------+----------+------------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+--------------------------------------------+--------------------------------------------+------------+----------+------------+----------+
; iCLK_50                                    ; CCD_PIXCLK                                 ; 277        ; 0        ; 0          ; 0        ;
; iCLK_50                                    ; iCLK_50                                    ; 538        ; 0        ; 0          ; 0        ;
; iCLK_50                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; false path ; 0        ; false path ; 0        ;
; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0          ; 60       ; 0          ; 0        ;
; iCLK_50                                    ; vga_pll:u5|altpll:altpll_component|_clk0   ; false path ; 0        ; false path ; 0        ;
; vga_pll:u5|altpll:altpll_component|_clk0   ; vga_pll:u5|altpll:altpll_component|_clk0   ; 0          ; 30       ; 0          ; 0        ;
+--------------------------------------------+--------------------------------------------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                       ;
+--------------------------------------------+--------------------------------------------+------------+----------+------------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+--------------------------------------------+--------------------------------------------+------------+----------+------------+----------+
; iCLK_50                                    ; CCD_PIXCLK                                 ; 277        ; 0        ; 0          ; 0        ;
; iCLK_50                                    ; iCLK_50                                    ; 538        ; 0        ; 0          ; 0        ;
; iCLK_50                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; false path ; 0        ; false path ; 0        ;
; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0          ; 60       ; 0          ; 0        ;
; iCLK_50                                    ; vga_pll:u5|altpll:altpll_component|_clk0   ; false path ; 0        ; false path ; 0        ;
; vga_pll:u5|altpll:altpll_component|_clk0   ; vga_pll:u5|altpll:altpll_component|_clk0   ; 0          ; 30       ; 0          ; 0        ;
+--------------------------------------------+--------------------------------------------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 3     ; 3    ;
; Unconstrained Input Ports       ; 11    ; 49   ;
; Unconstrained Input Port Paths  ; 190   ; 228  ;
; Unconstrained Output Ports      ; 162   ; 162  ;
; Unconstrained Output Port Paths ; 343   ; 343  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Thu May 26 19:18:43 2016
Info: Command: quartus_sta DE2_70 -c DE2_70
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_m2o1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a* 
Info (332104): Reading SDC File: 'DE2_70.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u6|altpll_component|pll|inclk[0]} -multiply_by 3 -duty_cycle 50.00 -name {sdram_pll:u6|altpll:altpll_component|_clk0} {u6|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {u6|altpll_component|pll|inclk[0]} -multiply_by 3 -phase -90.00 -duty_cycle 50.00 -name {sdram_pll:u6|altpll:altpll_component|_clk1} {u6|altpll_component|pll|clk[1]}
    Info (332110): create_generated_clock -source {u6|altpll_component|pll|inclk[0]} -multiply_by 3 -phase -90.00 -duty_cycle 50.00 -name {sdram_pll:u6|altpll:altpll_component|_clk2} {u6|altpll_component|pll|clk[2]}
    Info (332110): create_generated_clock -source {u5|altpll_component|pll|inclk[0]} -divide_by 3 -multiply_by 2 -duty_cycle 50.00 -name {vga_pll:u5|altpll:altpll_component|_clk0} {u5|altpll_component|pll|clk[0]}
Warning (332174): Ignored filter at DE2_70.sdc(100): CCD_Capture:u2|mCCD_DATA could not be matched with a port
Warning (332049): Ignored set_output_delay at DE2_70.sdc(100): Argument <targets> is an empty collection
    Info (332050): set_output_delay 0.0 -clock "N/C" [get_ports {CCD_Capture:u2|mCCD_DATA}]
Warning (332049): Ignored set_max_delay at DE2_70.sdc(101): Argument <to> is an empty collection
    Info (332050): set_max_delay 1 -from [get_keepers *] -to [get_ports {CCD_Capture:u2|mCCD_DATA}]
Warning (332174): Ignored filter at DE2_70.sdc(103): CCD_Capture:u3|Pre_FVAL could not be matched with a port
Warning (332049): Ignored set_output_delay at DE2_70.sdc(103): Argument <targets> is an empty collection
    Info (332050): set_output_delay 0.0 -clock "N/C" [get_ports {CCD_Capture:u3|Pre_FVAL}]
Warning (332049): Ignored set_max_delay at DE2_70.sdc(104): Argument <to> is an empty collection
    Info (332050): set_max_delay 1 -from [get_keepers *] -to [get_ports {CCD_Capture:u3|Pre_FVAL}]
Warning (332174): Ignored filter at DE2_70.sdc(106): CCD_Capture:u3|mCCD_LVAL could not be matched with a port
Warning (332049): Ignored set_output_delay at DE2_70.sdc(106): Argument <targets> is an empty collection
    Info (332050): set_output_delay 0.0 -clock "N/C" [get_ports {CCD_Capture:u3|mCCD_LVAL}]
Warning (332049): Ignored set_max_delay at DE2_70.sdc(107): Argument <to> is an empty collection
    Info (332050): set_max_delay 1 -from [get_keepers *] -to [get_ports {CCD_Capture:u3|mCCD_LVAL}]
Warning (332174): Ignored filter at DE2_70.sdc(112): Sdram_Control_4Port:u6|mDATAOUT could not be matched with a port
Warning (332049): Ignored set_output_delay at DE2_70.sdc(112): Argument <targets> is an empty collection
    Info (332050): set_output_delay 0.0 -clock "N/C" [get_ports {Sdram_Control_4Port:u6|mDATAOUT}]
Warning (332049): Ignored set_max_delay at DE2_70.sdc(113): Argument <to> is an empty collection
    Info (332050): set_max_delay 1 -from [get_keepers *] -to [get_ports {Sdram_Control_4Port:u6|mDATAOUT}]
Warning (332174): Ignored filter at DE2_70.sdc(115): Sdram_Control_4Port:u11|mDATAOUT could not be matched with a port
Warning (332049): Ignored set_output_delay at DE2_70.sdc(115): Argument <targets> is an empty collection
    Info (332050): set_output_delay 0.0 -clock "N/C" [get_ports {Sdram_Control_4Port:u11|mDATAOUT}]
Warning (332049): Ignored set_max_delay at DE2_70.sdc(116): Argument <to> is an empty collection
    Info (332050): set_max_delay 1 -from [get_keepers *] -to [get_ports {Sdram_Control_4Port:u11|mDATAOUT}]
Warning (332174): Ignored filter at DE2_70.sdc(126): GPIO_CLKOUT_N1 could not be matched with a clock
Warning (332174): Ignored filter at DE2_70.sdc(126): GPIO_CLKIN_N1 could not be matched with a clock
Warning (332060): Node: Reset_Delay:u1|oRST_1 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: I2C_CCD_Config:u9|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -28.847
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -28.847      -534.677 CCD_PIXCLK 
    Info (332119):    -5.955      -169.663 N/C 
    Info (332119):    -5.421      -126.561 vga_pll:u5|altpll:altpll_component|_clk0 
    Info (332119):    -0.330        -6.562 sdram_pll:u6|altpll:altpll_component|_clk0 
    Info (332119):    12.169         0.000 iCLK_50 
Info (332146): Worst-case hold slack is 0.160
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.160         0.000 iCLK_50 
    Info (332119):     0.391         0.000 CCD_PIXCLK 
    Info (332119):     0.391         0.000 sdram_pll:u6|altpll:altpll_component|_clk0 
    Info (332119):     0.391         0.000 vga_pll:u5|altpll:altpll_component|_clk0 
    Info (332119):     2.476         0.000 N/C 
Info (332146): Worst-case recovery slack is -3.968
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.968      -930.074 CCD_PIXCLK 
    Info (332119):     1.378         0.000 sdram_pll:u6|altpll:altpll_component|_clk0 
    Info (332119):    12.423         0.000 iCLK_50 
    Info (332119):    13.280         0.000 vga_pll:u5|altpll:altpll_component|_clk0 
Info (332146): Worst-case removal slack is 2.721
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.721         0.000 CCD_PIXCLK 
    Info (332119):     2.748         0.000 iCLK_50 
    Info (332119):     4.363         0.000 sdram_pll:u6|altpll:altpll_component|_clk0 
    Info (332119):    16.031         0.000 vga_pll:u5|altpll:altpll_component|_clk0 
Info (332146): Worst-case minimum pulse width slack is 0.953
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.953         0.000 sdram_pll:u6|altpll:altpll_component|_clk0 
    Info (332119):     3.333         0.000 sdram_pll:u6|altpll:altpll_component|_clk1 
    Info (332119):     3.889         0.000 oDRAM0_CLK 
    Info (332119):     5.953         0.000 CCD_PIXCLK 
    Info (332119):     9.000         0.000 iCLK_50 
    Info (332119):    10.000         0.000 iCLK_50_2 
    Info (332119):    10.000         0.000 iCLK_50_3 
    Info (332119):    12.873         0.000 vga_pll:u5|altpll:altpll_component|_clk0 
    Info (332119):    37.223         0.000 CCD_MCLK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -28.847
    Info (332115): -to_clock [get_clocks {CCD_PIXCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -28.847 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : RAW2RGB:u3|rRed[7]
    Info (332115): To Node      : Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0
    Info (332115): Launch Clock : CCD_PIXCLK
    Info (332115): Latch Clock  : CCD_PIXCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.877      2.877  R        clock network delay
    Info (332115):      3.127      0.250     uTco  RAW2RGB:u3|rRed[7]
    Info (332115):      3.127      0.000 RR  CELL  u3|rRed[7]|regout
    Info (332115):      3.640      0.513 RR    IC  wine1|Mult0|mult_core|romout[1][3]|dataa
    Info (332115):      4.078      0.438 RR  CELL  wine1|Mult0|mult_core|romout[1][3]|combout
    Info (332115):      4.791      0.713 RR    IC  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6|dataa
    Info (332115):      5.205      0.414 RF  CELL  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6|cout
    Info (332115):      5.205      0.000 FF    IC  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8|cin
    Info (332115):      5.276      0.071 FR  CELL  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8|cout
    Info (332115):      5.276      0.000 RR    IC  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10|cin
    Info (332115):      5.347      0.071 RF  CELL  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10|cout
    Info (332115):      5.347      0.000 FF    IC  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12|cin
    Info (332115):      5.418      0.071 FR  CELL  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12|cout
    Info (332115):      5.418      0.000 RR    IC  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14|cin
    Info (332115):      5.577      0.159 RF  CELL  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14|cout
    Info (332115):      5.577      0.000 FF    IC  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16|cin
    Info (332115):      5.648      0.071 FR  CELL  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16|cout
    Info (332115):      5.648      0.000 RR    IC  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18|cin
    Info (332115):      5.719      0.071 RF  CELL  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18|cout
    Info (332115):      5.719      0.000 FF    IC  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20|cin
    Info (332115):      5.790      0.071 FR  CELL  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20|cout
    Info (332115):      5.790      0.000 RR    IC  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22|cin
    Info (332115):      6.200      0.410 RR  CELL  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22|combout
    Info (332115):      6.876      0.676 RR    IC  wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14|datab
    Info (332115):      7.361      0.485 RF  CELL  wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14|cout
    Info (332115):      7.361      0.000 FF    IC  wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16|cin
    Info (332115):      7.432      0.071 FR  CELL  wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16|cout
    Info (332115):      7.432      0.000 RR    IC  wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18|cin
    Info (332115):      7.503      0.071 RF  CELL  wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18|cout
    Info (332115):      7.503      0.000 FF    IC  wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20|cin
    Info (332115):      7.574      0.071 FR  CELL  wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20|cout
    Info (332115):      7.574      0.000 RR    IC  wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22|cin
    Info (332115):      7.645      0.071 RF  CELL  wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22|cout
    Info (332115):      7.645      0.000 FF    IC  wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24|cin
    Info (332115):      8.055      0.410 FF  CELL  wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24|combout
    Info (332115):      9.121      1.066 FF    IC  wine1|Add0~38|dataa
    Info (332115):      9.625      0.504 FR  CELL  wine1|Add0~38|cout
    Info (332115):      9.625      0.000 RR    IC  wine1|Add0~40|cin
    Info (332115):      9.696      0.071 RF  CELL  wine1|Add0~40|cout
    Info (332115):      9.696      0.000 FF    IC  wine1|Add0~42|cin
    Info (332115):      9.767      0.071 FR  CELL  wine1|Add0~42|cout
    Info (332115):      9.767      0.000 RR    IC  wine1|Add0~44|cin
    Info (332115):      9.838      0.071 RF  CELL  wine1|Add0~44|cout
    Info (332115):      9.838      0.000 FF    IC  wine1|Add0~46|cin
    Info (332115):     10.248      0.410 FF  CELL  wine1|Add0~46|combout
    Info (332115):     10.980      0.732 FF    IC  wine1|Add1~44|datab
    Info (332115):     11.373      0.393 FF  CELL  wine1|Add1~44|cout
    Info (332115):     11.373      0.000 FF    IC  wine1|Add1~46|cin
    Info (332115):     11.783      0.410 FF  CELL  wine1|Add1~46|combout
    Info (332115):     12.481      0.698 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~18|datab
    Info (332115):     12.874      0.393 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~18|cout
    Info (332115):     12.874      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~21|cin
    Info (332115):     12.945      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~21|cout
    Info (332115):     12.945      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~22|cin
    Info (332115):     13.355      0.410 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~22|combout
    Info (332115):     14.047      0.692 RR    IC  wine1|Div0|auto_generated|divider|divider|StageOut[217]~344|datad
    Info (332115):     14.197      0.150 RR  CELL  wine1|Div0|auto_generated|divider|divider|StageOut[217]~344|combout
    Info (332115):     15.138      0.941 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~8|datab
    Info (332115):     15.531      0.393 RR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~8|cout
    Info (332115):     15.531      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~10|cin
    Info (332115):     15.602      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~10|cout
    Info (332115):     15.602      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~12|cin
    Info (332115):     15.761      0.159 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~12|cout
    Info (332115):     15.761      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~14|cin
    Info (332115):     15.832      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~14|cout
    Info (332115):     15.832      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~16|cin
    Info (332115):     15.903      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~16|cout
    Info (332115):     15.903      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~18|cin
    Info (332115):     15.974      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~18|cout
    Info (332115):     15.974      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~21|cin
    Info (332115):     16.045      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~21|cout
    Info (332115):     16.045      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~22|cin
    Info (332115):     16.455      0.410 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~22|combout
    Info (332115):     17.188      0.733 FF    IC  wine1|Div0|auto_generated|divider|divider|StageOut[228]~366|datad
    Info (332115):     17.338      0.150 FR  CELL  wine1|Div0|auto_generated|divider|divider|StageOut[228]~366|combout
    Info (332115):     17.745      0.407 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~0|dataa
    Info (332115):     18.159      0.414 RR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~0|cout
    Info (332115):     18.159      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~2|cin
    Info (332115):     18.230      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~2|cout
    Info (332115):     18.230      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~4|cin
    Info (332115):     18.301      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~4|cout
    Info (332115):     18.301      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~6|cin
    Info (332115):     18.372      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~6|cout
    Info (332115):     18.372      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~8|cin
    Info (332115):     18.443      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~8|cout
    Info (332115):     18.443      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~10|cin
    Info (332115):     18.602      0.159 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~10|cout
    Info (332115):     18.602      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~12|cin
    Info (332115):     18.673      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~12|cout
    Info (332115):     18.673      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~14|cin
    Info (332115):     18.744      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~14|cout
    Info (332115):     18.744      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~16|cin
    Info (332115):     18.815      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~16|cout
    Info (332115):     18.815      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~18|cin
    Info (332115):     18.886      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~18|cout
    Info (332115):     18.886      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~21|cin
    Info (332115):     18.957      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~21|cout
    Info (332115):     18.957      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~22|cin
    Info (332115):     19.367      0.410 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~22|combout
    Info (332115):     20.392      1.025 FF    IC  wine1|Div0|auto_generated|divider|divider|StageOut[243]~580|datad
    Info (332115):     20.542      0.150 FR  CELL  wine1|Div0|auto_generated|divider|divider|StageOut[243]~580|combout
    Info (332115):     21.007      0.465 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~0|dataa
    Info (332115):     21.421      0.414 RR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~0|cout
    Info (332115):     21.421      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~2|cin
    Info (332115):     21.492      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~2|cout
    Info (332115):     21.492      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~4|cin
    Info (332115):     21.563      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~4|cout
    Info (332115):     21.563      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~6|cin
    Info (332115):     21.634      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~6|cout
    Info (332115):     21.634      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~8|cin
    Info (332115):     21.705      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~8|cout
    Info (332115):     21.705      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~10|cin
    Info (332115):     21.864      0.159 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~10|cout
    Info (332115):     21.864      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~12|cin
    Info (332115):     21.935      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~12|cout
    Info (332115):     21.935      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~14|cin
    Info (332115):     22.006      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~14|cout
    Info (332115):     22.006      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~16|cin
    Info (332115):     22.077      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~16|cout
    Info (332115):     22.077      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~18|cin
    Info (332115):     22.148      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~18|cout
    Info (332115):     22.148      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~21|cin
    Info (332115):     22.219      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~21|cout
    Info (332115):     22.219      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~22|cin
    Info (332115):     22.629      0.410 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~22|combout
    Info (332115):     23.662      1.033 FF    IC  wine1|Div0|auto_generated|divider|divider|StageOut[258]~500|datac
    Info (332115):     23.933      0.271 FF  CELL  wine1|Div0|auto_generated|divider|divider|StageOut[258]~500|combout
    Info (332115):     24.844      0.911 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~0|dataa
    Info (332115):     25.258      0.414 FF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~0|cout
    Info (332115):     25.258      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~2|cin
    Info (332115):     25.329      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~2|cout
    Info (332115):     25.329      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~4|cin
    Info (332115):     25.400      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~4|cout
    Info (332115):     25.400      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~6|cin
    Info (332115):     25.471      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~6|cout
    Info (332115):     25.471      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~8|cin
    Info (332115):     25.630      0.159 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~8|cout
    Info (332115):     25.630      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~10|cin
    Info (332115):     25.701      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~10|cout
    Info (332115):     25.701      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~12|cin
    Info (332115):     25.772      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~12|cout
    Info (332115):     25.772      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~14|cin
    Info (332115):     25.843      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~14|cout
    Info (332115):     25.843      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~16|cin
    Info (332115):     25.914      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~16|cout
    Info (332115):     25.914      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~18|cin
    Info (332115):     25.985      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~18|cout
    Info (332115):     25.985      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~21|cin
    Info (332115):     26.056      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~21|cout
    Info (332115):     26.056      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~22|cin
    Info (332115):     26.466      0.410 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~22|combout
    Info (332115):     27.486      1.020 RR    IC  wine1|Div0|auto_generated|divider|divider|StageOut[273]~511|datad
    Info (332115):     27.636      0.150 RR  CELL  wine1|Div0|auto_generated|divider|divider|StageOut[273]~511|combout
    Info (332115):     28.374      0.738 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~0|dataa
    Info (332115):     28.788      0.414 RR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~0|cout
    Info (332115):     28.788      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~2|cin
    Info (332115):     28.859      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~2|cout
    Info (332115):     28.859      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~4|cin
    Info (332115):     28.930      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~4|cout
    Info (332115):     28.930      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~6|cin
    Info (332115):     29.001      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~6|cout
    Info (332115):     29.001      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~8|cin
    Info (332115):     29.072      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~8|cout
    Info (332115):     29.072      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~10|cin
    Info (332115):     29.143      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~10|cout
    Info (332115):     29.143      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~12|cin
    Info (332115):     29.214      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~12|cout
    Info (332115):     29.214      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~14|cin
    Info (332115):     29.373      0.159 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~14|cout
    Info (332115):     29.373      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~16|cin
    Info (332115):     29.444      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~16|cout
    Info (332115):     29.444      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~18|cin
    Info (332115):     29.515      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~18|cout
    Info (332115):     29.515      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~21|cin
    Info (332115):     29.586      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~21|cout
    Info (332115):     29.586      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~22|cin
    Info (332115):     29.996      0.410 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~22|combout
    Info (332115):     31.010      1.014 FF    IC  wine1|Div0|auto_generated|divider|divider|StageOut[288]~522|datad
    Info (332115):     31.160      0.150 FF  CELL  wine1|Div0|auto_generated|divider|divider|StageOut[288]~522|combout
    Info (332115):     31.957      0.797 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~0|datab
    Info (332115):     32.350      0.393 FF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~0|cout
    Info (332115):     32.350      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~2|cin
    Info (332115):     32.421      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~2|cout
    Info (332115):     32.421      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~4|cin
    Info (332115):     32.492      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~4|cout
    Info (332115):     32.492      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[7]~6|cin
    Info (332115):     32.651      0.159 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[7]~6|cout
    Info (332115):     32.651      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~8|cin
    Info (332115):     32.722      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~8|cout
    Info (332115):     32.722      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[9]~10|cin
    Info (332115):     32.793      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[9]~10|cout
    Info (332115):     32.793      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[10]~12|cin
    Info (332115):     32.864      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[10]~12|cout
    Info (332115):     32.864      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[11]~14|cin
    Info (332115):     32.935      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[11]~14|cout
    Info (332115):     32.935      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[12]~16|cin
    Info (332115):     33.006      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[12]~16|cout
    Info (332115):     33.006      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[13]~18|cin
    Info (332115):     33.077      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[13]~18|cout
    Info (332115):     33.077      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[14]~21|cin
    Info (332115):     33.148      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[14]~21|cout
    Info (332115):     33.148      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[15]~22|cin
    Info (332115):     33.558      0.410 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[15]~22|combout
    Info (332115):     34.409      0.851 RR    IC  wine1|Div0|auto_generated|divider|divider|StageOut[303]~533|datac
    Info (332115):     34.680      0.271 RR  CELL  wine1|Div0|auto_generated|divider|divider|StageOut[303]~533|combout
    Info (332115):     35.441      0.761 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~0|dataa
    Info (332115):     35.855      0.414 RR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~0|cout
    Info (332115):     35.855      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~2|cin
    Info (332115):     35.926      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~2|cout
    Info (332115):     35.926      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~4|cin
    Info (332115):     35.997      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~4|cout
    Info (332115):     35.997      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[7]~6|cin
    Info (332115):     36.156      0.159 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[7]~6|cout
    Info (332115):     36.156      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~8|cin
    Info (332115):     36.227      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~8|cout
    Info (332115):     36.227      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[9]~10|cin
    Info (332115):     36.298      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[9]~10|cout
    Info (332115):     36.298      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[10]~12|cin
    Info (332115):     36.369      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[10]~12|cout
    Info (332115):     36.369      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[11]~14|cin
    Info (332115):     36.440      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[11]~14|cout
    Info (332115):     36.440      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[12]~16|cin
    Info (332115):     36.511      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[12]~16|cout
    Info (332115):     36.511      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[13]~18|cin
    Info (332115):     36.582      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[13]~18|cout
    Info (332115):     36.582      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[14]~21|cin
    Info (332115):     36.653      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[14]~21|cout
    Info (332115):     36.653      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[15]~22|cin
    Info (332115):     37.063      0.410 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[15]~22|combout
    Info (332115):     37.864      0.801 FF    IC  wine1|Div0|auto_generated|divider|divider|StageOut[320]~543|datad
    Info (332115):     38.014      0.150 FF  CELL  wine1|Div0|auto_generated|divider|divider|StageOut[320]~543|combout
    Info (332115):     38.719      0.705 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~4|datab
    Info (332115):     39.112      0.393 FF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~4|cout
    Info (332115):     39.112      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[7]~6|cin
    Info (332115):     39.183      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[7]~6|cout
    Info (332115):     39.183      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~8|cin
    Info (332115):     39.254      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~8|cout
    Info (332115):     39.254      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[9]~10|cin
    Info (332115):     39.325      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[9]~10|cout
    Info (332115):     39.325      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[10]~12|cin
    Info (332115):     39.396      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[10]~12|cout
    Info (332115):     39.396      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[11]~14|cin
    Info (332115):     39.555      0.159 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[11]~14|cout
    Info (332115):     39.555      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[12]~16|cin
    Info (332115):     39.626      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[12]~16|cout
    Info (332115):     39.626      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[13]~18|cin
    Info (332115):     39.697      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[13]~18|cout
    Info (332115):     39.697      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[14]~21|cin
    Info (332115):     39.768      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[14]~21|cout
    Info (332115):     39.768      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[15]~22|cin
    Info (332115):     40.178      0.410 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[15]~22|combout
    Info (332115):     40.972      0.794 RR    IC  wine1|Div0|auto_generated|divider|divider|StageOut[333]~556|datad
    Info (332115):     41.122      0.150 RF  CELL  wine1|Div0|auto_generated|divider|divider|StageOut[333]~556|combout
    Info (332115):     41.894      0.772 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~0|dataa
    Info (332115):     42.308      0.414 FF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~0|cout
    Info (332115):     42.308      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~2|cin
    Info (332115):     42.379      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~2|cout
    Info (332115):     42.379      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~4|cin
    Info (332115):     42.450      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~4|cout
    Info (332115):     42.450      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[7]~6|cin
    Info (332115):     42.521      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[7]~6|cout
    Info (332115):     42.521      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~8|cin
    Info (332115):     42.680      0.159 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~8|cout
    Info (332115):     42.680      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[9]~10|cin
    Info (332115):     42.751      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[9]~10|cout
    Info (332115):     42.751      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[10]~12|cin
    Info (332115):     42.822      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[10]~12|cout
    Info (332115):     42.822      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[11]~14|cin
    Info (332115):     42.893      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[11]~14|cout
    Info (332115):     42.893      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[12]~16|cin
    Info (332115):     42.964      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[12]~16|cout
    Info (332115):     42.964      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[13]~18|cin
    Info (332115):     43.035      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[13]~18|cout
    Info (332115):     43.035      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[14]~21|cin
    Info (332115):     43.106      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[14]~21|cout
    Info (332115):     43.106      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[15]~22|cin
    Info (332115):     43.516      0.410 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[15]~22|combout
    Info (332115):     44.328      0.812 RR    IC  wine1|Div0|auto_generated|divider|divider|StageOut[350]~565|datac
    Info (332115):     44.603      0.275 RR  CELL  wine1|Div0|auto_generated|divider|divider|StageOut[350]~565|combout
    Info (332115):     45.344      0.741 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~5|datab
    Info (332115):     45.737      0.393 RR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~5|cout
    Info (332115):     45.737      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~7|cin
    Info (332115):     45.808      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~7|cout
    Info (332115):     45.808      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~9|cin
    Info (332115):     45.967      0.159 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~9|cout
    Info (332115):     45.967      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~11|cin
    Info (332115):     46.038      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~11|cout
    Info (332115):     46.038      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~13|cin
    Info (332115):     46.109      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~13|cout
    Info (332115):     46.109      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~15|cin
    Info (332115):     46.180      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~15|cout
    Info (332115):     46.180      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~17|cin
    Info (332115):     46.251      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~17|cout
    Info (332115):     46.251      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~19|cin
    Info (332115):     46.322      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~19|cout
    Info (332115):     46.322      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~21|cin
    Info (332115):     46.393      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~21|cout
    Info (332115):     46.393      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~22|cin
    Info (332115):     46.803      0.410 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~22|combout
    Info (332115):     47.055      0.252 FF    IC  wr1_data[0]~2|datad
    Info (332115):     47.205      0.150 FR  CELL  wr1_data[0]~2|combout
    Info (332115):     48.302      1.097 RR    IC  u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0|portbdatain[0]
    Info (332115):     48.409      0.107 RR  CELL  Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     16.667     16.667           latch edge time
    Info (332115):     19.597      2.930  R        clock network delay
    Info (332115):     19.562     -0.035     uTsu  Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :    48.409
    Info (332115): Data Required Time :    19.562
    Info (332115): Slack              :   -28.847 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -5.955
    Info (332115): -to_clock [get_clocks {N/C}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -5.955 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]
    Info (332115): To Node      : DRAM_DQ[3]
    Info (332115): Launch Clock : sdram_pll:u6|altpll:altpll_component|_clk0
    Info (332115): Latch Clock  : N/C
    Info (332115): Max Delay Exception      : 1.000
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.261      0.261  R        clock network delay
    Info (332115):      0.470      0.209     uTco  Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]
    Info (332115):      0.558      0.088 RR  CELL  u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0|portadataout[3]
    Info (332115):      2.374      1.816 RR    IC  u7|mDATAIN[3]~3|datac
    Info (332115):      2.645      0.271 RR  CELL  u7|mDATAIN[3]~3|combout
    Info (332115):      4.293      1.648 RR    IC  DRAM_DQ[3]|datain
    Info (332115):      6.955      2.662 RR  CELL  DRAM_DQ[3]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.000      1.000           latch edge time
    Info (332115):      1.000      0.000  R        clock network delay
    Info (332115):      1.000      0.000  R  oExt  DRAM_DQ[3]
    Info (332115): 
    Info (332115): Data Arrival Time  :     6.955
    Info (332115): Data Required Time :     1.000
    Info (332115): Slack              :    -5.955 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -5.421
    Info (332115): -to_clock [get_clocks {vga_pll:u5|altpll:altpll_component|_clk0}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -5.421 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : Histo:H0|redVal[0]
    Info (332115): To Node      : touch_tcon:u10|oLCD_G[4]
    Info (332115): Launch Clock : CCD_PIXCLK
    Info (332115): Latch Clock  : vga_pll:u5|altpll:altpll_component|_clk0
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115): 166619.999  166619.999           launch edge time
    Info (332115): 166622.854      2.855  R        clock network delay
    Info (332115): 166623.104      0.250     uTco  Histo:H0|redVal[0]
    Info (332115): 166623.104      0.000 FF  CELL  H0|redVal[0]|regout
    Info (332115): 166623.426      0.322 FF    IC  u10|LessThan6~1|dataa
    Info (332115): 166623.840      0.414 FR  CELL  u10|LessThan6~1|cout
    Info (332115): 166623.840      0.000 RR    IC  u10|LessThan6~3|cin
    Info (332115): 166623.999      0.159 RF  CELL  u10|LessThan6~3|cout
    Info (332115): 166623.999      0.000 FF    IC  u10|LessThan6~5|cin
    Info (332115): 166624.070      0.071 FR  CELL  u10|LessThan6~5|cout
    Info (332115): 166624.070      0.000 RR    IC  u10|LessThan6~7|cin
    Info (332115): 166624.141      0.071 RF  CELL  u10|LessThan6~7|cout
    Info (332115): 166624.141      0.000 FF    IC  u10|LessThan6~9|cin
    Info (332115): 166624.212      0.071 FR  CELL  u10|LessThan6~9|cout
    Info (332115): 166624.212      0.000 RR    IC  u10|LessThan6~11|cin
    Info (332115): 166624.283      0.071 RF  CELL  u10|LessThan6~11|cout
    Info (332115): 166624.283      0.000 FF    IC  u10|LessThan6~13|cin
    Info (332115): 166624.354      0.071 FR  CELL  u10|LessThan6~13|cout
    Info (332115): 166624.354      0.000 RR    IC  u10|LessThan6~14|cin
    Info (332115): 166624.764      0.410 RR  CELL  u10|LessThan6~14|combout
    Info (332115): 166625.298      0.534 RR    IC  u10|read_green[4]~3|datac
    Info (332115): 166625.573      0.275 RR  CELL  u10|read_green[4]~3|combout
    Info (332115): 166625.573      0.000 RR    IC  u10|oLCD_G[4]|datain
    Info (332115): 166625.657      0.084 RR  CELL  touch_tcon:u10|oLCD_G[4]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115): 166620.000  166620.000           latch edge time
    Info (332115): 166620.200      0.200  R        clock network delay
    Info (332115): 166620.236      0.036     uTsu  touch_tcon:u10|oLCD_G[4]
    Info (332115): 
    Info (332115): Data Arrival Time  : 166625.657
    Info (332115): Data Required Time : 166620.236
    Info (332115): Slack              :    -5.421 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.330
    Info (332115): -to_clock [get_clocks {sdram_pll:u6|altpll:altpll_component|_clk0}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -0.330 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : DRAM_DQ[30]
    Info (332115): To Node      : Sdram_Control_4Port:u8|mDATAOUT[14]
    Info (332115): Launch Clock : n/a
    Info (332115): Latch Clock  : sdram_pll:u6|altpll:altpll_component|_clk0
    Info (332115): Max Delay Exception      : 1.000
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.000      0.000  R        clock network delay
    Info (332115):      0.000      0.000  R  iExt  DRAM_DQ[30]
    Info (332115):      1.229      1.229 RR  CELL  Sdram_Control_4Port:u8|mDATAOUT[14]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.000      1.000           latch edge time
    Info (332115):      0.975     -0.025  R        clock network delay
    Info (332115):      0.899     -0.076     uTsu  Sdram_Control_4Port:u8|mDATAOUT[14]
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.229
    Info (332115): Data Required Time :     0.899
    Info (332115): Slack              :    -0.330 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 12.169
    Info (332115): -to_clock [get_clocks {iCLK_50}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 12.169 
    Info (332115): ===================================================================
    Info (332115): From Node    : I2C_CCD_Config:u9|mI2C_CTRL_CLK
    Info (332115): To Node      : I2C_CCD_Config:u9|mI2C_CTRL_CLK
    Info (332115): Launch Clock : iCLK_50
    Info (332115): Latch Clock  : iCLK_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.131      2.131  R        clock network delay
    Info (332115):      2.381      0.250     uTco  I2C_CCD_Config:u9|mI2C_CTRL_CLK
    Info (332115):      2.381      0.000 RR  CELL  u9|mI2C_CTRL_CLK|regout
    Info (332115):      5.924      3.543 RR    IC  u9|mI2C_CTRL_CLK~0|dataa
    Info (332115):      6.361      0.437 RR  CELL  u9|mI2C_CTRL_CLK~0|combout
    Info (332115):      9.632      3.271 RR    IC  u9|mI2C_CTRL_CLK|sdata
    Info (332115):      9.998      0.366 RR  CELL  I2C_CCD_Config:u9|mI2C_CTRL_CLK
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     22.131      2.131  R        clock network delay
    Info (332115):     22.167      0.036     uTsu  I2C_CCD_Config:u9|mI2C_CTRL_CLK
    Info (332115): 
    Info (332115): Data Arrival Time  :     9.998
    Info (332115): Data Required Time :    22.167
    Info (332115): Slack              :    12.169 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.160
    Info (332115): -to_clock [get_clocks {iCLK_50}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.160 
    Info (332115): ===================================================================
    Info (332115): From Node    : Reset_Delay:u1|Cont[21]
    Info (332115): To Node      : Reset_Delay:u1|oRST_1
    Info (332115): Launch Clock : iCLK_50
    Info (332115): Latch Clock  : iCLK_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.871      2.871  R        clock network delay
    Info (332115):      3.121      0.250     uTco  Reset_Delay:u1|Cont[21]
    Info (332115):      3.121      0.000 RR  CELL  u1|Cont[21]|regout
    Info (332115):      3.941      0.820 RR    IC  u1|oRST_1~1|datac
    Info (332115):      4.212      0.271 RR  CELL  u1|oRST_1~1|combout
    Info (332115):      4.212      0.000 RR    IC  u1|oRST_1|datain
    Info (332115):      4.296      0.084 RR  CELL  Reset_Delay:u1|oRST_1
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.870      3.870  R        clock network delay
    Info (332115):      4.136      0.266      uTh  Reset_Delay:u1|oRST_1
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.296
    Info (332115): Data Required Time :     4.136
    Info (332115): Slack              :     0.160 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.391
    Info (332115): -to_clock [get_clocks {CCD_PIXCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.391 
    Info (332115): ===================================================================
    Info (332115): From Node    : CCD_Capture:u2|mSTART
    Info (332115): To Node      : CCD_Capture:u2|mSTART
    Info (332115): Launch Clock : CCD_PIXCLK
    Info (332115): Latch Clock  : CCD_PIXCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.884      2.884  R        clock network delay
    Info (332115):      3.134      0.250     uTco  CCD_Capture:u2|mSTART
    Info (332115):      3.134      0.000 RR  CELL  u2|mSTART|regout
    Info (332115):      3.134      0.000 RR    IC  u2|mSTART~0|datac
    Info (332115):      3.457      0.323 RR  CELL  u2|mSTART~0|combout
    Info (332115):      3.457      0.000 RR    IC  u2|mSTART|datain
    Info (332115):      3.541      0.084 RR  CELL  CCD_Capture:u2|mSTART
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.884      2.884  R        clock network delay
    Info (332115):      3.150      0.266      uTh  CCD_Capture:u2|mSTART
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.541
    Info (332115): Data Required Time :     3.150
    Info (332115): Slack              :     0.391 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.391
    Info (332115): -to_clock [get_clocks {sdram_pll:u6|altpll:altpll_component|_clk0}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.391 
    Info (332115): ===================================================================
    Info (332115): From Node    : Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]
    Info (332115): To Node      : Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]
    Info (332115): Launch Clock : sdram_pll:u6|altpll:altpll_component|_clk0
    Info (332115): Latch Clock  : sdram_pll:u6|altpll:altpll_component|_clk0
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.168      0.168  R        clock network delay
    Info (332115):      0.418      0.250     uTco  Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]
    Info (332115):      0.418      0.000 RR  CELL  u7|control1|init_timer[0]|regout
    Info (332115):      0.418      0.000 RR    IC  u7|control1|init_timer[0]~43|datac
    Info (332115):      0.741      0.323 RR  CELL  u7|control1|init_timer[0]~43|combout
    Info (332115):      0.741      0.000 RR    IC  u7|control1|init_timer[0]|datain
    Info (332115):      0.825      0.084 RR  CELL  Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.168      0.168  R        clock network delay
    Info (332115):      0.434      0.266      uTh  Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.825
    Info (332115): Data Required Time :     0.434
    Info (332115): Slack              :     0.391 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.391
    Info (332115): -to_clock [get_clocks {vga_pll:u5|altpll:altpll_component|_clk0}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.391 
    Info (332115): ===================================================================
    Info (332115): From Node    : Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]
    Info (332115): To Node      : Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]
    Info (332115): Launch Clock : vga_pll:u5|altpll:altpll_component|_clk0
    Info (332115): Latch Clock  : vga_pll:u5|altpll:altpll_component|_clk0
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.178      0.178  R        clock network delay
    Info (332115):      0.428      0.250     uTco  Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]
    Info (332115):      0.428      0.000 RR  CELL  u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]|regout
    Info (332115):      0.428      0.000 RR    IC  u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2|datac
    Info (332115):      0.751      0.323 RR  CELL  u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2|combout
    Info (332115):      0.751      0.000 RR    IC  u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]|datain
    Info (332115):      0.835      0.084 RR  CELL  Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.178      0.178  R        clock network delay
    Info (332115):      0.444      0.266      uTh  Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.835
    Info (332115): Data Required Time :     0.444
    Info (332115): Slack              :     0.391 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 2.476
    Info (332115): -to_clock [get_clocks {N/C}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 2.476 
    Info (332115): ===================================================================
    Info (332115): From Node    : Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_13
    Info (332115): To Node      : DRAM_DQ[29]
    Info (332115): Launch Clock : sdram_pll:u6|altpll:altpll_component|_clk0
    Info (332115): Latch Clock  : N/C
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):     -0.005     -0.005  R        clock network delay
    Info (332115):      0.147      0.152     uTco  Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_13
    Info (332115):      2.476      2.329 RR  CELL  DRAM_DQ[29]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.000      0.000  R        clock network delay
    Info (332115):      0.000      0.000  R  oExt  DRAM_DQ[29]
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.476
    Info (332115): Data Required Time :     0.000
    Info (332115): Slack              :     2.476 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (1 violated).  Worst case slack is -3.968
    Info (332115): -to_clock [get_clocks {CCD_PIXCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is -3.968 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : Reset_Delay:u1|oRST_1
    Info (332115): To Node      : RAW2RGB:u3|wData2_d1[1]
    Info (332115): Launch Clock : iCLK_50
    Info (332115): Latch Clock  : CCD_PIXCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115): 166720.000  166720.000           launch edge time
    Info (332115): 166723.870      3.870  R        clock network delay
    Info (332115): 166724.120      0.250     uTco  Reset_Delay:u1|oRST_1
    Info (332115): 166724.120      0.000 RR  CELL  u1|oRST_1|regout
    Info (332115): 166724.871      0.751 RR    IC  u1|oRST_1~clkctrl|inclk[0]
    Info (332115): 166724.871      0.000 RR  CELL  u1|oRST_1~clkctrl|outclk
    Info (332115): 166726.100      1.229 RR    IC  u3|wData2_d1[1]|aclr
    Info (332115): 166726.856      0.756 RR  CELL  RAW2RGB:u3|wData2_d1[1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115): 166720.001  166720.001           latch edge time
    Info (332115): 166722.852      2.851  R        clock network delay
    Info (332115): 166722.888      0.036     uTsu  RAW2RGB:u3|wData2_d1[1]
    Info (332115): 
    Info (332115): Data Arrival Time  : 166726.856
    Info (332115): Data Required Time : 166722.888
    Info (332115): Slack              :    -3.968 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 1.378
    Info (332115): -to_clock [get_clocks {sdram_pll:u6|altpll:altpll_component|_clk0}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 1.378 
    Info (332115): ===================================================================
    Info (332115): From Node    : Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]
    Info (332115): To Node      : Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr
    Info (332115): Launch Clock : sdram_pll:u6|altpll:altpll_component|_clk0 (INVERTED)
    Info (332115): Latch Clock  : sdram_pll:u6|altpll:altpll_component|_clk0
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      3.333      3.333           launch edge time
    Info (332115):      3.562      0.229  F        clock network delay
    Info (332115):      3.812      0.250     uTco  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]
    Info (332115):      3.812      0.000 RR  CELL  u8|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]|regout
    Info (332115):      4.799      0.987 RR    IC  u8|write_fifo1|dcfifo_component|auto_generated|p0addr|aclr
    Info (332115):      5.555      0.756 RR  CELL  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      6.666      6.666           latch edge time
    Info (332115):      6.897      0.231  R        clock network delay
    Info (332115):      6.933      0.036     uTsu  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.555
    Info (332115): Data Required Time :     6.933
    Info (332115): Slack              :     1.378 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 12.423
    Info (332115): -to_clock [get_clocks {iCLK_50}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 12.423 
    Info (332115): ===================================================================
    Info (332115): From Node    : I2C_CCD_Config:u9|combo_cnt[18]
    Info (332115): To Node      : I2C_CCD_Config:u9|mI2C_CTRL_CLK
    Info (332115): Launch Clock : iCLK_50
    Info (332115): Latch Clock  : iCLK_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.870      2.870  R        clock network delay
    Info (332115):      3.120      0.250     uTco  I2C_CCD_Config:u9|combo_cnt[18]
    Info (332115):      3.120      0.000 RR  CELL  u9|combo_cnt[18]|regout
    Info (332115):      3.463      0.343 RR    IC  u9|Equal4~5|dataa
    Info (332115):      3.873      0.410 RR  CELL  u9|Equal4~5|combout
    Info (332115):      4.303      0.430 RR    IC  u9|Equal4~7|datab
    Info (332115):      4.722      0.419 RR  CELL  u9|Equal4~7|combout
    Info (332115):      5.398      0.676 RR    IC  u9|i2c_reset|datab
    Info (332115):      5.817      0.419 RR  CELL  u9|i2c_reset|combout
    Info (332115):      8.988      3.171 RR    IC  u9|mI2C_CTRL_CLK|aclr
    Info (332115):      9.744      0.756 RF  CELL  I2C_CCD_Config:u9|mI2C_CTRL_CLK
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     22.131      2.131  R        clock network delay
    Info (332115):     22.167      0.036     uTsu  I2C_CCD_Config:u9|mI2C_CTRL_CLK
    Info (332115): 
    Info (332115): Data Arrival Time  :     9.744
    Info (332115): Data Required Time :    22.167
    Info (332115): Slack              :    12.423 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 13.280
    Info (332115): -to_clock [get_clocks {vga_pll:u5|altpll:altpll_component|_clk0}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 13.280 
    Info (332115): ===================================================================
    Info (332115): From Node    : Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]
    Info (332115): To Node      : Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]
    Info (332115): Launch Clock : vga_pll:u5|altpll:altpll_component|_clk0 (INVERTED)
    Info (332115): Latch Clock  : vga_pll:u5|altpll:altpll_component|_clk0
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     15.000     15.000           launch edge time
    Info (332115):     15.196      0.196  F        clock network delay
    Info (332115):     15.446      0.250     uTco  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]
    Info (332115):     15.446      0.000 RR  CELL  u8|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]|regout
    Info (332115):     16.187      0.741 RR    IC  u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]|aclr
    Info (332115):     16.943      0.756 RR  CELL  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     30.000     30.000           latch edge time
    Info (332115):     30.187      0.187  R        clock network delay
    Info (332115):     30.223      0.036     uTsu  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]
    Info (332115): 
    Info (332115): Data Arrival Time  :    16.943
    Info (332115): Data Required Time :    30.223
    Info (332115): Slack              :    13.280 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.721
    Info (332115): -to_clock [get_clocks {CCD_PIXCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 2.721 
    Info (332115): ===================================================================
    Info (332115): From Node    : Reset_Delay:u1|oRST_2
    Info (332115): To Node      : CCD_Capture:u2|mSTART
    Info (332115): Launch Clock : iCLK_50
    Info (332115): Latch Clock  : CCD_PIXCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.872      2.872  R        clock network delay
    Info (332115):      3.122      0.250     uTco  Reset_Delay:u1|oRST_2
    Info (332115):      3.122      0.000 RR  CELL  u1|oRST_2|regout
    Info (332115):      3.854      0.732 RR    IC  u1|oRST_2~clkctrl|inclk[0]
    Info (332115):      3.854      0.000 RR  CELL  u1|oRST_2~clkctrl|outclk
    Info (332115):      5.115      1.261 RR    IC  u2|mSTART|aclr
    Info (332115):      5.871      0.756 RR  CELL  CCD_Capture:u2|mSTART
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.884      2.884  R        clock network delay
    Info (332115):      3.150      0.266      uTh  CCD_Capture:u2|mSTART
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.871
    Info (332115): Data Required Time :     3.150
    Info (332115): Slack              :     2.721 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.748
    Info (332115): -to_clock [get_clocks {iCLK_50}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 2.748 
    Info (332115): ===================================================================
    Info (332115): From Node    : Reset_Delay:u1|oRST_0
    Info (332115): To Node      : lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[0]
    Info (332115): Launch Clock : iCLK_50
    Info (332115): Latch Clock  : iCLK_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.872      2.872  R        clock network delay
    Info (332115):      3.122      0.250     uTco  Reset_Delay:u1|oRST_0
    Info (332115):      3.122      0.000 RR  CELL  u1|oRST_0|regout
    Info (332115):      3.875      0.753 RR    IC  u1|oRST_0~clkctrl|inclk[0]
    Info (332115):      3.875      0.000 RR  CELL  u1|oRST_0~clkctrl|outclk
    Info (332115):      5.099      1.224 RR    IC  u11|u0|mI2S_CLK_DIV[0]|aclr
    Info (332115):      5.855      0.756 RR  CELL  lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.841      2.841  R        clock network delay
    Info (332115):      3.107      0.266      uTh  lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.855
    Info (332115): Data Required Time :     3.107
    Info (332115): Slack              :     2.748 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 4.363
    Info (332115): -to_clock [get_clocks {sdram_pll:u6|altpll:altpll_component|_clk0}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 4.363 
    Info (332115): ===================================================================
    Info (332115): From Node    : Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]
    Info (332115): To Node      : Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2
    Info (332115): Launch Clock : sdram_pll:u6|altpll:altpll_component|_clk0 (INVERTED)
    Info (332115): Latch Clock  : sdram_pll:u6|altpll:altpll_component|_clk0
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      3.333      3.333           launch edge time
    Info (332115):      3.572      0.239  F        clock network delay
    Info (332115):      3.822      0.250     uTco  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]
    Info (332115):      3.822      0.000 RR  CELL  u8|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a[0]|regout
    Info (332115):      4.112      0.290 RR    IC  u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2|aclr
    Info (332115):      4.868      0.756 RR  CELL  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.239      0.239  R        clock network delay
    Info (332115):      0.505      0.266      uTh  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.868
    Info (332115): Data Required Time :     0.505
    Info (332115): Slack              :     4.363 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 16.031
    Info (332115): -to_clock [get_clocks {vga_pll:u5|altpll:altpll_component|_clk0}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 16.031 
    Info (332115): ===================================================================
    Info (332115): From Node    : Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]
    Info (332115): To Node      : Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]
    Info (332115): Launch Clock : vga_pll:u5|altpll:altpll_component|_clk0 (INVERTED)
    Info (332115): Latch Clock  : vga_pll:u5|altpll:altpll_component|_clk0
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     15.000     15.000           launch edge time
    Info (332115):     15.178      0.178  F        clock network delay
    Info (332115):     15.428      0.250     uTco  Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]
    Info (332115):     15.428      0.000 RR  CELL  u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]|regout
    Info (332115):     15.719      0.291 RR    IC  u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]|aclr
    Info (332115):     16.475      0.756 RR  CELL  Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.178      0.178  R        clock network delay
    Info (332115):      0.444      0.266      uTh  Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]
    Info (332115): 
    Info (332115): Data Arrival Time  :    16.475
    Info (332115): Data Required Time :     0.444
    Info (332115): Slack              :    16.031 
    Info (332115): ===================================================================
    Info (332115): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 0.953
    Info (332113): Targets: [get_clocks {sdram_pll:u6|altpll:altpll_component|_clk0}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 0.953 
    Info (332113): ===================================================================
    Info (332113): Node             : Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0
    Info (332113): Clock            : sdram_pll:u6|altpll:altpll_component|_clk0
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           iCLK_50_3
    Info (332113):      0.989      0.989 RR  CELL  iCLK_50_3|combout
    Info (332113):      3.039      2.050 RR    IC  u6|altpll_component|pll|inclk[0]
    Info (332113):     -2.594     -5.633 RR  CELL  u6|altpll_component|pll|clk[0]
    Info (332113):     -1.546      1.048 RR    IC  u6|altpll_component|_clk0~clkctrl|inclk[0]
    Info (332113):     -1.546      0.000 RR  CELL  u6|altpll_component|_clk0~clkctrl|outclk
    Info (332113):     -0.419      1.127 RR    IC  u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2|clk1
    Info (332113):      0.217      0.636 RR  CELL  Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      3.333      3.333           launch edge time
    Info (332113):      3.333      0.000           source latency
    Info (332113):      3.333      0.000           iCLK_50_3
    Info (332113):      4.322      0.989 RR  CELL  iCLK_50_3|combout
    Info (332113):      6.372      2.050 RR    IC  u6|altpll_component|pll|inclk[0]
    Info (332113):      0.739     -5.633 RR  CELL  u6|altpll_component|pll|clk[0]
    Info (332113):      1.787      1.048 FF    IC  u6|altpll_component|_clk0~clkctrl|inclk[0]
    Info (332113):      1.787      0.000 FF  CELL  u6|altpll_component|_clk0~clkctrl|outclk
    Info (332113):      2.914      1.127 FF    IC  u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2|clk1
    Info (332113):      3.550      0.636 FF  CELL  Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0
    Info (332113): 
    Info (332113): Required Width   :     2.380
    Info (332113): Actual Width     :     3.333
    Info (332113): Slack            :     0.953
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.333
    Info (332113): Targets: [get_clocks {sdram_pll:u6|altpll:altpll_component|_clk1}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 3.333 
    Info (332113): ===================================================================
    Info (332113): Node             : oDRAM0_CLK
    Info (332113): Clock            : sdram_pll:u6|altpll:altpll_component|_clk1
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     -1.666     -1.666           launch edge time
    Info (332113):     -1.666      0.000           source latency
    Info (332113):     -1.666      0.000           iCLK_50_3
    Info (332113):     -0.677      0.989 RR  CELL  iCLK_50_3|combout
    Info (332113):      1.373      2.050 RR    IC  u6|altpll_component|pll|inclk[0]
    Info (332113):     -4.260     -5.633 RR  CELL  u6|altpll_component|pll|clk[1]
    Info (332113):     -3.212      1.048 RR    IC  u6|altpll_component|_clk1~clkctrl|inclk[0]
    Info (332113):     -3.212      0.000 RR  CELL  u6|altpll_component|_clk1~clkctrl|outclk
    Info (332113):     -1.610      1.602 RR    IC  oDRAM0_CLK|datain
    Info (332113):      1.169      2.779 RR  CELL  oDRAM0_CLK
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      1.667      1.667           launch edge time
    Info (332113):      1.667      0.000           source latency
    Info (332113):      1.667      0.000           iCLK_50_3
    Info (332113):      2.656      0.989 RR  CELL  iCLK_50_3|combout
    Info (332113):      4.706      2.050 RR    IC  u6|altpll_component|pll|inclk[0]
    Info (332113):     -0.927     -5.633 RR  CELL  u6|altpll_component|pll|clk[1]
    Info (332113):      0.121      1.048 FF    IC  u6|altpll_component|_clk1~clkctrl|inclk[0]
    Info (332113):      0.121      0.000 FF  CELL  u6|altpll_component|_clk1~clkctrl|outclk
    Info (332113):      1.723      1.602 FF    IC  oDRAM0_CLK|datain
    Info (332113):      4.502      2.779 FF  CELL  oDRAM0_CLK
    Info (332113): 
    Info (332113): Required Width   :     0.000
    Info (332113): Actual Width     :     3.333
    Info (332113): Slack            :     3.333
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.889
    Info (332113): Targets: [get_clocks {oDRAM0_CLK}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 3.889 
    Info (332113): ===================================================================
    Info (332113): Node             : oDRAM0_CLK
    Info (332113): Clock            : oDRAM0_CLK
    Info (332113): Type             : Port Rate
    Info (332113): Required Width   :     2.777
    Info (332113): Actual Width     :     6.666
    Info (332113): Slack            :     3.889
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 5.953
    Info (332113): Targets: [get_clocks {CCD_PIXCLK}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 5.953 
    Info (332113): ===================================================================
    Info (332113): Node             : Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0
    Info (332113): Clock            : CCD_PIXCLK
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           GPIO_CLKIN_N1
    Info (332113):      0.989      0.989 RR  CELL  GPIO_CLKIN_N1|combout
    Info (332113):      1.103      0.114 RR    IC  GPIO_CLKIN_N1~clkctrl|inclk[0]
    Info (332113):      1.103      0.000 RR  CELL  GPIO_CLKIN_N1~clkctrl|outclk
    Info (332113):      2.257      1.154 RR    IC  u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0|clk1
    Info (332113):      2.946      0.689 RR  CELL  Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      8.333      8.333           launch edge time
    Info (332113):      8.333      0.000           source latency
    Info (332113):      8.333      0.000           GPIO_CLKIN_N1
    Info (332113):      9.322      0.989 FF  CELL  GPIO_CLKIN_N1|combout
    Info (332113):      9.436      0.114 FF    IC  GPIO_CLKIN_N1~clkctrl|inclk[0]
    Info (332113):      9.436      0.000 FF  CELL  GPIO_CLKIN_N1~clkctrl|outclk
    Info (332113):     10.590      1.154 FF    IC  u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0|clk1
    Info (332113):     11.279      0.689 FF  CELL  Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0
    Info (332113): 
    Info (332113): Required Width   :     2.380
    Info (332113): Actual Width     :     8.333
    Info (332113): Slack            :     5.953
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.000
    Info (332113): Targets: [get_clocks {iCLK_50}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 9.000 
    Info (332113): ===================================================================
    Info (332113): Node             : I2C_CCD_Config:u9|combo_cnt[0]
    Info (332113): Clock            : iCLK_50
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           iCLK_50
    Info (332113):      0.959      0.959 RR  CELL  iCLK_50|combout
    Info (332113):      1.071      0.112 RR    IC  iCLK_50~clkctrl|inclk[0]
    Info (332113):      1.071      0.000 RR  CELL  iCLK_50~clkctrl|outclk
    Info (332113):      2.334      1.263 RR    IC  u9|combo_cnt[0]|clk
    Info (332113):      2.871      0.537 RR  CELL  I2C_CCD_Config:u9|combo_cnt[0]
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     10.000     10.000           launch edge time
    Info (332113):     10.000      0.000           source latency
    Info (332113):     10.000      0.000           iCLK_50
    Info (332113):     10.959      0.959 FF  CELL  iCLK_50|combout
    Info (332113):     11.071      0.112 FF    IC  iCLK_50~clkctrl|inclk[0]
    Info (332113):     11.071      0.000 FF  CELL  iCLK_50~clkctrl|outclk
    Info (332113):     12.334      1.263 FF    IC  u9|combo_cnt[0]|clk
    Info (332113):     12.871      0.537 FF  CELL  I2C_CCD_Config:u9|combo_cnt[0]
    Info (332113): 
    Info (332113): Required Width   :     1.000
    Info (332113): Actual Width     :    10.000
    Info (332113): Slack            :     9.000
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 10.000
    Info (332113): Targets: [get_clocks {iCLK_50_2}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 10.000 
    Info (332113): ===================================================================
    Info (332113): Node             : iCLK_50_2|combout
    Info (332113): Clock            : iCLK_50_2
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           iCLK_50_2
    Info (332113):      0.979      0.979 RR  CELL  iCLK_50_2|combout
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     10.000     10.000           launch edge time
    Info (332113):     10.000      0.000           source latency
    Info (332113):     10.000      0.000           iCLK_50_2
    Info (332113):     10.979      0.979 FF  CELL  iCLK_50_2|combout
    Info (332113): 
    Info (332113): Required Width   :     0.000
    Info (332113): Actual Width     :    10.000
    Info (332113): Slack            :    10.000
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 10.000
    Info (332113): Targets: [get_clocks {iCLK_50_3}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 10.000 
    Info (332113): ===================================================================
    Info (332113): Node             : iCLK_50_3|combout
    Info (332113): Clock            : iCLK_50_3
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           iCLK_50_3
    Info (332113):      0.989      0.989 RR  CELL  iCLK_50_3|combout
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     10.000     10.000           launch edge time
    Info (332113):     10.000      0.000           source latency
    Info (332113):     10.000      0.000           iCLK_50_3
    Info (332113):     10.989      0.989 FF  CELL  iCLK_50_3|combout
    Info (332113): 
    Info (332113): Required Width   :     0.000
    Info (332113): Actual Width     :    10.000
    Info (332113): Slack            :    10.000
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.873
    Info (332113): Targets: [get_clocks {vga_pll:u5|altpll:altpll_component|_clk0}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 12.873 
    Info (332113): ===================================================================
    Info (332113): Node             : Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]
    Info (332113): Clock            : vga_pll:u5|altpll:altpll_component|_clk0
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           iCLK_50_2
    Info (332113):      0.979      0.979 RR  CELL  iCLK_50_2|combout
    Info (332113):      3.025      2.046 RR    IC  u5|altpll_component|pll|inclk[0]
    Info (332113):     -2.608     -5.633 RR  CELL  u5|altpll_component|pll|clk[0]
    Info (332113):     -1.570      1.038 RR    IC  u5|altpll_component|_clk0~clkctrl|inclk[0]
    Info (332113):     -1.570      0.000 RR  CELL  u5|altpll_component|_clk0~clkctrl|outclk
    Info (332113):     -0.442      1.128 RR    IC  u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2|clk0
    Info (332113):      0.193      0.635 RR  CELL  Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     15.000     15.000           launch edge time
    Info (332113):     15.000      0.000           source latency
    Info (332113):     15.000      0.000           iCLK_50_2
    Info (332113):     15.979      0.979 RR  CELL  iCLK_50_2|combout
    Info (332113):     18.025      2.046 RR    IC  u5|altpll_component|pll|inclk[0]
    Info (332113):     12.392     -5.633 RR  CELL  u5|altpll_component|pll|clk[0]
    Info (332113):     13.430      1.038 FF    IC  u5|altpll_component|_clk0~clkctrl|inclk[0]
    Info (332113):     13.430      0.000 FF  CELL  u5|altpll_component|_clk0~clkctrl|outclk
    Info (332113):     14.558      1.128 FF    IC  u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2|clk0
    Info (332113):     15.193      0.635 FF  CELL  Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]
    Info (332113): 
    Info (332113): Required Width   :     2.127
    Info (332113): Actual Width     :    15.000
    Info (332113): Slack            :    12.873
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 37.223
    Info (332113): Targets: [get_clocks {CCD_MCLK}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 37.223 
    Info (332113): ===================================================================
    Info (332113): Node             : GPIO_CLKOUT_N1
    Info (332113): Clock            : CCD_MCLK
    Info (332113): Type             : Port Rate
    Info (332113): Required Width   :     2.777
    Info (332113): Actual Width     :    40.000
    Info (332113): Slack            :    37.223
    Info (332113): ===================================================================
    Info (332113): 
Info: Analyzing Fast Model
Warning (332060): Node: Reset_Delay:u1|oRST_1 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: I2C_CCD_Config:u9|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.652
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.652       -21.589 CCD_PIXCLK 
    Info (332119):    -2.922       -68.562 vga_pll:u5|altpll:altpll_component|_clk0 
    Info (332119):    -2.573       -72.232 N/C 
    Info (332119):     0.142         0.000 sdram_pll:u6|altpll:altpll_component|_clk0 
    Info (332119):    16.231         0.000 iCLK_50 
Info (332146): Worst-case hold slack is 0.209
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.209         0.000 iCLK_50 
    Info (332119):     0.215         0.000 CCD_PIXCLK 
    Info (332119):     0.215         0.000 sdram_pll:u6|altpll:altpll_component|_clk0 
    Info (332119):     0.215         0.000 vga_pll:u5|altpll:altpll_component|_clk0 
    Info (332119):     1.240         0.000 N/C 
Info (332146): Worst-case recovery slack is -2.117
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.117      -532.420 CCD_PIXCLK 
    Info (332119):     2.308         0.000 sdram_pll:u6|altpll:altpll_component|_clk0 
    Info (332119):    14.081         0.000 vga_pll:u5|altpll:altpll_component|_clk0 
    Info (332119):    16.000         0.000 iCLK_50 
Info (332146): Worst-case removal slack is 1.673
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.673         0.000 CCD_PIXCLK 
    Info (332119):     1.688         0.000 iCLK_50 
    Info (332119):     3.913         0.000 sdram_pll:u6|altpll:altpll_component|_clk0 
    Info (332119):    15.581         0.000 vga_pll:u5|altpll:altpll_component|_clk0 
Info (332146): Worst-case minimum pulse width slack is 0.953
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.953         0.000 sdram_pll:u6|altpll:altpll_component|_clk0 
    Info (332119):     3.333         0.000 sdram_pll:u6|altpll:altpll_component|_clk1 
    Info (332119):     3.889         0.000 oDRAM0_CLK 
    Info (332119):     5.953         0.000 CCD_PIXCLK 
    Info (332119):     9.000         0.000 iCLK_50 
    Info (332119):    10.000         0.000 iCLK_50_2 
    Info (332119):    10.000         0.000 iCLK_50_3 
    Info (332119):    12.873         0.000 vga_pll:u5|altpll:altpll_component|_clk0 
    Info (332119):    37.223         0.000 CCD_MCLK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -3.652
    Info (332115): -to_clock [get_clocks {CCD_PIXCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -3.652 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : RAW2RGB:u3|rRed[7]
    Info (332115): To Node      : Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0
    Info (332115): Launch Clock : CCD_PIXCLK
    Info (332115): Latch Clock  : CCD_PIXCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.799      1.799  R        clock network delay
    Info (332115):      1.940      0.141     uTco  RAW2RGB:u3|rRed[7]
    Info (332115):      1.940      0.000 RR  CELL  u3|rRed[7]|regout
    Info (332115):      2.182      0.242 RR    IC  wine1|Mult0|mult_core|romout[1][3]|dataa
    Info (332115):      2.362      0.180 RR  CELL  wine1|Mult0|mult_core|romout[1][3]|combout
    Info (332115):      2.680      0.318 RR    IC  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6|dataa
    Info (332115):      2.830      0.150 RF  CELL  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6|cout
    Info (332115):      2.830      0.000 FF    IC  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8|cin
    Info (332115):      2.865      0.035 FR  CELL  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8|cout
    Info (332115):      2.865      0.000 RR    IC  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10|cin
    Info (332115):      2.900      0.035 RF  CELL  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10|cout
    Info (332115):      2.900      0.000 FF    IC  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12|cin
    Info (332115):      2.935      0.035 FR  CELL  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12|cout
    Info (332115):      2.935      0.000 RR    IC  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14|cin
    Info (332115):      3.029      0.094 RF  CELL  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14|cout
    Info (332115):      3.029      0.000 FF    IC  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16|cin
    Info (332115):      3.064      0.035 FR  CELL  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16|cout
    Info (332115):      3.064      0.000 RR    IC  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18|cin
    Info (332115):      3.099      0.035 RF  CELL  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18|cout
    Info (332115):      3.099      0.000 FF    IC  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20|cin
    Info (332115):      3.134      0.035 FR  CELL  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20|cout
    Info (332115):      3.134      0.000 RR    IC  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22|cin
    Info (332115):      3.304      0.170 RR  CELL  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22|combout
    Info (332115):      3.600      0.296 RR    IC  wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14|datab
    Info (332115):      3.798      0.198 RF  CELL  wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14|cout
    Info (332115):      3.798      0.000 FF    IC  wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16|cin
    Info (332115):      3.833      0.035 FR  CELL  wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16|cout
    Info (332115):      3.833      0.000 RR    IC  wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18|cin
    Info (332115):      3.868      0.035 RF  CELL  wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18|cout
    Info (332115):      3.868      0.000 FF    IC  wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20|cin
    Info (332115):      3.903      0.035 FR  CELL  wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20|cout
    Info (332115):      3.903      0.000 RR    IC  wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22|cin
    Info (332115):      3.938      0.035 RF  CELL  wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22|cout
    Info (332115):      3.938      0.000 FF    IC  wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24|cin
    Info (332115):      4.108      0.170 FF  CELL  wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24|combout
    Info (332115):      4.612      0.504 FF    IC  wine1|Add0~38|dataa
    Info (332115):      4.816      0.204 FR  CELL  wine1|Add0~38|cout
    Info (332115):      4.816      0.000 RR    IC  wine1|Add0~40|cin
    Info (332115):      4.851      0.035 RF  CELL  wine1|Add0~40|cout
    Info (332115):      4.851      0.000 FF    IC  wine1|Add0~42|cin
    Info (332115):      4.886      0.035 FR  CELL  wine1|Add0~42|cout
    Info (332115):      4.886      0.000 RR    IC  wine1|Add0~44|cin
    Info (332115):      4.921      0.035 RF  CELL  wine1|Add0~44|cout
    Info (332115):      4.921      0.000 FF    IC  wine1|Add0~46|cin
    Info (332115):      5.091      0.170 FF  CELL  wine1|Add0~46|combout
    Info (332115):      5.421      0.330 FF    IC  wine1|Add1~44|datab
    Info (332115):      5.564      0.143 FF  CELL  wine1|Add1~44|cout
    Info (332115):      5.564      0.000 FF    IC  wine1|Add1~46|cin
    Info (332115):      5.734      0.170 FF  CELL  wine1|Add1~46|combout
    Info (332115):      6.040      0.306 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~18|datab
    Info (332115):      6.183      0.143 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~18|cout
    Info (332115):      6.183      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~21|cin
    Info (332115):      6.218      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~21|cout
    Info (332115):      6.218      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~22|cin
    Info (332115):      6.388      0.170 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~22|combout
    Info (332115):      6.692      0.304 RR    IC  wine1|Div0|auto_generated|divider|divider|StageOut[217]~344|datad
    Info (332115):      6.751      0.059 RR  CELL  wine1|Div0|auto_generated|divider|divider|StageOut[217]~344|combout
    Info (332115):      7.176      0.425 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~8|datab
    Info (332115):      7.319      0.143 RR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~8|cout
    Info (332115):      7.319      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~10|cin
    Info (332115):      7.354      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~10|cout
    Info (332115):      7.354      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~12|cin
    Info (332115):      7.448      0.094 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~12|cout
    Info (332115):      7.448      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~14|cin
    Info (332115):      7.483      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~14|cout
    Info (332115):      7.483      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~16|cin
    Info (332115):      7.518      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~16|cout
    Info (332115):      7.518      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~18|cin
    Info (332115):      7.553      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~18|cout
    Info (332115):      7.553      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~21|cin
    Info (332115):      7.588      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~21|cout
    Info (332115):      7.588      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~22|cin
    Info (332115):      7.758      0.170 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~22|combout
    Info (332115):      8.088      0.330 FF    IC  wine1|Div0|auto_generated|divider|divider|StageOut[228]~366|datad
    Info (332115):      8.147      0.059 FR  CELL  wine1|Div0|auto_generated|divider|divider|StageOut[228]~366|combout
    Info (332115):      8.330      0.183 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~0|dataa
    Info (332115):      8.480      0.150 RR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~0|cout
    Info (332115):      8.480      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~2|cin
    Info (332115):      8.515      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~2|cout
    Info (332115):      8.515      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~4|cin
    Info (332115):      8.550      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~4|cout
    Info (332115):      8.550      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~6|cin
    Info (332115):      8.585      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~6|cout
    Info (332115):      8.585      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~8|cin
    Info (332115):      8.620      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~8|cout
    Info (332115):      8.620      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~10|cin
    Info (332115):      8.714      0.094 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~10|cout
    Info (332115):      8.714      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~12|cin
    Info (332115):      8.749      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~12|cout
    Info (332115):      8.749      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~14|cin
    Info (332115):      8.784      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~14|cout
    Info (332115):      8.784      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~16|cin
    Info (332115):      8.819      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~16|cout
    Info (332115):      8.819      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~18|cin
    Info (332115):      8.854      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~18|cout
    Info (332115):      8.854      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~21|cin
    Info (332115):      8.889      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~21|cout
    Info (332115):      8.889      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~22|cin
    Info (332115):      9.059      0.170 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~22|combout
    Info (332115):      9.523      0.464 FF    IC  wine1|Div0|auto_generated|divider|divider|StageOut[243]~580|datad
    Info (332115):      9.582      0.059 FR  CELL  wine1|Div0|auto_generated|divider|divider|StageOut[243]~580|combout
    Info (332115):      9.786      0.204 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~0|dataa
    Info (332115):      9.936      0.150 RR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~0|cout
    Info (332115):      9.936      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~2|cin
    Info (332115):      9.971      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~2|cout
    Info (332115):      9.971      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~4|cin
    Info (332115):     10.006      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~4|cout
    Info (332115):     10.006      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~6|cin
    Info (332115):     10.041      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~6|cout
    Info (332115):     10.041      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~8|cin
    Info (332115):     10.076      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~8|cout
    Info (332115):     10.076      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~10|cin
    Info (332115):     10.170      0.094 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~10|cout
    Info (332115):     10.170      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~12|cin
    Info (332115):     10.205      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~12|cout
    Info (332115):     10.205      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~14|cin
    Info (332115):     10.240      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~14|cout
    Info (332115):     10.240      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~16|cin
    Info (332115):     10.275      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~16|cout
    Info (332115):     10.275      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~18|cin
    Info (332115):     10.310      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~18|cout
    Info (332115):     10.310      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~21|cin
    Info (332115):     10.345      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~21|cout
    Info (332115):     10.345      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~22|cin
    Info (332115):     10.515      0.170 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~22|combout
    Info (332115):     10.979      0.464 FF    IC  wine1|Div0|auto_generated|divider|divider|StageOut[258]~500|datac
    Info (332115):     11.112      0.133 FF  CELL  wine1|Div0|auto_generated|divider|divider|StageOut[258]~500|combout
    Info (332115):     11.511      0.399 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~0|dataa
    Info (332115):     11.661      0.150 FF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~0|cout
    Info (332115):     11.661      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~2|cin
    Info (332115):     11.696      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~2|cout
    Info (332115):     11.696      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~4|cin
    Info (332115):     11.731      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~4|cout
    Info (332115):     11.731      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~6|cin
    Info (332115):     11.766      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~6|cout
    Info (332115):     11.766      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~8|cin
    Info (332115):     11.860      0.094 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~8|cout
    Info (332115):     11.860      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~10|cin
    Info (332115):     11.895      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~10|cout
    Info (332115):     11.895      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~12|cin
    Info (332115):     11.930      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~12|cout
    Info (332115):     11.930      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~14|cin
    Info (332115):     11.965      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~14|cout
    Info (332115):     11.965      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~16|cin
    Info (332115):     12.000      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~16|cout
    Info (332115):     12.000      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~18|cin
    Info (332115):     12.035      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~18|cout
    Info (332115):     12.035      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~21|cin
    Info (332115):     12.070      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~21|cout
    Info (332115):     12.070      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~22|cin
    Info (332115):     12.240      0.170 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~22|combout
    Info (332115):     12.705      0.465 RR    IC  wine1|Div0|auto_generated|divider|divider|StageOut[273]~511|datad
    Info (332115):     12.764      0.059 RR  CELL  wine1|Div0|auto_generated|divider|divider|StageOut[273]~511|combout
    Info (332115):     13.104      0.340 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~0|dataa
    Info (332115):     13.254      0.150 RR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~0|cout
    Info (332115):     13.254      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~2|cin
    Info (332115):     13.289      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~2|cout
    Info (332115):     13.289      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~4|cin
    Info (332115):     13.324      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~4|cout
    Info (332115):     13.324      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~6|cin
    Info (332115):     13.359      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~6|cout
    Info (332115):     13.359      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~8|cin
    Info (332115):     13.394      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~8|cout
    Info (332115):     13.394      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~10|cin
    Info (332115):     13.429      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~10|cout
    Info (332115):     13.429      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~12|cin
    Info (332115):     13.464      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~12|cout
    Info (332115):     13.464      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~14|cin
    Info (332115):     13.558      0.094 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~14|cout
    Info (332115):     13.558      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~16|cin
    Info (332115):     13.593      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~16|cout
    Info (332115):     13.593      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~18|cin
    Info (332115):     13.628      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~18|cout
    Info (332115):     13.628      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~21|cin
    Info (332115):     13.663      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~21|cout
    Info (332115):     13.663      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~22|cin
    Info (332115):     13.833      0.170 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~22|combout
    Info (332115):     14.292      0.459 FF    IC  wine1|Div0|auto_generated|divider|divider|StageOut[288]~522|datad
    Info (332115):     14.351      0.059 FF  CELL  wine1|Div0|auto_generated|divider|divider|StageOut[288]~522|combout
    Info (332115):     14.716      0.365 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~0|datab
    Info (332115):     14.859      0.143 FF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~0|cout
    Info (332115):     14.859      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~2|cin
    Info (332115):     14.894      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~2|cout
    Info (332115):     14.894      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~4|cin
    Info (332115):     14.929      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~4|cout
    Info (332115):     14.929      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[7]~6|cin
    Info (332115):     15.023      0.094 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[7]~6|cout
    Info (332115):     15.023      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~8|cin
    Info (332115):     15.058      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~8|cout
    Info (332115):     15.058      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[9]~10|cin
    Info (332115):     15.093      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[9]~10|cout
    Info (332115):     15.093      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[10]~12|cin
    Info (332115):     15.128      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[10]~12|cout
    Info (332115):     15.128      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[11]~14|cin
    Info (332115):     15.163      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[11]~14|cout
    Info (332115):     15.163      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[12]~16|cin
    Info (332115):     15.198      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[12]~16|cout
    Info (332115):     15.198      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[13]~18|cin
    Info (332115):     15.233      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[13]~18|cout
    Info (332115):     15.233      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[14]~21|cin
    Info (332115):     15.268      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[14]~21|cout
    Info (332115):     15.268      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[15]~22|cin
    Info (332115):     15.438      0.170 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[15]~22|combout
    Info (332115):     15.834      0.396 RR    IC  wine1|Div0|auto_generated|divider|divider|StageOut[303]~533|datac
    Info (332115):     15.967      0.133 RR  CELL  wine1|Div0|auto_generated|divider|divider|StageOut[303]~533|combout
    Info (332115):     16.310      0.343 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~0|dataa
    Info (332115):     16.460      0.150 RR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~0|cout
    Info (332115):     16.460      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~2|cin
    Info (332115):     16.495      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~2|cout
    Info (332115):     16.495      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~4|cin
    Info (332115):     16.530      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~4|cout
    Info (332115):     16.530      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[7]~6|cin
    Info (332115):     16.624      0.094 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[7]~6|cout
    Info (332115):     16.624      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~8|cin
    Info (332115):     16.659      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~8|cout
    Info (332115):     16.659      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[9]~10|cin
    Info (332115):     16.694      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[9]~10|cout
    Info (332115):     16.694      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[10]~12|cin
    Info (332115):     16.729      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[10]~12|cout
    Info (332115):     16.729      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[11]~14|cin
    Info (332115):     16.764      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[11]~14|cout
    Info (332115):     16.764      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[12]~16|cin
    Info (332115):     16.799      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[12]~16|cout
    Info (332115):     16.799      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[13]~18|cin
    Info (332115):     16.834      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[13]~18|cout
    Info (332115):     16.834      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[14]~21|cin
    Info (332115):     16.869      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[14]~21|cout
    Info (332115):     16.869      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[15]~22|cin
    Info (332115):     17.039      0.170 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[15]~22|combout
    Info (332115):     17.424      0.385 FF    IC  wine1|Div0|auto_generated|divider|divider|StageOut[319]~448|datac
    Info (332115):     17.557      0.133 FF  CELL  wine1|Div0|auto_generated|divider|divider|StageOut[319]~448|combout
    Info (332115):     17.753      0.196 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~2|dataa
    Info (332115):     17.903      0.150 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~2|cout
    Info (332115):     17.903      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~4|cin
    Info (332115):     17.938      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~4|cout
    Info (332115):     17.938      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[7]~6|cin
    Info (332115):     17.973      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[7]~6|cout
    Info (332115):     17.973      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~8|cin
    Info (332115):     18.008      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~8|cout
    Info (332115):     18.008      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[9]~10|cin
    Info (332115):     18.043      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[9]~10|cout
    Info (332115):     18.043      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[10]~12|cin
    Info (332115):     18.078      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[10]~12|cout
    Info (332115):     18.078      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[11]~14|cin
    Info (332115):     18.172      0.094 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[11]~14|cout
    Info (332115):     18.172      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[12]~16|cin
    Info (332115):     18.207      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[12]~16|cout
    Info (332115):     18.207      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[13]~18|cin
    Info (332115):     18.242      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[13]~18|cout
    Info (332115):     18.242      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[14]~21|cin
    Info (332115):     18.277      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[14]~21|cout
    Info (332115):     18.277      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[15]~22|cin
    Info (332115):     18.447      0.170 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[15]~22|combout
    Info (332115):     18.809      0.362 RR    IC  wine1|Div0|auto_generated|divider|divider|StageOut[333]~556|datad
    Info (332115):     18.868      0.059 RF  CELL  wine1|Div0|auto_generated|divider|divider|StageOut[333]~556|combout
    Info (332115):     19.218      0.350 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~0|dataa
    Info (332115):     19.368      0.150 FF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~0|cout
    Info (332115):     19.368      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~2|cin
    Info (332115):     19.403      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~2|cout
    Info (332115):     19.403      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~4|cin
    Info (332115):     19.438      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~4|cout
    Info (332115):     19.438      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[7]~6|cin
    Info (332115):     19.473      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[7]~6|cout
    Info (332115):     19.473      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~8|cin
    Info (332115):     19.567      0.094 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~8|cout
    Info (332115):     19.567      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[9]~10|cin
    Info (332115):     19.602      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[9]~10|cout
    Info (332115):     19.602      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[10]~12|cin
    Info (332115):     19.637      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[10]~12|cout
    Info (332115):     19.637      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[11]~14|cin
    Info (332115):     19.672      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[11]~14|cout
    Info (332115):     19.672      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[12]~16|cin
    Info (332115):     19.707      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[12]~16|cout
    Info (332115):     19.707      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[13]~18|cin
    Info (332115):     19.742      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[13]~18|cout
    Info (332115):     19.742      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[14]~21|cin
    Info (332115):     19.777      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[14]~21|cout
    Info (332115):     19.777      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[15]~22|cin
    Info (332115):     19.947      0.170 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[15]~22|combout
    Info (332115):     20.332      0.385 RR    IC  wine1|Div0|auto_generated|divider|divider|StageOut[350]~565|datac
    Info (332115):     20.465      0.133 RR  CELL  wine1|Div0|auto_generated|divider|divider|StageOut[350]~565|combout
    Info (332115):     20.797      0.332 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~5|datab
    Info (332115):     20.940      0.143 RR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~5|cout
    Info (332115):     20.940      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~7|cin
    Info (332115):     20.975      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~7|cout
    Info (332115):     20.975      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~9|cin
    Info (332115):     21.069      0.094 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~9|cout
    Info (332115):     21.069      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~11|cin
    Info (332115):     21.104      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~11|cout
    Info (332115):     21.104      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~13|cin
    Info (332115):     21.139      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~13|cout
    Info (332115):     21.139      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~15|cin
    Info (332115):     21.174      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~15|cout
    Info (332115):     21.174      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~17|cin
    Info (332115):     21.209      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~17|cout
    Info (332115):     21.209      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~19|cin
    Info (332115):     21.244      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~19|cout
    Info (332115):     21.244      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~21|cin
    Info (332115):     21.279      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~21|cout
    Info (332115):     21.279      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~22|cin
    Info (332115):     21.449      0.170 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~22|combout
    Info (332115):     21.559      0.110 FF    IC  wr1_data[0]~2|datad
    Info (332115):     21.618      0.059 FR  CELL  wr1_data[0]~2|combout
    Info (332115):     22.106      0.488 RR    IC  u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0|portbdatain[0]
    Info (332115):     22.164      0.058 RR  CELL  Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     16.667     16.667           latch edge time
    Info (332115):     18.513      1.846  R        clock network delay
    Info (332115):     18.512     -0.001     uTsu  Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :    22.164
    Info (332115): Data Required Time :    18.512
    Info (332115): Slack              :    -3.652 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -2.922
    Info (332115): -to_clock [get_clocks {vga_pll:u5|altpll:altpll_component|_clk0}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -2.922 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : Histo:H0|redVal[0]
    Info (332115): To Node      : touch_tcon:u10|oLCD_B[7]
    Info (332115): Launch Clock : CCD_PIXCLK
    Info (332115): Latch Clock  : vga_pll:u5|altpll:altpll_component|_clk0
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115): 166619.999  166619.999           launch edge time
    Info (332115): 166621.779      1.780  R        clock network delay
    Info (332115): 166621.920      0.141     uTco  Histo:H0|redVal[0]
    Info (332115): 166621.920      0.000 FF  CELL  H0|redVal[0]|regout
    Info (332115): 166622.076      0.156 FF    IC  u10|LessThan6~1|dataa
    Info (332115): 166622.226      0.150 FR  CELL  u10|LessThan6~1|cout
    Info (332115): 166622.226      0.000 RR    IC  u10|LessThan6~3|cin
    Info (332115): 166622.320      0.094 RF  CELL  u10|LessThan6~3|cout
    Info (332115): 166622.320      0.000 FF    IC  u10|LessThan6~5|cin
    Info (332115): 166622.355      0.035 FR  CELL  u10|LessThan6~5|cout
    Info (332115): 166622.355      0.000 RR    IC  u10|LessThan6~7|cin
    Info (332115): 166622.390      0.035 RF  CELL  u10|LessThan6~7|cout
    Info (332115): 166622.390      0.000 FF    IC  u10|LessThan6~9|cin
    Info (332115): 166622.425      0.035 FR  CELL  u10|LessThan6~9|cout
    Info (332115): 166622.425      0.000 RR    IC  u10|LessThan6~11|cin
    Info (332115): 166622.460      0.035 RF  CELL  u10|LessThan6~11|cout
    Info (332115): 166622.460      0.000 FF    IC  u10|LessThan6~13|cin
    Info (332115): 166622.495      0.035 FR  CELL  u10|LessThan6~13|cout
    Info (332115): 166622.495      0.000 RR    IC  u10|LessThan6~14|cin
    Info (332115): 166622.665      0.170 RR  CELL  u10|LessThan6~14|combout
    Info (332115): 166622.914      0.249 RR    IC  u10|read_blue[7]~7|datac
    Info (332115): 166623.024      0.110 RR  CELL  u10|read_blue[7]~7|combout
    Info (332115): 166623.024      0.000 RR    IC  u10|oLCD_B[7]|datain
    Info (332115): 166623.066      0.042 RR  CELL  touch_tcon:u10|oLCD_B[7]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115): 166620.000  166620.000           latch edge time
    Info (332115): 166620.112      0.112  R        clock network delay
    Info (332115): 166620.144      0.032     uTsu  touch_tcon:u10|oLCD_B[7]
    Info (332115): 
    Info (332115): Data Arrival Time  : 166623.066
    Info (332115): Data Required Time : 166620.144
    Info (332115): Slack              :    -2.922 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -2.573
    Info (332115): -to_clock [get_clocks {N/C}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -2.573 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]
    Info (332115): To Node      : DRAM_DQ[3]
    Info (332115): Launch Clock : sdram_pll:u6|altpll:altpll_component|_clk0
    Info (332115): Latch Clock  : N/C
    Info (332115): Max Delay Exception      : 1.000
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.171      0.171  R        clock network delay
    Info (332115):      0.293      0.122     uTco  Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]
    Info (332115):      0.347      0.054 RR  CELL  u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0|portadataout[3]
    Info (332115):      1.247      0.900 RR    IC  u7|mDATAIN[3]~3|datac
    Info (332115):      1.354      0.107 RR  CELL  u7|mDATAIN[3]~3|combout
    Info (332115):      2.135      0.781 RR    IC  DRAM_DQ[3]|datain
    Info (332115):      3.573      1.438 RR  CELL  DRAM_DQ[3]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.000      1.000           latch edge time
    Info (332115):      1.000      0.000  R        clock network delay
    Info (332115):      1.000      0.000  R  oExt  DRAM_DQ[3]
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.573
    Info (332115): Data Required Time :     1.000
    Info (332115): Slack              :    -2.573 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.142
    Info (332115): -to_clock [get_clocks {sdram_pll:u6|altpll:altpll_component|_clk0}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.142 
    Info (332115): ===================================================================
    Info (332115): From Node    : DRAM_DQ[30]
    Info (332115): To Node      : Sdram_Control_4Port:u8|mDATAOUT[14]
    Info (332115): Launch Clock : n/a
    Info (332115): Latch Clock  : sdram_pll:u6|altpll:altpll_component|_clk0
    Info (332115): Max Delay Exception      : 1.000
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.000      0.000  R        clock network delay
    Info (332115):      0.000      0.000  R  iExt  DRAM_DQ[30]
    Info (332115):      0.711      0.711 RR  CELL  Sdram_Control_4Port:u8|mDATAOUT[14]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.000      1.000           latch edge time
    Info (332115):      0.888     -0.112  R        clock network delay
    Info (332115):      0.853     -0.035     uTsu  Sdram_Control_4Port:u8|mDATAOUT[14]
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.711
    Info (332115): Data Required Time :     0.853
    Info (332115): Slack              :     0.142 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 16.231
    Info (332115): -to_clock [get_clocks {iCLK_50}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 16.231 
    Info (332115): ===================================================================
    Info (332115): From Node    : I2C_CCD_Config:u9|mI2C_CTRL_CLK
    Info (332115): To Node      : I2C_CCD_Config:u9|mI2C_CTRL_CLK
    Info (332115): Launch Clock : iCLK_50
    Info (332115): Latch Clock  : iCLK_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.155      1.155  R        clock network delay
    Info (332115):      1.296      0.141     uTco  I2C_CCD_Config:u9|mI2C_CTRL_CLK
    Info (332115):      1.296      0.000 RR  CELL  u9|mI2C_CTRL_CLK|regout
    Info (332115):      3.026      1.730 RR    IC  u9|mI2C_CTRL_CLK~0|dataa
    Info (332115):      3.206      0.180 RR  CELL  u9|mI2C_CTRL_CLK~0|combout
    Info (332115):      4.771      1.565 RR    IC  u9|mI2C_CTRL_CLK|sdata
    Info (332115):      4.956      0.185 RR  CELL  I2C_CCD_Config:u9|mI2C_CTRL_CLK
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     21.155      1.155  R        clock network delay
    Info (332115):     21.187      0.032     uTsu  I2C_CCD_Config:u9|mI2C_CTRL_CLK
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.956
    Info (332115): Data Required Time :    21.187
    Info (332115): Slack              :    16.231 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.209
    Info (332115): -to_clock [get_clocks {iCLK_50}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.209 
    Info (332115): ===================================================================
    Info (332115): From Node    : Reset_Delay:u1|Cont[21]
    Info (332115): To Node      : Reset_Delay:u1|oRST_1
    Info (332115): Launch Clock : iCLK_50
    Info (332115): Latch Clock  : iCLK_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.794      1.794  R        clock network delay
    Info (332115):      1.935      0.141     uTco  Reset_Delay:u1|Cont[21]
    Info (332115):      1.935      0.000 RR  CELL  u1|Cont[21]|regout
    Info (332115):      2.324      0.389 RR    IC  u1|oRST_1~1|datac
    Info (332115):      2.431      0.107 RR  CELL  u1|oRST_1~1|combout
    Info (332115):      2.431      0.000 RR    IC  u1|oRST_1|datain
    Info (332115):      2.473      0.042 RR  CELL  Reset_Delay:u1|oRST_1
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.112      2.112  R        clock network delay
    Info (332115):      2.264      0.152      uTh  Reset_Delay:u1|oRST_1
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.473
    Info (332115): Data Required Time :     2.264
    Info (332115): Slack              :     0.209 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215
    Info (332115): -to_clock [get_clocks {CCD_PIXCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.215 
    Info (332115): ===================================================================
    Info (332115): From Node    : CCD_Capture:u2|mSTART
    Info (332115): To Node      : CCD_Capture:u2|mSTART
    Info (332115): Launch Clock : CCD_PIXCLK
    Info (332115): Latch Clock  : CCD_PIXCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.802      1.802  R        clock network delay
    Info (332115):      1.943      0.141     uTco  CCD_Capture:u2|mSTART
    Info (332115):      1.943      0.000 RR  CELL  u2|mSTART|regout
    Info (332115):      1.943      0.000 RR    IC  u2|mSTART~0|datac
    Info (332115):      2.127      0.184 RR  CELL  u2|mSTART~0|combout
    Info (332115):      2.127      0.000 RR    IC  u2|mSTART|datain
    Info (332115):      2.169      0.042 RR  CELL  CCD_Capture:u2|mSTART
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.802      1.802  R        clock network delay
    Info (332115):      1.954      0.152      uTh  CCD_Capture:u2|mSTART
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.169
    Info (332115): Data Required Time :     1.954
    Info (332115): Slack              :     0.215 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215
    Info (332115): -to_clock [get_clocks {sdram_pll:u6|altpll:altpll_component|_clk0}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.215 
    Info (332115): ===================================================================
    Info (332115): From Node    : Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]
    Info (332115): To Node      : Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]
    Info (332115): Launch Clock : sdram_pll:u6|altpll:altpll_component|_clk0
    Info (332115): Latch Clock  : sdram_pll:u6|altpll:altpll_component|_clk0
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.071      0.071  R        clock network delay
    Info (332115):      0.212      0.141     uTco  Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]
    Info (332115):      0.212      0.000 RR  CELL  u7|control1|init_timer[0]|regout
    Info (332115):      0.212      0.000 RR    IC  u7|control1|init_timer[0]~43|datac
    Info (332115):      0.396      0.184 RR  CELL  u7|control1|init_timer[0]~43|combout
    Info (332115):      0.396      0.000 RR    IC  u7|control1|init_timer[0]|datain
    Info (332115):      0.438      0.042 RR  CELL  Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.071      0.071  R        clock network delay
    Info (332115):      0.223      0.152      uTh  Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.438
    Info (332115): Data Required Time :     0.223
    Info (332115): Slack              :     0.215 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215
    Info (332115): -to_clock [get_clocks {vga_pll:u5|altpll:altpll_component|_clk0}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.215 
    Info (332115): ===================================================================
    Info (332115): From Node    : Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]
    Info (332115): To Node      : Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]
    Info (332115): Launch Clock : vga_pll:u5|altpll:altpll_component|_clk0
    Info (332115): Latch Clock  : vga_pll:u5|altpll:altpll_component|_clk0
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.092      0.092  R        clock network delay
    Info (332115):      0.233      0.141     uTco  Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]
    Info (332115):      0.233      0.000 RR  CELL  u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]|regout
    Info (332115):      0.233      0.000 RR    IC  u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2|datac
    Info (332115):      0.417      0.184 RR  CELL  u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2|combout
    Info (332115):      0.417      0.000 RR    IC  u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]|datain
    Info (332115):      0.459      0.042 RR  CELL  Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.092      0.092  R        clock network delay
    Info (332115):      0.244      0.152      uTh  Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.459
    Info (332115): Data Required Time :     0.244
    Info (332115): Slack              :     0.215 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.240
    Info (332115): -to_clock [get_clocks {N/C}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 1.240 
    Info (332115): ===================================================================
    Info (332115): From Node    : Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_13
    Info (332115): To Node      : DRAM_DQ[29]
    Info (332115): Launch Clock : sdram_pll:u6|altpll:altpll_component|_clk0
    Info (332115): Latch Clock  : N/C
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):     -0.102     -0.102  R        clock network delay
    Info (332115):     -0.005      0.097     uTco  Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_13
    Info (332115):      1.240      1.245 RR  CELL  DRAM_DQ[29]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.000      0.000  R        clock network delay
    Info (332115):      0.000      0.000  R  oExt  DRAM_DQ[29]
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.240
    Info (332115): Data Required Time :     0.000
    Info (332115): Slack              :     1.240 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (1 violated).  Worst case slack is -2.117
    Info (332115): -to_clock [get_clocks {CCD_PIXCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is -2.117 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : Reset_Delay:u1|oRST_1
    Info (332115): To Node      : RAW2RGB:u3|rGreen[1]
    Info (332115): Launch Clock : iCLK_50
    Info (332115): Latch Clock  : CCD_PIXCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115): 166720.000  166720.000           launch edge time
    Info (332115): 166722.112      2.112  R        clock network delay
    Info (332115): 166722.253      0.141     uTco  Reset_Delay:u1|oRST_1
    Info (332115): 166722.253      0.000 RR  CELL  u1|oRST_1|regout
    Info (332115): 166722.653      0.400 RR    IC  u1|oRST_1~clkctrl|inclk[0]
    Info (332115): 166722.653      0.000 RR  CELL  u1|oRST_1~clkctrl|outclk
    Info (332115): 166723.464      0.811 RR    IC  u3|rGreen[1]|aclr
    Info (332115): 166723.909      0.445 RR  CELL  RAW2RGB:u3|rGreen[1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115): 166720.001  166720.001           latch edge time
    Info (332115): 166721.760      1.759  R        clock network delay
    Info (332115): 166721.792      0.032     uTsu  RAW2RGB:u3|rGreen[1]
    Info (332115): 
    Info (332115): Data Arrival Time  : 166723.909
    Info (332115): Data Required Time : 166721.792
    Info (332115): Slack              :    -2.117 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 2.308
    Info (332115): -to_clock [get_clocks {sdram_pll:u6|altpll:altpll_component|_clk0}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 2.308 
    Info (332115): ===================================================================
    Info (332115): From Node    : Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]
    Info (332115): To Node      : Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr
    Info (332115): Launch Clock : sdram_pll:u6|altpll:altpll_component|_clk0 (INVERTED)
    Info (332115): Latch Clock  : sdram_pll:u6|altpll:altpll_component|_clk0
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      3.333      3.333           launch edge time
    Info (332115):      3.465      0.132  F        clock network delay
    Info (332115):      3.606      0.141     uTco  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]
    Info (332115):      3.606      0.000 RR  CELL  u8|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]|regout
    Info (332115):      4.077      0.471 RR    IC  u8|write_fifo1|dcfifo_component|auto_generated|p0addr|aclr
    Info (332115):      4.522      0.445 RR  CELL  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      6.666      6.666           latch edge time
    Info (332115):      6.798      0.132  R        clock network delay
    Info (332115):      6.830      0.032     uTsu  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.522
    Info (332115): Data Required Time :     6.830
    Info (332115): Slack              :     2.308 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.081
    Info (332115): -to_clock [get_clocks {vga_pll:u5|altpll:altpll_component|_clk0}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 14.081 
    Info (332115): ===================================================================
    Info (332115): From Node    : Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]
    Info (332115): To Node      : Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]
    Info (332115): Launch Clock : vga_pll:u5|altpll:altpll_component|_clk0 (INVERTED)
    Info (332115): Latch Clock  : vga_pll:u5|altpll:altpll_component|_clk0
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     15.000     15.000           launch edge time
    Info (332115):     15.106      0.106  F        clock network delay
    Info (332115):     15.247      0.141     uTco  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]
    Info (332115):     15.247      0.000 RR  CELL  u8|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]|regout
    Info (332115):     15.605      0.358 RR    IC  u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]|aclr
    Info (332115):     16.050      0.445 RR  CELL  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     30.000     30.000           latch edge time
    Info (332115):     30.099      0.099  R        clock network delay
    Info (332115):     30.131      0.032     uTsu  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]
    Info (332115): 
    Info (332115): Data Arrival Time  :    16.050
    Info (332115): Data Required Time :    30.131
    Info (332115): Slack              :    14.081 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 16.000
    Info (332115): -to_clock [get_clocks {iCLK_50}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 16.000 
    Info (332115): ===================================================================
    Info (332115): From Node    : I2C_CCD_Config:u9|combo_cnt[18]
    Info (332115): To Node      : I2C_CCD_Config:u9|mI2C_CTRL_CLK
    Info (332115): Launch Clock : iCLK_50
    Info (332115): Latch Clock  : iCLK_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.793      1.793  R        clock network delay
    Info (332115):      1.934      0.141     uTco  I2C_CCD_Config:u9|combo_cnt[18]
    Info (332115):      1.934      0.000 RR  CELL  u9|combo_cnt[18]|regout
    Info (332115):      2.103      0.169 RR    IC  u9|Equal4~5|dataa
    Info (332115):      2.290      0.187 RR  CELL  u9|Equal4~5|combout
    Info (332115):      2.476      0.186 RR    IC  u9|Equal4~7|datab
    Info (332115):      2.656      0.180 RR  CELL  u9|Equal4~7|combout
    Info (332115):      2.955      0.299 RR    IC  u9|i2c_reset|datab
    Info (332115):      3.130      0.175 RR  CELL  u9|i2c_reset|combout
    Info (332115):      4.742      1.612 RR    IC  u9|mI2C_CTRL_CLK|aclr
    Info (332115):      5.187      0.445 RF  CELL  I2C_CCD_Config:u9|mI2C_CTRL_CLK
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     21.155      1.155  R        clock network delay
    Info (332115):     21.187      0.032     uTsu  I2C_CCD_Config:u9|mI2C_CTRL_CLK
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.187
    Info (332115): Data Required Time :    21.187
    Info (332115): Slack              :    16.000 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.673
    Info (332115): -to_clock [get_clocks {CCD_PIXCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.673 
    Info (332115): ===================================================================
    Info (332115): From Node    : Reset_Delay:u1|oRST_2
    Info (332115): To Node      : CCD_Capture:u2|Pre_FVAL
    Info (332115): Launch Clock : iCLK_50
    Info (332115): Latch Clock  : CCD_PIXCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.795      1.795  R        clock network delay
    Info (332115):      1.936      0.141     uTco  Reset_Delay:u1|oRST_2
    Info (332115):      1.936      0.000 RR  CELL  u1|oRST_2|regout
    Info (332115):      2.329      0.393 RR    IC  u1|oRST_2~clkctrl|inclk[0]
    Info (332115):      2.329      0.000 RR  CELL  u1|oRST_2~clkctrl|outclk
    Info (332115):      3.159      0.830 RR    IC  u2|Pre_FVAL|aclr
    Info (332115):      3.604      0.445 RR  CELL  CCD_Capture:u2|Pre_FVAL
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.779      1.779  R        clock network delay
    Info (332115):      1.931      0.152      uTh  CCD_Capture:u2|Pre_FVAL
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.604
    Info (332115): Data Required Time :     1.931
    Info (332115): Slack              :     1.673 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.688
    Info (332115): -to_clock [get_clocks {iCLK_50}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.688 
    Info (332115): ===================================================================
    Info (332115): From Node    : Reset_Delay:u1|oRST_0
    Info (332115): To Node      : lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[0]
    Info (332115): Launch Clock : iCLK_50
    Info (332115): Latch Clock  : iCLK_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.795      1.795  R        clock network delay
    Info (332115):      1.936      0.141     uTco  Reset_Delay:u1|oRST_0
    Info (332115):      1.936      0.000 RR  CELL  u1|oRST_0|regout
    Info (332115):      2.338      0.402 RR    IC  u1|oRST_0~clkctrl|inclk[0]
    Info (332115):      2.338      0.000 RR  CELL  u1|oRST_0~clkctrl|outclk
    Info (332115):      3.155      0.817 RR    IC  u11|u0|mI2S_CLK_DIV[0]|aclr
    Info (332115):      3.600      0.445 RR  CELL  lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.760      1.760  R        clock network delay
    Info (332115):      1.912      0.152      uTh  lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.600
    Info (332115): Data Required Time :     1.912
    Info (332115): Slack              :     1.688 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 3.913
    Info (332115): -to_clock [get_clocks {sdram_pll:u6|altpll:altpll_component|_clk0}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 3.913 
    Info (332115): ===================================================================
    Info (332115): From Node    : Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]
    Info (332115): To Node      : Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2
    Info (332115): Launch Clock : sdram_pll:u6|altpll:altpll_component|_clk0 (INVERTED)
    Info (332115): Latch Clock  : sdram_pll:u6|altpll:altpll_component|_clk0
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      3.333      3.333           launch edge time
    Info (332115):      3.470      0.137  F        clock network delay
    Info (332115):      3.611      0.141     uTco  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]
    Info (332115):      3.611      0.000 RR  CELL  u8|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a[0]|regout
    Info (332115):      3.757      0.146 RR    IC  u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2|aclr
    Info (332115):      4.202      0.445 RR  CELL  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.137      0.137  R        clock network delay
    Info (332115):      0.289      0.152      uTh  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.202
    Info (332115): Data Required Time :     0.289
    Info (332115): Slack              :     3.913 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 15.581
    Info (332115): -to_clock [get_clocks {vga_pll:u5|altpll:altpll_component|_clk0}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 15.581 
    Info (332115): ===================================================================
    Info (332115): From Node    : Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]
    Info (332115): To Node      : Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]
    Info (332115): Launch Clock : vga_pll:u5|altpll:altpll_component|_clk0 (INVERTED)
    Info (332115): Latch Clock  : vga_pll:u5|altpll:altpll_component|_clk0
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     15.000     15.000           launch edge time
    Info (332115):     15.092      0.092  F        clock network delay
    Info (332115):     15.233      0.141     uTco  Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]
    Info (332115):     15.233      0.000 RR  CELL  u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]|regout
    Info (332115):     15.380      0.147 RR    IC  u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]|aclr
    Info (332115):     15.825      0.445 RR  CELL  Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.092      0.092  R        clock network delay
    Info (332115):      0.244      0.152      uTh  Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]
    Info (332115): 
    Info (332115): Data Arrival Time  :    15.825
    Info (332115): Data Required Time :     0.244
    Info (332115): Slack              :    15.581 
    Info (332115): ===================================================================
    Info (332115): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 0.953
    Info (332113): Targets: [get_clocks {sdram_pll:u6|altpll:altpll_component|_clk0}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 0.953 
    Info (332113): ===================================================================
    Info (332113): Node             : Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0
    Info (332113): Clock            : sdram_pll:u6|altpll:altpll_component|_clk0
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           iCLK_50_3
    Info (332113):      0.571      0.571 RR  CELL  iCLK_50_3|combout
    Info (332113):      1.976      1.405 RR    IC  u6|altpll_component|pll|inclk[0]
    Info (332113):     -1.775     -3.751 RR  CELL  u6|altpll_component|pll|clk[0]
    Info (332113):     -1.023      0.752 RR    IC  u6|altpll_component|_clk0~clkctrl|inclk[0]
    Info (332113):     -1.023      0.000 RR  CELL  u6|altpll_component|_clk0~clkctrl|outclk
    Info (332113):     -0.281      0.742 RR    IC  u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2|clk1
    Info (332113):      0.130      0.411 RR  CELL  Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      3.333      3.333           launch edge time
    Info (332113):      3.333      0.000           source latency
    Info (332113):      3.333      0.000           iCLK_50_3
    Info (332113):      3.904      0.571 RR  CELL  iCLK_50_3|combout
    Info (332113):      5.309      1.405 RR    IC  u6|altpll_component|pll|inclk[0]
    Info (332113):      1.558     -3.751 RR  CELL  u6|altpll_component|pll|clk[0]
    Info (332113):      2.310      0.752 FF    IC  u6|altpll_component|_clk0~clkctrl|inclk[0]
    Info (332113):      2.310      0.000 FF  CELL  u6|altpll_component|_clk0~clkctrl|outclk
    Info (332113):      3.052      0.742 FF    IC  u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2|clk1
    Info (332113):      3.463      0.411 FF  CELL  Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0
    Info (332113): 
    Info (332113): Required Width   :     2.380
    Info (332113): Actual Width     :     3.333
    Info (332113): Slack            :     0.953
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.333
    Info (332113): Targets: [get_clocks {sdram_pll:u6|altpll:altpll_component|_clk1}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 3.333 
    Info (332113): ===================================================================
    Info (332113): Node             : oDRAM0_CLK
    Info (332113): Clock            : sdram_pll:u6|altpll:altpll_component|_clk1
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     -1.666     -1.666           launch edge time
    Info (332113):     -1.666      0.000           source latency
    Info (332113):     -1.666      0.000           iCLK_50_3
    Info (332113):     -1.095      0.571 RR  CELL  iCLK_50_3|combout
    Info (332113):      0.310      1.405 RR    IC  u6|altpll_component|pll|inclk[0]
    Info (332113):     -3.441     -3.751 RR  CELL  u6|altpll_component|pll|clk[1]
    Info (332113):     -2.689      0.752 RR    IC  u6|altpll_component|_clk1~clkctrl|inclk[0]
    Info (332113):     -2.689      0.000 RR  CELL  u6|altpll_component|_clk1~clkctrl|outclk
    Info (332113):     -1.682      1.007 RR    IC  oDRAM0_CLK|datain
    Info (332113):     -0.164      1.518 RR  CELL  oDRAM0_CLK
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      1.667      1.667           launch edge time
    Info (332113):      1.667      0.000           source latency
    Info (332113):      1.667      0.000           iCLK_50_3
    Info (332113):      2.238      0.571 RR  CELL  iCLK_50_3|combout
    Info (332113):      3.643      1.405 RR    IC  u6|altpll_component|pll|inclk[0]
    Info (332113):     -0.108     -3.751 RR  CELL  u6|altpll_component|pll|clk[1]
    Info (332113):      0.644      0.752 FF    IC  u6|altpll_component|_clk1~clkctrl|inclk[0]
    Info (332113):      0.644      0.000 FF  CELL  u6|altpll_component|_clk1~clkctrl|outclk
    Info (332113):      1.651      1.007 FF    IC  oDRAM0_CLK|datain
    Info (332113):      3.169      1.518 FF  CELL  oDRAM0_CLK
    Info (332113): 
    Info (332113): Required Width   :     0.000
    Info (332113): Actual Width     :     3.333
    Info (332113): Slack            :     3.333
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.889
    Info (332113): Targets: [get_clocks {oDRAM0_CLK}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 3.889 
    Info (332113): ===================================================================
    Info (332113): Node             : oDRAM0_CLK
    Info (332113): Clock            : oDRAM0_CLK
    Info (332113): Type             : Port Rate
    Info (332113): Required Width   :     2.777
    Info (332113): Actual Width     :     6.666
    Info (332113): Slack            :     3.889
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 5.953
    Info (332113): Targets: [get_clocks {CCD_PIXCLK}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 5.953 
    Info (332113): ===================================================================
    Info (332113): Node             : Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0
    Info (332113): Clock            : CCD_PIXCLK
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           GPIO_CLKIN_N1
    Info (332113):      0.571      0.571 RR  CELL  GPIO_CLKIN_N1|combout
    Info (332113):      0.640      0.069 RR    IC  GPIO_CLKIN_N1~clkctrl|inclk[0]
    Info (332113):      0.640      0.000 RR  CELL  GPIO_CLKIN_N1~clkctrl|outclk
    Info (332113):      1.417      0.777 RR    IC  u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0|clk1
    Info (332113):      1.848      0.431 RR  CELL  Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      8.333      8.333           launch edge time
    Info (332113):      8.333      0.000           source latency
    Info (332113):      8.333      0.000           GPIO_CLKIN_N1
    Info (332113):      8.904      0.571 FF  CELL  GPIO_CLKIN_N1|combout
    Info (332113):      8.973      0.069 FF    IC  GPIO_CLKIN_N1~clkctrl|inclk[0]
    Info (332113):      8.973      0.000 FF  CELL  GPIO_CLKIN_N1~clkctrl|outclk
    Info (332113):      9.750      0.777 FF    IC  u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0|clk1
    Info (332113):     10.181      0.431 FF  CELL  Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0
    Info (332113): 
    Info (332113): Required Width   :     2.380
    Info (332113): Actual Width     :     8.333
    Info (332113): Slack            :     5.953
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.000
    Info (332113): Targets: [get_clocks {iCLK_50}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 9.000 
    Info (332113): ===================================================================
    Info (332113): Node             : I2C_CCD_Config:u9|combo_cnt[0]
    Info (332113): Clock            : iCLK_50
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           iCLK_50
    Info (332113):      0.541      0.541 RR  CELL  iCLK_50|combout
    Info (332113):      0.609      0.068 RR    IC  iCLK_50~clkctrl|inclk[0]
    Info (332113):      0.609      0.000 RR  CELL  iCLK_50~clkctrl|outclk
    Info (332113):      1.472      0.863 RR    IC  u9|combo_cnt[0]|clk
    Info (332113):      1.794      0.322 RR  CELL  I2C_CCD_Config:u9|combo_cnt[0]
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     10.000     10.000           launch edge time
    Info (332113):     10.000      0.000           source latency
    Info (332113):     10.000      0.000           iCLK_50
    Info (332113):     10.541      0.541 FF  CELL  iCLK_50|combout
    Info (332113):     10.609      0.068 FF    IC  iCLK_50~clkctrl|inclk[0]
    Info (332113):     10.609      0.000 FF  CELL  iCLK_50~clkctrl|outclk
    Info (332113):     11.472      0.863 FF    IC  u9|combo_cnt[0]|clk
    Info (332113):     11.794      0.322 FF  CELL  I2C_CCD_Config:u9|combo_cnt[0]
    Info (332113): 
    Info (332113): Required Width   :     1.000
    Info (332113): Actual Width     :    10.000
    Info (332113): Slack            :     9.000
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 10.000
    Info (332113): Targets: [get_clocks {iCLK_50_2}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 10.000 
    Info (332113): ===================================================================
    Info (332113): Node             : iCLK_50_2|combout
    Info (332113): Clock            : iCLK_50_2
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           iCLK_50_2
    Info (332113):      0.561      0.561 RR  CELL  iCLK_50_2|combout
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     10.000     10.000           launch edge time
    Info (332113):     10.000      0.000           source latency
    Info (332113):     10.000      0.000           iCLK_50_2
    Info (332113):     10.561      0.561 FF  CELL  iCLK_50_2|combout
    Info (332113): 
    Info (332113): Required Width   :     0.000
    Info (332113): Actual Width     :    10.000
    Info (332113): Slack            :    10.000
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 10.000
    Info (332113): Targets: [get_clocks {iCLK_50_3}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 10.000 
    Info (332113): ===================================================================
    Info (332113): Node             : iCLK_50_3|combout
    Info (332113): Clock            : iCLK_50_3
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           iCLK_50_3
    Info (332113):      0.571      0.571 RR  CELL  iCLK_50_3|combout
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     10.000     10.000           launch edge time
    Info (332113):     10.000      0.000           source latency
    Info (332113):     10.000      0.000           iCLK_50_3
    Info (332113):     10.571      0.571 FF  CELL  iCLK_50_3|combout
    Info (332113): 
    Info (332113): Required Width   :     0.000
    Info (332113): Actual Width     :    10.000
    Info (332113): Slack            :    10.000
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.873
    Info (332113): Targets: [get_clocks {vga_pll:u5|altpll:altpll_component|_clk0}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 12.873 
    Info (332113): ===================================================================
    Info (332113): Node             : Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]
    Info (332113): Clock            : vga_pll:u5|altpll:altpll_component|_clk0
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           iCLK_50_2
    Info (332113):      0.561      0.561 RR  CELL  iCLK_50_2|combout
    Info (332113):      1.964      1.403 RR    IC  u5|altpll_component|pll|inclk[0]
    Info (332113):     -1.787     -3.751 RR  CELL  u5|altpll_component|pll|clk[0]
    Info (332113):     -1.040      0.747 RR    IC  u5|altpll_component|_clk0~clkctrl|inclk[0]
    Info (332113):     -1.040      0.000 RR  CELL  u5|altpll_component|_clk0~clkctrl|outclk
    Info (332113):     -0.293      0.747 RR    IC  u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2|clk0
    Info (332113):      0.116      0.409 RR  CELL  Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     15.000     15.000           launch edge time
    Info (332113):     15.000      0.000           source latency
    Info (332113):     15.000      0.000           iCLK_50_2
    Info (332113):     15.561      0.561 RR  CELL  iCLK_50_2|combout
    Info (332113):     16.964      1.403 RR    IC  u5|altpll_component|pll|inclk[0]
    Info (332113):     13.213     -3.751 RR  CELL  u5|altpll_component|pll|clk[0]
    Info (332113):     13.960      0.747 FF    IC  u5|altpll_component|_clk0~clkctrl|inclk[0]
    Info (332113):     13.960      0.000 FF  CELL  u5|altpll_component|_clk0~clkctrl|outclk
    Info (332113):     14.707      0.747 FF    IC  u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2|clk0
    Info (332113):     15.116      0.409 FF  CELL  Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]
    Info (332113): 
    Info (332113): Required Width   :     2.127
    Info (332113): Actual Width     :    15.000
    Info (332113): Slack            :    12.873
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 37.223
    Info (332113): Targets: [get_clocks {CCD_MCLK}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 37.223 
    Info (332113): ===================================================================
    Info (332113): Node             : GPIO_CLKOUT_N1
    Info (332113): Clock            : CCD_MCLK
    Info (332113): Type             : Port Rate
    Info (332113): Required Width   :     2.777
    Info (332113): Actual Width     :    40.000
    Info (332113): Slack            :    37.223
    Info (332113): ===================================================================
    Info (332113): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 512 megabytes
    Info: Processing ended: Thu May 26 19:18:47 2016
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


