# variables:
#   global_cycle_seconds: 1e-9
#   technology: "45nm"

# architecture:
#   version: 0.4
#   nodes:
#   - !Component
#     name: MainMemory
#     class: DRAM
#     attributes: {width: 256, block_size: 32, word_bits: 8, datawidth: 8}
#     required_actions: ['read', 'write']
#   - !Component
#     name: GlobalBuffer
#     class: SRAM
#     attributes:
#         depth: 8192
#         width: 256
#         block_size: 32
#         word_bits: 8
#         datawidth: 8
#         n_rdwr_ports: 2
#         n_rd_ports: 0
#         n_wr_ports: 0
#     required_actions: ['read', 'write']
#   - !Component
#     name: MACC
#     class: intmac
#     attributes:
#         datawidth: 8
#         width: 8
#         cycle_time: 1e-9
#     required_actions: ['compute']

#     variables:
#   global_cycle_seconds: 1e-9
#   technology: "45nm"

# architecture:
#     version: 0.4
#     nodes:
#     - !Component
#         name: MainMemory
#         class: DRAM
#         attributes: {width: 256, block_size: 32, word_bits: 8, datawidth: 8}   # Change attribute values
#         required_actions: ['read', 'write']
#     - !Container
#         name: NNengine
#         spatial: {meshX: 16, meshY: 16}

#      - !Component
#         name: global_buffer
#         class: SRAM
#         attributes:
#           width: 128
#           depth: 2048
#           datawidth: datawidth
#           n_banks: 1
#           n_rdwr_ports: 2

#       - !Container
#         name: PE
#         spatial: {meshX: {{pe_meshX}}, meshY: {{pe_meshY}}}

#       - !Component
#         name: scratchpad
#         class: smart_storage  # definitions of the compound classes can be found under "components" folder
#         attributes: {depth: 128, width: 16, datawidth: datawidth}

#       # registers for the mac unit
#       - !Component
#         name: weight_reg
#         class: reg_storage
#         attributes: {depth: 1, width: 16, datawidth: datawidth}

#       - !Component
#         name: input_activation_reg
#         class: reg_storage
#         attributes: {depth: 1, width: 16, datawidth: datawidth}

#       - !Component
#         name: output_activation_reg
#         class: reg_storage
#         attributes: {depth: 1, width: 16, datawidth: datawidth}

#       - !Component
#         name: mac
#         class: mac_compute
#         attributes: {num_pipline_stages: 2, datawidth: datawidth}

# Architecture Specification
# DRAM
# Network-On-Chip (Multi Channel Memory IO)
# 2D Spatial NN Engines Array (16x16)
# 	Global Buffer (32Kb)
# 	2D Spatial PE Array (8x8)
# 		RegFile 64-512 Bytes
# 		ALU (MAC)

# architecture:
#   version: 0.4
#   nodes:
#   - !Component
#     name: MainMemory
#     class: DRAM
#     attributes: {width: 256, block_size: 32, word_bits: 8, datawidth: 8}
#     required_actions: ['read', 'write']
#   - !Component
#     name: GlobalBuffer
#     class: SRAM
#     attributes:
#         depth: 8192
#         width: 256
#         block_size: 32
#         word_bits: 8
#         datawidth: 8
#         n_rdwr_ports: 2
#         n_rd_ports: 0
#         n_wr_ports: 0
#     required_actions: ['read', 'write']
#   - !Component
#     name: MACC
#     class: intmac
#     attributes:
#         datawidth: 8
#         width: 8
#         cycle_time: 1e-9
#     required_actions: ['compute']