#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue May  9 16:11:07 2023
# Process ID: 3938
# Current directory: /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.runs/impl_2
# Command line: vivado -log check_40G_sim_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source check_40G_sim_wrapper.tcl -notrace
# Log file: /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.runs/impl_2/check_40G_sim_wrapper.vdi
# Journal file: /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.runs/impl_2/vivado.jou
#-----------------------------------------------------------
source check_40G_sim_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sai/Desktop/Looping_Hardware-design/sim_src'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sai/Desktop/Looping_Hardware-design/hls_src'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx_19.1/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:Userplane_L1_Data_Gen:1.0'. The one found in IP location '/home/sai/Desktop/Looping_Hardware-design/hls_src/U_plane_src/12_Dummy_L1_to_UPLANE/solution1/impl/ip' will take precedence over the same IP in location /home/sai/Desktop/Looping_Hardware-design/hls_src/other_ips/12_Dummy_L1_to_UPLANE/solution1/impl/ip
add_files: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2143.328 ; gain = 729.758 ; free physical = 21087 ; free virtual = 59574
Command: link_design -top check_40G_sim_wrapper -part xczu19eg-ffvd1760-3-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu19eg-ffvd1760-3-e
INFO: [Project 1-454] Reading design checkpoint '/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_BfW_Coeff_Gen_0_0/check_40G_sim_BfW_Coeff_Gen_0_0.dcp' for cell 'check_40G_sim_i/BfW_Coeff_Gen_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_Data_Gen_1_0/check_40G_sim_Data_Gen_1_0.dcp' for cell 'check_40G_sim_i/Data_Gen_1'
INFO: [Project 1-454] Reading design checkpoint '/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_Ethernet_demux_0_1/check_40G_sim_Ethernet_demux_0_1.dcp' for cell 'check_40G_sim_i/Ethernet_demux_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_L1_Data_Gen_0_0/check_40G_sim_L1_Data_Gen_0_0.dcp' for cell 'check_40G_sim_i/L1_Data_Gen_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_L1toORAN_0_0/check_40G_sim_L1toORAN_0_0.dcp' for cell 'check_40G_sim_i/L1toORAN_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_Userplane_L1_Data_Gen_1_0/check_40G_sim_Userplane_L1_Data_Gen_1_0.dcp' for cell 'check_40G_sim_i/Userplane_L1_Data_Gen_1'
INFO: [Project 1-454] Reading design checkpoint '/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_data_fifo_0_0/check_40G_sim_axis_data_fifo_0_0.dcp' for cell 'check_40G_sim_i/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_data_fifo_1_0/check_40G_sim_axis_data_fifo_1_0.dcp' for cell 'check_40G_sim_i/axis_data_fifo_1'
INFO: [Project 1-454] Reading design checkpoint '/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_data_fifo_10_0/check_40G_sim_axis_data_fifo_10_0.dcp' for cell 'check_40G_sim_i/axis_data_fifo_10'
INFO: [Project 1-454] Reading design checkpoint '/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_data_fifo_11_1/check_40G_sim_axis_data_fifo_11_1.dcp' for cell 'check_40G_sim_i/axis_data_fifo_11'
INFO: [Project 1-454] Reading design checkpoint '/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_data_fifo_12_0/check_40G_sim_axis_data_fifo_12_0.dcp' for cell 'check_40G_sim_i/axis_data_fifo_12'
INFO: [Project 1-454] Reading design checkpoint '/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_data_fifo_13_0/check_40G_sim_axis_data_fifo_13_0.dcp' for cell 'check_40G_sim_i/axis_data_fifo_13'
INFO: [Project 1-454] Reading design checkpoint '/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_data_fifo_14_0/check_40G_sim_axis_data_fifo_14_0.dcp' for cell 'check_40G_sim_i/axis_data_fifo_14'
INFO: [Project 1-454] Reading design checkpoint '/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_data_fifo_8_3/check_40G_sim_axis_data_fifo_8_3.dcp' for cell 'check_40G_sim_i/axis_data_fifo_15'
INFO: [Project 1-454] Reading design checkpoint '/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_data_fifo_2_0/check_40G_sim_axis_data_fifo_2_0.dcp' for cell 'check_40G_sim_i/axis_data_fifo_2'
INFO: [Project 1-454] Reading design checkpoint '/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_data_fifo_3_0/check_40G_sim_axis_data_fifo_3_0.dcp' for cell 'check_40G_sim_i/axis_data_fifo_3'
INFO: [Project 1-454] Reading design checkpoint '/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_data_fifo_4_0/check_40G_sim_axis_data_fifo_4_0.dcp' for cell 'check_40G_sim_i/axis_data_fifo_4'
INFO: [Project 1-454] Reading design checkpoint '/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_data_fifo_5_3/check_40G_sim_axis_data_fifo_5_3.dcp' for cell 'check_40G_sim_i/axis_data_fifo_5'
INFO: [Project 1-454] Reading design checkpoint '/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_data_fifo_6_0/check_40G_sim_axis_data_fifo_6_0.dcp' for cell 'check_40G_sim_i/axis_data_fifo_6'
INFO: [Project 1-454] Reading design checkpoint '/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_data_fifo_6_1/check_40G_sim_axis_data_fifo_6_1.dcp' for cell 'check_40G_sim_i/axis_data_fifo_7'
INFO: [Project 1-454] Reading design checkpoint '/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_data_fifo_8_2/check_40G_sim_axis_data_fifo_8_2.dcp' for cell 'check_40G_sim_i/axis_data_fifo_8'
INFO: [Project 1-454] Reading design checkpoint '/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_data_fifo_9_0/check_40G_sim_axis_data_fifo_9_0.dcp' for cell 'check_40G_sim_i/axis_data_fifo_9'
INFO: [Project 1-454] Reading design checkpoint '/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_dwidth_converter_0_1/check_40G_sim_axis_dwidth_converter_0_1.dcp' for cell 'check_40G_sim_i/axis_dwidth_converter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_dwidth_converter_1_0/check_40G_sim_axis_dwidth_converter_1_0.dcp' for cell 'check_40G_sim_i/axis_dwidth_converter_1'
INFO: [Project 1-454] Reading design checkpoint '/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_register_slice_0_0/check_40G_sim_axis_register_slice_0_0.dcp' for cell 'check_40G_sim_i/axis_register_slice_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_register_slice_0_1/check_40G_sim_axis_register_slice_0_1.dcp' for cell 'check_40G_sim_i/axis_register_slice_1'
INFO: [Project 1-454] Reading design checkpoint '/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_register_slice_1_0/check_40G_sim_axis_register_slice_1_0.dcp' for cell 'check_40G_sim_i/axis_register_slice_2'
INFO: [Project 1-454] Reading design checkpoint '/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_register_slice_2_0/check_40G_sim_axis_register_slice_2_0.dcp' for cell 'check_40G_sim_i/axis_register_slice_3'
INFO: [Project 1-454] Reading design checkpoint '/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_register_slice_3_0/check_40G_sim_axis_register_slice_3_0.dcp' for cell 'check_40G_sim_i/axis_register_slice_4'
INFO: [Project 1-454] Reading design checkpoint '/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_register_slice_5_0/check_40G_sim_axis_register_slice_5_0.dcp' for cell 'check_40G_sim_i/axis_register_slice_5'
INFO: [Project 1-454] Reading design checkpoint '/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_register_slice_6_0/check_40G_sim_axis_register_slice_6_0.dcp' for cell 'check_40G_sim_i/axis_register_slice_6'
INFO: [Project 1-454] Reading design checkpoint '/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_register_slice_7_0/check_40G_sim_axis_register_slice_7_0.dcp' for cell 'check_40G_sim_i/axis_register_slice_7'
INFO: [Project 1-454] Reading design checkpoint '/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_cplane_depacketizer_0_0/check_40G_sim_cplane_depacketizer_0_0.dcp' for cell 'check_40G_sim_i/cplane_depacketizer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_cplane_packetizer_0_0/check_40G_sim_cplane_packetizer_0_0.dcp' for cell 'check_40G_sim_i/cplane_packetizer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_eCpri_header_config_0_0/check_40G_sim_eCpri_header_config_0_0.dcp' for cell 'check_40G_sim_i/eCpri_header_config_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_ecpri_demux_0_0/check_40G_sim_ecpri_demux_0_0.dcp' for cell 'check_40G_sim_i/ecpri_demux_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_epacket_gen_0_0/check_40G_sim_epacket_gen_0_0.dcp' for cell 'check_40G_sim_i/epacket_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_ethernet_mux_0_0/check_40G_sim_ethernet_mux_0_0.dcp' for cell 'check_40G_sim_i/ethernet_mux_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_l1tomplane_0_0/check_40G_sim_l1tomplane_0_0.dcp' for cell 'check_40G_sim_i/l1tomplane_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_mparam_0_0/check_40G_sim_mparam_0_0.dcp' for cell 'check_40G_sim_i/mparam_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_proc_sys_reset_0_0/check_40G_sim_proc_sys_reset_0_0.dcp' for cell 'check_40G_sim_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_proc_sys_reset_1_0/check_40G_sim_proc_sys_reset_1_0.dcp' for cell 'check_40G_sim_i/proc_sys_reset_1'
INFO: [Project 1-454] Reading design checkpoint '/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_proc_sys_reset_2_0/check_40G_sim_proc_sys_reset_2_0.dcp' for cell 'check_40G_sim_i/proc_sys_reset_2'
INFO: [Project 1-454] Reading design checkpoint '/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_system_ila_0_0/check_40G_sim_system_ila_0_0.dcp' for cell 'check_40G_sim_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_system_ila_1_0/check_40G_sim_system_ila_1_0.dcp' for cell 'check_40G_sim_i/system_ila_1'
INFO: [Project 1-454] Reading design checkpoint '/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_system_ila_2_0/check_40G_sim_system_ila_2_0.dcp' for cell 'check_40G_sim_i/system_ila_2'
INFO: [Project 1-454] Reading design checkpoint '/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_tkeep_cleaner_FAPI_0_0/check_40G_sim_tkeep_cleaner_FAPI_0_0.dcp' for cell 'check_40G_sim_i/tkeep_cleaner_FAPI_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_tkeep_cleaner_FAPI_0_1/check_40G_sim_tkeep_cleaner_FAPI_0_1.dcp' for cell 'check_40G_sim_i/tkeep_cleaner_FAPI_1'
INFO: [Project 1-454] Reading design checkpoint '/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_uplane_depacketiser_0_0/check_40G_sim_uplane_depacketiser_0_0.dcp' for cell 'check_40G_sim_i/uplane_depacketiser_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_uplane_packetiser_0_0/check_40G_sim_uplane_packetiser_0_0.dcp' for cell 'check_40G_sim_i/uplane_packetiser_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_util_vector_logic_0_0/check_40G_sim_util_vector_logic_0_0.dcp' for cell 'check_40G_sim_i/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_vio_0_0/check_40G_sim_vio_0_0.dcp' for cell 'check_40G_sim_i/vio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_vio_1_0/check_40G_sim_vio_1_0.dcp' for cell 'check_40G_sim_i/vio_1'
INFO: [Project 1-454] Reading design checkpoint '/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_vio_2_0/check_40G_sim_vio_2_0.dcp' for cell 'check_40G_sim_i/vio_2'
INFO: [Project 1-454] Reading design checkpoint '/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_vio_2_1/check_40G_sim_vio_2_1.dcp' for cell 'check_40G_sim_i/vio_3'
INFO: [Project 1-454] Reading design checkpoint '/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_xxv_ethernet_0_0/check_40G_sim_xxv_ethernet_0_0.dcp' for cell 'check_40G_sim_i/xxv_ethernet_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_zynq_ultra_ps_e_0_3/check_40G_sim_zynq_ultra_ps_e_0_3.dcp' for cell 'check_40G_sim_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_auto_ds_0/check_40G_sim_auto_ds_0.dcp' for cell 'check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_auto_pc_0/check_40G_sim_auto_pc_0.dcp' for cell 'check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 4621 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: check_40G_sim_i/system_ila_0/inst/ila_lib UUID: 0b809a5e-e927-5bc2-b4c6-072ed6d07444 
INFO: [Chipscope 16-324] Core: check_40G_sim_i/system_ila_1/inst/ila_lib UUID: b5916d2b-de0f-51c7-b043-bb5b2612a2b1 
INFO: [Chipscope 16-324] Core: check_40G_sim_i/system_ila_2/inst/ila_lib UUID: ac511dc5-df80-57c9-a0e4-4d3fda35716c 
INFO: [Chipscope 16-324] Core: check_40G_sim_i/vio_0 UUID: a43d5ccd-f9bb-5848-add8-6d5baabb920e 
INFO: [Chipscope 16-324] Core: check_40G_sim_i/vio_1 UUID: 7c78eab7-cebb-5c67-b217-ab4f8b3481e8 
INFO: [Chipscope 16-324] Core: check_40G_sim_i/vio_2 UUID: a4d1595b-4ec5-5dae-a562-a129396542c9 
INFO: [Chipscope 16-324] Core: check_40G_sim_i/vio_3 UUID: ce80968b-9745-59d7-9cf5-75414b9e6b7c 
Parsing XDC File [/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_proc_sys_reset_0_0/check_40G_sim_proc_sys_reset_0_0_board.xdc] for cell 'check_40G_sim_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_proc_sys_reset_0_0/check_40G_sim_proc_sys_reset_0_0_board.xdc] for cell 'check_40G_sim_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_proc_sys_reset_0_0/check_40G_sim_proc_sys_reset_0_0.xdc] for cell 'check_40G_sim_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_proc_sys_reset_0_0/check_40G_sim_proc_sys_reset_0_0.xdc] for cell 'check_40G_sim_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_proc_sys_reset_1_0/check_40G_sim_proc_sys_reset_1_0_board.xdc] for cell 'check_40G_sim_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_proc_sys_reset_1_0/check_40G_sim_proc_sys_reset_1_0_board.xdc] for cell 'check_40G_sim_i/proc_sys_reset_1/U0'
Parsing XDC File [/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_proc_sys_reset_1_0/check_40G_sim_proc_sys_reset_1_0.xdc] for cell 'check_40G_sim_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_proc_sys_reset_1_0/check_40G_sim_proc_sys_reset_1_0.xdc] for cell 'check_40G_sim_i/proc_sys_reset_1/U0'
Parsing XDC File [/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_proc_sys_reset_2_0/check_40G_sim_proc_sys_reset_2_0_board.xdc] for cell 'check_40G_sim_i/proc_sys_reset_2/U0'
Finished Parsing XDC File [/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_proc_sys_reset_2_0/check_40G_sim_proc_sys_reset_2_0_board.xdc] for cell 'check_40G_sim_i/proc_sys_reset_2/U0'
Parsing XDC File [/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_proc_sys_reset_2_0/check_40G_sim_proc_sys_reset_2_0.xdc] for cell 'check_40G_sim_i/proc_sys_reset_2/U0'
Finished Parsing XDC File [/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_proc_sys_reset_2_0/check_40G_sim_proc_sys_reset_2_0.xdc] for cell 'check_40G_sim_i/proc_sys_reset_2/U0'
Parsing XDC File [/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_vio_0_0/check_40G_sim_vio_0_0.xdc] for cell 'check_40G_sim_i/vio_0'
Finished Parsing XDC File [/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_vio_0_0/check_40G_sim_vio_0_0.xdc] for cell 'check_40G_sim_i/vio_0'
Parsing XDC File [/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_vio_1_0/check_40G_sim_vio_1_0.xdc] for cell 'check_40G_sim_i/vio_1'
Finished Parsing XDC File [/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_vio_1_0/check_40G_sim_vio_1_0.xdc] for cell 'check_40G_sim_i/vio_1'
Parsing XDC File [/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_zynq_ultra_ps_e_0_3/check_40G_sim_zynq_ultra_ps_e_0_3.xdc] for cell 'check_40G_sim_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_zynq_ultra_ps_e_0_3/check_40G_sim_zynq_ultra_ps_e_0_3.xdc] for cell 'check_40G_sim_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'check_40G_sim_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'check_40G_sim_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'check_40G_sim_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'check_40G_sim_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_xxv_ethernet_0_0/synth/check_40G_sim_xxv_ethernet_0_0_board.xdc] for cell 'check_40G_sim_i/xxv_ethernet_0/inst'
Finished Parsing XDC File [/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_xxv_ethernet_0_0/synth/check_40G_sim_xxv_ethernet_0_0_board.xdc] for cell 'check_40G_sim_i/xxv_ethernet_0/inst'
Parsing XDC File [/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_xxv_ethernet_0_0/synth/check_40G_sim_xxv_ethernet_0_0.xdc] for cell 'check_40G_sim_i/xxv_ethernet_0/inst'
Finished Parsing XDC File [/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_xxv_ethernet_0_0/synth/check_40G_sim_xxv_ethernet_0_0.xdc] for cell 'check_40G_sim_i/xxv_ethernet_0/inst'
Parsing XDC File [/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_xxv_ethernet_0_0/ip_0/synth/check_40G_sim_xxv_ethernet_0_0_gt.xdc] for cell 'check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst'
Finished Parsing XDC File [/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_xxv_ethernet_0_0/ip_0/synth/check_40G_sim_xxv_ethernet_0_0_gt.xdc] for cell 'check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst'
Parsing XDC File [/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_system_ila_1_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'check_40G_sim_i/system_ila_1/inst/ila_lib/inst'
Finished Parsing XDC File [/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_system_ila_1_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'check_40G_sim_i/system_ila_1/inst/ila_lib/inst'
Parsing XDC File [/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_system_ila_1_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'check_40G_sim_i/system_ila_1/inst/ila_lib/inst'
Finished Parsing XDC File [/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_system_ila_1_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'check_40G_sim_i/system_ila_1/inst/ila_lib/inst'
Parsing XDC File [/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_system_ila_2_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'check_40G_sim_i/system_ila_2/inst/ila_lib/inst'
Finished Parsing XDC File [/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_system_ila_2_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'check_40G_sim_i/system_ila_2/inst/ila_lib/inst'
Parsing XDC File [/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_system_ila_2_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'check_40G_sim_i/system_ila_2/inst/ila_lib/inst'
Finished Parsing XDC File [/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_system_ila_2_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'check_40G_sim_i/system_ila_2/inst/ila_lib/inst'
Parsing XDC File [/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_vio_2_0/check_40G_sim_vio_2_0.xdc] for cell 'check_40G_sim_i/vio_2'
Finished Parsing XDC File [/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_vio_2_0/check_40G_sim_vio_2_0.xdc] for cell 'check_40G_sim_i/vio_2'
Parsing XDC File [/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_vio_2_1/check_40G_sim_vio_2_1.xdc] for cell 'check_40G_sim_i/vio_3'
Finished Parsing XDC File [/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_vio_2_1/check_40G_sim_vio_2_1.xdc] for cell 'check_40G_sim_i/vio_3'
Parsing XDC File [/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/constrs_1/new/40G_eth.xdc]
WARNING: [Vivado 12-584] No ports matched 'gt_refclk_out_0'. [/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/constrs_1/new/40G_eth.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/constrs_1/new/40G_eth.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/constrs_1/new/40G_eth.xdc:9]
INFO: [Timing 38-2] Deriving generated clocks [/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/constrs_1/new/40G_eth.xdc:9]
get_clocks: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3387.914 ; gain = 529.352 ; free physical = 19261 ; free virtual = 57748
Finished Parsing XDC File [/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/constrs_1/new/40G_eth.xdc]
Parsing XDC File [/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_register_slice_0_0/check_40G_sim_axis_register_slice_0_0_clocks.xdc] for cell 'check_40G_sim_i/axis_register_slice_0/inst'
Finished Parsing XDC File [/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_register_slice_0_0/check_40G_sim_axis_register_slice_0_0_clocks.xdc] for cell 'check_40G_sim_i/axis_register_slice_0/inst'
Parsing XDC File [/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_register_slice_0_1/check_40G_sim_axis_register_slice_0_1_clocks.xdc] for cell 'check_40G_sim_i/axis_register_slice_1/inst'
Finished Parsing XDC File [/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_register_slice_0_1/check_40G_sim_axis_register_slice_0_1_clocks.xdc] for cell 'check_40G_sim_i/axis_register_slice_1/inst'
Parsing XDC File [/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_register_slice_1_0/check_40G_sim_axis_register_slice_1_0_clocks.xdc] for cell 'check_40G_sim_i/axis_register_slice_2/inst'
Finished Parsing XDC File [/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_register_slice_1_0/check_40G_sim_axis_register_slice_1_0_clocks.xdc] for cell 'check_40G_sim_i/axis_register_slice_2/inst'
Parsing XDC File [/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_register_slice_2_0/check_40G_sim_axis_register_slice_2_0_clocks.xdc] for cell 'check_40G_sim_i/axis_register_slice_3/inst'
Finished Parsing XDC File [/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_register_slice_2_0/check_40G_sim_axis_register_slice_2_0_clocks.xdc] for cell 'check_40G_sim_i/axis_register_slice_3/inst'
Parsing XDC File [/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_register_slice_3_0/check_40G_sim_axis_register_slice_3_0_clocks.xdc] for cell 'check_40G_sim_i/axis_register_slice_4/inst'
Finished Parsing XDC File [/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_register_slice_3_0/check_40G_sim_axis_register_slice_3_0_clocks.xdc] for cell 'check_40G_sim_i/axis_register_slice_4/inst'
Parsing XDC File [/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_register_slice_5_0/check_40G_sim_axis_register_slice_5_0_clocks.xdc] for cell 'check_40G_sim_i/axis_register_slice_5/inst'
Finished Parsing XDC File [/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_register_slice_5_0/check_40G_sim_axis_register_slice_5_0_clocks.xdc] for cell 'check_40G_sim_i/axis_register_slice_5/inst'
Parsing XDC File [/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_register_slice_6_0/check_40G_sim_axis_register_slice_6_0_clocks.xdc] for cell 'check_40G_sim_i/axis_register_slice_6/inst'
Finished Parsing XDC File [/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_register_slice_6_0/check_40G_sim_axis_register_slice_6_0_clocks.xdc] for cell 'check_40G_sim_i/axis_register_slice_6/inst'
Parsing XDC File [/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_register_slice_7_0/check_40G_sim_axis_register_slice_7_0_clocks.xdc] for cell 'check_40G_sim_i/axis_register_slice_7/inst'
Finished Parsing XDC File [/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_axis_register_slice_7_0/check_40G_sim_axis_register_slice_7_0_clocks.xdc] for cell 'check_40G_sim_i/axis_register_slice_7/inst'
Parsing XDC File [/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_xxv_ethernet_0_0/synth/check_40G_sim_xxv_ethernet_0_0_exceptions.xdc] for cell 'check_40G_sim_i/xxv_ethernet_0/inst'
Finished Parsing XDC File [/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_xxv_ethernet_0_0/synth/check_40G_sim_xxv_ethernet_0_0_exceptions.xdc] for cell 'check_40G_sim_i/xxv_ethernet_0/inst'
Parsing XDC File [/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_auto_ds_0/check_40G_sim_auto_ds_0_clocks.xdc] for cell 'check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.srcs/sources_1/bd/check_40G_sim/ip/check_40G_sim_auto_ds_0/check_40G_sim_auto_ds_0_clocks.xdc] for cell 'check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'check_40G_sim_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'check_40G_sim_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'check_40G_sim_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'check_40G_sim_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'check_40G_sim_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'check_40G_sim_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'check_40G_sim_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'check_40G_sim_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'check_40G_sim_i/axis_data_fifo_11/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'check_40G_sim_i/axis_data_fifo_11/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'check_40G_sim_i/axis_data_fifo_11/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'check_40G_sim_i/axis_data_fifo_11/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'check_40G_sim_i/axis_data_fifo_11/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'check_40G_sim_i/axis_data_fifo_11/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'check_40G_sim_i/axis_data_fifo_11/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'check_40G_sim_i/axis_data_fifo_11/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'check_40G_sim_i/axis_data_fifo_13/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'check_40G_sim_i/axis_data_fifo_13/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'check_40G_sim_i/axis_data_fifo_13/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'check_40G_sim_i/axis_data_fifo_13/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'check_40G_sim_i/axis_data_fifo_13/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'check_40G_sim_i/axis_data_fifo_13/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'check_40G_sim_i/axis_data_fifo_13/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'check_40G_sim_i/axis_data_fifo_13/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'check_40G_sim_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'check_40G_sim_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'check_40G_sim_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'check_40G_sim_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'check_40G_sim_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'check_40G_sim_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'check_40G_sim_i/axis_data_fifo_10/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'check_40G_sim_i/axis_data_fifo_10/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'check_40G_sim_i/axis_data_fifo_11/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'check_40G_sim_i/axis_data_fifo_11/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'check_40G_sim_i/axis_data_fifo_11/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'check_40G_sim_i/axis_data_fifo_11/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'check_40G_sim_i/axis_data_fifo_11/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'check_40G_sim_i/axis_data_fifo_11/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'check_40G_sim_i/axis_data_fifo_12/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'check_40G_sim_i/axis_data_fifo_12/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'check_40G_sim_i/axis_data_fifo_13/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'check_40G_sim_i/axis_data_fifo_13/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'check_40G_sim_i/axis_data_fifo_13/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'check_40G_sim_i/axis_data_fifo_13/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'check_40G_sim_i/axis_data_fifo_13/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'check_40G_sim_i/axis_data_fifo_13/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'check_40G_sim_i/axis_data_fifo_14/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'check_40G_sim_i/axis_data_fifo_14/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'check_40G_sim_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'check_40G_sim_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'check_40G_sim_i/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'check_40G_sim_i/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'check_40G_sim_i/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'check_40G_sim_i/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'check_40G_sim_i/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'check_40G_sim_i/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'check_40G_sim_i/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'check_40G_sim_i/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'check_40G_sim_i/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'check_40G_sim_i/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'check_40G_sim_i/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'check_40G_sim_i/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'check_40G_sim_i/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'check_40G_sim_i/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'check_40G_sim_i/axis_data_fifo_15/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'check_40G_sim_i/axis_data_fifo_15/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'check_40G_sim_i/axis_data_fifo_9/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'check_40G_sim_i/axis_data_fifo_9/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'check_40G_sim_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'check_40G_sim_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'check_40G_sim_i/axis_data_fifo_10/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'check_40G_sim_i/axis_data_fifo_10/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'check_40G_sim_i/axis_data_fifo_11/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'check_40G_sim_i/axis_data_fifo_11/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'check_40G_sim_i/axis_data_fifo_12/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'check_40G_sim_i/axis_data_fifo_12/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'check_40G_sim_i/axis_data_fifo_13/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'check_40G_sim_i/axis_data_fifo_13/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'check_40G_sim_i/axis_data_fifo_14/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'check_40G_sim_i/axis_data_fifo_14/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'check_40G_sim_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'check_40G_sim_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'check_40G_sim_i/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'check_40G_sim_i/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'check_40G_sim_i/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'check_40G_sim_i/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'check_40G_sim_i/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'check_40G_sim_i/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'check_40G_sim_i/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'check_40G_sim_i/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'check_40G_sim_i/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'check_40G_sim_i/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'check_40G_sim_i/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'check_40G_sim_i/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'check_40G_sim_i/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'check_40G_sim_i/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'check_40G_sim_i/axis_data_fifo_15/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'check_40G_sim_i/axis_data_fifo_15/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'check_40G_sim_i/axis_data_fifo_9/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/opt/Xilinx_19.1/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'check_40G_sim_i/axis_data_fifo_9/inst/gen_fifo.xpm_fifo_axis_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4004.215 ; gain = 0.000 ; free physical = 19345 ; free virtual = 57832
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2141 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 2112 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 22 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 7 instances

79 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:31 ; elapsed = 00:01:31 . Memory (MB): peak = 4004.215 ; gain = 1860.887 ; free physical = 19345 ; free virtual = 57832
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-1540] The version limit for your license is '2021.09' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4004.215 ; gain = 0.000 ; free physical = 19332 ; free virtual = 57820

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1ab0d59a0

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 4004.215 ; gain = 0.000 ; free physical = 19230 ; free virtual = 57718

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "910fe61a8dd3b580".
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4004.215 ; gain = 0.000 ; free physical = 18766 ; free virtual = 57327
Phase 1 Generate And Synthesize Debug Cores | Checksum: 21f1de849

Time (s): cpu = 00:00:51 ; elapsed = 00:01:03 . Memory (MB): peak = 4004.215 ; gain = 0.000 ; free physical = 18763 ; free virtual = 57324

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 48 inverter(s) to 2387 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 161d25c75

Time (s): cpu = 00:00:59 ; elapsed = 00:01:07 . Memory (MB): peak = 4004.215 ; gain = 0.000 ; free physical = 18844 ; free virtual = 57404
INFO: [Opt 31-389] Phase Retarget created 272 cells and removed 717 cells
INFO: [Opt 31-1021] In phase Retarget, 185 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 6 inverter(s) to 15 load pin(s).
Phase 3 Constant propagation | Checksum: 1849d3ea5

Time (s): cpu = 00:01:01 ; elapsed = 00:01:09 . Memory (MB): peak = 4004.215 ; gain = 0.000 ; free physical = 18846 ; free virtual = 57408
INFO: [Opt 31-389] Phase Constant propagation created 443 cells and removed 1683 cells
INFO: [Opt 31-1021] In phase Constant propagation, 126 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
INFO: [Opt 31-120] Instance check_40G_sim_i/cplane_packetizer_0 (check_40G_sim_cplane_packetizer_0_0) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance check_40G_sim_i/L1_Data_Gen_0 (check_40G_sim_L1_Data_Gen_0_0) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
Phase 4 Sweep | Checksum: 1d7734af1

Time (s): cpu = 00:01:13 ; elapsed = 00:01:22 . Memory (MB): peak = 4004.215 ; gain = 0.000 ; free physical = 18841 ; free virtual = 57403
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 9196 cells
INFO: [Opt 31-1021] In phase Sweep, 6034 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 1d7734af1

Time (s): cpu = 00:01:15 ; elapsed = 00:01:23 . Memory (MB): peak = 4004.215 ; gain = 0.000 ; free physical = 18843 ; free virtual = 57405
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 1d7734af1

Time (s): cpu = 00:01:16 ; elapsed = 00:01:24 . Memory (MB): peak = 4004.215 ; gain = 0.000 ; free physical = 18838 ; free virtual = 57409
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 14791d1e5

Time (s): cpu = 00:01:16 ; elapsed = 00:01:25 . Memory (MB): peak = 4004.215 ; gain = 0.000 ; free physical = 18838 ; free virtual = 57409
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 142 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             272  |             717  |                                            185  |
|  Constant propagation         |             443  |            1683  |                                            126  |
|  Sweep                        |               0  |            9196  |                                           6034  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                            142  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 4004.215 ; gain = 0.000 ; free physical = 18838 ; free virtual = 57409
Ending Logic Optimization Task | Checksum: 1ee6a1ac3

Time (s): cpu = 00:01:25 ; elapsed = 00:01:33 . Memory (MB): peak = 4004.215 ; gain = 0.000 ; free physical = 18833 ; free virtual = 57390

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.657 | TNS=-318.849 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 173 BRAM(s) out of a total of 210 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 31 WE to EN ports
Number of BRAM Ports augmented: 182 newly gated: 31 Total Ports: 420
Ending PowerOpt Patch Enables Task | Checksum: 1e601bf75

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 5543.586 ; gain = 0.000 ; free physical = 17545 ; free virtual = 56148
Ending Power Optimization Task | Checksum: 1e601bf75

Time (s): cpu = 00:01:52 ; elapsed = 00:01:24 . Memory (MB): peak = 5543.586 ; gain = 1539.371 ; free physical = 17639 ; free virtual = 56239

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 19bfb3696

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 5543.586 ; gain = 0.000 ; free physical = 17645 ; free virtual = 56229
Ending Final Cleanup Task | Checksum: 19bfb3696

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 5543.586 ; gain = 0.000 ; free physical = 17644 ; free virtual = 56228

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5543.586 ; gain = 0.000 ; free physical = 17644 ; free virtual = 56228
Ending Netlist Obfuscation Task | Checksum: 19bfb3696

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5543.586 ; gain = 0.000 ; free physical = 17644 ; free virtual = 56228
INFO: [Common 17-83] Releasing license: Implementation
116 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:03:59 ; elapsed = 00:03:24 . Memory (MB): peak = 5543.586 ; gain = 1539.371 ; free physical = 17644 ; free virtual = 56228
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5543.586 ; gain = 0.000 ; free physical = 17645 ; free virtual = 56229
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.07 . Memory (MB): peak = 5543.586 ; gain = 0.000 ; free physical = 17635 ; free virtual = 56224
INFO: [Common 17-1381] The checkpoint '/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.runs/impl_2/check_40G_sim_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 5543.586 ; gain = 0.000 ; free physical = 17616 ; free virtual = 56218
INFO: [runtcl-4] Executing : report_drc -file check_40G_sim_wrapper_drc_opted.rpt -pb check_40G_sim_wrapper_drc_opted.pb -rpx check_40G_sim_wrapper_drc_opted.rpx
Command: report_drc -file check_40G_sim_wrapper_drc_opted.rpt -pb check_40G_sim_wrapper_drc_opted.pb -rpx check_40G_sim_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.runs/impl_2/check_40G_sim_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 5567.598 ; gain = 24.012 ; free physical = 17558 ; free virtual = 56199
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-1540] The version limit for your license is '2021.09' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5567.598 ; gain = 0.000 ; free physical = 17562 ; free virtual = 56199
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 136a5de0c

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.52 . Memory (MB): peak = 5567.598 ; gain = 0.000 ; free physical = 17562 ; free virtual = 56199
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5567.598 ; gain = 0.000 ; free physical = 17572 ; free virtual = 56197

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 5c9004a3

Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 5567.598 ; gain = 0.000 ; free physical = 17464 ; free virtual = 56089

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 876fa240

Time (s): cpu = 00:00:57 ; elapsed = 00:00:40 . Memory (MB): peak = 5567.598 ; gain = 0.000 ; free physical = 17375 ; free virtual = 55981

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 876fa240

Time (s): cpu = 00:00:58 ; elapsed = 00:00:40 . Memory (MB): peak = 5567.598 ; gain = 0.000 ; free physical = 17372 ; free virtual = 55979
Phase 1 Placer Initialization | Checksum: 876fa240

Time (s): cpu = 00:00:58 ; elapsed = 00:00:40 . Memory (MB): peak = 5567.598 ; gain = 0.000 ; free physical = 17375 ; free virtual = 55981

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 9ec37e88

Time (s): cpu = 00:02:06 ; elapsed = 00:01:07 . Memory (MB): peak = 5567.598 ; gain = 0.000 ; free physical = 17214 ; free virtual = 55818

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5567.598 ; gain = 0.000 ; free physical = 17075 ; free virtual = 55682

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:01  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: c82fe3c0

Time (s): cpu = 00:05:53 ; elapsed = 00:02:55 . Memory (MB): peak = 5567.598 ; gain = 0.000 ; free physical = 17072 ; free virtual = 55678
Phase 2.2 Global Placement Core | Checksum: 13b7192db

Time (s): cpu = 00:06:03 ; elapsed = 00:02:59 . Memory (MB): peak = 5567.598 ; gain = 0.000 ; free physical = 17057 ; free virtual = 55664
Phase 2 Global Placement | Checksum: 13b7192db

Time (s): cpu = 00:06:03 ; elapsed = 00:02:59 . Memory (MB): peak = 5567.598 ; gain = 0.000 ; free physical = 17095 ; free virtual = 55702

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 20f133ea4

Time (s): cpu = 00:06:11 ; elapsed = 00:03:02 . Memory (MB): peak = 5567.598 ; gain = 0.000 ; free physical = 17086 ; free virtual = 55693

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a58af3fb

Time (s): cpu = 00:06:25 ; elapsed = 00:03:08 . Memory (MB): peak = 5567.598 ; gain = 0.000 ; free physical = 17072 ; free virtual = 55679

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 20c533378

Time (s): cpu = 00:06:26 ; elapsed = 00:03:09 . Memory (MB): peak = 5567.598 ; gain = 0.000 ; free physical = 17071 ; free virtual = 55677

Phase 3.4 IO Cut Optimizer
Phase 3.4 IO Cut Optimizer | Checksum: 20c533378

Time (s): cpu = 00:06:27 ; elapsed = 00:03:10 . Memory (MB): peak = 5567.598 ; gain = 0.000 ; free physical = 17071 ; free virtual = 55676

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1b747dc2a

Time (s): cpu = 00:06:40 ; elapsed = 00:03:19 . Memory (MB): peak = 5567.598 ; gain = 0.000 ; free physical = 17062 ; free virtual = 55668

Phase 3.6 Small Shape Clustering
Phase 3.6 Small Shape Clustering | Checksum: 194f6273d

Time (s): cpu = 00:06:46 ; elapsed = 00:03:31 . Memory (MB): peak = 5567.598 ; gain = 0.000 ; free physical = 16998 ; free virtual = 55600

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 167ea9ff4

Time (s): cpu = 00:06:47 ; elapsed = 00:03:32 . Memory (MB): peak = 5567.598 ; gain = 0.000 ; free physical = 16996 ; free virtual = 55598

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 18bbd8d38

Time (s): cpu = 00:06:55 ; elapsed = 00:03:38 . Memory (MB): peak = 5567.598 ; gain = 0.000 ; free physical = 16940 ; free virtual = 55542

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 1d3dfeca4

Time (s): cpu = 00:07:15 ; elapsed = 00:03:44 . Memory (MB): peak = 5567.598 ; gain = 0.000 ; free physical = 16951 ; free virtual = 55553

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: 218c25f87

Time (s): cpu = 00:07:20 ; elapsed = 00:03:48 . Memory (MB): peak = 5567.598 ; gain = 0.000 ; free physical = 16954 ; free virtual = 55556

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 154d9d31b

Time (s): cpu = 00:07:21 ; elapsed = 00:03:50 . Memory (MB): peak = 5567.598 ; gain = 0.000 ; free physical = 16970 ; free virtual = 55572

Phase 3.12 Fast Optimization
Phase 3.12 Fast Optimization | Checksum: 184eec7d0

Time (s): cpu = 00:07:56 ; elapsed = 00:03:58 . Memory (MB): peak = 5567.598 ; gain = 0.000 ; free physical = 16938 ; free virtual = 55540
Phase 3 Detail Placement | Checksum: 184eec7d0

Time (s): cpu = 00:07:56 ; elapsed = 00:03:59 . Memory (MB): peak = 5567.598 ; gain = 0.000 ; free physical = 16939 ; free virtual = 55540

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 139423a2e

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_toolong_accumulator/E[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-35] Processed net check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out, inserted BUFG to drive 1158 loads.
INFO: [Place 46-45] Replicated bufg driver check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg_bufg_rep
INFO: [Place 46-35] Processed net check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_total_good_packets_accumulator/E[0], inserted BUFG to drive 1152 loads.
INFO: [Place 46-45] Replicated bufg driver check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_total_good_packets_accumulator/pass_statshold_value_reg_bufg_rep
INFO: [Place 46-56] BUFG insertion identified 3 candidate nets. Inserted BUFG: 2, Replicated BUFG Driver: 2, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1dab0bbfa

Time (s): cpu = 00:08:46 ; elapsed = 00:04:21 . Memory (MB): peak = 5567.598 ; gain = 0.000 ; free physical = 16947 ; free virtual = 55549
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.325. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 7bdaaff7

Time (s): cpu = 00:10:28 ; elapsed = 00:06:02 . Memory (MB): peak = 5567.598 ; gain = 0.000 ; free physical = 16939 ; free virtual = 55541
Phase 4.1 Post Commit Optimization | Checksum: 7bdaaff7

Time (s): cpu = 00:10:28 ; elapsed = 00:06:03 . Memory (MB): peak = 5567.598 ; gain = 0.000 ; free physical = 16939 ; free virtual = 55541

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 7bdaaff7

Time (s): cpu = 00:10:37 ; elapsed = 00:06:09 . Memory (MB): peak = 5567.598 ; gain = 0.000 ; free physical = 16959 ; free virtual = 55561
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5567.598 ; gain = 0.000 ; free physical = 16957 ; free virtual = 55558

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: df957860

Time (s): cpu = 00:10:53 ; elapsed = 00:06:25 . Memory (MB): peak = 5567.598 ; gain = 0.000 ; free physical = 16960 ; free virtual = 55562

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5567.598 ; gain = 0.000 ; free physical = 16961 ; free virtual = 55563
Phase 4.4 Final Placement Cleanup | Checksum: 800a42e1

Time (s): cpu = 00:10:54 ; elapsed = 00:06:25 . Memory (MB): peak = 5567.598 ; gain = 0.000 ; free physical = 16951 ; free virtual = 55559
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 800a42e1

Time (s): cpu = 00:10:54 ; elapsed = 00:06:26 . Memory (MB): peak = 5567.598 ; gain = 0.000 ; free physical = 16951 ; free virtual = 55559
Ending Placer Task | Checksum: 7a2e44b7

Time (s): cpu = 00:10:54 ; elapsed = 00:06:26 . Memory (MB): peak = 5567.598 ; gain = 0.000 ; free physical = 16953 ; free virtual = 55559
INFO: [Common 17-83] Releasing license: Implementation
153 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:11:02 ; elapsed = 00:06:30 . Memory (MB): peak = 5567.598 ; gain = 0.000 ; free physical = 17141 ; free virtual = 55747
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5567.598 ; gain = 0.000 ; free physical = 17141 ; free virtual = 55747
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 5567.598 ; gain = 0.000 ; free physical = 16998 ; free virtual = 55711
INFO: [Common 17-1381] The checkpoint '/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.runs/impl_2/check_40G_sim_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 5567.598 ; gain = 0.000 ; free physical = 17114 ; free virtual = 55745
INFO: [runtcl-4] Executing : report_io -file check_40G_sim_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.43 . Memory (MB): peak = 5567.598 ; gain = 0.000 ; free physical = 17070 ; free virtual = 55702
INFO: [runtcl-4] Executing : report_utilization -file check_40G_sim_wrapper_utilization_placed.rpt -pb check_40G_sim_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 5567.598 ; gain = 0.000 ; free physical = 17111 ; free virtual = 55743
INFO: [runtcl-4] Executing : report_control_sets -verbose -file check_40G_sim_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 5567.598 ; gain = 0.000 ; free physical = 17112 ; free virtual = 55742
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-1540] The version limit for your license is '2021.09' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: bc497ce ConstDB: 0 ShapeSum: aaee480 RouteDB: 63bac869

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 10f7b049f

Time (s): cpu = 00:01:54 ; elapsed = 00:01:24 . Memory (MB): peak = 5567.598 ; gain = 0.000 ; free physical = 16747 ; free virtual = 55385
Post Restoration Checksum: NetGraph: cbc8f363 NumContArr: 7a99ab66 Constraints: ae720bea Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1f4d4aab3

Time (s): cpu = 00:01:55 ; elapsed = 00:01:33 . Memory (MB): peak = 5567.598 ; gain = 0.000 ; free physical = 16716 ; free virtual = 55349

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1f4d4aab3

Time (s): cpu = 00:01:56 ; elapsed = 00:01:34 . Memory (MB): peak = 5578.324 ; gain = 10.727 ; free physical = 16624 ; free virtual = 55258

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1f4d4aab3

Time (s): cpu = 00:01:56 ; elapsed = 00:01:34 . Memory (MB): peak = 5578.324 ; gain = 10.727 ; free physical = 16624 ; free virtual = 55258

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 106e26acf

Time (s): cpu = 00:02:02 ; elapsed = 00:01:41 . Memory (MB): peak = 5689.793 ; gain = 122.195 ; free physical = 16603 ; free virtual = 55237

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1a5d9653b

Time (s): cpu = 00:02:49 ; elapsed = 00:01:54 . Memory (MB): peak = 5689.793 ; gain = 122.195 ; free physical = 16583 ; free virtual = 55218
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.112 | TNS=-1.912 | WHS=-0.374 | THS=-257.646|


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 188196dbd

Time (s): cpu = 00:03:42 ; elapsed = 00:02:09 . Memory (MB): peak = 5689.793 ; gain = 122.195 ; free physical = 16552 ; free virtual = 55186
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.112 | TNS=-23.931| WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 1b9c857d6

Time (s): cpu = 00:03:42 ; elapsed = 00:02:18 . Memory (MB): peak = 5689.793 ; gain = 122.195 ; free physical = 16549 ; free virtual = 55186
Phase 2 Router Initialization | Checksum: 12997aace

Time (s): cpu = 00:03:43 ; elapsed = 00:02:18 . Memory (MB): peak = 5689.793 ; gain = 122.195 ; free physical = 16548 ; free virtual = 55186

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.001555 %
  Global Horizontal Routing Utilization  = 0.000627637 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 69245
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 60761
  Number of Partially Routed Nets     = 8484
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 31fc6b502

Time (s): cpu = 00:04:24 ; elapsed = 00:02:36 . Memory (MB): peak = 5707.793 ; gain = 140.195 ; free physical = 16507 ; free virtual = 55145
INFO: [Route 35-580] Design has 834 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                 clk_pl_0 |l_ethernet_0_tx_clk_out_0 |                                         check_40G_sim_i/epacket_gen_0/inst/dout_V_keep_V_1_state_reg[0]/D|
|                 clk_pl_0 |l_ethernet_0_tx_clk_out_0 |                                         check_40G_sim_i/epacket_gen_0/inst/dout_V_data_V_1_state_reg[0]/D|
|                 clk_pl_0 |l_ethernet_0_tx_clk_out_0 |                                        check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/read_tdata_ls_reg[112]/R|
|                 clk_pl_0 |l_ethernet_0_tx_clk_out_0 |                                         check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/read_tdata_ls_reg[16]/R|
|                 clk_pl_0 |l_ethernet_0_tx_clk_out_0 |                                        check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/spill_buf_data_reg[92]/R|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 14065
 Number of Nodes with overlaps = 1492
 Number of Nodes with overlaps = 248
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.909 | TNS=-519.974| WHS=-0.026 | THS=-1.945 |

Phase 4.1 Global Iteration 0 | Checksum: 1a1bbe712

Time (s): cpu = 00:15:06 ; elapsed = 00:11:32 . Memory (MB): peak = 5776.793 ; gain = 209.195 ; free physical = 16121 ; free virtual = 54892

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.953 | TNS=-586.927| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 299434aa1

Time (s): cpu = 00:24:36 ; elapsed = 00:21:04 . Memory (MB): peak = 5812.793 ; gain = 245.195 ; free physical = 16342 ; free virtual = 55059

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.887 | TNS=-606.385| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 2b3a15dd7

Time (s): cpu = 00:25:56 ; elapsed = 00:22:24 . Memory (MB): peak = 5812.793 ; gain = 245.195 ; free physical = 16336 ; free virtual = 55053

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.344 | TNS=-606.746| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: c73b63f5

Time (s): cpu = 00:27:45 ; elapsed = 00:24:14 . Memory (MB): peak = 5812.793 ; gain = 245.195 ; free physical = 16340 ; free virtual = 55058
Phase 4 Rip-up And Reroute | Checksum: c73b63f5

Time (s): cpu = 00:27:45 ; elapsed = 00:24:14 . Memory (MB): peak = 5812.793 ; gain = 245.195 ; free physical = 16340 ; free virtual = 55058

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: f9676d6d

Time (s): cpu = 00:28:06 ; elapsed = 00:24:20 . Memory (MB): peak = 5812.793 ; gain = 245.195 ; free physical = 16338 ; free virtual = 55064
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.887 | TNS=-606.385| WHS=0.012  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 10786bc1a

Time (s): cpu = 00:28:08 ; elapsed = 00:24:21 . Memory (MB): peak = 5812.793 ; gain = 245.195 ; free physical = 16333 ; free virtual = 55058

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 10786bc1a

Time (s): cpu = 00:28:08 ; elapsed = 00:24:21 . Memory (MB): peak = 5812.793 ; gain = 245.195 ; free physical = 16333 ; free virtual = 55058
Phase 5 Delay and Skew Optimization | Checksum: 10786bc1a

Time (s): cpu = 00:28:08 ; elapsed = 00:24:22 . Memory (MB): peak = 5812.793 ; gain = 245.195 ; free physical = 16333 ; free virtual = 55058

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1137ab84c

Time (s): cpu = 00:28:24 ; elapsed = 00:24:26 . Memory (MB): peak = 5812.793 ; gain = 245.195 ; free physical = 16351 ; free virtual = 55068
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.887 | TNS=-606.385| WHS=0.012  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: a91f085b

Time (s): cpu = 00:28:24 ; elapsed = 00:24:27 . Memory (MB): peak = 5812.793 ; gain = 245.195 ; free physical = 16349 ; free virtual = 55067
Phase 6 Post Hold Fix | Checksum: a91f085b

Time (s): cpu = 00:28:24 ; elapsed = 00:24:27 . Memory (MB): peak = 5812.793 ; gain = 245.195 ; free physical = 16349 ; free virtual = 55067

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.11939 %
  Global Horizontal Routing Utilization  = 2.58011 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 84.507%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 80.0948%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 82.6923%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 87.5%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X34Y194 -> INT_X34Y194

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1

Phase 7 Route finalize | Checksum: 12a3495f6

Time (s): cpu = 00:28:26 ; elapsed = 00:24:28 . Memory (MB): peak = 5812.793 ; gain = 245.195 ; free physical = 16345 ; free virtual = 55063

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 12a3495f6

Time (s): cpu = 00:28:26 ; elapsed = 00:24:28 . Memory (MB): peak = 5812.793 ; gain = 245.195 ; free physical = 16344 ; free virtual = 55062

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 12a3495f6

Time (s): cpu = 00:28:32 ; elapsed = 00:24:34 . Memory (MB): peak = 5812.793 ; gain = 245.195 ; free physical = 16345 ; free virtual = 55062

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.887 | TNS=-606.385| WHS=0.012  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 12a3495f6

Time (s): cpu = 00:28:33 ; elapsed = 00:24:34 . Memory (MB): peak = 5812.793 ; gain = 245.195 ; free physical = 16352 ; free virtual = 55069
Time taken to check if laguna hold fix is required (in secs): 0

Phase 11 Physical Synthesis in Router

Phase 11.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.887 | TNS=-605.343 | WHS=0.012 | THS=0.000 |
Phase 11.1 Physical Synthesis Initialization | Checksum: 12a3495f6

Time (s): cpu = 00:29:28 ; elapsed = 00:24:52 . Memory (MB): peak = 6098.793 ; gain = 531.195 ; free physical = 16293 ; free virtual = 55011
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 11.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.887 | TNS=-605.343 | WHS=0.012 | THS=0.000 |
INFO: [Physopt 32-952] Improved path group WNS = -0.870. Path group: l_ethernet_0_tx_clk_out_0. Processed net: check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/master_TDATA[112].
INFO: [Physopt 32-952] Improved path group WNS = -0.857. Path group: l_ethernet_0_tx_clk_out_0. Processed net: check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/master_TDATA[115].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: l_ethernet_0_tx_clk_out_0. Processed net: check_40G_sim_i/epacket_gen_0/inst/dout_V_data_V_1_sel_wr.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: l_ethernet_0_tx_clk_out_0. Processed net: check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[0].
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.857 | TNS=-595.544 | WHS=0.003 | THS=0.000 |
Phase 11.2 Critical Path Optimization | Checksum: 1c9cf4eb4

Time (s): cpu = 00:29:51 ; elapsed = 00:25:03 . Memory (MB): peak = 6198.191 ; gain = 630.594 ; free physical = 16267 ; free virtual = 54984
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6198.191 ; gain = 0.000 ; free physical = 16267 ; free virtual = 54985
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.857 | TNS=-595.544 | WHS=0.003 | THS=0.000 |
Phase 11 Physical Synthesis in Router | Checksum: 1e9be429c

Time (s): cpu = 00:29:54 ; elapsed = 00:25:04 . Memory (MB): peak = 6198.191 ; gain = 630.594 ; free physical = 16288 ; free virtual = 55006
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:29:54 ; elapsed = 00:25:05 . Memory (MB): peak = 6198.191 ; gain = 630.594 ; free physical = 16518 ; free virtual = 55236
INFO: [Common 17-83] Releasing license: Implementation
184 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:30:04 ; elapsed = 00:25:08 . Memory (MB): peak = 6198.191 ; gain = 630.594 ; free physical = 16518 ; free virtual = 55236
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6198.191 ; gain = 0.000 ; free physical = 16519 ; free virtual = 55236
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 6198.191 ; gain = 0.000 ; free physical = 16335 ; free virtual = 55195
INFO: [Common 17-1381] The checkpoint '/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.runs/impl_2/check_40G_sim_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 6198.191 ; gain = 0.000 ; free physical = 16478 ; free virtual = 55231
INFO: [runtcl-4] Executing : report_drc -file check_40G_sim_wrapper_drc_routed.rpt -pb check_40G_sim_wrapper_drc_routed.pb -rpx check_40G_sim_wrapper_drc_routed.rpx
Command: report_drc -file check_40G_sim_wrapper_drc_routed.rpt -pb check_40G_sim_wrapper_drc_routed.pb -rpx check_40G_sim_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.runs/impl_2/check_40G_sim_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:31 ; elapsed = 00:00:11 . Memory (MB): peak = 6262.223 ; gain = 64.031 ; free physical = 16463 ; free virtual = 55216
INFO: [runtcl-4] Executing : report_methodology -file check_40G_sim_wrapper_methodology_drc_routed.rpt -pb check_40G_sim_wrapper_methodology_drc_routed.pb -rpx check_40G_sim_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file check_40G_sim_wrapper_methodology_drc_routed.rpt -pb check_40G_sim_wrapper_methodology_drc_routed.pb -rpx check_40G_sim_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/sai/Desktop/Looping_Hardware-design/project_1/project_1.runs/impl_2/check_40G_sim_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:52 ; elapsed = 00:00:15 . Memory (MB): peak = 6262.223 ; gain = 0.000 ; free physical = 16473 ; free virtual = 55227
INFO: [runtcl-4] Executing : report_power -file check_40G_sim_wrapper_power_routed.rpt -pb check_40G_sim_wrapper_power_summary_routed.pb -rpx check_40G_sim_wrapper_power_routed.rpx
Command: report_power -file check_40G_sim_wrapper_power_routed.rpt -pb check_40G_sim_wrapper_power_summary_routed.pb -rpx check_40G_sim_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
196 Infos, 5 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:59 ; elapsed = 00:00:38 . Memory (MB): peak = 6262.223 ; gain = 0.000 ; free physical = 16359 ; free virtual = 55129
INFO: [runtcl-4] Executing : report_route_status -file check_40G_sim_wrapper_route_status.rpt -pb check_40G_sim_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file check_40G_sim_wrapper_timing_summary_routed.rpt -pb check_40G_sim_wrapper_timing_summary_routed.pb -rpx check_40G_sim_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file check_40G_sim_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file check_40G_sim_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 6262.223 ; gain = 0.000 ; free physical = 16321 ; free virtual = 55094
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file check_40G_sim_wrapper_bus_skew_routed.rpt -pb check_40G_sim_wrapper_bus_skew_routed.pb -rpx check_40G_sim_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-208] The XPM instance: <check_40G_sim_i/axis_data_fifo_9/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <check_40G_sim_i/axis_data_fifo_9>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <check_40G_sim_i/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <check_40G_sim_i/axis_data_fifo_8>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <check_40G_sim_i/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <check_40G_sim_i/axis_data_fifo_7>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <check_40G_sim_i/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <check_40G_sim_i/axis_data_fifo_6>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block check_40G_sim_i/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the check_40G_sim_i/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <check_40G_sim_i/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <check_40G_sim_i/axis_data_fifo_4>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block check_40G_sim_i/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the check_40G_sim_i/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <check_40G_sim_i/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <check_40G_sim_i/axis_data_fifo_2>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <check_40G_sim_i/axis_data_fifo_15/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <check_40G_sim_i/axis_data_fifo_15>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <check_40G_sim_i/axis_data_fifo_14/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <check_40G_sim_i/axis_data_fifo_14>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <check_40G_sim_i/axis_data_fifo_13/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <check_40G_sim_i/axis_data_fifo_13>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <check_40G_sim_i/axis_data_fifo_12/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <check_40G_sim_i/axis_data_fifo_12>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <check_40G_sim_i/axis_data_fifo_11/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <check_40G_sim_i/axis_data_fifo_11>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <check_40G_sim_i/axis_data_fifo_10/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <check_40G_sim_i/axis_data_fifo_10>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force check_40G_sim_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-1540] The version limit for your license is '2021.09' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
CRITICAL WARNING: [Vivado 12-1790] Evaluation License Warning: This design contains one or more IP cores that use separately licensed features. If the design has been configured to make use of evaluation features, please note that these features will cease to function after a certain period of time. Please consult the core datasheet to determine whether the core which you have configured will be affected. Evaluation features should NOT be used in production systems.

Evaluation cores found in this design:
    IP core 'check_40G_sim_xxv_ethernet_0_0' (xxv_ethernet_v3_0_0) was generated with multiple features:
        IP feature 'x_eth_mac@2019.04' was enabled using a bought license.
        IP feature 'xxv_eth_basekr@2019.04' was enabled using a design_linking license.
        IP feature 'xxv_eth_mac_pcs@2019.04' was enabled using a bought license.
        IP feature 'xxv_tsn_802d1cm@2019.04' was enabled using a design_linking license.

Resolution: If a new IP Core license was added, in order for the new license to be picked up, the current netlist needs to be updated by resetting and re-generating the IP output products before bitstream generation.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RTSTAT-10] No routable loads: 52 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb... and (the first 15 of 50 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./check_40G_sim_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/sai/Desktop/Looping_Hardware-design/project_1/project_1.runs/impl_2/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue May  9 16:51:43 2023. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx_19.1/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
231 Infos, 7 Warnings, 3 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:39 ; elapsed = 00:01:05 . Memory (MB): peak = 6262.223 ; gain = 0.000 ; free physical = 16227 ; free virtual = 55045
INFO: [Common 17-206] Exiting Vivado at Tue May  9 16:51:46 2023...
