
*** Running vivado
    with args -log Genesys_system_ila_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Genesys_system_ila_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Genesys_system_ila_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/CLS_frontend/AxiIPs/16bitsDAC_driver/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/programs/Xilinx2019.2/Vivado/2019.2/data/ip'.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP Genesys_system_ila_0, cache-ID = ab3721d7de78ca3a.
INFO: [Common 17-206] Exiting Vivado at Fri Jul 30 19:18:17 2021...
