Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Dec  4 17:48:28 2025
| Host         : computerUwU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FloodIt_timing_summary_routed.rpt -pb FloodIt_timing_summary_routed.pb -rpx FloodIt_timing_summary_routed.rpx -warn_on_violation
| Design       : FloodIt
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6943)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (9863)
5. checking no_input_delay (13)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6943)
---------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: clocks/HZ1000_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clocks/HZ4_reg/Q (HIGH)

 There are 6854 register/latch pins with no clock driven by root clock pin: clocks/HZ500_reg/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: clocks/HZ5K_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clocks/MHZ25_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (9863)
---------------------------------------------------
 There are 9863 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.650        0.000                      0                  325        0.262        0.000                      0                  325        4.500        0.000                       0                   166  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.650        0.000                      0                  325        0.262        0.000                      0                  325        4.500        0.000                       0                   166  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.650ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.650ns  (required time - arrival time)
  Source:                 clocks/HZ1000_COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ1000_COUNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 1.694ns (45.654%)  route 2.017ns (54.346%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.559     5.080    clocks/clk_IBUF_BUFG
    SLICE_X41Y34         FDRE                                         r  clocks/HZ1000_COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  clocks/HZ1000_COUNT_reg[3]/Q
                         net (fo=3, routed)           0.967     6.503    clocks/HZ1000_COUNT_reg[3]
    SLICE_X45Y36         LUT2 (Prop_lut2_I1_O)        0.124     6.627 r  clocks/HZ1000_COUNT1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.627    clocks/HZ1000_COUNT1_carry_i_6_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.177 r  clocks/HZ1000_COUNT1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.177    clocks/HZ1000_COUNT1_carry_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  clocks/HZ1000_COUNT1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.291    clocks/HZ1000_COUNT1_carry__0_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  clocks/HZ1000_COUNT1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.405    clocks/HZ1000_COUNT1_carry__1_n_0
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.519 r  clocks/HZ1000_COUNT1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.519    clocks/HZ1000_COUNT1
    SLICE_X45Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.741 r  clocks/HZ1000_COUNT1_carry__3/O[0]
                         net (fo=33, routed)          1.050     8.791    clocks/HZ1000_COUNT1_carry__3_n_7
    SLICE_X41Y34         FDRE                                         r  clocks/HZ1000_COUNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.441    14.782    clocks/clk_IBUF_BUFG
    SLICE_X41Y34         FDRE                                         r  clocks/HZ1000_COUNT_reg[0]/C
                         clock pessimism              0.298    15.080    
                         clock uncertainty           -0.035    15.045    
    SLICE_X41Y34         FDRE (Setup_fdre_C_R)       -0.604    14.441    clocks/HZ1000_COUNT_reg[0]
  -------------------------------------------------------------------
                         required time                         14.441    
                         arrival time                          -8.791    
  -------------------------------------------------------------------
                         slack                                  5.650    

Slack (MET) :             5.650ns  (required time - arrival time)
  Source:                 clocks/HZ1000_COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ1000_COUNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 1.694ns (45.654%)  route 2.017ns (54.346%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.559     5.080    clocks/clk_IBUF_BUFG
    SLICE_X41Y34         FDRE                                         r  clocks/HZ1000_COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  clocks/HZ1000_COUNT_reg[3]/Q
                         net (fo=3, routed)           0.967     6.503    clocks/HZ1000_COUNT_reg[3]
    SLICE_X45Y36         LUT2 (Prop_lut2_I1_O)        0.124     6.627 r  clocks/HZ1000_COUNT1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.627    clocks/HZ1000_COUNT1_carry_i_6_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.177 r  clocks/HZ1000_COUNT1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.177    clocks/HZ1000_COUNT1_carry_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  clocks/HZ1000_COUNT1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.291    clocks/HZ1000_COUNT1_carry__0_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  clocks/HZ1000_COUNT1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.405    clocks/HZ1000_COUNT1_carry__1_n_0
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.519 r  clocks/HZ1000_COUNT1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.519    clocks/HZ1000_COUNT1
    SLICE_X45Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.741 r  clocks/HZ1000_COUNT1_carry__3/O[0]
                         net (fo=33, routed)          1.050     8.791    clocks/HZ1000_COUNT1_carry__3_n_7
    SLICE_X41Y34         FDRE                                         r  clocks/HZ1000_COUNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.441    14.782    clocks/clk_IBUF_BUFG
    SLICE_X41Y34         FDRE                                         r  clocks/HZ1000_COUNT_reg[1]/C
                         clock pessimism              0.298    15.080    
                         clock uncertainty           -0.035    15.045    
    SLICE_X41Y34         FDRE (Setup_fdre_C_R)       -0.604    14.441    clocks/HZ1000_COUNT_reg[1]
  -------------------------------------------------------------------
                         required time                         14.441    
                         arrival time                          -8.791    
  -------------------------------------------------------------------
                         slack                                  5.650    

Slack (MET) :             5.650ns  (required time - arrival time)
  Source:                 clocks/HZ1000_COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ1000_COUNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 1.694ns (45.654%)  route 2.017ns (54.346%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.559     5.080    clocks/clk_IBUF_BUFG
    SLICE_X41Y34         FDRE                                         r  clocks/HZ1000_COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  clocks/HZ1000_COUNT_reg[3]/Q
                         net (fo=3, routed)           0.967     6.503    clocks/HZ1000_COUNT_reg[3]
    SLICE_X45Y36         LUT2 (Prop_lut2_I1_O)        0.124     6.627 r  clocks/HZ1000_COUNT1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.627    clocks/HZ1000_COUNT1_carry_i_6_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.177 r  clocks/HZ1000_COUNT1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.177    clocks/HZ1000_COUNT1_carry_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  clocks/HZ1000_COUNT1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.291    clocks/HZ1000_COUNT1_carry__0_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  clocks/HZ1000_COUNT1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.405    clocks/HZ1000_COUNT1_carry__1_n_0
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.519 r  clocks/HZ1000_COUNT1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.519    clocks/HZ1000_COUNT1
    SLICE_X45Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.741 r  clocks/HZ1000_COUNT1_carry__3/O[0]
                         net (fo=33, routed)          1.050     8.791    clocks/HZ1000_COUNT1_carry__3_n_7
    SLICE_X41Y34         FDRE                                         r  clocks/HZ1000_COUNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.441    14.782    clocks/clk_IBUF_BUFG
    SLICE_X41Y34         FDRE                                         r  clocks/HZ1000_COUNT_reg[2]/C
                         clock pessimism              0.298    15.080    
                         clock uncertainty           -0.035    15.045    
    SLICE_X41Y34         FDRE (Setup_fdre_C_R)       -0.604    14.441    clocks/HZ1000_COUNT_reg[2]
  -------------------------------------------------------------------
                         required time                         14.441    
                         arrival time                          -8.791    
  -------------------------------------------------------------------
                         slack                                  5.650    

Slack (MET) :             5.650ns  (required time - arrival time)
  Source:                 clocks/HZ1000_COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ1000_COUNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 1.694ns (45.654%)  route 2.017ns (54.346%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.559     5.080    clocks/clk_IBUF_BUFG
    SLICE_X41Y34         FDRE                                         r  clocks/HZ1000_COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  clocks/HZ1000_COUNT_reg[3]/Q
                         net (fo=3, routed)           0.967     6.503    clocks/HZ1000_COUNT_reg[3]
    SLICE_X45Y36         LUT2 (Prop_lut2_I1_O)        0.124     6.627 r  clocks/HZ1000_COUNT1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.627    clocks/HZ1000_COUNT1_carry_i_6_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.177 r  clocks/HZ1000_COUNT1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.177    clocks/HZ1000_COUNT1_carry_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  clocks/HZ1000_COUNT1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.291    clocks/HZ1000_COUNT1_carry__0_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  clocks/HZ1000_COUNT1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.405    clocks/HZ1000_COUNT1_carry__1_n_0
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.519 r  clocks/HZ1000_COUNT1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.519    clocks/HZ1000_COUNT1
    SLICE_X45Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.741 r  clocks/HZ1000_COUNT1_carry__3/O[0]
                         net (fo=33, routed)          1.050     8.791    clocks/HZ1000_COUNT1_carry__3_n_7
    SLICE_X41Y34         FDRE                                         r  clocks/HZ1000_COUNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.441    14.782    clocks/clk_IBUF_BUFG
    SLICE_X41Y34         FDRE                                         r  clocks/HZ1000_COUNT_reg[3]/C
                         clock pessimism              0.298    15.080    
                         clock uncertainty           -0.035    15.045    
    SLICE_X41Y34         FDRE (Setup_fdre_C_R)       -0.604    14.441    clocks/HZ1000_COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         14.441    
                         arrival time                          -8.791    
  -------------------------------------------------------------------
                         slack                                  5.650    

Slack (MET) :             5.676ns  (required time - arrival time)
  Source:                 clocks/HZ1000_COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ1000_COUNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.662ns  (logic 1.694ns (46.265%)  route 1.968ns (53.735%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.559     5.080    clocks/clk_IBUF_BUFG
    SLICE_X41Y34         FDRE                                         r  clocks/HZ1000_COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  clocks/HZ1000_COUNT_reg[3]/Q
                         net (fo=3, routed)           0.967     6.503    clocks/HZ1000_COUNT_reg[3]
    SLICE_X45Y36         LUT2 (Prop_lut2_I1_O)        0.124     6.627 r  clocks/HZ1000_COUNT1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.627    clocks/HZ1000_COUNT1_carry_i_6_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.177 r  clocks/HZ1000_COUNT1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.177    clocks/HZ1000_COUNT1_carry_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  clocks/HZ1000_COUNT1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.291    clocks/HZ1000_COUNT1_carry__0_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  clocks/HZ1000_COUNT1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.405    clocks/HZ1000_COUNT1_carry__1_n_0
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.519 r  clocks/HZ1000_COUNT1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.519    clocks/HZ1000_COUNT1
    SLICE_X45Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.741 r  clocks/HZ1000_COUNT1_carry__3/O[0]
                         net (fo=33, routed)          1.001     8.742    clocks/HZ1000_COUNT1_carry__3_n_7
    SLICE_X41Y35         FDRE                                         r  clocks/HZ1000_COUNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.442    14.783    clocks/clk_IBUF_BUFG
    SLICE_X41Y35         FDRE                                         r  clocks/HZ1000_COUNT_reg[4]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X41Y35         FDRE (Setup_fdre_C_R)       -0.604    14.418    clocks/HZ1000_COUNT_reg[4]
  -------------------------------------------------------------------
                         required time                         14.418    
                         arrival time                          -8.742    
  -------------------------------------------------------------------
                         slack                                  5.676    

Slack (MET) :             5.676ns  (required time - arrival time)
  Source:                 clocks/HZ1000_COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ1000_COUNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.662ns  (logic 1.694ns (46.265%)  route 1.968ns (53.735%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.559     5.080    clocks/clk_IBUF_BUFG
    SLICE_X41Y34         FDRE                                         r  clocks/HZ1000_COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  clocks/HZ1000_COUNT_reg[3]/Q
                         net (fo=3, routed)           0.967     6.503    clocks/HZ1000_COUNT_reg[3]
    SLICE_X45Y36         LUT2 (Prop_lut2_I1_O)        0.124     6.627 r  clocks/HZ1000_COUNT1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.627    clocks/HZ1000_COUNT1_carry_i_6_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.177 r  clocks/HZ1000_COUNT1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.177    clocks/HZ1000_COUNT1_carry_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  clocks/HZ1000_COUNT1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.291    clocks/HZ1000_COUNT1_carry__0_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  clocks/HZ1000_COUNT1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.405    clocks/HZ1000_COUNT1_carry__1_n_0
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.519 r  clocks/HZ1000_COUNT1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.519    clocks/HZ1000_COUNT1
    SLICE_X45Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.741 r  clocks/HZ1000_COUNT1_carry__3/O[0]
                         net (fo=33, routed)          1.001     8.742    clocks/HZ1000_COUNT1_carry__3_n_7
    SLICE_X41Y35         FDRE                                         r  clocks/HZ1000_COUNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.442    14.783    clocks/clk_IBUF_BUFG
    SLICE_X41Y35         FDRE                                         r  clocks/HZ1000_COUNT_reg[5]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X41Y35         FDRE (Setup_fdre_C_R)       -0.604    14.418    clocks/HZ1000_COUNT_reg[5]
  -------------------------------------------------------------------
                         required time                         14.418    
                         arrival time                          -8.742    
  -------------------------------------------------------------------
                         slack                                  5.676    

Slack (MET) :             5.676ns  (required time - arrival time)
  Source:                 clocks/HZ1000_COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ1000_COUNT_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.662ns  (logic 1.694ns (46.265%)  route 1.968ns (53.735%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.559     5.080    clocks/clk_IBUF_BUFG
    SLICE_X41Y34         FDRE                                         r  clocks/HZ1000_COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  clocks/HZ1000_COUNT_reg[3]/Q
                         net (fo=3, routed)           0.967     6.503    clocks/HZ1000_COUNT_reg[3]
    SLICE_X45Y36         LUT2 (Prop_lut2_I1_O)        0.124     6.627 r  clocks/HZ1000_COUNT1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.627    clocks/HZ1000_COUNT1_carry_i_6_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.177 r  clocks/HZ1000_COUNT1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.177    clocks/HZ1000_COUNT1_carry_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  clocks/HZ1000_COUNT1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.291    clocks/HZ1000_COUNT1_carry__0_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  clocks/HZ1000_COUNT1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.405    clocks/HZ1000_COUNT1_carry__1_n_0
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.519 r  clocks/HZ1000_COUNT1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.519    clocks/HZ1000_COUNT1
    SLICE_X45Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.741 r  clocks/HZ1000_COUNT1_carry__3/O[0]
                         net (fo=33, routed)          1.001     8.742    clocks/HZ1000_COUNT1_carry__3_n_7
    SLICE_X41Y35         FDRE                                         r  clocks/HZ1000_COUNT_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.442    14.783    clocks/clk_IBUF_BUFG
    SLICE_X41Y35         FDRE                                         r  clocks/HZ1000_COUNT_reg[6]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X41Y35         FDRE (Setup_fdre_C_R)       -0.604    14.418    clocks/HZ1000_COUNT_reg[6]
  -------------------------------------------------------------------
                         required time                         14.418    
                         arrival time                          -8.742    
  -------------------------------------------------------------------
                         slack                                  5.676    

Slack (MET) :             5.676ns  (required time - arrival time)
  Source:                 clocks/HZ1000_COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ1000_COUNT_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.662ns  (logic 1.694ns (46.265%)  route 1.968ns (53.735%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.559     5.080    clocks/clk_IBUF_BUFG
    SLICE_X41Y34         FDRE                                         r  clocks/HZ1000_COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  clocks/HZ1000_COUNT_reg[3]/Q
                         net (fo=3, routed)           0.967     6.503    clocks/HZ1000_COUNT_reg[3]
    SLICE_X45Y36         LUT2 (Prop_lut2_I1_O)        0.124     6.627 r  clocks/HZ1000_COUNT1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.627    clocks/HZ1000_COUNT1_carry_i_6_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.177 r  clocks/HZ1000_COUNT1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.177    clocks/HZ1000_COUNT1_carry_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  clocks/HZ1000_COUNT1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.291    clocks/HZ1000_COUNT1_carry__0_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  clocks/HZ1000_COUNT1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.405    clocks/HZ1000_COUNT1_carry__1_n_0
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.519 r  clocks/HZ1000_COUNT1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.519    clocks/HZ1000_COUNT1
    SLICE_X45Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.741 r  clocks/HZ1000_COUNT1_carry__3/O[0]
                         net (fo=33, routed)          1.001     8.742    clocks/HZ1000_COUNT1_carry__3_n_7
    SLICE_X41Y35         FDRE                                         r  clocks/HZ1000_COUNT_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.442    14.783    clocks/clk_IBUF_BUFG
    SLICE_X41Y35         FDRE                                         r  clocks/HZ1000_COUNT_reg[7]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X41Y35         FDRE (Setup_fdre_C_R)       -0.604    14.418    clocks/HZ1000_COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         14.418    
                         arrival time                          -8.742    
  -------------------------------------------------------------------
                         slack                                  5.676    

Slack (MET) :             5.773ns  (required time - arrival time)
  Source:                 clocks/HZ4_COUNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ4_COUNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 1.604ns (46.272%)  route 1.862ns (53.728%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.561     5.082    clocks/clk_IBUF_BUFG
    SLICE_X42Y35         FDRE                                         r  clocks/HZ4_COUNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.518     5.600 f  clocks/HZ4_COUNT_reg[5]/Q
                         net (fo=3, routed)           0.975     6.575    clocks/HZ4_COUNT_reg[5]
    SLICE_X43Y36         LUT2 (Prop_lut2_I1_O)        0.124     6.699 r  clocks/HZ4_COUNT1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.699    clocks/HZ4_COUNT1_carry_i_5_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.097 r  clocks/HZ4_COUNT1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.097    clocks/HZ4_COUNT1_carry_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.211 r  clocks/HZ4_COUNT1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.211    clocks/HZ4_COUNT1_carry__0_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.325 r  clocks/HZ4_COUNT1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.325    clocks/HZ4_COUNT1_carry__1_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.439 r  clocks/HZ4_COUNT1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.439    clocks/HZ4_COUNT1
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.661 r  clocks/HZ4_COUNT1_carry__3/O[0]
                         net (fo=33, routed)          0.888     8.549    clocks/clear
    SLICE_X42Y34         FDRE                                         r  clocks/HZ4_COUNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.441    14.782    clocks/clk_IBUF_BUFG
    SLICE_X42Y34         FDRE                                         r  clocks/HZ4_COUNT_reg[0]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X42Y34         FDRE (Setup_fdre_C_R)       -0.699    14.322    clocks/HZ4_COUNT_reg[0]
  -------------------------------------------------------------------
                         required time                         14.322    
                         arrival time                          -8.549    
  -------------------------------------------------------------------
                         slack                                  5.773    

Slack (MET) :             5.773ns  (required time - arrival time)
  Source:                 clocks/HZ4_COUNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ4_COUNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 1.604ns (46.272%)  route 1.862ns (53.728%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.561     5.082    clocks/clk_IBUF_BUFG
    SLICE_X42Y35         FDRE                                         r  clocks/HZ4_COUNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.518     5.600 f  clocks/HZ4_COUNT_reg[5]/Q
                         net (fo=3, routed)           0.975     6.575    clocks/HZ4_COUNT_reg[5]
    SLICE_X43Y36         LUT2 (Prop_lut2_I1_O)        0.124     6.699 r  clocks/HZ4_COUNT1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.699    clocks/HZ4_COUNT1_carry_i_5_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.097 r  clocks/HZ4_COUNT1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.097    clocks/HZ4_COUNT1_carry_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.211 r  clocks/HZ4_COUNT1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.211    clocks/HZ4_COUNT1_carry__0_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.325 r  clocks/HZ4_COUNT1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.325    clocks/HZ4_COUNT1_carry__1_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.439 r  clocks/HZ4_COUNT1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.439    clocks/HZ4_COUNT1
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.661 r  clocks/HZ4_COUNT1_carry__3/O[0]
                         net (fo=33, routed)          0.888     8.549    clocks/clear
    SLICE_X42Y34         FDRE                                         r  clocks/HZ4_COUNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.441    14.782    clocks/clk_IBUF_BUFG
    SLICE_X42Y34         FDRE                                         r  clocks/HZ4_COUNT_reg[1]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X42Y34         FDRE (Setup_fdre_C_R)       -0.699    14.322    clocks/HZ4_COUNT_reg[1]
  -------------------------------------------------------------------
                         required time                         14.322    
                         arrival time                          -8.549    
  -------------------------------------------------------------------
                         slack                                  5.773    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clocks/HZ1000_COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ1000_COUNT_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.562     1.445    clocks/clk_IBUF_BUFG
    SLICE_X41Y40         FDRE                                         r  clocks/HZ1000_COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clocks/HZ1000_COUNT_reg[27]/Q
                         net (fo=2, routed)           0.118     1.704    clocks/HZ1000_COUNT_reg[27]
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  clocks/HZ1000_COUNT_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    clocks/HZ1000_COUNT_reg[24]_i_1_n_4
    SLICE_X41Y40         FDRE                                         r  clocks/HZ1000_COUNT_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.832     1.959    clocks/clk_IBUF_BUFG
    SLICE_X41Y40         FDRE                                         r  clocks/HZ1000_COUNT_reg[27]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X41Y40         FDRE (Hold_fdre_C_D)         0.105     1.550    clocks/HZ1000_COUNT_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clocks/HZ4_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ4_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.559     1.442    clocks/clk_IBUF_BUFG
    SLICE_X43Y34         FDRE                                         r  clocks/HZ4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  clocks/HZ4_reg/Q
                         net (fo=2, routed)           0.168     1.751    clocks/CLOCK_B
    SLICE_X43Y34         LUT2 (Prop_lut2_I1_O)        0.045     1.796 r  clocks/HZ4_i_1/O
                         net (fo=1, routed)           0.000     1.796    clocks/HZ4_i_1_n_0
    SLICE_X43Y34         FDRE                                         r  clocks/HZ4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.827     1.954    clocks/clk_IBUF_BUFG
    SLICE_X43Y34         FDRE                                         r  clocks/HZ4_reg/C
                         clock pessimism             -0.512     1.442    
    SLICE_X43Y34         FDRE (Hold_fdre_C_D)         0.091     1.533    clocks/HZ4_reg
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clocks/HZ500_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ500_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.562     1.445    clocks/clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  clocks/HZ500_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clocks/HZ500_reg/Q
                         net (fo=2, routed)           0.168     1.754    clocks/HZ500
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.799 r  clocks/HZ500_i_1/O
                         net (fo=1, routed)           0.000     1.799    clocks/HZ500_i_1_n_0
    SLICE_X35Y46         FDRE                                         r  clocks/HZ500_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.831     1.958    clocks/clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  clocks/HZ500_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.091     1.536    clocks/HZ500_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clocks/HZ1000_COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ1000_COUNT_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.561     1.444    clocks/clk_IBUF_BUFG
    SLICE_X41Y39         FDRE                                         r  clocks/HZ1000_COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  clocks/HZ1000_COUNT_reg[23]/Q
                         net (fo=2, routed)           0.120     1.705    clocks/HZ1000_COUNT_reg[23]
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  clocks/HZ1000_COUNT_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    clocks/HZ1000_COUNT_reg[20]_i_1_n_4
    SLICE_X41Y39         FDRE                                         r  clocks/HZ1000_COUNT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.831     1.958    clocks/clk_IBUF_BUFG
    SLICE_X41Y39         FDRE                                         r  clocks/HZ1000_COUNT_reg[23]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X41Y39         FDRE (Hold_fdre_C_D)         0.105     1.549    clocks/HZ1000_COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clocks/HZ1000_COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ1000_COUNT_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.560     1.443    clocks/clk_IBUF_BUFG
    SLICE_X41Y37         FDRE                                         r  clocks/HZ1000_COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  clocks/HZ1000_COUNT_reg[15]/Q
                         net (fo=3, routed)           0.120     1.704    clocks/HZ1000_COUNT_reg[15]
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  clocks/HZ1000_COUNT_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    clocks/HZ1000_COUNT_reg[12]_i_1_n_4
    SLICE_X41Y37         FDRE                                         r  clocks/HZ1000_COUNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.829     1.956    clocks/clk_IBUF_BUFG
    SLICE_X41Y37         FDRE                                         r  clocks/HZ1000_COUNT_reg[15]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X41Y37         FDRE (Hold_fdre_C_D)         0.105     1.548    clocks/HZ1000_COUNT_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clocks/HZ1000_COUNT_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ1000_COUNT_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.562     1.445    clocks/clk_IBUF_BUFG
    SLICE_X41Y41         FDRE                                         r  clocks/HZ1000_COUNT_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clocks/HZ1000_COUNT_reg[31]/Q
                         net (fo=3, routed)           0.120     1.706    clocks/HZ1000_COUNT_reg[31]
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  clocks/HZ1000_COUNT_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    clocks/HZ1000_COUNT_reg[28]_i_1_n_4
    SLICE_X41Y41         FDRE                                         r  clocks/HZ1000_COUNT_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.832     1.959    clocks/clk_IBUF_BUFG
    SLICE_X41Y41         FDRE                                         r  clocks/HZ1000_COUNT_reg[31]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X41Y41         FDRE (Hold_fdre_C_D)         0.105     1.550    clocks/HZ1000_COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clocks/HZ1000_COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ1000_COUNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.559     1.442    clocks/clk_IBUF_BUFG
    SLICE_X41Y34         FDRE                                         r  clocks/HZ1000_COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  clocks/HZ1000_COUNT_reg[3]/Q
                         net (fo=3, routed)           0.120     1.703    clocks/HZ1000_COUNT_reg[3]
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  clocks/HZ1000_COUNT_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    clocks/HZ1000_COUNT_reg[0]_i_1_n_4
    SLICE_X41Y34         FDRE                                         r  clocks/HZ1000_COUNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.827     1.954    clocks/clk_IBUF_BUFG
    SLICE_X41Y34         FDRE                                         r  clocks/HZ1000_COUNT_reg[3]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X41Y34         FDRE (Hold_fdre_C_D)         0.105     1.547    clocks/HZ1000_COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clocks/HZ1000_COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ1000_COUNT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.559     1.442    clocks/clk_IBUF_BUFG
    SLICE_X41Y36         FDRE                                         r  clocks/HZ1000_COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  clocks/HZ1000_COUNT_reg[11]/Q
                         net (fo=2, routed)           0.120     1.703    clocks/HZ1000_COUNT_reg[11]
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  clocks/HZ1000_COUNT_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    clocks/HZ1000_COUNT_reg[8]_i_1_n_4
    SLICE_X41Y36         FDRE                                         r  clocks/HZ1000_COUNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.828     1.955    clocks/clk_IBUF_BUFG
    SLICE_X41Y36         FDRE                                         r  clocks/HZ1000_COUNT_reg[11]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X41Y36         FDRE (Hold_fdre_C_D)         0.105     1.547    clocks/HZ1000_COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clocks/HZ1000_COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ1000_COUNT_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.561     1.444    clocks/clk_IBUF_BUFG
    SLICE_X41Y38         FDRE                                         r  clocks/HZ1000_COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  clocks/HZ1000_COUNT_reg[19]/Q
                         net (fo=2, routed)           0.120     1.705    clocks/HZ1000_COUNT_reg[19]
    SLICE_X41Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  clocks/HZ1000_COUNT_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    clocks/HZ1000_COUNT_reg[16]_i_1_n_4
    SLICE_X41Y38         FDRE                                         r  clocks/HZ1000_COUNT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.831     1.958    clocks/clk_IBUF_BUFG
    SLICE_X41Y38         FDRE                                         r  clocks/HZ1000_COUNT_reg[19]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X41Y38         FDRE (Hold_fdre_C_D)         0.105     1.549    clocks/HZ1000_COUNT_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clocks/HZ1000_COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ1000_COUNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.559     1.442    clocks/clk_IBUF_BUFG
    SLICE_X41Y35         FDRE                                         r  clocks/HZ1000_COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  clocks/HZ1000_COUNT_reg[7]/Q
                         net (fo=3, routed)           0.120     1.703    clocks/HZ1000_COUNT_reg[7]
    SLICE_X41Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  clocks/HZ1000_COUNT_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    clocks/HZ1000_COUNT_reg[4]_i_1_n_4
    SLICE_X41Y35         FDRE                                         r  clocks/HZ1000_COUNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.828     1.955    clocks/clk_IBUF_BUFG
    SLICE_X41Y35         FDRE                                         r  clocks/HZ1000_COUNT_reg[7]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X41Y35         FDRE (Hold_fdre_C_D)         0.105     1.547    clocks/HZ1000_COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y34   clocks/HZ1000_COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y36   clocks/HZ1000_COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y36   clocks/HZ1000_COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y37   clocks/HZ1000_COUNT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y37   clocks/HZ1000_COUNT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y37   clocks/HZ1000_COUNT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y37   clocks/HZ1000_COUNT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y38   clocks/HZ1000_COUNT_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y38   clocks/HZ1000_COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y34   clocks/HZ1000_COUNT_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y34   clocks/HZ1000_COUNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y36   clocks/HZ1000_COUNT_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y36   clocks/HZ1000_COUNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y36   clocks/HZ1000_COUNT_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y36   clocks/HZ1000_COUNT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y37   clocks/HZ1000_COUNT_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y37   clocks/HZ1000_COUNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y37   clocks/HZ1000_COUNT_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y37   clocks/HZ1000_COUNT_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y34   clocks/HZ1000_COUNT_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y34   clocks/HZ1000_COUNT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y36   clocks/HZ1000_COUNT_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y36   clocks/HZ1000_COUNT_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y36   clocks/HZ1000_COUNT_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y36   clocks/HZ1000_COUNT_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y37   clocks/HZ1000_COUNT_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y37   clocks/HZ1000_COUNT_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y37   clocks/HZ1000_COUNT_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y37   clocks/HZ1000_COUNT_reg[13]/C



