============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  05:27:00 pm
  Module:                 proj_fm
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (7196 ps) Setup Check with Pin FMbuffers_reg[1][511][1]/clk->sena
          Group: in2reg
     Startpoint: (R) chg_idx
          Clock: (R) clk
       Endpoint: (R) FMbuffers_reg[1][511][1]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0           30     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000           30     
                                              
             Setup:-     150                  
       Uncertainty:-      50                  
     Required Time:=    9800                  
      Launch Clock:-      30                  
       Input Delay:-    2000                  
         Data Path:-     573                  
             Slack:=    7196                  

Exceptions/Constraints:
  input_delay             2000            proj.sdc_line_15_3_1 

#------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                             (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  chg_idx                       (u)     -       R     (arrival)            3    73     0    2030 
  g1/z                          (u)     in_0->z F     unmapped_not         1     0    36    2066 
  g2/z                          (u)     in_1->z F     unmapped_and2       13     0   134    2200 
  g5/z                          (u)     in_0->z R     unmapped_not         1     0    36    2236 
  g6128/z                       (u)     in_0->z R     unmapped_or2      1024     0   237    2473 
  g9224/z                       (u)     in_2->z R     unmapped_and4        2     0   130    2603 
  FMbuffers_reg[1][511][1]/sena -       -       R     unmapped_d_flop      2     -     0    2603 
#------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

