// Seed: 1778520565
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output supply1 id_2;
  output wire id_1;
  assign id_2 = 1;
endmodule
module module_1 #(
    parameter id_4 = 32'd77
) (
    input wor id_0,
    input wor id_1,
    output uwire id_2,
    output wor id_3,
    input tri1 _id_4,
    input wand id_5,
    output supply0 id_6,
    input supply0 id_7
);
  assign id_3 = 1;
  logic id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
  wire id_10;
  wire [id_4 : 1] id_11;
endmodule
