Warning (10268): Verilog HDL information at EECS3216_Lab4.sv(57): always construct contains both blocking and non-blocking assignments File: C:/Users/randy/Documents/School/EECS3216/Lab4/EECS3216_Lab4.sv Line: 57
