#0 define_false_path
#1001 define_clock {p:ifclk} -name {TDR|ifclk} -ref_rise {0.000000} -ref_fall {5.000000} -uncertainty {0.000000} -period {10.000000} -clockgroup {Inferred_clkgroup_0} -rise {0.000000} -fall {5.000000}
#1002 define_clock {p:clk} -name {TDR|clk} -ref_rise {0.000000} -ref_fall {5.000000} -uncertainty {0.000000} -period {10.000000} -clockgroup {Inferred_clkgroup_1} -rise {0.000000} -fall {5.000000}
#1003 define_clock {n:Core_sb_0.CCC_0.GL0_net} -name {Core_sb_CCC_0_FCCC|GL0_net_inferred_clock} -ref_rise {0.000000} -ref_fall {5.000000} -uncertainty {0.000000} -period {10.000000} -clockgroup {Inferred_clkgroup_2} -rise {0.000000} -fall {5.000000} -disable
#1004 define_clock {n:Core_sb_0.FABOSC_0.N_RCOSC_25_50MHZ_CLKOUT} -name {Core_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock} -ref_rise {0.000000} -ref_fall {5.000000} -uncertainty {0.000000} -period {10.000000} -clockgroup {Inferred_clkgroup_3} -rise {0 . . . 
define_attribute {i:Core_sb_0.CCC_0.CLK0_PAD_INST}  {syn_noprune} 1
define_attribute {i:Core_sb_0.CCC_0}  {syn_noprune} 1
define_attribute {i:Core_sb_0}  {syn_noprune} 1
