m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Andrey/Desktop/FPGA/Week13/ex1/simulation/modelsim
valu_decoder
Z1 !s110 1606398721
!i10b 1
!s100 gBSllV>Q4DFFD<dlGkQT62
INBAG?A19G;?;69dDmeaUT1
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1606398664
8C:/Users/Andrey/Desktop/FPGA/Week13/ex1/alu_decoder.v
FC:/Users/Andrey/Desktop/FPGA/Week13/ex1/alu_decoder.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1606398721.000000
!s107 C:/Users/Andrey/Desktop/FPGA/Week13/ex1/alu_decoder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/Andrey/Desktop/FPGA/Week13/ex1|C:/Users/Andrey/Desktop/FPGA/Week13/ex1/alu_decoder.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work +incdir+C:/Users/Andrey/Desktop/FPGA/Week13/ex1
Z7 tCvgOpt 0
vcontrol_unit
R1
!i10b 1
!s100 =Eh^@KfDfmgkhbzDMg]@h3
IY:2QL<T>PIMc<F1XnKjjd3
R2
R0
w1606397216
8C:/Users/Andrey/Desktop/FPGA/Week13/ex1/control_unit.v
FC:/Users/Andrey/Desktop/FPGA/Week13/ex1/control_unit.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/Andrey/Desktop/FPGA/Week13/ex1/control_unit.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/Andrey/Desktop/FPGA/Week13/ex1|C:/Users/Andrey/Desktop/FPGA/Week13/ex1/control_unit.v|
!i113 1
R5
R6
R7
vhard_block
!s110 1606398720
!i10b 1
!s100 3J0=7YP8_n9Cn=A@GNT:20
I6:BN`OPFMFb1]=6CU@jRn1
R2
R0
w1606398710
8control_unit.vo
Fcontrol_unit.vo
L0 1095
R3
r1
!s85 0
31
!s108 1606398720.000000
!s107 control_unit.vo|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+.|control_unit.vo|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+.
R7
vmain_decoder
R1
!i10b 1
!s100 UUdd5?N:0oPWb6:O[1:kj2
I?_H@VeU;KEjO`;m2J`9:]1
R2
R0
w1606398647
8C:/Users/Andrey/Desktop/FPGA/Week13/ex1/main_decoder.v
FC:/Users/Andrey/Desktop/FPGA/Week13/ex1/main_decoder.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/Andrey/Desktop/FPGA/Week13/ex1/main_decoder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/Andrey/Desktop/FPGA/Week13/ex1|C:/Users/Andrey/Desktop/FPGA/Week13/ex1/main_decoder.v|
!i113 1
R5
R6
R7
vtestbench
R1
!i10b 1
!s100 8j^925n7Zd;RLhW=[8Ag<3
IHRfeU7KNiG99F0<DjPROd1
R2
R0
w1606398201
8C:/Users/Andrey/Desktop/FPGA/Week13/ex1/testbench.v
FC:/Users/Andrey/Desktop/FPGA/Week13/ex1/testbench.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/Andrey/Desktop/FPGA/Week13/ex1/testbench.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/Andrey/Desktop/FPGA/Week13/ex1|C:/Users/Andrey/Desktop/FPGA/Week13/ex1/testbench.v|
!i113 1
R5
R6
R7
