@W: BN137 :"c:\users\p2119\desktop\crosslink-mipi-dsicsi-2-to-parallel-bridge-dsi\source\verilog\i2c_target_top.v":148:0:148:5|Found combinational loop during mapping at net i2c_target_inst.ctrl_5
@W: BN137 :"c:\users\p2119\desktop\crosslink-mipi-dsicsi-2-to-parallel-bridge-dsi\source\verilog\i2c_target_top.v":148:0:148:5|Found combinational loop during mapping at net i2c_target_inst.ctrl_4
@W: BN137 :"c:\users\p2119\desktop\crosslink-mipi-dsicsi-2-to-parallel-bridge-dsi\source\verilog\i2c_target_top.v":148:0:148:5|Found combinational loop during mapping at net i2c_target_inst.ctrl_6
@W: BN137 :"c:\users\p2119\desktop\crosslink-mipi-dsicsi-2-to-parallel-bridge-dsi\source\verilog\i2c_target_top.v":148:0:148:5|Found combinational loop during mapping at net i2c_target_inst.ctrl_0
@W: BN137 :"c:\users\p2119\desktop\crosslink-mipi-dsicsi-2-to-parallel-bridge-dsi\source\verilog\i2c_target_top.v":148:0:148:5|Found combinational loop during mapping at net i2c_target_inst.ctrl
@W: BN137 :"c:\users\p2119\desktop\crosslink-mipi-dsicsi-2-to-parallel-bridge-dsi\source\verilog\i2c_target_top.v":148:0:148:5|Found combinational loop during mapping at net i2c_target_inst.ctrl_3
@W: BN137 :"c:\users\p2119\desktop\crosslink-mipi-dsicsi-2-to-parallel-bridge-dsi\source\verilog\i2c_target_top.v":148:0:148:5|Found combinational loop during mapping at net i2c_target_inst.ctrl_2
@W: BN137 :"c:\users\p2119\desktop\crosslink-mipi-dsicsi-2-to-parallel-bridge-dsi\source\verilog\i2c_target_top.v":148:0:148:5|Found combinational loop during mapping at net i2c_target_inst.ctrl_1
@W: BN137 :"c:\users\p2119\desktop\crosslink-mipi-dsicsi-2-to-parallel-bridge-dsi\source\verilog\i2c_target_top.v":148:0:148:5|Found combinational loop during mapping at net i2c_target_inst.ctrl_5
@W: BN137 :"c:\users\p2119\desktop\crosslink-mipi-dsicsi-2-to-parallel-bridge-dsi\source\verilog\i2c_target_top.v":148:0:148:5|Found combinational loop during mapping at net i2c_target_inst.ctrl_4
@W: BN137 :"c:\users\p2119\desktop\crosslink-mipi-dsicsi-2-to-parallel-bridge-dsi\source\verilog\i2c_target_top.v":148:0:148:5|Found combinational loop during mapping at net i2c_target_inst.ctrl_6
@W: BN137 :"c:\users\p2119\desktop\crosslink-mipi-dsicsi-2-to-parallel-bridge-dsi\source\verilog\i2c_target_top.v":148:0:148:5|Found combinational loop during mapping at net i2c_target_inst.ctrl_0
@W: BN137 :"c:\users\p2119\desktop\crosslink-mipi-dsicsi-2-to-parallel-bridge-dsi\source\verilog\i2c_target_top.v":148:0:148:5|Found combinational loop during mapping at net i2c_target_inst.ctrl
@W: BN137 :"c:\users\p2119\desktop\crosslink-mipi-dsicsi-2-to-parallel-bridge-dsi\source\verilog\i2c_target_top.v":148:0:148:5|Found combinational loop during mapping at net i2c_target_inst.ctrl_3
@W: BN137 :"c:\users\p2119\desktop\crosslink-mipi-dsicsi-2-to-parallel-bridge-dsi\source\verilog\i2c_target_top.v":148:0:148:5|Found combinational loop during mapping at net i2c_target_inst.ctrl_2
@W: BN137 :"c:\users\p2119\desktop\crosslink-mipi-dsicsi-2-to-parallel-bridge-dsi\source\verilog\i2c_target_top.v":148:0:148:5|Found combinational loop during mapping at net i2c_target_inst.ctrl_1
@W: MT246 :"c:\users\p2119\desktop\crosslink-mipi-dsicsi-2-to-parallel-bridge-dsi\ipk\i2c_s\i2c_s.v":59:9:59:12|Blackbox I2CA is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\p2119\desktop\crosslink-mipi-dsicsi-2-to-parallel-bridge-dsi\ipk\b2p\b2p.v":46:4:46:21|Blackbox b2p_byte2pixel is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\p2119\desktop\crosslink-mipi-dsicsi-2-to-parallel-bridge-dsi\ipk\rx_dphy\rx_dphy_dphy_rx.v":423:8:423:24|Blackbox rx_dphy_capture_ctrl is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\p2119\desktop\crosslink-mipi-dsicsi-2-to-parallel-bridge-dsi\ipk\rx_dphy\rx_dphy_dphy_rx.v":349:0:349:18|Blackbox rx_dphy_rx_global_ctrl is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\p2119\desktop\crosslink-mipi-dsicsi-2-to-parallel-bridge-dsi\ipk\rx_dphy\rx_dphy_dphy_rx.v":254:0:254:16|Blackbox rx_dphy_dphy_rx_wrap is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\p2119\desktop\crosslink-mipi-dsicsi-2-to-parallel-bridge-dsi\ipk\rx_dphy\rx_dphy_dphy_wrapper.v":171:8:171:17|Blackbox MIPIDPHYA is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\p2119\desktop\crosslink-mipi-dsicsi-2-to-parallel-bridge-dsi\ipk\int_pll\int_pll.v":59:12:59:20|Blackbox EHXPLLM is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock mipi2parallel_top|ref_clk_i with period 5.00ns. Please declare a user-defined clock on port ref_clk_i.
@W: MT420 |Found inferred clock rx_dphy_dphy_wrapper_MIXEL_8s_ON_4s|clk_hs_o_inferred_clock with period 5.00ns. Please declare a user-defined clock on net mipi2parallel_inst.rx_dphy_inst.dphy_rx_inst.u_dphy_wrapper.clk_byte_hs_w.
@W: MT420 |Found inferred clock rx_dphy_dphy_wrapper_MIXEL_8s_ON_4s|clk_byte_o_inferred_clock with period 5.00ns. Please declare a user-defined clock on net mipi2parallel_inst.rx_dphy_inst.dphy_rx_inst.u_dphy_wrapper.clk_byte_o.
@W: MT420 |Found inferred clock int_pll|CLKOS2_inferred_clock with period 5.00ns. Please declare a user-defined clock on net int_pll_inst.clk_pixel_o_c.
