<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE us-patent-application SYSTEM "us-patent-application-v46-2022-02-17.dtd" [ ]><us-patent-application lang="EN" dtd-version="v4.6 2022-02-17" file="US20230005972A1-20230105.XML" status="PRODUCTION" id="us-patent-application" country="US" date-produced="20221221" date-publ="20230105"><us-bibliographic-data-application lang="EN" country="US"><publication-reference><document-id><country>US</country><doc-number>20230005972</doc-number><kind>A1</kind><date>20230105</date></document-id></publication-reference><application-reference appl-type="utility"><document-id><country>US</country><doc-number>17809986</doc-number><date>20220630</date></document-id></application-reference><us-application-series-code>17</us-application-series-code><priority-claims><priority-claim sequence="01" kind="national"><country>KR</country><doc-number>10-2021-0087278</doc-number><date>20210702</date></priority-claim></priority-claims><classifications-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>146</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr></classifications-ipcr><classifications-cpc><main-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>1464</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></main-cpc><further-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>14636</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>14623</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>14621</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>14627</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>14685</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></further-cpc></classifications-cpc><invention-title id="d2e61">BACKSIDE ILLUMINATED IMAGE SENSOR AND METHOD OF MANUFACTURING THE SAME</invention-title><us-parties><us-applicants><us-applicant sequence="00" app-type="applicant" designation="us-only" applicant-authority-category="obligated-assignee"><addressbook><orgname>DB HITEK CO., LTD.</orgname><address><city>Seoul</city><country>KR</country></address></addressbook><residence><country>KR</country></residence></us-applicant></us-applicants><inventors><inventor sequence="00" designation="us-only"><addressbook><last-name>KANG</last-name><first-name>Tae Wook</first-name><address><city>Gyeonggi-do</city><country>KR</country></address></addressbook></inventor></inventors></us-parties></us-bibliographic-data-application><abstract id="abstract"><p id="p-0001" num="0000">A backside illuminated image sensor includes a substrate having a frontside surface and a backside surface, a pixel region disposed in the substrate, a reinforcing pattern disposed on the frontside surface of the substrate, an insulating layer disposed on the frontside surface of the substrate and the reinforcing pattern, a bonding pad disposed on the insulating layer, and a second bonding pad electrically connected to the bonding pad through the substrate, the reinforcing pattern, and the insulating layer.</p></abstract><drawings id="DRAWINGS"><figure id="Fig-EMI-D00000" num="00000"><img id="EMI-D00000" he="85.09mm" wi="158.75mm" file="US20230005972A1-20230105-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00001" num="00001"><img id="EMI-D00001" he="200.83mm" wi="116.92mm" orientation="landscape" file="US20230005972A1-20230105-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00002" num="00002"><img id="EMI-D00002" he="222.17mm" wi="90.59mm" file="US20230005972A1-20230105-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00003" num="00003"><img id="EMI-D00003" he="200.58mm" wi="72.90mm" orientation="landscape" file="US20230005972A1-20230105-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00004" num="00004"><img id="EMI-D00004" he="200.66mm" wi="78.82mm" orientation="landscape" file="US20230005972A1-20230105-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00005" num="00005"><img id="EMI-D00005" he="200.58mm" wi="79.50mm" orientation="landscape" file="US20230005972A1-20230105-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00006" num="00006"><img id="EMI-D00006" he="200.58mm" wi="111.25mm" orientation="landscape" file="US20230005972A1-20230105-D00006.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00007" num="00007"><img id="EMI-D00007" he="200.74mm" wi="89.49mm" orientation="landscape" file="US20230005972A1-20230105-D00007.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00008" num="00008"><img id="EMI-D00008" he="200.74mm" wi="103.12mm" orientation="landscape" file="US20230005972A1-20230105-D00008.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00009" num="00009"><img id="EMI-D00009" he="200.74mm" wi="112.78mm" orientation="landscape" file="US20230005972A1-20230105-D00009.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00010" num="00010"><img id="EMI-D00010" he="200.74mm" wi="103.12mm" orientation="landscape" file="US20230005972A1-20230105-D00010.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00011" num="00011"><img id="EMI-D00011" he="200.74mm" wi="113.37mm" orientation="landscape" file="US20230005972A1-20230105-D00011.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00012" num="00012"><img id="EMI-D00012" he="200.74mm" wi="112.18mm" orientation="landscape" file="US20230005972A1-20230105-D00012.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00013" num="00013"><img id="EMI-D00013" he="200.83mm" wi="105.49mm" orientation="landscape" file="US20230005972A1-20230105-D00013.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00014" num="00014"><img id="EMI-D00014" he="200.74mm" wi="101.52mm" orientation="landscape" file="US20230005972A1-20230105-D00014.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure></drawings><description id="description"><?summary-of-invention description="Summary of Invention" end="lead"?><heading id="h-0001" level="1">CROSS-REFERENCE TO RELATED APPLICATION</heading><p id="p-0002" num="0001">This application claims the priority benefit of Korean Patent Application No. 10-2021-0087278, filed on Jul. 2, 2021, and all the benefits accruing therefrom under 35 U.S.C. &#xa7; 119, the contents of which are incorporated by reference in their entirety.</p><heading id="h-0002" level="1">TECHNICAL FIELD</heading><p id="p-0003" num="0002">The present disclosure relates to a backside illuminated image sensor and a method of manufacturing the same. More specifically, the present disclosure relates to a backside illuminated image sensor including a color filter layer and a micro lens array formed on a backside surface of a substrate, and a method of manufacturing the same.</p><heading id="h-0003" level="1">BACKGROUND</heading><p id="p-0004" num="0003">In general, an image sensor is a semiconductor device that converts an optical image into electrical signals, and may be classified or categorized as a Charge Coupled Device (CCD) or a Complementary Metal Oxide Semiconductor (CMOS) Image Sensor (CIS).</p><p id="p-0005" num="0004">The CIS includes unit pixels, each including a photodiode and MOS transistors. The CIS sequentially detects the electrical signals of the unit pixels using a switching method, thereby forming an image. The CIS may be classified as either a frontside illuminated image sensor or a backside illuminated image sensor.</p><p id="p-0006" num="0005">The backside illuminated image sensor may include pixel regions formed in a substrate, transistors formed on a frontside surface of the substrate, an insulating layer formed on the transistors, bonding pads on the insulating layer, an anti-reflective layer formed on a backside surface of the substrate, a light-blocking pattern formed on the anti-reflective layer, a planarization layer formed on the light-blocking pattern, a color filter layer formed on the planarization layer, and a micro lens array formed on the color filter layer.</p><p id="p-0007" num="0006">The bonding pads may be exposed by openings formed through the anti-reflective layer, the substrate and the insulating layer. Second bonding pads may be formed on the anti-reflective layer, inner side surfaces of the openings and the bonding pads exposed by the openings, and third bonding pads may be formed on the second bonding pads. Further, wires may be bonded on the third bonding pads or solder bumps may be formed on the third bonding pads. However, the second bonding pads may be peeled off from the bonding pads due to a difference in thermal expansion coefficient while performing the wire bonding process or forming the solder bumps.</p><heading id="h-0004" level="1">SUMMARY</heading><p id="p-0008" num="0007">The present disclosure provides a backside illuminated image sensor having an improved bonding pad structure and a method of manufacturing the backside illuminated image sensor.</p><p id="p-0009" num="0008">In accordance with an aspect of the present disclosure, a backside illuminated image sensor may include a substrate having a frontside surface and a backside surface, a pixel region disposed in the substrate, a reinforcing pattern disposed on the frontside surface of the substrate, an insulating layer disposed on the frontside surface of the substrate and the reinforcing pattern, a bonding pad disposed on the insulating layer, and a second bonding pad electrically connected to the bonding pad through the substrate, the reinforcing pattern, and the insulating layer.</p><p id="p-0010" num="0009">In accordance with some embodiments of the present disclosure, the backside illuminated image sensor may further include a field isolation region disposed in a frontside surface portion of the substrate. In such case, the reinforcing pattern may be disposed on a frontside surface of the field isolation region, and the second bonding pad may be electrically connected to the bonding pad through the field isolation region.</p><p id="p-0011" num="0010">In accordance with some embodiments of the present disclosure, the substrate may have a first opening exposing a backside surface of the field isolation region, the field isolation region may have a second opening exposing a backside surface of the reinforcing pattern, the insulating layer may have at least one fourth opening exposing a backside surface of the bonding pad, and the reinforcing pattern may have at least one third opening connecting the second opening and the at least one fourth opening.</p><p id="p-0012" num="0011">In accordance with some embodiments of the present disclosure, the reinforcing pattern may have a wider width than the second opening.</p><p id="p-0013" num="0012">In accordance with some embodiments of the present disclosure, the reinforcing pattern may have a plurality of third openings having a slit shape and extending parallel to each other.</p><p id="p-0014" num="0013">In accordance with some embodiments of the present disclosure, the reinforcing pattern may have a plurality of third openings arranged in rows and columns.</p><p id="p-0015" num="0014">In accordance with some embodiments of the present disclosure, the backside illuminated image sensor may further include at least one gate structure disposed on the frontside surface of the substrate.</p><p id="p-0016" num="0015">In accordance with some embodiments of the present disclosure, the at least one gate structure may include a gate insulating layer disposed on the frontside surface of the substrate, a gate electrode disposed on the gate insulating layer, and a gate spacer disposed on side surfaces of the gate electrode. In such case, the reinforcing pattern may be made of the same material as the gate electrode.</p><p id="p-0017" num="0016">In accordance with some embodiments of the present disclosure, the backside illuminated image sensor may further include a second spacer disposed on side surfaces of the reinforcing pattern, and the second spacer may be made of the same material as the gate spacer.</p><p id="p-0018" num="0017">In accordance with some embodiments of the present disclosure, the backside illuminated image sensor may further include an anti-reflective layer disposed on the backside surface of the substrate, and a light-blocking pattern disposed on the anti-reflective layer and having a fifth opening corresponding to the pixel region. In such case, the second bonding pad may be made of the same material as the light-blocking pattern.</p><p id="p-0019" num="0018">In accordance with an aspect of the present disclosure, a method of manufacturing a backside illuminated image sensor may include forming a pixel region in a substrate, forming a reinforcing pattern on a frontside surface of the substrate, forming an insulating layer on the frontside surface of the substrate and the reinforcing pattern, forming a bonding pad on the insulating layer, and forming a second bonding pad to be electrically connected to the bonding pad through the substrate, the reinforcing pattern, and the insulating layer.</p><p id="p-0020" num="0019">In accordance with some embodiments of the present disclosure, the method may further include forming a field isolation region in a frontside surface portion of the substrate. In such case, the reinforcing pattern may be formed on a frontside surface of the field isolation region, and the second bonding pad may be electrically connected to the bonding pad through the field isolation region.</p><p id="p-0021" num="0020">In accordance with some embodiments of the present disclosure, the method may further include forming a first opening through the substrate to expose a backside surface of the field isolation region, forming a second opening through the field isolation region to expose a backside surface of the reinforcing pattern, and forming at least one third opening through the reinforcing pattern and at least one fourth opening through the insulating layer to expose a backside surface of the bonding pad.</p><p id="p-0022" num="0021">In accordance with some embodiments of the present disclosure, the second bonding pad may be formed to fill the at least one third opening and the at least one fourth opening.</p><p id="p-0023" num="0022">In accordance with some embodiments of the present disclosure, the first opening may partially expose the backside surface of the field isolation region, and the second opening may partially expose the backside surface of the reinforcing pattern.</p><p id="p-0024" num="0023">In accordance with some embodiments of the present disclosure, the reinforcing pattern may be formed on the frontside surface of the field isolation region to have at least one through hole exposing a portion of the frontside surface of the field isolation region, and the at least one third opening and the at least one fourth opening may be formed by an anisotropic etching process using the reinforcing pattern as an etch mask.</p><p id="p-0025" num="0024">In accordance with some embodiments of the present disclosure, the method may further include forming at least one gate structure on the frontside surface of the substrate.</p><p id="p-0026" num="0025">In accordance with some embodiments of the present disclosure, the forming at least one gate structure may include forming a gate insulating layer on the frontside surface of the substrate, forming a gate electrode on the gate insulating layer, and forming a gate spacer on side surfaces of the gate electrode. In such case, the reinforcing pattern may be formed simultaneously with the gate electrode.</p><p id="p-0027" num="0026">In accordance with some embodiments of the present disclosure, the method may further include forming a second spacer on side surfaces of the reinforcing pattern, and the second spacer may be formed simultaneously with the gate spacer.</p><p id="p-0028" num="0027">In accordance with some embodiments of the present disclosure, the method may further include forming an anti-reflective layer on the backside surface of the substrate, and forming a light-blocking pattern having a fifth opening corresponding to the pixel region on the anti-reflective layer. In such case, the second bonding pad may be formed simultaneously with the light-blocking pattern.</p><p id="p-0029" num="0028">In accordance with the embodiments of the present disclosure as described above, the second bonding pad may be electrically connected to the bonding pad through the insulating layer and the reinforcing pattern formed on the frontside surface of the substrate, and thus the second bonding pad may be firmly supported by the reinforcing pattern. As a result, the problem that the second bonding pad is peeled off from the bonding pad may be sufficiently solved.</p><p id="p-0030" num="0029">The above summary of the present disclosure is not intended to describe each illustrated embodiment or every implementation of the present disclosure. The detailed description and claims that follow more particularly exemplify these embodiments.</p><?summary-of-invention description="Summary of Invention" end="tail"?><?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?><description-of-drawings><heading id="h-0005" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading><p id="p-0031" num="0030">Embodiments can be understood in more detail from the following description taken in conjunction with the accompanying drawings, in which:</p><p id="p-0032" num="0031"><figref idref="DRAWINGS">FIG. <b>1</b></figref> is a schematic cross-sectional view illustrating a backside illuminated image sensor in accordance with an embodiment of the present disclosure;</p><p id="p-0033" num="0032"><figref idref="DRAWINGS">FIG. <b>2</b></figref> is a schematic plan view illustrating a reinforcing pattern as shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref>;</p><p id="p-0034" num="0033"><figref idref="DRAWINGS">FIG. <b>3</b></figref> is a schematic plan view illustrating another example of the reinforcing pattern as shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref>;</p><p id="p-0035" num="0034"><figref idref="DRAWINGS">FIG. <b>4</b></figref> is a schematic plan view illustrating still another example of the reinforcing pattern as shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref>; and</p><p id="p-0036" num="0035"><figref idref="DRAWINGS">FIGS. <b>5</b> to <b>16</b></figref> are schematic cross-sectional views illustrating a method of manufacturing the backside illuminated image sensor as shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref>.</p></description-of-drawings><?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?><?detailed-description description="Detailed Description" end="lead"?><p id="p-0037" num="0036">While various embodiments are amenable to various modifications and alternative forms, specifics thereof have been shown by way of example in the drawings and will be described in detail. It should be understood, however, that the intention is not to limit the claimed inventions to the particular embodiments described. On the contrary, the intention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the subject matter as defined by the claims.</p><heading id="h-0006" level="1">DETAILED DESCRIPTION</heading><p id="p-0038" num="0037">Hereinafter, embodiments of the present invention are described in more detail with reference to the accompanying drawings. However, the present invention is not limited to the embodiments described below and is implemented in various other forms. Embodiments below are not provided to fully complete the present invention but rather are provided to fully convey the range of the present invention to those skilled in the art.</p><p id="p-0039" num="0038">In the specification, when one component is referred to as being on or connected to another component or layer, it can be directly on or connected to the other component or layer, or an intervening component or layer may also be present. Unlike this, it will be understood that when one component is referred to as directly being on or directly connected to another component or layer, it means that no intervening component is present. Also, though terms like a first, a second, and a third are used to describe various regions and layers in various embodiments of the present invention, the regions and the layers are not limited to these terms.</p><p id="p-0040" num="0039">Terminologies used below are used to merely describe specific embodiments, but do not limit the present invention. Additionally, unless otherwise defined here, all the terms including technical or scientific terms, may have the same meaning that is generally understood by those skilled in the art.</p><p id="p-0041" num="0040">Embodiments of the present invention are described with reference to schematic drawings of ideal embodiments. Accordingly, changes in manufacturing methods and/or allowable errors may be expected from the forms of the drawings. Accordingly, embodiments of the present invention are not described being limited to the specific forms or areas in the drawings and include the deviations of the forms. The areas may be entirely schematic, and their forms may not describe or depict accurate forms or structures in any given area, and are not intended to limit the scope of the present invention.</p><p id="p-0042" num="0041"><figref idref="DRAWINGS">FIG. <b>1</b></figref> is a schematic cross-sectional view illustrating a backside illuminated image sensor in accordance with an embodiment of the present disclosure.</p><p id="p-0043" num="0042">Referring to <figref idref="DRAWINGS">FIG. <b>1</b></figref>, a backside illuminated image sensor <b>100</b>, in accordance with an embodiment of the present disclosure, may include a substrate <b>102</b> in which pixel regions <b>130</b> are formed, a reinforcing pattern <b>120</b> formed on a frontside surface <b>102</b>A of the substrate <b>102</b>, an insulating layer <b>140</b> formed on the frontside surface <b>102</b>A of the substrate <b>102</b> and the reinforcing pattern <b>120</b>, a bonding pad <b>142</b> formed on a frontside surface of the insulating layer <b>140</b>, and a second bonding pad <b>188</b> electrically connected to a backside surface of the bonding pad <b>142</b> through the substrate <b>102</b>, the reinforcing pattern <b>120</b>, and the insulating layer <b>140</b>.</p><p id="p-0044" num="0043">Further, the backside illuminated image sensor <b>100</b> may include a field isolation region <b>106</b> formed in a frontside surface portion of the substrate <b>102</b>. In this case, the reinforcing pattern <b>120</b> may be formed on a frontside surface of the field isolation region <b>106</b>, and the second bonding pad <b>188</b> may pass through the field isolation region <b>106</b> to be electrically connected to the backside surface of the bonding pad <b>142</b>. That is, the second bonding pad <b>188</b> may pass through the substrate <b>102</b>, the field isolation region <b>106</b>, the reinforcing pattern <b>120</b>, and the insulating layer <b>140</b> to be electrically connected to the backside surface of the bonding pad <b>142</b>.</p><p id="p-0045" num="0044">In accordance with an embodiment of the present disclosure, the substrate <b>102</b> may have a first opening <b>172</b> exposing a backside surface of the field isolation region <b>106</b>, and the field isolation region <b>106</b> may have a second opening <b>176</b> exposing a backside surface of the reinforcing pattern <b>120</b>. Further, the insulating layer <b>140</b> may have fourth openings <b>180</b> exposing the backside surface of the bonding pad <b>142</b>, and the reinforcing pattern <b>120</b> may have third openings <b>178</b> connecting the second opening <b>176</b> and the fourth openings <b>180</b>.</p><p id="p-0046" num="0045">Each of the pixel regions <b>130</b> may include a charge accumulation region <b>132</b> in which charges generated by the incident light are accumulated. The charge accumulation regions <b>132</b> may be disposed in the substrate <b>102</b>, and floating diffusion regions <b>136</b> may be disposed in frontside surface portions of the substrate <b>102</b> to be spaced apart from the charge accumulation regions <b>132</b>. Further, device isolation regions <b>104</b> may be formed between the pixel regions <b>130</b>.</p><p id="p-0047" num="0046">The substrate <b>102</b> may have a first conductivity type, and the charge accumulation regions <b>132</b> and the floating diffusion regions <b>136</b> may have a second conductivity type. For example, a p-type substrate may be used as the substrate <b>102</b>, and n-type impurity diffusion regions functioning as the charge accumulation regions <b>132</b> and the floating diffusion regions <b>136</b> may be formed in the p-type substrate <b>102</b>. As another example, the substrate <b>102</b> may include a P-type epitaxial layer (not shown). In this case, the charge accumulation regions <b>132</b> and the floating diffusion regions <b>136</b> may be formed in the P-type epitaxial layer.</p><p id="p-0048" num="0047">Transfer gate structures <b>110</b> may be disposed on channel regions between the charge accumulation regions <b>132</b> and the floating diffusion regions <b>136</b> to transfer the charges accumulated in the charge accumulation regions <b>132</b> to the floating diffusion regions <b>136</b>. Each of the transfer gate structures <b>110</b> may include a gate insulating layer <b>112</b> disposed on the frontside surface <b>102</b>A of the substrate <b>102</b>, a gate electrode <b>114</b> disposed on the gate insulating layer <b>112</b>, and a gate spacer <b>116</b> disposed on side surfaces of the gate electrode <b>114</b>. Further, though not shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref>, the backside illuminated image sensor <b>100</b> may include reset transistors, source follower transistors, and select transistors disposed on the frontside surface <b>102</b>A of the substrate <b>102</b> and electrically connected with the floating diffusion regions <b>136</b>.</p><p id="p-0049" num="0048">In accordance with an embodiment of the present disclosure, the reinforcing pattern <b>120</b> may be made of the same material as the gate electrode <b>114</b>. For example, the reinforcing pattern <b>120</b> and the gate electrode <b>114</b> may be simultaneously formed. Further, a second spacer <b>124</b> may be formed on side surfaces of the reinforcing pattern <b>120</b>. For example, the second spacer <b>124</b> may be formed of the same material as the gate spacer <b>116</b> and may be simultaneously formed with the gate spacer <b>116</b>.</p><p id="p-0050" num="0049">Alternatively, if the backside illuminated image sensor <b>100</b> is a 3T (or fewer than three transistors) layout, the transfer gate structures <b>110</b> may be used as reset gate structures, and the floating diffusion regions <b>136</b> may be used as active regions for connecting the charge accumulation regions <b>132</b> with reset circuitries.</p><p id="p-0051" num="0050">Each of the pixel regions <b>130</b> may include a frontside pinning layer <b>134</b> disposed between the frontside surface <b>102</b>A of the substrate <b>102</b> and the charge accumulation region <b>132</b>. Further, each of the pixel regions <b>130</b> may include a backside pinning layer <b>138</b> disposed between a backside surface <b>102</b>B of the substrate <b>102</b> and the charge accumulation region <b>132</b>. The frontside and backside pinning layers <b>134</b> and <b>138</b> may have the first conductivity type. For example, p-type impurity diffusion regions may be used as the frontside and backside pinning layers <b>134</b> and <b>138</b>.</p><p id="p-0052" num="0051">A first wiring layer <b>144</b> may be disposed on the insulating layer <b>140</b> and may be electrically connected with the pixel regions <b>130</b>. At this time, the first wiring layer <b>144</b> may be made of the same material as the bonding pad <b>142</b>. Further, a second insulating layer <b>146</b> may be disposed on a frontside surface of the insulating layer <b>140</b>, the bonding pad <b>142</b> and the first wiring layer <b>144</b>, and a second wiring layer <b>148</b> may be disposed on the second insulating layer <b>146</b>. A third insulating layer <b>150</b> may be disposed on the second insulating layer <b>146</b> and the second wiring layer <b>148</b>, and a third wiring layer <b>152</b> may be disposed on the third insulating layer <b>150</b>. A passivation layer <b>154</b> may be disposed on the third insulating layer <b>150</b> and the third wiring layer <b>152</b>.</p><p id="p-0053" num="0052">An anti-reflective layer <b>160</b> may be formed on the backside surface <b>102</b>B of the substrate <b>102</b>, and a light-blocking pattern <b>190</b> having fifth openings <b>192</b> respectively corresponding to the pixel regions <b>130</b> may be formed on the anti-reflective layer <b>160</b>. A planarization layer <b>194</b> made of an insulating material, for example, silicon oxide or a thermosetting resin, may be formed on the anti-reflective layer <b>160</b> and the light-blocking pattern <b>190</b>. Further, a color filter layer <b>196</b> and a microlens array <b>198</b> may be sequentially formed on the planarization layer <b>194</b>.</p><p id="p-0054" num="0053">For example, the anti-reflective layer <b>160</b> may include a metal oxide layer <b>162</b> disposed on the backside surface <b>102</b>B of the substrate <b>102</b> and silicon oxide layer <b>164</b> disposed on the metal oxide layer <b>162</b>. The metal oxide layer <b>162</b> may function as a fixed charge layer. For example, the metal oxide layer <b>162</b> may function as a negative fixed charge layer and include hafnium oxide (HfO<sub>2</sub>), hafnium oxynitride (HfON), aluminum oxide (Al<sub>2</sub>O<sub>3</sub>), aluminum oxynitride (AlON), hafnium aluminum oxide (HfAlO) or hafnium aluminum oxynitride (HfAlON). In such case, negative charges of the negative fixed charge layer may form a negatively charged shallow minority carrier rich region, i.e., a hole accumulation region, in a backside surface portion of the substrate <b>102</b>, and the hole accumulation region may improve the function of the backside pinning layers <b>138</b>. Particularly, a dark current of the backside illuminated image sensor <b>100</b> may be reduced. As an example, an aluminum oxide layer may be formed on the backside surface <b>102</b>B of the substrate <b>102</b>, a hafnium oxide layer may be formed on the aluminum oxide layer, and the silicon oxide layer <b>164</b> may be formed on the hafnium oxide layer.</p><p id="p-0055" num="0054">Alternatively, when the charge accumulation region <b>132</b> has the first conductivity type, that is, an n-type substrate is used as the substrate <b>102</b> and the charge accumulation region <b>132</b> include p-type impurities, the metal oxide layer <b>162</b> may function as a positive fixed charge layer and include zirconium oxide (ZrO<sub>2</sub>), hafnium silicon oxide (HfSiO<sub>2</sub>), hafnium silicon oxynitride (HfSiON) or silicon nitride (Si<sub>3</sub>N<sub>4</sub>). In such case, the positive fixed charge layer may form an electron accumulation region in a backside surface portion of the substrate <b>102</b>.</p><p id="p-0056" num="0055">In accordance with an embodiment of the present disclosure, the anti-reflective layer <b>160</b> may further include a second silicon oxide layer <b>166</b> formed on the silicon oxide layer <b>164</b> and inner side surfaces of the first opening <b>172</b>. The second silicon oxide layer <b>166</b> may be used to prevent contact between the substrate <b>102</b> and the second bonding pad <b>188</b>.</p><p id="p-0057" num="0056">The second bonding pad <b>188</b> may be made of the same material as the light-blocking pattern <b>190</b>, and a third bonding pad <b>186</b> may be formed on the second bonding pad <b>188</b>. Although not shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref>, a wire may be bonded to the third bonding pad <b>186</b> through a wire bonding process, or a solder bump may be formed on the third bonding pad <b>186</b>.</p><p id="p-0058" num="0057">In accordance with an embodiment of the present disclosure, the reinforcing pattern <b>120</b> may have a wider width than the second opening <b>176</b>. For example, as shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref>, an edge portion of the reinforcing pattern <b>120</b> may be disposed between the field isolation region <b>106</b> and the insulating layer <b>140</b>. Further, the second bonding pad <b>188</b> may be formed on the backside surface of the bonding pad <b>142</b> through the third openings <b>178</b> and the fourth openings <b>180</b>. For example, the third openings <b>178</b> and the fourth openings <b>180</b> may be filled by the second bonding pad <b>188</b>. As a result, a contact area between the second bonding pad <b>188</b>, the reinforcing pattern <b>120</b> and the insulating layer <b>140</b> may be increased, and thus, the problem that the second bonding pad <b>188</b> is peeled off from the bonding pad <b>142</b> may be solved.</p><p id="p-0059" num="0058"><figref idref="DRAWINGS">FIG. <b>2</b></figref> is a schematic plan view illustrating a reinforcing pattern as shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref>, <figref idref="DRAWINGS">FIG. <b>3</b></figref> is a schematic plan view illustrating another example of the reinforcing pattern as shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref>, and <figref idref="DRAWINGS">FIG. <b>4</b></figref> is a schematic plan view illustrating still another example of the reinforcing pattern as shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref>.</p><p id="p-0060" num="0059">Referring to <figref idref="DRAWINGS">FIG. <b>2</b></figref>, the reinforcing pattern <b>120</b> may have a plurality of third openings <b>178</b> having a slit shape and extending parallel to each other. Further, as shown in <figref idref="DRAWINGS">FIG. <b>3</b></figref>, the reinforcing pattern <b>120</b> may have a plurality of third openings <b>178</b>B having a rectangular shape and arranged in rows and columns. Still further, as shown in <figref idref="DRAWINGS">FIG. <b>4</b></figref>, when the reinforcing pattern <b>120</b> has third openings <b>178</b>C having a relatively large size, the second bonding pad <b>188</b> may be formed along inner surfaces of the third openings <b>178</b>C and the fourth openings <b>180</b>.</p><p id="p-0061" num="0060"><figref idref="DRAWINGS">FIGS. <b>5</b> to <b>16</b></figref> are schematic cross-sectional views illustrating a method of manufacturing the backside illuminated image sensor as shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref>.</p><p id="p-0062" num="0061">Referring to <figref idref="DRAWINGS">FIG. <b>5</b></figref>, device isolation regions <b>104</b> may be formed in frontside surface portions of a substrate <b>102</b> to define active regions of the backside illuminated image sensor <b>100</b>. Further, a field isolation region <b>106</b> may be formed in a pad region of the substrate <b>102</b> together with the device isolation regions <b>104</b>. For example, the substrate <b>102</b> may have a first conductivity type. For example, a p-type substrate may be used as the substrate <b>102</b>. Alternatively, the substrate <b>102</b> may include a bulk silicon substrate and a p-type epitaxial layer formed on the bulk silicon substrate. The device isolation regions <b>104</b> and the field isolation region <b>106</b> may be made of silicon oxide and may be formed by a shallow trench isolation (STI) process.</p><p id="p-0063" num="0062">Referring <figref idref="DRAWINGS">FIG. <b>6</b></figref>, after forming the device isolation regions <b>104</b> and the field isolation region <b>106</b>, transfer gate structures <b>110</b> may be formed on a frontside surface <b>102</b>A of the substrate <b>102</b>. Each of the transfer gate structures <b>110</b> may include a gate insulating layer <b>112</b>, a gate electrode <b>114</b> formed on the gate insulating layer <b>112</b> and a gate spacer <b>116</b> formed on side surfaces of the gate electrode <b>114</b>. Further, though not shown in figures, reset gate structures, source follower gate structures and select gate structures may be simultaneously formed with the transfer gate structures <b>110</b> on the frontside surface <b>102</b>A of the substrate <b>102</b>.</p><p id="p-0064" num="0063">In accordance with an embodiment of the present disclosure, a reinforcing pattern <b>120</b> may be formed on a frontside surface of the field isolation region <b>106</b>. The reinforcing pattern <b>120</b> may be formed simultaneously with the gate electrode <b>114</b>. For example, after forming an impurity-doped polysilicon layer on the frontside surface <b>102</b>A of the substrate <b>102</b>, the gate electrode <b>114</b> and the reinforcing pattern <b>120</b> may be simultaneously formed by patterning the impurity-doped polysilicon layer. Particularly, the reinforcing pattern <b>120</b> may be formed to have through-holes <b>122</b> partially exposing the frontside surface of the field isolation region <b>106</b>.</p><p id="p-0065" num="0064">After forming the gate electrode <b>114</b> and the reinforcing pattern <b>120</b>, a spacer layer (not shown) may be formed on the frontside surface <b>102</b>A of the substrate <b>102</b>, and then an anisotropic etching process may be performed to form the gate spacer <b>116</b> on side surfaces of the gate electrode <b>114</b>. Further, a second spacer <b>124</b> may be simultaneously formed on side surfaces of the reinforcing pattern <b>120</b> by the anisotropic etching process along with the gate spacer <b>116</b>. The spacer layer may be formed of silicon oxide or silicon nitride, and in this case, the through-holes <b>122</b> of the reinforcing pattern <b>120</b> may be filled with the silicon oxide or silicon nitride.</p><p id="p-0066" num="0065">Referring to <figref idref="DRAWINGS">FIG. <b>7</b></figref>, charge accumulation regions <b>132</b> used as pixel regions <b>130</b> may be formed in the substrate <b>102</b>. In detail, charge accumulation regions <b>132</b> having a second conductivity type may be formed in the active regions of the substrate <b>102</b>. For example, n-type charge accumulation regions <b>132</b> may be formed in the p-type substrate <b>102</b>. The n-type charge accumulation regions <b>132</b> may be n-type impurity diffusion regions formed by an ion implantation process.</p><p id="p-0067" num="0066">Then, frontside pinning layers <b>134</b> having the first conductivity type may be formed between the frontside surface <b>102</b>A of the substrate <b>102</b> and the charge accumulation regions <b>132</b>. For example, p-type frontside pinning layers <b>134</b> may be formed between the frontside surface <b>102</b>A of the substrate <b>102</b> and the n-type charge accumulation regions <b>132</b> by an ion implantation process. The p-type frontside pinning layers <b>134</b> may be p-type impurity diffusion regions. The n-type charge accumulation regions <b>132</b> and the p-type frontside pinning layers <b>134</b> may be activated by a subsequent rapid heat treatment process.</p><p id="p-0068" num="0067">Further, floating diffusion regions <b>136</b> having the second conductivity type may be formed in frontside surface portions of the substrate <b>102</b> to be spaced apart from the charge accumulation regions <b>132</b>. For example, the floating diffusion regions <b>136</b> may be n-type high concentration impurity regions, which may be formed by an ion implantation process. At this time, the transfer gate structures <b>110</b> may be arranged on channel regions between the charge accumulation regions <b>132</b> and the floating diffusion regions <b>136</b>.</p><p id="p-0069" num="0068">Referring to <figref idref="DRAWINGS">FIG. <b>8</b></figref>, an insulating layer <b>140</b> may be formed on the frontside surface <b>102</b>A of the substrate <b>102</b>, and a bonding pad <b>142</b> and a first wiring layer <b>144</b> may be formed on the insulating layer <b>140</b>. The insulating layer <b>140</b> may be made of an insulating material such as silicon oxide, and the bonding pad <b>142</b> and the first wiring layer <b>144</b> may be made of a metallic material such as copper or aluminum. For example, after forming the insulating layer <b>140</b>, a conductive layer (not shown) such as an aluminum layer may be formed on the insulating layer <b>140</b>, and the bonding pad <b>142</b> and the first wiring layer <b>144</b> may then be formed by patterning the conductive layer. In this case, the bonding pad <b>142</b> may be formed to correspond to the reinforcing pattern <b>120</b>.</p><p id="p-0070" num="0069">Further, a second insulating layer <b>146</b> may be formed on the insulating layer <b>140</b>, the bonding pad <b>142</b> and the first wiring layer <b>144</b>, and a second wiring layer <b>148</b> may be formed on the second insulating layer <b>146</b>. A third insulating layer <b>150</b> may be formed on the second insulating layer <b>146</b> and the second wiring layer <b>148</b>, and a third wiring layer <b>152</b> may be formed on the third insulating layer <b>150</b>. A passivation layer <b>154</b> may be formed on the third insulating layer <b>150</b> and the third wiring layer <b>152</b>. The first, second and third wiring layers <b>144</b>, <b>148</b> and <b>152</b> may be electrically connected with the pixel regions <b>130</b>, and the bonding pad <b>142</b> may be electrically connected with the first, second and third wiring layers <b>144</b>, <b>148</b> and <b>152</b>.</p><p id="p-0071" num="0070">Referring to <figref idref="DRAWINGS">FIG. <b>9</b></figref>, a back-grinding process or a chemical and mechanical polishing process may be performed in order to reduce a thickness of the substrate <b>102</b>. Further, backside pinning layers <b>138</b> having the first conductivity type may be formed between a backside surface <b>102</b>B of the substrate <b>102</b> and the charge accumulation regions <b>132</b>. For example, p-type impurity regions functioning as the backside pinning layers <b>138</b> may be formed by an ion implantation process, and may then be activated by a subsequent laser annealing process.</p><p id="p-0072" num="0071">Alternatively, the backside pinning layers <b>138</b> may be formed prior to the charge accumulation regions <b>132</b>. For example, after forming the backside pinning layers <b>138</b>, the charge accumulation regions <b>132</b> may be formed on the backside pinning layers <b>138</b>, and the frontside pinning layers <b>134</b> may then be formed on the charge accumulation regions <b>132</b>. In such case, the backside pinning layers <b>138</b> may be activated by the rapid heat treatment process along with the charge accumulation regions <b>132</b> and the frontside pinning layers <b>134</b>. Further, the back-grinding process may be performed such that the backside pinning layers <b>138</b> are exposed.</p><p id="p-0073" num="0072">Meanwhile, when the substrate <b>102</b> includes a bulk silicon substrate and a p-type epitaxial layer formed on the bulk silicon substrate, the charge accumulation regions <b>132</b> and the frontside and backside pinning layers <b>134</b> and <b>138</b> may be formed in the p-type epitaxial layer, and the bulk silicon substrate may be removed by the back-grinding process.</p><p id="p-0074" num="0073">Referring to <figref idref="DRAWINGS">FIG. <b>10</b></figref>, an anti-reflective layer <b>160</b> may be formed on the backside surface <b>102</b>B of the substrate <b>102</b>. For example, a metal oxide layer <b>162</b> may be formed on the backside surface <b>102</b>B of the substrate <b>102</b>, and then a silicon oxide layer <b>164</b> may be formed on the metal oxide layer <b>162</b>. Although not shown in detail, the metal oxide layer <b>162</b> may include an aluminum oxide layer formed on the backside surface <b>102</b>B of the substrate <b>102</b> and a hafnium oxide layer formed on the aluminum oxide layer.</p><p id="p-0075" num="0074">Referring to <figref idref="DRAWINGS">FIG. <b>11</b></figref>, a first photoresist pattern <b>170</b> may be formed on the anti-reflective layer <b>160</b>, and an anisotropic etching process using the first photoresist pattern <b>170</b> as an etch mask may be performed to form a first opening <b>172</b> partially exposing a backside surface of the field isolation region <b>106</b>. That is, the first opening <b>172</b> may be formed through the anti-reflective layer <b>160</b> and the substrate <b>102</b>. The first photoresist pattern <b>170</b> may be removed through an ashing and/or stripping process after the first opening <b>172</b> is formed.</p><p id="p-0076" num="0075">Referring to <figref idref="DRAWINGS">FIG. <b>12</b></figref>, A second silicon oxide layer <b>166</b> may be formed on the silicon oxide layer <b>164</b>, inner side surfaces of the first opening <b>172</b>, and a portion of the field isolation region <b>106</b> exposed by the first opening <b>172</b>. The second silicon oxide layer <b>166</b> may be formed to electrically insulate the substrate <b>102</b> and a second bonding pad <b>188</b> to be formed subsequently, and may function as a part of the anti-reflective layer <b>160</b>.</p><p id="p-0077" num="0076">Alternatively, the first opening <b>172</b> may be formed after the metal oxide layer <b>162</b> is formed. Then, A silicon oxide layer (not shown) may be formed on the metal oxide layer <b>162</b>, the inner side surfaces of the first opening <b>172</b>, and the portion of the field isolation region <b>106</b> exposed by the first opening <b>172</b>. In such case, the second silicon oxide layer <b>166</b> may be omitted.</p><p id="p-0078" num="0077">Referring to <figref idref="DRAWINGS">FIG. <b>13</b></figref>, a second opening <b>176</b> for partially exposing the reinforcing pattern <b>120</b> may be formed by partially removing the second silicon oxide layer <b>166</b> and the field isolation region <b>106</b>. For example, after forming a second photoresist pattern <b>174</b> partially exposing the second silicon oxide layer <b>166</b>, an anisotropic etching process using the second photoresist pattern <b>174</b> as an etch mask may be performed to form a second opening <b>176</b> for partially exposing the reinforcing pattern <b>120</b> through the second silicon oxide layer <b>166</b> and the field isolation region <b>106</b>.</p><p id="p-0079" num="0078">Referring to <figref idref="DRAWINGS">FIG. <b>14</b></figref>, third openings <b>178</b> penetrating through the reinforcing pattern <b>120</b> and fourth openings <b>180</b> penetrating through the insulating layer <b>140</b> may be formed by the anisotropic etching process, and thus, backside surface portions of the bonding pad <b>142</b> may be exposed by the third openings <b>178</b> and the fourth openings <b>180</b>. In such case, the reinforcing pattern <b>120</b> may be used as an etch mask to form the third openings <b>178</b> and the fourth openings <b>180</b>. That is, portions of the spacer layer in the through-holes <b>122</b> of the reinforcing pattern <b>120</b> may be removed by the anisotropic etching process, and thus, the third openings <b>178</b> penetrating through the reinforcing pattern <b>120</b> may be formed. Then, the insulating layer <b>140</b> may be partially removed, and thus, the fourth openings <b>180</b> penetrating through the insulating layer <b>140</b> may be formed. The second photoresist pattern <b>174</b> may be removed through an ashing and/or stripping process after the third openings <b>178</b> and the fourth openings <b>180</b> are formed.</p><p id="p-0080" num="0079">Referring to <figref idref="DRAWINGS">FIG. <b>15</b></figref>, a second conductive layer <b>182</b> such as a tungsten layer may be formed on the second silicon oxide layer <b>166</b>, inner surfaces of the second opening <b>176</b>, a portion of the reinforcing pattern <b>120</b> exposed by the second opening <b>176</b>, inner surfaces of the third and fourth openings <b>178</b> and <b>180</b>, and portions of the bonding pad <b>142</b> exposed by the third and fourth openings <b>178</b> and <b>180</b>. Then, a third conductive layer <b>184</b> such as an aluminum layer may be formed on the second conductive layer <b>182</b>. In this case, the second conductive layer <b>182</b> may be formed to fill the third and fourth openings <b>178</b> and <b>180</b>. Alternatively, when the sizes of the third and fourth openings <b>178</b> and <b>180</b> are relatively large, the second conductive layer <b>182</b> may be formed along the inner surfaces of the third and fourth openings <b>178</b> and <b>180</b>, and the third and fourth openings <b>178</b> and <b>180</b> may be filled by the third conductive layer <b>184</b>.</p><p id="p-0081" num="0080">Referring to <figref idref="DRAWINGS">FIG. <b>16</b></figref>, a third bonding pad <b>186</b> may be formed on the second conductive layer <b>182</b> by patterning the third conductive layer <b>184</b>. Then, by patterning the second conductive layer <b>182</b>, a light-blocking pattern <b>190</b> having fifth openings <b>192</b> respectively corresponding to the pixel regions <b>130</b> may be formed on the anti-reflective layer <b>160</b>, and a second bonding pad <b>188</b> electrically connecting the bonding pad <b>142</b> and the third bonding pad <b>186</b> may be formed.</p><p id="p-0082" num="0081">Referring again to <figref idref="DRAWINGS">FIG. <b>1</b></figref>, a planarization layer <b>194</b> made of an insulating material such as silicon oxide or a thermosetting resin may be formed on the anti-reflective layer <b>160</b> and the light-blocking pattern <b>190</b>, and a color filter layer <b>196</b> and a microlens array <b>198</b> may be sequentially formed on the planarization layer <b>194</b>.</p><p id="p-0083" num="0082">In accordance with the embodiments of the present disclosure as described above, the second bonding pad <b>188</b> may be electrically connected to the bonding pad <b>142</b> through the insulating layer <b>140</b> and the reinforcing pattern <b>120</b> formed on the frontside surface <b>102</b>A of the substrate <b>102</b>, and thus the second bonding pad <b>188</b> may be firmly supported by the reinforcing pattern <b>120</b>. As a result, the problem that the second bonding pad <b>188</b> is peeled off from the bonding pad <b>142</b> may be sufficiently solved.</p><p id="p-0084" num="0083">Although the example embodiments of the present disclosure have been described with reference to the specific embodiments, they are not limited thereto. Therefore, it will be readily understood by those skilled in the art that various modifications and changes can be made thereto without departing from the spirit and scope of the present disclosure defined by the appended claims.</p><?detailed-description description="Detailed Description" end="tail"?></description><us-claim-statement>What is claimed is:</us-claim-statement><claims id="claims"><claim id="CLM-00001" num="00001"><claim-text><b>1</b>. A backside illuminated image sensor comprising:<claim-text>a substrate having a frontside surface and a backside surface;</claim-text><claim-text>a pixel region disposed in the substrate;</claim-text><claim-text>a reinforcing pattern disposed on the frontside surface of the substrate;</claim-text><claim-text>an insulating layer disposed on the frontside surface of the substrate and the reinforcing pattern;</claim-text><claim-text>a bonding pad disposed on the insulating layer; and</claim-text><claim-text>a second bonding pad electrically connected to the bonding pad through the substrate, the reinforcing pattern, and the insulating layer.</claim-text></claim-text></claim><claim id="CLM-00002" num="00002"><claim-text><b>2</b>. The backside illuminated image sensor of <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising a field isolation region disposed in a frontside surface portion of the substrate,<claim-text>wherein the reinforcing pattern is disposed on a frontside surface of the field isolation region, and the second bonding pad is electrically connected to the bonding pad through the field isolation region.</claim-text></claim-text></claim><claim id="CLM-00003" num="00003"><claim-text><b>3</b>. The backside illuminated image sensor of <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein the substrate has a first opening exposing a backside surface of the field isolation region,<claim-text>the field isolation region has a second opening exposing a backside surface of the reinforcing pattern,</claim-text><claim-text>the insulating layer has at least one fourth opening exposing a backside surface of the bonding pad, and</claim-text><claim-text>the reinforcing pattern has at least one third opening connecting the second opening and the at least one fourth opening.</claim-text></claim-text></claim><claim id="CLM-00004" num="00004"><claim-text><b>4</b>. The backside illuminated image sensor of <claim-ref idref="CLM-00003">claim 3</claim-ref>, wherein the reinforcing pattern has a wider width than the second opening.</claim-text></claim><claim id="CLM-00005" num="00005"><claim-text><b>5</b>. The backside illuminated image sensor of <claim-ref idref="CLM-00003">claim 3</claim-ref>, wherein the reinforcing pattern has a plurality of third openings having a slit shape and extending parallel to each other.</claim-text></claim><claim id="CLM-00006" num="00006"><claim-text><b>6</b>. The backside illuminated image sensor of <claim-ref idref="CLM-00003">claim 3</claim-ref>, wherein the reinforcing pattern has a plurality of third openings arranged in rows and columns.</claim-text></claim><claim id="CLM-00007" num="00007"><claim-text><b>7</b>. The backside illuminated image sensor of <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising at least one gate structure disposed on the frontside surface of the substrate.</claim-text></claim><claim id="CLM-00008" num="00008"><claim-text><b>8</b>. The backside illuminated image sensor of <claim-ref idref="CLM-00007">claim 7</claim-ref>, wherein the at least one gate structure comprises a gate insulating layer disposed on the frontside surface of the substrate, a gate electrode disposed on the gate insulating layer, and a gate spacer disposed on side surfaces of the gate electrode, and<claim-text>the reinforcing pattern is made of a same material as the gate electrode.</claim-text></claim-text></claim><claim id="CLM-00009" num="00009"><claim-text><b>9</b>. The backside illuminated image sensor of <claim-ref idref="CLM-00008">claim 8</claim-ref>, further comprising a second spacer disposed on side surfaces of the reinforcing pattern,<claim-text>wherein the second spacer is made of a same material as the gate spacer.</claim-text></claim-text></claim><claim id="CLM-00010" num="00010"><claim-text><b>10</b>. The backside illuminated image sensor of <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising:<claim-text>an anti-reflective layer disposed on the backside surface of the substrate; and</claim-text><claim-text>a light-blocking pattern disposed on the anti-reflective layer and having a fifth opening corresponding to the pixel region,</claim-text><claim-text>wherein the second bonding pad is made of a same material as the light-blocking pattern.</claim-text></claim-text></claim><claim id="CLM-00011" num="00011"><claim-text><b>11</b>. A method of manufacturing a backside illuminated image sensor, the method comprising:<claim-text>forming a pixel region in a substrate;</claim-text><claim-text>forming a reinforcing pattern on a frontside surface of the substrate;</claim-text><claim-text>forming an insulating layer on the frontside surface of the substrate and the reinforcing pattern;</claim-text><claim-text>forming a bonding pad on the insulating layer; and</claim-text><claim-text>forming a second bonding pad to be electrically connected to the bonding pad through the substrate, the reinforcing pattern, and the insulating layer.</claim-text></claim-text></claim><claim id="CLM-00012" num="00012"><claim-text><b>12</b>. The method of <claim-ref idref="CLM-00011">claim 11</claim-ref>, further comprising forming a field isolation region in a frontside surface portion of the substrate,<claim-text>wherein the reinforcing pattern is formed on a frontside surface of the field isolation region, and the second bonding pad is electrically connected to the bonding pad through the field isolation region.</claim-text></claim-text></claim><claim id="CLM-00013" num="00013"><claim-text><b>13</b>. The method of <claim-ref idref="CLM-00012">claim 12</claim-ref>, further comprising:<claim-text>forming a first opening through the substrate to expose a backside surface of the field isolation region;</claim-text><claim-text>forming a second opening through the field isolation region to expose a backside surface of the reinforcing pattern; and</claim-text><claim-text>forming at least one third opening through the reinforcing pattern and at least one fourth opening through the insulating layer to expose a backside surface of the bonding pad.</claim-text></claim-text></claim><claim id="CLM-00014" num="00014"><claim-text><b>14</b>. The method of <claim-ref idref="CLM-00013">claim 13</claim-ref>, wherein the second bonding pad is formed to fill the at least one third opening and the at least one fourth opening.</claim-text></claim><claim id="CLM-00015" num="00015"><claim-text><b>15</b>. The method of <claim-ref idref="CLM-00013">claim 13</claim-ref>, wherein the first opening partially exposes the backside surface of the field isolation region, and the second opening partially exposes the backside surface of the reinforcing pattern.</claim-text></claim><claim id="CLM-00016" num="00016"><claim-text><b>16</b>. The method of <claim-ref idref="CLM-00013">claim 13</claim-ref>, wherein the reinforcing pattern is formed on the frontside surface of the field isolation region to have at least one through-hole exposing a portion of the frontside surface of the field isolation region, and<claim-text>the at least one third opening and the at least one fourth opening are formed by an anisotropic etching process using the reinforcing pattern as an etch mask.</claim-text></claim-text></claim><claim id="CLM-00017" num="00017"><claim-text><b>17</b>. The method of <claim-ref idref="CLM-00011">claim 11</claim-ref>, further comprising forming at least one gate structure on the frontside surface of the substrate.</claim-text></claim><claim id="CLM-00018" num="00018"><claim-text><b>18</b>. The method of <claim-ref idref="CLM-00017">claim 17</claim-ref>, wherein the forming at least one gate structure comprises forming a gate insulating layer on the frontside surface of the substrate, forming a gate electrode on the gate insulating layer, and forming a gate spacer on side surfaces of the gate electrode, and<claim-text>the reinforcing pattern is formed simultaneously with the gate electrode.</claim-text></claim-text></claim><claim id="CLM-00019" num="00019"><claim-text><b>19</b>. The method of <claim-ref idref="CLM-00018">claim 18</claim-ref>, further comprising forming a second spacer on side surfaces of the reinforcing pattern,<claim-text>wherein the second spacer is formed simultaneously with the gate spacer.</claim-text></claim-text></claim><claim id="CLM-00020" num="00020"><claim-text><b>20</b>. The method of <claim-ref idref="CLM-00011">claim 11</claim-ref>, further comprising:<claim-text>forming an anti-reflective layer on the backside surface of the substrate; and</claim-text><claim-text>forming a light-blocking pattern having a fifth opening corresponding to the pixel region on the anti-reflective layer,</claim-text><claim-text>wherein the second bonding pad is formed simultaneously with the light-blocking pattern.</claim-text></claim-text></claim></claims></us-patent-application>