// Seed: 3765493747
module module_0 (
    input uwire   id_0,
    input supply0 id_1,
    input uwire   id_2,
    input supply1 id_3
);
  logic [7:0] \id_5 ;
  assign \id_5 [-1] = 1;
  assign module_2.id_14 = 0;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd70,
    parameter id_4 = 32'd13
) (
    input wire  id_0,
    input uwire _id_1,
    input tri   id_2,
    input tri   id_3,
    input uwire _id_4
);
  localparam id_6 = -1'h0;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_0,
      id_3
  );
  wire [id_1 : id_4] id_7;
endmodule
macromodule module_2 #(
    parameter id_14 = 32'd44
) (
    output supply1 id_0,
    output wor id_1,
    output wor id_2,
    output tri0 id_3,
    input tri1 id_4,
    input tri id_5,
    input wor id_6,
    output tri0 id_7
    , id_12,
    output uwire id_8,
    input wire id_9,
    input tri1 id_10
);
  assign id_7 = -1;
  module_0 modCall_1 (
      id_10,
      id_4,
      id_9,
      id_5
  );
  localparam id_13 = 1;
  static logic _id_14;
  ;
  wire id_15;
  assign id_0 = 1 + id_10;
  wire id_16;
  or primCall (id_8, id_12, id_6, id_10, id_9, id_4);
  wire id_17;
  wire [id_14 : (  -1  )] id_18;
  wire id_19;
endmodule
