#! /home/luwangzilu/yongfu/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-66-gd67d3323a-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home/luwangzilu/yongfu/local/lib/ivl/system.vpi";
:vpi_module "/home/luwangzilu/yongfu/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/luwangzilu/yongfu/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/luwangzilu/yongfu/local/lib/ivl/v2005_math.vpi";
:vpi_module "/home/luwangzilu/yongfu/local/lib/ivl/va_math.vpi";
S_0x1d59660 .scope module, "spi_master_tb" "spi_master_tb" 2 4;
 .timescale -9 -12;
P_0x1d597f0 .param/l "DATA_WIDTH" 0 2 8, +C4<00000000000000000000000000001000>;
P_0x1d59830 .param/l "MODE" 0 2 7, +C4<00000000000000000000000000000000>;
P_0x1d59870 .param/l "NUM_SLAVES" 0 2 9, +C4<00000000000000000000000000000001>;
v0x1d956a0_0 .net "busy", 0 0, v0x1d6ea80_0;  1 drivers
v0x1d95760_0 .var "clk", 0 0;
v0x1d95800_0 .net "irq", 0 0, v0x1d94840_0;  1 drivers
v0x1d958a0_0 .var "miso", 0 0;
v0x1d95940_0 .net "mosi", 0 0, v0x1d94a80_0;  1 drivers
v0x1d959e0_0 .var "rst_n", 0 0;
v0x1d95a80_0 .net "rx_data", 7 0, v0x1d94ce0_0;  1 drivers
v0x1d95b50_0 .net "sclk", 0 0, v0x1d94ea0_0;  1 drivers
v0x1d95c20_0 .net "ss_n", 0 0, v0x1d95020_0;  1 drivers
v0x1d95cf0_0 .var "start_rx", 0 0;
v0x1d95dc0_0 .var "start_tx", 0 0;
v0x1d95e90_0 .var "tx_data", 7 0;
E_0x1d45a40 .event anyedge, v0x1d6ea80_0;
S_0x1d09d20 .scope module, "dut" "spi_master" 2 30, 3 1 0, S_0x1d59660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start_tx";
    .port_info 3 /INPUT 1 "start_rx";
    .port_info 4 /INPUT 8 "tx_data";
    .port_info 5 /OUTPUT 8 "rx_data";
    .port_info 6 /OUTPUT 1 "busy";
    .port_info 7 /OUTPUT 1 "sclk";
    .port_info 8 /OUTPUT 1 "mosi";
    .port_info 9 /INPUT 1 "miso";
    .port_info 10 /OUTPUT 1 "ss_n";
    .port_info 11 /OUTPUT 1 "irq";
P_0x1d09eb0 .param/l "COMPLETE" 1 3 36, C4<100>;
P_0x1d09ef0 .param/l "DATA_WIDTH" 0 3 3, +C4<00000000000000000000000000001000>;
P_0x1d09f30 .param/l "IDLE" 1 3 32, C4<000>;
P_0x1d09f70 .param/l "MODE" 0 3 2, +C4<00000000000000000000000000000000>;
P_0x1d09fb0 .param/l "MSB_FIRST" 0 3 6, +C4<00000000000000000000000000000001>;
P_0x1d09ff0 .param/l "NUM_SLAVES" 0 3 4, +C4<00000000000000000000000000000001>;
P_0x1d0a030 .param/l "RECEIVE" 1 3 35, C4<011>;
P_0x1d0a070 .param/l "SCLK_HALF_PERIOD" 1 3 29, +C4<00000000000000000000000011111010>;
P_0x1d0a0b0 .param/l "SETUP" 1 3 33, C4<001>;
P_0x1d0a0f0 .param/l "SLAVE_ACTIVE_LOW" 0 3 5, +C4<00000000000000000000000000000001>;
P_0x1d0a130 .param/l "TRANSMIT" 1 3 34, C4<010>;
L_0x7fb967d3d060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1d3fb70_0 .net "CPHA", 0 0, L_0x7fb967d3d060;  1 drivers
L_0x7fb967d3d018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1d6b280_0 .net "CPOL", 0 0, L_0x7fb967d3d018;  1 drivers
L_0x7fb967d3d0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1d6c320_0 .net "SS_ACTIVE", 0 0, L_0x7fb967d3d0a8;  1 drivers
v0x1d6d3c0_0 .var "bit_counter", 4 0;
v0x1d6ea80_0 .var "busy", 0 0;
v0x1d6f870_0 .net "clk", 0 0, v0x1d95760_0;  1 drivers
v0x1d71230_0 .var "clk_counter", 15 0;
v0x1d94840_0 .var "irq", 0 0;
v0x1d94900_0 .var "last_sclk", 0 0;
v0x1d949c0_0 .net "miso", 0 0, v0x1d958a0_0;  1 drivers
v0x1d94a80_0 .var "mosi", 0 0;
v0x1d94b40_0 .var "next_state", 2 0;
v0x1d94c20_0 .net "rst_n", 0 0, v0x1d959e0_0;  1 drivers
v0x1d94ce0_0 .var "rx_data", 7 0;
v0x1d94dc0_0 .var "rx_shift_reg", 7 0;
v0x1d94ea0_0 .var "sclk", 0 0;
v0x1d94f60_0 .var "sclk_gen", 0 0;
v0x1d95020_0 .var "ss_n", 0 0;
v0x1d95100_0 .net "start_rx", 0 0, v0x1d95cf0_0;  1 drivers
v0x1d951c0_0 .net "start_tx", 0 0, v0x1d95dc0_0;  1 drivers
v0x1d95280_0 .var "state", 2 0;
v0x1d95360_0 .net "tx_data", 7 0, v0x1d95e90_0;  1 drivers
v0x1d95440_0 .var "tx_shift_reg", 7 0;
E_0x1d737d0/0 .event anyedge, v0x1d95280_0, v0x1d951c0_0, v0x1d95100_0, v0x1d6c320_0;
E_0x1d737d0/1 .event anyedge, v0x1d95360_0, v0x1d6d3c0_0, v0x1d94dc0_0;
E_0x1d737d0 .event/or E_0x1d737d0/0, E_0x1d737d0/1;
E_0x1d45a00 .event posedge, v0x1d6f870_0;
E_0x1d0a8c0/0 .event negedge, v0x1d94c20_0;
E_0x1d0a8c0/1 .event posedge, v0x1d6f870_0;
E_0x1d0a8c0 .event/or E_0x1d0a8c0/0, E_0x1d0a8c0/1;
    .scope S_0x1d09d20;
T_0 ;
    %wait E_0x1d0a8c0;
    %load/vec4 v0x1d94c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1d95280_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1d71230_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1d6d3c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1d95440_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1d94dc0_0, 0;
    %load/vec4 v0x1d6b280_0;
    %assign/vec4 v0x1d94ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d94a80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d95020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d6ea80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d94840_0, 0;
    %load/vec4 v0x1d6b280_0;
    %assign/vec4 v0x1d94900_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x1d94b40_0;
    %assign/vec4 v0x1d95280_0, 0;
    %load/vec4 v0x1d94f60_0;
    %assign/vec4 v0x1d94900_0, 0;
    %load/vec4 v0x1d95280_0;
    %cmpi/e 2, 0, 3;
    %jmp/1 T_0.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x1d95280_0;
    %cmpi/e 3, 0, 3;
    %flag_or 4, 8;
T_0.4;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x1d71230_0;
    %pad/u 32;
    %cmpi/u 249, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.5, 5;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1d71230_0, 0;
    %load/vec4 v0x1d94f60_0;
    %inv;
    %assign/vec4 v0x1d94f60_0, 0;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v0x1d71230_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x1d71230_0, 0;
T_0.6 ;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1d71230_0, 0;
    %load/vec4 v0x1d6b280_0;
    %assign/vec4 v0x1d94f60_0, 0;
T_0.3 ;
    %load/vec4 v0x1d95280_0;
    %cmpi/e 2, 0, 3;
    %jmp/1 T_0.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x1d95280_0;
    %cmpi/e 3, 0, 3;
    %flag_or 4, 8;
T_0.9;
    %jmp/0xz  T_0.7, 4;
    %load/vec4 v0x1d3fb70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.10, 4;
    %load/vec4 v0x1d94f60_0;
    %load/vec4 v0x1d94900_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_0.14, 4;
    %load/vec4 v0x1d94f60_0;
    %load/vec4 v0x1d6b280_0;
    %inv;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %load/vec4 v0x1d6d3c0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_0.15, 5;
    %load/vec4 v0x1d94dc0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x1d949c0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1d94dc0_0, 0;
    %load/vec4 v0x1d95440_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x1d94a80_0, 0;
    %load/vec4 v0x1d95440_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x1d95440_0, 0;
    %load/vec4 v0x1d6d3c0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x1d6d3c0_0, 0;
T_0.15 ;
T_0.12 ;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x1d94f60_0;
    %load/vec4 v0x1d94900_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_0.19, 4;
    %load/vec4 v0x1d94f60_0;
    %load/vec4 v0x1d6b280_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.17, 8;
    %load/vec4 v0x1d6d3c0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_0.20, 5;
    %load/vec4 v0x1d94dc0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x1d949c0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1d94dc0_0, 0;
    %load/vec4 v0x1d95440_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x1d94a80_0, 0;
    %load/vec4 v0x1d95440_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x1d95440_0, 0;
    %load/vec4 v0x1d6d3c0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x1d6d3c0_0, 0;
T_0.20 ;
T_0.17 ;
T_0.11 ;
T_0.7 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1d09d20;
T_1 ;
    %wait E_0x1d45a00;
    %load/vec4 v0x1d94f60_0;
    %assign/vec4 v0x1d94ea0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1d09d20;
T_2 ;
    %wait E_0x1d737d0;
    %load/vec4 v0x1d95280_0;
    %store/vec4 v0x1d94b40_0, 0, 3;
    %load/vec4 v0x1d95280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1d94b40_0, 0, 3;
    %jmp T_2.6;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d6ea80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d94840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d95020_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1d94ce0_0, 0, 8;
    %load/vec4 v0x1d951c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1d94b40_0, 0, 3;
    %jmp T_2.8;
T_2.7 ;
    %load/vec4 v0x1d95100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1d94b40_0, 0, 3;
T_2.9 ;
T_2.8 ;
    %jmp T_2.6;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d6ea80_0, 0, 1;
    %load/vec4 v0x1d6c320_0;
    %store/vec4 v0x1d95020_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1d6d3c0_0, 0, 5;
    %load/vec4 v0x1d95360_0;
    %store/vec4 v0x1d95440_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1d94dc0_0, 0, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1d94b40_0, 0, 3;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d6ea80_0, 0, 1;
    %load/vec4 v0x1d6d3c0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.11, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1d94b40_0, 0, 3;
T_2.11 ;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d6ea80_0, 0, 1;
    %load/vec4 v0x1d6d3c0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.13, 5;
    %load/vec4 v0x1d94dc0_0;
    %store/vec4 v0x1d94ce0_0, 0, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1d94b40_0, 0, 3;
T_2.13 ;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d6ea80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d95020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d94840_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1d94b40_0, 0, 3;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1d59660;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d95760_0, 0, 1;
T_3.0 ;
    %delay 10000, 0;
    %load/vec4 v0x1d95760_0;
    %inv;
    %store/vec4 v0x1d95760_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1d59660;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d959e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d95dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d95cf0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1d95e90_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d958a0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d959e0_0, 0, 1;
    %delay 200000, 0;
    %vpi_call 2 64 "$display", "=== SPI RTL Testbench Starting ===" {0 0 0};
    %vpi_call 2 65 "$display", "Configuration: Mode 0, 8-bit data, 1 slaves" {0 0 0};
    %vpi_call 2 70 "$display", "--- Testing Slave 0 ---" {0 0 0};
    %pushi/vec4 165, 0, 8;
    %store/vec4 v0x1d95e90_0, 0, 8;
    %vpi_call 2 74 "$display", "TX Data: 0x%h", v0x1d95e90_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d95dc0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d95dc0_0, 0, 1;
T_4.0 ;
    %load/vec4 v0x1d956a0_0;
    %nor/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_4.1, 6;
    %wait E_0x1d45a40;
    %jmp T_4.0;
T_4.1 ;
    %vpi_call 2 80 "$display", "\342\234\223 Transmission complete for slave 0" {0 0 0};
    %delay 1000000, 0;
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0x1d95e90_0, 0, 8;
    %vpi_call 2 87 "$display", "TX Data: 0x%h", v0x1d95e90_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d95dc0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d95dc0_0, 0, 1;
T_4.2 ;
    %load/vec4 v0x1d956a0_0;
    %nor/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_4.3, 6;
    %wait E_0x1d45a40;
    %jmp T_4.2;
T_4.3 ;
    %vpi_call 2 93 "$display", "\342\234\223 Second transmission complete for slave 0" {0 0 0};
    %vpi_call 2 98 "$display", "--- Testing Reception ---" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d95cf0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d95cf0_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d958a0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d958a0_0, 0, 1;
T_4.4 ;
    %load/vec4 v0x1d956a0_0;
    %nor/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_4.5, 6;
    %wait E_0x1d45a40;
    %jmp T_4.4;
T_4.5 ;
    %vpi_call 2 114 "$display", "\342\234\223 Reception complete from slave 0" {0 0 0};
    %vpi_call 2 119 "$display", "--- Testing Burst Transmission ---" {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1d95e90_0, 0, 8;
    %vpi_call 2 122 "$display", "Burst TX[%d]: 0x%h", 32'sb00000000000000000000000000000000, v0x1d95e90_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d95dc0_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d95dc0_0, 0, 1;
T_4.6 ;
    %load/vec4 v0x1d956a0_0;
    %nor/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_4.7, 6;
    %wait E_0x1d45a40;
    %jmp T_4.6;
T_4.7 ;
    %vpi_call 2 128 "$display", "\342\234\223 Burst transmission 0 complete" {0 0 0};
    %delay 500000, 0;
    %pushi/vec4 17, 0, 8;
    %store/vec4 v0x1d95e90_0, 0, 8;
    %vpi_call 2 132 "$display", "Burst TX[%d]: 0x%h", 32'sb00000000000000000000000000000001, v0x1d95e90_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d95dc0_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d95dc0_0, 0, 1;
T_4.8 ;
    %load/vec4 v0x1d956a0_0;
    %nor/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_4.9, 6;
    %wait E_0x1d45a40;
    %jmp T_4.8;
T_4.9 ;
    %vpi_call 2 138 "$display", "\342\234\223 Burst transmission 1 complete" {0 0 0};
    %delay 500000, 0;
    %pushi/vec4 34, 0, 8;
    %store/vec4 v0x1d95e90_0, 0, 8;
    %vpi_call 2 142 "$display", "Burst TX[%d]: 0x%h", 32'sb00000000000000000000000000000010, v0x1d95e90_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d95dc0_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d95dc0_0, 0, 1;
T_4.10 ;
    %load/vec4 v0x1d956a0_0;
    %nor/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_4.11, 6;
    %wait E_0x1d45a40;
    %jmp T_4.10;
T_4.11 ;
    %vpi_call 2 148 "$display", "\342\234\223 Burst transmission 2 complete" {0 0 0};
    %delay 500000, 0;
    %vpi_call 2 153 "$display", "--- Testing Continuous Read Operations ---" {0 0 0};
    %vpi_call 2 155 "$display", "Reading from slave 0..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d95cf0_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d95cf0_0, 0, 1;
    %delay 150000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d958a0_0, 0, 1;
T_4.12 ;
    %load/vec4 v0x1d956a0_0;
    %nor/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_4.13, 6;
    %wait E_0x1d45a40;
    %jmp T_4.12;
T_4.13 ;
    %vpi_call 2 168 "$display", "\342\234\223 Read operation 0 from slave 0 complete" {0 0 0};
    %delay 300000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d95cf0_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d95cf0_0, 0, 1;
    %delay 150000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d958a0_0, 0, 1;
T_4.14 ;
    %load/vec4 v0x1d956a0_0;
    %nor/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_4.15, 6;
    %wait E_0x1d45a40;
    %jmp T_4.14;
T_4.15 ;
    %vpi_call 2 180 "$display", "\342\234\223 Read operation 1 from slave 0 complete" {0 0 0};
    %delay 300000, 0;
    %vpi_call 2 186 "$display", "--- Testing Mixed Read/Write Operations ---" {0 0 0};
    %pushi/vec4 18, 0, 8;
    %store/vec4 v0x1d95e90_0, 0, 8;
    %vpi_call 2 190 "$display", "Writing config: 0x%h", v0x1d95e90_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d95dc0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d95dc0_0, 0, 1;
T_4.16 ;
    %load/vec4 v0x1d956a0_0;
    %nor/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_4.17, 6;
    %wait E_0x1d45a40;
    %jmp T_4.16;
T_4.17 ;
    %vpi_call 2 195 "$display", "\342\234\223 Configuration write complete" {0 0 0};
    %delay 1000000, 0;
    %vpi_call 2 200 "$display", "Reading back configuration..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d95cf0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d95cf0_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d958a0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d958a0_0, 0, 1;
T_4.18 ;
    %load/vec4 v0x1d956a0_0;
    %nor/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_4.19, 6;
    %wait E_0x1d45a40;
    %jmp T_4.18;
T_4.19 ;
    %vpi_call 2 211 "$display", "\342\234\223 Configuration read complete" {0 0 0};
    %delay 2000000, 0;
    %vpi_call 2 215 "$display", "=== All Tests Completed Successfully ===" {0 0 0};
    %vpi_call 2 217 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1d59660;
T_5 ;
    %vpi_call 2 222 "$dumpfile", "results/issue-spi_mode_0/spi_waveform.vcd" {0 0 0};
    %vpi_call 2 223 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1d59660 {0 0 0};
    %vpi_call 2 226 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d94ea0_0 {0 0 0};
    %vpi_call 2 227 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d94a80_0 {0 0 0};
    %vpi_call 2 228 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d949c0_0 {0 0 0};
    %vpi_call 2 229 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d95020_0 {0 0 0};
    %vpi_call 2 230 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d6ea80_0 {0 0 0};
    %vpi_call 2 231 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d94840_0 {0 0 0};
    %vpi_call 2 232 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d95280_0 {0 0 0};
    %vpi_call 2 233 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d94b40_0 {0 0 0};
    %vpi_call 2 234 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d6d3c0_0 {0 0 0};
    %vpi_call 2 235 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d71230_0 {0 0 0};
    %vpi_call 2 236 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d95440_0 {0 0 0};
    %vpi_call 2 237 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d94dc0_0 {0 0 0};
    %vpi_call 2 238 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d94f60_0 {0 0 0};
    %vpi_call 2 240 "$dumpflush" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "results/issue-spi_mode_0/spi_mode_0_tb.v";
    "results/issue-spi_mode_0/spi_mode_0.v";
