<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>ChibiOS/RT: Core Port Implementation</title>
<link href="custom.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table style="text-align: center; width: 100%;" border="0"
 cellpadding="2" cellspacing="2">
  <tbody>
    <tr>
      <td style="width: 80px;"><img alt="ChibiOS/RT Logo" src="logo_small.png"></td>
      <td><big><big>ChibiOS/RT</big></big><br><br>Architecture - Reference Manual - Guides</td>
      <td style="width: 80px;"></td>
    </tr>
  </tbody>
</table>
<hr size="1">
<!-- Generated by Doxygen 1.6.3 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>Core Port Implementation<br/>
<small>
[<a class="el" href="group___a_r_m_c_mx.html">ARM Cortex-Mx</a>]</small>
</h1>
<p>ARM Cortex-Mx specific port code, structures and macros.  
<a href="#_details">More...</a></p>

<p><div class="dynheader">
Collaboration diagram for Core Port Implementation:</div>
<div class="dynsection">
<center><table><tr><td><img src="group___a_r_m_c_mx___c_o_r_e.png" border="0" alt="" usemap="#group______a__r__m__c__mx______c__o__r__e_map"/>
<map name="group______a__r__m__c__mx______c__o__r__e_map" id="group______a__r__m__c__mx______c__o__r__e">
<area shape="rect" href="group___a_r_m_c_mx___v6_m___c_o_r_e.html" title="ARMv6&#45;M specific port code, structures and macros." alt="" coords="341,5,525,29"/><area shape="rect" href="group___a_r_m_c_mx.html" title="ARM Cortex&#45;Mx" alt="" coords="7,29,103,53"/><area shape="rect" href="group___a_r_m_c_mx___v7_m___c_o_r_e.html" title="ARMv7&#45;M specific port code, structures and macros." alt="" coords="341,53,525,77"/></map></td></tr></table></center>
</div>
</p>
<hr/><a name="_details"></a><h2>Description</h2>
<p>ARM Cortex-Mx specific port code, structures and macros. </p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Modules</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___v6_m___c_o_r_e.html">ARMv6-M Specific Implementation</a></td></tr>

<p><tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><p>ARMv6-M specific port code, structures and macros. </p>
<br/></td></tr>
</p>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___v7_m___c_o_r_e.html">ARMv7-M Specific Implementation</a></td></tr>

<p><tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><p>ARMv7-M specific port code, structures and macros. </p>
<br/></td></tr>
</p>
<tr><td colspan="2"><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#gac1095d68285fb5ffee11fb888cbbde62">CORTEX_M0</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Cortex-M0 variant.  <a href="#gac1095d68285fb5ffee11fb888cbbde62"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#gaa95429be17520ae1f338e15e91b44a1d">CORTEX_M1</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Cortex-M1 variant.  <a href="#gaa95429be17520ae1f338e15e91b44a1d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#gac7eafc14a8146304ce56f8cc00bb692e">CORTEX_M3</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Cortex-M3 variant.  <a href="#gac7eafc14a8146304ce56f8cc00bb692e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#ga96aff19a3c64fdb17b0c2f69bdaad460">CORTEX_M4</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Cortex-M4 variant.  <a href="#ga96aff19a3c64fdb17b0c2f69bdaad460"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#ga24a83bf41818a8bb1d087b1bef419557">CORTEX_PRIORITY_LEVELS</a>&nbsp;&nbsp;&nbsp;(1 &lt;&lt; CORTEX_PRIORITY_BITS)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Total priority levels.  <a href="#ga24a83bf41818a8bb1d087b1bef419557"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#ga58cb4f9eaec0655ff3c7bb17a8ed2651">CORTEX_MINIMUM_PRIORITY</a>&nbsp;&nbsp;&nbsp;(CORTEX_PRIORITY_LEVELS - 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Minimum priority level.  <a href="#ga58cb4f9eaec0655ff3c7bb17a8ed2651"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#ga5c8b35430c3b5b352270bfb527882fd5">CORTEX_MAXIMUM_PRIORITY</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Maximum priority level.  <a href="#ga5c8b35430c3b5b352270bfb527882fd5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#ga5bd33ad3dad0ff1ad4f58ea08552361b">CORTEX_BASEPRI_DISABLED</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Disabled value for BASEPRI register.  <a href="#ga5bd33ad3dad0ff1ad4f58ea08552361b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#ga37e19bcf244d98cfe630367d3a0a90ea">CORTEX_IS_VALID_PRIORITY</a>(n)&nbsp;&nbsp;&nbsp;(((n) &gt;= 0) &amp;&amp; ((n) &lt; CORTEX_PRIORITY_LEVELS))</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Priority level verification macro.  <a href="#ga37e19bcf244d98cfe630367d3a0a90ea"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#gabf50672d926743f012521dad719f3a0f">CORTEX_PRIORITY_MASK</a>(n)&nbsp;&nbsp;&nbsp;((n) &lt;&lt; (8 - CORTEX_PRIORITY_BITS))</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Priority level to priority mask conversion macro.  <a href="#gabf50672d926743f012521dad719f3a0f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#ga97779cef341b960218ab0ff4752a4cf5">CORTEX_ENABLE_WFI_IDLE</a>&nbsp;&nbsp;&nbsp;FALSE</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enables the use of the WFI instruction in the idle thread loop.  <a href="#ga97779cef341b960218ab0ff4752a4cf5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#gaf205755eb8c94f2c50b85ee40100aa9d">CORTEX_PRIORITY_SYSTICK</a>&nbsp;&nbsp;&nbsp;(CORTEX_PRIORITY_LEVELS &gt;&gt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SYSTICK handler priority.  <a href="#gaf205755eb8c94f2c50b85ee40100aa9d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#gaf253fe79030192f0c8d839088c728555">CORTEX_PRIORITY_SVCALL</a>&nbsp;&nbsp;&nbsp;(CORTEX_MAXIMUM_PRIORITY + 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SVCALL handler priority.  <a href="#gaf253fe79030192f0c8d839088c728555"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#ga153be5a98b62f3bc563d9055ba836333">CORTEX_PRIORITY_PENDSV</a>&nbsp;&nbsp;&nbsp;CORTEX_MINIMUM_PRIORITY</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PENDSV handler priority.  <a href="#ga153be5a98b62f3bc563d9055ba836333"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#gadff1b4f77c5d8b62a2e3ab088f2da7ba">CORTEX_BASEPRI_KERNEL</a>&nbsp;&nbsp;&nbsp;CORTEX_PRIORITY_MASK(CORTEX_PRIORITY_SVCALL+1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">BASEPRI level within kernel lock.  <a href="#gadff1b4f77c5d8b62a2e3ab088f2da7ba"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#gad1deef93cc69779c3ed7443604f1a3b1">CORTEX_STACK_ALIGNMENT</a>&nbsp;&nbsp;&nbsp;64</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Stack alignment enforcement.  <a href="#gad1deef93cc69779c3ed7443604f1a3b1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#gab2fab66956f41a7c7a55e9cf15d7c5fb">CH_ARCHITECTURE_ARM</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Macro defining a generic ARM architecture.  <a href="#gab2fab66956f41a7c7a55e9cf15d7c5fb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#gaae693c844ec04fe29d626acf75996b59">CH_ARCHITECTURE_ARM_vxm</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Macro defining the specific ARM architecture.  <a href="#gaae693c844ec04fe29d626acf75996b59"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#gaee128c531d64d5a635def6857fef3179">CH_ARCHITECTURE_NAME</a>&nbsp;&nbsp;&nbsp;&quot;ARMvx-M&quot;</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Name of the implemented architecture.  <a href="#gaee128c531d64d5a635def6857fef3179"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#gad807bcd87b78f852f9cdf25022c0f11b">CH_CORE_VARIANT_NAME</a>&nbsp;&nbsp;&nbsp;&quot;Cortex-Mx&quot;</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Name of the architecture variant (optional).  <a href="#gad807bcd87b78f852f9cdf25022c0f11b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#gaae5413761dbdc6dd267ba0d43a9098ac">STACK_ALIGN</a>(n)&nbsp;&nbsp;&nbsp;((((n) - 1) | (sizeof(<a class="el" href="structstkalign__t.html">stkalign_t</a>) - 1)) + 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enforces a correct alignment for a stack area size value.  <a href="#gaae5413761dbdc6dd267ba0d43a9098ac"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#gaf7a83c1c8bde96b77299c36dc598d33d">THD_WA_SIZE</a>(n)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Computes the thread working area global size.  <a href="#gaf7a83c1c8bde96b77299c36dc598d33d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#gac8b681d521d3b6c25e7a0304674732c9">WORKING_AREA</a>(s, n)&nbsp;&nbsp;&nbsp;<a class="el" href="structstkalign__t.html">stkalign_t</a> s[THD_WA_SIZE(n) / sizeof(<a class="el" href="structstkalign__t.html">stkalign_t</a>)];</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Static working area allocation.  <a href="#gac8b681d521d3b6c25e7a0304674732c9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a>&nbsp;&nbsp;&nbsp;inline</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Inline function modifier.  <a href="#ga2eb6f9e0395b47b8d5e3eeae4fe0c116"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#ga8883267a1c9ca4a465f53b8030f1deb3">ROMCONST</a>&nbsp;&nbsp;&nbsp;const</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ROM constant modifier.  <a href="#ga8883267a1c9ca4a465f53b8030f1deb3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#ga33623da05bb55497534c3dc26ebebeb2">PACK_STRUCT_STRUCT</a>&nbsp;&nbsp;&nbsp;<a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#gadb1276c6bdf715206ee694f223112e30">__attribute__</a>((packed))</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Packed structure modifier (within).  <a href="#ga33623da05bb55497534c3dc26ebebeb2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#ga73199061891adf1b912d20835c7d5e96">PACK_STRUCT_BEGIN</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Packed structure modifier (before).  <a href="#ga73199061891adf1b912d20835c7d5e96"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#ga465fef70f294e21cbf4ea51fc342f20e">PACK_STRUCT_END</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Packed structure modifier (after).  <a href="#ga465fef70f294e21cbf4ea51fc342f20e"></a><br/></td></tr>
<tr><td colspan="2"><h2>Typedefs</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef uint64_t <a class="el" href="structstkalign__t.html">stkalign_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#gadb1276c6bdf715206ee694f223112e30">__attribute__</a> ((aligned(8)))</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Stack and memory alignment enforcement.  <a href="#gadb1276c6bdf715206ee694f223112e30"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef void *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#ga735acef63faba808a517f820bc81caf5">regarm_t</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Generic ARM register.  <a href="#ga735acef63faba808a517f820bc81caf5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#ga2ba621978a511250f7250fb10e05ffbe">int32_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#ga7556af1cb61728b53228fa3af1c851de">bool_t</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#ga6a5d8a9ab4f4a012d6763548c3b21ec7">tmode_t</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#ga52d7ed152360a74632afa37bbeeca7ca">tstate_t</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#ga205898ea166481281fec650f2a7e85a3">trefs_t</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#ga06896e8c53f721507066c079052171f8">uint32_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#ga5f2488ba73e5969cbc0f7033735374ee">tprio_t</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#ga2ba621978a511250f7250fb10e05ffbe">int32_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#ga35bcb0c321cd7bc45bf1a11fa17ebdd3">msg_t</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#ga2ba621978a511250f7250fb10e05ffbe">int32_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#gada5ed33935b8347e213aeb76582642e7">eventid_t</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#ga06896e8c53f721507066c079052171f8">uint32_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#gabff0c32475baf20ea8c5c710d6e8b708">eventmask_t</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#ga06896e8c53f721507066c079052171f8">uint32_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#gae3e32a98d431a02106616da3071832dd">systime_t</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#ga2ba621978a511250f7250fb10e05ffbe">int32_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#ga090b3bab5602157ebf706a44041dc05e">cnt_t</a></td></tr>
<tr><td colspan="2"><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#gaffa627cc34d473a5c1b00810798c1592">port_halt</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Halts the system.  <a href="#gaffa627cc34d473a5c1b00810798c1592"></a><br/></td></tr>
</table>
<hr/><h2>Define Documentation</h2>
<a class="anchor" id="gac1095d68285fb5ffee11fb888cbbde62"></a><!-- doxytag: member="ports/GCC/ARMCMx/chcore.h::CORTEX_M0" ref="gac1095d68285fb5ffee11fb888cbbde62" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORTEX_M0&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Cortex-M0 variant. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chcore_8h_source.html#l00044">44</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chcore_8h_source.html">ports/GCC/ARMCMx/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa95429be17520ae1f338e15e91b44a1d"></a><!-- doxytag: member="ports/GCC/ARMCMx/chcore.h::CORTEX_M1" ref="gaa95429be17520ae1f338e15e91b44a1d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORTEX_M1&nbsp;&nbsp;&nbsp;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Cortex-M1 variant. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chcore_8h_source.html#l00045">45</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chcore_8h_source.html">ports/GCC/ARMCMx/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac7eafc14a8146304ce56f8cc00bb692e"></a><!-- doxytag: member="ports/GCC/ARMCMx/chcore.h::CORTEX_M3" ref="gac7eafc14a8146304ce56f8cc00bb692e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORTEX_M3&nbsp;&nbsp;&nbsp;3</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Cortex-M3 variant. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chcore_8h_source.html#l00046">46</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chcore_8h_source.html">ports/GCC/ARMCMx/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga96aff19a3c64fdb17b0c2f69bdaad460"></a><!-- doxytag: member="ports/GCC/ARMCMx/chcore.h::CORTEX_M4" ref="ga96aff19a3c64fdb17b0c2f69bdaad460" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORTEX_M4&nbsp;&nbsp;&nbsp;4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Cortex-M4 variant. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chcore_8h_source.html#l00047">47</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chcore_8h_source.html">ports/GCC/ARMCMx/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga24a83bf41818a8bb1d087b1bef419557"></a><!-- doxytag: member="ports/GCC/ARMCMx/chcore.h::CORTEX_PRIORITY_LEVELS" ref="ga24a83bf41818a8bb1d087b1bef419557" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORTEX_PRIORITY_LEVELS&nbsp;&nbsp;&nbsp;(1 &lt;&lt; CORTEX_PRIORITY_BITS)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Total priority levels. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chcore_8h_source.html#l00067">67</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chcore_8h_source.html">ports/GCC/ARMCMx/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga58cb4f9eaec0655ff3c7bb17a8ed2651"></a><!-- doxytag: member="ports/GCC/ARMCMx/chcore.h::CORTEX_MINIMUM_PRIORITY" ref="ga58cb4f9eaec0655ff3c7bb17a8ed2651" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORTEX_MINIMUM_PRIORITY&nbsp;&nbsp;&nbsp;(CORTEX_PRIORITY_LEVELS - 1)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Minimum priority level. </p>
<p>This minimum priority level is calculated from the number of priority bits supported by the specific Cortex-Mx implementation. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chcore_8h_source.html#l00074">74</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chcore_8h_source.html">ports/GCC/ARMCMx/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5c8b35430c3b5b352270bfb527882fd5"></a><!-- doxytag: member="ports/GCC/ARMCMx/chcore.h::CORTEX_MAXIMUM_PRIORITY" ref="ga5c8b35430c3b5b352270bfb527882fd5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORTEX_MAXIMUM_PRIORITY&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Maximum priority level. </p>
<p>The maximum allowed priority level is always zero. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chcore_8h_source.html#l00080">80</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chcore_8h_source.html">ports/GCC/ARMCMx/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5bd33ad3dad0ff1ad4f58ea08552361b"></a><!-- doxytag: member="ports/GCC/ARMCMx/chcore.h::CORTEX_BASEPRI_DISABLED" ref="ga5bd33ad3dad0ff1ad4f58ea08552361b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORTEX_BASEPRI_DISABLED&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Disabled value for BASEPRI register. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>ARMv7-M architecture only. </dd></dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chcore_8h_source.html#l00086">86</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chcore_8h_source.html">ports/GCC/ARMCMx/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga37e19bcf244d98cfe630367d3a0a90ea"></a><!-- doxytag: member="ports/GCC/ARMCMx/chcore.h::CORTEX_IS_VALID_PRIORITY" ref="ga37e19bcf244d98cfe630367d3a0a90ea" args="(n)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORTEX_IS_VALID_PRIORITY</td>
          <td>(</td>
          <td class="paramtype">n&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(((n) &gt;= 0) &amp;&amp; ((n) &lt; CORTEX_PRIORITY_LEVELS))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Priority level verification macro. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chcore_8h_source.html#l00095">95</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chcore_8h_source.html">ports/GCC/ARMCMx/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabf50672d926743f012521dad719f3a0f"></a><!-- doxytag: member="ports/GCC/ARMCMx/chcore.h::CORTEX_PRIORITY_MASK" ref="gabf50672d926743f012521dad719f3a0f" args="(n)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORTEX_PRIORITY_MASK</td>
          <td>(</td>
          <td class="paramtype">n&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;((n) &lt;&lt; (8 - CORTEX_PRIORITY_BITS))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Priority level to priority mask conversion macro. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chcore_8h_source.html#l00101">101</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chcore_8h_source.html">ports/GCC/ARMCMx/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga97779cef341b960218ab0ff4752a4cf5"></a><!-- doxytag: member="ports/GCC/ARMCMx/chcore.h::CORTEX_ENABLE_WFI_IDLE" ref="ga97779cef341b960218ab0ff4752a4cf5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORTEX_ENABLE_WFI_IDLE&nbsp;&nbsp;&nbsp;FALSE</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Enables the use of the WFI instruction in the idle thread loop. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chcore_8h_source.html#l00111">111</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chcore_8h_source.html">ports/GCC/ARMCMx/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf205755eb8c94f2c50b85ee40100aa9d"></a><!-- doxytag: member="ports/GCC/ARMCMx/chcore.h::CORTEX_PRIORITY_SYSTICK" ref="gaf205755eb8c94f2c50b85ee40100aa9d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORTEX_PRIORITY_SYSTICK&nbsp;&nbsp;&nbsp;(CORTEX_PRIORITY_LEVELS &gt;&gt; 1)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>SYSTICK handler priority. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>The default SYSTICK handler priority is calculated as the priority level in the middle of the numeric priorities range. </dd></dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chcore_8h_source.html#l00120">120</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chcore_8h_source.html">ports/GCC/ARMCMx/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf253fe79030192f0c8d839088c728555"></a><!-- doxytag: member="ports/GCC/ARMCMx/chcore.h::CORTEX_PRIORITY_SVCALL" ref="gaf253fe79030192f0c8d839088c728555" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORTEX_PRIORITY_SVCALL&nbsp;&nbsp;&nbsp;(CORTEX_MAXIMUM_PRIORITY + 1)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>SVCALL handler priority. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>The default SVCALL handler priority is calculated as <code>CORTEX_MAXIMUM_PRIORITY+1</code>, in the ARMv7-M port this reserves the <code>CORTEX_MAXIMUM_PRIORITY</code> priority level as fast interrupts priority level. </dd>
<dd>
The SVCALL vector is only used in the ARMv7-M port, it is available to user in the ARMv6-M port. </dd></dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chcore_8h_source.html#l00138">138</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chcore_8h_source.html">ports/GCC/ARMCMx/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga153be5a98b62f3bc563d9055ba836333"></a><!-- doxytag: member="ports/GCC/ARMCMx/chcore.h::CORTEX_PRIORITY_PENDSV" ref="ga153be5a98b62f3bc563d9055ba836333" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORTEX_PRIORITY_PENDSV&nbsp;&nbsp;&nbsp;CORTEX_MINIMUM_PRIORITY</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PENDSV handler priority. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>The default PENDSV handler priority is set at the <code>CORTEX_MINIMUM_PRIORITY</code> priority level. </dd>
<dd>
The PENDSV vector is only used in the ARMv7-M legacy port, it is available to user in the ARMv6-M and ARMv7-M ports. </dd>
<dd>
In the ARMv7-M legacy port this value should be not changed from the minimum priority level. </dd></dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chcore_8h_source.html#l00156">156</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chcore_8h_source.html">ports/GCC/ARMCMx/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadff1b4f77c5d8b62a2e3ab088f2da7ba"></a><!-- doxytag: member="ports/GCC/ARMCMx/chcore.h::CORTEX_BASEPRI_KERNEL" ref="gadff1b4f77c5d8b62a2e3ab088f2da7ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORTEX_BASEPRI_KERNEL&nbsp;&nbsp;&nbsp;CORTEX_PRIORITY_MASK(CORTEX_PRIORITY_SVCALL+1)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>BASEPRI level within kernel lock. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>This value must not mask the SVCALL priority level or the kernel would hard fault. </dd>
<dd>
ARMv7-M architecture only. </dd></dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chcore_8h_source.html#l00171">171</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chcore_8h_source.html">ports/GCC/ARMCMx/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad1deef93cc69779c3ed7443604f1a3b1"></a><!-- doxytag: member="ports/GCC/ARMCMx/chcore.h::CORTEX_STACK_ALIGNMENT" ref="gad1deef93cc69779c3ed7443604f1a3b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORTEX_STACK_ALIGNMENT&nbsp;&nbsp;&nbsp;64</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Stack alignment enforcement. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>The default value is 64 in order to comply with EABI, reducing the value to 32 can save some RAM space if you don't care about binary compatibility with EABI compiled libraries. </dd>
<dd>
Allowed values are 32 or 64. </dd></dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chcore_8h_source.html#l00182">182</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chcore_8h_source.html">ports/GCC/ARMCMx/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab2fab66956f41a7c7a55e9cf15d7c5fb"></a><!-- doxytag: member="ports/GCC/ARMCMx/chcore.h::CH_ARCHITECTURE_ARM" ref="gab2fab66956f41a7c7a55e9cf15d7c5fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CH_ARCHITECTURE_ARM</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Macro defining a generic ARM architecture. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chcore_8h_source.html#l00192">192</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chcore_8h_source.html">ports/GCC/ARMCMx/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaae693c844ec04fe29d626acf75996b59"></a><!-- doxytag: member="ports/GCC/ARMCMx/chcore.h::CH_ARCHITECTURE_ARM_vxm" ref="gaae693c844ec04fe29d626acf75996b59" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CH_ARCHITECTURE_ARM_vxm</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Macro defining the specific ARM architecture. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chcore_8h_source.html#l00198">198</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chcore_8h_source.html">ports/GCC/ARMCMx/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaee128c531d64d5a635def6857fef3179"></a><!-- doxytag: member="ports/GCC/ARMCMx/chcore.h::CH_ARCHITECTURE_NAME" ref="gaee128c531d64d5a635def6857fef3179" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CH_ARCHITECTURE_NAME&nbsp;&nbsp;&nbsp;&quot;ARMvx-M&quot;</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Name of the implemented architecture. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chcore_8h_source.html#l00203">203</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chcore_8h_source.html">ports/GCC/ARMCMx/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad807bcd87b78f852f9cdf25022c0f11b"></a><!-- doxytag: member="ports/GCC/ARMCMx/chcore.h::CH_CORE_VARIANT_NAME" ref="gad807bcd87b78f852f9cdf25022c0f11b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CH_CORE_VARIANT_NAME&nbsp;&nbsp;&nbsp;&quot;Cortex-Mx&quot;</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Name of the architecture variant (optional). </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chcore_8h_source.html#l00208">208</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chcore_8h_source.html">ports/GCC/ARMCMx/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaae5413761dbdc6dd267ba0d43a9098ac"></a><!-- doxytag: member="ports/GCC/ARMCMx/chcore.h::STACK_ALIGN" ref="gaae5413761dbdc6dd267ba0d43a9098ac" args="(n)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STACK_ALIGN</td>
          <td>(</td>
          <td class="paramtype">n&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;((((n) - 1) | (sizeof(<a class="el" href="structstkalign__t.html">stkalign_t</a>) - 1)) + 1)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Enforces a correct alignment for a stack area size value. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chcore_8h_source.html#l00261">261</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chcore_8h_source.html">ports/GCC/ARMCMx/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf7a83c1c8bde96b77299c36dc598d33d"></a><!-- doxytag: member="ports/GCC/ARMCMx/chcore.h::THD_WA_SIZE" ref="gaf7a83c1c8bde96b77299c36dc598d33d" args="(n)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define THD_WA_SIZE</td>
          <td>(</td>
          <td class="paramtype">n&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment"><a class="code" href="group__core.html#gaae5413761dbdc6dd267ba0d43a9098ac" title="Enforces a correct alignment for a stack area size value.">STACK_ALIGN</a>(<span class="keyword">sizeof</span>(<a class="code" href="struct_thread.html" title="Structure representing a thread.">Thread</a>) +                     \
                                   <span class="keyword">sizeof</span>(<span class="keyword">struct</span> <a class="code" href="structintctx.html" title="System saved context.">intctx</a>) +              \
                                   <span class="keyword">sizeof</span>(<span class="keyword">struct</span> <a class="code" href="structextctx.html" title="Interrupt saved context.">extctx</a>) +              \
                                   (n) + (<a class="code" href="group__core.html#ga010023936d16c8077e8cafa28ea3fc25" title="Stack size for the system idle thread.">INT_REQUIRED_STACK</a>))
</pre></div>
<p>Computes the thread working area global size. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chcore_8h_source.html#l00266">266</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chcore_8h_source.html">ports/GCC/ARMCMx/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac8b681d521d3b6c25e7a0304674732c9"></a><!-- doxytag: member="ports/GCC/ARMCMx/chcore.h::WORKING_AREA" ref="gac8b681d521d3b6c25e7a0304674732c9" args="(s, n)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WORKING_AREA</td>
          <td>(</td>
          <td class="paramtype">s, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">n&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;<a class="el" href="structstkalign__t.html">stkalign_t</a> s[THD_WA_SIZE(n) / sizeof(<a class="el" href="structstkalign__t.html">stkalign_t</a>)];</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Static working area allocation. </p>
<p>This macro is used to allocate a static thread working area aligned as both position and size. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chcore_8h_source.html#l00276">276</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chcore_8h_source.html">ports/GCC/ARMCMx/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2eb6f9e0395b47b8d5e3eeae4fe0c116"></a><!-- doxytag: member="ports/GCC/ARMCMx/chtypes.h::INLINE" ref="ga2eb6f9e0395b47b8d5e3eeae4fe0c116" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INLINE&nbsp;&nbsp;&nbsp;inline</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Inline function modifier. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chtypes_8h_source.html#l00059">59</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chtypes_8h_source.html">ports/GCC/ARMCMx/chtypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8883267a1c9ca4a465f53b8030f1deb3"></a><!-- doxytag: member="ports/GCC/ARMCMx/chtypes.h::ROMCONST" ref="ga8883267a1c9ca4a465f53b8030f1deb3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ROMCONST&nbsp;&nbsp;&nbsp;const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ROM constant modifier. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>It is set to use the "const" keyword in this port. </dd></dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chtypes_8h_source.html#l00065">65</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chtypes_8h_source.html">ports/GCC/ARMCMx/chtypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga33623da05bb55497534c3dc26ebebeb2"></a><!-- doxytag: member="ports/GCC/ARMCMx/chtypes.h::PACK_STRUCT_STRUCT" ref="ga33623da05bb55497534c3dc26ebebeb2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PACK_STRUCT_STRUCT&nbsp;&nbsp;&nbsp;<a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#gadb1276c6bdf715206ee694f223112e30">__attribute__</a>((packed))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Packed structure modifier (within). </p>
<dl class="note"><dt><b>Note:</b></dt><dd>It uses the "packed" GCC attribute. </dd></dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chtypes_8h_source.html#l00071">71</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chtypes_8h_source.html">ports/GCC/ARMCMx/chtypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga73199061891adf1b912d20835c7d5e96"></a><!-- doxytag: member="ports/GCC/ARMCMx/chtypes.h::PACK_STRUCT_BEGIN" ref="ga73199061891adf1b912d20835c7d5e96" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PACK_STRUCT_BEGIN</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Packed structure modifier (before). </p>
<dl class="note"><dt><b>Note:</b></dt><dd>Empty in this port. </dd></dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chtypes_8h_source.html#l00077">77</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chtypes_8h_source.html">ports/GCC/ARMCMx/chtypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga465fef70f294e21cbf4ea51fc342f20e"></a><!-- doxytag: member="ports/GCC/ARMCMx/chtypes.h::PACK_STRUCT_END" ref="ga465fef70f294e21cbf4ea51fc342f20e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PACK_STRUCT_END</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Packed structure modifier (after). </p>
<dl class="note"><dt><b>Note:</b></dt><dd>Empty in this port. </dd></dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chtypes_8h_source.html#l00083">83</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chtypes_8h_source.html">ports/GCC/ARMCMx/chtypes.h</a>.</p>

</div>
</div>
<hr/><h2>Typedef Documentation</h2>
<a class="anchor" id="gadb1276c6bdf715206ee694f223112e30"></a><!-- doxytag: member="ports/GCC/ARMCMx/chcore.h::__attribute__" ref="gadb1276c6bdf715206ee694f223112e30" args="((aligned(8)))" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint64_t <a class="el" href="structstkalign__t.html">stkalign_t</a> <a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#gadb1276c6bdf715206ee694f223112e30">__attribute__</a>((aligned(8)))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Stack and memory alignment enforcement. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chcore_8h_source.html#l00235">235</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chcore_8h_source.html">ports/GCC/ARMCMx/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga735acef63faba808a517f820bc81caf5"></a><!-- doxytag: member="ports/GCC/ARMCMx/chcore.h::regarm_t" ref="ga735acef63faba808a517f820bc81caf5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef void* <a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#ga735acef63faba808a517f820bc81caf5">regarm_t</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Generic ARM register. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chcore_8h_source.html#l00245">245</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chcore_8h_source.html">ports/GCC/ARMCMx/chcore.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7556af1cb61728b53228fa3af1c851de"></a><!-- doxytag: member="ports/GCC/ARMCMx/chtypes.h::bool_t" ref="ga7556af1cb61728b53228fa3af1c851de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#ga2ba621978a511250f7250fb10e05ffbe">int32_t</a> <a class="el" href="group___s_t_m8___c_o_r_e.html#gaf900ae86327eeeb5750901c89f1f8912">bool_t</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Fast boolean type. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chtypes_8h_source.html#l00045">45</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chtypes_8h_source.html">ports/GCC/ARMCMx/chtypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6a5d8a9ab4f4a012d6763548c3b21ec7"></a><!-- doxytag: member="ports/GCC/ARMCMx/chtypes.h::tmode_t" ref="ga6a5d8a9ab4f4a012d6763548c3b21ec7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="el" href="group___s_t_m8___c_o_r_e.html#ga6a5d8a9ab4f4a012d6763548c3b21ec7">tmode_t</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="struct_thread.html" title="Structure representing a thread.">Thread</a> flags. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chtypes_8h_source.html#l00046">46</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chtypes_8h_source.html">ports/GCC/ARMCMx/chtypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga52d7ed152360a74632afa37bbeeca7ca"></a><!-- doxytag: member="ports/GCC/ARMCMx/chtypes.h::tstate_t" ref="ga52d7ed152360a74632afa37bbeeca7ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="el" href="group___s_t_m8___c_o_r_e.html#ga52d7ed152360a74632afa37bbeeca7ca">tstate_t</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="struct_thread.html" title="Structure representing a thread.">Thread</a> state. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chtypes_8h_source.html#l00047">47</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chtypes_8h_source.html">ports/GCC/ARMCMx/chtypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga205898ea166481281fec650f2a7e85a3"></a><!-- doxytag: member="ports/GCC/ARMCMx/chtypes.h::trefs_t" ref="ga205898ea166481281fec650f2a7e85a3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="el" href="group___s_t_m8___c_o_r_e.html#ga205898ea166481281fec650f2a7e85a3">trefs_t</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="struct_thread.html" title="Structure representing a thread.">Thread</a> references counter. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chtypes_8h_source.html#l00048">48</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chtypes_8h_source.html">ports/GCC/ARMCMx/chtypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5f2488ba73e5969cbc0f7033735374ee"></a><!-- doxytag: member="ports/GCC/ARMCMx/chtypes.h::tprio_t" ref="ga5f2488ba73e5969cbc0f7033735374ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#ga06896e8c53f721507066c079052171f8">uint32_t</a> <a class="el" href="group___s_t_m8___c_o_r_e.html#gaf4461feef628fb5e5f64e1074b6fbb6a">tprio_t</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="struct_thread.html" title="Structure representing a thread.">Thread</a> priority. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chtypes_8h_source.html#l00049">49</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chtypes_8h_source.html">ports/GCC/ARMCMx/chtypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga35bcb0c321cd7bc45bf1a11fa17ebdd3"></a><!-- doxytag: member="ports/GCC/ARMCMx/chtypes.h::msg_t" ref="ga35bcb0c321cd7bc45bf1a11fa17ebdd3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#ga2ba621978a511250f7250fb10e05ffbe">int32_t</a> <a class="el" href="group___s_t_m8___c_o_r_e.html#ga1e402860c42e2ceda36d0307f3aa6209">msg_t</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Inter-thread message. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chtypes_8h_source.html#l00050">50</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chtypes_8h_source.html">ports/GCC/ARMCMx/chtypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="gada5ed33935b8347e213aeb76582642e7"></a><!-- doxytag: member="ports/GCC/ARMCMx/chtypes.h::eventid_t" ref="gada5ed33935b8347e213aeb76582642e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#ga2ba621978a511250f7250fb10e05ffbe">int32_t</a> <a class="el" href="group___s_t_m8___c_o_r_e.html#gaf16c40a5bf824e0202419cdaa9387759">eventid_t</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Event Id. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chtypes_8h_source.html#l00051">51</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chtypes_8h_source.html">ports/GCC/ARMCMx/chtypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabff0c32475baf20ea8c5c710d6e8b708"></a><!-- doxytag: member="ports/GCC/ARMCMx/chtypes.h::eventmask_t" ref="gabff0c32475baf20ea8c5c710d6e8b708" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#ga06896e8c53f721507066c079052171f8">uint32_t</a> <a class="el" href="group___s_t_m8___c_o_r_e.html#ga5a2c45e2f40668cdd66fe8d2e700ff64">eventmask_t</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Events mask. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chtypes_8h_source.html#l00052">52</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chtypes_8h_source.html">ports/GCC/ARMCMx/chtypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae3e32a98d431a02106616da3071832dd"></a><!-- doxytag: member="ports/GCC/ARMCMx/chtypes.h::systime_t" ref="gae3e32a98d431a02106616da3071832dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#ga06896e8c53f721507066c079052171f8">uint32_t</a> <a class="el" href="group___s_t_m8___c_o_r_e.html#gac46524873fe28f00864e5ebe155bb523">systime_t</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>System time. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chtypes_8h_source.html#l00053">53</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chtypes_8h_source.html">ports/GCC/ARMCMx/chtypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga090b3bab5602157ebf706a44041dc05e"></a><!-- doxytag: member="ports/GCC/ARMCMx/chtypes.h::cnt_t" ref="ga090b3bab5602157ebf706a44041dc05e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#ga2ba621978a511250f7250fb10e05ffbe">int32_t</a> <a class="el" href="group___s_t_m8___c_o_r_e.html#gabd9c89fef81ed2bca6eee5bbad28e251">cnt_t</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Resources counter. </p>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chtypes_8h_source.html#l00054">54</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chtypes_8h_source.html">ports/GCC/ARMCMx/chtypes.h</a>.</p>

</div>
</div>
<hr/><h2>Function Documentation</h2>
<a class="anchor" id="gaffa627cc34d473a5c1b00810798c1592"></a><!-- doxytag: member="ports/GCC/ARMCMx/chcore.c::port_halt" ref="gaffa627cc34d473a5c1b00810798c1592" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void port_halt </td>
          <td>(</td>
          <td class="paramtype">void&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Halts the system. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>The function is declared as a weak symbol, it is possible to redefine it in your application code. </dd></dl>

<p>Definition at line <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chcore_8c_source.html#l00045">45</a> of file <a class="el" href="ports_2_g_c_c_2_a_r_m_c_mx_2chcore_8c_source.html">ports/GCC/ARMCMx/chcore.c</a>.</p>

</div>
</div>
</div>
<hr size="1"><address style="text-align: right;"><small>
Generated on Sun Jul 11 13:13:18 2010 for ChibiOS/RT by&nbsp;<a href="http://www.doxygen.org/index.html"><img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.6.3</small></address>
</body>
</html>
