gpasm-2.0.0_beta2 (Nov  6 2017)_divuchar.asm      2017-12-7  13:58:36          PAGE  1


LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE

                      00001 ;--------------------------------------------------------
                      00002 ; File Created by SN-SDCC : SinoMCU ANSI-C Compiler
                      00003 ; Version 1.0.0 (Sep 28 2017) (MINGW32)
                      00004 ; This file was generated Thu Dec 07 13:58:35 2017
                      00005 ;--------------------------------------------------------
                      00006 ; MC30/MC32 port for the RISC core
                      00007 ;--------------------------------------------------------
                      00008 ;       .file   "../libsdcc/_divuchar.c"
                      00009         list    p=3264
                      00010         radix dec
                      00011         include "3264.inc"
                      00001                 LIST
                      00002 ;mc32p64.inc    Standard Header File, Version 1.00 by Sinomcu
                      00374                 LIST
                      00012 ;--------------------------------------------------------
                      00013 ; external declarations
                      00014 ;--------------------------------------------------------
                      00015 
                      00016         extern STK06
                      00017         extern STK05
                      00018         extern STK04
                      00019         extern STK03
                      00020         extern STK02
                      00021         extern STK01
                      00022         extern STK00
                      00023 ;--------------------------------------------------------
                      00024 ; global declarations
                      00025 ;--------------------------------------------------------
                      00026         global  __divuchar
                      00027 
                      00028 ;--------------------------------------------------------
                      00029 ; global definitions
                      00030 ;--------------------------------------------------------
                      00031 ;--------------------------------------------------------
                      00032 ; absolute symbol definitions
                      00033 ;--------------------------------------------------------
                      00034 ;--------------------------------------------------------
                      00035 ; compiler-defined variables
                      00036 ;--------------------------------------------------------
                      00037 UDL__divuchar_0 udata
0000                  00038 r0x1000 res     1
0000                  00039 r0x1001 res     1
0001                  00040 r0x1002 res     1
0001                  00041 r0x1003 res     1
0002                  00042 r0x1004 res     1
                      00043 ;--------------------------------------------------------
                      00044 ; initialized data
                      00045 ;--------------------------------------------------------
                      00046 
                      00047 ;@Allocation info for local variables in function '_divuchar'
                      00048 ;@_divuchar b                         Allocated to registers r0x1001 ;size:1
                      00049 ;@_divuchar a                         Allocated to registers r0x1000 ;size:1
                      00050 ;@_divuchar result                    Allocated to registers r0x1002 ;size:1
                      00051 ;@_divuchar mask                      Allocated to registers r0x1003 ;size:1
                      00052 ;@end Allocation info for local variables in function '_divuchar';
                      00053 
                      00054 ;--------------------------------------------------------
                      00055 ; overlayable items in internal ram 
                      00056 ;--------------------------------------------------------
                      00057 ;       udata_ovr
                      00058 ;--------------------------------------------------------
                      00059 ; code
                      00060 ;--------------------------------------------------------
                      00061 code__divuchar  code
                      00062 ;***
                      00063 ;  pBlock Stats: dbName = C
                      00064 ;***
                      00065 ;entry:  __divuchar     ;Function start
                      00066 ; 2 exit points
                      00067 ;has an exit
                      00068 ;9 compiler assigned registers:
                      00069 ;   r0x1000
                      00070 ;   STK00
                      00071 ;   r0x1001
                      00072 ;   r0x1002
                      00073 ;   r0x1003
                      00074 ;   r0x1004
                      00075 ;   r0x1005
                      00076 ;   r0x1006
                      00077 ;   r0x1007
                      00078 ;; Starting pCode block
                      00079 ;;[ICODE] ../libsdcc/_divuchar.c:30:  _entry($12) :
                      00080 ;;[ICODE] ../libsdcc/_divuchar.c:30:    proc __divuchar [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-char function ( unsigned-char fixed, unsigned-char fixed) fixed}
0000                  00081 __divuchar      ;Function start
                      00082 ; 2 exit points
                      00083 ;;[ICODE] ../libsdcc/_divuchar.c:30: iTemp0 [k2 lr3:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_a_1_1}[r0x1000 ] = recv __divuchar [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-char function ( unsigned-char fixed, unsigned-char fixed) fixed}
                      00084 ;       .line   30; "../libsdcc/_divuchar.c"    _divuchar (unsigned char a, unsigned char b)
0000   5600           00085         MOVRA   r0x1000
                      00086 ;;[ICODE] ../libsdcc/_divuchar.c:30: iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_b_1_1}[r0x1001 ] = recv __divuchar [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-char function ( unsigned-char fixed, unsigned-char fixed) fixed}
0001   5800           00087         MOVAR   STK00
0002   5600           00088         MOVRA   r0x1001
                      00089 ;;[ICODE] ../libsdcc/_divuchar.c:32:    iTemp2 [k6 lr5:35 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_result_1_2}[r0x1002 ] := 0x0 {const-unsigned-char literal}
                      00090 ;       .line   32; "../libsdcc/_divuchar.c"    unsigned char result = 0;
0003   7600           00091         CLRR    r0x1002
                      00092 ;;[ICODE] ../libsdcc/_divuchar.c:33:    iTemp3 [k8 lr6:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_mask_1_2}[r0x1003 ] := 0x1 {const-unsigned-char literal}
                      00093 ;       .line   33; "../libsdcc/_divuchar.c"    unsigned char mask = 0x01;
0004   3C01           00094         MOVAI   0x01
0005   5600           00095         MOVRA   r0x1003
                      00096 ;;[ICODE] ../libsdcc/_divuchar.c:36:    if iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_b_1_1}[r0x1001 ] != 0 goto _whilecontinue_0($3)
                      00097 ;       .line   36; "../libsdcc/_divuchar.c"    if (!b) return (unsigned char)-1;
0006   3C00           00098         MOVAI   0x00
0007   5C00           00099         ORAR    r0x1001
0008   E5B7           00100         JBSET   STATUS,2
0009   A000           00101         GOTO    _00107_DS_
                      00102 ;;[ICODE] ../libsdcc/_divuchar.c:36:    ret 0xff {unsigned-char literal}
000A   3CFF           00103         MOVAI   0xff
000B   A000           00104         GOTO    _00115_DS_
                      00105 ;;[ICODE] ../libsdcc/_divuchar.c:40:  _whilecontinue_0($3) :
                      00106 ;;[ICODE] ../libsdcc/_divuchar.c:40:    iTemp4 [k10 lr11:12 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register}[r0x1004 r0x1005 r0x1006 r0x1007 ] = (unsigned-long-int register)iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_b_1_1}[r0x1001 ]
000C                  00107 _00107_DS_
                      00108 ;       .line   40; "../libsdcc/_divuchar.c"    while (!(b & (1UL << (8*sizeof(unsigned char)-1)))) {
000C   5800           00109         MOVAR   r0x1001
000D   5600           00110         MOVRA   r0x1004
                      00111 ;;1     CLRR    r0x1005
                      00112 ;;1     CLRR    r0x1006
                      00113 ;;1     CLRR    r0x1007
                      00114 ;;[ICODE] ../libsdcc/_divuchar.c:40:    iTemp5 [k11 lr12:13 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register} = iTemp4 [k10 lr11:12 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register}[r0x1004 r0x1005 r0x1006 r0x1007 ] & 0x80 {unsigned-long-int literal}
000E   FE00           00115         JBCLR   r0x1004,7
000F   A000           00116         GOTO    _00112_DS_
                      00117 ;;[ICODE] ../libsdcc/_divuchar.c:40:    if iTemp5 [k11 lr12:13 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register} != 0 goto _whilecontinue_1($8)
                      00118 ;;[ICODE] ../libsdcc/_divuchar.c:41:    iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_b_1_1}[r0x1001 ] = iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_b_1_1}[r0x1001 ] << 0x1 {const-unsigned-char literal}
                      00119 ;       .line   41; "../libsdcc/_divuchar.c"    b <<= 1;
0010   D1B7           00120         BCLR    STATUS,0
0011   5200           00121         RLR     r0x1001
                      00122 ;;[ICODE] ../libsdcc/_divuchar.c:42:    iTemp3 [k8 lr6:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_mask_1_2}[r0x1003 ] = iTemp3 [k8 lr6:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_mask_1_2}[r0x1003 ] << 0x1 {const-unsigned-char literal}
                      00123 ;       .line   42; "../libsdcc/_divuchar.c"    mask <<= 1;
0012   D1B7           00124         BCLR    STATUS,0
0013   5200           00125         RLR     r0x1003
                      00126 ;;[ICODE] ../libsdcc/_divuchar.c:42:     goto _whilecontinue_0($3)
0014   A000           00127         GOTO    _00107_DS_
                      00128 ;;[ICODE] ../libsdcc/_divuchar.c:47:  _whilecontinue_1($8) :
                      00129 ;;[ICODE] ../libsdcc/_divuchar.c:47:    if iTemp3 [k8 lr6:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_mask_1_2}[r0x1003 ] == 0 goto _whilebreak_1($10)
0015                  00130 _00112_DS_
                      00131 ;       .line   47; "../libsdcc/_divuchar.c"    while (mask) {
0015   3C00           00132         MOVAI   0x00
0016   5C00           00133         ORAR    r0x1003
0017   F5B7           00134         JBCLR   STATUS,2
0018   A000           00135         GOTO    _00114_DS_
                      00136 ;;[ICODE] ../libsdcc/_divuchar.c:48:    iTemp8 [k14 lr22:23 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} = iTemp0 [k2 lr3:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_a_1_1}[r0x1000 ] < iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_b_1_1}[r0x1001 ]
                      00137 ;       .line   48; "../libsdcc/_divuchar.c"    if (a >= b) {
0019   5800           00138         MOVAR   r0x1001
001A   4800           00139         RSUBAR  r0x1000
001B   E1B7           00140         JBSET   STATUS,0
001C   A000           00141         GOTO    _00111_DS_
                      00142 ;;genSkipc:3194: created from rifx:00D5608C
                      00143 ;;[ICODE] ../libsdcc/_divuchar.c:48:    if iTemp8 [k14 lr22:23 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} != 0 goto _iffalse_1($7)
                      00144 ;;[ICODE] ../libsdcc/_divuchar.c:49:    iTemp2 [k6 lr5:35 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_result_1_2}[r0x1002 ] = iTemp2 [k6 lr5:35 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_result_1_2}[r0x1002 ] + iTemp3 [k8 lr6:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_mask_1_2}[r0x1003 ]
                      00145 ;       .line   49; "../libsdcc/_divuchar.c"    result += mask;
001D   5800           00146         MOVAR   r0x1003
001E   7E00           00147         ADDRA   r0x1002
                      00148 ;;[ICODE] ../libsdcc/_divuchar.c:50:    iTemp0 [k2 lr3:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_a_1_1}[r0x1000 ] = iTemp0 [k2 lr3:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_a_1_1}[r0x1000 ] - iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_b_1_1}[r0x1001 ]
                      00149 ;       .line   50; "../libsdcc/_divuchar.c"    a -= b;
001F   5800           00150         MOVAR   r0x1001
0020   4A00           00151         RSUBRA  r0x1000
                      00152 ;;[ICODE] ../libsdcc/_divuchar.c:50:  _iffalse_1($7) :
                      00153 ;;[ICODE] ../libsdcc/_divuchar.c:52:    iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_b_1_1}[r0x1001 ] = iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_b_1_1}[r0x1001 ] >> 0x1 {const-unsigned-char literal}
                      00154 ;;shiftRight_Left2ResultLit:5215: shCount=1, size=1, sign=0, same=1, offr=0
0021                  00155 _00111_DS_
                      00156 ;       .line   52; "../libsdcc/_divuchar.c"    b >>= 1;
0021   D1B7           00157         BCLR    STATUS,0
0022   4E00           00158         RRR     r0x1001
                      00159 ;;[ICODE] ../libsdcc/_divuchar.c:53:    iTemp3 [k8 lr6:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_mask_1_2}[r0x1003 ] = iTemp3 [k8 lr6:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_mask_1_2}[r0x1003 ] >> 0x1 {const-unsigned-char literal}
                      00160 ;;shiftRight_Left2ResultLit:5215: shCount=1, size=1, sign=0, same=1, offr=0
                      00161 ;       .line   53; "../libsdcc/_divuchar.c"    mask >>= 1;
0023   D1B7           00162         BCLR    STATUS,0
0024   4E00           00163         RRR     r0x1003
                      00164 ;;[ICODE] ../libsdcc/_divuchar.c:53:     goto _whilecontinue_1($8)
0025   A000           00165         GOTO    _00112_DS_
                      00166 ;;[ICODE] ../libsdcc/_divuchar.c:53:  _whilebreak_1($10) :
                      00167 ;;[ICODE] ../libsdcc/_divuchar.c:56:    ret iTemp2 [k6 lr5:35 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_result_1_2}[r0x1002 ]
0026                  00168 _00114_DS_
                      00169 ;       .line   56; "../libsdcc/_divuchar.c"    return result;
0026   5800           00170         MOVAR   r0x1002
                      00171 ;;[ICODE] ../libsdcc/_divuchar.c:56:  _return($11) :
                      00172 ;;[ICODE] ../libsdcc/_divuchar.c:56:    eproc __divuchar [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-char function ( unsigned-char fixed, unsigned-char fixed) fixed}
0027                  00173 _00115_DS_
0027   000C           00174         RETURN  
                      00175 ; exit point of __divuchar
                      00176 
                      00177 
                      00178 ;       code size estimation:
                      00179 ;          40+    0 =    40 instructions (   80 byte)
                      00180 
                      00181         end
gpasm-2.0.0_beta2 (Nov  6 2017)_divuchar.asm      2017-12-7  13:58:36          PAGE  2


SYMBOL TABLE
  LABEL                             VALUE

ADCR0                             000001EC
ADCR1                             000001ED
ADEOC                             00000001
ADIE                              00000006
ADIF                              00000006
ADIOS0                            00000000
ADIOS1                            00000001
ADIOS3                            00000003
ADIOS4                            00000004
ADIOS5                            00000005
ADIOS7                            00000007
ADOIS2                            00000002
ADOIS6                            00000006
ADON                              00000000
ADRH                              000001EE
ADRL                              000001EF
BUZ0OE                            00000005
BUZ1OE                            00000005
C                                 00000000
CLKS                              00000002
DC                                00000001
FSR                               000001B4
FSR0                              000001B4
FSR1                              000001B5
GIE                               00000007
HAAS                              00000006
HBB                               00000005
HCF                               00000007
HEN                               00000001
HFEN                              00000000
HIBYTE                            000001B3
HTX                               00000004
I2CADDR                           000001F1
I2CCR                             000001F0
I2CDATA                           000001F2
I2CIE                             00000005
I2CIF                             00000005
INDF                              000001B0
INDF0                             000001B0
INDF1                             000001B1
INDF2                             000001B2
INDF3                             000001B9
INT0IE                            00000002
INT0IF                            00000002
INT1IE                            00000003
INT1IF                            00000003
INTE                              000001BA
INTF                              000001BB
IOP0                              000001C0
IOP1                              000001C4
IOP2                              000001C8
IOP3                              000001CC
LFEN                              00000001
MCR                               000001B8
OEP0                              000001C1
OEP1                              000001C5
OEP2                              000001C9
OEP3                              000001CD
OSCM                              000001BC
P00                               00000000
P00OE                             00000000
P00PU                             00000000
P01                               00000001
P01OE                             00000001
P01PU                             00000001
P02                               00000002
P02OE                             00000002
P02PU                             00000002
P03                               00000003
P03OE                             00000003
P03PU                             00000003
P04                               00000004
P04OE                             00000004
P04PU                             00000004
P05                               00000005
P05OE                             00000005
P05PU                             00000005
P06                               00000006
P06OE                             00000006
P07                               00000007
P07OE                             00000007
P10                               00000000
P10OE                             00000000
P10PU                             00000000
P11                               00000001
P11OE                             00000001
P11PU                             00000001
P12                               00000002
P12OE                             00000002
P12PU                             00000002
P13                               00000003
P13OE                             00000003
P13PU                             00000003
P14                               00000004
P14OE                             00000004
P14PU                             00000004
P15                               00000005
P15OE                             00000005
P15PU                             00000005
P16                               00000006
P16OE                             00000006
P16PU                             00000006
P17                               00000007
P17OE                             00000007
P17PU                             00000007
P20                               00000000
P20OE                             00000000
P20PU                             00000000
P21                               00000001
P21OE                             00000001
P21PU                             00000001
P22                               00000002
P22OE                             00000002
P22PU                             00000002
P23                               00000003
P23OE                             00000003
P23PU                             00000003
P24                               00000004
P24OE                             00000004
P24PU                             00000004
P25                               00000005
P25OE                             00000005
P25PU                             00000005
P26                               00000006
P26OE                             00000006
P26PU                             00000006
P27                               00000007
P27OE                             00000007
P27PU                             00000007
P30                               00000000
P30OE                             00000000
P30PU                             00000000
P31                               00000001
P31OE                             00000001
P31PU                             00000001
PCL                               000001B6
PD                                00000004
PUP0                              000001C2
PUP1                              000001C6
PUP2                              000001CA
PUP3                              000001CE
PWM0OE                            00000006
PWM1OE                            00000006
RXAK                              00000000
SRW                               00000002
STATUS                            000001B7
STBH                              00000004
STBL                              00000005
STK00                             00000000
STK01                             00000000
STK02                             00000000
STK03                             00000000
STK04                             00000000
STK05                             00000000
STK06                             00000000
T0CNT                             000001D1
T0CR                              000001D0
T0DATA                            000001D3
T0IE                              00000000
T0IF                              00000000
T0LOAD                            000001D2
T1CNT                             000001D5
T1CR                              000001D4
T1DATA                            000001D7
T1IE                              00000001
T1IF                              00000001
T1LOAD                            000001D6
T2CNTH                            000001D9
T2CNTL                            000001DA
T2CR                              000001D8
T2IE                              00000004
T2IF                              00000004
T2LOADH                           000001DB
T2LOADL                           000001DC
T2MOD                             00000005
TC0EN                             00000007
TC1EN                             00000007
TC2EN                             00000007
TK0CLR                            00000003
TK0CNTH                           000001E2
TK0CNTL                           000001E3
TK0CRH                            000001E0
TK0CRL                            000001E1
TK0IE                             00000006
TK0IF                             00000007
TK0JE                             00000005
TK0RCE                            00000004
TK1CLR                            00000003
TK1CNTH                           000001E6
TK1CNTL                           000001E7
TK1CRH                            000001E4
TK1CRL                            000001E5
TK1IE                             00000006
TK1IF                             00000007
TK1JE                             00000005
TK1RCE                            00000004
TK2CLR                            00000003
TK2CNTH                           000001EA
TK2CNTL                           000001EB
TK2CRH                            000001E8
TK2CRL                            000001E9
TK2IE                             00000006
TK2IF                             00000007
TK2JE                             00000005
TK2RCE                            00000004
TO                                00000005
TXAK                              00000003
Z                                 00000002
_00107_DS_                        0000000C
_00111_DS_                        00000021
_00112_DS_                        00000015
_00114_DS_                        00000026
_00115_DS_                        00000027
_CONFIG0                          00008000
_CONFIG1                          00008001
_CP_ALL                           00007FFF
_FCPU_128T                        0000FFEF
_FCPU_16T                         0000FFBF
_FCPU_256T                        0000FFFF
_FCPU_2T                          0000FF8F
_FCPU_32T                         0000FFCF
_FCPU_4T                          0000FF9F
_FCPU_64T                         0000FFDF
_FCPU_8T                          0000FFAF
_HRC_LRC                          0000FCFF
_HRC_LXT                          0000FDFF
_HXT_LRC                          0000FEFF
_MCLR_OFF                         0000FF7F
_MCLR_ON                          0000FFFF
_PTWRT_16_1024                    0000FFF7
_PTWRT_16_16                      0000DFF7
_PTWRT_256_256                    0000DFFF
_PTWRT_256_4096                   0000FFFF
_PTWRT_4_4                        0000DFF3
_PTWRT_4_512                      0000FFF3
_PTWRT_64_2048                    0000FFFB
_PTWRT_64_64                      0000DFFB
_VLVR_160                         0000E3FF
_VLVR_185                         0000E7FF
_VLVR_205                         0000EBFF
_VLVR_218                         0000EFFF
_VLVR_232                         0000F3FF
_VLVR_245                         0000F7FF
_VLVR_305                         0000FBFF
_VLVR_360                         0000FFFF
_WDT_ALWAYS_OFF                   0000FFFC
_WDT_ALWAYS_ON                    0000FFFF
_WDT_SLEEP_OFF                    0000FFFD
__32P64                           00000001
__divuchar                        00000000
r0x1000                           00000000
r0x1001                           00000001
r0x1002                           00000002
r0x1003                           00000003
r0x1004                           00000004

Errors   :     0
Warnings :     0 reported,     0 suppressed
Messages :     0 reported,     0 suppressed

