# Print all commands to log before executing them.
echo on

# Read hdl files
read -verific
read -vhdl ../../../../benchmarks/vhdl/itc99-poli/i99t/b15/b15.vhd 

# Performe synthesis
synth -flatten -top b15

# Perform LUT mapping
abc -lut 6

# Write synthesized verilog
write_verilog -noattr -nohex b15(BEHAV)_output_verilog.v

# Print statistics
stat
