{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 17 18:49:43 2018 " "Info: Processing started: Thu May 17 18:49:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ControlAscensor -c Display --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ControlAscensor -c Display --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CK " "Info: Assuming node \"CK\" is an undefined clock" {  } { { "ControlAscensor.bdf" "" { Schematic "C:/Users/UAB/Desktop/Proyecto FC/practica 5/ControlAscensor.bdf" { { 136 0 168 152 "CK" "" } { 216 490 552 228 "CK" "" } { 232 152 184 248 "CK" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CK register UP:inst8\|Pis:inst2\|lpm_counter1:3bitBidir_count\|lpm_counter:lpm_counter_component\|cntr_reh:auto_generated\|safe_q\[0\] register UC:inst\|UC_MOV:inst1\|ff2 256.08 MHz 3.905 ns Internal " "Info: Clock \"CK\" has Internal fmax of 256.08 MHz between source register \"UP:inst8\|Pis:inst2\|lpm_counter1:3bitBidir_count\|lpm_counter:lpm_counter_component\|cntr_reh:auto_generated\|safe_q\[0\]\" and destination register \"UC:inst\|UC_MOV:inst1\|ff2\" (period= 3.905 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.688 ns + Longest register register " "Info: + Longest register to register delay is 3.688 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UP:inst8\|Pis:inst2\|lpm_counter1:3bitBidir_count\|lpm_counter:lpm_counter_component\|cntr_reh:auto_generated\|safe_q\[0\] 1 REG LCFF_X36_Y1_N1 22 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y1_N1; Fanout = 22; REG Node = 'UP:inst8\|Pis:inst2\|lpm_counter1:3bitBidir_count\|lpm_counter:lpm_counter_component\|cntr_reh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UP:inst8|Pis:inst2|lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_reh.tdf" "" { Text "C:/Users/UAB/Desktop/Proyecto FC/practica 5/db/cntr_reh.tdf" 58 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.404 ns) + CELL(0.371 ns) 0.775 ns UP:inst8\|Pis:inst2\|lpm_decode0:Decoder\|lpm_decode:lpm_decode_component\|decode_s6f:auto_generated\|w_anode74w\[3\]~1 2 COMB LCCOMB_X36_Y1_N16 4 " "Info: 2: + IC(0.404 ns) + CELL(0.371 ns) = 0.775 ns; Loc. = LCCOMB_X36_Y1_N16; Fanout = 4; COMB Node = 'UP:inst8\|Pis:inst2\|lpm_decode0:Decoder\|lpm_decode:lpm_decode_component\|decode_s6f:auto_generated\|w_anode74w\[3\]~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.775 ns" { UP:inst8|Pis:inst2|lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[0] UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode74w[3]~1 } "NODE_NAME" } } { "db/decode_s6f.tdf" "" { Text "C:/Users/UAB/Desktop/Proyecto FC/practica 5/db/decode_s6f.tdf" 37 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.420 ns) 1.639 ns UP:inst8\|Senyals_UC:inst1\|Senyals_UC_P:inst\|inst9~3 3 COMB LCCOMB_X37_Y1_N8 1 " "Info: 3: + IC(0.444 ns) + CELL(0.420 ns) = 1.639 ns; Loc. = LCCOMB_X37_Y1_N8; Fanout = 1; COMB Node = 'UP:inst8\|Senyals_UC:inst1\|Senyals_UC_P:inst\|inst9~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.864 ns" { UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode74w[3]~1 UP:inst8|Senyals_UC:inst1|Senyals_UC_P:inst|inst9~3 } "NODE_NAME" } } { "Senyals_UC_P.bdf" "" { Schematic "C:/Users/UAB/Desktop/Proyecto FC/practica 5/Senyals_UC_P.bdf" { { 224 728 792 368 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.420 ns) 2.313 ns UP:inst8\|Senyals_UC:inst1\|Senyals_UC_P:inst\|inst9 4 COMB LCCOMB_X37_Y1_N26 2 " "Info: 4: + IC(0.254 ns) + CELL(0.420 ns) = 2.313 ns; Loc. = LCCOMB_X37_Y1_N26; Fanout = 2; COMB Node = 'UP:inst8\|Senyals_UC:inst1\|Senyals_UC_P:inst\|inst9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { UP:inst8|Senyals_UC:inst1|Senyals_UC_P:inst|inst9~3 UP:inst8|Senyals_UC:inst1|Senyals_UC_P:inst|inst9 } "NODE_NAME" } } { "Senyals_UC_P.bdf" "" { Schematic "C:/Users/UAB/Desktop/Proyecto FC/practica 5/Senyals_UC_P.bdf" { { 224 728 792 368 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 2.712 ns UC:inst\|UC_MOV:inst1\|inst2~1 5 COMB LCCOMB_X37_Y1_N28 1 " "Info: 5: + IC(0.249 ns) + CELL(0.150 ns) = 2.712 ns; Loc. = LCCOMB_X37_Y1_N28; Fanout = 1; COMB Node = 'UC:inst\|UC_MOV:inst1\|inst2~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { UP:inst8|Senyals_UC:inst1|Senyals_UC_P:inst|inst9 UC:inst|UC_MOV:inst1|inst2~1 } "NODE_NAME" } } { "UC_MOV.bdf" "" { Schematic "C:/Users/UAB/Desktop/Proyecto FC/practica 5/UC_MOV.bdf" { { 360 632 696 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.437 ns) 3.604 ns UC:inst\|UC_MOV:inst1\|inst2~2 6 COMB LCCOMB_X37_Y1_N16 1 " "Info: 6: + IC(0.455 ns) + CELL(0.437 ns) = 3.604 ns; Loc. = LCCOMB_X37_Y1_N16; Fanout = 1; COMB Node = 'UC:inst\|UC_MOV:inst1\|inst2~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { UC:inst|UC_MOV:inst1|inst2~1 UC:inst|UC_MOV:inst1|inst2~2 } "NODE_NAME" } } { "UC_MOV.bdf" "" { Schematic "C:/Users/UAB/Desktop/Proyecto FC/practica 5/UC_MOV.bdf" { { 360 632 696 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.688 ns UC:inst\|UC_MOV:inst1\|ff2 7 REG LCFF_X37_Y1_N17 16 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 3.688 ns; Loc. = LCFF_X37_Y1_N17; Fanout = 16; REG Node = 'UC:inst\|UC_MOV:inst1\|ff2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { UC:inst|UC_MOV:inst1|inst2~2 UC:inst|UC_MOV:inst1|ff2 } "NODE_NAME" } } { "UC_MOV.bdf" "" { Schematic "C:/Users/UAB/Desktop/Proyecto FC/practica 5/UC_MOV.bdf" { { 80 536 600 160 "ff2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.882 ns ( 51.03 % ) " "Info: Total cell delay = 1.882 ns ( 51.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.806 ns ( 48.97 % ) " "Info: Total interconnect delay = 1.806 ns ( 48.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.688 ns" { UP:inst8|Pis:inst2|lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[0] UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode74w[3]~1 UP:inst8|Senyals_UC:inst1|Senyals_UC_P:inst|inst9~3 UP:inst8|Senyals_UC:inst1|Senyals_UC_P:inst|inst9 UC:inst|UC_MOV:inst1|inst2~1 UC:inst|UC_MOV:inst1|inst2~2 UC:inst|UC_MOV:inst1|ff2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.688 ns" { UP:inst8|Pis:inst2|lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[0] {} UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode74w[3]~1 {} UP:inst8|Senyals_UC:inst1|Senyals_UC_P:inst|inst9~3 {} UP:inst8|Senyals_UC:inst1|Senyals_UC_P:inst|inst9 {} UC:inst|UC_MOV:inst1|inst2~1 {} UC:inst|UC_MOV:inst1|inst2~2 {} UC:inst|UC_MOV:inst1|ff2 {} } { 0.000ns 0.404ns 0.444ns 0.254ns 0.249ns 0.455ns 0.000ns } { 0.000ns 0.371ns 0.420ns 0.420ns 0.150ns 0.437ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.003 ns - Smallest " "Info: - Smallest clock skew is -0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK destination 4.461 ns + Shortest register " "Info: + Shortest clock path from clock \"CK\" to destination register is 4.461 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns CK 1 CLK PIN_G26 17 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 17; CLK Node = 'CK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "ControlAscensor.bdf" "" { Schematic "C:/Users/UAB/Desktop/Proyecto FC/practica 5/ControlAscensor.bdf" { { 136 0 168 152 "CK" "" } { 216 490 552 228 "CK" "" } { 232 152 184 248 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.062 ns) + CELL(0.537 ns) 4.461 ns UC:inst\|UC_MOV:inst1\|ff2 2 REG LCFF_X37_Y1_N17 16 " "Info: 2: + IC(3.062 ns) + CELL(0.537 ns) = 4.461 ns; Loc. = LCFF_X37_Y1_N17; Fanout = 16; REG Node = 'UC:inst\|UC_MOV:inst1\|ff2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.599 ns" { CK UC:inst|UC_MOV:inst1|ff2 } "NODE_NAME" } } { "UC_MOV.bdf" "" { Schematic "C:/Users/UAB/Desktop/Proyecto FC/practica 5/UC_MOV.bdf" { { 80 536 600 160 "ff2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 31.36 % ) " "Info: Total cell delay = 1.399 ns ( 31.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.062 ns ( 68.64 % ) " "Info: Total interconnect delay = 3.062 ns ( 68.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.461 ns" { CK UC:inst|UC_MOV:inst1|ff2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.461 ns" { CK {} CK~combout {} UC:inst|UC_MOV:inst1|ff2 {} } { 0.000ns 0.000ns 3.062ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK source 4.464 ns - Longest register " "Info: - Longest clock path from clock \"CK\" to source register is 4.464 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns CK 1 CLK PIN_G26 17 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 17; CLK Node = 'CK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "ControlAscensor.bdf" "" { Schematic "C:/Users/UAB/Desktop/Proyecto FC/practica 5/ControlAscensor.bdf" { { 136 0 168 152 "CK" "" } { 216 490 552 228 "CK" "" } { 232 152 184 248 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.065 ns) + CELL(0.537 ns) 4.464 ns UP:inst8\|Pis:inst2\|lpm_counter1:3bitBidir_count\|lpm_counter:lpm_counter_component\|cntr_reh:auto_generated\|safe_q\[0\] 2 REG LCFF_X36_Y1_N1 22 " "Info: 2: + IC(3.065 ns) + CELL(0.537 ns) = 4.464 ns; Loc. = LCFF_X36_Y1_N1; Fanout = 22; REG Node = 'UP:inst8\|Pis:inst2\|lpm_counter1:3bitBidir_count\|lpm_counter:lpm_counter_component\|cntr_reh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.602 ns" { CK UP:inst8|Pis:inst2|lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_reh.tdf" "" { Text "C:/Users/UAB/Desktop/Proyecto FC/practica 5/db/cntr_reh.tdf" 58 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 31.34 % ) " "Info: Total cell delay = 1.399 ns ( 31.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.065 ns ( 68.66 % ) " "Info: Total interconnect delay = 3.065 ns ( 68.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.464 ns" { CK UP:inst8|Pis:inst2|lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.464 ns" { CK {} CK~combout {} UP:inst8|Pis:inst2|lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 3.065ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.461 ns" { CK UC:inst|UC_MOV:inst1|ff2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.461 ns" { CK {} CK~combout {} UC:inst|UC_MOV:inst1|ff2 {} } { 0.000ns 0.000ns 3.062ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.464 ns" { CK UP:inst8|Pis:inst2|lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.464 ns" { CK {} CK~combout {} UP:inst8|Pis:inst2|lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 3.065ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_reh.tdf" "" { Text "C:/Users/UAB/Desktop/Proyecto FC/practica 5/db/cntr_reh.tdf" 58 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "UC_MOV.bdf" "" { Schematic "C:/Users/UAB/Desktop/Proyecto FC/practica 5/UC_MOV.bdf" { { 80 536 600 160 "ff2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.688 ns" { UP:inst8|Pis:inst2|lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[0] UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode74w[3]~1 UP:inst8|Senyals_UC:inst1|Senyals_UC_P:inst|inst9~3 UP:inst8|Senyals_UC:inst1|Senyals_UC_P:inst|inst9 UC:inst|UC_MOV:inst1|inst2~1 UC:inst|UC_MOV:inst1|inst2~2 UC:inst|UC_MOV:inst1|ff2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.688 ns" { UP:inst8|Pis:inst2|lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[0] {} UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode74w[3]~1 {} UP:inst8|Senyals_UC:inst1|Senyals_UC_P:inst|inst9~3 {} UP:inst8|Senyals_UC:inst1|Senyals_UC_P:inst|inst9 {} UC:inst|UC_MOV:inst1|inst2~1 {} UC:inst|UC_MOV:inst1|inst2~2 {} UC:inst|UC_MOV:inst1|ff2 {} } { 0.000ns 0.404ns 0.444ns 0.254ns 0.249ns 0.455ns 0.000ns } { 0.000ns 0.371ns 0.420ns 0.420ns 0.150ns 0.437ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.461 ns" { CK UC:inst|UC_MOV:inst1|ff2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.461 ns" { CK {} CK~combout {} UC:inst|UC_MOV:inst1|ff2 {} } { 0.000ns 0.000ns 3.062ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.464 ns" { CK UP:inst8|Pis:inst2|lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.464 ns" { CK {} CK~combout {} UP:inst8|Pis:inst2|lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 3.065ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "UC:inst\|UC_MOV:inst1\|ff0 SP CK 4.509 ns register " "Info: tsu for register \"UC:inst\|UC_MOV:inst1\|ff0\" (data pin = \"SP\", clock pin = \"CK\") is 4.509 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.006 ns + Longest pin register " "Info: + Longest pin to register delay is 9.006 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SP 1 PIN PIN_V1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 3; PIN Node = 'SP'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SP } "NODE_NAME" } } { "ControlAscensor.bdf" "" { Schematic "C:/Users/UAB/Desktop/Proyecto FC/practica 5/ControlAscensor.bdf" { { 48 0 168 64 "SP" "" } { 280 160 184 296 "SP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.064 ns) + CELL(0.438 ns) 7.354 ns UC:inst\|UC_MOV:inst1\|inst33~1 2 COMB LCCOMB_X38_Y1_N4 1 " "Info: 2: + IC(6.064 ns) + CELL(0.438 ns) = 7.354 ns; Loc. = LCCOMB_X38_Y1_N4; Fanout = 1; COMB Node = 'UC:inst\|UC_MOV:inst1\|inst33~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.502 ns" { SP UC:inst|UC_MOV:inst1|inst33~1 } "NODE_NAME" } } { "UC_MOV.bdf" "" { Schematic "C:/Users/UAB/Desktop/Proyecto FC/practica 5/UC_MOV.bdf" { { 816 576 640 928 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.438 ns) 8.249 ns UC:inst\|UC_MOV:inst1\|inst33~2 3 COMB LCCOMB_X37_Y1_N30 1 " "Info: 3: + IC(0.457 ns) + CELL(0.438 ns) = 8.249 ns; Loc. = LCCOMB_X37_Y1_N30; Fanout = 1; COMB Node = 'UC:inst\|UC_MOV:inst1\|inst33~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.895 ns" { UC:inst|UC_MOV:inst1|inst33~1 UC:inst|UC_MOV:inst1|inst33~2 } "NODE_NAME" } } { "UC_MOV.bdf" "" { Schematic "C:/Users/UAB/Desktop/Proyecto FC/practica 5/UC_MOV.bdf" { { 816 576 640 928 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.420 ns) 8.922 ns UC:inst\|UC_MOV:inst1\|inst33~3 4 COMB LCCOMB_X37_Y1_N18 1 " "Info: 4: + IC(0.253 ns) + CELL(0.420 ns) = 8.922 ns; Loc. = LCCOMB_X37_Y1_N18; Fanout = 1; COMB Node = 'UC:inst\|UC_MOV:inst1\|inst33~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { UC:inst|UC_MOV:inst1|inst33~2 UC:inst|UC_MOV:inst1|inst33~3 } "NODE_NAME" } } { "UC_MOV.bdf" "" { Schematic "C:/Users/UAB/Desktop/Proyecto FC/practica 5/UC_MOV.bdf" { { 816 576 640 928 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.006 ns UC:inst\|UC_MOV:inst1\|ff0 5 REG LCFF_X37_Y1_N19 17 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 9.006 ns; Loc. = LCFF_X37_Y1_N19; Fanout = 17; REG Node = 'UC:inst\|UC_MOV:inst1\|ff0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { UC:inst|UC_MOV:inst1|inst33~3 UC:inst|UC_MOV:inst1|ff0 } "NODE_NAME" } } { "UC_MOV.bdf" "" { Schematic "C:/Users/UAB/Desktop/Proyecto FC/practica 5/UC_MOV.bdf" { { 80 920 984 160 "ff0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.232 ns ( 24.78 % ) " "Info: Total cell delay = 2.232 ns ( 24.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.774 ns ( 75.22 % ) " "Info: Total interconnect delay = 6.774 ns ( 75.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.006 ns" { SP UC:inst|UC_MOV:inst1|inst33~1 UC:inst|UC_MOV:inst1|inst33~2 UC:inst|UC_MOV:inst1|inst33~3 UC:inst|UC_MOV:inst1|ff0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.006 ns" { SP {} SP~combout {} UC:inst|UC_MOV:inst1|inst33~1 {} UC:inst|UC_MOV:inst1|inst33~2 {} UC:inst|UC_MOV:inst1|inst33~3 {} UC:inst|UC_MOV:inst1|ff0 {} } { 0.000ns 0.000ns 6.064ns 0.457ns 0.253ns 0.000ns } { 0.000ns 0.852ns 0.438ns 0.438ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "UC_MOV.bdf" "" { Schematic "C:/Users/UAB/Desktop/Proyecto FC/practica 5/UC_MOV.bdf" { { 80 920 984 160 "ff0" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK destination 4.461 ns - Shortest register " "Info: - Shortest clock path from clock \"CK\" to destination register is 4.461 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns CK 1 CLK PIN_G26 17 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 17; CLK Node = 'CK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "ControlAscensor.bdf" "" { Schematic "C:/Users/UAB/Desktop/Proyecto FC/practica 5/ControlAscensor.bdf" { { 136 0 168 152 "CK" "" } { 216 490 552 228 "CK" "" } { 232 152 184 248 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.062 ns) + CELL(0.537 ns) 4.461 ns UC:inst\|UC_MOV:inst1\|ff0 2 REG LCFF_X37_Y1_N19 17 " "Info: 2: + IC(3.062 ns) + CELL(0.537 ns) = 4.461 ns; Loc. = LCFF_X37_Y1_N19; Fanout = 17; REG Node = 'UC:inst\|UC_MOV:inst1\|ff0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.599 ns" { CK UC:inst|UC_MOV:inst1|ff0 } "NODE_NAME" } } { "UC_MOV.bdf" "" { Schematic "C:/Users/UAB/Desktop/Proyecto FC/practica 5/UC_MOV.bdf" { { 80 920 984 160 "ff0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 31.36 % ) " "Info: Total cell delay = 1.399 ns ( 31.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.062 ns ( 68.64 % ) " "Info: Total interconnect delay = 3.062 ns ( 68.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.461 ns" { CK UC:inst|UC_MOV:inst1|ff0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.461 ns" { CK {} CK~combout {} UC:inst|UC_MOV:inst1|ff0 {} } { 0.000ns 0.000ns 3.062ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.006 ns" { SP UC:inst|UC_MOV:inst1|inst33~1 UC:inst|UC_MOV:inst1|inst33~2 UC:inst|UC_MOV:inst1|inst33~3 UC:inst|UC_MOV:inst1|ff0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.006 ns" { SP {} SP~combout {} UC:inst|UC_MOV:inst1|inst33~1 {} UC:inst|UC_MOV:inst1|inst33~2 {} UC:inst|UC_MOV:inst1|inst33~3 {} UC:inst|UC_MOV:inst1|ff0 {} } { 0.000ns 0.000ns 6.064ns 0.457ns 0.253ns 0.000ns } { 0.000ns 0.852ns 0.438ns 0.438ns 0.420ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.461 ns" { CK UC:inst|UC_MOV:inst1|ff0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.461 ns" { CK {} CK~combout {} UC:inst|UC_MOV:inst1|ff0 {} } { 0.000ns 0.000ns 3.062ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CK Obrir_Alliberar\[3\] UP:inst8\|Pis:inst2\|lpm_counter1:3bitBidir_count\|lpm_counter:lpm_counter_component\|cntr_reh:auto_generated\|safe_q\[0\] 11.645 ns register " "Info: tco from clock \"CK\" to destination pin \"Obrir_Alliberar\[3\]\" through register \"UP:inst8\|Pis:inst2\|lpm_counter1:3bitBidir_count\|lpm_counter:lpm_counter_component\|cntr_reh:auto_generated\|safe_q\[0\]\" is 11.645 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK source 4.464 ns + Longest register " "Info: + Longest clock path from clock \"CK\" to source register is 4.464 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns CK 1 CLK PIN_G26 17 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 17; CLK Node = 'CK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "ControlAscensor.bdf" "" { Schematic "C:/Users/UAB/Desktop/Proyecto FC/practica 5/ControlAscensor.bdf" { { 136 0 168 152 "CK" "" } { 216 490 552 228 "CK" "" } { 232 152 184 248 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.065 ns) + CELL(0.537 ns) 4.464 ns UP:inst8\|Pis:inst2\|lpm_counter1:3bitBidir_count\|lpm_counter:lpm_counter_component\|cntr_reh:auto_generated\|safe_q\[0\] 2 REG LCFF_X36_Y1_N1 22 " "Info: 2: + IC(3.065 ns) + CELL(0.537 ns) = 4.464 ns; Loc. = LCFF_X36_Y1_N1; Fanout = 22; REG Node = 'UP:inst8\|Pis:inst2\|lpm_counter1:3bitBidir_count\|lpm_counter:lpm_counter_component\|cntr_reh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.602 ns" { CK UP:inst8|Pis:inst2|lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_reh.tdf" "" { Text "C:/Users/UAB/Desktop/Proyecto FC/practica 5/db/cntr_reh.tdf" 58 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 31.34 % ) " "Info: Total cell delay = 1.399 ns ( 31.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.065 ns ( 68.66 % ) " "Info: Total interconnect delay = 3.065 ns ( 68.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.464 ns" { CK UP:inst8|Pis:inst2|lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.464 ns" { CK {} CK~combout {} UP:inst8|Pis:inst2|lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 3.065ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_reh.tdf" "" { Text "C:/Users/UAB/Desktop/Proyecto FC/practica 5/db/cntr_reh.tdf" 58 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.931 ns + Longest register pin " "Info: + Longest register to pin delay is 6.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UP:inst8\|Pis:inst2\|lpm_counter1:3bitBidir_count\|lpm_counter:lpm_counter_component\|cntr_reh:auto_generated\|safe_q\[0\] 1 REG LCFF_X36_Y1_N1 22 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y1_N1; Fanout = 22; REG Node = 'UP:inst8\|Pis:inst2\|lpm_counter1:3bitBidir_count\|lpm_counter:lpm_counter_component\|cntr_reh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UP:inst8|Pis:inst2|lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_reh.tdf" "" { Text "C:/Users/UAB/Desktop/Proyecto FC/practica 5/db/cntr_reh.tdf" 58 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.399 ns) + CELL(0.388 ns) 0.787 ns UP:inst8\|Pis:inst2\|lpm_decode0:Decoder\|lpm_decode:lpm_decode_component\|decode_s6f:auto_generated\|w_anode41w\[3\]~1 2 COMB LCCOMB_X36_Y1_N30 4 " "Info: 2: + IC(0.399 ns) + CELL(0.388 ns) = 0.787 ns; Loc. = LCCOMB_X36_Y1_N30; Fanout = 4; COMB Node = 'UP:inst8\|Pis:inst2\|lpm_decode0:Decoder\|lpm_decode:lpm_decode_component\|decode_s6f:auto_generated\|w_anode41w\[3\]~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.787 ns" { UP:inst8|Pis:inst2|lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[0] UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode41w[3]~1 } "NODE_NAME" } } { "db/decode_s6f.tdf" "" { Text "C:/Users/UAB/Desktop/Proyecto FC/practica 5/db/decode_s6f.tdf" 34 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.438 ns) 1.947 ns UP:inst8\|Obrir_Alliberar:inst3\|Obrir_Alliberar_1bit:inst4\|inst 3 COMB LCCOMB_X38_Y1_N14 1 " "Info: 3: + IC(0.722 ns) + CELL(0.438 ns) = 1.947 ns; Loc. = LCCOMB_X38_Y1_N14; Fanout = 1; COMB Node = 'UP:inst8\|Obrir_Alliberar:inst3\|Obrir_Alliberar_1bit:inst4\|inst'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.160 ns" { UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode41w[3]~1 UP:inst8|Obrir_Alliberar:inst3|Obrir_Alliberar_1bit:inst4|inst } "NODE_NAME" } } { "Obrir_Alliberar_1bit.bdf" "" { Schematic "C:/Users/UAB/Desktop/Proyecto FC/practica 5/Obrir_Alliberar_1bit.bdf" { { 40 344 408 88 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.196 ns) + CELL(2.788 ns) 6.931 ns Obrir_Alliberar\[3\] 4 PIN PIN_AC22 0 " "Info: 4: + IC(2.196 ns) + CELL(2.788 ns) = 6.931 ns; Loc. = PIN_AC22; Fanout = 0; PIN Node = 'Obrir_Alliberar\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.984 ns" { UP:inst8|Obrir_Alliberar:inst3|Obrir_Alliberar_1bit:inst4|inst Obrir_Alliberar[3] } "NODE_NAME" } } { "ControlAscensor.bdf" "" { Schematic "C:/Users/UAB/Desktop/Proyecto FC/practica 5/ControlAscensor.bdf" { { 280 792 968 296 "Obrir_Alliberar\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.614 ns ( 52.14 % ) " "Info: Total cell delay = 3.614 ns ( 52.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.317 ns ( 47.86 % ) " "Info: Total interconnect delay = 3.317 ns ( 47.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.931 ns" { UP:inst8|Pis:inst2|lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[0] UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode41w[3]~1 UP:inst8|Obrir_Alliberar:inst3|Obrir_Alliberar_1bit:inst4|inst Obrir_Alliberar[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.931 ns" { UP:inst8|Pis:inst2|lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[0] {} UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode41w[3]~1 {} UP:inst8|Obrir_Alliberar:inst3|Obrir_Alliberar_1bit:inst4|inst {} Obrir_Alliberar[3] {} } { 0.000ns 0.399ns 0.722ns 2.196ns } { 0.000ns 0.388ns 0.438ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.464 ns" { CK UP:inst8|Pis:inst2|lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.464 ns" { CK {} CK~combout {} UP:inst8|Pis:inst2|lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 3.065ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.931 ns" { UP:inst8|Pis:inst2|lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[0] UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode41w[3]~1 UP:inst8|Obrir_Alliberar:inst3|Obrir_Alliberar_1bit:inst4|inst Obrir_Alliberar[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.931 ns" { UP:inst8|Pis:inst2|lpm_counter1:3bitBidir_count|lpm_counter:lpm_counter_component|cntr_reh:auto_generated|safe_q[0] {} UP:inst8|Pis:inst2|lpm_decode0:Decoder|lpm_decode:lpm_decode_component|decode_s6f:auto_generated|w_anode41w[3]~1 {} UP:inst8|Obrir_Alliberar:inst3|Obrir_Alliberar_1bit:inst4|inst {} Obrir_Alliberar[3] {} } { 0.000ns 0.399ns 0.722ns 2.196ns } { 0.000ns 0.388ns 0.438ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "UP:inst8\|Pisos_demanats:inst\|Pisos_demanats1bit:inst12\|inst9 Polsador\[5\] CK 2.679 ns register " "Info: th for register \"UP:inst8\|Pisos_demanats:inst\|Pisos_demanats1bit:inst12\|inst9\" (data pin = \"Polsador\[5\]\", clock pin = \"CK\") is 2.679 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK destination 4.271 ns + Longest register " "Info: + Longest clock path from clock \"CK\" to destination register is 4.271 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns CK 1 CLK PIN_G26 17 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 17; CLK Node = 'CK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "ControlAscensor.bdf" "" { Schematic "C:/Users/UAB/Desktop/Proyecto FC/practica 5/ControlAscensor.bdf" { { 136 0 168 152 "CK" "" } { 216 490 552 228 "CK" "" } { 232 152 184 248 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.872 ns) + CELL(0.537 ns) 4.271 ns UP:inst8\|Pisos_demanats:inst\|Pisos_demanats1bit:inst12\|inst9 2 REG LCFF_X35_Y1_N25 6 " "Info: 2: + IC(2.872 ns) + CELL(0.537 ns) = 4.271 ns; Loc. = LCFF_X35_Y1_N25; Fanout = 6; REG Node = 'UP:inst8\|Pisos_demanats:inst\|Pisos_demanats1bit:inst12\|inst9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.409 ns" { CK UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst12|inst9 } "NODE_NAME" } } { "Pisos_demanats1bit.bdf" "" { Schematic "C:/Users/UAB/Desktop/Proyecto FC/practica 5/Pisos_demanats1bit.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 32.76 % ) " "Info: Total cell delay = 1.399 ns ( 32.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.872 ns ( 67.24 % ) " "Info: Total interconnect delay = 2.872 ns ( 67.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.271 ns" { CK UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst12|inst9 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.271 ns" { CK {} CK~combout {} UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst12|inst9 {} } { 0.000ns 0.000ns 2.872ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Pisos_demanats1bit.bdf" "" { Schematic "C:/Users/UAB/Desktop/Proyecto FC/practica 5/Pisos_demanats1bit.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.858 ns - Shortest pin register " "Info: - Shortest pin to register delay is 1.858 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns Polsador\[5\] 1 PIN PIN_AD13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AD13; Fanout = 1; PIN Node = 'Polsador\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Polsador[5] } "NODE_NAME" } } { "ControlAscensor.bdf" "" { Schematic "C:/Users/UAB/Desktop/Proyecto FC/practica 5/ControlAscensor.bdf" { { 56 480 648 72 "Polsador\[7..0\]" "" } { 232 448 552 244 "Polsador\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.635 ns) + CELL(0.150 ns) 1.774 ns UP:inst8\|Pisos_demanats:inst\|Pisos_demanats1bit:inst12\|inst8~0 2 COMB LCCOMB_X35_Y1_N24 1 " "Info: 2: + IC(0.635 ns) + CELL(0.150 ns) = 1.774 ns; Loc. = LCCOMB_X35_Y1_N24; Fanout = 1; COMB Node = 'UP:inst8\|Pisos_demanats:inst\|Pisos_demanats1bit:inst12\|inst8~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.785 ns" { Polsador[5] UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst12|inst8~0 } "NODE_NAME" } } { "Pisos_demanats1bit.bdf" "" { Schematic "C:/Users/UAB/Desktop/Proyecto FC/practica 5/Pisos_demanats1bit.bdf" { { 272 552 616 320 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.858 ns UP:inst8\|Pisos_demanats:inst\|Pisos_demanats1bit:inst12\|inst9 3 REG LCFF_X35_Y1_N25 6 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.858 ns; Loc. = LCFF_X35_Y1_N25; Fanout = 6; REG Node = 'UP:inst8\|Pisos_demanats:inst\|Pisos_demanats1bit:inst12\|inst9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst12|inst8~0 UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst12|inst9 } "NODE_NAME" } } { "Pisos_demanats1bit.bdf" "" { Schematic "C:/Users/UAB/Desktop/Proyecto FC/practica 5/Pisos_demanats1bit.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.223 ns ( 65.82 % ) " "Info: Total cell delay = 1.223 ns ( 65.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.635 ns ( 34.18 % ) " "Info: Total interconnect delay = 0.635 ns ( 34.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.858 ns" { Polsador[5] UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst12|inst8~0 UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst12|inst9 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.858 ns" { Polsador[5] {} Polsador[5]~combout {} UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst12|inst8~0 {} UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst12|inst9 {} } { 0.000ns 0.000ns 0.635ns 0.000ns } { 0.000ns 0.989ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.271 ns" { CK UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst12|inst9 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.271 ns" { CK {} CK~combout {} UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst12|inst9 {} } { 0.000ns 0.000ns 2.872ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.858 ns" { Polsador[5] UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst12|inst8~0 UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst12|inst9 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.858 ns" { Polsador[5] {} Polsador[5]~combout {} UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst12|inst8~0 {} UP:inst8|Pisos_demanats:inst|Pisos_demanats1bit:inst12|inst9 {} } { 0.000ns 0.000ns 0.635ns 0.000ns } { 0.000ns 0.989ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "202 " "Info: Peak virtual memory: 202 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 17 18:49:43 2018 " "Info: Processing ended: Thu May 17 18:49:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
