[connectivity]
sp=harris_color_accel_1.op_hcompute_hw_input_global_wrapper_glb_stencil_1_read_pipe0:DDR[0]
sp=harris_color_accel_1.op_hcompute_hw_input_global_wrapper_glb_stencil_2_read_pipe0:DDR[1]
sp=harris_color_accel_1.op_hcompute_hw_input_global_wrapper_glb_stencil_3_read_pipe0:DDR[2]
sp=harris_color_accel_1.op_hcompute_hw_input_global_wrapper_glb_stencil_4_read_pipe0:DDR[3]
sp=harris_color_accel_1.op_hcompute_hw_input_global_wrapper_glb_stencil_5_read_pipe0:DDR[4]
sp=harris_color_accel_1.op_hcompute_hw_input_global_wrapper_glb_stencil_read_pipe0:DDR[5]
sp=harris_color_accel_1.op_hcompute_hw_output_global_wrapper_stencil_1_write_pipe0:DDR[6]
sp=harris_color_accel_1.op_hcompute_hw_output_global_wrapper_stencil_write_pipe0:DDR[7]
