# Copyright (C) 2023  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.

# Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
# File: C:\Users\Work pc\Desktop\UNI\Fall 2025\ASIC\Phase_3_With_2_Correct_Version\Group_1_Phase 3_Final\Quartus\fpga_wrapper_simple.csv
# Generated on: Sat Dec 20 13:12:02 2025

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Transceiver Analog Settings Protocol,VCCR_GXB/VCCT_GXB Voltage,Transceiver I/O Pin Termination,Transceiver Dedicated Refclk Pin Termination,Transmitter Common Mode Driver Voltage,Transmitter Slew Rate Control,Transmitter Differential Output Voltage,Receiver Buffer Common Mode Voltage,Strict Preservation
CLOCK_50,Input,PIN_M9,3B,B3B_N0,PIN_M9,3.3-V LVTTL,,,,,,,,,,,,,
KEY0,Input,PIN_U7,3A,B3A_N0,PIN_U7,3.3-V LVTTL,,,,,,,,,,,,,
KEY1,Input,PIN_W9,3A,B3A_N0,PIN_W9,3.3-V LVTTL,,,,,,,,,,,,,
LEDR[9],Output,PIN_L1,2A,B2A_N0,PIN_L1,3.3-V LVTTL,,,,,,,,,,,,,
LEDR[8],Output,PIN_L2,2A,B2A_N0,PIN_L2,3.3-V LVTTL,,,,,,,,,,,,,
LEDR[7],Output,PIN_U1,2A,B2A_N0,PIN_U1,3.3-V LVTTL,,,,,,,,,,,,,
LEDR[6],Output,PIN_U2,2A,B2A_N0,PIN_U2,3.3-V LVTTL,,,,,,,,,,,,,
LEDR[5],Output,PIN_N1,2A,B2A_N0,PIN_N1,3.3-V LVTTL,,,,,,,,,,,,,
LEDR[4],Output,PIN_N2,2A,B2A_N0,PIN_N2,3.3-V LVTTL,,,,,,,,,,,,,
LEDR[3],Output,PIN_Y3,2A,B2A_N0,PIN_Y3,3.3-V LVTTL,,,,,,,,,,,,,
LEDR[2],Output,PIN_W2,2A,B2A_N0,PIN_W2,3.3-V LVTTL,,,,,,,,,,,,,
LEDR[1],Output,PIN_AA1,2A,B2A_N0,PIN_AA1,3.3-V LVTTL,,,,,,,,,,,,,
LEDR[0],Output,PIN_AA2,2A,B2A_N0,PIN_AA2,3.3-V LVTTL,,,,,,,,,,,,,
SW0,Input,PIN_U13,4A,B4A_N0,PIN_U13,3.3-V LVTTL,,,,,,,,,,,,,
