<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › m68k › include › asm › m5249sim.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>m5249sim.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/****************************************************************************/</span>

<span class="cm">/*</span>
<span class="cm"> *	m5249sim.h -- ColdFire 5249 System Integration Module support.</span>
<span class="cm"> *</span>
<span class="cm"> *	(C) Copyright 2002, Greg Ungerer (gerg@snapgear.com)</span>
<span class="cm"> */</span>

<span class="cm">/****************************************************************************/</span>
<span class="cp">#ifndef	m5249sim_h</span>
<span class="cp">#define	m5249sim_h</span>
<span class="cm">/****************************************************************************/</span>

<span class="cp">#define	CPU_NAME		&quot;COLDFIRE(m5249)&quot;</span>
<span class="cp">#define	CPU_INSTR_PER_JIFFY	3</span>
<span class="cp">#define	MCF_BUSCLK		(MCF_CLK / 2)</span>

<span class="cp">#include &lt;asm/m52xxacr.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> *	The 5249 has a second MBAR region, define its address.</span>
<span class="cm"> */</span>
<span class="cp">#define MCF_MBAR2		0x80000000</span>

<span class="cm">/*</span>
<span class="cm"> *	Define the 5249 SIM register set addresses.</span>
<span class="cm"> */</span>
<span class="cp">#define	MCFSIM_RSR		0x00		</span><span class="cm">/* Reset Status reg (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_SYPCR		0x01		</span><span class="cm">/* System Protection reg (r/w)*/</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_SWIVR		0x02		</span><span class="cm">/* SW Watchdog intr reg (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_SWSR		0x03		</span><span class="cm">/* SW Watchdog service (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_PAR		0x04		</span><span class="cm">/* Pin Assignment reg (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_IRQPAR		0x06		</span><span class="cm">/* Interrupt Assignment reg (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_MPARK		0x0C		</span><span class="cm">/* BUS Master Control Reg*/</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_IPR		0x40		</span><span class="cm">/* Interrupt Pend reg (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_IMR		0x44		</span><span class="cm">/* Interrupt Mask reg (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_AVR		0x4b		</span><span class="cm">/* Autovector Ctrl reg (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_ICR0		0x4c		</span><span class="cm">/* Intr Ctrl reg 0 (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_ICR1		0x4d		</span><span class="cm">/* Intr Ctrl reg 1 (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_ICR2		0x4e		</span><span class="cm">/* Intr Ctrl reg 2 (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_ICR3		0x4f		</span><span class="cm">/* Intr Ctrl reg 3 (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_ICR4		0x50		</span><span class="cm">/* Intr Ctrl reg 4 (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_ICR5		0x51		</span><span class="cm">/* Intr Ctrl reg 5 (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_ICR6		0x52		</span><span class="cm">/* Intr Ctrl reg 6 (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_ICR7		0x53		</span><span class="cm">/* Intr Ctrl reg 7 (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_ICR8		0x54		</span><span class="cm">/* Intr Ctrl reg 8 (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_ICR9		0x55		</span><span class="cm">/* Intr Ctrl reg 9 (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_ICR10		0x56		</span><span class="cm">/* Intr Ctrl reg 10 (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_ICR11		0x57		</span><span class="cm">/* Intr Ctrl reg 11 (r/w) */</span><span class="cp"></span>

<span class="cp">#define MCFSIM_CSAR0		0x80		</span><span class="cm">/* CS 0 Address 0 reg (r/w) */</span><span class="cp"></span>
<span class="cp">#define MCFSIM_CSMR0		0x84		</span><span class="cm">/* CS 0 Mask 0 reg (r/w) */</span><span class="cp"></span>
<span class="cp">#define MCFSIM_CSCR0		0x8a		</span><span class="cm">/* CS 0 Control reg (r/w) */</span><span class="cp"></span>
<span class="cp">#define MCFSIM_CSAR1		0x8c		</span><span class="cm">/* CS 1 Address reg (r/w) */</span><span class="cp"></span>
<span class="cp">#define MCFSIM_CSMR1		0x90		</span><span class="cm">/* CS 1 Mask reg (r/w) */</span><span class="cp"></span>
<span class="cp">#define MCFSIM_CSCR1		0x96		</span><span class="cm">/* CS 1 Control reg (r/w) */</span><span class="cp"></span>
<span class="cp">#define MCFSIM_CSAR2		0x98		</span><span class="cm">/* CS 2 Address reg (r/w) */</span><span class="cp"></span>
<span class="cp">#define MCFSIM_CSMR2		0x9c		</span><span class="cm">/* CS 2 Mask reg (r/w) */</span><span class="cp"></span>
<span class="cp">#define MCFSIM_CSCR2		0xa2		</span><span class="cm">/* CS 2 Control reg (r/w) */</span><span class="cp"></span>
<span class="cp">#define MCFSIM_CSAR3		0xa4		</span><span class="cm">/* CS 3 Address reg (r/w) */</span><span class="cp"></span>
<span class="cp">#define MCFSIM_CSMR3		0xa8		</span><span class="cm">/* CS 3 Mask reg (r/w) */</span><span class="cp"></span>
<span class="cp">#define MCFSIM_CSCR3		0xae		</span><span class="cm">/* CS 3 Control reg (r/w) */</span><span class="cp"></span>

<span class="cp">#define MCFSIM_DCR		(MCF_MBAR + 0x100)	</span><span class="cm">/* DRAM Control */</span><span class="cp"></span>
<span class="cp">#define MCFSIM_DACR0		(MCF_MBAR + 0x108)	</span><span class="cm">/* DRAM 0 Addr/Ctrl */</span><span class="cp"></span>
<span class="cp">#define MCFSIM_DMR0		(MCF_MBAR + 0x10c)	</span><span class="cm">/* DRAM 0 Mask */</span><span class="cp"></span>
<span class="cp">#define MCFSIM_DACR1		(MCF_MBAR + 0x110)	</span><span class="cm">/* DRAM 1 Addr/Ctrl */</span><span class="cp"></span>
<span class="cp">#define MCFSIM_DMR1		(MCF_MBAR + 0x114)	</span><span class="cm">/* DRAM 1 Mask */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> *	Timer module.</span>
<span class="cm"> */</span>
<span class="cp">#define MCFTIMER_BASE1		(MCF_MBAR + 0x140)	</span><span class="cm">/* Base of TIMER1 */</span><span class="cp"></span>
<span class="cp">#define MCFTIMER_BASE2		(MCF_MBAR + 0x180)	</span><span class="cm">/* Base of TIMER2 */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> *	UART module.</span>
<span class="cm"> */</span>
<span class="cp">#define MCFUART_BASE0		(MCF_MBAR + 0x1c0)	</span><span class="cm">/* Base address UART0 */</span><span class="cp"></span>
<span class="cp">#define MCFUART_BASE1		(MCF_MBAR + 0x200)	</span><span class="cm">/* Base address UART1 */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> *	QSPI module.</span>
<span class="cm"> */</span>
<span class="cp">#define	MCFQSPI_BASE		(MCF_MBAR + 0x300)	</span><span class="cm">/* Base address QSPI */</span><span class="cp"></span>
<span class="cp">#define	MCFQSPI_SIZE		0x40			</span><span class="cm">/* Register set size */</span><span class="cp"></span>

<span class="cp">#define	MCFQSPI_CS0		29</span>
<span class="cp">#define	MCFQSPI_CS1		24</span>
<span class="cp">#define	MCFQSPI_CS2		21</span>
<span class="cp">#define	MCFQSPI_CS3		22</span>

<span class="cm">/*</span>
<span class="cm"> *	DMA unit base addresses.</span>
<span class="cm"> */</span>
<span class="cp">#define MCFDMA_BASE0		(MCF_MBAR + 0x300)	</span><span class="cm">/* Base address DMA 0 */</span><span class="cp"></span>
<span class="cp">#define MCFDMA_BASE1		(MCF_MBAR + 0x340)	</span><span class="cm">/* Base address DMA 1 */</span><span class="cp"></span>
<span class="cp">#define MCFDMA_BASE2		(MCF_MBAR + 0x380)	</span><span class="cm">/* Base address DMA 2 */</span><span class="cp"></span>
<span class="cp">#define MCFDMA_BASE3		(MCF_MBAR + 0x3C0)	</span><span class="cm">/* Base address DMA 3 */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> *	Some symbol defines for the above...</span>
<span class="cm"> */</span>
<span class="cp">#define	MCFSIM_SWDICR		MCFSIM_ICR0	</span><span class="cm">/* Watchdog timer ICR */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_TIMER1ICR	MCFSIM_ICR1	</span><span class="cm">/* Timer 1 ICR */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_TIMER2ICR	MCFSIM_ICR2	</span><span class="cm">/* Timer 2 ICR */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_UART1ICR		MCFSIM_ICR4	</span><span class="cm">/* UART 1 ICR */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_UART2ICR		MCFSIM_ICR5	</span><span class="cm">/* UART 2 ICR */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_DMA0ICR		MCFSIM_ICR6	</span><span class="cm">/* DMA 0 ICR */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_DMA1ICR		MCFSIM_ICR7	</span><span class="cm">/* DMA 1 ICR */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_DMA2ICR		MCFSIM_ICR8	</span><span class="cm">/* DMA 2 ICR */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_DMA3ICR		MCFSIM_ICR9	</span><span class="cm">/* DMA 3 ICR */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_QSPIICR		MCFSIM_ICR10	</span><span class="cm">/* QSPI ICR */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> *	Define system peripheral IRQ usage.</span>
<span class="cm"> */</span>
<span class="cp">#define	MCF_IRQ_QSPI		28		</span><span class="cm">/* QSPI, Level 4 */</span><span class="cp"></span>
<span class="cp">#define	MCF_IRQ_TIMER		30		</span><span class="cm">/* Timer0, Level 6 */</span><span class="cp"></span>
<span class="cp">#define	MCF_IRQ_PROFILER	31		</span><span class="cm">/* Timer1, Level 7 */</span><span class="cp"></span>

<span class="cp">#define	MCF_IRQ_UART0		73		</span><span class="cm">/* UART0 */</span><span class="cp"></span>
<span class="cp">#define	MCF_IRQ_UART1		74		</span><span class="cm">/* UART1 */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> *	General purpose IO registers (in MBAR2).</span>
<span class="cm"> */</span>
<span class="cp">#define	MCFSIM2_GPIOREAD	(MCF_MBAR2 + 0x000)	</span><span class="cm">/* GPIO read values */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM2_GPIOWRITE	(MCF_MBAR2 + 0x004)	</span><span class="cm">/* GPIO write values */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM2_GPIOENABLE	(MCF_MBAR2 + 0x008)	</span><span class="cm">/* GPIO enabled */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM2_GPIOFUNC	(MCF_MBAR2 + 0x00C)	</span><span class="cm">/* GPIO function */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM2_GPIO1READ	(MCF_MBAR2 + 0x0B0)	</span><span class="cm">/* GPIO1 read values */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM2_GPIO1WRITE	(MCF_MBAR2 + 0x0B4)	</span><span class="cm">/* GPIO1 write values */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM2_GPIO1ENABLE	(MCF_MBAR2 + 0x0B8)	</span><span class="cm">/* GPIO1 enabled */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM2_GPIO1FUNC	(MCF_MBAR2 + 0x0BC)	</span><span class="cm">/* GPIO1 function */</span><span class="cp"></span>

<span class="cp">#define	MCFSIM2_GPIOINTSTAT	0xc0		</span><span class="cm">/* GPIO interrupt status */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM2_GPIOINTCLEAR	0xc0		</span><span class="cm">/* GPIO interrupt clear */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM2_GPIOINTENABLE	0xc4		</span><span class="cm">/* GPIO interrupt enable */</span><span class="cp"></span>

<span class="cp">#define	MCFSIM2_INTLEVEL1	0x140		</span><span class="cm">/* Interrupt level reg 1 */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM2_INTLEVEL2	0x144		</span><span class="cm">/* Interrupt level reg 2 */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM2_INTLEVEL3	0x148		</span><span class="cm">/* Interrupt level reg 3 */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM2_INTLEVEL4	0x14c		</span><span class="cm">/* Interrupt level reg 4 */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM2_INTLEVEL5	0x150		</span><span class="cm">/* Interrupt level reg 5 */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM2_INTLEVEL6	0x154		</span><span class="cm">/* Interrupt level reg 6 */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM2_INTLEVEL7	0x158		</span><span class="cm">/* Interrupt level reg 7 */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM2_INTLEVEL8	0x15c		</span><span class="cm">/* Interrupt level reg 8 */</span><span class="cp"></span>

<span class="cp">#define	MCFSIM2_DMAROUTE	0x188		</span><span class="cm">/* DMA routing */</span><span class="cp"></span>

<span class="cp">#define	MCFSIM2_IDECONFIG1	0x18c		</span><span class="cm">/* IDEconfig1 */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM2_IDECONFIG2	0x190		</span><span class="cm">/* IDEconfig2 */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Define the base interrupt for the second interrupt controller.</span>
<span class="cm"> * We set it to 128, out of the way of the base interrupts, and plenty</span>
<span class="cm"> * of room for its 64 interrupts.</span>
<span class="cm"> */</span>
<span class="cp">#define	MCFINTC2_VECBASE	128</span>

<span class="cp">#define	MCFINTC2_GPIOIRQ0	(MCFINTC2_VECBASE + 32)</span>
<span class="cp">#define	MCFINTC2_GPIOIRQ1	(MCFINTC2_VECBASE + 33)</span>
<span class="cp">#define	MCFINTC2_GPIOIRQ2	(MCFINTC2_VECBASE + 34)</span>
<span class="cp">#define	MCFINTC2_GPIOIRQ3	(MCFINTC2_VECBASE + 35)</span>
<span class="cp">#define	MCFINTC2_GPIOIRQ4	(MCFINTC2_VECBASE + 36)</span>
<span class="cp">#define	MCFINTC2_GPIOIRQ5	(MCFINTC2_VECBASE + 37)</span>
<span class="cp">#define	MCFINTC2_GPIOIRQ6	(MCFINTC2_VECBASE + 38)</span>
<span class="cp">#define	MCFINTC2_GPIOIRQ7	(MCFINTC2_VECBASE + 39)</span>

<span class="cm">/*</span>
<span class="cm"> * Generic GPIO support</span>
<span class="cm"> */</span>
<span class="cp">#define MCFGPIO_PIN_MAX		64</span>
<span class="cp">#define MCFGPIO_IRQ_MAX		-1</span>
<span class="cp">#define MCFGPIO_IRQ_VECBASE	-1</span>

<span class="cm">/****************************************************************************/</span>

<span class="cp">#ifdef __ASSEMBLER__</span>

<span class="cm">/*</span>
<span class="cm"> *	The M5249C3 board needs a little help getting all its SIM devices</span>
<span class="cm"> *	initialized at kernel start time. dBUG doesn&#39;t set much up, so</span>
<span class="cm"> *	we need to do it manually.</span>
<span class="cm"> */</span>
<span class="p">.</span><span class="n">macro</span> <span class="n">m5249c3_setup</span>
	<span class="cm">/*</span>
<span class="cm">	 *	Set MBAR1 and MBAR2, just incase they are not set.</span>
<span class="cm">	 */</span>
	<span class="n">movel</span>	<span class="err">#</span><span class="mh">0x10000001</span><span class="p">,</span><span class="o">%</span><span class="n">a0</span>
	<span class="n">movec</span>	<span class="o">%</span><span class="n">a0</span><span class="p">,</span><span class="o">%</span><span class="n">MBAR</span>			<span class="cm">/* map MBAR region */</span>
	<span class="n">subql</span>	<span class="err">#</span><span class="mi">1</span><span class="p">,</span><span class="o">%</span><span class="n">a0</span>				<span class="cm">/* get MBAR address in a0 */</span>

	<span class="n">movel</span>	<span class="err">#</span><span class="mh">0x80000001</span><span class="p">,</span><span class="o">%</span><span class="n">a1</span>
	<span class="n">movec</span>	<span class="o">%</span><span class="n">a1</span><span class="p">,</span><span class="err">#</span><span class="mi">3086</span>			<span class="cm">/* map MBAR2 region */</span>
	<span class="n">subql</span>	<span class="err">#</span><span class="mi">1</span><span class="p">,</span><span class="o">%</span><span class="n">a1</span>				<span class="cm">/* get MBAR2 address in a1 */</span>

	<span class="cm">/*</span>
<span class="cm">	 *      Move secondary interrupts to their base (128).</span>
<span class="cm">	 */</span>
	<span class="n">moveb</span>	<span class="err">#</span><span class="n">MCFINTC2_VECBASE</span><span class="p">,</span><span class="o">%</span><span class="n">d0</span>
	<span class="n">moveb</span>	<span class="o">%</span><span class="n">d0</span><span class="p">,</span><span class="mh">0x16b</span><span class="p">(</span><span class="o">%</span><span class="n">a1</span><span class="p">)</span>			<span class="cm">/* interrupt base register */</span>

	<span class="cm">/*</span>
<span class="cm">	 *      Work around broken CSMR0/DRAM vector problem.</span>
<span class="cm">	 */</span>
	<span class="n">movel</span>	<span class="err">#</span><span class="mh">0x001F0021</span><span class="p">,</span><span class="o">%</span><span class="n">d0</span>			<span class="cm">/* disable C/I bit */</span>
	<span class="n">movel</span>	<span class="o">%</span><span class="n">d0</span><span class="p">,</span><span class="mh">0x84</span><span class="p">(</span><span class="o">%</span><span class="n">a0</span><span class="p">)</span>			<span class="cm">/* set CSMR0 */</span>

	<span class="cm">/*</span>
<span class="cm">	 *	Disable the PLL firstly. (Who knows what state it is</span>
<span class="cm">	 *	in here!).</span>
<span class="cm">	 */</span>
	<span class="n">movel</span>	<span class="mh">0x180</span><span class="p">(</span><span class="o">%</span><span class="n">a1</span><span class="p">),</span><span class="o">%</span><span class="n">d0</span>			<span class="cm">/* get current PLL value */</span>
	<span class="n">andl</span>	<span class="err">#</span><span class="mh">0xfffffffe</span><span class="p">,</span><span class="o">%</span><span class="n">d0</span>			<span class="cm">/* PLL bypass first */</span>
	<span class="n">movel</span>	<span class="o">%</span><span class="n">d0</span><span class="p">,</span><span class="mh">0x180</span><span class="p">(</span><span class="o">%</span><span class="n">a1</span><span class="p">)</span>			<span class="cm">/* set PLL register */</span>
	<span class="n">nop</span>

<span class="cp">#if CONFIG_CLOCK_FREQ == 140000000</span>
	<span class="cm">/*</span>
<span class="cm">	 *	Set initial clock frequency. This assumes M5249C3 board</span>
<span class="cm">	 *	is fitted with 11.2896MHz crystal. It will program the</span>
<span class="cm">	 *	PLL for 140MHz. Lets go fast :-)</span>
<span class="cm">	 */</span>
	<span class="n">movel</span>	<span class="err">#</span><span class="mh">0x125a40f0</span><span class="p">,</span><span class="o">%</span><span class="n">d0</span>			<span class="cm">/* set for 140MHz */</span>
	<span class="n">movel</span>	<span class="o">%</span><span class="n">d0</span><span class="p">,</span><span class="mh">0x180</span><span class="p">(</span><span class="o">%</span><span class="n">a1</span><span class="p">)</span>			<span class="cm">/* set PLL register */</span>
	<span class="n">orl</span>	<span class="err">#</span><span class="mh">0x1</span><span class="p">,</span><span class="o">%</span><span class="n">d0</span>
	<span class="n">movel</span>	<span class="o">%</span><span class="n">d0</span><span class="p">,</span><span class="mh">0x180</span><span class="p">(</span><span class="o">%</span><span class="n">a1</span><span class="p">)</span>			<span class="cm">/* set PLL register */</span>
<span class="cp">#endif</span>

	<span class="cm">/*</span>
<span class="cm">	 *	Setup CS1 for ethernet controller.</span>
<span class="cm">	 *	(Setup as per M5249C3 doco).</span>
<span class="cm">	 */</span>
	<span class="n">movel</span>  <span class="err">#</span><span class="mh">0xe0000000</span><span class="p">,</span><span class="o">%</span><span class="n">d0</span>			<span class="cm">/* CS1 mapped at 0xe0000000 */</span>
	<span class="n">movel</span>  <span class="o">%</span><span class="n">d0</span><span class="p">,</span><span class="mh">0x8c</span><span class="p">(</span><span class="o">%</span><span class="n">a0</span><span class="p">)</span>
	<span class="n">movel</span>  <span class="err">#</span><span class="mh">0x001f0021</span><span class="p">,</span><span class="o">%</span><span class="n">d0</span>			<span class="cm">/* CS1 size of 1Mb */</span>
	<span class="n">movel</span>  <span class="o">%</span><span class="n">d0</span><span class="p">,</span><span class="mh">0x90</span><span class="p">(</span><span class="o">%</span><span class="n">a0</span><span class="p">)</span>
	<span class="n">movew</span>  <span class="err">#</span><span class="mh">0x0080</span><span class="p">,</span><span class="o">%</span><span class="n">d0</span>			<span class="cm">/* CS1 = 16bit port, AA */</span>
	<span class="n">movew</span>  <span class="o">%</span><span class="n">d0</span><span class="p">,</span><span class="mh">0x96</span><span class="p">(</span><span class="o">%</span><span class="n">a0</span><span class="p">)</span>

	<span class="cm">/*</span>
<span class="cm">	 *	Setup CS2 for IDE interface.</span>
<span class="cm">	 */</span>
	<span class="n">movel</span>	<span class="err">#</span><span class="mh">0x50000000</span><span class="p">,</span><span class="o">%</span><span class="n">d0</span>			<span class="cm">/* CS2 mapped at 0x50000000 */</span>
	<span class="n">movel</span>	<span class="o">%</span><span class="n">d0</span><span class="p">,</span><span class="mh">0x98</span><span class="p">(</span><span class="o">%</span><span class="n">a0</span><span class="p">)</span>
	<span class="n">movel</span>	<span class="err">#</span><span class="mh">0x001f0001</span><span class="p">,</span><span class="o">%</span><span class="n">d0</span>			<span class="cm">/* CS2 size of 1MB */</span>
	<span class="n">movel</span>	<span class="o">%</span><span class="n">d0</span><span class="p">,</span><span class="mh">0x9c</span><span class="p">(</span><span class="o">%</span><span class="n">a0</span><span class="p">)</span>
	<span class="n">movew</span>	<span class="err">#</span><span class="mh">0x0080</span><span class="p">,</span><span class="o">%</span><span class="n">d0</span>			<span class="cm">/* CS2 = 16bit, TA */</span>
	<span class="n">movew</span>	<span class="o">%</span><span class="n">d0</span><span class="p">,</span><span class="mh">0xa2</span><span class="p">(</span><span class="o">%</span><span class="n">a0</span><span class="p">)</span>

	<span class="n">movel</span>	<span class="err">#</span><span class="mh">0x00107000</span><span class="p">,</span><span class="o">%</span><span class="n">d0</span>			<span class="cm">/* IDEconfig1 */</span>
	<span class="n">movel</span>	<span class="o">%</span><span class="n">d0</span><span class="p">,</span><span class="mh">0x18c</span><span class="p">(</span><span class="o">%</span><span class="n">a1</span><span class="p">)</span>
	<span class="n">movel</span>	<span class="err">#</span><span class="mh">0x000c0400</span><span class="p">,</span><span class="o">%</span><span class="n">d0</span>			<span class="cm">/* IDEconfig2 */</span>
	<span class="n">movel</span>	<span class="o">%</span><span class="n">d0</span><span class="p">,</span><span class="mh">0x190</span><span class="p">(</span><span class="o">%</span><span class="n">a1</span><span class="p">)</span>

	<span class="n">movel</span>	<span class="err">#</span><span class="mh">0x00080000</span><span class="p">,</span><span class="o">%</span><span class="n">d0</span>			<span class="cm">/* GPIO19, IDE reset bit */</span>
	<span class="n">orl</span>	<span class="o">%</span><span class="n">d0</span><span class="p">,</span><span class="mh">0xc</span><span class="p">(</span><span class="o">%</span><span class="n">a1</span><span class="p">)</span>			<span class="cm">/* function GPIO19 */</span>
	<span class="n">orl</span>	<span class="o">%</span><span class="n">d0</span><span class="p">,</span><span class="mh">0x8</span><span class="p">(</span><span class="o">%</span><span class="n">a1</span><span class="p">)</span>			<span class="cm">/* enable GPIO19 as output */</span>
        <span class="n">orl</span>	<span class="o">%</span><span class="n">d0</span><span class="p">,</span><span class="mh">0x4</span><span class="p">(</span><span class="o">%</span><span class="n">a1</span><span class="p">)</span>			<span class="cm">/* de-assert IDE reset */</span>
<span class="p">.</span><span class="n">endm</span>

<span class="cp">#define	PLATFORM_SETUP	m5249c3_setup</span>

<span class="cp">#endif </span><span class="cm">/* __ASSEMBLER__ */</span><span class="cp"></span>

<span class="cm">/****************************************************************************/</span>
<span class="cp">#endif	</span><span class="cm">/* m5249sim_h */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
