Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.2 (lin64) Build 2615518 Fri Aug  9 15:53:29 MDT 2019
| Date         : Fri Jan 10 15:58:43 2020
| Host         : eecs-digital-17 running 64-bit Ubuntu 14.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.625     -102.457                     26                 1012        0.015        0.000                      0                 1012        3.000        0.000                       0                   344  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clkdivider/inst/clk_in1   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_final  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_final  {0.000 25.000}     50.000          20.000          
sys_clk_pin               {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clkdivider/inst/clk_in1                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_final        0.080        0.000                      0                  975        0.067        0.000                      0                  975        7.192        0.000                       0                   300  
  clkfbout_clk_wiz_final                                                                                                                                                   47.845        0.000                       0                     3  
sys_clk_pin                     5.768        0.000                      0                   13        0.217        0.000                      0                   13        4.500        0.000                       0                    40  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin             clk_out1_clk_wiz_final       -4.376       -8.722                      2                    2        0.430        0.000                      0                    2  
clk_out1_clk_wiz_final  sys_clk_pin                  -4.625      -93.735                     24                   24        0.015        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clkdivider/inst/clk_in1
  To Clock:  clkdivider/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkdivider/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_final
  To Clock:  clk_out1_clk_wiz_final

Setup :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        14.631ns  (logic 8.278ns (56.577%)  route 6.353ns (43.423%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 16.911 - 15.385 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=298, routed)         1.621     1.623    xvga1/clk_out1
    SLICE_X57Y88         FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.456     2.079 f  xvga1/vcount_out_reg[0]/Q
                         net (fo=60, routed)          0.889     2.969    xvga1/vcount[0]
    SLICE_X59Y90         LUT1 (Prop_lut1_I0_O)        0.124     3.093 r  xvga1/image_addr0_i_12/O
                         net (fo=1, routed)           0.000     3.093    xvga1/image_addr0_i_12_n_0
    SLICE_X59Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.625 r  xvga1/image_addr0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.625    xvga1/image_addr0_i_3_n_0
    SLICE_X59Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.739 r  xvga1/image_addr0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.739    xvga1/image_addr0_i_2_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.978 r  xvga1/image_addr0_i_1/O[2]
                         net (fo=5, routed)           0.721     4.699    p1_ones_score/A[10]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_A[13]_P[7])
                                                      4.019     8.718 r  p1_ones_score/image_addr0/P[7]
                         net (fo=1, routed)           0.841     9.559    p1_ones_score/image_addr0_n_98
    SLICE_X56Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     9.935 r  p1_ones_score/num_i_31/O[0]
                         net (fo=1, routed)           0.578    10.512    xvga1/num_i_22_0[0]
    SLICE_X57Y93         LUT2 (Prop_lut2_I1_O)        0.295    10.807 r  xvga1/num_i_23/O
                         net (fo=1, routed)           0.000    10.807    xvga1/num_i_23_n_0
    SLICE_X57Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.208 r  xvga1/num_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.208    xvga1/num_i_13_n_0
    SLICE_X57Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.430 f  xvga1/num_i_22/O[0]
                         net (fo=1, routed)           0.598    12.029    p1_ones_score/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2][0]
    SLICE_X52Y97         LUT1 (Prop_lut1_I0_O)        0.299    12.328 r  p1_ones_score/num_i_12/O
                         net (fo=1, routed)           0.000    12.328    p1_ones_score/num_i_12_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.878 r  p1_ones_score/num_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.878    p1_ones_score/num_i_2_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    13.226 r  p1_ones_score/num_i_1/O[1]
                         net (fo=7, routed)           1.095    14.321    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X53Y103        LUT3 (Prop_lut3_I0_O)        0.303    14.624 r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           1.631    16.255    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y25         RAMB36E1                                     r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=298, routed)         1.523    16.911    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.001    16.910    
                         clock uncertainty           -0.132    16.777    
    RAMB36_X1Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    16.334    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.334    
                         arrival time                         -16.255    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.090ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        14.806ns  (logic 8.454ns (57.100%)  route 6.352ns (42.900%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.632ns = ( 17.016 - 15.385 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=298, routed)         1.622     1.624    xvga1/clk_out1
    SLICE_X57Y89         FDRE                                         r  xvga1/vcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDRE (Prop_fdre_C_Q)         0.419     2.043 f  xvga1/vcount_out_reg[4]/Q
                         net (fo=50, routed)          0.832     2.875    xvga1/vcount[4]
    SLICE_X56Y81         LUT1 (Prop_lut1_I0_O)        0.299     3.174 r  xvga1/image_addr0_i_10__3/O
                         net (fo=1, routed)           0.000     3.174    xvga1/image_addr0_i_10__3_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.687 r  xvga1/image_addr0_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.687    xvga1/image_addr0_i_2__2_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.010 r  xvga1/image_addr0_i_1__2/O[1]
                         net (fo=1, routed)           0.663     4.674    p2_tens_score/A[9]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      4.023     8.697 r  p2_tens_score/image_addr0/P[7]
                         net (fo=1, routed)           0.714     9.410    p2_tens_score/image_addr0_n_98
    SLICE_X60Y81         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     9.786 r  p2_tens_score/num_i_30__1/O[0]
                         net (fo=1, routed)           0.752    10.538    xvga1/num_i_11__2_0[0]
    SLICE_X60Y78         LUT2 (Prop_lut2_I1_O)        0.295    10.833 r  xvga1/num_i_26__2/O
                         net (fo=1, routed)           0.000    10.833    xvga1/num_i_26__2_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.209 r  xvga1/num_i_13__2/CO[3]
                         net (fo=1, routed)           0.000    11.209    xvga1/num_i_13__2_n_0
    SLICE_X60Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.532 r  xvga1/num_i_11__2/O[1]
                         net (fo=1, routed)           0.675    12.207    p2_tens_score/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[1]
    SLICE_X64Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.856    13.063 r  p2_tens_score/num_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    13.063    p2_tens_score/num_i_2__2_n_0
    SLICE_X64Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    13.411 r  p2_tens_score/num_i_1__2/O[1]
                         net (fo=7, routed)           1.977    15.388    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X72Y57         LUT3 (Prop_lut3_I2_O)        0.303    15.691 r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=1, routed)           0.739    16.430    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y10         RAMB36E1                                     r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=298, routed)         1.629    17.016    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.079    17.095    
                         clock uncertainty           -0.132    16.963    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    16.520    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.520    
                         arrival time                         -16.430    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        14.752ns  (logic 8.337ns (56.513%)  route 6.415ns (43.487%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.630ns = ( 17.014 - 15.385 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=298, routed)         1.622     1.624    xvga1/clk_out1
    SLICE_X57Y89         FDRE                                         r  xvga1/vcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDRE (Prop_fdre_C_Q)         0.419     2.043 f  xvga1/vcount_out_reg[4]/Q
                         net (fo=50, routed)          0.832     2.875    xvga1/vcount[4]
    SLICE_X56Y81         LUT1 (Prop_lut1_I0_O)        0.299     3.174 r  xvga1/image_addr0_i_10__3/O
                         net (fo=1, routed)           0.000     3.174    xvga1/image_addr0_i_10__3_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.687 r  xvga1/image_addr0_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.687    xvga1/image_addr0_i_2__2_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.010 r  xvga1/image_addr0_i_1__2/O[1]
                         net (fo=1, routed)           0.663     4.674    p2_tens_score/A[9]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      4.023     8.697 r  p2_tens_score/image_addr0/P[7]
                         net (fo=1, routed)           0.714     9.410    p2_tens_score/image_addr0_n_98
    SLICE_X60Y81         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     9.786 r  p2_tens_score/num_i_30__1/O[0]
                         net (fo=1, routed)           0.752    10.538    xvga1/num_i_11__2_0[0]
    SLICE_X60Y78         LUT2 (Prop_lut2_I1_O)        0.295    10.833 r  xvga1/num_i_26__2/O
                         net (fo=1, routed)           0.000    10.833    xvga1/num_i_26__2_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.209 r  xvga1/num_i_13__2/CO[3]
                         net (fo=1, routed)           0.000    11.209    xvga1/num_i_13__2_n_0
    SLICE_X60Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.532 r  xvga1/num_i_11__2/O[1]
                         net (fo=1, routed)           0.675    12.207    p2_tens_score/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[1]
    SLICE_X64Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.856    13.063 r  p2_tens_score/num_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    13.063    p2_tens_score/num_i_2__2_n_0
    SLICE_X64Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.298 r  p2_tens_score/num_i_1__2/O[0]
                         net (fo=7, routed)           2.438    15.736    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X72Y57         LUT3 (Prop_lut3_I0_O)        0.299    16.035 r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.341    16.377    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y11         RAMB36E1                                     r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=298, routed)         1.627    17.014    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.079    17.093    
                         clock uncertainty           -0.132    16.961    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    16.518    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.518    
                         arrival time                         -16.377    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.340ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        14.073ns  (logic 7.849ns (55.772%)  route 6.224ns (44.228%))
  Logic Levels:           12  (CARRY4=8 DSP48E1=1 LUT1=2 LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 16.911 - 15.385 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=298, routed)         1.621     1.623    xvga1/clk_out1
    SLICE_X57Y88         FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.456     2.079 f  xvga1/vcount_out_reg[0]/Q
                         net (fo=60, routed)          0.889     2.969    xvga1/vcount[0]
    SLICE_X59Y90         LUT1 (Prop_lut1_I0_O)        0.124     3.093 r  xvga1/image_addr0_i_12/O
                         net (fo=1, routed)           0.000     3.093    xvga1/image_addr0_i_12_n_0
    SLICE_X59Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.625 r  xvga1/image_addr0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.625    xvga1/image_addr0_i_3_n_0
    SLICE_X59Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.739 r  xvga1/image_addr0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.739    xvga1/image_addr0_i_2_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.978 r  xvga1/image_addr0_i_1/O[2]
                         net (fo=5, routed)           0.721     4.699    p1_ones_score/A[10]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_A[13]_P[7])
                                                      4.019     8.718 r  p1_ones_score/image_addr0/P[7]
                         net (fo=1, routed)           0.841     9.559    p1_ones_score/image_addr0_n_98
    SLICE_X56Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     9.935 r  p1_ones_score/num_i_31/O[0]
                         net (fo=1, routed)           0.578    10.512    xvga1/num_i_22_0[0]
    SLICE_X57Y93         LUT2 (Prop_lut2_I1_O)        0.295    10.807 r  xvga1/num_i_23/O
                         net (fo=1, routed)           0.000    10.807    xvga1/num_i_23_n_0
    SLICE_X57Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.208 r  xvga1/num_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.208    xvga1/num_i_13_n_0
    SLICE_X57Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.430 f  xvga1/num_i_22/O[0]
                         net (fo=1, routed)           0.598    12.029    p1_ones_score/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2][0]
    SLICE_X52Y97         LUT1 (Prop_lut1_I0_O)        0.299    12.328 r  p1_ones_score/num_i_12/O
                         net (fo=1, routed)           0.000    12.328    p1_ones_score/num_i_12_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.878 r  p1_ones_score/num_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.878    p1_ones_score/num_i_2_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.100 r  p1_ones_score/num_i_1/O[0]
                         net (fo=6, routed)           2.597    15.697    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y25         RAMB36E1                                     r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=298, routed)         1.523    16.911    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.001    16.910    
                         clock uncertainty           -0.132    16.777    
    RAMB36_X1Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.741    16.036    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.036    
                         arrival time                         -15.697    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.341ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        14.469ns  (logic 8.498ns (58.734%)  route 5.971ns (41.266%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=1 LUT1=2 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 16.930 - 15.385 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=298, routed)         1.622     1.624    xvga1/clk_out1
    SLICE_X57Y89         FDRE                                         r  xvga1/vcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDRE (Prop_fdre_C_Q)         0.419     2.043 f  xvga1/vcount_out_reg[4]/Q
                         net (fo=50, routed)          0.832     2.875    xvga1/vcount[4]
    SLICE_X56Y81         LUT1 (Prop_lut1_I0_O)        0.299     3.174 r  xvga1/image_addr0_i_10__3/O
                         net (fo=1, routed)           0.000     3.174    xvga1/image_addr0_i_10__3_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.687 r  xvga1/image_addr0_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.687    xvga1/image_addr0_i_2__2_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.010 r  xvga1/image_addr0_i_1__2/O[1]
                         net (fo=1, routed)           0.663     4.674    p2_tens_score/A[9]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[9]_P[8])
                                                      4.023     8.697 r  p2_tens_score/image_addr0/P[8]
                         net (fo=2, routed)           0.886     9.583    p2_tens_score/image_addr0_n_97
    SLICE_X60Y81         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.103 r  p2_tens_score/num_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    10.103    p2_tens_score/num_i_30__1_n_0
    SLICE_X60Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.322 r  p2_tens_score/num_i_22__2/O[0]
                         net (fo=1, routed)           0.646    10.968    xvga1/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[0]
    SLICE_X60Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671    11.639 r  xvga1/num_i_11__2/CO[3]
                         net (fo=1, routed)           0.000    11.639    p2_tens_score/CO[0]
    SLICE_X60Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.962 f  p2_tens_score/num_i_21__2/O[1]
                         net (fo=1, routed)           0.675    12.637    p2_tens_score/num_i_21__2_n_6
    SLICE_X64Y79         LUT1 (Prop_lut1_I0_O)        0.306    12.943 r  p2_tens_score/num_i_7__2/O
                         net (fo=1, routed)           0.000    12.943    p2_tens_score/num_i_7__2_n_0
    SLICE_X64Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.523 r  p2_tens_score/num_i_1__2/O[2]
                         net (fo=7, routed)           1.905    15.428    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X65Y57         LUT3 (Prop_lut3_I0_O)        0.302    15.730 r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2/O
                         net (fo=1, routed)           0.363    16.093    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y11         RAMB36E1                                     r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=298, routed)         1.543    16.930    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.079    17.009    
                         clock uncertainty           -0.132    16.877    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    16.434    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.434    
                         arrival time                         -16.093    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        14.445ns  (logic 8.324ns (57.626%)  route 6.121ns (42.374%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.616ns = ( 17.001 - 15.385 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=298, routed)         1.621     1.623    xvga1/clk_out1
    SLICE_X57Y88         FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.456     2.079 f  xvga1/vcount_out_reg[0]/Q
                         net (fo=60, routed)          0.889     2.969    xvga1/vcount[0]
    SLICE_X59Y90         LUT1 (Prop_lut1_I0_O)        0.124     3.093 r  xvga1/image_addr0_i_12/O
                         net (fo=1, routed)           0.000     3.093    xvga1/image_addr0_i_12_n_0
    SLICE_X59Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.625 r  xvga1/image_addr0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.625    xvga1/image_addr0_i_3_n_0
    SLICE_X59Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.739 r  xvga1/image_addr0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.739    xvga1/image_addr0_i_2_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.978 r  xvga1/image_addr0_i_1/O[2]
                         net (fo=5, routed)           0.721     4.699    p1_ones_score/A[10]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_A[13]_P[7])
                                                      4.019     8.718 r  p1_ones_score/image_addr0/P[7]
                         net (fo=1, routed)           0.841     9.559    p1_ones_score/image_addr0_n_98
    SLICE_X56Y94         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.732    10.291 r  p1_ones_score/num_i_31/O[3]
                         net (fo=1, routed)           0.644    10.935    xvga1/num_i_22_0[3]
    SLICE_X57Y94         LUT2 (Prop_lut2_I1_O)        0.307    11.242 r  xvga1/num_i_28/O
                         net (fo=1, routed)           0.000    11.242    xvga1/num_i_28_n_0
    SLICE_X57Y94         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.640 r  xvga1/num_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.640    p1_ones_score/CO[0]
    SLICE_X57Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.862 f  p1_ones_score/num_i_21/O[0]
                         net (fo=1, routed)           0.598    12.460    p1_ones_score/num_i_21_n_7
    SLICE_X52Y98         LUT1 (Prop_lut1_I0_O)        0.299    12.759 r  p1_ones_score/num_i_8/O
                         net (fo=1, routed)           0.000    12.759    p1_ones_score/num_i_8_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.339 f  p1_ones_score/num_i_1/O[2]
                         net (fo=7, routed)           1.338    14.677    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X59Y103        LUT3 (Prop_lut3_I0_O)        0.302    14.979 r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=1, routed)           1.090    16.068    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y22         RAMB36E1                                     r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=298, routed)         1.613    17.001    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y22         RAMB36E1                                     r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.001    17.000    
                         clock uncertainty           -0.132    16.867    
    RAMB36_X2Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    16.424    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.424    
                         arrival time                         -16.068    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        14.351ns  (logic 8.324ns (58.003%)  route 6.027ns (41.997%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 16.917 - 15.385 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=298, routed)         1.621     1.623    xvga1/clk_out1
    SLICE_X57Y88         FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.456     2.079 f  xvga1/vcount_out_reg[0]/Q
                         net (fo=60, routed)          0.889     2.969    xvga1/vcount[0]
    SLICE_X59Y90         LUT1 (Prop_lut1_I0_O)        0.124     3.093 r  xvga1/image_addr0_i_12/O
                         net (fo=1, routed)           0.000     3.093    xvga1/image_addr0_i_12_n_0
    SLICE_X59Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.625 r  xvga1/image_addr0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.625    xvga1/image_addr0_i_3_n_0
    SLICE_X59Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.739 r  xvga1/image_addr0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.739    xvga1/image_addr0_i_2_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.978 r  xvga1/image_addr0_i_1/O[2]
                         net (fo=5, routed)           0.721     4.699    p1_ones_score/A[10]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_A[13]_P[7])
                                                      4.019     8.718 r  p1_ones_score/image_addr0/P[7]
                         net (fo=1, routed)           0.841     9.559    p1_ones_score/image_addr0_n_98
    SLICE_X56Y94         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.732    10.291 r  p1_ones_score/num_i_31/O[3]
                         net (fo=1, routed)           0.644    10.935    xvga1/num_i_22_0[3]
    SLICE_X57Y94         LUT2 (Prop_lut2_I1_O)        0.307    11.242 r  xvga1/num_i_28/O
                         net (fo=1, routed)           0.000    11.242    xvga1/num_i_28_n_0
    SLICE_X57Y94         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.640 r  xvga1/num_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.640    p1_ones_score/CO[0]
    SLICE_X57Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.862 f  p1_ones_score/num_i_21/O[0]
                         net (fo=1, routed)           0.598    12.460    p1_ones_score/num_i_21_n_7
    SLICE_X52Y98         LUT1 (Prop_lut1_I0_O)        0.299    12.759 r  p1_ones_score/num_i_8/O
                         net (fo=1, routed)           0.000    12.759    p1_ones_score/num_i_8_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.339 r  p1_ones_score/num_i_1/O[2]
                         net (fo=7, routed)           1.343    14.682    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[13]
    SLICE_X59Y103        LUT3 (Prop_lut3_I0_O)        0.302    14.984 r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.991    15.974    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0
    RAMB36_X1Y22         RAMB36E1                                     r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=298, routed)         1.529    16.917    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y22         RAMB36E1                                     r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.001    16.916    
                         clock uncertainty           -0.132    16.783    
    RAMB36_X1Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    16.340    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.340    
                         arrival time                         -15.974    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.399ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        14.407ns  (logic 8.434ns (58.540%)  route 5.973ns (41.460%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 16.926 - 15.385 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=298, routed)         1.621     1.623    xvga1/clk_out1
    SLICE_X57Y88         FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.456     2.079 f  xvga1/vcount_out_reg[0]/Q
                         net (fo=60, routed)          0.903     2.983    xvga1/vcount[0]
    SLICE_X58Y90         LUT1 (Prop_lut1_I0_O)        0.124     3.107 r  xvga1/image_addr0_i_12__0/O
                         net (fo=1, routed)           0.000     3.107    xvga1/image_addr0_i_12__0_n_0
    SLICE_X58Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.620 r  xvga1/image_addr0_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     3.620    xvga1/image_addr0_i_3__0_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.737 r  xvga1/image_addr0_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.737    xvga1/image_addr0_i_2__0_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.976 r  xvga1/image_addr0_i_1__0/O[2]
                         net (fo=5, routed)           0.788     4.763    p2_ones_score/A[10]
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_A[14]_P[7])
                                                      4.018     8.781 r  p2_ones_score/image_addr0/P[7]
                         net (fo=1, routed)           0.775     9.556    p2_ones_score/image_addr0_n_98
    SLICE_X56Y92         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668    10.224 r  p2_ones_score/num_i_28__0/O[2]
                         net (fo=1, routed)           0.418    10.643    xvga1/num_i_11__0_0[2]
    SLICE_X55Y92         LUT2 (Prop_lut2_I1_O)        0.301    10.944 r  xvga1/num_i_22__0/O
                         net (fo=1, routed)           0.000    10.944    xvga1/num_i_22__0_n_0
    SLICE_X55Y92         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.584 f  xvga1/num_i_11__0/O[3]
                         net (fo=1, routed)           0.812    12.396    p2_ones_score/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[3]
    SLICE_X41Y92         LUT1 (Prop_lut1_I0_O)        0.306    12.702 r  p2_ones_score/num_i_9__0/O
                         net (fo=1, routed)           0.000    12.702    p2_ones_score/num_i_9__0_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.103 r  p2_ones_score/num_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    13.103    p2_ones_score/num_i_2__0_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    13.451 r  p2_ones_score/num_i_1__0/O[1]
                         net (fo=7, routed)           1.292    14.743    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[13]
    SLICE_X52Y91         LUT3 (Prop_lut3_I0_O)        0.303    15.046 r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.985    16.031    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0
    RAMB36_X1Y16         RAMB36E1                                     r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=298, routed)         1.539    16.926    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.079    17.005    
                         clock uncertainty           -0.132    16.873    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    16.430    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.430    
                         arrival time                         -16.031    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.406ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        14.500ns  (logic 8.376ns (57.767%)  route 6.124ns (42.233%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.640ns = ( 17.024 - 15.385 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=298, routed)         1.620     1.622    xvga1/clk_out1
    SLICE_X56Y87         FDRE                                         r  xvga1/vcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y87         FDRE (Prop_fdre_C_Q)         0.518     2.140 f  xvga1/vcount_out_reg[5]/Q
                         net (fo=54, routed)          0.903     3.044    xvga1/vcount[5]
    SLICE_X57Y81         LUT1 (Prop_lut1_I0_O)        0.124     3.168 r  xvga1/image_addr0_i_9__4/O
                         net (fo=1, routed)           0.000     3.168    xvga1/image_addr0_i_9__4_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.718 r  xvga1/image_addr0_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     3.718    xvga1/image_addr0_i_2__3_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.957 r  xvga1/image_addr0_i_1__3/O[2]
                         net (fo=5, routed)           0.736     4.693    p1_hundred_score/A[10]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[12]_P[7])
                                                      4.019     8.712 r  p1_hundred_score/image_addr0/P[7]
                         net (fo=1, routed)           0.657     9.369    p1_hundred_score/image_addr0_n_98
    SLICE_X59Y82         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671    10.040 r  p1_hundred_score/num_i_31__1/O[2]
                         net (fo=1, routed)           1.084    11.124    xvga1/num_i_22__3_0[2]
    SLICE_X65Y87         LUT2 (Prop_lut2_I1_O)        0.302    11.426 r  xvga1/num_i_29__2/O
                         net (fo=1, routed)           0.000    11.426    xvga1/num_i_29__2_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.976 r  xvga1/num_i_22__3/CO[3]
                         net (fo=1, routed)           0.000    11.976    p1_hundred_score/CO[0]
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.198 f  p1_hundred_score/num_i_21__3/O[0]
                         net (fo=1, routed)           0.440    12.638    p1_hundred_score/num_i_21__3_n_7
    SLICE_X69Y89         LUT1 (Prop_lut1_I0_O)        0.299    12.937 r  p1_hundred_score/num_i_8__3/O
                         net (fo=1, routed)           0.000    12.937    p1_hundred_score/num_i_8__3_n_0
    SLICE_X69Y89         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.517 r  p1_hundred_score/num_i_1__3/O[2]
                         net (fo=7, routed)           1.645    15.161    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[13]
    SLICE_X77Y91         LUT3 (Prop_lut3_I0_O)        0.302    15.463 r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.659    16.122    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0
    RAMB36_X3Y18         RAMB36E1                                     r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=298, routed)         1.637    17.024    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.079    17.103    
                         clock uncertainty           -0.132    16.971    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    16.528    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.528    
                         arrival time                         -16.122    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.442ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        14.445ns  (logic 8.559ns (59.253%)  route 5.886ns (40.747%))
  Logic Levels:           12  (CARRY4=8 DSP48E1=1 LUT1=2 LUT3=1)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.621ns = ( 17.005 - 15.385 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=298, routed)         1.620     1.622    xvga1/clk_out1
    SLICE_X56Y87         FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y87         FDRE (Prop_fdre_C_Q)         0.518     2.140 r  xvga1/vcount_out_reg[1]/Q
                         net (fo=59, routed)          0.906     3.047    xvga1/vcount[1]
    SLICE_X58Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.567 r  xvga1/image_addr0_i_3__4/CO[3]
                         net (fo=1, routed)           0.000     3.567    xvga1/image_addr0_i_3__4_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.684 r  xvga1/image_addr0_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     3.684    xvga1/image_addr0_i_2__4_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.007 r  xvga1/image_addr0_i_1__4/O[1]
                         net (fo=1, routed)           0.596     4.603    p2_hundred_score/A[9]
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[9]_P[8])
                                                      4.023     8.626 f  p2_hundred_score/image_addr0/P[8]
                         net (fo=2, routed)           1.229     9.854    p2_hundred_score/image_addr0_n_97
    SLICE_X58Y83         LUT1 (Prop_lut1_I0_O)        0.124     9.978 r  p2_hundred_score/num_i_31__2/O
                         net (fo=1, routed)           0.000     9.978    p2_hundred_score/num_i_31__2_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.511 r  p2_hundred_score/num_i_29__3/CO[3]
                         net (fo=1, routed)           0.000    10.511    p2_hundred_score/num_i_29__3_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.730 r  p2_hundred_score/num_i_21__4/O[0]
                         net (fo=1, routed)           0.597    11.327    xvga1/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1[0]
    SLICE_X58Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671    11.998 r  xvga1/num_i_11__4/CO[3]
                         net (fo=1, routed)           0.000    11.998    p2_hundred_score/CO[0]
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.321 f  p2_hundred_score/num_i_20__4/O[1]
                         net (fo=1, routed)           0.552    12.874    p2_hundred_score/num_i_20__4_n_6
    SLICE_X59Y80         LUT1 (Prop_lut1_I0_O)        0.306    13.180 r  p2_hundred_score/num_i_7__4/O
                         net (fo=1, routed)           0.000    13.180    p2_hundred_score/num_i_7__4_n_0
    SLICE_X59Y80         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.760 r  p2_hundred_score/num_i_1__4/O[2]
                         net (fo=7, routed)           1.230    14.990    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X64Y80         LUT3 (Prop_lut3_I0_O)        0.302    15.292 r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2/O
                         net (fo=1, routed)           0.776    16.067    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y15         RAMB36E1                                     r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=298, routed)         1.618    17.005    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.079    17.084    
                         clock uncertainty           -0.132    16.952    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    16.509    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.509    
                         arrival time                         -16.067    
  -------------------------------------------------------------------
                         slack                                  0.442    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_ones_score/pixel_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.231ns (49.283%)  route 0.238ns (50.717%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=298, routed)         0.563     0.565    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X53Y99         FDRE                                         r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=4, routed)           0.238     0.943    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X56Y103        MUXF7 (Prop_muxf7_S_O)       0.090     1.033 r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.000     1.033    p1_ones_score/image_bits[1]
    SLICE_X56Y103        FDRE                                         r  p1_ones_score/pixel_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=298, routed)         0.831     0.832    p1_ones_score/clk_out1
    SLICE_X56Y103        FDRE                                         r  p1_ones_score/pixel_out_reg[9]/C
                         clock pessimism              0.000     0.832    
    SLICE_X56Y103        FDRE (Hold_fdre_C_D)         0.134     0.966    p1_ones_score/pixel_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.967    
                         arrival time                           1.033    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_ones_score/pixel_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.248ns (51.075%)  route 0.238ns (48.925%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=298, routed)         0.563     0.565    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X53Y99         FDRE                                         r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=8, routed)           0.238     0.943    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X57Y103        LUT6 (Prop_lut6_I2_O)        0.045     0.988 r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.988    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_n_0
    SLICE_X57Y103        MUXF7 (Prop_muxf7_I0_O)      0.062     1.050 r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.000     1.050    p1_ones_score/image_bits[0]
    SLICE_X57Y103        FDRE                                         r  p1_ones_score/pixel_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=298, routed)         0.831     0.832    p1_ones_score/clk_out1
    SLICE_X57Y103        FDRE                                         r  p1_ones_score/pixel_out_reg[8]/C
                         clock pessimism              0.000     0.832    
    SLICE_X57Y103        FDRE (Hold_fdre_C_D)         0.105     0.938    p1_ones_score/pixel_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.938    
                         arrival time                           1.050    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_ones_score/pixel_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.260ns (49.098%)  route 0.270ns (50.902%))
  Logic Levels:           2  (LUT4=1 MUXF7=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=298, routed)         0.563     0.565    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X53Y99         FDRE                                         r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     0.706 f  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=8, routed)           0.270     0.975    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X57Y103        LUT4 (Prop_lut4_I3_O)        0.045     1.020 r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     1.020    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_2_n_0
    SLICE_X57Y103        MUXF7 (Prop_muxf7_I1_O)      0.074     1.094 r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.000     1.094    p1_ones_score/image_bits[3]
    SLICE_X57Y103        FDRE                                         r  p1_ones_score/pixel_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=298, routed)         0.831     0.832    p1_ones_score/clk_out1
    SLICE_X57Y103        FDRE                                         r  p1_ones_score/pixel_out_reg[11]/C
                         clock pessimism              0.000     0.832    
    SLICE_X57Y103        FDRE (Hold_fdre_C_D)         0.105     0.938    p1_ones_score/pixel_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.938    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/pixel_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=298, routed)         0.603     0.605    move_player_2/p2_blob/clk_out1
    SLICE_X82Y91         FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y91         FDRE (Prop_fdre_C_Q)         0.141     0.746 r  move_player_2/p2_blob/pixel_out_reg[0]/Q
                         net (fo=1, routed)           0.086     0.831    xvga1/p2_pixel[0]
    SLICE_X83Y91         LUT6 (Prop_lut6_I3_O)        0.045     0.876 r  xvga1/rgb[0]_i_1/O
                         net (fo=1, routed)           0.000     0.876    xvga1_n_218
    SLICE_X83Y91         FDSE                                         r  rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=298, routed)         0.875     0.877    clk_65mhz
    SLICE_X83Y91         FDSE                                         r  rgb_reg[0]/C
                         clock pessimism             -0.259     0.618    
    SLICE_X83Y91         FDSE (Hold_fdse_C_D)         0.091     0.709    rgb_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           0.876    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=298, routed)         0.564     0.566    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X69Y89         FDRE                                         r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y89         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.110     0.817    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X69Y90         FDRE                                         r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=298, routed)         0.837     0.839    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X69Y90         FDRE                                         r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism             -0.256     0.583    
    SLICE_X69Y90         FDRE (Hold_fdre_C_D)         0.066     0.649    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           0.817    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.549%)  route 0.113ns (44.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=298, routed)         0.563     0.565    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X52Y98         FDRE                                         r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.113     0.818    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X53Y99         FDRE                                         r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=298, routed)         0.833     0.835    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X53Y99         FDRE                                         r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism             -0.254     0.581    
    SLICE_X53Y99         FDRE (Hold_fdre_C_D)         0.066     0.647    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.818    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 move_player_1/p1_blob/pixel_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.427%)  route 0.127ns (40.573%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=298, routed)         0.604     0.606    move_player_1/p1_blob/clk_out1
    SLICE_X82Y93         FDRE                                         r  move_player_1/p1_blob/pixel_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y93         FDRE (Prop_fdre_C_Q)         0.141     0.747 r  move_player_1/p1_blob/pixel_out_reg[11]/Q
                         net (fo=1, routed)           0.127     0.874    xvga1/p1_pixel[11]
    SLICE_X84Y93         LUT6 (Prop_lut6_I2_O)        0.045     0.919 r  xvga1/rgb[11]_i_2/O
                         net (fo=1, routed)           0.000     0.919    xvga1_n_214
    SLICE_X84Y93         FDSE                                         r  rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=298, routed)         0.876     0.878    clk_65mhz
    SLICE_X84Y93         FDSE                                         r  rgb_reg[11]/C
                         clock pessimism             -0.256     0.622    
    SLICE_X84Y93         FDSE (Hold_fdse_C_D)         0.121     0.743    rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.743    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=298, routed)         0.563     0.565    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X52Y98         FDRE                                         r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.118     0.824    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X53Y98         FDRE                                         r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=298, routed)         0.833     0.835    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X53Y98         FDRE                                         r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.257     0.578    
    SLICE_X53Y98         FDRE (Hold_fdre_C_D)         0.070     0.648    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.648    
                         arrival time                           0.824    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.421%)  route 0.118ns (45.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=298, routed)         0.557     0.559    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X64Y79         FDRE                                         r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.118     0.818    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X65Y77         FDRE                                         r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=298, routed)         0.825     0.827    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X65Y77         FDRE                                         r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism             -0.256     0.571    
    SLICE_X65Y77         FDRE (Hold_fdre_C_D)         0.070     0.641    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.818    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.060%)  route 0.120ns (45.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=298, routed)         0.557     0.559    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X64Y79         FDRE                                         r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.120     0.819    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X65Y77         FDRE                                         r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=298, routed)         0.825     0.827    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X65Y77         FDRE                                         r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.256     0.571    
    SLICE_X65Y77         FDRE (Hold_fdre_C_D)         0.070     0.641    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.819    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_final
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X3Y19     p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X3Y19     p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y21     p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y21     p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y18     p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y18     p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y14     p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y14     p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y17     p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y17     p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         7.692       7.192      SLICE_X84Y93     rgb_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X82Y93     move_player_1/p1_blob/pixel_out_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X82Y93     move_player_1/p1_blob/pixel_out_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X82Y93     move_player_1/p1_blob/pixel_out_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X82Y93     move_player_1/p1_blob/pixel_out_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X82Y93     move_player_1/p1_blob/pixel_out_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X83Y93     move_player_2/p2_blob/pixel_out_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X83Y93     move_player_2/p2_blob/pixel_out_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X83Y93     move_player_2/p2_blob/pixel_out_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X83Y93     move_player_2/p2_blob/pixel_out_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X70Y92     b_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X70Y92     b_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X68Y89     p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X68Y89     p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X69Y90     p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X69Y90     p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X69Y90     p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X69Y90     p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X53Y98     p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X53Y98     p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_final
  To Clock:  clkfbout_clk_wiz_final

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_final
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.768ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.768ns  (required time - arrival time)
  Source:                 move_player_1/game/distance_between_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            move_player_1/game/FSM_onehot_p1_next_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 1.242ns (29.618%)  route 2.951ns (70.382%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.612     5.215    move_player_1/game/clk_100mhz
    SLICE_X62Y75         FDRE                                         r  move_player_1/game/distance_between_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDRE (Prop_fdre_C_Q)         0.518     5.733 f  move_player_1/game/distance_between_reg[9]/Q
                         net (fo=1, routed)           0.671     6.404    move_player_1/game/distance_between[9]
    SLICE_X63Y75         LUT6 (Prop_lut6_I3_O)        0.124     6.528 r  move_player_1/game/FSM_onehot_p1_next_state[2]_i_4/O
                         net (fo=3, routed)           0.996     7.524    move_player_1/game/FSM_onehot_p1_next_state[2]_i_4_n_0
    SLICE_X63Y81         LUT5 (Prop_lut5_I1_O)        0.150     7.674 r  move_player_1/game/FSM_onehot_p1_next_state[1]_i_2/O
                         net (fo=2, routed)           0.968     8.642    move_player_1/game/FSM_onehot_p1_next_state[1]_i_2_n_0
    SLICE_X66Y79         LUT5 (Prop_lut5_I1_O)        0.326     8.968 r  move_player_1/game/FSM_onehot_p1_next_state[2]_i_3/O
                         net (fo=3, routed)           0.316     9.284    move_player_1/game/p1_next_state
    SLICE_X67Y80         LUT4 (Prop_lut4_I2_O)        0.124     9.408 r  move_player_1/game/FSM_onehot_p1_next_state[2]_i_1/O
                         net (fo=1, routed)           0.000     9.408    move_player_1/game/FSM_onehot_p1_next_state[2]_i_1_n_0
    SLICE_X67Y80         FDRE                                         r  move_player_1/game/FSM_onehot_p1_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.501    14.924    move_player_1/game/clk_100mhz
    SLICE_X67Y80         FDRE                                         r  move_player_1/game/FSM_onehot_p1_next_state_reg[2]/C
                         clock pessimism              0.259    15.183    
                         clock uncertainty           -0.035    15.147    
    SLICE_X67Y80         FDRE (Setup_fdre_C_D)        0.029    15.176    move_player_1/game/FSM_onehot_p1_next_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                          -9.408    
  -------------------------------------------------------------------
                         slack                                  5.768    

Slack (MET) :             5.773ns  (required time - arrival time)
  Source:                 move_player_1/game/distance_between_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            move_player_1/game/FSM_onehot_p1_next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.190ns  (logic 1.242ns (29.639%)  route 2.948ns (70.361%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.612     5.215    move_player_1/game/clk_100mhz
    SLICE_X62Y75         FDRE                                         r  move_player_1/game/distance_between_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDRE (Prop_fdre_C_Q)         0.518     5.733 f  move_player_1/game/distance_between_reg[9]/Q
                         net (fo=1, routed)           0.671     6.404    move_player_1/game/distance_between[9]
    SLICE_X63Y75         LUT6 (Prop_lut6_I3_O)        0.124     6.528 r  move_player_1/game/FSM_onehot_p1_next_state[2]_i_4/O
                         net (fo=3, routed)           0.996     7.524    move_player_1/game/FSM_onehot_p1_next_state[2]_i_4_n_0
    SLICE_X63Y81         LUT5 (Prop_lut5_I1_O)        0.150     7.674 r  move_player_1/game/FSM_onehot_p1_next_state[1]_i_2/O
                         net (fo=2, routed)           0.968     8.642    move_player_1/game/FSM_onehot_p1_next_state[1]_i_2_n_0
    SLICE_X66Y79         LUT5 (Prop_lut5_I1_O)        0.326     8.968 r  move_player_1/game/FSM_onehot_p1_next_state[2]_i_3/O
                         net (fo=3, routed)           0.313     9.281    move_player_1/game/p1_next_state
    SLICE_X67Y80         LUT4 (Prop_lut4_I2_O)        0.124     9.405 r  move_player_1/game/FSM_onehot_p1_next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     9.405    move_player_1/game/FSM_onehot_p1_next_state[0]_i_1_n_0
    SLICE_X67Y80         FDRE                                         r  move_player_1/game/FSM_onehot_p1_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.501    14.924    move_player_1/game/clk_100mhz
    SLICE_X67Y80         FDRE                                         r  move_player_1/game/FSM_onehot_p1_next_state_reg[0]/C
                         clock pessimism              0.259    15.183    
                         clock uncertainty           -0.035    15.147    
    SLICE_X67Y80         FDRE (Setup_fdre_C_D)        0.031    15.178    move_player_1/game/FSM_onehot_p1_next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                          -9.405    
  -------------------------------------------------------------------
                         slack                                  5.773    

Slack (MET) :             5.785ns  (required time - arrival time)
  Source:                 move_player_1/game/distance_between_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            move_player_1/game/FSM_onehot_p1_next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.178ns  (logic 1.242ns (29.724%)  route 2.936ns (70.276%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.612     5.215    move_player_1/game/clk_100mhz
    SLICE_X62Y75         FDRE                                         r  move_player_1/game/distance_between_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDRE (Prop_fdre_C_Q)         0.518     5.733 f  move_player_1/game/distance_between_reg[9]/Q
                         net (fo=1, routed)           0.671     6.404    move_player_1/game/distance_between[9]
    SLICE_X63Y75         LUT6 (Prop_lut6_I3_O)        0.124     6.528 r  move_player_1/game/FSM_onehot_p1_next_state[2]_i_4/O
                         net (fo=3, routed)           0.996     7.524    move_player_1/game/FSM_onehot_p1_next_state[2]_i_4_n_0
    SLICE_X63Y81         LUT5 (Prop_lut5_I1_O)        0.150     7.674 r  move_player_1/game/FSM_onehot_p1_next_state[1]_i_2/O
                         net (fo=2, routed)           0.968     8.642    move_player_1/game/FSM_onehot_p1_next_state[1]_i_2_n_0
    SLICE_X66Y79         LUT5 (Prop_lut5_I1_O)        0.326     8.968 r  move_player_1/game/FSM_onehot_p1_next_state[2]_i_3/O
                         net (fo=3, routed)           0.301     9.269    move_player_1/game/p1_next_state
    SLICE_X67Y80         LUT3 (Prop_lut3_I1_O)        0.124     9.393 r  move_player_1/game/FSM_onehot_p1_next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     9.393    move_player_1/game/FSM_onehot_p1_next_state[1]_i_1_n_0
    SLICE_X67Y80         FDRE                                         r  move_player_1/game/FSM_onehot_p1_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.501    14.924    move_player_1/game/clk_100mhz
    SLICE_X67Y80         FDRE                                         r  move_player_1/game/FSM_onehot_p1_next_state_reg[1]/C
                         clock pessimism              0.259    15.183    
                         clock uncertainty           -0.035    15.147    
    SLICE_X67Y80         FDRE (Setup_fdre_C_D)        0.031    15.178    move_player_1/game/FSM_onehot_p1_next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                          -9.393    
  -------------------------------------------------------------------
                         slack                                  5.785    

Slack (MET) :             6.503ns  (required time - arrival time)
  Source:                 move_player_1/game/distance_p2_to_p1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            move_player_1/game/distance_between_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 1.428ns (41.375%)  route 2.023ns (58.625%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.612     5.215    move_player_1/game/clk_100mhz
    SLICE_X62Y74         FDRE                                         r  move_player_1/game/distance_p2_to_p1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.518     5.733 r  move_player_1/game/distance_p2_to_p1_reg[9]/Q
                         net (fo=3, routed)           1.165     6.898    move_player_1/game/distance_p2_to_p1[9]
    SLICE_X63Y74         LUT4 (Prop_lut4_I2_O)        0.124     7.022 r  move_player_1/game/distance_between[11]_i_7/O
                         net (fo=1, routed)           0.000     7.022    move_player_1/game/distance_between[11]_i_7_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.479 r  move_player_1/game/distance_between_reg[11]_i_2/CO[1]
                         net (fo=7, routed)           0.858     8.337    move_player_1/game/distance_between2
    SLICE_X63Y75         LUT3 (Prop_lut3_I2_O)        0.329     8.666 r  move_player_1/game/distance_between[10]_i_1/O
                         net (fo=1, routed)           0.000     8.666    move_player_1/game/distance_between[10]_i_1_n_0
    SLICE_X63Y75         FDRE                                         r  move_player_1/game/distance_between_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.494    14.917    move_player_1/game/clk_100mhz
    SLICE_X63Y75         FDRE                                         r  move_player_1/game/distance_between_reg[10]/C
                         clock pessimism              0.259    15.176    
                         clock uncertainty           -0.035    15.140    
    SLICE_X63Y75         FDRE (Setup_fdre_C_D)        0.029    15.169    move_player_1/game/distance_between_reg[10]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                          -8.666    
  -------------------------------------------------------------------
                         slack                                  6.503    

Slack (MET) :             6.505ns  (required time - arrival time)
  Source:                 move_player_1/game/distance_p2_to_p1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            move_player_1/game/distance_between_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 1.428ns (41.375%)  route 2.023ns (58.625%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.612     5.215    move_player_1/game/clk_100mhz
    SLICE_X62Y74         FDRE                                         r  move_player_1/game/distance_p2_to_p1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.518     5.733 r  move_player_1/game/distance_p2_to_p1_reg[9]/Q
                         net (fo=3, routed)           1.165     6.898    move_player_1/game/distance_p2_to_p1[9]
    SLICE_X63Y74         LUT4 (Prop_lut4_I2_O)        0.124     7.022 r  move_player_1/game/distance_between[11]_i_7/O
                         net (fo=1, routed)           0.000     7.022    move_player_1/game/distance_between[11]_i_7_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.479 r  move_player_1/game/distance_between_reg[11]_i_2/CO[1]
                         net (fo=7, routed)           0.858     8.337    move_player_1/game/distance_between2
    SLICE_X63Y75         LUT3 (Prop_lut3_I2_O)        0.329     8.666 r  move_player_1/game/distance_between[7]_i_1/O
                         net (fo=1, routed)           0.000     8.666    move_player_1/game/distance_between[7]_i_1_n_0
    SLICE_X63Y75         FDRE                                         r  move_player_1/game/distance_between_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.494    14.917    move_player_1/game/clk_100mhz
    SLICE_X63Y75         FDRE                                         r  move_player_1/game/distance_between_reg[7]/C
                         clock pessimism              0.259    15.176    
                         clock uncertainty           -0.035    15.140    
    SLICE_X63Y75         FDRE (Setup_fdre_C_D)        0.031    15.171    move_player_1/game/distance_between_reg[7]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                          -8.666    
  -------------------------------------------------------------------
                         slack                                  6.505    

Slack (MET) :             6.506ns  (required time - arrival time)
  Source:                 move_player_1/game/distance_p2_to_p1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            move_player_1/game/distance_between_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 1.428ns (41.387%)  route 2.022ns (58.613%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.612     5.215    move_player_1/game/clk_100mhz
    SLICE_X62Y74         FDRE                                         r  move_player_1/game/distance_p2_to_p1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.518     5.733 r  move_player_1/game/distance_p2_to_p1_reg[9]/Q
                         net (fo=3, routed)           1.165     6.898    move_player_1/game/distance_p2_to_p1[9]
    SLICE_X63Y74         LUT4 (Prop_lut4_I2_O)        0.124     7.022 r  move_player_1/game/distance_between[11]_i_7/O
                         net (fo=1, routed)           0.000     7.022    move_player_1/game/distance_between[11]_i_7_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.479 r  move_player_1/game/distance_between_reg[11]_i_2/CO[1]
                         net (fo=7, routed)           0.857     8.336    move_player_1/game/distance_between2
    SLICE_X63Y75         LUT3 (Prop_lut3_I2_O)        0.329     8.665 r  move_player_1/game/distance_between[11]_i_1/O
                         net (fo=1, routed)           0.000     8.665    move_player_1/game/distance_between[11]_i_1_n_0
    SLICE_X63Y75         FDRE                                         r  move_player_1/game/distance_between_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.494    14.917    move_player_1/game/clk_100mhz
    SLICE_X63Y75         FDRE                                         r  move_player_1/game/distance_between_reg[11]/C
                         clock pessimism              0.259    15.176    
                         clock uncertainty           -0.035    15.140    
    SLICE_X63Y75         FDRE (Setup_fdre_C_D)        0.031    15.171    move_player_1/game/distance_between_reg[11]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                          -8.665    
  -------------------------------------------------------------------
                         slack                                  6.506    

Slack (MET) :             6.519ns  (required time - arrival time)
  Source:                 move_player_1/game/distance_p2_to_p1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            move_player_1/game/distance_between_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 1.458ns (41.880%)  route 2.023ns (58.120%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.612     5.215    move_player_1/game/clk_100mhz
    SLICE_X62Y74         FDRE                                         r  move_player_1/game/distance_p2_to_p1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.518     5.733 r  move_player_1/game/distance_p2_to_p1_reg[9]/Q
                         net (fo=3, routed)           1.165     6.898    move_player_1/game/distance_p2_to_p1[9]
    SLICE_X63Y74         LUT4 (Prop_lut4_I2_O)        0.124     7.022 r  move_player_1/game/distance_between[11]_i_7/O
                         net (fo=1, routed)           0.000     7.022    move_player_1/game/distance_between[11]_i_7_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.479 r  move_player_1/game/distance_between_reg[11]_i_2/CO[1]
                         net (fo=7, routed)           0.858     8.337    move_player_1/game/distance_between2
    SLICE_X63Y75         LUT3 (Prop_lut3_I2_O)        0.359     8.696 r  move_player_1/game/distance_between[8]_i_1/O
                         net (fo=1, routed)           0.000     8.696    move_player_1/game/distance_between[8]_i_1_n_0
    SLICE_X63Y75         FDRE                                         r  move_player_1/game/distance_between_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.494    14.917    move_player_1/game/clk_100mhz
    SLICE_X63Y75         FDRE                                         r  move_player_1/game/distance_between_reg[8]/C
                         clock pessimism              0.259    15.176    
                         clock uncertainty           -0.035    15.140    
    SLICE_X63Y75         FDRE (Setup_fdre_C_D)        0.075    15.215    move_player_1/game/distance_between_reg[8]
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                          -8.696    
  -------------------------------------------------------------------
                         slack                                  6.519    

Slack (MET) :             6.521ns  (required time - arrival time)
  Source:                 move_player_1/game/distance_p2_to_p1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            move_player_1/game/distance_between_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.479ns  (logic 1.456ns (41.847%)  route 2.023ns (58.153%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.612     5.215    move_player_1/game/clk_100mhz
    SLICE_X62Y74         FDRE                                         r  move_player_1/game/distance_p2_to_p1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.518     5.733 r  move_player_1/game/distance_p2_to_p1_reg[9]/Q
                         net (fo=3, routed)           1.165     6.898    move_player_1/game/distance_p2_to_p1[9]
    SLICE_X63Y74         LUT4 (Prop_lut4_I2_O)        0.124     7.022 r  move_player_1/game/distance_between[11]_i_7/O
                         net (fo=1, routed)           0.000     7.022    move_player_1/game/distance_between[11]_i_7_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.479 r  move_player_1/game/distance_between_reg[11]_i_2/CO[1]
                         net (fo=7, routed)           0.858     8.337    move_player_1/game/distance_between2
    SLICE_X63Y75         LUT3 (Prop_lut3_I2_O)        0.357     8.694 r  move_player_1/game/distance_between[6]_i_1/O
                         net (fo=1, routed)           0.000     8.694    move_player_1/game/distance_between[6]_i_1_n_0
    SLICE_X63Y75         FDRE                                         r  move_player_1/game/distance_between_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.494    14.917    move_player_1/game/clk_100mhz
    SLICE_X63Y75         FDRE                                         r  move_player_1/game/distance_between_reg[6]/C
                         clock pessimism              0.259    15.176    
                         clock uncertainty           -0.035    15.140    
    SLICE_X63Y75         FDRE (Setup_fdre_C_D)        0.075    15.215    move_player_1/game/distance_between_reg[6]
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                          -8.694    
  -------------------------------------------------------------------
                         slack                                  6.521    

Slack (MET) :             6.522ns  (required time - arrival time)
  Source:                 move_player_1/game/distance_p2_to_p1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            move_player_1/game/distance_between_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 1.456ns (41.859%)  route 2.022ns (58.141%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.612     5.215    move_player_1/game/clk_100mhz
    SLICE_X62Y74         FDRE                                         r  move_player_1/game/distance_p2_to_p1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.518     5.733 r  move_player_1/game/distance_p2_to_p1_reg[9]/Q
                         net (fo=3, routed)           1.165     6.898    move_player_1/game/distance_p2_to_p1[9]
    SLICE_X63Y74         LUT4 (Prop_lut4_I2_O)        0.124     7.022 r  move_player_1/game/distance_between[11]_i_7/O
                         net (fo=1, routed)           0.000     7.022    move_player_1/game/distance_between[11]_i_7_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.479 r  move_player_1/game/distance_between_reg[11]_i_2/CO[1]
                         net (fo=7, routed)           0.857     8.336    move_player_1/game/distance_between2
    SLICE_X63Y75         LUT3 (Prop_lut3_I2_O)        0.357     8.693 r  move_player_1/game/distance_between[5]_i_1/O
                         net (fo=1, routed)           0.000     8.693    move_player_1/game/distance_between[5]_i_1_n_0
    SLICE_X63Y75         FDRE                                         r  move_player_1/game/distance_between_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.494    14.917    move_player_1/game/clk_100mhz
    SLICE_X63Y75         FDRE                                         r  move_player_1/game/distance_between_reg[5]/C
                         clock pessimism              0.259    15.176    
                         clock uncertainty           -0.035    15.140    
    SLICE_X63Y75         FDRE (Setup_fdre_C_D)        0.075    15.215    move_player_1/game/distance_between_reg[5]
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                          -8.693    
  -------------------------------------------------------------------
                         slack                                  6.522    

Slack (MET) :             7.042ns  (required time - arrival time)
  Source:                 move_player_1/game/distance_p2_to_p1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            move_player_1/game/distance_between_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.960ns  (logic 1.428ns (48.238%)  route 1.532ns (51.762%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.612     5.215    move_player_1/game/clk_100mhz
    SLICE_X62Y74         FDRE                                         r  move_player_1/game/distance_p2_to_p1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.518     5.733 r  move_player_1/game/distance_p2_to_p1_reg[9]/Q
                         net (fo=3, routed)           1.165     6.898    move_player_1/game/distance_p2_to_p1[9]
    SLICE_X63Y74         LUT4 (Prop_lut4_I2_O)        0.124     7.022 r  move_player_1/game/distance_between[11]_i_7/O
                         net (fo=1, routed)           0.000     7.022    move_player_1/game/distance_between[11]_i_7_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.479 r  move_player_1/game/distance_between_reg[11]_i_2/CO[1]
                         net (fo=7, routed)           0.367     7.846    move_player_1/game/distance_between2
    SLICE_X62Y75         LUT3 (Prop_lut3_I2_O)        0.329     8.175 r  move_player_1/game/distance_between[9]_i_1/O
                         net (fo=1, routed)           0.000     8.175    move_player_1/game/distance_between[9]_i_1_n_0
    SLICE_X62Y75         FDRE                                         r  move_player_1/game/distance_between_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.494    14.917    move_player_1/game/clk_100mhz
    SLICE_X62Y75         FDRE                                         r  move_player_1/game/distance_between_reg[9]/C
                         clock pessimism              0.259    15.176    
                         clock uncertainty           -0.035    15.140    
    SLICE_X62Y75         FDRE (Setup_fdre_C_D)        0.077    15.217    move_player_1/game/distance_between_reg[9]
  -------------------------------------------------------------------
                         required time                         15.217    
                         arrival time                          -8.175    
  -------------------------------------------------------------------
                         slack                                  7.042    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 move_player_1/game/FSM_onehot_p1_next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            move_player_1/game/FSM_onehot_player_1_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.756%)  route 0.181ns (56.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.560     1.479    move_player_1/game/clk_100mhz
    SLICE_X67Y80         FDRE                                         r  move_player_1/game/FSM_onehot_p1_next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y80         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  move_player_1/game/FSM_onehot_p1_next_state_reg[1]/Q
                         net (fo=2, routed)           0.181     1.802    move_player_1/game/FSM_onehot_p1_next_state_reg_n_0_[1]
    SLICE_X71Y79         FDRE                                         r  move_player_1/game/FSM_onehot_player_1_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.829     1.994    move_player_1/game/clk_100mhz
    SLICE_X71Y79         FDRE                                         r  move_player_1/game/FSM_onehot_player_1_state_reg[1]/C
                         clock pessimism             -0.479     1.514    
    SLICE_X71Y79         FDRE (Hold_fdre_C_D)         0.070     1.584    move_player_1/game/FSM_onehot_player_1_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 move_player_1/game/FSM_onehot_p1_next_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            move_player_1/game/FSM_onehot_player_1_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.422%)  route 0.184ns (56.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.560     1.479    move_player_1/game/clk_100mhz
    SLICE_X67Y80         FDRE                                         r  move_player_1/game/FSM_onehot_p1_next_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y80         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  move_player_1/game/FSM_onehot_p1_next_state_reg[2]/Q
                         net (fo=2, routed)           0.184     1.804    move_player_1/game/FSM_onehot_p1_next_state_reg_n_0_[2]
    SLICE_X69Y79         FDRE                                         r  move_player_1/game/FSM_onehot_player_1_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.829     1.994    move_player_1/game/clk_100mhz
    SLICE_X69Y79         FDRE                                         r  move_player_1/game/FSM_onehot_player_1_state_reg[2]/C
                         clock pessimism             -0.479     1.514    
    SLICE_X69Y79         FDRE (Hold_fdre_C_D)         0.070     1.584    move_player_1/game/FSM_onehot_player_1_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 move_player_1/game/FSM_onehot_p1_next_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            move_player_1/game/FSM_onehot_p1_next_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.560     1.479    move_player_1/game/clk_100mhz
    SLICE_X67Y80         FDRE                                         r  move_player_1/game/FSM_onehot_p1_next_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y80         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  move_player_1/game/FSM_onehot_p1_next_state_reg[2]/Q
                         net (fo=2, routed)           0.168     1.789    move_player_1/game/FSM_onehot_p1_next_state_reg_n_0_[2]
    SLICE_X67Y80         LUT4 (Prop_lut4_I3_O)        0.045     1.834 r  move_player_1/game/FSM_onehot_p1_next_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.834    move_player_1/game/FSM_onehot_p1_next_state[2]_i_1_n_0
    SLICE_X67Y80         FDRE                                         r  move_player_1/game/FSM_onehot_p1_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.830     1.995    move_player_1/game/clk_100mhz
    SLICE_X67Y80         FDRE                                         r  move_player_1/game/FSM_onehot_p1_next_state_reg[2]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X67Y80         FDRE (Hold_fdre_C_D)         0.091     1.570    move_player_1/game/FSM_onehot_p1_next_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 move_player_1/game/distance_p1_to_p2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            move_player_1/game/distance_between_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.190ns (43.564%)  route 0.246ns (56.436%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.556     1.475    move_player_1/game/clk_100mhz
    SLICE_X64Y73         FDRE                                         r  move_player_1/game/distance_p1_to_p2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y73         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  move_player_1/game/distance_p1_to_p2_reg[5]/Q
                         net (fo=3, routed)           0.246     1.862    move_player_1/game/distance_p1_to_p2[5]
    SLICE_X63Y75         LUT3 (Prop_lut3_I0_O)        0.049     1.911 r  move_player_1/game/distance_between[5]_i_1/O
                         net (fo=1, routed)           0.000     1.911    move_player_1/game/distance_between[5]_i_1_n_0
    SLICE_X63Y75         FDRE                                         r  move_player_1/game/distance_between_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.823     1.988    move_player_1/game/clk_100mhz
    SLICE_X63Y75         FDRE                                         r  move_player_1/game/distance_between_reg[5]/C
                         clock pessimism             -0.479     1.508    
    SLICE_X63Y75         FDRE (Hold_fdre_C_D)         0.107     1.615    move_player_1/game/distance_between_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 move_player_1/game/distance_p1_to_p2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            move_player_1/game/distance_between_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.192ns (43.767%)  route 0.247ns (56.233%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.555     1.474    move_player_1/game/clk_100mhz
    SLICE_X64Y74         FDRE                                         r  move_player_1/game/distance_p1_to_p2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  move_player_1/game/distance_p1_to_p2_reg[8]/Q
                         net (fo=3, routed)           0.247     1.862    move_player_1/game/distance_p1_to_p2[8]
    SLICE_X63Y75         LUT3 (Prop_lut3_I0_O)        0.051     1.913 r  move_player_1/game/distance_between[8]_i_1/O
                         net (fo=1, routed)           0.000     1.913    move_player_1/game/distance_between[8]_i_1_n_0
    SLICE_X63Y75         FDRE                                         r  move_player_1/game/distance_between_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.823     1.988    move_player_1/game/clk_100mhz
    SLICE_X63Y75         FDRE                                         r  move_player_1/game/distance_between_reg[8]/C
                         clock pessimism             -0.479     1.508    
    SLICE_X63Y75         FDRE (Hold_fdre_C_D)         0.107     1.615    move_player_1/game/distance_between_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 move_player_1/game/distance_p1_to_p2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            move_player_1/game/distance_between_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.910%)  route 0.238ns (56.090%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.555     1.474    move_player_1/game/clk_100mhz
    SLICE_X64Y74         FDRE                                         r  move_player_1/game/distance_p1_to_p2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  move_player_1/game/distance_p1_to_p2_reg[10]/Q
                         net (fo=3, routed)           0.238     1.853    move_player_1/game/distance_p1_to_p2[10]
    SLICE_X63Y75         LUT3 (Prop_lut3_I0_O)        0.045     1.898 r  move_player_1/game/distance_between[10]_i_1/O
                         net (fo=1, routed)           0.000     1.898    move_player_1/game/distance_between[10]_i_1_n_0
    SLICE_X63Y75         FDRE                                         r  move_player_1/game/distance_between_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.823     1.988    move_player_1/game/clk_100mhz
    SLICE_X63Y75         FDRE                                         r  move_player_1/game/distance_between_reg[10]/C
                         clock pessimism             -0.479     1.508    
    SLICE_X63Y75         FDRE (Hold_fdre_C_D)         0.091     1.599    move_player_1/game/distance_between_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 move_player_1/game/FSM_onehot_p1_next_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            move_player_1/game/FSM_onehot_player_1_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.495%)  route 0.235ns (62.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.560     1.479    move_player_1/game/clk_100mhz
    SLICE_X67Y80         FDRE                                         r  move_player_1/game/FSM_onehot_p1_next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y80         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  move_player_1/game/FSM_onehot_p1_next_state_reg[0]/Q
                         net (fo=2, routed)           0.235     1.855    move_player_1/game/FSM_onehot_p1_next_state_reg_n_0_[0]
    SLICE_X67Y80         FDRE                                         r  move_player_1/game/FSM_onehot_player_1_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.830     1.995    move_player_1/game/clk_100mhz
    SLICE_X67Y80         FDRE                                         r  move_player_1/game/FSM_onehot_player_1_state_reg[0]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X67Y80         FDRE (Hold_fdre_C_D)         0.075     1.554    move_player_1/game/FSM_onehot_player_1_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 move_player_1/game/distance_p1_to_p2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            move_player_1/game/distance_between_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.186ns (40.783%)  route 0.270ns (59.217%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.555     1.474    move_player_1/game/clk_100mhz
    SLICE_X64Y74         FDRE                                         r  move_player_1/game/distance_p1_to_p2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  move_player_1/game/distance_p1_to_p2_reg[9]/Q
                         net (fo=3, routed)           0.270     1.885    move_player_1/game/distance_p1_to_p2[9]
    SLICE_X62Y75         LUT3 (Prop_lut3_I0_O)        0.045     1.930 r  move_player_1/game/distance_between[9]_i_1/O
                         net (fo=1, routed)           0.000     1.930    move_player_1/game/distance_between[9]_i_1_n_0
    SLICE_X62Y75         FDRE                                         r  move_player_1/game/distance_between_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.823     1.988    move_player_1/game/clk_100mhz
    SLICE_X62Y75         FDRE                                         r  move_player_1/game/distance_between_reg[9]/C
                         clock pessimism             -0.479     1.508    
    SLICE_X62Y75         FDRE (Hold_fdre_C_D)         0.120     1.628    move_player_1/game/distance_between_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 move_player_1/game/FSM_onehot_p1_next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            move_player_1/game/FSM_onehot_p1_next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.465%)  route 0.232ns (55.535%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.560     1.479    move_player_1/game/clk_100mhz
    SLICE_X67Y80         FDRE                                         r  move_player_1/game/FSM_onehot_p1_next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y80         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  move_player_1/game/FSM_onehot_p1_next_state_reg[1]/Q
                         net (fo=2, routed)           0.232     1.853    move_player_1/game/FSM_onehot_p1_next_state_reg_n_0_[1]
    SLICE_X67Y80         LUT3 (Prop_lut3_I2_O)        0.045     1.898 r  move_player_1/game/FSM_onehot_p1_next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.898    move_player_1/game/FSM_onehot_p1_next_state[1]_i_1_n_0
    SLICE_X67Y80         FDRE                                         r  move_player_1/game/FSM_onehot_p1_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.830     1.995    move_player_1/game/clk_100mhz
    SLICE_X67Y80         FDRE                                         r  move_player_1/game/FSM_onehot_p1_next_state_reg[1]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X67Y80         FDRE (Hold_fdre_C_D)         0.092     1.571    move_player_1/game/FSM_onehot_p1_next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 move_player_1/game/distance_p2_to_p1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            move_player_1/game/distance_between_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.209ns (44.558%)  route 0.260ns (55.442%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.556     1.475    move_player_1/game/clk_100mhz
    SLICE_X62Y73         FDRE                                         r  move_player_1/game/distance_p2_to_p1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y73         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  move_player_1/game/distance_p2_to_p1_reg[7]/Q
                         net (fo=3, routed)           0.260     1.899    move_player_1/game/distance_p2_to_p1[7]
    SLICE_X63Y75         LUT3 (Prop_lut3_I1_O)        0.045     1.944 r  move_player_1/game/distance_between[7]_i_1/O
                         net (fo=1, routed)           0.000     1.944    move_player_1/game/distance_between[7]_i_1_n_0
    SLICE_X63Y75         FDRE                                         r  move_player_1/game/distance_between_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.823     1.988    move_player_1/game/clk_100mhz
    SLICE_X63Y75         FDRE                                         r  move_player_1/game/distance_between_reg[7]/C
                         clock pessimism             -0.479     1.508    
    SLICE_X63Y75         FDRE (Hold_fdre_C_D)         0.092     1.600    move_player_1/game/distance_between_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.344    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_100mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X67Y80    move_player_1/game/FSM_onehot_p1_next_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X67Y80    move_player_1/game/FSM_onehot_p1_next_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X67Y80    move_player_1/game/FSM_onehot_p1_next_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X67Y80    move_player_1/game/FSM_onehot_player_1_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X71Y79    move_player_1/game/FSM_onehot_player_1_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X69Y79    move_player_1/game/FSM_onehot_player_1_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y75    move_player_1/game/distance_between_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y75    move_player_1/game/distance_between_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y75    move_player_1/game/distance_between_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y72    move_player_1/game/distance_p1_to_p2_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y72    move_player_1/game/distance_p1_to_p2_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y72    move_player_1/game/distance_p1_to_p2_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y72    move_player_1/game/distance_p1_to_p2_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y73    move_player_1/game/distance_p1_to_p2_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y73    move_player_1/game/distance_p1_to_p2_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y73    move_player_1/game/distance_p1_to_p2_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y73    move_player_1/game/distance_p1_to_p2_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y72    move_player_1/game/distance_p2_to_p1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y72    move_player_1/game/distance_p2_to_p1_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y72    move_player_1/game/distance_p1_to_p2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y72    move_player_1/game/distance_p1_to_p2_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y72    move_player_1/game/distance_p1_to_p2_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y72    move_player_1/game/distance_p1_to_p2_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y73    move_player_1/game/distance_p1_to_p2_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y73    move_player_1/game/distance_p1_to_p2_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y73    move_player_1/game/distance_p1_to_p2_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y73    move_player_1/game/distance_p1_to_p2_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y80    move_player_1/game/FSM_onehot_p1_next_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y80    move_player_1/game/FSM_onehot_p1_next_state_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_final

Setup :            2  Failing Endpoints,  Worst Slack       -4.376ns,  Total Violation       -8.722ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.376ns  (required time - arrival time)
  Source:                 move_player_1/game/FSM_onehot_player_1_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            move_player_1/p1_blob/offset_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_final rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.025ns  (logic 0.580ns (56.569%)  route 0.445ns (43.431%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 32.271 - 30.769 ) 
    Source Clock Delay      (SCD):    5.223ns = ( 35.223 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.620    35.223    move_player_1/game/clk_100mhz
    SLICE_X69Y79         FDRE                                         r  move_player_1/game/FSM_onehot_player_1_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y79         FDRE (Prop_fdre_C_Q)         0.456    35.679 f  move_player_1/game/FSM_onehot_player_1_state_reg[2]/Q
                         net (fo=4, routed)           0.445    36.124    move_player_1/game/p1_state[1]
    SLICE_X68Y79         LUT4 (Prop_lut4_I1_O)        0.124    36.248 r  move_player_1/game/offset[12]_i_1/O
                         net (fo=1, routed)           0.000    36.248    move_player_1/p1_blob/offset_reg[12]_1
    SLICE_X68Y79         FDRE                                         r  move_player_1/p1_blob/offset_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.683    32.452    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.758 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.681    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clkdivider/inst/clkout1_buf/O
                         net (fo=298, routed)         1.498    32.271    move_player_1/p1_blob/clk_out1
    SLICE_X68Y79         FDRE                                         r  move_player_1/p1_blob/offset_reg[12]/C
                         clock pessimism              0.000    32.271    
                         clock uncertainty           -0.430    31.840    
    SLICE_X68Y79         FDRE (Setup_fdre_C_D)        0.032    31.872    move_player_1/p1_blob/offset_reg[12]
  -------------------------------------------------------------------
                         required time                         31.872    
                         arrival time                         -36.248    
  -------------------------------------------------------------------
                         slack                                 -4.376    

Slack (VIOLATED) :        -4.347ns  (required time - arrival time)
  Source:                 move_player_1/game/FSM_onehot_player_1_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            move_player_1/p1_blob/offset_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_final rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        0.993ns  (logic 0.580ns (58.391%)  route 0.413ns (41.609%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 32.271 - 30.769 ) 
    Source Clock Delay      (SCD):    5.223ns = ( 35.223 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.620    35.223    move_player_1/game/clk_100mhz
    SLICE_X71Y79         FDRE                                         r  move_player_1/game/FSM_onehot_player_1_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y79         FDRE (Prop_fdre_C_Q)         0.456    35.679 f  move_player_1/game/FSM_onehot_player_1_state_reg[1]/Q
                         net (fo=4, routed)           0.413    36.092    move_player_1/game/p1_state[0]
    SLICE_X71Y80         LUT4 (Prop_lut4_I1_O)        0.124    36.216 r  move_player_1/game/offset[13]_i_1/O
                         net (fo=1, routed)           0.000    36.216    move_player_1/p1_blob/offset_reg[13]_0
    SLICE_X71Y80         FDRE                                         r  move_player_1/p1_blob/offset_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.683    32.452    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.758 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.681    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clkdivider/inst/clkout1_buf/O
                         net (fo=298, routed)         1.498    32.271    move_player_1/p1_blob/clk_out1
    SLICE_X71Y80         FDRE                                         r  move_player_1/p1_blob/offset_reg[13]/C
                         clock pessimism              0.000    32.271    
                         clock uncertainty           -0.430    31.840    
    SLICE_X71Y80         FDRE (Setup_fdre_C_D)        0.029    31.869    move_player_1/p1_blob/offset_reg[13]
  -------------------------------------------------------------------
                         required time                         31.869    
                         arrival time                         -36.216    
  -------------------------------------------------------------------
                         slack                                 -4.347    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 move_player_1/game/FSM_onehot_player_1_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            move_player_1/p1_blob/offset_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.470%)  route 0.117ns (38.530%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.559     1.478    move_player_1/game/clk_100mhz
    SLICE_X69Y79         FDRE                                         r  move_player_1/game/FSM_onehot_player_1_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y79         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  move_player_1/game/FSM_onehot_player_1_state_reg[2]/Q
                         net (fo=4, routed)           0.117     1.736    move_player_1/game/p1_state[1]
    SLICE_X71Y80         LUT4 (Prop_lut4_I0_O)        0.045     1.781 r  move_player_1/game/offset[13]_i_1/O
                         net (fo=1, routed)           0.000     1.781    move_player_1/p1_blob/offset_reg[13]_0
    SLICE_X71Y80         FDRE                                         r  move_player_1/p1_blob/offset_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=298, routed)         0.828     0.830    move_player_1/p1_blob/clk_out1
    SLICE_X71Y80         FDRE                                         r  move_player_1/p1_blob/offset_reg[13]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.430     1.260    
    SLICE_X71Y80         FDRE (Hold_fdre_C_D)         0.091     1.351    move_player_1/p1_blob/offset_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 move_player_1/game/FSM_onehot_player_1_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            move_player_1/p1_blob/offset_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.689%)  route 0.126ns (40.311%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.559     1.478    move_player_1/game/clk_100mhz
    SLICE_X71Y79         FDRE                                         r  move_player_1/game/FSM_onehot_player_1_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y79         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  move_player_1/game/FSM_onehot_player_1_state_reg[1]/Q
                         net (fo=4, routed)           0.126     1.745    move_player_1/game/p1_state[0]
    SLICE_X68Y79         LUT4 (Prop_lut4_I0_O)        0.045     1.790 r  move_player_1/game/offset[12]_i_1/O
                         net (fo=1, routed)           0.000     1.790    move_player_1/p1_blob/offset_reg[12]_1
    SLICE_X68Y79         FDRE                                         r  move_player_1/p1_blob/offset_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=298, routed)         0.827     0.829    move_player_1/p1_blob/clk_out1
    SLICE_X68Y79         FDRE                                         r  move_player_1/p1_blob/offset_reg[12]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.430     1.259    
    SLICE_X68Y79         FDRE (Hold_fdre_C_D)         0.092     1.351    move_player_1/p1_blob/offset_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.439    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_final
  To Clock:  sys_clk_pin

Setup :           24  Failing Endpoints,  Worst Slack       -4.625ns,  Total Violation      -93.735ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.625ns  (required time - arrival time)
  Source:                 move_player_1/x_in_p2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/game/distance_p1_to_p2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_out1_clk_wiz_final rise@169.231ns)
  Data Path Delay:        8.329ns  (logic 1.220ns (14.648%)  route 7.109ns (85.352%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        3.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 174.918 - 170.000 ) 
    Source Clock Delay      (SCD):    1.615ns = ( 170.846 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=298, routed)         1.613   170.846    move_player_1/clk_out1
    SLICE_X63Y72         FDRE                                         r  move_player_1/x_in_p2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y72         FDRE (Prop_fdre_C_Q)         0.456   171.302 r  move_player_1/x_in_p2_reg[9]/Q
                         net (fo=11, routed)          7.109   178.411    move_player_1/game/Q[9]
    SLICE_X64Y74         LUT5 (Prop_lut5_I0_O)        0.124   178.535 r  move_player_1/game/distance_p1_to_p2[11]_i_4/O
                         net (fo=1, routed)           0.000   178.535    move_player_1/game/distance_p1_to_p2[11]_i_4_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   179.175 r  move_player_1/game/distance_p1_to_p2_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000   179.175    move_player_1/game/distance_p1_to_p20[11]
    SLICE_X64Y74         FDRE                                         r  move_player_1/game/distance_p1_to_p2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.495   174.918    move_player_1/game/clk_100mhz
    SLICE_X64Y74         FDRE                                         r  move_player_1/game/distance_p1_to_p2_reg[11]/C
                         clock pessimism              0.000   174.918    
                         clock uncertainty           -0.430   174.488    
    SLICE_X64Y74         FDRE (Setup_fdre_C_D)        0.062   174.549    move_player_1/game/distance_p1_to_p2_reg[11]
  -------------------------------------------------------------------
                         required time                        174.549    
                         arrival time                        -179.175    
  -------------------------------------------------------------------
                         slack                                 -4.625    

Slack (VIOLATED) :        -4.565ns  (required time - arrival time)
  Source:                 move_player_1/x_in_p2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/game/distance_p1_to_p2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_out1_clk_wiz_final rise@169.231ns)
  Data Path Delay:        8.269ns  (logic 1.160ns (14.029%)  route 7.109ns (85.971%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        3.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 174.918 - 170.000 ) 
    Source Clock Delay      (SCD):    1.615ns = ( 170.846 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=298, routed)         1.613   170.846    move_player_1/clk_out1
    SLICE_X63Y72         FDRE                                         r  move_player_1/x_in_p2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y72         FDRE (Prop_fdre_C_Q)         0.456   171.302 r  move_player_1/x_in_p2_reg[9]/Q
                         net (fo=11, routed)          7.109   178.411    move_player_1/game/Q[9]
    SLICE_X64Y74         LUT5 (Prop_lut5_I0_O)        0.124   178.535 r  move_player_1/game/distance_p1_to_p2[11]_i_4/O
                         net (fo=1, routed)           0.000   178.535    move_player_1/game/distance_p1_to_p2[11]_i_4_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   179.115 r  move_player_1/game/distance_p1_to_p2_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000   179.115    move_player_1/game/distance_p1_to_p20[10]
    SLICE_X64Y74         FDRE                                         r  move_player_1/game/distance_p1_to_p2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.495   174.918    move_player_1/game/clk_100mhz
    SLICE_X64Y74         FDRE                                         r  move_player_1/game/distance_p1_to_p2_reg[10]/C
                         clock pessimism              0.000   174.918    
                         clock uncertainty           -0.430   174.488    
    SLICE_X64Y74         FDRE (Setup_fdre_C_D)        0.062   174.549    move_player_1/game/distance_p1_to_p2_reg[10]
  -------------------------------------------------------------------
                         required time                        174.549    
                         arrival time                        -179.115    
  -------------------------------------------------------------------
                         slack                                 -4.565    

Slack (VIOLATED) :        -4.356ns  (required time - arrival time)
  Source:                 move_player_1/x_in_p2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/game/distance_p2_to_p1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_out1_clk_wiz_final rise@169.231ns)
  Data Path Delay:        8.106ns  (logic 1.004ns (12.387%)  route 7.102ns (87.613%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        3.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 174.917 - 170.000 ) 
    Source Clock Delay      (SCD):    1.615ns = ( 170.846 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=298, routed)         1.613   170.846    move_player_1/clk_out1
    SLICE_X63Y72         FDRE                                         r  move_player_1/x_in_p2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y72         FDRE (Prop_fdre_C_Q)         0.456   171.302 f  move_player_1/x_in_p2_reg[9]/Q
                         net (fo=11, routed)          7.102   178.404    move_player_1/game/Q[9]
    SLICE_X62Y74         LUT2 (Prop_lut2_I1_O)        0.153   178.557 r  move_player_1/game/distance_p2_to_p1[11]_i_2/O
                         net (fo=1, routed)           0.000   178.557    move_player_1/game/distance_p2_to_p1[11]_i_2_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.395   178.952 r  move_player_1/game/distance_p2_to_p1_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000   178.952    move_player_1/game/distance_p2_to_p10[11]
    SLICE_X62Y74         FDRE                                         r  move_player_1/game/distance_p2_to_p1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.494   174.917    move_player_1/game/clk_100mhz
    SLICE_X62Y74         FDRE                                         r  move_player_1/game/distance_p2_to_p1_reg[11]/C
                         clock pessimism              0.000   174.917    
                         clock uncertainty           -0.430   174.486    
    SLICE_X62Y74         FDRE (Setup_fdre_C_D)        0.109   174.595    move_player_1/game/distance_p2_to_p1_reg[11]
  -------------------------------------------------------------------
                         required time                        174.595    
                         arrival time                        -178.952    
  -------------------------------------------------------------------
                         slack                                 -4.356    

Slack (VIOLATED) :        -4.212ns  (required time - arrival time)
  Source:                 move_player_1/x_in_p2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/game/distance_p1_to_p2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_out1_clk_wiz_final rise@169.231ns)
  Data Path Delay:        7.916ns  (logic 0.807ns (10.195%)  route 7.109ns (89.805%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        3.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 174.918 - 170.000 ) 
    Source Clock Delay      (SCD):    1.615ns = ( 170.846 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=298, routed)         1.613   170.846    move_player_1/clk_out1
    SLICE_X63Y72         FDRE                                         r  move_player_1/x_in_p2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y72         FDRE (Prop_fdre_C_Q)         0.456   171.302 r  move_player_1/x_in_p2_reg[9]/Q
                         net (fo=11, routed)          7.109   178.411    move_player_1/game/Q[9]
    SLICE_X64Y74         LUT5 (Prop_lut5_I0_O)        0.124   178.535 r  move_player_1/game/distance_p1_to_p2[11]_i_4/O
                         net (fo=1, routed)           0.000   178.535    move_player_1/game/distance_p1_to_p2[11]_i_4_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   178.762 r  move_player_1/game/distance_p1_to_p2_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000   178.762    move_player_1/game/distance_p1_to_p20[9]
    SLICE_X64Y74         FDRE                                         r  move_player_1/game/distance_p1_to_p2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.495   174.918    move_player_1/game/clk_100mhz
    SLICE_X64Y74         FDRE                                         r  move_player_1/game/distance_p1_to_p2_reg[9]/C
                         clock pessimism              0.000   174.918    
                         clock uncertainty           -0.430   174.488    
    SLICE_X64Y74         FDRE (Setup_fdre_C_D)        0.062   174.549    move_player_1/game/distance_p1_to_p2_reg[9]
  -------------------------------------------------------------------
                         required time                        174.549    
                         arrival time                        -178.762    
  -------------------------------------------------------------------
                         slack                                 -4.212    

Slack (VIOLATED) :        -4.182ns  (required time - arrival time)
  Source:                 move_player_1/x_in_p2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/game/distance_p2_to_p1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_out1_clk_wiz_final rise@169.231ns)
  Data Path Delay:        7.932ns  (logic 0.830ns (10.465%)  route 7.102ns (89.535%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        3.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 174.917 - 170.000 ) 
    Source Clock Delay      (SCD):    1.615ns = ( 170.846 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=298, routed)         1.613   170.846    move_player_1/clk_out1
    SLICE_X63Y72         FDRE                                         r  move_player_1/x_in_p2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y72         FDRE (Prop_fdre_C_Q)         0.456   171.302 r  move_player_1/x_in_p2_reg[9]/Q
                         net (fo=11, routed)          7.102   178.404    move_player_1/game/Q[9]
    SLICE_X62Y74         LUT4 (Prop_lut4_I0_O)        0.124   178.528 r  move_player_1/game/distance_p2_to_p1[11]_i_6/O
                         net (fo=1, routed)           0.000   178.528    move_player_1/game/distance_p2_to_p1[11]_i_6_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   178.778 r  move_player_1/game/distance_p2_to_p1_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000   178.778    move_player_1/game/distance_p2_to_p10[10]
    SLICE_X62Y74         FDRE                                         r  move_player_1/game/distance_p2_to_p1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.494   174.917    move_player_1/game/clk_100mhz
    SLICE_X62Y74         FDRE                                         r  move_player_1/game/distance_p2_to_p1_reg[10]/C
                         clock pessimism              0.000   174.917    
                         clock uncertainty           -0.430   174.486    
    SLICE_X62Y74         FDRE (Setup_fdre_C_D)        0.109   174.595    move_player_1/game/distance_p2_to_p1_reg[10]
  -------------------------------------------------------------------
                         required time                        174.595    
                         arrival time                        -178.778    
  -------------------------------------------------------------------
                         slack                                 -4.182    

Slack (VIOLATED) :        -4.115ns  (required time - arrival time)
  Source:                 move_player_1/x_in_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/game/distance_p2_to_p1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_out1_clk_wiz_final rise@169.231ns)
  Data Path Delay:        7.855ns  (logic 1.446ns (18.409%)  route 6.409ns (81.591%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        3.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 174.917 - 170.000 ) 
    Source Clock Delay      (SCD):    1.624ns = ( 170.855 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=298, routed)         1.622   170.855    move_player_1/clk_out1
    SLICE_X65Y67         FDRE                                         r  move_player_1/x_in_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.456   171.311 r  move_player_1/x_in_p1_reg[0]/Q
                         net (fo=21, routed)          6.409   177.720    move_player_1/game/distance_p2_to_p1_reg[11]_0[0]
    SLICE_X62Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   178.270 r  move_player_1/game/distance_p2_to_p1_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   178.270    move_player_1/game/distance_p2_to_p1_reg[3]_i_1_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   178.387 r  move_player_1/game/distance_p2_to_p1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000   178.387    move_player_1/game/distance_p2_to_p1_reg[7]_i_1_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   178.710 r  move_player_1/game/distance_p2_to_p1_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000   178.710    move_player_1/game/distance_p2_to_p10[9]
    SLICE_X62Y74         FDRE                                         r  move_player_1/game/distance_p2_to_p1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.494   174.917    move_player_1/game/clk_100mhz
    SLICE_X62Y74         FDRE                                         r  move_player_1/game/distance_p2_to_p1_reg[9]/C
                         clock pessimism              0.000   174.917    
                         clock uncertainty           -0.430   174.486    
    SLICE_X62Y74         FDRE (Setup_fdre_C_D)        0.109   174.595    move_player_1/game/distance_p2_to_p1_reg[9]
  -------------------------------------------------------------------
                         required time                        174.595    
                         arrival time                        -178.710    
  -------------------------------------------------------------------
                         slack                                 -4.115    

Slack (VIOLATED) :        -4.011ns  (required time - arrival time)
  Source:                 move_player_1/x_in_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/game/distance_p2_to_p1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_out1_clk_wiz_final rise@169.231ns)
  Data Path Delay:        7.751ns  (logic 1.342ns (17.314%)  route 6.409ns (82.686%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        3.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 174.917 - 170.000 ) 
    Source Clock Delay      (SCD):    1.624ns = ( 170.855 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=298, routed)         1.622   170.855    move_player_1/clk_out1
    SLICE_X65Y67         FDRE                                         r  move_player_1/x_in_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.456   171.311 r  move_player_1/x_in_p1_reg[0]/Q
                         net (fo=21, routed)          6.409   177.720    move_player_1/game/distance_p2_to_p1_reg[11]_0[0]
    SLICE_X62Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   178.270 r  move_player_1/game/distance_p2_to_p1_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   178.270    move_player_1/game/distance_p2_to_p1_reg[3]_i_1_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   178.387 r  move_player_1/game/distance_p2_to_p1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000   178.387    move_player_1/game/distance_p2_to_p1_reg[7]_i_1_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   178.606 r  move_player_1/game/distance_p2_to_p1_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000   178.606    move_player_1/game/distance_p2_to_p10[8]
    SLICE_X62Y74         FDRE                                         r  move_player_1/game/distance_p2_to_p1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.494   174.917    move_player_1/game/clk_100mhz
    SLICE_X62Y74         FDRE                                         r  move_player_1/game/distance_p2_to_p1_reg[8]/C
                         clock pessimism              0.000   174.917    
                         clock uncertainty           -0.430   174.486    
    SLICE_X62Y74         FDRE (Setup_fdre_C_D)        0.109   174.595    move_player_1/game/distance_p2_to_p1_reg[8]
  -------------------------------------------------------------------
                         required time                        174.595    
                         arrival time                        -178.606    
  -------------------------------------------------------------------
                         slack                                 -4.011    

Slack (VIOLATED) :        -3.996ns  (required time - arrival time)
  Source:                 move_player_1/x_in_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/game/distance_p2_to_p1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_out1_clk_wiz_final rise@169.231ns)
  Data Path Delay:        7.738ns  (logic 1.329ns (17.175%)  route 6.409ns (82.825%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        3.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 174.919 - 170.000 ) 
    Source Clock Delay      (SCD):    1.624ns = ( 170.855 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=298, routed)         1.622   170.855    move_player_1/clk_out1
    SLICE_X65Y67         FDRE                                         r  move_player_1/x_in_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.456   171.311 r  move_player_1/x_in_p1_reg[0]/Q
                         net (fo=21, routed)          6.409   177.720    move_player_1/game/distance_p2_to_p1_reg[11]_0[0]
    SLICE_X62Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   178.270 r  move_player_1/game/distance_p2_to_p1_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   178.270    move_player_1/game/distance_p2_to_p1_reg[3]_i_1_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   178.593 r  move_player_1/game/distance_p2_to_p1_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000   178.593    move_player_1/game/distance_p2_to_p10[5]
    SLICE_X62Y73         FDRE                                         r  move_player_1/game/distance_p2_to_p1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.496   174.919    move_player_1/game/clk_100mhz
    SLICE_X62Y73         FDRE                                         r  move_player_1/game/distance_p2_to_p1_reg[5]/C
                         clock pessimism              0.000   174.919    
                         clock uncertainty           -0.430   174.488    
    SLICE_X62Y73         FDRE (Setup_fdre_C_D)        0.109   174.597    move_player_1/game/distance_p2_to_p1_reg[5]
  -------------------------------------------------------------------
                         required time                        174.597    
                         arrival time                        -178.593    
  -------------------------------------------------------------------
                         slack                                 -3.996    

Slack (VIOLATED) :        -3.988ns  (required time - arrival time)
  Source:                 move_player_1/x_in_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/game/distance_p2_to_p1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_out1_clk_wiz_final rise@169.231ns)
  Data Path Delay:        7.730ns  (logic 1.321ns (17.089%)  route 6.409ns (82.911%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        3.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 174.919 - 170.000 ) 
    Source Clock Delay      (SCD):    1.624ns = ( 170.855 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=298, routed)         1.622   170.855    move_player_1/clk_out1
    SLICE_X65Y67         FDRE                                         r  move_player_1/x_in_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.456   171.311 r  move_player_1/x_in_p1_reg[0]/Q
                         net (fo=21, routed)          6.409   177.720    move_player_1/game/distance_p2_to_p1_reg[11]_0[0]
    SLICE_X62Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   178.270 r  move_player_1/game/distance_p2_to_p1_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   178.270    move_player_1/game/distance_p2_to_p1_reg[3]_i_1_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   178.585 r  move_player_1/game/distance_p2_to_p1_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000   178.585    move_player_1/game/distance_p2_to_p10[7]
    SLICE_X62Y73         FDRE                                         r  move_player_1/game/distance_p2_to_p1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.496   174.919    move_player_1/game/clk_100mhz
    SLICE_X62Y73         FDRE                                         r  move_player_1/game/distance_p2_to_p1_reg[7]/C
                         clock pessimism              0.000   174.919    
                         clock uncertainty           -0.430   174.488    
    SLICE_X62Y73         FDRE (Setup_fdre_C_D)        0.109   174.597    move_player_1/game/distance_p2_to_p1_reg[7]
  -------------------------------------------------------------------
                         required time                        174.597    
                         arrival time                        -178.585    
  -------------------------------------------------------------------
                         slack                                 -3.988    

Slack (VIOLATED) :        -3.973ns  (required time - arrival time)
  Source:                 move_player_1/x_in_p1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/game/distance_p1_to_p2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_out1_clk_wiz_final rise@169.231ns)
  Data Path Delay:        7.667ns  (logic 1.315ns (17.151%)  route 6.352ns (82.849%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        3.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 174.918 - 170.000 ) 
    Source Clock Delay      (SCD):    1.624ns = ( 170.855 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=298, routed)         1.622   170.855    move_player_1/clk_out1
    SLICE_X65Y67         FDRE                                         r  move_player_1/x_in_p1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.456   171.311 r  move_player_1/x_in_p1_reg[2]/Q
                         net (fo=18, routed)          6.352   177.663    move_player_1/game/distance_p2_to_p1_reg[11]_0[2]
    SLICE_X64Y72         LUT2 (Prop_lut2_I1_O)        0.124   177.787 r  move_player_1/game/distance_p1_to_p2[3]_i_3/O
                         net (fo=1, routed)           0.000   177.787    move_player_1/game/distance_p1_to_p2[3]_i_3_n_0
    SLICE_X64Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   178.185 r  move_player_1/game/distance_p1_to_p2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   178.185    move_player_1/game/distance_p1_to_p2_reg[3]_i_1_n_0
    SLICE_X64Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   178.299 r  move_player_1/game/distance_p1_to_p2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000   178.299    move_player_1/game/distance_p1_to_p2_reg[7]_i_1_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   178.522 r  move_player_1/game/distance_p1_to_p2_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000   178.522    move_player_1/game/distance_p1_to_p20[8]
    SLICE_X64Y74         FDRE                                         r  move_player_1/game/distance_p1_to_p2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.495   174.918    move_player_1/game/clk_100mhz
    SLICE_X64Y74         FDRE                                         r  move_player_1/game/distance_p1_to_p2_reg[8]/C
                         clock pessimism              0.000   174.918    
                         clock uncertainty           -0.430   174.488    
    SLICE_X64Y74         FDRE (Setup_fdre_C_D)        0.062   174.549    move_player_1/game/distance_p1_to_p2_reg[8]
  -------------------------------------------------------------------
                         required time                        174.549    
                         arrival time                        -178.522    
  -------------------------------------------------------------------
                         slack                                 -3.973    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 move_player_1/x_in_p2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/game/distance_p1_to_p2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 0.695ns (15.588%)  route 3.763ns (84.412%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        3.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.219ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=298, routed)         1.497     1.500    move_player_1/clk_out1
    SLICE_X63Y70         FDRE                                         r  move_player_1/x_in_p2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.367     1.867 r  move_player_1/x_in_p2_reg[0]/Q
                         net (fo=9, routed)           3.763     5.631    move_player_1/game/Q[0]
    SLICE_X64Y72         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.328     5.959 r  move_player_1/game/distance_p1_to_p2_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.959    move_player_1/game/distance_p1_to_p20[1]
    SLICE_X64Y72         FDRE                                         r  move_player_1/game/distance_p1_to_p2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.616     5.219    move_player_1/game/clk_100mhz
    SLICE_X64Y72         FDRE                                         r  move_player_1/game/distance_p1_to_p2_reg[1]/C
                         clock pessimism              0.000     5.219    
                         clock uncertainty            0.430     5.649    
    SLICE_X64Y72         FDRE (Hold_fdre_C_D)         0.295     5.944    move_player_1/game/distance_p1_to_p2_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.944    
                         arrival time                           5.959    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 move_player_1/x_in_p2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/game/distance_p1_to_p2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        4.578ns  (logic 0.815ns (17.801%)  route 3.763ns (82.199%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        3.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.219ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=298, routed)         1.497     1.500    move_player_1/clk_out1
    SLICE_X63Y70         FDRE                                         r  move_player_1/x_in_p2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.367     1.867 r  move_player_1/x_in_p2_reg[0]/Q
                         net (fo=9, routed)           3.763     5.631    move_player_1/game/Q[0]
    SLICE_X64Y72         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.448     6.079 r  move_player_1/game/distance_p1_to_p2_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.079    move_player_1/game/distance_p1_to_p20[2]
    SLICE_X64Y72         FDRE                                         r  move_player_1/game/distance_p1_to_p2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.616     5.219    move_player_1/game/clk_100mhz
    SLICE_X64Y72         FDRE                                         r  move_player_1/game/distance_p1_to_p2_reg[2]/C
                         clock pessimism              0.000     5.219    
                         clock uncertainty            0.430     5.649    
    SLICE_X64Y72         FDRE (Hold_fdre_C_D)         0.295     5.944    move_player_1/game/distance_p1_to_p2_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.944    
                         arrival time                           6.079    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 move_player_1/x_in_p2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/game/distance_p1_to_p2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        4.626ns  (logic 0.863ns (18.653%)  route 3.763ns (81.347%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        3.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.219ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=298, routed)         1.497     1.500    move_player_1/clk_out1
    SLICE_X63Y70         FDRE                                         r  move_player_1/x_in_p2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.367     1.867 r  move_player_1/x_in_p2_reg[0]/Q
                         net (fo=9, routed)           3.763     5.631    move_player_1/game/Q[0]
    SLICE_X64Y72         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.496     6.127 r  move_player_1/game/distance_p1_to_p2_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.127    move_player_1/game/distance_p1_to_p20[3]
    SLICE_X64Y72         FDRE                                         r  move_player_1/game/distance_p1_to_p2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.616     5.219    move_player_1/game/clk_100mhz
    SLICE_X64Y72         FDRE                                         r  move_player_1/game/distance_p1_to_p2_reg[3]/C
                         clock pessimism              0.000     5.219    
                         clock uncertainty            0.430     5.649    
    SLICE_X64Y72         FDRE (Hold_fdre_C_D)         0.295     5.944    move_player_1/game/distance_p1_to_p2_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.944    
                         arrival time                           6.127    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 move_player_1/x_in_p1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/game/distance_p2_to_p1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        4.705ns  (logic 0.807ns (17.151%)  route 3.898ns (82.849%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        3.714ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.217ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=298, routed)         1.499     1.502    move_player_1/clk_out1
    SLICE_X65Y68         FDRE                                         r  move_player_1/x_in_p1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y68         FDRE (Prop_fdre_C_Q)         0.367     1.869 r  move_player_1/x_in_p1_reg[5]/Q
                         net (fo=15, routed)          3.898     5.768    move_player_1/game/distance_p2_to_p1_reg[11]_0[5]
    SLICE_X62Y73         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.440     6.208 r  move_player_1/game/distance_p2_to_p1_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.208    move_player_1/game/distance_p2_to_p10[6]
    SLICE_X62Y73         FDRE                                         r  move_player_1/game/distance_p2_to_p1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.614     5.217    move_player_1/game/clk_100mhz
    SLICE_X62Y73         FDRE                                         r  move_player_1/game/distance_p2_to_p1_reg[6]/C
                         clock pessimism              0.000     5.217    
                         clock uncertainty            0.430     5.647    
    SLICE_X62Y73         FDRE (Hold_fdre_C_D)         0.356     6.003    move_player_1/game/distance_p2_to_p1_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.003    
                         arrival time                           6.208    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 move_player_1/x_in_p1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/game/distance_p2_to_p1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        4.757ns  (logic 0.859ns (18.057%)  route 3.898ns (81.943%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        3.714ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.217ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=298, routed)         1.499     1.502    move_player_1/clk_out1
    SLICE_X65Y68         FDRE                                         r  move_player_1/x_in_p1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y68         FDRE (Prop_fdre_C_Q)         0.367     1.869 r  move_player_1/x_in_p1_reg[5]/Q
                         net (fo=15, routed)          3.898     5.768    move_player_1/game/distance_p2_to_p1_reg[11]_0[5]
    SLICE_X62Y73         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.492     6.260 r  move_player_1/game/distance_p2_to_p1_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.260    move_player_1/game/distance_p2_to_p10[7]
    SLICE_X62Y73         FDRE                                         r  move_player_1/game/distance_p2_to_p1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.614     5.217    move_player_1/game/clk_100mhz
    SLICE_X62Y73         FDRE                                         r  move_player_1/game/distance_p2_to_p1_reg[7]/C
                         clock pessimism              0.000     5.217    
                         clock uncertainty            0.430     5.647    
    SLICE_X62Y73         FDRE (Hold_fdre_C_D)         0.356     6.003    move_player_1/game/distance_p2_to_p1_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.003    
                         arrival time                           6.260    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 move_player_1/x_in_p2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/game/distance_p1_to_p2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 0.941ns (20.002%)  route 3.763ns (79.998%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        3.717ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.218ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=298, routed)         1.497     1.500    move_player_1/clk_out1
    SLICE_X63Y70         FDRE                                         r  move_player_1/x_in_p2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.367     1.867 r  move_player_1/x_in_p2_reg[0]/Q
                         net (fo=9, routed)           3.763     5.631    move_player_1/game/Q[0]
    SLICE_X64Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.424     6.055 r  move_player_1/game/distance_p1_to_p2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.055    move_player_1/game/distance_p1_to_p2_reg[3]_i_1_n_0
    SLICE_X64Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.150     6.205 r  move_player_1/game/distance_p1_to_p2_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.205    move_player_1/game/distance_p1_to_p20[4]
    SLICE_X64Y73         FDRE                                         r  move_player_1/game/distance_p1_to_p2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.615     5.218    move_player_1/game/clk_100mhz
    SLICE_X64Y73         FDRE                                         r  move_player_1/game/distance_p1_to_p2_reg[4]/C
                         clock pessimism              0.000     5.218    
                         clock uncertainty            0.430     5.648    
    SLICE_X64Y73         FDRE (Hold_fdre_C_D)         0.295     5.943    move_player_1/game/distance_p1_to_p2_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.943    
                         arrival time                           6.205    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 move_player_1/x_in_p2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/game/distance_p1_to_p2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        4.746ns  (logic 0.983ns (20.710%)  route 3.763ns (79.290%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        3.717ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.218ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=298, routed)         1.497     1.500    move_player_1/clk_out1
    SLICE_X63Y70         FDRE                                         r  move_player_1/x_in_p2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.367     1.867 r  move_player_1/x_in_p2_reg[0]/Q
                         net (fo=9, routed)           3.763     5.631    move_player_1/game/Q[0]
    SLICE_X64Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.424     6.055 r  move_player_1/game/distance_p1_to_p2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.055    move_player_1/game/distance_p1_to_p2_reg[3]_i_1_n_0
    SLICE_X64Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.192     6.247 r  move_player_1/game/distance_p1_to_p2_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.247    move_player_1/game/distance_p1_to_p20[6]
    SLICE_X64Y73         FDRE                                         r  move_player_1/game/distance_p1_to_p2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.615     5.218    move_player_1/game/clk_100mhz
    SLICE_X64Y73         FDRE                                         r  move_player_1/game/distance_p1_to_p2_reg[6]/C
                         clock pessimism              0.000     5.218    
                         clock uncertainty            0.430     5.648    
    SLICE_X64Y73         FDRE (Hold_fdre_C_D)         0.295     5.943    move_player_1/game/distance_p1_to_p2_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.943    
                         arrival time                           6.247    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 move_player_1/x_in_p1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/game/distance_p2_to_p1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        4.831ns  (logic 0.933ns (19.312%)  route 3.898ns (80.688%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        3.712ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.215ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=298, routed)         1.499     1.502    move_player_1/clk_out1
    SLICE_X65Y68         FDRE                                         r  move_player_1/x_in_p1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y68         FDRE (Prop_fdre_C_Q)         0.367     1.869 r  move_player_1/x_in_p1_reg[5]/Q
                         net (fo=15, routed)          3.898     5.768    move_player_1/game/distance_p2_to_p1_reg[11]_0[5]
    SLICE_X62Y73         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.419     6.187 r  move_player_1/game/distance_p2_to_p1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.187    move_player_1/game/distance_p2_to_p1_reg[7]_i_1_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.147     6.334 r  move_player_1/game/distance_p2_to_p1_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.334    move_player_1/game/distance_p2_to_p10[8]
    SLICE_X62Y74         FDRE                                         r  move_player_1/game/distance_p2_to_p1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.612     5.215    move_player_1/game/clk_100mhz
    SLICE_X62Y74         FDRE                                         r  move_player_1/game/distance_p2_to_p1_reg[8]/C
                         clock pessimism              0.000     5.215    
                         clock uncertainty            0.430     5.645    
    SLICE_X62Y74         FDRE (Hold_fdre_C_D)         0.356     6.001    move_player_1/game/distance_p2_to_p1_reg[8]
  -------------------------------------------------------------------
                         required time                         -6.001    
                         arrival time                           6.334    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 move_player_1/x_in_p2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/game/distance_p1_to_p2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        4.796ns  (logic 1.033ns (21.537%)  route 3.763ns (78.463%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        3.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.216ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=298, routed)         1.497     1.500    move_player_1/clk_out1
    SLICE_X63Y70         FDRE                                         r  move_player_1/x_in_p2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.367     1.867 r  move_player_1/x_in_p2_reg[0]/Q
                         net (fo=9, routed)           3.763     5.631    move_player_1/game/Q[0]
    SLICE_X64Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.424     6.055 r  move_player_1/game/distance_p1_to_p2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.055    move_player_1/game/distance_p1_to_p2_reg[3]_i_1_n_0
    SLICE_X64Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.147 r  move_player_1/game/distance_p1_to_p2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.147    move_player_1/game/distance_p1_to_p2_reg[7]_i_1_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.150     6.297 r  move_player_1/game/distance_p1_to_p2_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.297    move_player_1/game/distance_p1_to_p20[8]
    SLICE_X64Y74         FDRE                                         r  move_player_1/game/distance_p1_to_p2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.613     5.216    move_player_1/game/clk_100mhz
    SLICE_X64Y74         FDRE                                         r  move_player_1/game/distance_p1_to_p2_reg[8]/C
                         clock pessimism              0.000     5.216    
                         clock uncertainty            0.430     5.646    
    SLICE_X64Y74         FDRE (Hold_fdre_C_D)         0.295     5.941    move_player_1/game/distance_p1_to_p2_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.941    
                         arrival time                           6.297    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 move_player_1/x_in_p2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/game/distance_p1_to_p2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        4.804ns  (logic 1.041ns (21.667%)  route 3.763ns (78.333%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        3.717ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.218ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=298, routed)         1.497     1.500    move_player_1/clk_out1
    SLICE_X63Y70         FDRE                                         r  move_player_1/x_in_p2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.367     1.867 r  move_player_1/x_in_p2_reg[0]/Q
                         net (fo=9, routed)           3.763     5.631    move_player_1/game/Q[0]
    SLICE_X64Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.424     6.055 r  move_player_1/game/distance_p1_to_p2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.055    move_player_1/game/distance_p1_to_p2_reg[3]_i_1_n_0
    SLICE_X64Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.250     6.305 r  move_player_1/game/distance_p1_to_p2_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.305    move_player_1/game/distance_p1_to_p20[7]
    SLICE_X64Y73         FDRE                                         r  move_player_1/game/distance_p1_to_p2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.615     5.218    move_player_1/game/clk_100mhz
    SLICE_X64Y73         FDRE                                         r  move_player_1/game/distance_p1_to_p2_reg[7]/C
                         clock pessimism              0.000     5.218    
                         clock uncertainty            0.430     5.648    
    SLICE_X64Y73         FDRE (Hold_fdre_C_D)         0.295     5.943    move_player_1/game/distance_p1_to_p2_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.943    
                         arrival time                           6.305    
  -------------------------------------------------------------------
                         slack                                  0.362    





