

================================================================
== Vivado HLS Report for 'merger'
================================================================
* Date:           Fri Nov  9 23:09:55 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        memcachedPipeline_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.66|     2.391|        0.83|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.39>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%mergerState_load = load i1* @mergerState, align 1" [sources/merger.cpp:39]   --->   Operation 3 'load' 'mergerState_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%dramOrFlash_V_load = load i1* @dramOrFlash_V, align 1" [sources/merger.cpp:54]   --->   Operation 4 'load' 'dramOrFlash_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "br i1 %mergerState_load, label %5, label %0" [sources/merger.cpp:39]   --->   Operation 5 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i256P(i256* @valueStoreFlash2merg_1, i32 1) nounwind"   --->   Operation 6 'nbreadreq' 'tmp' <Predicate = (!mergerState_load)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_136 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i256P(i256* @valueStoreDram2merge_1, i32 1) nounwind"   --->   Operation 7 'nbreadreq' 'tmp_136' <Predicate = (!mergerState_load & !tmp)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (2.39ns)   --->   "%tmp_2 = call i256 @_ssdm_op_Read.ap_fifo.volatile.i256P(i256* @valueStoreDram2merge_1) nounwind"   --->   Operation 8 'read' 'tmp_2' <Predicate = (!mergerState_load & !tmp & tmp_136)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (0.85ns)   --->   "store i1 true, i1* @dramOrFlash_V, align 1" [sources/merger.cpp:48]   --->   Operation 9 'store' <Predicate = (!mergerState_load & !tmp & tmp_136)> <Delay = 0.85>
ST_1 : Operation 10 [1/1] (0.85ns)   --->   "store i1 true, i1* @mergerState, align 1" [sources/merger.cpp:49]   --->   Operation 10 'store' <Predicate = (!mergerState_load & !tmp & tmp_136)> <Delay = 0.85>
ST_1 : Operation 11 [1/1] (2.39ns)   --->   "%tmp280 = call i256 @_ssdm_op_Read.ap_fifo.volatile.i256P(i256* @valueStoreFlash2merg_1) nounwind"   --->   Operation 11 'read' 'tmp280' <Predicate = (!mergerState_load & tmp)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.85ns)   --->   "store i1 false, i1* @dramOrFlash_V, align 1" [sources/merger.cpp:43]   --->   Operation 12 'store' <Predicate = (!mergerState_load & tmp)> <Delay = 0.85>
ST_1 : Operation 13 [1/1] (0.85ns)   --->   "store i1 true, i1* @mergerState, align 1" [sources/merger.cpp:44]   --->   Operation 13 'store' <Predicate = (!mergerState_load & tmp)> <Delay = 0.85>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %dramOrFlash_V_load, label %.critedge.i, label %6" [sources/merger.cpp:54]   --->   Operation 14 'br' <Predicate = (mergerState_load)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_135 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i256P(i256* @valueStoreFlash2merg_1, i32 1) nounwind"   --->   Operation 15 'nbreadreq' 'tmp_135' <Predicate = (mergerState_load & !dramOrFlash_V_load)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (2.39ns)   --->   "%tmp_4 = call i256 @_ssdm_op_Read.ap_fifo.volatile.i256P(i256* @valueStoreFlash2merg_1) nounwind"   --->   Operation 16 'read' 'tmp_4' <Predicate = (mergerState_load & !dramOrFlash_V_load & tmp_135)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_EOP_V_4 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_4, i32 127)" [sources/hashTable/../globals.h:104->sources/merger.cpp:55]   --->   Operation 17 'bitselect' 'tmp_EOP_V_4' <Predicate = (mergerState_load & !dramOrFlash_V_load & tmp_135)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %tmp_EOP_V_4, label %8, label %._crit_edge5.i" [sources/merger.cpp:57]   --->   Operation 18 'br' <Predicate = (mergerState_load & !dramOrFlash_V_load & tmp_135)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.85ns)   --->   "store i1 false, i1* @mergerState, align 1" [sources/merger.cpp:58]   --->   Operation 19 'store' <Predicate = (mergerState_load & !dramOrFlash_V_load & tmp_135 & tmp_EOP_V_4)> <Delay = 0.85>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_134 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i256P(i256* @valueStoreDram2merge_1, i32 1) nounwind"   --->   Operation 20 'nbreadreq' 'tmp_134' <Predicate = (mergerState_load & dramOrFlash_V_load)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (2.39ns)   --->   "%tmp_6 = call i256 @_ssdm_op_Read.ap_fifo.volatile.i256P(i256* @valueStoreDram2merge_1) nounwind"   --->   Operation 21 'read' 'tmp_6' <Predicate = (mergerState_load & dramOrFlash_V_load & tmp_134)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_EOP_V = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_6, i32 127)" [sources/hashTable/../globals.h:104->sources/merger.cpp:61]   --->   Operation 22 'bitselect' 'tmp_EOP_V' <Predicate = (mergerState_load & dramOrFlash_V_load & tmp_134)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %tmp_EOP_V, label %10, label %._crit_edge8.i" [sources/merger.cpp:63]   --->   Operation 23 'br' <Predicate = (mergerState_load & dramOrFlash_V_load & tmp_134)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.85ns)   --->   "store i1 false, i1* @mergerState, align 1" [sources/merger.cpp:64]   --->   Operation 24 'store' <Predicate = (mergerState_load & dramOrFlash_V_load & tmp_134 & tmp_EOP_V)> <Delay = 0.85>

State 2 <SV = 1> <Delay = 2.39>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* @merger2responseForma_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* @valueStoreDram2merge_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* @valueStoreFlash2merg_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str131, i32 0, i32 0, [1 x i8]* @p_str1132, i32 0, i32 0, [1 x i8]* @p_str1132, [1 x i8]* @p_str1132, [1 x i8]* @p_str1132, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1132, [1 x i8]* @p_str1132) nounwind" [sources/merger.cpp:32]   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1132) nounwind" [sources/merger.cpp:34]   --->   Operation 29 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %2" [sources/merger.cpp:41]   --->   Operation 30 'br' <Predicate = (!mergerState_load)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %tmp_136, label %3, label %._crit_edge2.i" [sources/merger.cpp:46]   --->   Operation 31 'br' <Predicate = (!mergerState_load & !tmp)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (2.39ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i256P(i256* @merger2responseForma_1, i256 %tmp_2) nounwind"   --->   Operation 32 'write' <Predicate = (!mergerState_load & !tmp & tmp_136)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "br label %._crit_edge2.i" [sources/merger.cpp:50]   --->   Operation 33 'br' <Predicate = (!mergerState_load & !tmp & tmp_136)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 34 'br' <Predicate = (!mergerState_load & !tmp)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (2.39ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i256P(i256* @merger2responseForma_1, i256 %tmp280) nounwind"   --->   Operation 35 'write' <Predicate = (!mergerState_load & tmp)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "br label %4" [sources/merger.cpp:45]   --->   Operation 36 'br' <Predicate = (!mergerState_load & tmp)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "br label %merger.exit" [sources/merger.cpp:51]   --->   Operation 37 'br' <Predicate = (!mergerState_load)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %tmp_135, label %7, label %._crit_edge6.i" [sources/merger.cpp:54]   --->   Operation 38 'br' <Predicate = (mergerState_load & !dramOrFlash_V_load)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (2.39ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i256P(i256* @merger2responseForma_1, i256 %tmp_4) nounwind"   --->   Operation 39 'write' <Predicate = (mergerState_load & !dramOrFlash_V_load & tmp_135)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "br label %._crit_edge5.i" [sources/merger.cpp:58]   --->   Operation 40 'br' <Predicate = (mergerState_load & !dramOrFlash_V_load & tmp_135 & tmp_EOP_V_4)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "br label %11" [sources/merger.cpp:59]   --->   Operation 41 'br' <Predicate = (mergerState_load & !dramOrFlash_V_load & tmp_135)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %tmp_134, label %9, label %._crit_edge6.i" [sources/merger.cpp:60]   --->   Operation 42 'br' <Predicate = (mergerState_load & dramOrFlash_V_load)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (2.39ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i256P(i256* @merger2responseForma_1, i256 %tmp_6) nounwind"   --->   Operation 43 'write' <Predicate = (mergerState_load & dramOrFlash_V_load & tmp_134)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "br label %._crit_edge8.i" [sources/merger.cpp:64]   --->   Operation 44 'br' <Predicate = (mergerState_load & dramOrFlash_V_load & tmp_134 & tmp_EOP_V)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "br label %._crit_edge6.i" [sources/merger.cpp:65]   --->   Operation 45 'br' <Predicate = (mergerState_load & dramOrFlash_V_load & tmp_134)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "br label %11"   --->   Operation 46 'br' <Predicate = (mergerState_load & dramOrFlash_V_load) | (mergerState_load & !tmp_135)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "br label %merger.exit" [sources/merger.cpp:66]   --->   Operation 47 'br' <Predicate = (mergerState_load)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 48 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.66ns, clock uncertainty: 0.832ns.

 <State 1>: 2.39ns
The critical path consists of the following:
	fifo read on port 'valueStoreDram2merge_1' [21]  (2.39 ns)

 <State 2>: 2.39ns
The critical path consists of the following:
	fifo write on port 'merger2responseForma_1' [22]  (2.39 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
