# Akarsh's Log

# 14/11 - 21/11

- Worked on the testbench for Lab 4.

# 28/11 - 3/12

- Worked on implementing the data memory as well as the multiplexer to choose whether we should output the ALU calculation or output the data stored at the memory location equal to the output of the ALU.

# 3/12 - 4/12

- Added the abillity for data memory to read external data.
- Created a test bench for data memory and tested it

# 6/12 - 12/12

- Fixed pdf tests
- Helped with general debugging for pipelined processor and single cycle processor 
