INFO: [v++ 60-1548] Creating build summary session with primary output W:/vitis_workspace/ip24/att4/hls_component/hls_component\hls_component.hlscompile_summary, at 03/20/24 05:11:12
INFO: [v++ 82-31] Launching vitis_hls: vitis_hls -nolog -run csynth -work_dir W:/vitis_workspace/ip24/att4/hls_component/hls_component -config W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg -cmdlineconfig W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/config.cmdline
ECHO is off.
ECHO is off.

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
  **** SW Build 4023990 on Oct 11 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source C:/Xilinx/Vitis_HLS/2023.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'Kevin Lau' on host 'kvl-tuf' (Windows NT_amd64 version 6.2) on Wed Mar 20 05:11:16 +0000 2024
INFO: [HLS 200-10] In directory 'W:/vitis_workspace/ip24/att4/hls_component'
INFO: [HLS 200-1909] Reading HLS ini file W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg
INFO: [HLS 200-1909] Reading HLS ini file W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/config.cmdline
INFO: [HLS 200-2005] Using work_dir W:/vitis_workspace/ip24/att4/hls_component/hls_component 
INFO: [HLS 200-1510] Running: open_project W:/vitis_workspace/ip24/att4/hls_component/hls_component -diskless 
INFO: [HLS 200-1510] Running: open_solution hls 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: apply_ini W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg 
INFO: [HLS 200-1909] Reading HLS ini file W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg
INFO: [HLS 200-1465] Applying ini 'syn.file=accel3.cpp' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(14)
INFO: [HLS 200-10] Adding design file 'W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.cflags=-I C:/Xilinx/Vitis_Libraries/vision/L2/examples/cvtcolor/config -IC:/Xilinx/Vitis_Libraries/vision/L1/include -IW:/vitis_workspace/ip24/att4/hls_component/include -I ./ -D__SDSVHLS__ -std=c++14' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'syn.csimflags=-I C:/Xilinx/Vitis_Libraries/vision/L2/examples/cvtcolor/config -IC:/Xilinx/Vitis_Libraries/vision/L1/include -IW:/vitis_workspace/ip24/att4/hls_component/include -I ./ -D__SDSVHLS__ -std=c++14' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying ini 'syn.top=cvtcolor_og' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(13)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1465] Applying ini 'cosim.argv=C:/Xilinx/Vitis_Libraries/vision/data/128x128.png' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying ini 'cosim.ldflags=-L C:/opencv/build/install/x64/mingw/lib -lopencv_imgcodecs490 -lopencv_imgproc490 -lopencv_calib3d490 -lopencv_core490 -lopencv_highgui490 -lopencv_flann490 -lopencv_features2d490' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(12)
INFO: [HLS 200-1465] Applying ini 'csim.argv=C:/Xilinx/Vitis_Libraries/vision/data/128x128.png' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(9)
INFO: [HLS 200-1465] Applying ini 'csim.ldflags=-L C:/opencv/build/install/x64/mingw/lib -lopencv_imgcodecs490 -lopencv_imgproc490 -lopencv_calib3d490 -lopencv_core490 -lopencv_highgui490 -lopencv_flann490 -lopencv_features2d490' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(5)
INFO: [HLS 200-1510] Running: apply_ini W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/config.cmdline 
INFO: [HLS 200-1909] Reading HLS ini file W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/config.cmdline
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 122.160 MB.
INFO: [HLS 200-10] Analyzing design file 'W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp' ... 
WARNING: [HLS 207-5539] 'factor' in '#pragma HLS array_reshape' is ignored (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_video_mem.hpp:759:47)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:22:9)
Resolution: For help on HLS 214-114 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-114.html
WARNING: [HLS 214-169] There are a total of 4 such instances of non-canonical statements in the dataflow region (W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:22:9)
Resolution: For help on HLS 214-169 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-169.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1141:9)
Resolution: For help on HLS 214-114 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-114.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1411:9)
Resolution: For help on HLS 214-114 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp
Resolution: For help on HLS 200-471 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-471.html
WARNING: [HLS 207-5292] unused parameter 'src' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:517:30)
WARNING: [HLS 207-5292] unused parameter '_data' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:528:30)
WARNING: [HLS 207-5292] unused parameter 'index' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:541:14)
WARNING: [HLS 207-5292] unused parameter 'index' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:552:20)
WARNING: [HLS 207-5292] unused parameter 'stride' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1036:41)
WARNING: [HLS 207-5292] unused parameter 'index' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1224:102)
WARNING: [HLS 207-5292] unused parameter 'index' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1530:34)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 19.661 seconds; current allocated memory: 142.379 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 6,383 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 544 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 430 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 439 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 395 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 314 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 314 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 314 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 314 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 328 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 324 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 319 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 319 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 319 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 336 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 366 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-273] In function 'xf::cv::Mat<16, 1080, 1920, 1, 2>::Mat()', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:652:0)
WARNING: [HLS 214-273] In function 'xf::cv::Mat<0, 1080, 1920, 1, 2>::Mat()', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:652:0)
WARNING: [HLS 214-273] In function 'xf::cv::Mat<0, 1080, 1920, 1, 2>::init(int, int, bool)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:605:0)
WARNING: [HLS 214-273] In function 'xf::cv::Mat<16, 1080, 1920, 1, 2>::init(int, int, bool)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:605:0)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<16, 1080, 1920, 1, 2>::init(int, int, bool)' into 'xf::cv::Mat<16, 1080, 1920, 1, 2>::Mat()' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:657:2)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 1080, 1920, 1, 2>::init(int, int, bool)' into 'xf::cv::Mat<0, 1080, 1920, 1, 2>::Mat()' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:657:2)
INFO: [HLS 214-131] Inlining function 'CalculateGRAY(unsigned char, unsigned char, unsigned char)' into 'void xf::cv::xfbgr2gray<16, 0, 1080, 1920, 1, 2, 2, 10, 1, 1036800>(xf::cv::Mat<16, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&, unsigned short, unsigned short)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color.hpp:5594:12)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<16, 1080, 1920, 1, 2>::Mat()' into 'cvtcolor_og(ap_uint<512>*, ap_uint<512>*, int, int)' (W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:12:48)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 1080, 1920, 1, 2>::Mat()' into 'cvtcolor_og(ap_uint<512>*, ap_uint<512>*, int, int)' (W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:16:51)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'img_bgr' for cosimulation. (W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:3:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'img_gray' for cosimulation. (W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:3:0)
INFO: [HLS 214-377] Adding 'imgOutput0' into disaggregation list because there's stream pragma applied on the struct field (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:466:5)
INFO: [HLS 214-377] Adding 'imgInput0' into disaggregation list because there's stream pragma applied on the struct field (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:466:5)
INFO: [HLS 214-210] Disaggregating variable 'imgOutput0' (W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:16:51)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'imgInput0' (W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:12:48)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-291] Loop 'VITIS_LOOP_5590_1' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color.hpp:5590:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_147_1' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:147:23)
WARNING: [HLS 214-398] Updating loop upper bound from 1080 to 1 for loop 'MMIterInLoop1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1017:9) in function 'xf::cv::MMIterIn<512, 16, 1080, 1920, 1, 2>::Axi2AxiStream'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1011:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_5590_1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color.hpp:5590:32) in function 'xf::cv::xfbgr2gray<16, 0, 1080, 1920, 1, 2, 2, 10, 1, 1036800>' completely with a factor of 1 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color.hpp:5566:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:147:23) in function 'ExtractUYVYPixels<10>' completely with a factor of 3 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:142:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::MMIter<512, 16, 1080, 1920, 1, 2>::addrbound(int, int)' into 'xf::cv::MMIterIn<512, 16, 1080, 1920, 1, 2>::Axi2AxiStream(ap_uint<512>*, hls::stream<ap_uint<512>, 0>&, int, int, int, int)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1011:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::MMIterIn<512, 16, 1080, 1920, 1, 2>::Array2xfMat(ap_uint<512>*, xf::cv::Mat<16, 1080, 1920, 1, 2>&, int)' into 'void xf::cv::Array2xfMat<512, 16, 1080, 1920, 1, 2>(ap_uint<512>*, xf::cv::Mat<16, 1080, 1920, 1, 2>&, int)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_utility.hpp:834:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<24> xf::cv::Mat<16, 1080, 1920, 1, 2>::read<2, (void*)0>(int)' into 'void xf::cv::xfbgr2gray<16, 0, 1080, 1920, 1, 2, 2, 10, 1, 1036800>(xf::cv::Mat<16, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&, unsigned short, unsigned short)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color.hpp:5566:0)
INFO: [HLS 214-178] Inlining function 'void ExtractUYVYPixels<10>(StreamType<10>::name, ap_uint<8>*)' into 'void xf::cv::xfbgr2gray<16, 0, 1080, 1920, 1, 2, 2, 10, 1, 1036800>(xf::cv::Mat<16, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&, unsigned short, unsigned short)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color.hpp:5566:0)
INFO: [HLS 214-178] Inlining function 'saturate_cast(int, int)' into 'void xf::cv::xfbgr2gray<16, 0, 1080, 1920, 1, 2, 2, 10, 1, 1036800>(xf::cv::Mat<16, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&, unsigned short, unsigned short)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color.hpp:5566:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Mat<0, 1080, 1920, 1, 2>::write<2, (void*)0>(int, ap_uint<8>)' into 'void xf::cv::xfbgr2gray<16, 0, 1080, 1920, 1, 2, 2, 10, 1, 1036800>(xf::cv::Mat<16, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&, unsigned short, unsigned short)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color.hpp:5566:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::xfbgr2gray<16, 0, 1080, 1920, 1, 2, 2, 10, 1, 1036800>(xf::cv::Mat<16, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&, unsigned short, unsigned short)' into 'void xf::cv::bgr2gray<16, 0, 1080, 1920, 1, 2, 2>(xf::cv::Mat<16, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color.hpp:5611:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::MMIterOut<512, 0, 1080, 1920, 1, 1, 2>::xfMat2Array(xf::cv::Mat<0, 1080, 1920, 1, 2>&, ap_uint<512>*, int)' into 'void xf::cv::xfMat2Array<512, 0, 1080, 1920, 1, 2, 1>(xf::cv::Mat<0, 1080, 1920, 1, 2>&, ap_uint<512>*, int)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_utility.hpp:824:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 512 in loop 'VITIS_LOOP_1021_1'(C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021:21) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021:21)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 512 in loop 'MMIterOutLoop2'(C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1379:9) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1379:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 16.304 seconds; current allocated memory: 144.562 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 144.562 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 151.473 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 155.195 MB.
WARNING: [HLS 200-805] An internal stream 'ldata' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1143) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'ldata' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1420) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::cv::MMIterIn<512, 16, 1080, 1920, 1, 2>::AxiStream2Mat' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1115:5), detected/extracted 3 process function(s): 
	 'entry_proc3'
	 'xf::cv::MMIter<512, 16, 1080, 1920, 1, 2>::last_blk_pxl_width'
	 'xf::cv::MMIterIn<512, 16, 1080, 1920, 1, 2>::AxiStream2MatStream<2>'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::cv::MMIterIn<512, 16, 1080, 1920, 1, 2>::Axi2Mat' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1143:5), detected/extracted 2 process function(s): 
	 'xf::cv::MMIterIn<512, 16, 1080, 1920, 1, 2>::Axi2AxiStream'
	 'xf::cv::MMIterIn<512, 16, 1080, 1920, 1, 2>::AxiStream2Mat'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::cv::MMIterOut<512, 0, 1080, 1920, 1, 1, 2>::Mat2AxiStream' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1353:5), detected/extracted 3 process function(s): 
	 'entry_proc'
	 'xf::cv::MMIter<512, 0, 1080, 1920, 1, 2>::last_blk_pxl_width'
	 'xf::cv::MMIterOut<512, 0, 1080, 1920, 1, 1, 2>::MatStream2AxiStream<2>'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::cv::MMIterOut<512, 0, 1080, 1920, 1, 1, 2>::Mat2Axi' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1420:5), detected/extracted 5 process function(s): 
	 'entry_proc4'
	 'xf::cv::MMIter<512, 0, 1080, 1920, 1, 2>::addrbound'
	 'xf::cv::MMIterOut<512, 0, 1080, 1920, 1, 1, 2>::Mat2Axi_Block_entry24_proc'
	 'xf::cv::MMIterOut<512, 0, 1080, 1920, 1, 1, 2>::Mat2AxiStream'
	 'xf::cv::MMIterOut<512, 0, 1080, 1920, 1, 1, 2>::AxiStream2Axi'.
INFO: [XFORM 203-712] Applying dataflow to function 'cvtcolor_og' (W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:3:1), detected/extracted 5 process function(s): 
	 'entry_proc5'
	 'Block_entry1_proc'
	 'xf::cv::Array2xfMat<512, 16, 1080, 1920, 1, 2>'
	 'xf::cv::bgr2gray<16, 0, 1080, 1920, 1, 2, 2>'
	 'xf::cv::xfMat2Array<512, 0, 1080, 1920, 1, 2, 1>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1331:26) in function 'xf::cv::MMIterOut<512, 0, 1080, 1920, 1, 1, 2>::MatStream2AxiStream<2>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1066:25) to (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1073:13) in function 'xf::cv::MMIterIn<512, 16, 1080, 1920, 1, 2>::AxiStream2MatStream<2>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1064:40) to (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1084:17) in function 'xf::cv::MMIterIn<512, 16, 1080, 1920, 1, 2>::AxiStream2MatStream<2>'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.758 seconds; current allocated memory: 180.738 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'MMIterOutRow' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1301:9) in function 'xf::cv::MMIterOut<512, 0, 1080, 1920, 1, 1, 2>::MatStream2AxiStream<2>'.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process AxiStream2MatStream<2> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process MatStream2AxiStream<2> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process Array2xfMat<512, 16, 1080, 1920, 1, 2> has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.517 seconds; current allocated memory: 394.039 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cvtcolor_og' ...
WARNING: [SYN 201-103] Legalizing function name 'AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow' to 'AxiStream2MatStream_2_Pipeline_MMIterInLoopRow'.
WARNING: [SYN 201-103] Legalizing function name 'AxiStream2MatStream<2>' to 'AxiStream2MatStream_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'Array2xfMat<512, 16, 1080, 1920, 1, 2>' to 'Array2xfMat_512_16_1080_1920_1_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'bgr2gray<16, 0, 1080, 1920, 1, 2, 2>_Pipeline_columnloop' to 'bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop'.
WARNING: [SYN 201-103] Legalizing function name 'bgr2gray<16, 0, 1080, 1920, 1, 2, 2>' to 'bgr2gray_16_0_1080_1920_1_2_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'last_blk_pxl_width.1' to 'last_blk_pxl_width_1'.
WARNING: [SYN 201-103] Legalizing function name 'MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol' to 'MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol'.
WARNING: [SYN 201-103] Legalizing function name 'MatStream2AxiStream<2>' to 'MatStream2AxiStream_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'xfMat2Array<512, 0, 1080, 1920, 1, 2, 1>' to 'xfMat2Array_512_0_1080_1920_1_2_1_s'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 397.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 398.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.488 seconds; current allocated memory: 398.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 398.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1021_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1021_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 399.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 400.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Axi2AxiStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 400.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.122 seconds; current allocated memory: 400.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 400.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 401.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'last_blk_pxl_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 401.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.904 seconds; current allocated memory: 401.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiStream2MatStream_2_Pipeline_MMIterInLoopRow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MMIterInLoopRow'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'MMIterInLoopRow'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 403.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 403.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiStream2MatStream_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 403.406 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 403.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiStream2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 403.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 403.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Axi2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 403.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 403.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Array2xfMat_512_16_1080_1920_1_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 403.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 403.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=GRAY) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'columnloop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'columnloop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 404.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 404.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bgr2gray_16_0_1080_1920_1_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 404.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 404.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 405.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 405.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'addrbound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.795 seconds; current allocated memory: 405.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 405.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Axi_Block_entry24_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 405.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 405.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 405.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 405.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'last_blk_pxl_width_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 405.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 405.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MMIterOutRow_MMIterOutCol'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'MMIterOutRow_MMIterOutCol'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 406.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 406.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MatStream2AxiStream_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 406.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 406.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AxiStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 406.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 406.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiStream2Axi_Pipeline_MMIterOutLoop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MMIterOutLoop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'MMIterOutLoop2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 407.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 407.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiStream2Axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 407.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 407.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO ldata (from Mat2AxiStream_U0 to AxiStream2Axi_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 407.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 407.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfMat2Array_512_0_1080_1920_1_2_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 407.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 407.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cvtcolor_og' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO imgOutput0_rows_channel (from Block_entry1_proc_U0 to xfMat2Array_512_0_1080_1920_1_2_1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO imgOutput0_cols_channel (from Block_entry1_proc_U0 to xfMat2Array_512_0_1080_1920_1_2_1_U0) to 4 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 408.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 408.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 409.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 410.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1' pipeline 'VITIS_LOOP_1021_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.495 seconds; current allocated memory: 411.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Axi2AxiStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Axi2AxiStream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 413.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 414.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'last_blk_pxl_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'last_blk_pxl_width'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 414.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiStream2MatStream_2_Pipeline_MMIterInLoopRow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AxiStream2MatStream_2_Pipeline_MMIterInLoopRow' pipeline 'MMIterInLoopRow' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiStream2MatStream_2_Pipeline_MMIterInLoopRow'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 415.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiStream2MatStream_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiStream2MatStream_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.413 seconds; current allocated memory: 417.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiStream2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiStream2Mat'.
INFO: [RTMG 210-285] Implementing FIFO 'rows_c_U(cvtcolor_og_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cols_c_U(cvtcolor_og_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'last_blk_width_channel_U(cvtcolor_og_fifo_w4_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.295 seconds; current allocated memory: 418.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Axi2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Axi2Mat'.
INFO: [RTMG 210-285] Implementing FIFO 'ldata_U(cvtcolor_og_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rows_c_U(cvtcolor_og_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cols_c_U(cvtcolor_og_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AxiStream2Mat_U0_U(cvtcolor_og_start_for_AxiStream2Mat_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.865 seconds; current allocated memory: 420.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Array2xfMat_512_16_1080_1920_1_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Array2xfMat_512_16_1080_1920_1_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.411 seconds; current allocated memory: 420.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop' pipeline 'columnloop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_12ns_22ns_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_15ns_22ns_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.311 seconds; current allocated memory: 421.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bgr2gray_16_0_1080_1920_1_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bgr2gray_16_0_1080_1920_1_2_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 422.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 423.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'addrbound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'addrbound'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 423.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Axi_Block_entry24_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Axi_Block_entry24_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 424.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 424.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'last_blk_pxl_width_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'last_blk_pxl_width_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.346 seconds; current allocated memory: 424.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol' pipeline 'MMIterOutRow_MMIterOutCol' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 425.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MatStream2AxiStream_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MatStream2AxiStream_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.318 seconds; current allocated memory: 426.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AxiStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d3_S' is changed to 'fifo_w32_d3_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w4_d2_S' is changed to 'fifo_w4_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AxiStream'.
INFO: [RTMG 210-285] Implementing FIFO 'rows_c_U(cvtcolor_og_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cols_c_U(cvtcolor_og_fifo_w32_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'last_blk_width_channel_U(cvtcolor_og_fifo_w4_d2_S_x)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.477 seconds; current allocated memory: 427.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiStream2Axi_Pipeline_MMIterOutLoop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AxiStream2Axi_Pipeline_MMIterOutLoop2' pipeline 'MMIterOutLoop2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiStream2Axi_Pipeline_MMIterOutLoop2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.959 seconds; current allocated memory: 428.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiStream2Axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiStream2Axi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 429.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w512_d2_S' is changed to 'fifo_w512_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Axi'.
INFO: [RTMG 210-285] Implementing FIFO 'dout_c_U(cvtcolor_og_fifo_w64_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_channel_U(cvtcolor_og_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'axibound_U(cvtcolor_og_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ldata_U(cvtcolor_og_fifo_w512_d2_S_x)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.774 seconds; current allocated memory: 431.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfMat2Array_512_0_1080_1920_1_2_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfMat2Array_512_0_1080_1920_1_2_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 431.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cvtcolor_og' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'cvtcolor_og/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cvtcolor_og/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cvtcolor_og/img_bgr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cvtcolor_og/img_gray' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cvtcolor_og/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cvtcolor_og/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cvtcolor_og' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'img_bgr', 'img_gray', 'rows', 'cols' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cvtcolor_og'.
INFO: [RTMG 210-285] Implementing FIFO 'img_gray_c_U(cvtcolor_og_fifo_w64_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgOutput0_rows_channel_U(cvtcolor_og_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgOutput0_cols_channel_U(cvtcolor_og_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput0_rows_c9_channel_U(cvtcolor_og_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput0_cols_c10_channel_U(cvtcolor_og_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput0_data_U(cvtcolor_og_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput0_rows_c_U(cvtcolor_og_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput0_cols_c_U(cvtcolor_og_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgOutput0_data_U(cvtcolor_og_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_bgr2gray_16_0_1080_1920_1_2_2_U0_U(cvtcolor_og_start_for_bgr2gray_16_0_1080_1920_1_2_2_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.223 seconds; current allocated memory: 434.125 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.261 seconds; current allocated memory: 437.969 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 9.357 seconds; current allocated memory: 451.258 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for cvtcolor_og.
INFO: [VLOG 209-307] Generating Verilog RTL for cvtcolor_og.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 21 seconds. CPU system time: 4 seconds. Elapsed time: 74.69 seconds; current allocated memory: 330.484 MB.
INFO: [HLS 200-1510] Running: close_project 
INFO: [HLS 200-112] Total CPU user time: 24 seconds. Total CPU system time: 6 seconds. Total elapsed time: 79.228 seconds; peak allocated memory: 452.449 MB.
INFO: [Common 17-206] Exiting vitis_hls at Wed Mar 20 05:12:34 2024...
INFO: [v++ 60-791] Total elapsed time: 0h 1m 25s
