---
Theme: Interrupt Handling Mechanism
Date created: 2026-01-31 12:00
tags: [KernelLevel, Interrupts, Hardware, OS]
---

## ğŸ“š Idea/Concept

Interrupts are the fundamental mechanism that enables operating systems to function. They allow the CPU to respond to events, switch between user and kernel mode, handle I/O, enforce time-sharing, and manage exceptions. Without interrupts, modern operating systems would be impossible.

### What Is an Interrupt?

An interrupt is a signal that causes the CPU to stop its current execution and transfer control to a special handler routine. It's the mechanism that breaks the sequential execution model.

```
Normal execution:          With interrupt:
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”      â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Instruction 1    â”‚      â”‚ Instruction 1    â”‚
â”‚ Instruction 2    â”‚      â”‚ Instruction 2    â”‚
â”‚ Instruction 3    â”‚      â”‚ â† INTERRUPT      â”‚
â”‚ Instruction 4    â”‚      â”‚    â”‚             â”‚
â”‚ Instruction 5    â”‚      â”‚    â†“             â”‚
â”‚ ...              â”‚      â”‚ [Handler code]   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜      â”‚    â”‚             â”‚
                          â”‚    â†“             â”‚
                          â”‚ Instruction 3    â”‚ â† Resume
                          â”‚ Instruction 4    â”‚
                          â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Classification of Interrupts

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    INTERRUPTS                                â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                              â”‚
â”‚  BY SOURCE:                                                  â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚  â”‚  EXTERNAL (Hardware)â”‚  â”‚  INTERNAL (Software)        â”‚  â”‚
â”‚  â”‚  - Timer            â”‚  â”‚  - System calls (TRAP/INT)  â”‚  â”‚
â”‚  â”‚  - Keyboard         â”‚  â”‚  - Exceptions               â”‚  â”‚
â”‚  â”‚  - Disk completion  â”‚  â”‚  - Breakpoints              â”‚  â”‚
â”‚  â”‚  - Network packet   â”‚  â”‚                             â”‚  â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                              â”‚
â”‚  BY TIMING:                                                  â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚  â”‚  ASYNCHRONOUS       â”‚  â”‚  SYNCHRONOUS                â”‚  â”‚
â”‚  â”‚  - Can occur anytimeâ”‚  â”‚  - Result of instruction    â”‚  â”‚
â”‚  â”‚  - External events  â”‚  â”‚  - Predictable timing       â”‚  â”‚
â”‚  â”‚  - Timer, I/O       â”‚  â”‚  - Div by zero, syscall     â”‚  â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                              â”‚
â”‚  BY MASKABILITY:                                             â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚  â”‚  MASKABLE           â”‚  â”‚  NON-MASKABLE (NMI)         â”‚  â”‚
â”‚  â”‚  - Can be disabled  â”‚  â”‚  - Cannot be ignored        â”‚  â”‚
â”‚  â”‚  - Most I/O devices â”‚  â”‚  - Critical hardware errors â”‚  â”‚
â”‚  â”‚                     â”‚  â”‚  - Memory parity, watchdog  â”‚  â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                              â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Exceptions vs Interrupts

| Type | Cause | Examples |
|------|-------|----------|
| **Interrupt** | External event, asynchronous | Timer tick, keyboard press, disk ready |
| **Trap** | Intentional, synchronous | System call (INT 0x80, SYSCALL) |
| **Fault** | Recoverable error | Page fault, segment not present |
| **Abort** | Unrecoverable error | Hardware failure, double fault |

### The Interrupt Vector Table (IVT)

Central data structure mapping interrupt numbers to handler addresses:

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚              Interrupt Vector Table (IVT)                   â”‚
â”‚              (Also called IDT in x86)                       â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ Vector  â”‚  Handler Address / Description                    â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚    0    â”‚  0x00001000 â†’ Divide by Zero Handler              â”‚
â”‚    1    â”‚  0x00001100 â†’ Debug Exception                     â”‚
â”‚    2    â”‚  0x00001200 â†’ NMI (Non-Maskable Interrupt)        â”‚
â”‚    3    â”‚  0x00001300 â†’ Breakpoint                          â”‚
â”‚    4    â”‚  0x00001400 â†’ Overflow                            â”‚
â”‚   ...   â”‚  ...                                              â”‚
â”‚   13    â”‚  0x00002000 â†’ General Protection Fault            â”‚
â”‚   14    â”‚  0x00002100 â†’ Page Fault                          â”‚
â”‚   ...   â”‚  ...                                              â”‚
â”‚   32    â”‚  0x00003000 â†’ Timer Interrupt (IRQ 0)             â”‚
â”‚   33    â”‚  0x00003100 â†’ Keyboard Interrupt (IRQ 1)          â”‚
â”‚   ...   â”‚  ...                                              â”‚
â”‚  128    â”‚  0x00005000 â†’ System Call Handler (Linux)         â”‚
â”‚   ...   â”‚  ...                                              â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Location: Set up by OS during boot, stored in memory
Access: CPU has special register pointing to IVT (IDTR in x86)
```

### Programmable Interrupt Controller (PIC)

Hardware that manages multiple interrupt sources:

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                                                              â”‚
â”‚    Devices              PIC                     CPU         â”‚
â”‚                                                              â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”                            â”‚
â”‚  â”‚  Timer  â”‚â”€â”€â”€IRQ0â”€â”‚         â”‚                            â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜        â”‚         â”‚                            â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”        â”‚         â”‚                            â”‚
â”‚  â”‚Keyboard â”‚â”€â”€â”€IRQ1â”€â”‚   PIC   â”‚â”€â”€â”€â”€INTâ”€â”€â”€â”€â†’  CPU           â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜        â”‚         â”‚                            â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”        â”‚         â”‚             â”‚              â”‚
â”‚  â”‚  Disk   â”‚â”€â”€â”€IRQ14â”‚         â”‚â†â”€â”€â”€INTAâ”€â”€â”€â”€â”€â”˜              â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜        â”‚         â”‚  (Acknowledge)             â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                            â”‚
â”‚  â”‚   NIC   â”‚â”€â”€â”€IRQ11â”€â”€â”€â”€â”€â”˜                                 â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                                                â”‚
â”‚                                                              â”‚
â”‚  PIC Functions:                                             â”‚
â”‚  - Prioritize multiple simultaneous interrupts              â”‚
â”‚  - Mask (disable) specific interrupt lines                  â”‚
â”‚  - Signal CPU with single INT line                          â”‚
â”‚  - Provide vector number when acknowledged                  â”‚
â”‚                                                              â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

Modern systems use APIC (Advanced PIC) for multi-core support.

### Complete Interrupt Handling Sequence

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  HARDWARE PHASE (Automatic by CPU)                          â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚  1. Interrupt signal arrives (or exception occurs)          â”‚
â”‚  2. CPU finishes current instruction                        â”‚
â”‚  3. CPU acknowledges interrupt (gets vector number)         â”‚
â”‚  4. CPU saves critical state to stack:                      â”‚
â”‚     - Flags register (including interrupt enable flag)      â”‚
â”‚     - Code Segment (CS)                                     â”‚
â”‚     - Instruction Pointer (IP/EIP/RIP)                      â”‚
â”‚     - (If privilege change: also SS and SP)                 â”‚
â”‚  5. CPU clears interrupt flag (disables further interrupts) â”‚
â”‚  6. CPU switches to kernel mode (if not already)            â”‚
â”‚  7. CPU loads handler address from IVT[vector]              â”‚
â”‚  8. CPU jumps to handler                                    â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚  SOFTWARE PHASE (Interrupt Handler Code)                    â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚  9. Handler saves additional registers (PUSHA or selective) â”‚
â”‚  10. Handler identifies interrupt source (if shared IRQ)    â”‚
â”‚  11. Handler performs actual work:                          â”‚
â”‚      - Timer: update time, check quantum, maybe reschedule  â”‚
â”‚      - Keyboard: read scancode, buffer keystroke            â”‚
â”‚      - Disk: mark I/O complete, wake waiting process        â”‚
â”‚      - Page fault: load page, update page table             â”‚
â”‚      - Syscall: dispatch to appropriate kernel function     â”‚
â”‚  12. Handler sends EOI (End Of Interrupt) to PIC            â”‚
â”‚  13. Handler restores saved registers (POPA)                â”‚
â”‚  14. Handler executes IRET (Interrupt Return)               â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚  RETURN PHASE (IRET instruction)                            â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚  15. CPU pops IP, CS, Flags from stack                      â”‚
â”‚  16. CPU restores interrupt flag (re-enables interrupts)    â”‚
â”‚  17. CPU switches back to user mode (if returning to user)  â”‚
â”‚  18. Execution continues from interrupted point             â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Timer Interrupt: The Heartbeat of the OS

The timer interrupt is specialâ€”it enables preemptive multitasking:

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    Timer Interrupt Flow                      â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                              â”‚
â”‚  1. Hardware timer generates IRQ0 every N milliseconds      â”‚
â”‚     (typically 1-10ms, configurable)                        â”‚
â”‚                                                              â”‚
â”‚  2. Timer handler executes:                                 â”‚
â”‚     - Increment system time                                 â”‚
â”‚     - Decrement current process quantum                     â”‚
â”‚     - Check if quantum expired                              â”‚
â”‚                                                              â”‚
â”‚  3. If quantum expired:                                     â”‚
â”‚     - Save current process state to its PCB                 â”‚
â”‚     - Call scheduler to select next process                 â”‚
â”‚     - Load next process state from its PCB                  â”‚
â”‚     - Return to NEW process (not original!)                 â”‚
â”‚                                                              â”‚
â”‚  4. If quantum NOT expired:                                 â”‚
â”‚     - Return to same process                                â”‚
â”‚                                                              â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

This is HOW preemption works!
Without timer interrupt, no process could be forced off CPU.
```

### Interrupt Priority and Nesting

Some interrupts are more urgent than others:

```
Priority levels (example):
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  HIGHEST:  NMI (Non-Maskable) - Hardware failure            â”‚
â”‚            Machine Check      - CPU error                   â”‚
â”‚  HIGH:     Timer              - Scheduling                  â”‚
â”‚  MEDIUM:   Disk               - I/O completion              â”‚
â”‚            Network            - Packet arrival              â”‚
â”‚  LOW:      Keyboard           - User input                  â”‚
â”‚            Mouse              - User input                  â”‚
â”‚  LOWEST:   Software interrupt - System calls                â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Nesting: Higher priority interrupt can interrupt lower priority handler
         (if interrupts re-enabled in handler)
```

### Interrupt Latency

Time from interrupt signal to handler execution:

```
Interrupt Latency = 
    Instruction completion time +
    State saving time +
    Mode switch time +
    Handler dispatch time

Typical: 1-10 microseconds (varies by system)

Critical for real-time systems!
```

### Why Interrupts Are Fundamental

Interrupts enable EVERYTHING in modern OS:

| OS Feature | Depends on Interrupt |
|------------|---------------------|
| Preemptive scheduling | Timer interrupt |
| I/O completion | Device interrupts |
| System calls | Software trap/interrupt |
| Exception handling | Fault interrupts |
| Virtual memory | Page fault interrupt |
| User/Kernel boundary | Mode switch via interrupt |

Without interrupts:
- No preemption (processes run forever)
- No I/O notification (must poll everything)
- No protection (can't trap illegal operations)
- No system calls (can't enter kernel safely)

### Division by Zero: Complete Flow

Detailed example combining all concepts:

```
User program executes: int x = 10 / 0;

1. ALU detects division by zero
2. CPU generates exception (vector 0)
3. Hardware saves: FLAGS, CS, EIP to kernel stack
4. CPU enters kernel mode (mode bit = 1)
5. CPU jumps to IVT[0] â†’ divide_by_zero_handler

6. Handler examines exception:
   - Identifies faulting process
   - Determines exception is fatal (cannot recover)
   
7. Handler calls process termination:
   - Sends SIGFPE signal to process
   - Default handler: terminate with core dump
   - Clean up process resources
   - Remove from process table
   
8. Scheduler called to select next process

9. Context switch to next process

10. IRET to next process (not the one that faulted!)
```

## ğŸ“Œ Key Points (Optional)
- Interrupts are THE mechanism enabling OS functionalityâ€”scheduling, I/O, protection all depend on them.
- The IVT/IDT maps interrupt numbers to handler addresses.
- Timer interrupt is the heartbeat that enables preemptive multitasking.
- Hardware saves minimal state; handler saves the rest.

## ğŸ–¼ï¸ Recommended Image
- Complete interrupt handling flow diagram showing hardware and software phases.

## ğŸ”— Connections
- [[122-System Calls and CPU Protection]]
- [[130-Context Switch and Process Control Block]]
- [[147-CPU Scheduling Algorithms]]
- [[142-IO Management and Device Interaction]]
- [[117-CPU Architecture with OS Integration]]