PROJECT: pll_clk_base
		working_path: "C:/project/PCIe_ECP5_MF/work/diamond/versa_ecp5/xclk_subsys/pll_clk_base/syn_results"
		module: pll_clk_base
		verilog_file_list: "C:/lscc/diamond/3.12/cae_library/synthesis/verilog/ecp5um.v" "C:/lscc/diamond/3.12/cae_library/synthesis/verilog/pmi_def.v" "C:/project/PCIe_ECP5_MF/work/diamond/versa_ecp5/xclk_subsys/pll_clk_base/pll_clk_base.v"
		vlog_std_v2001: true
		constraint_file_name: "C:/project/PCIe_ECP5_MF/work/diamond/versa_ecp5/xclk_subsys/pll_clk_base/pll_clk_base.fdc"
		suffix_name: edn
		output_file_name: pll_clk_base
		write_prf: true
		disable_io_insertion: true
		force_gsr: false
		frequency: 100
		fanout_limit: 50
		retiming: false
		pipe: false
		part: LFE5UM-45F
		speed_grade: 8
		
