# ECE 6775-High-Level Digital Design Automation-Fall 2023

![image](https://github.com/hcysky/FPGA/assets/64795241/253ea009-676e-4d57-8f96-37042cb9188d)

![image](https://github.com/hcysky/FPGA/assets/64795241/9f31c00e-8eef-4190-b6ba-7fa9790e481d)

![image](https://github.com/hcysky/FPGA/assets/64795241/d393024b-22df-4557-a1fd-e915af590168)

![image](https://github.com/hcysky/FPGA/assets/64795241/556656ea-8e79-4df5-a66b-44a754012228)

![image](https://github.com/hcysky/FPGA/assets/64795241/0e8d923e-5c34-4cd3-a2dd-fc6c7f423872)

![image](https://github.com/hcysky/FPGA/assets/64795241/90fd2866-1e29-450c-9d0f-756f3046602a)

![image](https://github.com/hcysky/FPGA/assets/64795241/b2985d56-be68-4b8e-a794-c8c78bfceac3)

![image](https://github.com/hcysky/FPGA/assets/64795241/efab290f-1143-4ed2-a218-9a4deb858c0e)

![image](https://github.com/hcysky/FPGA/assets/64795241/a7843a13-334c-42bf-939a-faecf8896b78)

![image](https://github.com/hcysky/FPGA/assets/64795241/c321f2b3-18fc-47bc-be81-64746c3d675f)

![image](https://github.com/hcysky/FPGA/assets/64795241/fefdf426-2cd4-48b6-9512-565c80d87618)

> Roofline Model

![image](https://github.com/hcysky/FPGA/assets/64795241/d304f2d7-680b-4c1a-b1ec-0e330cb99145)

![image](https://github.com/hcysky/FPGA/assets/64795241/89da5f4a-a72d-4dc7-9f06-4fd493a1e8cb)

![image](https://github.com/hcysky/FPGA/assets/64795241/d404d2ff-9d35-4edd-afe2-f905e0eeba09)



> lecture03: Tutorial on C-Based HLS

![image](https://github.com/hcysky/FPGA/assets/64795241/97acba97-fcb9-41ab-a4a1-e6fd0ec19831)

![image](https://github.com/hcysky/FPGA/assets/64795241/7bf43c51-cae2-4daf-b432-b67ea1a47aa8)

![image](https://github.com/hcysky/FPGA/assets/64795241/9ba2bf98-2ccf-4060-b51b-1d25d78eaeb2)

![image](https://github.com/hcysky/FPGA/assets/64795241/c0e91fe0-be53-426c-8ec9-d1b9b89a1ea3)

![image](https://github.com/hcysky/FPGA/assets/64795241/1751dad8-fd71-4b92-ac69-77c6a2e04378)

![image](https://github.com/hcysky/FPGA/assets/64795241/14f7ed1b-36cf-4685-be99-2ae496a2fbe9)

![image](https://github.com/hcysky/FPGA/assets/64795241/072dbe71-99d9-4c62-893e-beb09a8729ea)

![image](https://github.com/hcysky/FPGA/assets/64795241/cfa136a7-5d8b-4ae3-a59f-6c89929cbdd4)

![image](https://github.com/hcysky/FPGA/assets/64795241/07decf8f-3889-4732-8a7a-d67e60f85673)

![image](https://github.com/hcysky/FPGA/assets/64795241/d14d2cfd-73ac-4560-9b73-bb01e8b62d68)



> lecture04-Field-Programmable Gate Arrays (FPGAs)
 - [ ] LUT(Look Up Table)，也即查找表，用于实现组合逻辑。根据输入去查找对应位置的信号，然后输出。类似于小容量的ROM，将输入当作地址信号，然后对LUT里面预存的内容进行寻址。FF(Flip-flop)，也即触发器，用于实现时序逻辑。

![image](https://github.com/hcysky/FPGA/assets/64795241/8923f568-4f2d-49c8-bc44-0d80850db3d3)

![image](https://github.com/hcysky/FPGA/assets/64795241/76419109-e912-41a1-a969-d83b42381311)

![image](https://github.com/hcysky/FPGA/assets/64795241/dfade77f-2512-41c3-bafb-d427652bf9f4)

![image](https://github.com/hcysky/FPGA/assets/64795241/1b158d38-1924-460c-851e-5e00b5a44c0c)

![image](https://github.com/hcysky/FPGA/assets/64795241/7c8e30ab-887c-44da-bbc3-9f119f641d38)

![image](https://github.com/hcysky/FPGA/assets/64795241/7ead6895-2de9-4c08-bc2e-6844fe6df5cf)

![image](https://github.com/hcysky/FPGA/assets/64795241/959f6eae-b98a-4140-9bd1-29a094a35f35)

![image](https://github.com/hcysky/FPGA/assets/64795241/6b0691b5-a55a-4c00-9a18-229ebfc6c776)

![image](https://github.com/hcysky/FPGA/assets/64795241/2543231d-53a3-4d19-b784-428f5ec3c94e)

![image](https://github.com/hcysky/FPGA/assets/64795241/eb44b4c6-fe72-4a95-ad7d-f124e16fbabe)


> lecture07-Control Flow Graph

![image](https://github.com/hcysky/FPGA/assets/64795241/3af7270c-4d7e-4d56-b615-4cb4ecc51074)

![image](https://github.com/hcysky/FPGA/assets/64795241/4a247600-324a-48b3-b3cb-b3d6aa8854e8)

![image](https://github.com/hcysky/FPGA/assets/64795241/47681193-788f-43cf-9b1e-567d9d70c06f)

![image](https://github.com/hcysky/FPGA/assets/64795241/1aa3f8bd-c91f-4547-9378-53b24b7fe269)


> lecture09-Scheduling

![image](https://github.com/hcysky/FPGA/assets/64795241/2e63c680-430b-4e2b-8bd9-5dc722724eac)

![image](https://github.com/hcysky/FPGA/assets/64795241/530fa132-564a-41d2-96ce-fed2da1b50cf)

![image](https://github.com/hcysky/FPGA/assets/64795241/b711d4a8-7284-4e4a-aa48-09d221786b97)











