[08/27 00:07:02      0s] 
[08/27 00:07:02      0s] Cadence Innovus(TM) Implementation System.
[08/27 00:07:02      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[08/27 00:07:02      0s] 
[08/27 00:07:02      0s] Version:	v20.10-p004_1, built Thu May 7 20:02:41 PDT 2020
[08/27 00:07:02      0s] Options:	-log ./log/PD1_20250827_000701.log 
[08/27 00:07:02      0s] Date:		Wed Aug 27 00:07:02 2025
[08/27 00:07:02      0s] Host:		ictc-eda-be-9-ldap-1 (x86_64 w/Linux 5.14.0-570.32.1.el9_6.x86_64) (16cores*24cpus*QEMU Virtual CPU version 2.5+ 16384KB)
[08/27 00:07:02      0s] OS:		Rocky Linux release 9.6 (Blue Onyx)
[08/27 00:07:02      0s] 
[08/27 00:07:02      0s] License:
[08/27 00:07:02      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[08/27 00:07:02      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[08/27 00:07:16     20s] **WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
[08/27 00:07:17     22s] @(#)CDS: Innovus v20.10-p004_1 (64bit) 05/07/2020 20:02 (Linux 2.6.32-431.11.2.el6.x86_64)
[08/27 00:07:17     22s] @(#)CDS: NanoRoute 20.10-p004_1 NR200413-0234/20_10-UB (database version 18.20.505) {superthreading v1.69}
[08/27 00:07:17     22s] @(#)CDS: AAE 20.10-p005 (64bit) 05/07/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[08/27 00:07:17     22s] @(#)CDS: CTE 20.10-p005_1 () Apr 14 2020 09:14:28 ( )
[08/27 00:07:17     22s] @(#)CDS: SYNTECH 20.10-b004_1 () Mar 12 2020 22:18:21 ( )
[08/27 00:07:17     22s] @(#)CDS: CPE v20.10-p006
[08/27 00:07:17     22s] @(#)CDS: IQuantus/TQuantus 19.1.3-s155 (64bit) Sun Nov 3 18:26:52 PST 2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[08/27 00:07:17     22s] @(#)CDS: OA 22.60-p028 Tue Dec  3 14:08:48 2019
[08/27 00:07:17     22s] @(#)CDS: SGN 19.10-d001 (24-May-2019) (64 bit executable, Qt5.9.0)
[08/27 00:07:17     22s] @(#)CDS: RCDB 11.15.0
[08/27 00:07:17     22s] @(#)CDS: STYLUS 20.10-p002_1 (03/12/2020 10:11 PDT)
[08/27 00:07:17     22s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_3813761_ictc-eda-be-9-ldap-1_vantruong_HOJBHR.

[08/27 00:07:17     22s] Change the soft stacksize limit to 0.2%RAM (321 mbytes). Set global soft_stack_size_limit to change the value.
[08/27 00:07:19     23s] 
[08/27 00:07:19     23s] **INFO:  MMMC transition support version v31-84 
[08/27 00:07:19     23s] 
[08/27 00:07:19     23s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[08/27 00:07:19     23s] <CMD> suppressMessage ENCEXT-2799
[08/27 00:07:19     23s] <CMD> win
[08/27 00:07:26     24s] <CMD> setMultiCpuUsage -localCpu 4
[08/27 00:07:26     24s] <CMD> setPreference ConstraintUserXGrid 0.1
[08/27 00:07:26     24s] <CMD> setPreference ConstraintUserXOffset 0.1
[08/27 00:07:26     24s] <CMD> setPreference ConstraintUserYGrid 0.1
[08/27 00:07:26     24s] <CMD> setPreference ConstraintUserYOffset 0.1
[08/27 00:07:26     24s] <CMD> setPreference SnapAllCorners 1
[08/27 00:07:26     24s] <CMD> set init_verilog /ictc/student_data/vantruong/final_pj/fn_prj_here/input_data/netlist/croc_chip_yosys.v
[08/27 00:07:26     24s] <CMD> set init_design_uniquify 1
[08/27 00:07:26     24s] <CMD> set init_design_settop 1
[08/27 00:07:26     24s] <CMD> set init_top_cell croc_chip
[08/27 00:07:26     24s] <CMD> set init_lef_file { /ictc/student_data/share/pd/data/user_setting/sg13g2_tech.lef  /ictc/student_data/share/pd/data/user_setting/sg13g2_stdcell_weltap.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_2048x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_4096x8_c3_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_4096x16_c3_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_64x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x16_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_256x48_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x8_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_256x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_512x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/sg13g2_io_notracks.lef  /ictc/student_data/share/pd/data/user_setting/sg13g2_io.lef  /ictc/student_data/share/pd/data/user_setting/bondpad_70x70.lef  }
[08/27 00:07:26     24s] <CMD> set init_mmmc_file /ictc/student_data/vantruong/final_pj/fn_prj_here/input_data/croc_mmmc.view
[08/27 00:07:26     24s] <CMD> set init_pwr_net VDD
[08/27 00:07:26     24s] <CMD> set init_gnd_net VSS
[08/27 00:07:26     24s] <CMD> init_design
[08/27 00:07:26     24s] #% Begin Load MMMC data ... (date=08/27 00:07:26, mem=676.3M)
[08/27 00:07:26     24s] #% End Load MMMC data ... (date=08/27 00:07:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=676.7M, current mem=676.7M)
[08/27 00:07:26     24s] 
[08/27 00:07:26     24s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/sg13g2_tech.lef ...
[08/27 00:07:26     24s] 
[08/27 00:07:26     24s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/sg13g2_stdcell_weltap.lef ...
[08/27 00:07:26     24s] Set DBUPerIGU to M1 pitch 480.
[08/27 00:07:26     24s] 
[08/27 00:07:26     24s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_2048x64_c2_bm_bist.lef ...
[08/27 00:07:26     24s] 
[08/27 00:07:26     24s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_4096x8_c3_bm_bist.lef ...
[08/27 00:07:26     24s] 
[08/27 00:07:26     24s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_4096x16_c3_bm_bist.lef ...
[08/27 00:07:26     24s] 
[08/27 00:07:26     24s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_64x64_c2_bm_bist.lef ...
[08/27 00:07:26     24s] 
[08/27 00:07:26     24s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x16_c2_bm_bist.lef ...
[08/27 00:07:26     24s] 
[08/27 00:07:26     24s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_256x48_c2_bm_bist.lef ...
[08/27 00:07:26     24s] 
[08/27 00:07:26     24s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x64_c2_bm_bist.lef ...
[08/27 00:07:26     24s] 
[08/27 00:07:26     24s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x8_c2_bm_bist.lef ...
[08/27 00:07:26     24s] 
[08/27 00:07:26     24s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_256x64_c2_bm_bist.lef ...
[08/27 00:07:27     24s] 
[08/27 00:07:27     24s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_512x64_c2_bm_bist.lef ...
[08/27 00:07:27     24s] 
[08/27 00:07:27     24s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/sg13g2_io_notracks.lef ...
[08/27 00:07:27     24s] 
[08/27 00:07:27     24s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/sg13g2_io.lef ...
[08/27 00:07:27     24s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Corner' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:07:27     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:07:27     24s] Type 'man IMPLF-58' for more detail.
[08/27 00:07:27     24s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler200' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:07:27     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:07:27     24s] Type 'man IMPLF-58' for more detail.
[08/27 00:07:27     24s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler400' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:07:27     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:07:27     24s] Type 'man IMPLF-58' for more detail.
[08/27 00:07:27     24s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler1000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:07:27     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:07:27     24s] Type 'man IMPLF-58' for more detail.
[08/27 00:07:27     24s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler2000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:07:27     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:07:27     24s] Type 'man IMPLF-58' for more detail.
[08/27 00:07:27     24s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler4000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:07:27     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:07:27     24s] Type 'man IMPLF-58' for more detail.
[08/27 00:07:27     24s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler10000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:07:27     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:07:27     24s] Type 'man IMPLF-58' for more detail.
[08/27 00:07:27     24s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIn' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:07:27     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:07:27     24s] Type 'man IMPLF-58' for more detail.
[08/27 00:07:27     24s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:07:27     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:07:27     24s] Type 'man IMPLF-58' for more detail.
[08/27 00:07:27     24s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:07:27     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:07:27     24s] Type 'man IMPLF-58' for more detail.
[08/27 00:07:27     24s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:07:27     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:07:27     24s] Type 'man IMPLF-58' for more detail.
[08/27 00:07:27     24s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:07:27     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:07:27     24s] Type 'man IMPLF-58' for more detail.
[08/27 00:07:27     24s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:07:27     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:07:27     24s] Type 'man IMPLF-58' for more detail.
[08/27 00:07:27     24s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:07:27     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:07:27     24s] Type 'man IMPLF-58' for more detail.
[08/27 00:07:27     24s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:07:27     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:07:27     24s] Type 'man IMPLF-58' for more detail.
[08/27 00:07:27     24s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:07:27     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:07:27     24s] Type 'man IMPLF-58' for more detail.
[08/27 00:07:27     24s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:07:27     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:07:27     24s] Type 'man IMPLF-58' for more detail.
[08/27 00:07:27     24s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadAnalog' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:07:27     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:07:27     24s] Type 'man IMPLF-58' for more detail.
[08/27 00:07:27     24s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIOVss' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:07:27     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:07:27     24s] Type 'man IMPLF-58' for more detail.
[08/27 00:07:27     24s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIOVdd' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 00:07:27     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:07:27     24s] Type 'man IMPLF-58' for more detail.
[08/27 00:07:27     24s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[08/27 00:07:27     24s] To increase the message display limit, refer to the product command reference manual.
[08/27 00:07:27     24s] 
[08/27 00:07:27     24s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/bondpad_70x70.lef ...
[08/27 00:07:27     24s] **WARN: (IMPLF-61):	22 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[08/27 00:07:27     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 00:07:27     24s] Type 'man IMPLF-61' for more detail.
[08/27 00:07:27     24s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadAnalog' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:07:27     24s] Type 'man IMPLF-201' for more detail.
[08/27 00:07:27     24s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadAnalog' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:07:27     24s] Type 'man IMPLF-200' for more detail.
[08/27 00:07:27     24s] **WARN: (IMPLF-201):	Pin 'padres' in macro 'sg13g2_IOPadAnalog' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:07:27     24s] Type 'man IMPLF-201' for more detail.
[08/27 00:07:27     24s] **WARN: (IMPLF-200):	Pin 'padres' in macro 'sg13g2_IOPadAnalog' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:07:27     24s] Type 'man IMPLF-200' for more detail.
[08/27 00:07:27     24s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:07:27     24s] Type 'man IMPLF-200' for more detail.
[08/27 00:07:27     24s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:07:27     24s] Type 'man IMPLF-200' for more detail.
[08/27 00:07:27     24s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:07:27     24s] Type 'man IMPLF-201' for more detail.
[08/27 00:07:27     24s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:07:27     24s] Type 'man IMPLF-201' for more detail.
[08/27 00:07:27     24s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:07:27     24s] Type 'man IMPLF-200' for more detail.
[08/27 00:07:27     24s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:07:27     24s] Type 'man IMPLF-200' for more detail.
[08/27 00:07:27     24s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:07:27     24s] Type 'man IMPLF-200' for more detail.
[08/27 00:07:27     24s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:07:27     24s] Type 'man IMPLF-201' for more detail.
[08/27 00:07:27     24s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:07:27     24s] Type 'man IMPLF-201' for more detail.
[08/27 00:07:27     24s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:07:27     24s] Type 'man IMPLF-200' for more detail.
[08/27 00:07:27     24s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:07:27     24s] Type 'man IMPLF-200' for more detail.
[08/27 00:07:27     24s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:07:27     24s] Type 'man IMPLF-200' for more detail.
[08/27 00:07:27     24s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:07:27     24s] Type 'man IMPLF-201' for more detail.
[08/27 00:07:27     24s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:07:27     24s] Type 'man IMPLF-201' for more detail.
[08/27 00:07:27     24s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:07:27     24s] Type 'man IMPLF-200' for more detail.
[08/27 00:07:27     24s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:07:27     24s] Type 'man IMPLF-200' for more detail.
[08/27 00:07:27     24s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:07:27     24s] Type 'man IMPLF-200' for more detail.
[08/27 00:07:27     24s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:07:27     24s] Type 'man IMPLF-201' for more detail.
[08/27 00:07:27     24s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:07:27     24s] Type 'man IMPLF-200' for more detail.
[08/27 00:07:27     24s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:07:27     24s] Type 'man IMPLF-200' for more detail.
[08/27 00:07:27     24s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:07:27     24s] Type 'man IMPLF-200' for more detail.
[08/27 00:07:27     24s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:07:27     24s] Type 'man IMPLF-201' for more detail.
[08/27 00:07:27     24s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:07:27     24s] Type 'man IMPLF-200' for more detail.
[08/27 00:07:27     24s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:07:27     24s] Type 'man IMPLF-200' for more detail.
[08/27 00:07:27     24s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:07:27     24s] Type 'man IMPLF-200' for more detail.
[08/27 00:07:27     24s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:07:27     24s] Type 'man IMPLF-201' for more detail.
[08/27 00:07:27     24s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:07:27     24s] Type 'man IMPLF-200' for more detail.
[08/27 00:07:27     24s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[08/27 00:07:27     24s] To increase the message display limit, refer to the product command reference manual.
[08/27 00:07:27     24s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:07:27     24s] Type 'man IMPLF-201' for more detail.
[08/27 00:07:27     24s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:07:27     24s] Type 'man IMPLF-201' for more detail.
[08/27 00:07:27     24s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:07:27     24s] Type 'man IMPLF-201' for more detail.
[08/27 00:07:27     24s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadIn' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:07:27     24s] Type 'man IMPLF-201' for more detail.
[08/27 00:07:27     24s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadIn' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 00:07:27     24s] Type 'man IMPLF-201' for more detail.
[08/27 00:07:27     24s] 
[08/27 00:07:27     24s] viaInitial starts at Wed Aug 27 00:07:27 2025
viaInitial ends at Wed Aug 27 00:07:27 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

[08/27 00:07:27     24s] Loading view definition file from /ictc/student_data/vantruong/final_pj/fn_prj_here/input_data/croc_mmmc.view
[08/27 00:07:27     24s] Starting library reading in 'Multi-threaded flow' (with '4' threads)
[08/27 00:07:27     25s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_stdcell_slow_1p08V_125C.lib.
[08/27 00:07:27     25s] Read 78 cells in library sg13g2_stdcell_slow_1p08V_125C.
[08/27 00:07:27     25s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_slow_1p35V_3p0V_125C.lib.
[08/27 00:07:27     25s] Read 14 cells in library sg13g2_io_slow_1p35V_3p0V_125C.
[08/27 00:07:27     25s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_slow_1p08V_3p0V_125C.lib.
[08/27 00:07:27     25s] Read 14 cells in library sg13g2_io_slow_1p08V_3p0V_125C.
[08/27 00:07:27     25s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 00:07:27     25s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_slow_1p08V_125C.lib)
[08/27 00:07:27     25s] Read 1 cells in library RM_IHPSG13_1P_1024x64_c2_bm_bist_slow_1p08V_125C.
[08/27 00:07:27     25s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 00:07:27     25s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_2048x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_slow_1p08V_125C.lib)
[08/27 00:07:27     25s] Read 1 cells in library RM_IHPSG13_1P_2048x64_c2_bm_bist_slow_1p08V_125C.
[08/27 00:07:27     25s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_slow_1p08V_125C.lib.
[08/27 00:07:27     25s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_4096x8_c3_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_slow_1p08V_125C.lib)
[08/27 00:07:27     25s] Read 1 cells in library RM_IHPSG13_1P_4096x8_c3_bm_bist_slow_1p08V_125C.
[08/27 00:07:27     25s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 00:07:27     25s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x16_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_slow_1p08V_125C.lib)
[08/27 00:07:27     25s] Read 1 cells in library RM_IHPSG13_1P_1024x16_c2_bm_bist_slow_1p08V_125C.
[08/27 00:07:27     25s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 00:07:27     25s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_256x48_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_slow_1p08V_125C.lib)
[08/27 00:07:27     25s] Read 1 cells in library RM_IHPSG13_1P_256x48_c2_bm_bist_slow_1p08V_125C.
[08/27 00:07:27     25s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 00:07:27     25s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_512x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_slow_1p08V_125C.lib)
[08/27 00:07:27     25s] Read 1 cells in library RM_IHPSG13_1P_512x64_c2_bm_bist_slow_1p08V_125C.
[08/27 00:07:27     25s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 00:07:27     25s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_256x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_slow_1p08V_125C.lib)
[08/27 00:07:27     25s] Read 1 cells in library RM_IHPSG13_1P_256x64_c2_bm_bist_slow_1p08V_125C.
[08/27 00:07:27     25s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 00:07:27     25s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x8_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_slow_1p08V_125C.lib)
[08/27 00:07:27     25s] Read 1 cells in library RM_IHPSG13_1P_1024x8_c2_bm_bist_slow_1p08V_125C.
[08/27 00:07:27     25s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_slow_1p08V_125C.lib.
[08/27 00:07:27     25s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_4096x16_c3_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_slow_1p08V_125C.lib)
[08/27 00:07:27     25s] Read 1 cells in library RM_IHPSG13_1P_4096x16_c3_bm_bist_slow_1p08V_125C.
[08/27 00:07:27     25s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 00:07:27     25s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_64x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_slow_1p08V_125C.lib)
[08/27 00:07:27     25s] Read 1 cells in library RM_IHPSG13_1P_64x64_c2_bm_bist_slow_1p08V_125C.
[08/27 00:07:27     25s] Library reading multithread flow ended.
[08/27 00:07:27     25s] Starting library reading in 'Multi-threaded flow' (with '4' threads)
[08/27 00:07:27     25s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_stdcell_fast_1p32V_m40C.lib.
[08/27 00:07:27     25s] Read 78 cells in library sg13g2_stdcell_fast_1p32V_m40C.
[08/27 00:07:27     25s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_fast_1p32V_3p6V_m40C.lib.
[08/27 00:07:27     25s] Read 14 cells in library sg13g2_io_fast_1p32V_3p6V_m40C.
[08/27 00:07:27     25s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_fast_1p65V_3p6V_m40C.lib.
[08/27 00:07:27     25s] Read 14 cells in library sg13g2_io_fast_1p65V_3p6V_m40C.
[08/27 00:07:27     25s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 00:07:27     25s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_2048x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_fast_1p32V_m55C.lib)
[08/27 00:07:27     25s] Read 1 cells in library RM_IHPSG13_1P_2048x64_c2_bm_bist_fast_1p32V_m55C.
[08/27 00:07:27     25s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_fast_1p32V_m55C.lib.
[08/27 00:07:27     25s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_4096x16_c3_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_fast_1p32V_m55C.lib)
[08/27 00:07:27     25s] Read 1 cells in library RM_IHPSG13_1P_4096x16_c3_bm_bist_fast_1p32V_m55C.
[08/27 00:07:27     25s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 00:07:27     25s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_64x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_fast_1p32V_m55C.lib)
[08/27 00:07:27     25s] Read 1 cells in library RM_IHPSG13_1P_64x64_c2_bm_bist_fast_1p32V_m55C.
[08/27 00:07:27     25s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 00:07:27     25s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x8_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_fast_1p32V_m55C.lib)
[08/27 00:07:27     25s] Read 1 cells in library RM_IHPSG13_1P_1024x8_c2_bm_bist_fast_1p32V_m55C.
[08/27 00:07:27     25s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 00:07:27     25s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_256x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_fast_1p32V_m55C.lib)
[08/27 00:07:27     25s] Read 1 cells in library RM_IHPSG13_1P_256x64_c2_bm_bist_fast_1p32V_m55C.
[08/27 00:07:27     25s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 00:07:27     25s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_256x48_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_fast_1p32V_m55C.lib)
[08/27 00:07:27     25s] Read 1 cells in library RM_IHPSG13_1P_256x48_c2_bm_bist_fast_1p32V_m55C.
[08/27 00:07:27     26s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 00:07:27     26s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_fast_1p32V_m55C.lib)
[08/27 00:07:27     26s] Read 1 cells in library RM_IHPSG13_1P_1024x64_c2_bm_bist_fast_1p32V_m55C.
[08/27 00:07:27     26s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_fast_1p32V_m55C.lib.
[08/27 00:07:27     26s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_4096x8_c3_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_fast_1p32V_m55C.lib)
[08/27 00:07:27     26s] Read 1 cells in library RM_IHPSG13_1P_4096x8_c3_bm_bist_fast_1p32V_m55C.
[08/27 00:07:27     26s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 00:07:27     26s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x16_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_fast_1p32V_m55C.lib)
[08/27 00:07:27     26s] Read 1 cells in library RM_IHPSG13_1P_1024x16_c2_bm_bist_fast_1p32V_m55C.
[08/27 00:07:27     26s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 00:07:27     26s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_512x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_fast_1p32V_m55C.lib)
[08/27 00:07:27     26s] Read 1 cells in library RM_IHPSG13_1P_512x64_c2_bm_bist_fast_1p32V_m55C.
[08/27 00:07:27     26s] Library reading multithread flow ended.
[08/27 00:07:27     26s] Ending "PreSetAnalysisView" (total cpu=0:00:01.7, real=0:00:00.0, peak res=829.5M, current mem=706.3M)
[08/27 00:07:27     26s] *** End library_loading (cpu=0.03min, real=0.00min, mem=139.0M, fe_cpu=0.44min, fe_real=0.42min, fe_mem=810.3M) ***
[08/27 00:07:27     26s] #% Begin Load netlist data ... (date=08/27 00:07:27, mem=706.3M)
[08/27 00:07:27     26s] *** Begin netlist parsing (mem=810.3M) ***
[08/27 00:07:27     26s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_xor2_1' is defined in LEF but not in the timing library.
[08/27 00:07:27     26s] Type 'man IMPVL-159' for more detail.
[08/27 00:07:27     26s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_xor2_1' is defined in LEF but not in the timing library.
[08/27 00:07:27     26s] Type 'man IMPVL-159' for more detail.
[08/27 00:07:27     26s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_xnor2_1' is defined in LEF but not in the timing library.
[08/27 00:07:27     26s] Type 'man IMPVL-159' for more detail.
[08/27 00:07:27     26s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_xnor2_1' is defined in LEF but not in the timing library.
[08/27 00:07:27     26s] Type 'man IMPVL-159' for more detail.
[08/27 00:07:27     26s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_tielo' is defined in LEF but not in the timing library.
[08/27 00:07:27     26s] Type 'man IMPVL-159' for more detail.
[08/27 00:07:27     26s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_tielo' is defined in LEF but not in the timing library.
[08/27 00:07:27     26s] Type 'man IMPVL-159' for more detail.
[08/27 00:07:27     26s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_tiehi' is defined in LEF but not in the timing library.
[08/27 00:07:27     26s] Type 'man IMPVL-159' for more detail.
[08/27 00:07:27     26s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_tiehi' is defined in LEF but not in the timing library.
[08/27 00:07:27     26s] Type 'man IMPVL-159' for more detail.
[08/27 00:07:27     26s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_slgcp_1' is defined in LEF but not in the timing library.
[08/27 00:07:27     26s] Type 'man IMPVL-159' for more detail.
[08/27 00:07:27     26s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_slgcp_1' is defined in LEF but not in the timing library.
[08/27 00:07:27     26s] Type 'man IMPVL-159' for more detail.
[08/27 00:07:27     26s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_sighold' is defined in LEF but not in the timing library.
[08/27 00:07:27     26s] Type 'man IMPVL-159' for more detail.
[08/27 00:07:27     26s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_sighold' is defined in LEF but not in the timing library.
[08/27 00:07:27     26s] Type 'man IMPVL-159' for more detail.
[08/27 00:07:27     26s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_sdfbbp_1' is defined in LEF but not in the timing library.
[08/27 00:07:27     26s] Type 'man IMPVL-159' for more detail.
[08/27 00:07:27     26s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_sdfbbp_1' is defined in LEF but not in the timing library.
[08/27 00:07:27     26s] Type 'man IMPVL-159' for more detail.
[08/27 00:07:27     26s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or4_2' is defined in LEF but not in the timing library.
[08/27 00:07:27     26s] Type 'man IMPVL-159' for more detail.
[08/27 00:07:27     26s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or4_2' is defined in LEF but not in the timing library.
[08/27 00:07:27     26s] Type 'man IMPVL-159' for more detail.
[08/27 00:07:27     26s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or4_1' is defined in LEF but not in the timing library.
[08/27 00:07:27     26s] Type 'man IMPVL-159' for more detail.
[08/27 00:07:27     26s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or4_1' is defined in LEF but not in the timing library.
[08/27 00:07:27     26s] Type 'man IMPVL-159' for more detail.
[08/27 00:07:27     26s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or3_2' is defined in LEF but not in the timing library.
[08/27 00:07:27     26s] Type 'man IMPVL-159' for more detail.
[08/27 00:07:27     26s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or3_2' is defined in LEF but not in the timing library.
[08/27 00:07:27     26s] Type 'man IMPVL-159' for more detail.
[08/27 00:07:27     26s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[08/27 00:07:27     26s] To increase the message display limit, refer to the product command reference manual.
[08/27 00:07:27     26s] Created 102 new cells from 26 timing libraries.
[08/27 00:07:27     26s] Reading netlist ...
[08/27 00:07:27     26s] Backslashed names will retain backslash and a trailing blank character.
[08/27 00:07:27     26s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync' in module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst ' is 141 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:07:27     26s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync' in module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst ' is 141 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:07:27     26s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync' in module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst ' is 142 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:07:27     26s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync' in module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst ' is 142 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:07:27     26s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync' in module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src ' is 141 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:07:27     26s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync' in module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src ' is 141 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:07:27     26s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync' in module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src ' is 142 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:07:27     26s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync' in module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src ' is 142 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:07:27     26s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ' is 144 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:07:27     26s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ' is 144 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:07:27     26s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ' is 144 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:07:27     26s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ' is 144 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:07:27     26s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ' is 145 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:07:27     26s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ' is 145 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:07:27     26s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ' is 145 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:07:27     26s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ' is 145 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:07:27     26s] **WARN: (IMPVL-129):	The identifier '\i_ibex.alu_operator_ex_0__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_A_$_AND__Y_A_$_MUX__Y_A_$_MUX__Y_B_$_OR__Y_B_$_NOT__Y_A_$_OR__Y_B_$_OR__Y_A' in module '\core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap ' is 131 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:07:27     26s] **WARN: (IMPVL-129):	The identifier '\i_ibex.alu_operator_ex_2__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_B_$_AND__Y_A_$_MUX__Y_B_$_OR__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_A' in module '\core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap ' is 120 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:07:27     26s] **WARN: (IMPVL-129):	The identifier '\i_ibex.alu_operator_ex_2__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_B_$_AND__Y_A_$_MUX__Y_B_$_OR__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_B' in module '\core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap ' is 120 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:07:27     26s] **WARN: (IMPVL-129):	The identifier '\i_ibex.alu_operator_ex_3__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_A_$_OR__Y_B_$_AND__Y_A_$_MUX__Y_A_$_MUX__Y_B_$_OR__Y_A_$_OR__Y_A_$_OR__B_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_A_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_B_$_OR__Y_B' in module '\core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap ' is 221 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 00:07:27     26s] **WARN: (EMS-27):	Message (IMPVL-129) has exceeded the current message display limit of 20.
[08/27 00:07:27     26s] To increase the message display limit, refer to the product command reference manual.
[08/27 00:07:27     26s] Reading verilog netlist '/ictc/student_data/vantruong/final_pj/fn_prj_here/input_data/netlist/croc_chip_yosys.v'
[08/27 00:07:27     26s] 
[08/27 00:07:27     26s] *** Memory Usage v#1 (Current mem = 814.289M, initial mem = 273.906M) ***
[08/27 00:07:27     26s] *** End netlist parsing (cpu=0:00:00.3, real=0:00:00.0, mem=814.3M) ***
[08/27 00:07:27     26s] #% End Load netlist data ... (date=08/27 00:07:27, total cpu=0:00:00.3, real=0:00:00.0, peak res=729.8M, current mem=729.8M)
[08/27 00:07:27     26s] Set top cell to croc_chip.
[08/27 00:07:27     26s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:07:27     26s] Type 'man IMPTS-282' for more detail.
[08/27 00:07:27     26s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:07:27     26s] Type 'man IMPTS-282' for more detail.
[08/27 00:07:27     26s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:07:27     26s] Type 'man IMPTS-282' for more detail.
[08/27 00:07:27     26s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:07:27     26s] Type 'man IMPTS-282' for more detail.
[08/27 00:07:27     26s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:07:27     26s] Type 'man IMPTS-282' for more detail.
[08/27 00:07:27     26s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:07:27     26s] Type 'man IMPTS-282' for more detail.
[08/27 00:07:27     26s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadIn' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:07:27     26s] Type 'man IMPTS-282' for more detail.
[08/27 00:07:27     26s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:07:27     26s] Type 'man IMPTS-282' for more detail.
[08/27 00:07:27     26s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:07:27     26s] Type 'man IMPTS-282' for more detail.
[08/27 00:07:27     26s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:07:27     26s] Type 'man IMPTS-282' for more detail.
[08/27 00:07:27     26s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:07:27     26s] Type 'man IMPTS-282' for more detail.
[08/27 00:07:27     26s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:07:27     26s] Type 'man IMPTS-282' for more detail.
[08/27 00:07:27     26s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:07:27     26s] Type 'man IMPTS-282' for more detail.
[08/27 00:07:27     26s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadIn' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:07:27     26s] Type 'man IMPTS-282' for more detail.
[08/27 00:07:28     26s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:07:28     26s] Type 'man IMPTS-282' for more detail.
[08/27 00:07:28     26s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:07:28     26s] Type 'man IMPTS-282' for more detail.
[08/27 00:07:28     26s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:07:28     26s] Type 'man IMPTS-282' for more detail.
[08/27 00:07:28     26s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:07:28     26s] Type 'man IMPTS-282' for more detail.
[08/27 00:07:28     26s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:07:28     26s] Type 'man IMPTS-282' for more detail.
[08/27 00:07:28     26s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 00:07:28     26s] Type 'man IMPTS-282' for more detail.
[08/27 00:07:28     26s] **WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
[08/27 00:07:28     26s] To increase the message display limit, refer to the product command reference manual.
[08/27 00:07:28     26s] Hooked 232 DB cells to tlib cells.
[08/27 00:07:28     26s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:01.0, peak res=738.2M, current mem=738.2M)
[08/27 00:07:28     26s] Starting recursive module instantiation check.
[08/27 00:07:28     26s] No recursion found.
[08/27 00:07:28     26s] Building hierarchical netlist for Cell croc_chip ...
[08/27 00:07:28     26s] *** Netlist is unique.
[08/27 00:07:28     26s] Setting Std. cell height to 3780 DBU (smallest netlist inst).
[08/27 00:07:28     26s] ** info: there are 329 modules.
[08/27 00:07:28     26s] ** info: there are 34132 stdCell insts.
[08/27 00:07:28     26s] ** info: there are 64 Pad insts.
[08/27 00:07:28     26s] ** info: there are 2 macros.
[08/27 00:07:28     26s] 
[08/27 00:07:28     26s] *** Memory Usage v#1 (Current mem = 847.203M, initial mem = 273.906M) ***
[08/27 00:07:28     26s] Initializing I/O assignment ...
[08/27 00:07:28     26s] Adjusting Core to Bottom to: 0.1800.
[08/27 00:07:28     26s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/27 00:07:28     26s] Type 'man IMPFP-3961' for more detail.
[08/27 00:07:28     26s] Adjust TopMetal1 preferred direction offset from 1.64 to 0.
[08/27 00:07:28     26s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[08/27 00:07:28     26s] Set Default Net Delay as 1000 ps.
[08/27 00:07:28     26s] Set Default Net Load as 0.5 pF. 
[08/27 00:07:28     26s] Set Default Input Pin Transition as 0.1 ps.
[08/27 00:07:28     27s] Extraction setup Started 
[08/27 00:07:28     27s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[08/27 00:07:28     27s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[08/27 00:07:28     27s] Type 'man IMPEXT-2773' for more detail.
[08/27 00:07:28     27s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/27 00:07:28     27s] Type 'man IMPEXT-2776' for more detail.
[08/27 00:07:28     27s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/27 00:07:28     27s] Type 'man IMPEXT-2776' for more detail.
[08/27 00:07:28     27s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/27 00:07:28     27s] Type 'man IMPEXT-2776' for more detail.
[08/27 00:07:28     27s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/27 00:07:28     27s] Type 'man IMPEXT-2776' for more detail.
[08/27 00:07:28     27s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/27 00:07:28     27s] Type 'man IMPEXT-2776' for more detail.
[08/27 00:07:28     27s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 2.2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/27 00:07:28     27s] Type 'man IMPEXT-2776' for more detail.
[08/27 00:07:28     27s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.135 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 00:07:28     27s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 00:07:28     27s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 00:07:28     27s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 00:07:28     27s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 00:07:28     27s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.021 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 00:07:28     27s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.0145 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 00:07:28     27s] Summary of Active RC-Corners : 
[08/27 00:07:28     27s]  
[08/27 00:07:28     27s]  Analysis View: func_view_wc
[08/27 00:07:28     27s]     RC-Corner Name        : default_rc_corner
[08/27 00:07:28     27s]     RC-Corner Index       : 0
[08/27 00:07:28     27s]     RC-Corner Temperature : 25 Celsius
[08/27 00:07:28     27s]     RC-Corner Cap Table   : ''
[08/27 00:07:28     27s]     RC-Corner PreRoute Res Factor         : 1
[08/27 00:07:28     27s]     RC-Corner PreRoute Cap Factor         : 1
[08/27 00:07:28     27s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[08/27 00:07:28     27s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[08/27 00:07:28     27s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[08/27 00:07:28     27s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[08/27 00:07:28     27s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[08/27 00:07:28     27s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[08/27 00:07:28     27s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[08/27 00:07:28     27s]  
[08/27 00:07:28     27s]  Analysis View: func_view_bc
[08/27 00:07:28     27s]     RC-Corner Name        : default_rc_corner
[08/27 00:07:28     27s]     RC-Corner Index       : 0
[08/27 00:07:28     27s]     RC-Corner Temperature : 25 Celsius
[08/27 00:07:28     27s]     RC-Corner Cap Table   : ''
[08/27 00:07:28     27s]     RC-Corner PreRoute Res Factor         : 1
[08/27 00:07:28     27s]     RC-Corner PreRoute Cap Factor         : 1
[08/27 00:07:28     27s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[08/27 00:07:28     27s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[08/27 00:07:28     27s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[08/27 00:07:28     27s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[08/27 00:07:28     27s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[08/27 00:07:28     27s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[08/27 00:07:28     27s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[08/27 00:07:28     27s] LayerId::1 widthSet size::1
[08/27 00:07:28     27s] LayerId::2 widthSet size::1
[08/27 00:07:28     27s] LayerId::3 widthSet size::1
[08/27 00:07:28     27s] LayerId::4 widthSet size::1
[08/27 00:07:28     27s] LayerId::5 widthSet size::1
[08/27 00:07:28     27s] LayerId::6 widthSet size::1
[08/27 00:07:28     27s] LayerId::7 widthSet size::1
[08/27 00:07:28     27s] Updating RC grid for preRoute extraction ...
[08/27 00:07:28     27s] Initializing multi-corner resistance tables ...
[08/27 00:07:28     27s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 00:07:28     27s] {RT default_rc_corner 0 7 7 {6 0} 1}
[08/27 00:07:28     27s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 80 ; 
[08/27 00:07:28     27s] *Info: initialize multi-corner CTS.
[08/27 00:07:28     27s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=943.7M, current mem=775.5M)
[08/27 00:07:28     27s] Reading timing constraints file '/ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc' ...
[08/27 00:07:28     27s] Current (total cpu=0:00:27.5, real=0:00:26.0, peak res=954.3M, current mem=954.3M)
[08/27 00:07:28     27s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc, Line 86).
[08/27 00:07:28     27s] 
[08/27 00:07:28     27s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc, Line 102).
[08/27 00:07:28     27s] 
[08/27 00:07:28     27s] INFO (CTE): Reading of timing constraints file /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc completed, with 2 WARNING
[08/27 00:07:28     27s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1007.8M, current mem=1007.8M)
[08/27 00:07:28     27s] Current (total cpu=0:00:27.6, real=0:00:26.0, peak res=1007.8M, current mem=1007.8M)
[08/27 00:07:28     27s] Reading timing constraints file '/ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc' ...
[08/27 00:07:28     27s] Current (total cpu=0:00:27.6, real=0:00:26.0, peak res=1007.8M, current mem=1007.8M)
[08/27 00:07:28     27s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc, Line 86).
[08/27 00:07:28     27s] 
[08/27 00:07:28     27s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc, Line 102).
[08/27 00:07:28     27s] 
[08/27 00:07:28     27s] INFO (CTE): Reading of timing constraints file /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc completed, with 2 WARNING
[08/27 00:07:28     27s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1008.0M, current mem=1008.0M)
[08/27 00:07:28     27s] Current (total cpu=0:00:27.7, real=0:00:26.0, peak res=1008.0M, current mem=1008.0M)
[08/27 00:07:28     27s] Creating Cell Server ...(0, 1, 1, 1)
[08/27 00:07:28     27s] Summary for sequential cells identification: 
[08/27 00:07:28     27s]   Identified SBFF number: 3
[08/27 00:07:28     27s]   Identified MBFF number: 0
[08/27 00:07:28     27s]   Identified SB Latch number: 0
[08/27 00:07:28     27s]   Identified MB Latch number: 0
[08/27 00:07:28     27s]   Not identified SBFF number: 0
[08/27 00:07:28     27s]   Not identified MBFF number: 0
[08/27 00:07:28     27s]   Not identified SB Latch number: 0
[08/27 00:07:28     27s]   Not identified MB Latch number: 0
[08/27 00:07:28     27s]   Number of sequential cells which are not FFs: 7
[08/27 00:07:28     27s] Total number of combinational cells: 62
[08/27 00:07:28     27s] Total number of sequential cells: 10
[08/27 00:07:28     27s] Total number of tristate cells: 6
[08/27 00:07:28     27s] Total number of level shifter cells: 0
[08/27 00:07:28     27s] Total number of power gating cells: 0
[08/27 00:07:28     27s] Total number of isolation cells: 0
[08/27 00:07:28     27s] Total number of power switch cells: 0
[08/27 00:07:28     27s] Total number of pulse generator cells: 0
[08/27 00:07:28     27s] Total number of always on buffers: 0
[08/27 00:07:28     27s] Total number of retention cells: 0
[08/27 00:07:28     27s] List of usable buffers: sg13g2_buf_1 sg13g2_buf_16 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8
[08/27 00:07:28     27s] Total number of usable buffers: 5
[08/27 00:07:28     27s] List of unusable buffers:
[08/27 00:07:28     27s] Total number of unusable buffers: 0
[08/27 00:07:28     27s] List of usable inverters: sg13g2_inv_1 sg13g2_inv_16 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8
[08/27 00:07:28     27s] Total number of usable inverters: 5
[08/27 00:07:28     27s] List of unusable inverters:
[08/27 00:07:28     27s] Total number of unusable inverters: 0
[08/27 00:07:28     27s] List of identified usable delay cells: sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1
[08/27 00:07:28     27s] Total number of identified usable delay cells: 3
[08/27 00:07:28     27s] List of identified unusable delay cells:
[08/27 00:07:28     27s] Total number of identified unusable delay cells: 0
[08/27 00:07:28     27s] Creating Cell Server, finished. 
[08/27 00:07:28     27s] 
[08/27 00:07:28     27s] Deleting Cell Server ...
[08/27 00:07:29     27s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:01.0, peak res=1009.9M, current mem=1009.9M)
[08/27 00:07:29     27s] Creating Cell Server ...(0, 0, 0, 0)
[08/27 00:07:29     27s] Summary for sequential cells identification: 
[08/27 00:07:29     27s]   Identified SBFF number: 3
[08/27 00:07:29     27s]   Identified MBFF number: 0
[08/27 00:07:29     27s]   Identified SB Latch number: 0
[08/27 00:07:29     27s]   Identified MB Latch number: 0
[08/27 00:07:29     27s]   Not identified SBFF number: 0
[08/27 00:07:29     27s]   Not identified MBFF number: 0
[08/27 00:07:29     27s]   Not identified SB Latch number: 0
[08/27 00:07:29     27s]   Not identified MB Latch number: 0
[08/27 00:07:29     27s]   Number of sequential cells which are not FFs: 7
[08/27 00:07:29     27s]  Visiting view : func_view_wc
[08/27 00:07:29     27s]    : PowerDomain = none : Weighted F : unweighted  = 37.70 (1.000) with rcCorner = 0
[08/27 00:07:29     27s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[08/27 00:07:29     27s]  Visiting view : func_view_bc
[08/27 00:07:29     27s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 0
[08/27 00:07:29     27s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[08/27 00:07:29     27s]  Setting StdDelay to 37.70
[08/27 00:07:29     27s] Creating Cell Server, finished. 
[08/27 00:07:29     27s] 
[08/27 00:07:29     27s] 
[08/27 00:07:29     27s] *** Summary of all messages that are not suppressed in this session:
[08/27 00:07:29     27s] Severity  ID               Count  Summary                                  
[08/27 00:07:29     27s] WARNING   IMPLF-58            22  MACRO '%s' has been found in the databas...
[08/27 00:07:29     27s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[08/27 00:07:29     27s] WARNING   IMPLF-200           28  Pin '%s' in macro '%s' has no ANTENNAGAT...
[08/27 00:07:29     27s] WARNING   IMPLF-201           16  Pin '%s' in macro '%s' has no ANTENNADIF...
[08/27 00:07:29     27s] WARNING   IMPFP-3961           1  The techSite '%s' has no related standar...
[08/27 00:07:29     27s] WARNING   IMPTS-282           28  Cell '%s' is not a level shifter cell bu...
[08/27 00:07:29     27s] WARNING   IMPEXT-2766          7  The sheet resistance for layer %s is not...
[08/27 00:07:29     27s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[08/27 00:07:29     27s] WARNING   IMPEXT-2776          6  The via resistance between layers %s and...
[08/27 00:07:29     27s] WARNING   IMPVL-129          177  The identifier '%s' in module '%s' is %d...
[08/27 00:07:29     27s] WARNING   IMPVL-159          186  Pin '%s' of cell '%s' is defined in LEF ...
[08/27 00:07:29     27s] WARNING   TCLCMD-1535          4  set_input_delay command specified withou...
[08/27 00:07:29     27s] WARNING   TECHLIB-302         20  No function defined for cell '%s'. The c...
[08/27 00:07:29     27s] *** Message Summary: 497 warning(s), 0 error(s)
[08/27 00:07:29     27s] 
[08/27 00:07:29     27s] <CMD> floorPlan -site CoreSite -d 1840.32 1840.02 210 210 210 210
[08/27 00:07:29     27s] **WARN: (IMPFP-4026):	Adjusting core to 'Left' to 209.760000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[08/27 00:07:29     27s] **WARN: (IMPFP-4026):	Adjusting core to 'Right' to 209.760000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[08/27 00:07:29     27s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/27 00:07:29     27s] Type 'man IMPFP-3961' for more detail.
[08/27 00:07:29     27s] Adjust TopMetal1 preferred direction offset from 1.64 to 0.
[08/27 00:07:29     27s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[08/27 00:07:29     27s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[08/27 00:07:29     27s] <CMD> saveDesign SAVED/00_init_design_init.invs
[08/27 00:07:29     27s] #% Begin save design ... (date=08/27 00:07:29, mem=1013.4M)
[08/27 00:07:29     27s] % Begin Save ccopt configuration ... (date=08/27 00:07:29, mem=1016.3M)
[08/27 00:07:29     27s] % End Save ccopt configuration ... (date=08/27 00:07:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1018.2M, current mem=1018.2M)
[08/27 00:07:29     27s] % Begin Save netlist data ... (date=08/27 00:07:29, mem=1018.2M)
[08/27 00:07:29     27s] Writing Binary DB to SAVED/00_init_design_init.invs.dat.tmp/vbin/croc_chip.v.bin in multi-threaded mode...
[08/27 00:07:29     28s] % End Save netlist data ... (date=08/27 00:07:29, total cpu=0:00:00.2, real=0:00:00.0, peak res=1041.6M, current mem=1020.3M)
[08/27 00:07:29     28s] Saving symbol-table file in separate thread ...
[08/27 00:07:29     28s] Saving congestion map file in separate thread ...
[08/27 00:07:29     28s] Saving congestion map file SAVED/00_init_design_init.invs.dat.tmp/croc_chip.route.congmap.gz ...
[08/27 00:07:29     28s] % Begin Save AAE data ... (date=08/27 00:07:29, mem=1021.6M)
[08/27 00:07:29     28s] Saving AAE Data ...
[08/27 00:07:29     28s] % End Save AAE data ... (date=08/27 00:07:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1021.6M, current mem=1021.6M)
[08/27 00:07:29     28s] Saving preference file SAVED/00_init_design_init.invs.dat.tmp/gui.pref.tcl ...
[08/27 00:07:29     28s] Saving mode setting ...
[08/27 00:07:29     28s] Saving global file ...
[08/27 00:07:29     28s] Saving Drc markers ...
[08/27 00:07:29     28s] ... No Drc file written since there is no markers found.
[08/27 00:07:29     28s] % Begin Save routing data ... (date=08/27 00:07:29, mem=1024.1M)
[08/27 00:07:29     28s] Saving route file ...
[08/27 00:07:29     28s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1097.4M) ***
[08/27 00:07:29     28s] % End Save routing data ... (date=08/27 00:07:29, total cpu=0:00:00.1, real=0:00:00.0, peak res=1024.5M, current mem=1024.5M)
[08/27 00:07:29     28s] Saving special route data file in separate thread ...
[08/27 00:07:29     28s] Saving PG Conn data in separate thread ...
[08/27 00:07:29     28s] Saving placement file in separate thread ...
[08/27 00:07:29     28s] ** Saving stdCellPlacement_binary (version# 2) ...
[08/27 00:07:29     28s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[08/27 00:07:29     28s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[08/27 00:07:29     28s] Save Adaptive View Pruning View Names to Binary file
[08/27 00:07:29     28s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1112.4M) ***
[08/27 00:07:29     28s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[08/27 00:07:29     28s] Saving property file SAVED/00_init_design_init.invs.dat.tmp/croc_chip.prop
[08/27 00:07:29     28s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1112.4M) ***
[08/27 00:07:29     28s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[08/27 00:07:29     28s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[08/27 00:07:29     28s] % Begin Save power constraints data ... (date=08/27 00:07:29, mem=1026.7M)
[08/27 00:07:29     28s] % End Save power constraints data ... (date=08/27 00:07:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1027.1M, current mem=1027.1M)
[08/27 00:07:35     32s] Generated self-contained design 00_init_design_init.invs.dat.tmp
[08/27 00:07:35     32s] #% End save design ... (date=08/27 00:07:35, total cpu=0:00:05.1, real=0:00:06.0, peak res=1054.5M, current mem=1031.0M)
[08/27 00:07:35     32s] *** Message Summary: 0 warning(s), 0 error(s)
[08/27 00:07:35     32s] 
[08/27 00:07:35     32s] <CMD> check_library -all_lib_cell -place > rpt/00_init_design/check_library.rpt
[08/27 00:07:35     32s] OPERPROF: Starting DPlace-Init at level 1, MEM:1130.6M
[08/27 00:07:35     32s] # Building croc_chip llgBox search-tree.
[08/27 00:07:35     32s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1139.6M
[08/27 00:07:35     32s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1139.6M
[08/27 00:07:35     32s] Core basic site is CoreSite
[08/27 00:07:35     32s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:07:35     33s] Use non-trimmed site array because memory saving is not enough.
[08/27 00:07:35     33s] SiteArray: non-trimmed site array dimensions = 280 x 2210
[08/27 00:07:35     33s] SiteArray: use 2,580,480 bytes
[08/27 00:07:35     33s] SiteArray: current memory after site array memory allocation 1142.1M
[08/27 00:07:35     33s] SiteArray: FP blocked sites are writable
[08/27 00:07:35     33s] Estimated cell power/ground rail width = 0.472 um
[08/27 00:07:35     33s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 00:07:35     33s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1142.1M
[08/27 00:07:35     33s] Process 0 wires and vias for routing blockage analysis
[08/27 00:07:35     33s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.002, REAL:0.002, MEM:1143.1M
[08/27 00:07:35     33s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.029, REAL:0.023, MEM:1143.1M
[08/27 00:07:35     33s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.038, REAL:0.031, MEM:1143.1M
[08/27 00:07:35     33s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1143.1MB).
[08/27 00:07:35     33s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.102, REAL:0.095, MEM:1143.1M
[08/27 00:07:35     33s] *info: running library checker ... with 4 cpus
[08/27 00:07:35     33s] 
[08/27 00:07:35     33s] 
[08/27 00:07:35     33s] *info: total 81 cells checked.
[08/27 00:07:35     33s] [check_library] saving report file "check_library.rpt" ... 
[08/27 00:07:35     33s] [check_library] saving pin-access report file "check_library.rpt.pa" ... 
[08/27 00:07:35     33s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1143.1M
[08/27 00:07:35     33s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1143.1M
[08/27 00:07:35     33s] All LLGs are deleted
[08/27 00:07:35     33s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1143.1M
[08/27 00:07:35     33s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1143.1M
[08/27 00:07:35     33s] [CPU] check_library (cpu=0:00:00.1, real=0:00:00.0, mem=1143.1MB) @(0:00:33.0 - 0:00:33.1).
[08/27 00:07:35     33s] <CMD> deleteRow -all
[08/27 00:07:35     33s] <CMD> initCoreRow
[08/27 00:07:35     33s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/27 00:07:35     33s] Type 'man IMPFP-3961' for more detail.
[08/27 00:07:35     33s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/27 00:07:35     33s] Type 'man IMPFP-3961' for more detail.
[08/27 00:07:35     33s] <CMD> cutRow
[08/27 00:07:35     33s] <CMD> add_tracks -offset {Metal1 vert 0 Metal2 horiz 0 Metal3 vert 0 Metal4 horiz 0 Metal5 vert 0 TopMetal1 horiz 0 TopMetal2 vert 0}
[08/27 00:07:35     33s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[08/27 00:07:35     33s] <CMD> checkFPlan -reportUtil > rpt/00_init_design/check_library.rpt
[08/27 00:07:35     33s] Checking routing tracks.....
[08/27 00:07:35     33s] Checking other grids.....
[08/27 00:07:35     33s] Checking FINFET Grid is on Manufacture Grid.....
[08/27 00:07:35     33s] Checking core/die box is on Grid.....
[08/27 00:07:35     33s] **WARN: (IMPFP-7238):	CORE's corner: (389.7600000000 , 390.0000000000) is NOT on PlacementGrid,  Please use command getFPlanMode to check current Grid settings, use command setFPlanMode to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
[08/27 00:07:35     33s] **WARN: (IMPFP-7238):	CORE's corner: (1450.5600000000 , 1450.0200000000) is NOT on PlacementGrid,  Please use command getFPlanMode to check current Grid settings, use command setFPlanMode to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
[08/27 00:07:35     33s] Checking snap rule ......
[08/27 00:07:35     33s] Checking Row is on grid......
[08/27 00:07:35     33s] Checking AreaIO row.....
[08/27 00:07:35     33s] Checking row out of die ...
[08/27 00:07:35     33s] Checking routing blockage.....
[08/27 00:07:35     33s] Checking components.....
[08/27 00:07:35     33s] Checking IO Pads out of die...
[08/27 00:07:35     33s] Checking constraints (guide/region/fence).....
[08/27 00:07:35     33s] Checking groups.....
[08/27 00:07:35     33s] 
[08/27 00:07:35     33s] Checking Preroutes.....
[08/27 00:07:35     33s] No. of regular pre-routes not on tracks : 0 
[08/27 00:07:35     33s] 
[08/27 00:07:35     33s] Reporting Utilizations.....
[08/27 00:07:35     33s] 
[08/27 00:07:35     33s] Core utilization  = 67.634233
[08/27 00:07:35     33s] Effective Utilizations
[08/27 00:07:35     33s] Extracting standard cell pins and blockage ...... 
[08/27 00:07:35     33s] **WARN: (IMPTR-2104):	Layer M6: Pitch=2280 is less than min width=1640 + min spacing=1640.
[08/27 00:07:35     33s] Temporarily expand pitch on layer M6 from 2280 to 4560 (2x).
[08/27 00:07:35     33s] **WARN: (IMPTR-2108):	For layer M6, the gaps of 729 out of 729 tracks are narrower than 3.280um (space 1.640 + width 1.640).
[08/27 00:07:35     33s] Type 'man IMPTR-2108' for more detail.
[08/27 00:07:35     33s]  As a result, your trialRoute congestion could be incorrect.
[08/27 00:07:35     33s] Pin and blockage extraction finished
[08/27 00:07:35     33s] Extracting macro/IO cell pins and blockage ...... 
[08/27 00:07:35     33s] Pin and blockage extraction finished
[08/27 00:07:35     33s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1143.1M
[08/27 00:07:35     33s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1143.1M
[08/27 00:07:35     33s] Core basic site is CoreSite
[08/27 00:07:35     33s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:07:35     33s] Fast DP-INIT is on for default
[08/27 00:07:35     33s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 00:07:35     33s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.025, REAL:0.019, MEM:1143.1M
[08/27 00:07:35     33s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.033, REAL:0.027, MEM:1143.1M
[08/27 00:07:35     33s] Average module density = 0.677.
[08/27 00:07:35     33s] Density for the design = 0.677.
[08/27 00:07:35     33s]        = (stdcell_area 316449 sites (574165 um^2) + block_area 102712 sites (186361 um^2)) / alloc_area 618800 sites (1122751 um^2).
[08/27 00:07:35     33s] Pin Density = 0.2110.
[08/27 00:07:35     33s]             = total # of pins 130541 / total area 618800.
[08/27 00:07:35     33s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1143.1M
[08/27 00:07:35     33s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1143.1M
[08/27 00:07:35     33s] 
[08/27 00:07:35     33s] *** Summary of all messages that are not suppressed in this session:
[08/27 00:07:35     33s] Severity  ID               Count  Summary                                  
[08/27 00:07:35     33s] WARNING   IMPFP-7238           2  CORE's corner: %s is NOT on %s,  Please ...
[08/27 00:07:35     33s] WARNING   IMPTR-2104           1  Layer %s: Pitch=%d is less than min widt...
[08/27 00:07:35     33s] WARNING   IMPTR-2108           1  For layer M%d, the gaps of %d out of %d ...
[08/27 00:07:35     33s] *** Message Summary: 4 warning(s), 0 error(s)
[08/27 00:07:35     33s] 
[08/27 00:07:35     33s] <CMD> placeInstance {i_croc_soc/i_croc/gen_sram_bank[1].i_sram/gen_512x32xBx1.i_cut} -fixed {620.07 415.06}
[08/27 00:07:35     33s] <CMD> placeInstance {i_croc_soc/i_croc/gen_sram_bank[0].i_sram/gen_512x32xBx1.i_cut} -fixed {620.07 550.84}
[08/27 00:07:35     33s] <CMD> checkDesign -all > rpt/00_init_design/check_design.rpt
[08/27 00:07:35     33s] **WARN: (IMPREPO-205):	There are 1 Cells with missing PG PIN.
[08/27 00:07:35     33s] **WARN: (IMPREPO-207):	There are 2 Cells dimensions not multiple integer of site.
[08/27 00:07:35     33s] **WARN: (IMPREPO-210):	There are 30 Cells PG Pins with missing geometry.
[08/27 00:07:35     33s] OPERPROF: Starting checkPlace at level 1, MEM:1143.1M
[08/27 00:07:35     33s] All LLGs are deleted
[08/27 00:07:35     33s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1143.1M
[08/27 00:07:35     33s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1143.1M
[08/27 00:07:35     33s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1143.1M
[08/27 00:07:35     33s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1143.1M
[08/27 00:07:35     33s] Core basic site is CoreSite
[08/27 00:07:35     33s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:07:35     33s] SiteArray: non-trimmed site array dimensions = 280 x 2210
[08/27 00:07:35     33s] SiteArray: use 2,580,480 bytes
[08/27 00:07:35     33s] SiteArray: current memory after site array memory allocation 1143.1M
[08/27 00:07:35     33s] SiteArray: FP blocked sites are writable
[08/27 00:07:35     33s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 00:07:35     33s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1143.1M
[08/27 00:07:35     33s] Process 0 wires and vias for routing blockage analysis
[08/27 00:07:35     33s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.002, REAL:0.001, MEM:1143.1M
[08/27 00:07:35     33s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.026, REAL:0.018, MEM:1143.1M
[08/27 00:07:35     33s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.022, MEM:1143.1M
[08/27 00:07:35     33s] Begin checking placement ... (start mem=1143.1M, init mem=1143.1M)
[08/27 00:07:35     33s] 
[08/27 00:07:35     33s] Running CheckPlace using 4 threads!...
[08/27 00:07:35     33s] 
[08/27 00:07:35     33s] ...checkPlace MT is done!
[08/27 00:07:35     33s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1143.1M
[08/27 00:07:35     33s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.003, REAL:0.003, MEM:1143.1M
[08/27 00:07:35     33s] *info: Recommended don't use cell = 0           
[08/27 00:07:35     33s] *info: Placed = 2              (Fixed = 2)
[08/27 00:07:35     33s] *info: Unplaced = 34132       
[08/27 00:07:35     33s] Placement Density:63.97%(574165/897587)
[08/27 00:07:35     33s] Placement Density (including fixed std cells):63.97%(574165/897587)
[08/27 00:07:35     33s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1143.1M
[08/27 00:07:35     33s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1143.1M
[08/27 00:07:35     33s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1143.1M)
[08/27 00:07:35     33s] OPERPROF: Finished checkPlace at level 1, CPU:0.086, REAL:0.080, MEM:1143.1M
[08/27 00:07:35     33s] ############################################################################
[08/27 00:07:35     33s] # Innovus Netlist Design Rule Check
[08/27 00:07:35     33s] # Wed Aug 27 00:07:35 2025

[08/27 00:07:35     33s] ############################################################################
[08/27 00:07:35     33s] Design: croc_chip
[08/27 00:07:35     33s] 
[08/27 00:07:35     33s] ------ Design Summary:
[08/27 00:07:35     33s] Total Standard Cell Number   (cells) : 34132
[08/27 00:07:35     33s] Total Block Cell Number      (cells) : 2
[08/27 00:07:35     33s] Total I/O Pad Cell Number    (cells) : 64
[08/27 00:07:35     33s] Total Standard Cell Area     ( um^2) : 574165.07
[08/27 00:07:35     33s] Total Block Cell Area        ( um^2) : 186361.07
[08/27 00:07:35     33s] Total I/O Pad Cell Area      ( um^2) : 921600.00
[08/27 00:07:35     33s] 
[08/27 00:07:35     33s] ------ Design Statistics:
[08/27 00:07:35     33s] 
[08/27 00:07:35     33s] Number of Instances            : 34198
[08/27 00:07:35     33s] Number of Non-uniquified Insts : 34197
[08/27 00:07:35     33s] Number of Nets                 : 40173
[08/27 00:07:35     33s] Average number of Pins per Net : 3.25
[08/27 00:07:35     33s] Maximum number of Pins in Net  : 5002
[08/27 00:07:35     33s] 
[08/27 00:07:35     33s] ------ I/O Port summary
[08/27 00:07:35     33s] 
[08/27 00:07:35     33s] Number of Primary I/O Ports    : 48
[08/27 00:07:35     33s] Number of Input Ports          : 9
[08/27 00:07:35     33s] Number of Output Ports         : 7
[08/27 00:07:35     33s] Number of Bidirectional Ports  : 32
[08/27 00:07:35     33s] Number of Power/Ground Ports   : 0
[08/27 00:07:35     33s] Number of Floating Ports                     *: 0
[08/27 00:07:35     33s] Number of Ports Connected to Multiple Pads   *: 0
[08/27 00:07:35     33s] Number of Ports Connected to Core Instances   : 0
[08/27 00:07:35     33s] 
[08/27 00:07:35     33s] ------ Design Rule Checking:
[08/27 00:07:35     33s] 
[08/27 00:07:35     33s] Number of Output Pins connect to Power/Ground *: 0
[08/27 00:07:35     33s] Number of Insts with Input Pins tied together ?: 100
[08/27 00:07:35     33s] Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
[08/27 00:07:35     33s] Number of Input/InOut Floating Pins            : 0
[08/27 00:07:35     33s] Number of Output Floating Pins                 : 0
[08/27 00:07:35     33s] Number of Output Term Marked TieHi/Lo         *: 0
[08/27 00:07:35     33s] 
[08/27 00:07:35     33s] **WARN: (IMPREPO-216):	There are 100 Instances with input pins tied together.
[08/27 00:07:35     33s] Number of nets with tri-state drivers          : 32
[08/27 00:07:35     33s] Number of nets with parallel drivers           : 0
[08/27 00:07:35     33s] Number of nets with multiple drivers           : 0
[08/27 00:07:35     33s] Number of nets with no driver (No FanIn)       : 0
[08/27 00:07:35     33s] Number of Output Floating nets (No FanOut)     : 5291
[08/27 00:07:35     33s] Number of High Fanout nets (>50)               : 10
[08/27 00:07:35     33s] **WARN: (IMPREPO-227):	There are 10 High Fanout nets (>50).
[08/27 00:07:35     33s] Checking for any assigns in the netlist...
[08/27 00:07:35     33s] Assigns in module cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i
[08/27 00:07:35     33s]   csr_pmp_cfg_o_0_ _3288_
[08/27 00:07:35     33s]   csr_pmp_cfg_o_1_ _3288_
[08/27 00:07:35     33s]   csr_pmp_cfg_o_2_ _3288_
[08/27 00:07:35     33s]   csr_pmp_cfg_o_3_ _3288_
[08/27 00:07:35     33s]   csr_pmp_cfg_o_4_ _3288_
[08/27 00:07:35     33s]   csr_pmp_cfg_o_5_ _3288_
[08/27 00:07:35     33s]   csr_pmp_cfg_o_6_ _3288_
[08/27 00:07:35     33s]   csr_pmp_cfg_o_7_ _3288_
[08/27 00:07:35     33s]   csr_pmp_cfg_o_8_ _3288_
[08/27 00:07:35     33s]   csr_pmp_cfg_o_9_ _3288_
[08/27 00:07:35     33s]   csr_pmp_cfg_o_10_ _3288_
[08/27 00:07:35     33s]   csr_pmp_cfg_o_11_ _3288_
[08/27 00:07:35     33s]   csr_pmp_cfg_o_12_ _3288_
[08/27 00:07:35     33s]   csr_pmp_cfg_o_13_ _3288_
[08/27 00:07:35     33s]   csr_pmp_cfg_o_14_ _3288_
[08/27 00:07:35     33s]   csr_pmp_cfg_o_15_ _3288_
[08/27 00:07:35     33s]   csr_pmp_cfg_o_16_ _3288_
[08/27 00:07:35     33s]   csr_pmp_cfg_o_17_ _3288_
[08/27 00:07:35     33s]   csr_pmp_cfg_o_18_ _3288_
[08/27 00:07:35     33s]   csr_pmp_cfg_o_19_ _3288_
[08/27 00:07:35     33s]   csr_pmp_cfg_o_20_ _3288_
[08/27 00:07:35     33s]   csr_pmp_cfg_o_21_ _3288_
[08/27 00:07:35     33s]   csr_pmp_cfg_o_22_ _3288_
[08/27 00:07:35     33s]   csr_pmp_cfg_o_23_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_0_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_1_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_2_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_3_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_4_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_5_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_6_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_7_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_8_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_9_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_10_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_11_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_12_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_13_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_14_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_15_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_16_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_17_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_18_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_19_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_20_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_21_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_22_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_23_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_24_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_25_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_26_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_27_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_28_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_29_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_30_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_31_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_32_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_33_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_34_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_35_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_36_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_37_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_38_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_39_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_40_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_41_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_42_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_43_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_44_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_45_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_46_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_47_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_48_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_49_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_50_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_51_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_52_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_53_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_54_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_55_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_56_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_57_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_58_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_59_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_60_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_61_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_62_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_63_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_64_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_65_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_66_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_67_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_68_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_69_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_70_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_71_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_72_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_73_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_74_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_75_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_76_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_77_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_78_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_79_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_80_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_81_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_82_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_83_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_84_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_85_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_86_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_87_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_88_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_89_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_90_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_91_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_92_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_93_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_94_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_95_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_96_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_97_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_98_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_99_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_100_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_101_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_102_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_103_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_104_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_105_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_106_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_107_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_108_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_109_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_110_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_111_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_112_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_113_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_114_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_115_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_116_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_117_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_118_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_119_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_120_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_121_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_122_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_123_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_124_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_125_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_126_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_127_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_128_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_129_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_130_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_131_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_132_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_133_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_134_ _3288_
[08/27 00:07:35     33s]   csr_pmp_addr_o_135_ _3288_
[08/27 00:07:35     33s]   csr_pmp_mseccfg_o_0_ _3288_
[08/27 00:07:35     33s]   csr_pmp_mseccfg_o_1_ _3288_
[08/27 00:07:35     33s]   csr_pmp_mseccfg_o_2_ _3288_
[08/27 00:07:35     33s] Assigns in module core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap
[08/27 00:07:35     33s]   data_addr_o_0_ _4950_
[08/27 00:07:35     33s]   data_addr_o_1_ _4950_
[08/27 00:07:35     33s]   instr_addr_o_0_ _4950_
[08/27 00:07:35     33s]   instr_addr_o_1_ _4950_
[08/27 00:07:35     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync
[08/27 00:07:35     33s]   reg_q_1_ serial_o
[08/27 00:07:35     33s] Assigns in module cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst
[08/27 00:07:35     33s]   data_o_1_ async_data_i_1_
[08/27 00:07:35     33s]   data_o_0_ async_data_i_0_
[08/27 00:07:35     33s]   ack_dst_q async_ack_o
[08/27 00:07:35     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync
[08/27 00:07:35     33s]   reg_q_1_ serial_o
[08/27 00:07:35     33s] Assigns in module cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src
[08/27 00:07:35     33s]   req_src_q async_req_o
[08/27 00:07:35     33s]   data_src_q_1_ async_data_o_1_
[08/27 00:07:35     33s]   data_src_q_0_ async_data_o_0_
[08/27 00:07:35     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync
[08/27 00:07:35     33s]   reg_q_1_ serial_o
[08/27 00:07:35     33s] Assigns in module cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst
[08/27 00:07:35     33s]   ack_dst_q async_ack_o
[08/27 00:07:35     33s]   data_o_0_ async_data_i_0_
[08/27 00:07:35     33s]   data_o_1_ async_data_i_1_
[08/27 00:07:35     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync
[08/27 00:07:35     33s]   reg_q_1_ serial_o
[08/27 00:07:35     33s] Assigns in module cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src
[08/27 00:07:35     33s]   req_src_q async_req_o
[08/27 00:07:35     33s]   data_src_q_1_ async_data_o_1_
[08/27 00:07:35     33s]   data_src_q_0_ async_data_o_0_
[08/27 00:07:35     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync
[08/27 00:07:35     33s]   reg_q_2_ serial_o
[08/27 00:07:35     33s] Assigns in module cdc_2phase_dst_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst
[08/27 00:07:35     33s]   data_dst_q_9_ data_o_9_
[08/27 00:07:35     33s]   data_dst_q_8_ data_o_8_
[08/27 00:07:35     33s]   data_dst_q_7_ data_o_7_
[08/27 00:07:35     33s]   data_dst_q_6_ data_o_6_
[08/27 00:07:35     33s]   data_dst_q_5_ data_o_5_
[08/27 00:07:35     33s]   data_dst_q_4_ data_o_4_
[08/27 00:07:35     33s]   data_dst_q_40_ data_o_40_
[08/27 00:07:35     33s]   data_dst_q_3_ data_o_3_
[08/27 00:07:35     33s]   data_dst_q_39_ data_o_39_
[08/27 00:07:35     33s]   data_dst_q_38_ data_o_38_
[08/27 00:07:35     33s]   data_dst_q_37_ data_o_37_
[08/27 00:07:35     33s]   data_dst_q_36_ data_o_36_
[08/27 00:07:35     33s]   data_dst_q_35_ data_o_35_
[08/27 00:07:35     33s]   data_dst_q_34_ data_o_34_
[08/27 00:07:35     33s]   data_dst_q_33_ data_o_33_
[08/27 00:07:35     33s]   data_dst_q_32_ data_o_32_
[08/27 00:07:35     33s]   data_dst_q_31_ data_o_31_
[08/27 00:07:35     33s]   data_dst_q_30_ data_o_30_
[08/27 00:07:35     33s]   data_dst_q_2_ data_o_2_
[08/27 00:07:35     33s]   data_dst_q_29_ data_o_29_
[08/27 00:07:35     33s]   data_dst_q_28_ data_o_28_
[08/27 00:07:35     33s]   data_dst_q_27_ data_o_27_
[08/27 00:07:35     33s]   data_dst_q_26_ data_o_26_
[08/27 00:07:35     33s]   data_dst_q_25_ data_o_25_
[08/27 00:07:35     33s]   data_dst_q_24_ data_o_24_
[08/27 00:07:35     33s]   data_dst_q_23_ data_o_23_
[08/27 00:07:35     33s]   data_dst_q_22_ data_o_22_
[08/27 00:07:35     33s]   data_dst_q_21_ data_o_21_
[08/27 00:07:35     33s]   data_dst_q_20_ data_o_20_
[08/27 00:07:35     33s]   data_dst_q_1_ data_o_1_
[08/27 00:07:35     33s]   data_dst_q_19_ data_o_19_
[08/27 00:07:35     33s]   data_dst_q_18_ data_o_18_
[08/27 00:07:35     33s]   data_dst_q_17_ data_o_17_
[08/27 00:07:35     33s]   data_dst_q_16_ data_o_16_
[08/27 00:07:35     33s]   data_dst_q_15_ data_o_15_
[08/27 00:07:35     33s]   data_dst_q_14_ data_o_14_
[08/27 00:07:35     33s]   data_dst_q_13_ data_o_13_
[08/27 00:07:35     33s]   data_dst_q_12_ data_o_12_
[08/27 00:07:35     33s]   data_dst_q_11_ data_o_11_
[08/27 00:07:35     33s]   data_dst_q_10_ data_o_10_
[08/27 00:07:35     33s]   data_dst_q_0_ data_o_0_
[08/27 00:07:35     33s]   ack_dst_q async_ack_o
[08/27 00:07:35     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync
[08/27 00:07:35     33s]   reg_q_2_ serial_o
[08/27 00:07:35     33s] Assigns in module cdc_2phase_src_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src
[08/27 00:07:35     33s]   req_src_q async_req_o
[08/27 00:07:35     33s]   data_src_q_9_ async_data_o_9_
[08/27 00:07:35     33s]   data_src_q_8_ async_data_o_8_
[08/27 00:07:35     33s]   data_src_q_7_ async_data_o_7_
[08/27 00:07:35     33s]   data_src_q_6_ async_data_o_6_
[08/27 00:07:35     33s]   data_src_q_5_ async_data_o_5_
[08/27 00:07:35     33s]   data_src_q_4_ async_data_o_4_
[08/27 00:07:35     33s]   data_src_q_40_ async_data_o_40_
[08/27 00:07:35     33s]   data_src_q_3_ async_data_o_3_
[08/27 00:07:35     33s]   data_src_q_39_ async_data_o_39_
[08/27 00:07:35     33s]   data_src_q_38_ async_data_o_38_
[08/27 00:07:35     33s]   data_src_q_37_ async_data_o_37_
[08/27 00:07:35     33s]   data_src_q_36_ async_data_o_36_
[08/27 00:07:35     33s]   data_src_q_35_ async_data_o_35_
[08/27 00:07:35     33s]   data_src_q_34_ async_data_o_34_
[08/27 00:07:35     33s]   data_src_q_33_ async_data_o_33_
[08/27 00:07:35     33s]   data_src_q_32_ async_data_o_32_
[08/27 00:07:35     33s]   data_src_q_31_ async_data_o_31_
[08/27 00:07:35     33s]   data_src_q_30_ async_data_o_30_
[08/27 00:07:35     33s]   data_src_q_2_ async_data_o_2_
[08/27 00:07:35     33s]   data_src_q_29_ async_data_o_29_
[08/27 00:07:35     33s]   data_src_q_28_ async_data_o_28_
[08/27 00:07:35     33s]   data_src_q_27_ async_data_o_27_
[08/27 00:07:35     33s]   data_src_q_26_ async_data_o_26_
[08/27 00:07:35     33s]   data_src_q_25_ async_data_o_25_
[08/27 00:07:35     33s]   data_src_q_24_ async_data_o_24_
[08/27 00:07:35     33s]   data_src_q_23_ async_data_o_23_
[08/27 00:07:35     33s]   data_src_q_22_ async_data_o_22_
[08/27 00:07:35     33s]   data_src_q_21_ async_data_o_21_
[08/27 00:07:35     33s]   data_src_q_20_ async_data_o_20_
[08/27 00:07:35     33s]   data_src_q_1_ async_data_o_1_
[08/27 00:07:35     33s]   data_src_q_19_ async_data_o_19_
[08/27 00:07:35     33s]   data_src_q_18_ async_data_o_18_
[08/27 00:07:35     33s]   data_src_q_17_ async_data_o_17_
[08/27 00:07:35     33s]   data_src_q_16_ async_data_o_16_
[08/27 00:07:35     33s]   data_src_q_15_ async_data_o_15_
[08/27 00:07:35     33s]   data_src_q_14_ async_data_o_14_
[08/27 00:07:35     33s]   data_src_q_13_ async_data_o_13_
[08/27 00:07:35     33s]   data_src_q_12_ async_data_o_12_
[08/27 00:07:35     33s]   data_src_q_11_ async_data_o_11_
[08/27 00:07:35     33s]   data_src_q_10_ async_data_o_10_
[08/27 00:07:35     33s]   data_src_q_0_ async_data_o_0_
[08/27 00:07:35     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync
[08/27 00:07:35     33s]   reg_q_1_ serial_o
[08/27 00:07:35     33s] Assigns in module cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst
[08/27 00:07:35     33s]   data_o_1_ async_data_i_1_
[08/27 00:07:35     33s]   data_o_0_ async_data_i_0_
[08/27 00:07:35     33s]   ack_dst_q async_ack_o
[08/27 00:07:35     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync
[08/27 00:07:35     33s]   reg_q_1_ serial_o
[08/27 00:07:35     33s] Assigns in module cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src
[08/27 00:07:35     33s]   req_src_q async_req_o
[08/27 00:07:35     33s]   data_src_q_1_ async_data_o_1_
[08/27 00:07:35     33s]   data_src_q_0_ async_data_o_0_
[08/27 00:07:35     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync
[08/27 00:07:35     33s]   reg_q_1_ serial_o
[08/27 00:07:35     33s] Assigns in module cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst
[08/27 00:07:35     33s]   data_o_1_ async_data_i_1_
[08/27 00:07:35     33s]   data_o_0_ async_data_i_0_
[08/27 00:07:35     33s]   ack_dst_q async_ack_o
[08/27 00:07:35     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync
[08/27 00:07:35     33s]   reg_q_1_ serial_o
[08/27 00:07:35     33s] Assigns in module cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src
[08/27 00:07:35     33s]   req_src_q async_req_o
[08/27 00:07:35     33s]   data_src_q_1_ async_data_o_1_
[08/27 00:07:35     33s]   data_src_q_0_ async_data_o_0_
[08/27 00:07:35     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync
[08/27 00:07:35     33s]   reg_q_2_ serial_o
[08/27 00:07:35     33s] Assigns in module cdc_2phase_dst_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst
[08/27 00:07:35     33s]   data_dst_q_9_ data_o_9_
[08/27 00:07:35     33s]   data_dst_q_8_ data_o_8_
[08/27 00:07:35     33s]   data_dst_q_7_ data_o_7_
[08/27 00:07:35     33s]   data_dst_q_6_ data_o_6_
[08/27 00:07:35     33s]   data_dst_q_5_ data_o_5_
[08/27 00:07:35     33s]   data_dst_q_4_ data_o_4_
[08/27 00:07:35     33s]   data_dst_q_3_ data_o_3_
[08/27 00:07:35     33s]   data_dst_q_33_ data_o_33_
[08/27 00:07:35     33s]   data_dst_q_32_ data_o_32_
[08/27 00:07:35     33s]   data_dst_q_31_ data_o_31_
[08/27 00:07:35     33s]   data_dst_q_30_ data_o_30_
[08/27 00:07:35     33s]   data_dst_q_2_ data_o_2_
[08/27 00:07:35     33s]   data_dst_q_29_ data_o_29_
[08/27 00:07:35     33s]   data_dst_q_28_ data_o_28_
[08/27 00:07:35     33s]   data_dst_q_27_ data_o_27_
[08/27 00:07:35     33s]   data_dst_q_26_ data_o_26_
[08/27 00:07:35     33s]   data_dst_q_25_ data_o_25_
[08/27 00:07:35     33s]   data_dst_q_24_ data_o_24_
[08/27 00:07:35     33s]   data_dst_q_23_ data_o_23_
[08/27 00:07:35     33s]   data_dst_q_22_ data_o_22_
[08/27 00:07:35     33s]   data_dst_q_21_ data_o_21_
[08/27 00:07:35     33s]   data_dst_q_20_ data_o_20_
[08/27 00:07:35     33s]   data_dst_q_1_ data_o_1_
[08/27 00:07:35     33s]   data_dst_q_19_ data_o_19_
[08/27 00:07:35     33s]   data_dst_q_18_ data_o_18_
[08/27 00:07:35     33s]   data_dst_q_17_ data_o_17_
[08/27 00:07:35     33s]   data_dst_q_16_ data_o_16_
[08/27 00:07:35     33s]   data_dst_q_15_ data_o_15_
[08/27 00:07:35     33s]   data_dst_q_14_ data_o_14_
[08/27 00:07:35     33s]   data_dst_q_13_ data_o_13_
[08/27 00:07:35     33s]   data_dst_q_12_ data_o_12_
[08/27 00:07:35     33s]   data_dst_q_11_ data_o_11_
[08/27 00:07:35     33s]   data_dst_q_10_ data_o_10_
[08/27 00:07:35     33s]   data_dst_q_0_ data_o_0_
[08/27 00:07:35     33s]   ack_dst_q async_ack_o
[08/27 00:07:35     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync
[08/27 00:07:35     33s]   reg_q_2_ serial_o
[08/27 00:07:35     33s] Assigns in module cdc_2phase_src_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src
[08/27 00:07:35     33s]   req_src_q async_req_o
[08/27 00:07:35     33s]   data_src_q_9_ async_data_o_9_
[08/27 00:07:35     33s]   data_src_q_8_ async_data_o_8_
[08/27 00:07:35     33s]   data_src_q_7_ async_data_o_7_
[08/27 00:07:35     33s]   data_src_q_6_ async_data_o_6_
[08/27 00:07:35     33s]   data_src_q_5_ async_data_o_5_
[08/27 00:07:35     33s]   data_src_q_4_ async_data_o_4_
[08/27 00:07:35     33s]   data_src_q_3_ async_data_o_3_
[08/27 00:07:35     33s]   data_src_q_33_ async_data_o_33_
[08/27 00:07:35     33s]   data_src_q_32_ async_data_o_32_
[08/27 00:07:35     33s]   data_src_q_31_ async_data_o_31_
[08/27 00:07:35     33s]   data_src_q_30_ async_data_o_30_
[08/27 00:07:35     33s]   data_src_q_2_ async_data_o_2_
[08/27 00:07:35     33s]   data_src_q_29_ async_data_o_29_
[08/27 00:07:35     33s]   data_src_q_28_ async_data_o_28_
[08/27 00:07:35     33s]   data_src_q_27_ async_data_o_27_
[08/27 00:07:35     33s]   data_src_q_26_ async_data_o_26_
[08/27 00:07:35     33s]   data_src_q_25_ async_data_o_25_
[08/27 00:07:35     33s]   data_src_q_24_ async_data_o_24_
[08/27 00:07:35     33s]   data_src_q_23_ async_data_o_23_
[08/27 00:07:35     33s]   data_src_q_22_ async_data_o_22_
[08/27 00:07:35     33s]   data_src_q_21_ async_data_o_21_
[08/27 00:07:35     33s]   data_src_q_20_ async_data_o_20_
[08/27 00:07:35     33s]   data_src_q_1_ async_data_o_1_
[08/27 00:07:35     33s]   data_src_q_19_ async_data_o_19_
[08/27 00:07:35     33s]   data_src_q_18_ async_data_o_18_
[08/27 00:07:35     33s]   data_src_q_17_ async_data_o_17_
[08/27 00:07:35     33s]   data_src_q_16_ async_data_o_16_
[08/27 00:07:35     33s]   data_src_q_15_ async_data_o_15_
[08/27 00:07:35     33s]   data_src_q_14_ async_data_o_14_
[08/27 00:07:35     33s]   data_src_q_13_ async_data_o_13_
[08/27 00:07:35     33s]   data_src_q_12_ async_data_o_12_
[08/27 00:07:35     33s]   data_src_q_11_ async_data_o_11_
[08/27 00:07:35     33s]   data_src_q_10_ async_data_o_10_
[08/27 00:07:35     33s]   data_src_q_0_ async_data_o_0_
[08/27 00:07:35     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[0].i_sync
[08/27 00:07:35     33s]   reg_q_1_ serial_o
[08/27 00:07:35     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[10].i_sync
[08/27 00:07:35     33s]   reg_q_1_ serial_o
[08/27 00:07:35     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[11].i_sync
[08/27 00:07:35     33s]   reg_q_1_ serial_o
[08/27 00:07:35     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[12].i_sync
[08/27 00:07:35     33s]   reg_q_1_ serial_o
[08/27 00:07:35     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[13].i_sync
[08/27 00:07:35     33s]   reg_q_1_ serial_o
[08/27 00:07:35     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[14].i_sync
[08/27 00:07:35     33s]   reg_q_1_ serial_o
[08/27 00:07:35     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[15].i_sync
[08/27 00:07:35     33s]   reg_q_1_ serial_o
[08/27 00:07:35     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[16].i_sync
[08/27 00:07:35     33s]   reg_q_1_ serial_o
[08/27 00:07:35     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[17].i_sync
[08/27 00:07:35     33s]   reg_q_1_ serial_o
[08/27 00:07:35     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[18].i_sync
[08/27 00:07:35     33s]   reg_q_1_ serial_o
[08/27 00:07:35     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[19].i_sync
[08/27 00:07:35     33s]   reg_q_1_ serial_o
[08/27 00:07:35     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[1].i_sync
[08/27 00:07:35     33s]   reg_q_1_ serial_o
[08/27 00:07:35     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[20].i_sync
[08/27 00:07:35     33s]   reg_q_1_ serial_o
[08/27 00:07:35     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[21].i_sync
[08/27 00:07:35     33s]   reg_q_1_ serial_o
[08/27 00:07:35     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[22].i_sync
[08/27 00:07:35     33s]   reg_q_1_ serial_o
[08/27 00:07:35     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[23].i_sync
[08/27 00:07:35     33s]   reg_q_1_ serial_o
[08/27 00:07:35     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[24].i_sync
[08/27 00:07:35     33s]   reg_q_1_ serial_o
[08/27 00:07:35     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[25].i_sync
[08/27 00:07:35     33s]   reg_q_1_ serial_o
[08/27 00:07:35     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[26].i_sync
[08/27 00:07:35     33s]   reg_q_1_ serial_o
[08/27 00:07:35     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[27].i_sync
[08/27 00:07:35     33s]   reg_q_1_ serial_o
[08/27 00:07:35     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[28].i_sync
[08/27 00:07:35     33s]   reg_q_1_ serial_o
[08/27 00:07:35     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[29].i_sync
[08/27 00:07:35     33s]   reg_q_1_ serial_o
[08/27 00:07:35     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[2].i_sync
[08/27 00:07:35     33s]   reg_q_1_ serial_o
[08/27 00:07:35     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[30].i_sync
[08/27 00:07:35     33s]   reg_q_1_ serial_o
[08/27 00:07:35     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[31].i_sync
[08/27 00:07:35     33s]   reg_q_1_ serial_o
[08/27 00:07:35     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[3].i_sync
[08/27 00:07:35     33s]   reg_q_1_ serial_o
[08/27 00:07:35     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[4].i_sync
[08/27 00:07:35     33s]   reg_q_1_ serial_o
[08/27 00:07:35     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[5].i_sync
[08/27 00:07:35     33s]   reg_q_1_ serial_o
[08/27 00:07:35     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[6].i_sync
[08/27 00:07:35     33s]   reg_q_1_ serial_o
[08/27 00:07:35     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[7].i_sync
[08/27 00:07:35     33s]   reg_q_1_ serial_o
[08/27 00:07:35     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[8].i_sync
[08/27 00:07:35     33s]   reg_q_1_ serial_o
[08/27 00:07:35     33s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[9].i_sync
[08/27 00:07:35     33s]   reg_q_1_ serial_o
[08/27 00:07:35     33s] Assigns in module gpio$croc_chip.i_croc_soc.i_croc.i_gpio
[08/27 00:07:35     33s]   obi_rsp_o_6_ _0946_
[08/27 00:07:35     33s]   obi_rsp_o_5_ _0946_
[08/27 00:07:35     33s]   obi_rsp_o_2_ _0946_
[08/27 00:07:35     33s]   obi_rsp_o_1_ obi_req_i_0_
[08/27 00:07:35     33s] Assigns in module soc_ctrl_reg_top$croc_chip.i_croc_soc.i_croc.i_soc_ctrl
[08/27 00:07:35     33s]   reg_rsp_o_0_ _235_
[08/27 00:07:35     33s] Assigns in module timer_unit$croc_chip.i_croc_soc.i_croc.i_timer
[08/27 00:07:35     33s]   r_opc_o _1470_
[08/27 00:07:35     33s]   gnt_o _1469_
[08/27 00:07:35     33s] Assigns in module reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart
[08/27 00:07:35     33s]   reg_rsp_o_33_ _05969_
[08/27 00:07:35     33s]   reg_rsp_o_32_ _05969_
[08/27 00:07:35     33s]   reg_rsp_o_1_ _05969_
[08/27 00:07:35     33s]   reg_rsp_o_10_ _05969_
[08/27 00:07:35     33s]   reg_rsp_o_11_ _05969_
[08/27 00:07:35     33s]   reg_rsp_o_12_ _05969_
[08/27 00:07:35     33s]   reg_rsp_o_13_ _05969_
[08/27 00:07:35     33s]   reg_rsp_o_14_ _05969_
[08/27 00:07:35     33s]   reg_rsp_o_15_ _05969_
[08/27 00:07:35     33s]   reg_rsp_o_16_ _05969_
[08/27 00:07:35     33s]   reg_rsp_o_17_ _05969_
[08/27 00:07:35     33s]   reg_rsp_o_18_ _05969_
[08/27 00:07:35     33s]   reg_rsp_o_19_ _05969_
[08/27 00:07:35     33s]   reg_rsp_o_20_ _05969_
[08/27 00:07:35     33s]   reg_rsp_o_21_ _05969_
[08/27 00:07:35     33s]   reg_rsp_o_22_ _05969_
[08/27 00:07:35     33s]   reg_rsp_o_23_ _05969_
[08/27 00:07:35     33s]   reg_rsp_o_24_ _05969_
[08/27 00:07:35     33s]   reg_rsp_o_25_ _05969_
[08/27 00:07:35     33s]   reg_rsp_o_26_ _05969_
[08/27 00:07:35     33s]   reg_rsp_o_27_ _05969_
[08/27 00:07:35     33s]   reg_rsp_o_28_ _05969_
[08/27 00:07:35     33s]   reg_rsp_o_29_ _05969_
[08/27 00:07:35     33s]   reg_rsp_o_30_ _05969_
[08/27 00:07:35     33s]   reg_rsp_o_31_ _05969_
[08/27 00:07:35     33s] Assigns in module croc_domain$croc_chip.i_croc_soc.i_croc
[08/27 00:07:35     33s]   user_sbr_obi_req_o_73_ _3688_
[08/27 00:07:35     33s] Assigns in module sync$croc_chip.i_croc_soc.i_ext_intr_sync
[08/27 00:07:35     33s]   reg_q_1_ serial_o
[08/27 00:07:35     33s] Assigns in module user_domain$croc_chip.i_croc_soc.i_user
[08/27 00:07:35     33s]   user_sbr_obi_rsp_o_38_ _40_
[08/27 00:07:35     33s]   user_sbr_obi_rsp_o_34_ _40_
[08/27 00:07:35     33s]   user_sbr_obi_rsp_o_33_ _41_
[08/27 00:07:35     33s]   user_sbr_obi_rsp_o_37_ _41_
[08/27 00:07:35     33s]   user_sbr_obi_rsp_o_36_ _40_
[08/27 00:07:35     33s]   user_sbr_obi_rsp_o_32_ _40_
[08/27 00:07:35     33s]   user_sbr_obi_rsp_o_35_ _40_
[08/27 00:07:35     33s]   interrupts_o_0_ _41_
[08/27 00:07:35     33s]   interrupts_o_1_ _41_
[08/27 00:07:35     33s]   interrupts_o_2_ _41_
[08/27 00:07:35     33s]   interrupts_o_3_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_0_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_1_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_2_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_3_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_4_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_5_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_6_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_7_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_8_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_9_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_10_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_11_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_12_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_13_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_14_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_15_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_16_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_17_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_18_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_19_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_20_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_21_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_22_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_23_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_24_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_25_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_26_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_27_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_28_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_29_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_30_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_31_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_32_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_33_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_34_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_35_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_36_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_37_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_38_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_39_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_40_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_41_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_42_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_43_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_44_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_45_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_46_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_47_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_48_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_49_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_50_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_51_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_52_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_53_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_54_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_55_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_56_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_57_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_58_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_59_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_60_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_61_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_62_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_63_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_64_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_65_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_66_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_67_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_68_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_69_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_70_ _41_
[08/27 00:07:35     33s]   user_mgr_obi_req_o_71_ _41_
[08/27 00:07:35     33s]   user_sbr_obi_rsp_o_2_ _41_
[08/27 00:07:35     33s]   user_sbr_obi_rsp_o_3_ _40_
[08/27 00:07:35     33s]   user_sbr_obi_rsp_o_7_ _41_
[08/27 00:07:35     33s]   user_sbr_obi_rsp_o_8_ _40_
[08/27 00:07:35     33s]   user_sbr_obi_rsp_o_9_ _40_
[08/27 00:07:35     33s]   user_sbr_obi_rsp_o_10_ _40_
[08/27 00:07:35     33s]   user_sbr_obi_rsp_o_11_ _40_
[08/27 00:07:35     33s]   user_sbr_obi_rsp_o_12_ _41_
[08/27 00:07:35     33s]   user_sbr_obi_rsp_o_13_ _41_
[08/27 00:07:35     33s]   user_sbr_obi_rsp_o_14_ _41_
[08/27 00:07:35     33s]   user_sbr_obi_rsp_o_15_ _40_
[08/27 00:07:35     33s]   user_sbr_obi_rsp_o_16_ _40_
[08/27 00:07:35     33s]   user_sbr_obi_rsp_o_17_ _41_
[08/27 00:07:35     33s]   user_sbr_obi_rsp_o_18_ _40_
[08/27 00:07:35     33s]   user_sbr_obi_rsp_o_19_ _41_
[08/27 00:07:35     33s]   user_sbr_obi_rsp_o_20_ _40_
[08/27 00:07:35     33s]   user_sbr_obi_rsp_o_21_ _41_
[08/27 00:07:35     33s]   user_sbr_obi_rsp_o_22_ _40_
[08/27 00:07:35     33s]   user_sbr_obi_rsp_o_23_ _41_
[08/27 00:07:35     33s]   user_sbr_obi_rsp_o_24_ _41_
[08/27 00:07:35     33s]   user_sbr_obi_rsp_o_25_ _40_
[08/27 00:07:35     33s]   user_sbr_obi_rsp_o_26_ _40_
[08/27 00:07:35     33s]   user_sbr_obi_rsp_o_27_ _40_
[08/27 00:07:35     33s]   user_sbr_obi_rsp_o_28_ _41_
[08/27 00:07:35     33s]   user_sbr_obi_rsp_o_29_ _40_
[08/27 00:07:35     33s]   user_sbr_obi_rsp_o_30_ _40_
[08/27 00:07:35     33s]   user_sbr_obi_rsp_o_31_ _41_
[08/27 00:07:35     33s] Checking routing tracks.....
[08/27 00:07:35     33s] Checking other grids.....
[08/27 00:07:35     33s] Checking routing blockage.....
[08/27 00:07:35     33s] Checking components.....
[08/27 00:07:35     33s] Checking constraints (guide/region/fence).....
[08/27 00:07:35     33s] Checking groups.....
[08/27 00:07:35     33s] Checking Ptn Core Box.....
[08/27 00:07:35     33s] 
[08/27 00:07:35     33s] Checking Preroutes.....
[08/27 00:07:35     33s] No. of regular pre-routes not on tracks : 0 
[08/27 00:07:35     33s]  Design check done.
[08/27 00:07:35     33s] Report saved in file checkDesign/croc_chip.main.htm.ascii
[08/27 00:07:35     33s] 
[08/27 00:07:35     33s] *** Summary of all messages that are not suppressed in this session:
[08/27 00:07:35     33s] Severity  ID               Count  Summary                                  
[08/27 00:07:35     33s] WARNING   IMPREPO-227          1  There are %d High Fanout nets (>50).     
[08/27 00:07:35     33s] WARNING   IMPREPO-205          1  There are %d Cells with missing PG PIN.  
[08/27 00:07:35     33s] WARNING   IMPREPO-207          1  There are %d Cells dimensions not multip...
[08/27 00:07:35     33s] WARNING   IMPREPO-210          1  There are %d Cells PG Pins with missing ...
[08/27 00:07:35     33s] WARNING   IMPREPO-216          1  There are %d Instances with input pins t...
[08/27 00:07:35     33s] *** Message Summary: 5 warning(s), 0 error(s)
[08/27 00:07:35     33s] 
[08/27 00:07:35     33s] <CMD> clearGlobalNets
[08/27 00:07:35     33s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -override
[08/27 00:07:35     33s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -override
[08/27 00:07:35     33s] <CMD> setEndCapMode -prefix ENDCAP -leftEdge sky130_fd_sc_hd__endcap -rightEdge sky130_fd_sc_hd__endcap
[08/27 00:07:35     33s] <CMD> addEndCap
[08/27 00:07:35     33s] **WARN: (IMPSP-5534):	'setEndCapMode -leftEdge' and 'setEndCapMode -rightEdge' are using the same endcap cells
[08/27 00:07:35     33s] **WARN: (IMPSP-5534):	'setEndCapMode -leftBottomCorner' and 'setEndCapMode -rightBottomCorner' are using the same endcap cells
[08/27 00:07:35     33s] **WARN: (IMPSP-5534):	'setEndCapMode -leftTopCorner' and 'setEndCapMode -rightTopCorner' are using the same endcap cells
[08/27 00:07:35     33s] OPERPROF: Starting DPlace-Init at level 1, MEM:1143.1M
[08/27 00:07:35     33s] #spOpts: VtWidth 
[08/27 00:07:35     33s] All LLGs are deleted
[08/27 00:07:35     33s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1143.1M
[08/27 00:07:35     33s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1143.1M
[08/27 00:07:35     33s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1145.1M
[08/27 00:07:35     33s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1145.1M
[08/27 00:07:35     33s] Core basic site is CoreSite
[08/27 00:07:35     33s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:07:35     33s] SiteArray: non-trimmed site array dimensions = 280 x 2210
[08/27 00:07:35     33s] SiteArray: use 2,580,480 bytes
[08/27 00:07:35     33s] SiteArray: current memory after site array memory allocation 1145.1M
[08/27 00:07:35     33s] SiteArray: FP blocked sites are writable
[08/27 00:07:35     33s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 00:07:35     33s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1145.1M
[08/27 00:07:35     33s] Process 0 wires and vias for routing blockage analysis
[08/27 00:07:35     33s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.002, REAL:0.002, MEM:1145.1M
[08/27 00:07:35     33s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.025, REAL:0.018, MEM:1145.1M
[08/27 00:07:35     33s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.034, REAL:0.027, MEM:1145.1M
[08/27 00:07:35     33s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1145.1MB).
[08/27 00:07:35     33s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.064, MEM:1145.1M
[08/27 00:07:35     33s] OPERPROF: Starting ECCreateSitePattern at level 1, MEM:1145.1M
[08/27 00:07:35     33s] OPERPROF: Finished ECCreateSitePattern at level 1, CPU:0.007, REAL:0.007, MEM:1145.1M
[08/27 00:07:35     33s] Minimum row-size in sites for endcap insertion = 7.
[08/27 00:07:35     33s] Minimum number of sites for row blockage       = 1.
[08/27 00:07:35     33s] Inserted 354 pre-endcap <sky130_fd_sc_hd__endcap> cells (prefix ENDCAP).
[08/27 00:07:35     33s] Inserted 354 post-endcap <sky130_fd_sc_hd__endcap> cells (prefix ENDCAP).
[08/27 00:07:35     33s] OPERPROF: Starting DB-Batch-Applying-GNC-RULES at level 1, MEM:1145.1M
[08/27 00:07:35     33s] For 708 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[08/27 00:07:35     33s] OPERPROF: Finished DB-Batch-Applying-GNC-RULES at level 1, CPU:0.001, REAL:0.001, MEM:1145.1M
[08/27 00:07:35     33s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1146.1M
[08/27 00:07:35     33s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1146.1M
[08/27 00:07:35     33s] All LLGs are deleted
[08/27 00:07:35     33s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1146.1M
[08/27 00:07:35     33s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1146.1M
[08/27 00:07:35     33s] <CMD> verifyEndCap
[08/27 00:07:35     33s] 
[08/27 00:07:35     33s] ******Begin verifyEndCap******
[08/27 00:07:35     33s] End edge value: 1
[08/27 00:07:35     33s] Outter corner value: 0
[08/27 00:07:35     33s] Inner corner  value: 0
[08/27 00:07:36     33s] Found no problem.
[08/27 00:07:36     33s] ******End verifyEndCap******
[08/27 00:07:36     33s] ### Start verbose source output (echo mode) for '/ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/PG/create_pg.tcl' ...
[08/27 00:07:36     33s] # editDelete -type Special -use POWER
<CMD> editDelete -type Special -use POWER
[08/27 00:07:36     33s] # globalNetConnect VDD -type pgpin -pin VDDARRAY  -inst * -override
<CMD> globalNetConnect VDD -type pgpin -pin VDDARRAY -inst * -override
[08/27 00:07:36     33s] # globalNetConnect VDD -type pgpin -pin VDDARRAY! -inst * -override
<CMD> globalNetConnect VDD -type pgpin -pin VDDARRAY! -inst * -override
[08/27 00:07:36     33s] # globalNetConnect VDD -type pgpin -pin VDD!      -inst * -override
<CMD> globalNetConnect VDD -type pgpin -pin VDD! -inst * -override
[08/27 00:07:36     33s] # globalNetConnect VSS -type pgpin -pin VSS!      -inst * -override
<CMD> globalNetConnect VSS -type pgpin -pin VSS! -inst * -override
[08/27 00:07:36     33s] # set box [dbShape -output rect [dbget [dbget top.insts.cell.baseClass block -p2 ].box ] SIZE 10]
# createRouteBlk -name sram_rblk -layer Metal5 -box $box
<CMD> createRouteBlk -name sram_rblk -layer Metal5 -box {{610.07 405.06 1414.55 679.62}}
[08/27 00:07:36     33s] # set corebox [dbget top.fplan.coreBox]
# sroute -connect { blockPin corePin floatingStripe } -layerChangeRange { Metal1  TopMetal2 } -blockPinTarget { nearestRingStripe nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange {  Metal1 TopMetal2 } -nets {VDD VSS} -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1 TopMetal2 }
<CMD> sroute -connect { blockPin corePin floatingStripe } -layerChangeRange { Metal1  TopMetal2 } -blockPinTarget { nearestRingStripe nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange {  Metal1 TopMetal2 } -nets {VDD VSS} -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1 TopMetal2 }
[08/27 00:07:36     33s] #% Begin sroute (date=08/27 00:07:36, mem=1051.0M)
[08/27 00:07:36     33s] *** Begin SPECIAL ROUTE on Wed Aug 27 00:07:36 2025 ***
[08/27 00:07:36     33s] SPECIAL ROUTE ran on directory: /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd
[08/27 00:07:36     33s] SPECIAL ROUTE ran on machine: ictc-eda-be-9-ldap-1 (Linux 5.14.0-570.32.1.el9_6.x86_64 x86_64 2.60Ghz)
[08/27 00:07:36     33s] 
[08/27 00:07:36     33s] Begin option processing ...
[08/27 00:07:36     33s] srouteConnectPowerBump set to false
[08/27 00:07:36     33s] routeSelectNet set to "VDD VSS"
[08/27 00:07:36     33s] routeSpecial set to true
[08/27 00:07:36     33s] srouteBlockPin set to "useLef"
[08/27 00:07:36     33s] srouteBottomLayerLimit set to 1
[08/27 00:07:36     33s] srouteBottomTargetLayerLimit set to 1
[08/27 00:07:36     33s] srouteConnectConverterPin set to false
[08/27 00:07:36     33s] srouteConnectPadPin set to false
[08/27 00:07:36     33s] srouteCrossoverViaBottomLayer set to 1
[08/27 00:07:36     33s] srouteCrossoverViaTopLayer set to 7
[08/27 00:07:36     33s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[08/27 00:07:36     33s] srouteFollowCorePinEnd set to 3
[08/27 00:07:36     33s] srouteFollowPadPin set to false
[08/27 00:07:36     33s] srouteJogControl set to "preferWithChanges differentLayer"
[08/27 00:07:36     33s] sroutePadPinAllPorts set to true
[08/27 00:07:36     33s] sroutePreserveExistingRoutes set to true
[08/27 00:07:36     33s] srouteRoutePowerBarPortOnBothDir set to true
[08/27 00:07:36     33s] srouteStopBlockPin set to "nearestTarget"
[08/27 00:07:36     33s] srouteTopLayerLimit set to 7
[08/27 00:07:36     33s] srouteTopTargetLayerLimit set to 7
[08/27 00:07:36     33s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2025.00 megs.
[08/27 00:07:36     33s] 
[08/27 00:07:36     33s] Reading DB technology information...
[08/27 00:07:36     33s] Finished reading DB technology information.
[08/27 00:07:36     33s] Reading floorplan and netlist information...
[08/27 00:07:36     33s] Finished reading floorplan and netlist information.
[08/27 00:07:36     33s] Read in 15 layers, 7 routing layers, 1 overlap layer
[08/27 00:07:36     33s] Read in 89 macros, 57 used
[08/27 00:07:36     33s] Read in 821 components
[08/27 00:07:36     33s]   755 core components: 47 unplaced, 0 placed, 708 fixed
[08/27 00:07:36     33s]   64 pad components: 0 unplaced, 64 placed, 0 fixed
[08/27 00:07:36     33s]   2 block/ring components: 0 unplaced, 0 placed, 2 fixed
[08/27 00:07:36     33s] Read in 48 logical pins
[08/27 00:07:36     33s] Read in 4 blockages
[08/27 00:07:36     33s] Read in 48 nets
[08/27 00:07:36     33s] Read in 2 special nets
[08/27 00:07:36     33s] Read in 1522 terminals
[08/27 00:07:36     33s] 2 nets selected.
[08/27 00:07:36     33s] 
[08/27 00:07:36     33s] Begin power routing ...
[08/27 00:07:36     33s] CPU time for FollowPin 0 seconds
[08/27 00:07:36     33s] CPU time for FollowPin 0 seconds
[08/27 00:07:36     34s]   Number of Block ports routed: 0  open: 400
[08/27 00:07:36     34s]   Number of Stripe ports routed: 0
[08/27 00:07:36     34s]   Number of Core ports routed: 0  open: 708
[08/27 00:07:36     34s]   Number of Power Bump ports routed: 0
[08/27 00:07:36     34s]   Number of Followpin connections: 354
[08/27 00:07:36     34s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2034.00 megs.
[08/27 00:07:36     34s] 
[08/27 00:07:36     34s] 
[08/27 00:07:36     34s] 
[08/27 00:07:36     34s]  Begin updating DB with routing results ...
[08/27 00:07:36     34s]  Updating DB with 0 via definition ...
[08/27 00:07:36     34s] sroute created 354 wires.
[08/27 00:07:36     34s] ViaGen created 0 via, deleted 0 via to avoid violation.
[08/27 00:07:36     34s] +--------+----------------+----------------+
[08/27 00:07:36     34s] |  Layer |     Created    |     Deleted    |
[08/27 00:07:36     34s] +--------+----------------+----------------+
[08/27 00:07:36     34s] | Metal1 |       354      |       NA       |
[08/27 00:07:36     34s] +--------+----------------+----------------+
[08/27 00:07:36     34s] #% End sroute (date=08/27 00:07:36, total cpu=0:00:00.2, real=0:00:00.0, peak res=1067.0M, current mem=1059.0M)
[08/27 00:07:36     34s] # setAddStripeMode -reset
<CMD> setAddStripeMode -reset
[08/27 00:07:36     34s] # setAddStripeMode -stacked_via_top_layer Metal3 -stacked_via_bottom_layer Metal1 -stapling_nets_style side_to_side
<CMD> setAddStripeMode -stacked_via_top_layer Metal3 -stacked_via_bottom_layer Metal1 -stapling_nets_style side_to_side
[08/27 00:07:36     34s] # addstripe -layer Metal3 -direction vertical -nets {VDD VSS} -width 1 -set_to_set_distance 15 -spacing 2 -start 0.5 -area $corebox
<CMD> addStripe -layer Metal3 -direction vertical -nets {VDD VSS} -width 1 -set_to_set_distance 15 -spacing 2 -start 0.5 -area {{389.76 390.0 1450.56 1450.02}}
[08/27 00:07:36     34s] 
[08/27 00:07:36     34s] **ERROR: (IMPPP-305):	The absolute limits start 0.500000 stop -99999.000000 must be with in the area {389.760000 390.000000 1450.560000 1450.020000}.
Initialize fgc environment(mem: 1155.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1155.4M)
[08/27 00:07:36     34s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_376' was increased to (1449.180054 817.140015) (1450.560059 821.159973) because cell geometry (1449.180054 820.679993) (1450.560059 821.159973) was outside the original block boundary.
[08/27 00:07:36     34s] Type 'man IMPPP-133' for more detail.
[08/27 00:07:36     34s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_375' was increased to (389.760010 817.140015) (391.140015 821.159973) because cell geometry (389.760010 820.679993) (391.140015 821.159973) was outside the original block boundary.
[08/27 00:07:36     34s] Type 'man IMPPP-133' for more detail.
[08/27 00:07:36     34s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_16' was increased to (608.219971 408.899994) (609.599976 412.920013) because cell geometry (608.219971 412.440002) (609.599976 412.920013) was outside the original block boundary.
[08/27 00:07:36     34s] Type 'man IMPPP-133' for more detail.
[08/27 00:07:36     34s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_15' was increased to (389.760010 408.899994) (391.140015 412.920013) because cell geometry (389.760010 412.440002) (391.140015 412.920013) was outside the original block boundary.
[08/27 00:07:36     34s] Type 'man IMPPP-133' for more detail.
[08/27 00:07:36     34s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_1' was increased to (389.760010 390.000000) (391.140015 394.019989) because cell geometry (389.760010 393.540009) (391.140015 394.019989) was outside the original block boundary.
[08/27 00:07:36     34s] Type 'man IMPPP-133' for more detail.
[08/27 00:07:36     34s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_3' was increased to (389.760010 393.779999) (391.140015 397.799988) because cell geometry (389.760010 397.320007) (391.140015 397.799988) was outside the original block boundary.
[08/27 00:07:36     34s] Type 'man IMPPP-133' for more detail.
[08/27 00:07:36     34s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_5' was increased to (389.760010 397.559998) (391.140015 401.579987) because cell geometry (389.760010 401.100006) (391.140015 401.579987) was outside the original block boundary.
[08/27 00:07:36     34s] Type 'man IMPPP-133' for more detail.
[08/27 00:07:36     34s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_7' was increased to (389.760010 401.339996) (391.140015 405.359985) because cell geometry (389.760010 404.880005) (391.140015 405.359985) was outside the original block boundary.
[08/27 00:07:36     34s] Type 'man IMPPP-133' for more detail.
[08/27 00:07:36     34s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_8' was increased to (608.219971 401.339996) (609.599976 405.359985) because cell geometry (608.219971 404.880005) (609.599976 405.359985) was outside the original block boundary.
[08/27 00:07:36     34s] Type 'man IMPPP-133' for more detail.
[08/27 00:07:36     34s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_11' was increased to (389.760010 405.119995) (391.140015 409.140015) because cell geometry (389.760010 408.660004) (391.140015 409.140015) was outside the original block boundary.
[08/27 00:07:36     34s] Type 'man IMPPP-133' for more detail.
[08/27 00:07:36     34s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_12' was increased to (608.219971 405.119995) (609.599976 409.140015) because cell geometry (608.219971 408.660004) (609.599976 409.140015) was outside the original block boundary.
[08/27 00:07:36     34s] Type 'man IMPPP-133' for more detail.
[08/27 00:07:36     34s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_231' was increased to (389.760010 613.020020) (391.140015 617.039978) because cell geometry (389.760010 616.559998) (391.140015 617.039978) was outside the original block boundary.
[08/27 00:07:36     34s] Type 'man IMPPP-133' for more detail.
[08/27 00:07:36     34s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_123' was increased to (389.760010 510.959991) (391.140015 514.979980) because cell geometry (389.760010 514.500000) (391.140015 514.979980) was outside the original block boundary.
[08/27 00:07:36     34s] Type 'man IMPPP-133' for more detail.
[08/27 00:07:36     34s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_71' was increased to (389.760010 461.820007) (391.140015 465.839996) because cell geometry (389.760010 465.359985) (391.140015 465.839996) was outside the original block boundary.
[08/27 00:07:36     34s] Type 'man IMPPP-133' for more detail.
[08/27 00:07:36     34s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_67' was increased to (389.760010 458.040009) (391.140015 462.059998) because cell geometry (389.760010 461.579987) (391.140015 462.059998) was outside the original block boundary.
[08/27 00:07:36     34s] Type 'man IMPPP-133' for more detail.
[08/27 00:07:36     34s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_63' was increased to (389.760010 454.260010) (391.140015 458.279999) because cell geometry (389.760010 457.799988) (391.140015 458.279999) was outside the original block boundary.
[08/27 00:07:36     34s] Type 'man IMPPP-133' for more detail.
[08/27 00:07:36     34s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_59' was increased to (389.760010 450.480011) (391.140015 454.500000) because cell geometry (389.760010 454.019989) (391.140015 454.500000) was outside the original block boundary.
[08/27 00:07:36     34s] Type 'man IMPPP-133' for more detail.
[08/27 00:07:36     34s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_55' was increased to (389.760010 446.700012) (391.140015 450.720001) because cell geometry (389.760010 450.239990) (391.140015 450.720001) was outside the original block boundary.
[08/27 00:07:36     34s] Type 'man IMPPP-133' for more detail.
[08/27 00:07:36     34s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_51' was increased to (389.760010 442.920013) (391.140015 446.940002) because cell geometry (389.760010 446.459991) (391.140015 446.940002) was outside the original block boundary.
[08/27 00:07:36     34s] Type 'man IMPPP-133' for more detail.
[08/27 00:07:36     34s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_47' was increased to (389.760010 439.140015) (391.140015 443.160004) because cell geometry (389.760010 442.679993) (391.140015 443.160004) was outside the original block boundary.
[08/27 00:07:36     34s] Type 'man IMPPP-133' for more detail.
[08/27 00:07:36     34s] **WARN: (EMS-27):	Message (IMPPP-133) has exceeded the current message display limit of 20.
[08/27 00:07:36     34s] To increase the message display limit, refer to the product command reference manual.
[08/27 00:07:36     34s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1155.4M)
[08/27 00:07:36     34s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1155.4M)
[08/27 00:07:36     34s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1155.4M)
[08/27 00:07:36     34s] Starting stripe generation ...
[08/27 00:07:36     34s] Non-Default Mode Option Settings :
[08/27 00:07:36     34s]   -stapling_nets_style side_to_side
[08/27 00:07:36     34s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:07:36     34s] Stripe generation is complete.
[08/27 00:07:36     34s] vias are now being generated.
[08/27 00:07:36     34s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:07:36     34s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:07:36     34s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:07:37     34s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:07:37     34s] addStripe created 352 wires.
[08/27 00:07:37     34s] ViaGen created 32018 vias, deleted 0 via to avoid violation.
[08/27 00:07:37     34s] +--------+----------------+----------------+
[08/27 00:07:37     34s] |  Layer |     Created    |     Deleted    |
[08/27 00:07:37     34s] +--------+----------------+----------------+
[08/27 00:07:37     34s] |  Via1  |      16009     |        0       |
[08/27 00:07:37     34s] |  Via2  |      16009     |        0       |
[08/27 00:07:37     34s] | Metal3 |       352      |       NA       |
[08/27 00:07:37     34s] +--------+----------------+----------------+
[08/27 00:07:37     34s] # setAddStripeMode -reset
<CMD> setAddStripeMode -reset
[08/27 00:07:37     34s] -stacked_via_bottom_layer bottomLayer
[08/27 00:07:37     34s] -stacked_via_top_layer topLayer
[08/27 00:07:37     34s] -stapling_nets_style end_to_end
[08/27 00:07:37     34s] # setAddStripeMode -stacked_via_top_layer Metal4 -stacked_via_bottom_layer Metal3 -stapling_nets_style side_to_side
<CMD> setAddStripeMode -stacked_via_top_layer Metal4 -stacked_via_bottom_layer Metal3 -stapling_nets_style side_to_side
[08/27 00:07:37     34s] # addstripe -layer Metal4 -direction horizontal -nets {VDD VSS} -width 1 -set_to_set_distance 30 -spacing 2 -start 15 -area $corebox
<CMD> addStripe -layer Metal4 -direction horizontal -nets {VDD VSS} -width 1 -set_to_set_distance 30 -spacing 2 -start 15 -area {{389.76 390.0 1450.56 1450.02}}
[08/27 00:07:37     34s] 
[08/27 00:07:37     34s] **ERROR: (IMPPP-305):	The absolute limits start 15.000000 stop -99999.000000 must be with in the area {389.760000 390.000000 1450.560000 1450.020000}.
Initialize fgc environment(mem: 1155.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1155.4M)
[08/27 00:07:37     34s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1155.4M)
[08/27 00:07:37     34s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1155.4M)
[08/27 00:07:37     34s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1155.4M)
[08/27 00:07:37     34s] Starting stripe generation ...
[08/27 00:07:37     34s] Non-Default Mode Option Settings :
[08/27 00:07:37     34s]   -stapling_nets_style side_to_side
[08/27 00:07:37     34s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:07:37     34s] Stripe generation is complete.
[08/27 00:07:37     34s] vias are now being generated.
[08/27 00:07:37     34s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:07:37     34s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:07:37     34s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:07:37     34s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:07:37     34s] addStripe created 86 wires.
[08/27 00:07:37     34s] ViaGen created 4132 vias, deleted 0 via to avoid violation.
[08/27 00:07:37     34s] +--------+----------------+----------------+
[08/27 00:07:37     34s] |  Layer |     Created    |     Deleted    |
[08/27 00:07:37     34s] +--------+----------------+----------------+
[08/27 00:07:37     34s] |  Via3  |      4132      |        0       |
[08/27 00:07:37     34s] | Metal4 |       86       |       NA       |
[08/27 00:07:37     34s] +--------+----------------+----------------+
[08/27 00:07:37     34s] # setAddStripeMode -stacked_via_top_layer Metal5 -stacked_via_bottom_layer Metal4 -stapling_nets_style side_to_side
<CMD> setAddStripeMode -stacked_via_top_layer Metal5 -stacked_via_bottom_layer Metal4 -stapling_nets_style side_to_side
[08/27 00:07:37     34s] # addstripe -layer Metal5 -direction vertical   -nets {VDD VSS} -width 1 -set_to_set_distance 15 -spacing 2 -start 0.5 -area $corebox
<CMD> addStripe -layer Metal5 -direction vertical -nets {VDD VSS} -width 1 -set_to_set_distance 15 -spacing 2 -start 0.5 -area {{389.76 390.0 1450.56 1450.02}}
[08/27 00:07:37     34s] 
[08/27 00:07:37     34s] **ERROR: (IMPPP-305):	The absolute limits start 0.500000 stop -99999.000000 must be with in the area {389.760000 390.000000 1450.560000 1450.020000}.
Initialize fgc environment(mem: 1155.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1155.4M)
[08/27 00:07:37     34s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1155.4M)
[08/27 00:07:37     34s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1155.4M)
[08/27 00:07:37     34s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1155.4M)
[08/27 00:07:37     34s] Starting stripe generation ...
[08/27 00:07:37     34s] Non-Default Mode Option Settings :
[08/27 00:07:37     34s]   -stapling_nets_style side_to_side
[08/27 00:07:37     34s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:07:38     35s] Stripe generation is complete.
[08/27 00:07:38     35s] vias are now being generated.
[08/27 00:07:38     35s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:07:38     35s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:07:38     35s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:07:38     35s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:07:38     35s] addStripe created 250 wires.
[08/27 00:07:38     35s] ViaGen created 3890 vias, deleted 0 via to avoid violation.
[08/27 00:07:38     35s] +--------+----------------+----------------+
[08/27 00:07:38     35s] |  Layer |     Created    |     Deleted    |
[08/27 00:07:38     35s] +--------+----------------+----------------+
[08/27 00:07:38     35s] |  Via4  |      3890      |        0       |
[08/27 00:07:38     35s] | Metal5 |       250      |       NA       |
[08/27 00:07:38     35s] +--------+----------------+----------------+
[08/27 00:07:38     35s] # setAddStripeMode -stacked_via_top_layer TopMetal1 -stacked_via_bottom_layer Metal5 -stapling_nets_style side_to_side
<CMD> setAddStripeMode -stacked_via_top_layer TopMetal1 -stacked_via_bottom_layer Metal5 -stapling_nets_style side_to_side
[08/27 00:07:38     35s] # addstripe -layer TopMetal1 -direction horizontal -nets {VDD VSS} -width 4 -set_to_set_distance 30 -spacing 4 -start 0.5 -area $corebox
<CMD> addStripe -layer TopMetal1 -direction horizontal -nets {VDD VSS} -width 4 -set_to_set_distance 30 -spacing 4 -start 0.5 -area {{389.76 390.0 1450.56 1450.02}}
[08/27 00:07:38     35s] 
[08/27 00:07:38     35s] **ERROR: (IMPPP-305):	The absolute limits start 0.500000 stop -99999.000000 must be with in the area {389.760000 390.000000 1450.560000 1450.020000}.
Initialize fgc environment(mem: 1155.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1155.4M)
[08/27 00:07:38     35s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1155.4M)
[08/27 00:07:38     35s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1155.4M)
[08/27 00:07:38     35s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1155.4M)
[08/27 00:07:38     35s] Starting stripe generation ...
[08/27 00:07:38     35s] Non-Default Mode Option Settings :
[08/27 00:07:38     35s]   -stapling_nets_style side_to_side
[08/27 00:07:38     35s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:07:38     35s] Stripe generation is complete.
[08/27 00:07:38     35s] vias are now being generated.
[08/27 00:07:38     35s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:07:38     35s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:07:38     35s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:07:39     35s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:07:39     35s] addStripe created 71 wires.
[08/27 00:07:39     35s] ViaGen created 4069 vias, deleted 0 via to avoid violation.
[08/27 00:07:39     35s] +--------+----------------+----------------+
[08/27 00:07:39     35s] |  Layer |     Created    |     Deleted    |
[08/27 00:07:39     35s] +--------+----------------+----------------+
[08/27 00:07:39     35s] | TopVia1|      4069      |        0       |
[08/27 00:07:39     35s] |TopMetal1|       71       |       NA       |
[08/27 00:07:39     35s] +--------+----------------+----------------+
[08/27 00:07:39     35s] # setAddStripeMode -stacked_via_top_layer TopMetal2 -stacked_via_bottom_layer TopMetal1 -stapling_nets_style side_to_side
<CMD> setAddStripeMode -stacked_via_top_layer TopMetal2 -stacked_via_bottom_layer TopMetal1 -stapling_nets_style side_to_side
[08/27 00:07:39     35s] # addstripe -layer TopMetal2 -direction vertical   -nets {VDD VSS} -width 4 -set_to_set_distance 30 -spacing 4 -area $corebox
<CMD> addStripe -layer TopMetal2 -direction vertical -nets {VDD VSS} -width 4 -set_to_set_distance 30 -spacing 4 -area {{389.76 390.0 1450.56 1450.02}}
[08/27 00:07:39     35s] 
[08/27 00:07:39     35s] Initialize fgc environment(mem: 1155.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1155.4M)
[08/27 00:07:39     35s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1155.4M)
[08/27 00:07:39     35s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1155.4M)
[08/27 00:07:39     35s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1155.4M)
[08/27 00:07:39     35s] Starting stripe generation ...
[08/27 00:07:39     35s] Non-Default Mode Option Settings :
[08/27 00:07:39     35s]   -stapling_nets_style side_to_side
[08/27 00:07:39     35s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[08/27 00:07:39     35s] Type 'man IMPPP-4055' for more detail.
[08/27 00:07:39     35s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1155.4M)
[08/27 00:07:39     35s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1155.4M)
[08/27 00:07:39     35s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1155.4M)
[08/27 00:07:39     35s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1155.4M)
[08/27 00:07:39     35s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1155.4M)
[08/27 00:07:39     35s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1155.4M)
[08/27 00:07:39     35s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1155.4M)
[08/27 00:07:39     35s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1155.4M)
[08/27 00:07:39     35s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1155.4M)
[08/27 00:07:39     35s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1155.4M)
[08/27 00:07:39     35s] Stripe generation is complete.
[08/27 00:07:39     35s] vias are now being generated.
[08/27 00:07:39     35s] addStripe created 71 wires.
[08/27 00:07:39     35s] ViaGen created 2521 vias, deleted 0 via to avoid violation.
[08/27 00:07:39     35s] +--------+----------------+----------------+
[08/27 00:07:39     35s] |  Layer |     Created    |     Deleted    |
[08/27 00:07:39     35s] +--------+----------------+----------------+
[08/27 00:07:39     35s] | TopVia2|      2521      |        0       |
[08/27 00:07:39     35s] |TopMetal2|       71       |       NA       |
[08/27 00:07:39     35s] +--------+----------------+----------------+
[08/27 00:07:39     35s] # deleteRouteBlk -name sram_rblk
<CMD> deleteRouteBlk -name sram_rblk
[08/27 00:07:39     35s] # set cmd "editPowerVia -nets VDD -add_vias true -top_layer TopMetal1 -area  $box -uda -orthogonal_only"
# eval $cmd
<CMD> editPowerVia -nets VDD -add_vias true -top_layer TopMetal1 -area {610.07 405.06 1414.55 679.62} -uda -orthogonal_only
[08/27 00:07:39     35s] #% Begin editPowerVia (date=08/27 00:07:39, mem=1066.9M)
[08/27 00:07:39     35s] 
[08/27 00:07:39     35s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:07:39     36s] ViaGen created 1298 vias, deleted 0 via to avoid violation.
[08/27 00:07:39     36s] +--------+----------------+----------------+
[08/27 00:07:39     36s] |  Layer |     Created    |     Deleted    |
[08/27 00:07:39     36s] +--------+----------------+----------------+
[08/27 00:07:39     36s] |  Via3  |       70       |        0       |
[08/27 00:07:39     36s] |  Via4  |       614      |        0       |
[08/27 00:07:39     36s] | TopVia1|       614      |        0       |
[08/27 00:07:39     36s] +--------+----------------+----------------+
[08/27 00:07:39     36s] #% End editPowerVia (date=08/27 00:07:39, total cpu=0:00:00.2, real=0:00:00.0, peak res=1070.3M, current mem=1066.4M)
[08/27 00:07:39     36s] # set cmd "editPowerVia -nets VSS -add_vias true -top_layer TopMetal1 -area  $box -uda -orthogonal_only"
# eval $cmd
<CMD> editPowerVia -nets VSS -add_vias true -top_layer TopMetal1 -area {610.07 405.06 1414.55 679.62} -uda -orthogonal_only
[08/27 00:07:39     36s] #% Begin editPowerVia (date=08/27 00:07:39, mem=1066.4M)
[08/27 00:07:39     36s] 
[08/27 00:07:39     36s] Multi-CPU acceleration using 4 CPU(s).
[08/27 00:07:39     36s] ViaGen created 1569 vias, deleted 0 via to avoid violation.
[08/27 00:07:39     36s] +--------+----------------+----------------+
[08/27 00:07:39     36s] |  Layer |     Created    |     Deleted    |
[08/27 00:07:39     36s] +--------+----------------+----------------+
[08/27 00:07:39     36s] |  Via3  |       115      |        0       |
[08/27 00:07:39     36s] |  Via4  |       727      |        0       |
[08/27 00:07:39     36s] | TopVia1|       727      |        0       |
[08/27 00:07:39     36s] +--------+----------------+----------------+
[08/27 00:07:39     36s] #% End editPowerVia (date=08/27 00:07:39, total cpu=0:00:00.2, real=0:00:00.0, peak res=1066.9M, current mem=1066.9M)
[08/27 00:07:39     36s] ### End verbose source output for '/ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/PG/create_pg.tcl'.
[08/27 00:07:39     36s] <CMD> verifyPowerVia
[08/27 00:07:39     36s] 
[08/27 00:07:39     36s] ******** Start: VERIFY POWER VIA ********
[08/27 00:07:39     36s] Start Time: Wed Aug 27 00:07:39 2025
[08/27 00:07:39     36s] 
[08/27 00:07:39     36s] Check all 2 Power/Ground nets
[08/27 00:07:39     36s] *** Checking Net VDD
[08/27 00:07:39     36s] *** Checking Net VSS
[08/27 00:07:39     36s] Actually Checked 2 Power/Ground nets with physical connectivity
[08/27 00:07:39     36s] 
[08/27 00:07:39     36s] Begin Summary 
[08/27 00:07:39     36s]   Found no problems or warnings.
[08/27 00:07:39     36s] End Summary
[08/27 00:07:39     36s] 
[08/27 00:07:39     36s] End Time: Wed Aug 27 00:07:39 2025
[08/27 00:07:39     36s] ******** End: VERIFY POWER VIA ********
[08/27 00:07:39     36s]   Verification Complete : 0 Viols.  0 Wrngs.
[08/27 00:07:39     36s]   (CPU Time: 0:00:00.2  MEM: 1.000M)
[08/27 00:07:39     36s] 
[08/27 00:07:39     36s] <CMD> verify_connectivity -net {VDD VSS}
[08/27 00:07:39     36s] VERIFY_CONNECTIVITY use new engine.
[08/27 00:07:39     36s] 
[08/27 00:07:39     36s] ******** Start: VERIFY CONNECTIVITY ********
[08/27 00:07:39     36s] Start Time: Wed Aug 27 00:07:39 2025
[08/27 00:07:39     36s] 
[08/27 00:07:39     36s] Design Name: croc_chip
[08/27 00:07:39     36s] Database Units: 1000
[08/27 00:07:39     36s] Design Boundary: (0.0000, 0.0000) (1840.3200, 1840.0200)
[08/27 00:07:39     36s] Error Limit = 1000; Warning Limit = 50
[08/27 00:07:39     36s] Check specified nets
[08/27 00:07:39     36s] Use 4 pthreads
[08/27 00:07:39     36s] Net VSS: dangling Wire.
[08/27 00:07:39     36s] Net VDD: dangling Wire.
[08/27 00:07:39     36s] **WARN: (IMPVFC-3):	Verify Connectivity stopped: Number of errors exceeds the limit 1000
[08/27 00:07:39     36s] Type 'man IMPVFC-3' for more detail.
[08/27 00:07:39     36s] 
[08/27 00:07:39     36s] Begin Summary 
[08/27 00:07:39     36s]     1000 Problem(s) (IMPVFC-94): The net has dangling wire(s).
[08/27 00:07:39     36s]     1000 total info(s) created.
[08/27 00:07:39     36s] End Summary
[08/27 00:07:39     36s] 
[08/27 00:07:39     36s] End Time: Wed Aug 27 00:07:39 2025
[08/27 00:07:39     36s] Time Elapsed: 0:00:00.0
[08/27 00:07:39     36s] 
[08/27 00:07:39     36s] ******** End: VERIFY CONNECTIVITY ********
[08/27 00:07:39     36s]   Verification Complete : 1000 Viols.  0 Wrngs.
[08/27 00:07:39     36s]   (CPU Time: 0:00:00.2  MEM: 22.000M)
[08/27 00:07:39     36s] 
[08/27 00:07:39     36s] <CMD> saveDesign SAVED/00_init_design_PG.invs
[08/27 00:07:39     36s] #% Begin save design ... (date=08/27 00:07:39, mem=1069.0M)
[08/27 00:07:40     36s] % Begin Save ccopt configuration ... (date=08/27 00:07:40, mem=1069.0M)
[08/27 00:07:40     36s] % End Save ccopt configuration ... (date=08/27 00:07:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1069.0M, current mem=1069.0M)
[08/27 00:07:40     36s] % Begin Save netlist data ... (date=08/27 00:07:40, mem=1069.0M)
[08/27 00:07:40     36s] Writing Binary DB to SAVED/00_init_design_PG.invs.dat.tmp/vbin/croc_chip.v.bin in multi-threaded mode...
[08/27 00:07:40     37s] % End Save netlist data ... (date=08/27 00:07:40, total cpu=0:00:00.1, real=0:00:00.0, peak res=1069.6M, current mem=1069.6M)
[08/27 00:07:40     37s] Saving symbol-table file in separate thread ...
[08/27 00:07:40     37s] Saving congestion map file in separate thread ...
[08/27 00:07:40     37s] Saving congestion map file SAVED/00_init_design_PG.invs.dat.tmp/croc_chip.route.congmap.gz ...
[08/27 00:07:40     37s] % Begin Save AAE data ... (date=08/27 00:07:40, mem=1069.6M)
[08/27 00:07:40     37s] Saving AAE Data ...
[08/27 00:07:40     37s] % End Save AAE data ... (date=08/27 00:07:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1069.6M, current mem=1069.6M)
[08/27 00:07:40     37s] Saving preference file SAVED/00_init_design_PG.invs.dat.tmp/gui.pref.tcl ...
[08/27 00:07:40     37s] Saving mode setting ...
[08/27 00:07:40     37s] Saving global file ...
[08/27 00:07:40     37s] Saving Drc markers ...
[08/27 00:07:40     37s] ... 1004 markers are saved ...
[08/27 00:07:40     37s] ... 0 geometry drc markers are saved ...
[08/27 00:07:40     37s] ... 0 antenna drc markers are saved ...
[08/27 00:07:40     37s] % Begin Save routing data ... (date=08/27 00:07:40, mem=1070.2M)
[08/27 00:07:40     37s] Saving route file ...
[08/27 00:07:40     37s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1170.9M) ***
[08/27 00:07:40     37s] % End Save routing data ... (date=08/27 00:07:40, total cpu=0:00:00.1, real=0:00:00.0, peak res=1070.4M, current mem=1070.4M)
[08/27 00:07:40     37s] Saving special route data file in separate thread ...
[08/27 00:07:40     37s] Saving PG file in separate thread ...
[08/27 00:07:40     37s] Saving placement file in separate thread ...
[08/27 00:07:40     37s] ** Saving stdCellPlacement_binary (version# 2) ...
[08/27 00:07:40     37s] Saving PG file SAVED/00_init_design_PG.invs.dat.tmp/croc_chip.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Wed Aug 27 00:07:40 2025)
[08/27 00:07:40     37s] Save Adaptive View Pruning View Names to Binary file
[08/27 00:07:40     37s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[08/27 00:07:40     37s] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=1208.9M) ***
[08/27 00:07:40     37s] *** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=1208.9M) ***
[08/27 00:07:40     37s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[08/27 00:07:40     37s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[08/27 00:07:40     37s] Saving property file SAVED/00_init_design_PG.invs.dat.tmp/croc_chip.prop
[08/27 00:07:40     37s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1192.9M) ***
[08/27 00:07:40     37s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[08/27 00:07:40     37s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[08/27 00:07:40     37s] % Begin Save power constraints data ... (date=08/27 00:07:40, mem=1071.9M)
[08/27 00:07:40     37s] % End Save power constraints data ... (date=08/27 00:07:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1071.9M, current mem=1071.9M)
[08/27 00:07:45     41s] Generated self-contained design 00_init_design_PG.invs.dat.tmp
[08/27 00:07:45     41s] #% End save design ... (date=08/27 00:07:45, total cpu=0:00:04.9, real=0:00:06.0, peak res=1100.6M, current mem=1070.5M)
[08/27 00:07:45     41s] *** Message Summary: 0 warning(s), 0 error(s)
[08/27 00:07:45     41s] 
[08/27 00:07:45     41s] <CMD> addWellTap -cell sky130_fd_sc_hd__tapvpwrvgnd_1 -cellInterval 40 -inRowOffset 25 -prefix WELLTAP
[08/27 00:07:45     41s] OPERPROF: Starting DPlace-Init at level 1, MEM:1166.9M
[08/27 00:07:45     41s] #spOpts: VtWidth mergeVia=F 
[08/27 00:07:46     41s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1166.9M
[08/27 00:07:46     41s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1166.9M
[08/27 00:07:46     41s] Core basic site is CoreSite
[08/27 00:07:46     41s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:07:46     41s] SiteArray: non-trimmed site array dimensions = 280 x 2210
[08/27 00:07:46     41s] SiteArray: use 2,580,480 bytes
[08/27 00:07:46     41s] SiteArray: current memory after site array memory allocation 1166.9M
[08/27 00:07:46     41s] SiteArray: FP blocked sites are writable
[08/27 00:07:46     41s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 00:07:46     41s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1166.9M
[08/27 00:07:46     41s] Process 50681 wires and vias for routing blockage analysis
[08/27 00:07:46     41s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.107, REAL:0.028, MEM:1166.9M
[08/27 00:07:46     41s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.165, REAL:0.055, MEM:1166.9M
[08/27 00:07:46     41s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.175, REAL:0.065, MEM:1166.9M
[08/27 00:07:46     41s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=1166.9MB).
[08/27 00:07:46     41s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.218, REAL:0.109, MEM:1166.9M
[08/27 00:07:46     41s] **WARN: (IMPSP-5134):	Setting cellInterval to 39.840 (microns) as a multiple of cell sky130_fd_sc_hd__tapvpwrvgnd_1's techSite 'CoreSite' width of 0.480 microns
[08/27 00:07:46     41s] Type 'man IMPSP-5134' for more detail.
[08/27 00:07:46     41s] **WARN: (IMPSP-5134):	Setting inRowOffset to 24.960 (microns) as a multiple of cell sky130_fd_sc_hd__tapvpwrvgnd_1's techSite 'CoreSite' width of 0.480 microns
[08/27 00:07:46     41s] Type 'man IMPSP-5134' for more detail.
[08/27 00:07:46     41s] For 6154 new insts, *** Applied 6 GNC rules (cpu = 0:00:00.0)
[08/27 00:07:46     42s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1168.8M
[08/27 00:07:46     42s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:1168.8M
[08/27 00:07:46     42s] All LLGs are deleted
[08/27 00:07:46     42s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1168.8M
[08/27 00:07:46     42s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1168.8M
[08/27 00:07:46     42s] Inserted 6154 well-taps <sky130_fd_sc_hd__tapvpwrvgnd_1> cells (prefix WELLTAP).
[08/27 00:07:46     42s] <CMD> saveDesign SAVED/00_init_design.invs
[08/27 00:07:46     42s] #% Begin save design ... (date=08/27 00:07:46, mem=1072.0M)
[08/27 00:07:46     42s] % Begin Save ccopt configuration ... (date=08/27 00:07:46, mem=1072.0M)
[08/27 00:07:46     42s] % End Save ccopt configuration ... (date=08/27 00:07:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1072.0M, current mem=1072.0M)
[08/27 00:07:46     42s] % Begin Save netlist data ... (date=08/27 00:07:46, mem=1072.0M)
[08/27 00:07:46     42s] Writing Binary DB to SAVED/00_init_design.invs.dat.tmp/vbin/croc_chip.v.bin in multi-threaded mode...
[08/27 00:07:46     42s] % End Save netlist data ... (date=08/27 00:07:46, total cpu=0:00:00.1, real=0:00:00.0, peak res=1072.2M, current mem=1072.2M)
[08/27 00:07:46     42s] Saving symbol-table file in separate thread ...
[08/27 00:07:46     42s] Saving congestion map file in separate thread ...
[08/27 00:07:46     42s] Saving congestion map file SAVED/00_init_design.invs.dat.tmp/croc_chip.route.congmap.gz ...
[08/27 00:07:46     42s] % Begin Save AAE data ... (date=08/27 00:07:46, mem=1072.3M)
[08/27 00:07:46     42s] Saving AAE Data ...
[08/27 00:07:46     42s] % End Save AAE data ... (date=08/27 00:07:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1072.3M, current mem=1072.3M)
[08/27 00:07:46     42s] Saving preference file SAVED/00_init_design.invs.dat.tmp/gui.pref.tcl ...
[08/27 00:07:46     42s] Saving mode setting ...
[08/27 00:07:46     42s] Saving global file ...
[08/27 00:07:46     42s] Saving Drc markers ...
[08/27 00:07:46     42s] ... 1004 markers are saved ...
[08/27 00:07:46     42s] ... 0 geometry drc markers are saved ...
[08/27 00:07:46     42s] ... 0 antenna drc markers are saved ...
[08/27 00:07:46     42s] % Begin Save routing data ... (date=08/27 00:07:46, mem=1072.8M)
[08/27 00:07:46     42s] Saving route file ...
[08/27 00:07:46     42s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1169.5M) ***
[08/27 00:07:46     42s] % End Save routing data ... (date=08/27 00:07:46, total cpu=0:00:00.1, real=0:00:00.0, peak res=1073.0M, current mem=1073.0M)
[08/27 00:07:46     42s] Saving special route data file in separate thread ...
[08/27 00:07:46     42s] Saving PG file in separate thread ...
[08/27 00:07:46     42s] Saving placement file in separate thread ...
[08/27 00:07:46     42s] Saving PG file SAVED/00_init_design.invs.dat.tmp/croc_chip.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Wed Aug 27 00:07:46 2025)
[08/27 00:07:46     42s] ** Saving stdCellPlacement_binary (version# 2) ...
[08/27 00:07:46     42s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[08/27 00:07:46     42s] Save Adaptive View Pruning View Names to Binary file
[08/27 00:07:47     42s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:01.0 mem=1209.5M) ***
[08/27 00:07:47     42s] *** Completed savePGFile (cpu=0:00:00.1 real=0:00:01.0 mem=1209.5M) ***
[08/27 00:07:47     42s] TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
[08/27 00:07:47     42s] TAT_INFO: ::savePlace REAL = 1 : CPU = 0 : MEM = 0.
[08/27 00:07:47     42s] Saving property file SAVED/00_init_design.invs.dat.tmp/croc_chip.prop
[08/27 00:07:47     42s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1193.5M) ***
[08/27 00:07:47     42s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[08/27 00:07:47     42s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[08/27 00:07:47     42s] % Begin Save power constraints data ... (date=08/27 00:07:47, mem=1074.6M)
[08/27 00:07:47     42s] % End Save power constraints data ... (date=08/27 00:07:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1074.6M, current mem=1074.6M)
[08/27 00:07:52     47s] Generated self-contained design 00_init_design.invs.dat.tmp
[08/27 00:07:52     47s] #% End save design ... (date=08/27 00:07:52, total cpu=0:00:05.6, real=0:00:06.0, peak res=1103.2M, current mem=1074.2M)
[08/27 00:07:52     47s] *** Message Summary: 0 warning(s), 0 error(s)
[08/27 00:07:52     47s] 
[08/27 00:07:52     47s] <CMD> set_table_style -no_frame_fix_width
[08/27 00:07:52     47s] <CMD> set_global timing_report_enable_auto_column_width true
[08/27 00:07:52     47s] <CMD> set_global report_timing_format {hpin cell fanout load slew delay arrival pin_location}
[08/27 00:07:52     47s] <CMD> timeDesign -prePlace -pathReports -slackReports -numPaths 1000 -prefix 00_init_design_prePlace -outDir ./rpt/00_init_design_prePlace
[08/27 00:07:53     47s] Setting timing_disable_library_data_to_data_checks to 'true'.
[08/27 00:07:53     47s] Setting timing_disable_user_data_to_data_checks to 'true'.
[08/27 00:07:53     47s] Multithreaded Timing Analysis is initialized with 4 threads
[08/27 00:07:53     47s] 
[08/27 00:07:53     47s] Set Using Default Delay Limit as 101.
[08/27 00:07:53     47s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[08/27 00:07:53     47s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[08/27 00:07:53     47s] Set Default Net Delay as 0 ps.
[08/27 00:07:53     47s] Set Default Net Load as 0 pF. 
[08/27 00:07:53     47s] Effort level <high> specified for reg2reg path_group
[08/27 00:07:53     49s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1327.6M
[08/27 00:07:53     49s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1327.6M
[08/27 00:07:53     49s] Fast DP-INIT is on for default
[08/27 00:07:53     49s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.057, REAL:0.026, MEM:1359.6M
[08/27 00:07:53     49s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.076, REAL:0.045, MEM:1359.6M
[08/27 00:07:53     49s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1359.6M
[08/27 00:07:53     49s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:1359.6M
[08/27 00:07:53     49s] Starting delay calculation for Setup views
[08/27 00:07:54     49s] **WARN: (IMPESI-3505):	setDelayCalMode -eng_copyNetPropToNewNet true (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
[08/27 00:07:54     49s] AAE DB initialization (MEM=1369.12 CPU=0:00:00.0 REAL=0:00:00.0) 
[08/27 00:07:54     49s] #################################################################################
[08/27 00:07:54     49s] # Design Stage: PreRoute
[08/27 00:07:54     49s] # Design Name: croc_chip
[08/27 00:07:54     49s] # Design Mode: 90nm
[08/27 00:07:54     49s] # Analysis Mode: MMMC Non-OCV 
[08/27 00:07:54     49s] # Parasitics Mode: No SPEF/RCDB
[08/27 00:07:54     49s] # Signoff Settings: SI Off 
[08/27 00:07:54     49s] #################################################################################
[08/27 00:07:54     50s] Topological Sorting (REAL = 0:00:00.0, MEM = 1390.4M, InitMEM = 1369.1M)
[08/27 00:07:54     50s] Calculate delays in BcWc mode...
[08/27 00:07:54     50s] Start delay calculation (fullDC) (4 T). (MEM=1390.37)
[08/27 00:07:54     50s] Start AAE Lib Loading. (MEM=1407.04)
[08/27 00:07:54     50s] End AAE Lib Loading. (MEM=1426.11 CPU=0:00:00.1 Real=0:00:00.0)
[08/27 00:07:54     50s] End AAE Lib Interpolated Model. (MEM=1426.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/27 00:07:54     50s] First Iteration Infinite Tw... 
[08/27 00:07:55     51s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:07:55     51s] Type 'man IMPESI-3194' for more detail.
[08/27 00:07:55     51s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:07:55     51s] Type 'man IMPESI-3199' for more detail.
[08/27 00:07:55     51s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:07:55     51s] Type 'man IMPESI-3194' for more detail.
[08/27 00:07:55     51s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:07:55     51s] Type 'man IMPESI-3199' for more detail.
[08/27 00:07:55     51s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:07:55     51s] Type 'man IMPESI-3194' for more detail.
[08/27 00:07:55     51s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:07:55     51s] Type 'man IMPESI-3199' for more detail.
[08/27 00:07:55     51s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:07:55     51s] Type 'man IMPESI-3194' for more detail.
[08/27 00:07:55     51s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:07:55     51s] Type 'man IMPESI-3199' for more detail.
[08/27 00:07:55     51s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:07:55     51s] Type 'man IMPESI-3194' for more detail.
[08/27 00:07:55     51s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:07:55     51s] Type 'man IMPESI-3199' for more detail.
[08/27 00:07:55     51s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:07:55     51s] Type 'man IMPESI-3194' for more detail.
[08/27 00:07:55     51s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:07:55     51s] Type 'man IMPESI-3199' for more detail.
[08/27 00:07:55     51s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:07:55     51s] Type 'man IMPESI-3194' for more detail.
[08/27 00:07:55     51s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:07:55     51s] Type 'man IMPESI-3199' for more detail.
[08/27 00:07:55     51s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:07:55     51s] Type 'man IMPESI-3194' for more detail.
[08/27 00:07:55     51s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:07:55     51s] Type 'man IMPESI-3199' for more detail.
[08/27 00:07:55     51s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:07:55     51s] Type 'man IMPESI-3194' for more detail.
[08/27 00:07:55     51s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:07:55     51s] Type 'man IMPESI-3199' for more detail.
[08/27 00:07:55     51s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:07:55     51s] Type 'man IMPESI-3194' for more detail.
[08/27 00:07:55     51s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:07:55     51s] Type 'man IMPESI-3199' for more detail.
[08/27 00:07:55     51s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:07:55     51s] Type 'man IMPESI-3194' for more detail.
[08/27 00:07:55     51s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:07:55     51s] Type 'man IMPESI-3199' for more detail.
[08/27 00:07:55     51s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:07:55     51s] Type 'man IMPESI-3194' for more detail.
[08/27 00:07:55     51s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:07:55     51s] Type 'man IMPESI-3199' for more detail.
[08/27 00:07:55     51s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:07:55     51s] Type 'man IMPESI-3194' for more detail.
[08/27 00:07:55     51s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:07:55     51s] Type 'man IMPESI-3199' for more detail.
[08/27 00:07:55     51s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:07:55     51s] Type 'man IMPESI-3194' for more detail.
[08/27 00:07:55     51s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:07:55     51s] Type 'man IMPESI-3199' for more detail.
[08/27 00:07:55     51s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:07:55     51s] Type 'man IMPESI-3194' for more detail.
[08/27 00:07:55     51s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:07:55     51s] Type 'man IMPESI-3199' for more detail.
[08/27 00:07:55     51s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:07:55     51s] Type 'man IMPESI-3194' for more detail.
[08/27 00:07:55     51s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:07:55     51s] Type 'man IMPESI-3199' for more detail.
[08/27 00:07:55     51s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:07:55     51s] Type 'man IMPESI-3194' for more detail.
[08/27 00:07:55     51s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:07:55     51s] Type 'man IMPESI-3199' for more detail.
[08/27 00:07:55     51s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:07:55     51s] Type 'man IMPESI-3194' for more detail.
[08/27 00:07:55     51s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:07:55     51s] Type 'man IMPESI-3199' for more detail.
[08/27 00:07:55     51s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:07:55     51s] Type 'man IMPESI-3194' for more detail.
[08/27 00:07:55     51s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:07:55     51s] Type 'man IMPESI-3199' for more detail.
[08/27 00:07:55     51s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio20_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:07:55     51s] Type 'man IMPESI-3194' for more detail.
[08/27 00:07:55     51s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio20_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:07:55     51s] Type 'man IMPESI-3199' for more detail.
[08/27 00:07:55     51s] **WARN: (EMS-27):	Message (IMPESI-3194) has exceeded the current message display limit of 20.
[08/27 00:07:55     51s] To increase the message display limit, refer to the product command reference manual.
[08/27 00:07:55     51s] **WARN: (EMS-27):	Message (IMPESI-3199) has exceeded the current message display limit of 20.
[08/27 00:07:55     51s] To increase the message display limit, refer to the product command reference manual.
[08/27 00:07:56     55s] Total number of fetched objects 39670
[08/27 00:07:56     55s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[08/27 00:07:56     55s] End delay calculation. (MEM=1674.13 CPU=0:00:04.4 REAL=0:00:01.0)
[08/27 00:07:56     55s] End delay calculation (fullDC). (MEM=1674.13 CPU=0:00:05.6 REAL=0:00:02.0)
[08/27 00:07:56     55s] *** CDM Built up (cpu=0:00:05.8  real=0:00:02.0  mem= 1674.1M) ***
[08/27 00:07:56     56s] *** Done Building Timing Graph (cpu=0:00:07.4 real=0:00:03.0 totSessionCpu=0:00:56.9 mem=1642.1M)
[08/27 00:07:57     59s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -5.142  | -5.142  | -4.392  |
|           TNS (ns):| -7870.9 | -7853.2 | -17.669 |
|    Violating Paths:|  2698   |  2664   |   34    |
|          All Paths:|  10659  |  10369  |   299   |
+--------------------+---------+---------+---------+

Density: 65.056%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
[08/27 00:07:57     60s] Resetting back High Fanout Nets as non-ideal
[08/27 00:07:57     60s] Set Default Net Delay as 1000 ps.
[08/27 00:07:57     60s] Set Default Net Load as 0.5 pF. 
[08/27 00:07:57     60s] Reported timing to dir ./rpt/00_init_design_prePlace
[08/27 00:07:57     60s] Total CPU time: 12.55 sec
[08/27 00:07:57     60s] Total Real time: 5.0 sec
[08/27 00:07:57     60s] Total Memory Usage: 1430.914062 Mbytes
[08/27 00:07:57     60s] 
[08/27 00:07:57     60s] =============================================================================================
[08/27 00:07:57     60s]  Final TAT Report for timeDesign
[08/27 00:07:57     60s] =============================================================================================
[08/27 00:07:57     60s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/27 00:07:57     60s] ---------------------------------------------------------------------------------------------
[08/27 00:07:57     60s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 00:07:57     60s] [ TimingUpdate           ]      1   0:00:00.3  (   5.9 % )     0:00:02.8 /  0:00:07.4    2.6
[08/27 00:07:57     60s] [ FullDelayCalc          ]      1   0:00:02.5  (  50.0 % )     0:00:02.5 /  0:00:06.3    2.5
[08/27 00:07:57     60s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.3 % )     0:00:04.0 /  0:00:10.5    2.6
[08/27 00:07:57     60s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.4    2.0
[08/27 00:07:57     60s] [ GenerateReports        ]      1   0:00:00.9  (  17.6 % )     0:00:00.9 /  0:00:02.7    3.0
[08/27 00:07:57     60s] [ ReportAnalysisSummary  ]      2   0:00:00.2  (   3.8 % )     0:00:00.2 /  0:00:00.4    2.0
[08/27 00:07:57     60s] [ MISC                   ]          0:00:01.0  (  20.5 % )     0:00:01.0 /  0:00:02.0    1.9
[08/27 00:07:57     60s] ---------------------------------------------------------------------------------------------
[08/27 00:07:57     60s]  timeDesign TOTAL                   0:00:05.0  ( 100.0 % )     0:00:05.0 /  0:00:12.5    2.5
[08/27 00:07:57     60s] ---------------------------------------------------------------------------------------------
[08/27 00:07:57     60s] 
[08/27 00:08:11     61s] <CMD> win
[08/27 00:08:13     61s] <CMD> setLayerPreference violation -isVisible 0
[08/27 00:08:14     62s] <CMD> setLayerPreference node_net -isVisible 0
[08/27 00:08:15     62s] <CMD> setLayerPreference node_net -isVisible 1
[08/27 00:08:16     62s] <CMD> zoomBox 263.17700 183.89200 1383.43800 1291.77400
[08/27 00:08:16     62s] <CMD> zoomBox 424.05100 278.92800 1233.44000 1079.37300
[08/27 00:08:17     62s] <CMD> zoomBox 540.28300 347.59100 1125.06700 925.91300
[08/27 00:08:17     62s] <CMD> zoomBox 587.29200 372.63000 1084.35800 864.20400
[08/27 00:08:17     62s] <CMD> zoomBox 661.21300 412.00300 1020.34400 767.16600
[08/27 00:08:18     62s] <CMD> zoomBox 537.78800 347.17300 1122.57500 925.49800
[08/27 00:08:21     62s] <CMD> setLayerPreference TopVia2 -isVisible 0
[08/27 00:08:22     63s] <CMD> setLayerPreference TopMetal1 -isVisible 0
[08/27 00:08:24     63s] <CMD> setLayerPreference TopVia1 -isVisible 0
[08/27 00:08:25     63s] <CMD> setLayerPreference Metal5 -isVisible 0
[08/27 00:08:28     63s] <CMD> setLayerPreference TopMetal2 -isVisible 0
[08/27 00:08:29     63s] <CMD> zoomBox 644.02600 398.27600 1066.53600 816.11700
[08/27 00:08:29     63s] <CMD> zoomBox 717.02600 435.19900 1022.28900 737.08900
[08/27 00:08:30     64s] <CMD> zoomBox 769.59900 461.87500 990.15200 679.99100
[08/27 00:08:32     64s] <CMD> setLayerPreference Via4 -isVisible 0
[08/27 00:08:32     64s] <CMD> zoomBox 685.66100 409.83900 1044.79500 765.00500
[08/27 00:08:33     64s] <CMD> zoomBox 416.99200 242.33600 1226.39400 1042.79400
[08/27 00:08:34     64s] <CMD> zoomBox -15.03300 -32.01700 1535.52900 1501.41200
[08/27 00:08:34     64s] <CMD> zoomBox -131.43900 -152.95800 1692.75200 1651.07600
[08/27 00:08:34     64s] <CMD> zoomBox -25.11200 29.96400 1525.45100 1563.39400
[08/27 00:08:35     64s] <CMD> zoomBox 142.08700 317.61000 1262.37000 1425.51400
[08/27 00:08:35     64s] <CMD> zoomBox 207.38500 429.94700 1159.62600 1371.66600
[08/27 00:08:36     64s] <CMD> zoomBox 320.75900 503.07500 1130.16400 1303.53600
[08/27 00:08:38     65s] <CMD> setLayerPreference Metal4 -isVisible 0
[08/27 00:08:40     65s] <CMD> setLayerPreference Metal3 -isVisible 0
[08/27 00:08:43     65s] <CMD> setLayerPreference Metal2 -isVisible 0
[08/27 00:08:43     65s] <CMD> setLayerPreference Metal2 -isVisible 1
[08/27 00:08:45     65s] <CMD> setLayerPreference Metal1 -isVisible 0
[08/27 00:08:45     66s] <CMD> setLayerPreference Metal2 -isVisible 0
[08/27 00:08:46     66s] <CMD> setLayerPreference Metal2 -isVisible 1
[08/27 00:08:46     66s] <CMD> setLayerPreference Metal2 -isVisible 0
[08/27 00:08:47     66s] <CMD> setLayerPreference Metal2 -isVisible 1
[08/27 00:08:47     66s] <CMD> setLayerPreference Metal2 -isVisible 0
[08/27 00:08:48     66s] <CMD> zoomBox 613.21800 648.18600 972.35700 1003.35700
[08/27 00:08:48     66s] <CMD> zoomBox 724.50000 703.51100 911.97300 888.91200
[08/27 00:08:48     66s] <CMD> zoomBox 771.26100 726.82400 886.39400 840.68500
[08/27 00:08:50     66s] <CMD> setLayerPreference Metal2 -isVisible 1
[08/27 00:08:54     67s] <CMD> zoomBox 804.64200 746.95000 875.34900 816.87600
[08/27 00:08:54     67s] <CMD> zoomBox 812.61100 751.75500 872.71200 811.19200
[08/27 00:08:54     67s] <CMD> zoomBox 819.18600 755.68900 870.27200 806.21100
[08/27 00:08:54     67s] <CMD> zoomBox 833.56100 764.29100 864.93600 795.31900
[08/27 00:08:55     67s] <CMD> zoomBox 842.39500 769.55500 861.66500 788.61200
[08/27 00:08:55     67s] <CMD> zoomBox 844.50800 770.80000 860.88800 786.99900
[08/27 00:08:56     67s] <CMD> setLayerPreference Metal2 -isVisible 0
[08/27 00:08:57     67s] <CMD> setLayerPreference Metal2 -isVisible 1
[08/27 00:08:57     67s] <CMD> setLayerPreference Metal2 -isVisible 0
[08/27 00:08:57     67s] <CMD> setLayerPreference Metal2 -isVisible 1
[08/27 00:08:58     67s] <CMD> setLayerPreference Metal2 -isVisible 0
[08/27 00:08:59     67s] <CMD> setLayerPreference Metal1 -isVisible 1
[08/27 00:08:59     67s] <CMD> setLayerPreference Metal1 -isVisible 0
[08/27 00:09:00     67s] <CMD> setLayerPreference Metal2 -isVisible 1
[08/27 00:09:00     67s] <CMD> setLayerPreference Metal2 -isVisible 0
[08/27 00:09:01     67s] <CMD> zoomBox 840.02500 768.86600 862.69600 791.28600
[08/27 00:09:02     68s] <CMD> zoomBox 822.99700 756.23000 866.42900 799.18200
[08/27 00:09:02     68s] <CMD> fit
[08/27 00:09:04     68s] <CMD> zoomBox 224.08300 57.80200 1480.97500 1300.80600
[08/27 00:09:05     68s] <CMD> zoomBox -254.93800 -179.58900 2152.87400 2201.61700
[08/27 00:09:12     69s] <CMD> setMultiCpuUsage -localCpu 8
[08/27 00:09:12     69s] <CMD> setPreference ConstraintUserXGrid 0.1
[08/27 00:09:12     69s] <CMD> setPreference ConstraintUserXOffset 0.1
[08/27 00:09:12     69s] <CMD> setPreference ConstraintUserYGrid 0.1
[08/27 00:09:12     69s] <CMD> setPreference ConstraintUserYOffset 0.1
[08/27 00:09:12     69s] <CMD> setPreference SnapAllCorners 1
[08/27 00:09:12     69s] <CMD> setAnalysisMode -analysisType onchipvariation
[08/27 00:09:12     69s] <CMD> all_constraint_modes -active
[08/27 00:09:12     69s] <CMD> set_interactive_constraint_modes [all_constraint_modes -active]
[08/27 00:09:12     69s] <CMD> set_propagated_clock [all_clocks]
[08/27 00:09:12     69s] <CMD> current_design
[08/27 00:09:12     69s] <CMD> set_max_fanout 32 [current_design]
[08/27 00:09:12     69s] <CMD> current_design
[08/27 00:09:12     69s] <CMD> set_max_transition 0.5 [current_design] 
[08/27 00:09:12     69s] <CMD> setExtractRCMode -layerIndependent 1
[08/27 00:09:12     69s] <CMD> setExtractRCMode -defViaCap true
[08/27 00:09:12     69s] <CMD> setDesignMode -reset -congEffort
[08/27 00:09:12     69s] <CMD> setDesignMode -flowEffort standard -process 130
[08/27 00:09:12     69s] ##  Process: 130           (User Set)               
[08/27 00:09:12     69s] ##     Node: (not set)                           
[08/27 00:09:12     69s] 
##  Check design process and node:  
##  Design tech node is not set.

[08/27 00:09:12     69s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[08/27 00:09:12     69s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[08/27 00:09:12     69s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[08/27 00:09:12     69s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[08/27 00:09:12     69s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[08/27 00:09:12     69s] <CMD> setDesignMode -topRoutingLayer Metal5
[08/27 00:09:12     69s] <CMD> setDesignMode -bottomRoutingLayer Metal2
[08/27 00:09:12     69s] <CMD> setDesignMode -congEffort high
[08/27 00:09:12     69s] <CMD> setPlaceMode -place_opt_post_place_tcl /ictc/student_data/vantruong/final_pj/fn_prj_here/data/scripts/common/place_opt_post_place.tcl
[08/27 00:09:12     69s] <CMD> set_table_style -no_frame_fix_width
[08/27 00:09:12     69s] <CMD> set_global timing_report_enable_auto_column_width true
[08/27 00:09:12     69s] <CMD> set_global report_timing_format {hpin cell fanout load slew delay arrival pin_location}
[08/27 00:09:12     69s] <CMD> reset_path_group -all
[08/27 00:09:12     69s] <CMD> group_path -name reg2reg -from [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"] -to [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"]
[08/27 00:09:12     69s] <CMD> group_path -name reg2icg -from [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"] -to [filter_collection [all_registers] "is_integrated_clock_gating_cell == true"]
[08/27 00:09:12     69s] <CMD> group_path -name reg2mem -from [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"] -to [filter_collection [all_registers -macros] "is_memory_cell == true"]
[08/27 00:09:12     69s] <CMD> group_path -name mem2reg -from [filter_collection [all_registers -macros] "is_memory_cell == true"] -to  [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"]
[08/27 00:09:12     69s] <CMD> group_path -name reg2out -from [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"] -to [all_outputs]
[08/27 00:09:12     69s] <CMD> group_path -name in2reg  -from [all_inputs -no_clocks] -to [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"]
[08/27 00:09:12     69s] <CMD> group_path -name in2icg  -from [all_inputs -no_clocks] -to [filter_collection [all_registers] "is_integrated_clock_gating_cell == true"]
[08/27 00:09:12     69s] <CMD> group_path -name in2out  -from [all_inputs -no_clocks] -to [all_outputs]
[08/27 00:09:12     69s] <CMD> setPathGroupOptions reg2reg -effortLevel high
[08/27 00:09:12     69s] Effort level <high> specified for reg2reg path_group
[08/27 00:09:12     69s] <CMD> setPathGroupOptions reg2icg -effortLevel high
[08/27 00:09:12     69s] **WARN: (IMPOPT-3602):	The specified path group name reg2icg is not defined.
[08/27 00:09:12     69s] Type 'man IMPOPT-3602' for more detail.
[08/27 00:09:12     69s] Effort level <high> specified for reg2icg path_group
[08/27 00:09:12     69s] <CMD> setPathGroupOptions reg2mem -effortLevel high
[08/27 00:09:12     69s] Effort level <high> specified for reg2mem path_group
[08/27 00:09:12     69s] <CMD> setPathGroupOptions mem2reg -effortLevel high
[08/27 00:09:12     69s] Effort level <high> specified for mem2reg path_group
[08/27 00:09:12     69s] <CMD> setPathGroupOptions reg2out -effortLevel low
[08/27 00:09:12     69s] Effort level <low> specified for reg2out path_group
[08/27 00:09:12     69s] <CMD> setPathGroupOptions in2reg -effortLevel low
[08/27 00:09:12     69s] Effort level <low> specified for in2reg path_group
[08/27 00:09:12     69s] <CMD> setPathGroupOptions in2icg -effortLevel low
[08/27 00:09:12     69s] **WARN: (IMPOPT-3602):	The specified path group name in2icg is not defined.
[08/27 00:09:12     69s] Type 'man IMPOPT-3602' for more detail.
[08/27 00:09:12     69s] Effort level <low> specified for in2icg path_group
[08/27 00:09:12     69s] <CMD> setPathGroupOptions in2out -effortLevel low
[08/27 00:09:12     69s] Effort level <low> specified for in2out path_group
[08/27 00:09:12     69s] <CMD> reportPathGroupOptions
[08/27 00:09:12     69s]  ------------------------------------------------------------------------------------------------------------------------
[08/27 00:09:12     69s] | Path Group |  Effort | Adjustment (early/late) | Target Slack | weight | SkewingSlackCons |           view             |
[08/27 00:09:12     69s]  ------------------------------------------------------------------------------------------------------------------------
[08/27 00:09:12     69s] | reg2reg    |   high  |          0 /        0   |          0   |    0   |                  |                            |
[08/27 00:09:12     69s] | in2reg     |    low  |          0 /        0   |          0   |    0   |                  |                            |
[08/27 00:09:12     69s] | reg2out    |    low  |          0 /        0   |          0   |    0   |                  |                            |
[08/27 00:09:12     69s] | in2out     |    low  |          0 /        0   |          0   |    0   |                  |                            |
[08/27 00:09:12     69s] | mem2reg    |   high  |          0 /        0   |          0   |    0   |                  |                            |
[08/27 00:09:12     69s] | reg2mem    |   high  |          0 /        0   |          0   |    0   |                  |                            |
[08/27 00:09:12     69s]  ------------------------------------------------------------------------------------------------------------------------
[08/27 00:09:12     69s] <CMD> setOptMode -addInstancePrefix ictc_preCTS_
[08/27 00:09:12     69s] Deleting Cell Server ...
[08/27 00:09:12     69s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/_1931_'
[08/27 00:09:12     69s] **ERROR: (TCLCMD-917):	Cannot find 'instances, nets, modules, or cells' that match 'i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/_1931_'
**WARN: (IMPOPT-6115):	ECO batch mode has been activated, and '(batch mode)' has been added to the prompt as a reminder of that situation. Specify 'setEcoMode -batchMode  false' after all ECOs are over.
[08/27 00:09:12     69s] Type 'man IMPOPT-6115' for more detail.
[08/27 00:09:12     69s] **WARN: (IMPOPT-6103):	Timing updates for ECO operations done inside batch mode will happen when exiting batch mode.
[08/27 00:09:12     69s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 00:09:12     69s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 00:09:12     69s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 00:09:12     69s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 00:09:12     69s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 00:09:12     69s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 00:09:12     69s] OPERPROF: Starting DPlace-Init at level 1, MEM:1512.8M
[08/27 00:09:12     69s] #spOpts: N=130 mergeVia=F 
[08/27 00:09:12     69s] All LLGs are deleted
[08/27 00:09:12     69s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1512.8M
[08/27 00:09:12     69s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1512.8M
[08/27 00:09:12     69s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1512.8M
[08/27 00:09:12     69s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1512.8M
[08/27 00:09:12     69s] Core basic site is CoreSite
[08/27 00:09:12     69s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:09:12     69s] Fast DP-INIT is on for default
[08/27 00:09:12     69s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 00:09:12     69s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.086, REAL:0.031, MEM:1544.8M
[08/27 00:09:12     69s] OPERPROF:     Starting CMU at level 3, MEM:1544.8M
[08/27 00:09:12     69s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:1544.8M
[08/27 00:09:12     69s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.118, REAL:0.064, MEM:1544.8M
[08/27 00:09:12     69s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1544.8MB).
[08/27 00:09:12     69s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.163, REAL:0.110, MEM:1544.8M
[08/27 00:09:12     69s] #################################################################################
[08/27 00:09:12     69s] # Design Stage: PreRoute
[08/27 00:09:12     69s] # Design Name: croc_chip
[08/27 00:09:12     69s] # Design Mode: 130nm
[08/27 00:09:12     69s] # Analysis Mode: MMMC OCV 
[08/27 00:09:12     69s] # Parasitics Mode: No SPEF/RCDB
[08/27 00:09:12     69s] # Signoff Settings: SI Off 
[08/27 00:09:12     69s] #################################################################################
[08/27 00:09:12     69s] AAE DB initialization (MEM=1542.8 CPU=0:00:00.0 REAL=0:00:00.0) 
[08/27 00:09:12     69s] #################################################################################
[08/27 00:09:12     69s] # Design Stage: PreRoute
[08/27 00:09:12     69s] # Design Name: croc_chip
[08/27 00:09:12     69s] # Design Mode: 130nm
[08/27 00:09:12     69s] # Analysis Mode: MMMC OCV 
[08/27 00:09:12     69s] # Parasitics Mode: No SPEF/RCDB
[08/27 00:09:12     69s] # Signoff Settings: SI Off 
[08/27 00:09:12     69s] #################################################################################
[08/27 00:09:13     70s] Topological Sorting (REAL = 0:00:00.0, MEM = 1552.1M, InitMEM = 1546.8M)
[08/27 00:09:14     71s] Calculate early delays in OCV mode...
[08/27 00:09:14     71s] Calculate late delays in OCV mode...
[08/27 00:09:14     71s] Start delay calculation (fullDC) (8 T). (MEM=1552.05)
[08/27 00:09:14     71s] Start AAE Lib Loading. (MEM=1576.93)
[08/27 00:09:14     71s] End AAE Lib Loading. (MEM=1586.47 CPU=0:00:00.1 Real=0:00:00.0)
[08/27 00:09:14     71s] End AAE Lib Interpolated Model. (MEM=1586.47 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/27 00:09:14     71s] First Iteration Infinite Tw... 
[08/27 00:09:14     72s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:09:14     72s] Type 'man IMPESI-3194' for more detail.
[08/27 00:09:14     72s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:09:14     72s] Type 'man IMPESI-3199' for more detail.
[08/27 00:09:14     72s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:09:14     72s] Type 'man IMPESI-3194' for more detail.
[08/27 00:09:14     72s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:09:14     72s] Type 'man IMPESI-3199' for more detail.
[08/27 00:09:14     72s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:09:14     72s] Type 'man IMPESI-3194' for more detail.
[08/27 00:09:14     72s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:09:14     72s] Type 'man IMPESI-3199' for more detail.
[08/27 00:09:14     72s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:09:14     72s] Type 'man IMPESI-3194' for more detail.
[08/27 00:09:14     72s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:09:14     72s] Type 'man IMPESI-3199' for more detail.
[08/27 00:09:14     72s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:09:14     72s] Type 'man IMPESI-3194' for more detail.
[08/27 00:09:14     72s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:09:14     72s] Type 'man IMPESI-3199' for more detail.
[08/27 00:09:14     72s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:09:14     72s] Type 'man IMPESI-3194' for more detail.
[08/27 00:09:14     72s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:09:14     72s] Type 'man IMPESI-3199' for more detail.
[08/27 00:09:14     72s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:09:14     72s] Type 'man IMPESI-3194' for more detail.
[08/27 00:09:14     72s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:09:14     72s] Type 'man IMPESI-3199' for more detail.
[08/27 00:09:14     72s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:09:14     72s] Type 'man IMPESI-3194' for more detail.
[08/27 00:09:14     72s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:09:14     72s] Type 'man IMPESI-3199' for more detail.
[08/27 00:09:14     72s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:09:14     72s] Type 'man IMPESI-3194' for more detail.
[08/27 00:09:14     72s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:09:14     72s] Type 'man IMPESI-3199' for more detail.
[08/27 00:09:14     72s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:09:14     72s] Type 'man IMPESI-3194' for more detail.
[08/27 00:09:14     72s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:09:14     72s] Type 'man IMPESI-3199' for more detail.
[08/27 00:09:14     72s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:09:14     72s] Type 'man IMPESI-3194' for more detail.
[08/27 00:09:14     72s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:09:14     72s] Type 'man IMPESI-3199' for more detail.
[08/27 00:09:14     72s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:09:14     72s] Type 'man IMPESI-3194' for more detail.
[08/27 00:09:14     72s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:09:14     72s] Type 'man IMPESI-3199' for more detail.
[08/27 00:09:14     72s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:09:14     72s] Type 'man IMPESI-3194' for more detail.
[08/27 00:09:14     72s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:09:14     72s] Type 'man IMPESI-3199' for more detail.
[08/27 00:09:14     72s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:09:14     72s] Type 'man IMPESI-3194' for more detail.
[08/27 00:09:14     72s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:09:14     72s] Type 'man IMPESI-3199' for more detail.
[08/27 00:09:14     72s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:09:14     72s] Type 'man IMPESI-3194' for more detail.
[08/27 00:09:14     72s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:09:14     72s] Type 'man IMPESI-3199' for more detail.
[08/27 00:09:14     72s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio21_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:09:14     72s] Type 'man IMPESI-3194' for more detail.
[08/27 00:09:14     72s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio21_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:09:14     72s] Type 'man IMPESI-3199' for more detail.
[08/27 00:09:14     72s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:09:14     72s] Type 'man IMPESI-3194' for more detail.
[08/27 00:09:14     72s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio22_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:09:14     72s] Type 'man IMPESI-3194' for more detail.
[08/27 00:09:14     72s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio22_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:09:14     72s] Type 'man IMPESI-3199' for more detail.
[08/27 00:09:14     72s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:09:14     72s] Type 'man IMPESI-3194' for more detail.
[08/27 00:09:14     72s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:09:14     72s] Type 'man IMPESI-3199' for more detail.
[08/27 00:09:14     72s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:09:14     72s] Type 'man IMPESI-3194' for more detail.
[08/27 00:09:14     72s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:09:14     72s] Type 'man IMPESI-3199' for more detail.
[08/27 00:09:14     72s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:09:14     72s] Type 'man IMPESI-3199' for more detail.
[08/27 00:09:15     76s] Total number of fetched objects 39670
[08/27 00:09:15     76s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[08/27 00:09:15     76s] End delay calculation. (MEM=2048.27 CPU=0:00:04.5 REAL=0:00:01.0)
[08/27 00:09:15     77s] End delay calculation (fullDC). (MEM=2048.27 CPU=0:00:05.7 REAL=0:00:01.0)
[08/27 00:09:15     77s] *** CDM Built up (cpu=0:00:07.2  real=0:00:03.0  mem= 2048.3M) ***
[08/27 00:09:16     77s]    _____________________________________________________________
[08/27 00:09:16     77s]   /  Design State
[08/27 00:09:16     77s]  +--------------------------------------------------------------
[08/27 00:09:16     77s]  | unconnected nets:     5824
[08/27 00:09:16     77s]  | signal nets: 
[08/27 00:09:16     77s]  |    routed nets:        0 (0.0% routed)
[08/27 00:09:16     77s]  |     total nets:    34340
[08/27 00:09:16     77s]  | clock nets: 
[08/27 00:09:16     77s]  |    routed nets:        0 (0.0% routed)
[08/27 00:09:16     77s]  |     total nets:        7
[08/27 00:09:16     77s]  +--------------------------------------------------------------
[08/27 00:09:16     77s] **INFO: Less than half the nets are routed, this design is not in postRoute stage
[08/27 00:09:16     77s] **ERROR: (IMPOPT-7033):	When design is not placed, either all terms of the net being buffered must be placed or location of the new buffer must be given.
0
[08/27 00:10:20     84s] -congEffort auto
[08/27 00:10:20     84s] ##  Process: 130           (User Set)               
[08/27 00:10:20     84s] ##     Node: (not set)                           
[08/27 00:10:20     84s] 
##  Check design process and node:  
##  Design tech node is not set.

[08/27 00:10:20     84s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[08/27 00:10:20     84s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[08/27 00:10:20     84s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[08/27 00:10:20     84s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[08/27 00:10:20     84s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[08/27 00:10:21     84s] Effort level <high> specified for reg2reg path_group
[08/27 00:10:21     84s] Effort level <high> specified for reg2icg path_group
[08/27 00:10:21     84s] Effort level <high> specified for reg2mem path_group
[08/27 00:10:21     84s] Effort level <high> specified for mem2reg path_group
[08/27 00:10:21     84s] Effort level <low> specified for reg2out path_group
[08/27 00:10:21     84s] Effort level <low> specified for in2reg path_group
[08/27 00:10:21     84s] Effort level <low> specified for in2icg path_group
[08/27 00:10:21     84s] Effort level <low> specified for in2out path_group
[08/27 00:10:21     84s]  ------------------------------------------------------------------------------------------------------------------------
[08/27 00:10:21     84s] | Path Group |  Effort | Adjustment (early/late) | Target Slack | weight | SkewingSlackCons |           view             |
[08/27 00:10:21     84s]  ------------------------------------------------------------------------------------------------------------------------
[08/27 00:10:21     84s] | reg2reg    |   high  |          0 /        0   |          0   |    0   |                  |                            |
[08/27 00:10:21     84s] | in2reg     |    low  |          0 /        0   |          0   |    0   |                  |                            |
[08/27 00:10:21     84s] | reg2out    |    low  |          0 /        0   |          0   |    0   |                  |                            |
[08/27 00:10:21     84s] | in2out     |    low  |          0 /        0   |          0   |    0   |                  |                            |
[08/27 00:10:21     84s] | mem2reg    |   high  |          0 /        0   |          0   |    0   |                  |                            |
[08/27 00:10:21     84s] | reg2mem    |   high  |          0 /        0   |          0   |    0   |                  |                            |
[08/27 00:10:21     84s]  ------------------------------------------------------------------------------------------------------------------------
[08/27 00:10:21     84s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/_1931_'
[08/27 00:10:21     84s] **ERROR: (TCLCMD-917):	Cannot find 'instances, nets, modules, or cells' that match 'i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/_1931_'
**WARN: (IMPOPT-6115):	ECO batch mode has been activated, and '(batch mode)' has been added to the prompt as a reminder of that situation. Specify 'setEcoMode -batchMode  false' after all ECOs are over.
[08/27 00:10:21     84s] Type 'man IMPOPT-6115' for more detail.
[08/27 00:10:21     84s] **WARN: (IMPOPT-6103):	Timing updates for ECO operations done inside batch mode will happen when exiting batch mode.
[08/27 00:10:21     84s] **ERROR: (IMPOPT-7033):	When design is not placed, either all terms of the net being buffered must be placed or location of the new buffer must be given.

[08/27 00:10:21     84s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[08/27 00:10:21     84s] *** Starting GigaPlace ***
[08/27 00:10:21     84s] **INFO: User settings:
[08/27 00:10:21     84s] setDesignMode -bottomRoutingLayer               Metal2
[08/27 00:10:21     84s] setDesignMode -congEffort                       high
[08/27 00:10:21     84s] setDesignMode -flowEffort                       standard
[08/27 00:10:21     84s] setDesignMode -process                          130
[08/27 00:10:21     84s] setDesignMode -topRoutingLayer                  Metal4
[08/27 00:10:21     84s] setExtractRCMode -coupling_c_th                 0.4
[08/27 00:10:21     84s] setExtractRCMode -defViaCap                     true
[08/27 00:10:21     84s] setExtractRCMode -layerIndependent              1
[08/27 00:10:21     84s] setExtractRCMode -relative_c_th                 1
[08/27 00:10:21     84s] setExtractRCMode -total_c_th                    0
[08/27 00:10:21     84s] setDelayCalMode -enable_high_fanout             true
[08/27 00:10:21     84s] setDelayCalMode -eng_copyNetPropToNewNet        true
[08/27 00:10:21     84s] setDelayCalMode -engine                         aae
[08/27 00:10:21     84s] setDelayCalMode -ignoreNetLoad                  false
[08/27 00:10:21     84s] setOptMode -addInstancePrefix                   ictc_preCTS_
[08/27 00:10:21     84s] setOptMode -expExtremeCongestionAwareBuffering  true
[08/27 00:10:21     84s] setPlaceMode -place_opt_post_place_tcl          /ictc/student_data/vantruong/final_pj/fn_prj_here/data/scripts/common/place_opt_post_place.tcl
[08/27 00:10:21     84s] setAnalysisMode -analysisType                   onChipVariation
[08/27 00:10:21     84s] setAnalysisMode -checkType                      setup
[08/27 00:10:21     84s] setAnalysisMode -clkSrcPath                     false
[08/27 00:10:21     84s] setAnalysisMode -clockPropagation               forcedIdeal
[08/27 00:10:21     84s] 
[08/27 00:10:21     84s] #optDebug: fT-E <X 2 3 1 0>
[08/27 00:10:21     84s] **DIAG[/icd/cm_t1nb_001/INNOVUS201/Rel/20.10/main/lnx86_64_opt/20.10-p004_1/fe/src/sp/spTestCmds.c:1442:spiStartCacheCMUCmd]: Failed to start caching CMU. DPlace already initialized.
[08/27 00:10:21     84s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[08/27 00:10:21     84s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 5289, percentage of missing scan cell = 0.00% (0 / 5289)
[08/27 00:10:21     84s] no activity file in design. spp won't run.
[08/27 00:10:21     85s] 
[08/27 00:10:21     85s] pdi colorize_geometry "" ""
[08/27 00:10:21     85s] 
[08/27 00:10:21     85s] ### Time Record (colorize_geometry) is installed.
[08/27 00:10:21     85s] #Start colorize_geometry on Wed Aug 27 00:10:21 2025
[08/27 00:10:21     85s] #
[08/27 00:10:21     85s] ### Time Record (Pre Callback) is installed.
[08/27 00:10:21     85s] ### Time Record (Pre Callback) is uninstalled.
[08/27 00:10:21     85s] ### Time Record (DB Import) is installed.
[08/27 00:10:21     85s] #create default rule from bind_ndr_rule rule=0x7f8a8182e3d0 0x7f8a44958a98
[08/27 00:10:21     85s] #WARNING (NRDB-407) pitch for LAYER TopMetal1 is defined too small, reset to 2280
[08/27 00:10:21     85s] #WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_IOPadVdd does not have physical port.
[08/27 00:10:21     85s] #WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_IOPadVdd does not have physical port.
[08/27 00:10:21     85s] #WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_IOPadVdd does not have physical port.
[08/27 00:10:21     85s] #WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_IOPadVss does not have physical port.
[08/27 00:10:21     85s] #WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_IOPadVss does not have physical port.
[08/27 00:10:21     85s] #WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_IOPadVss does not have physical port.
[08/27 00:10:21     85s] #WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_IOPadIOVdd does not have physical port.
[08/27 00:10:21     85s] #WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_IOPadIOVdd does not have physical port.
[08/27 00:10:21     85s] #WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_IOPadIOVdd does not have physical port.
[08/27 00:10:21     85s] #WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_IOPadIOVss does not have physical port.
[08/27 00:10:21     85s] #WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_IOPadIOVss does not have physical port.
[08/27 00:10:21     85s] #WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_IOPadIOVss does not have physical port.
[08/27 00:10:21     85s] #WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_IOPadAnalog does not have physical port.
[08/27 00:10:21     85s] #WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_IOPadAnalog does not have physical port.
[08/27 00:10:21     85s] #WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_IOPadAnalog does not have physical port.
[08/27 00:10:21     85s] #WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_IOPadAnalog does not have physical port.
[08/27 00:10:21     85s] #WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_IOPadInOut30mA does not have physical port.
[08/27 00:10:21     85s] #WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_IOPadInOut30mA does not have physical port.
[08/27 00:10:21     85s] #WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_IOPadInOut30mA does not have physical port.
[08/27 00:10:21     85s] #WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_IOPadInOut30mA does not have physical port.
[08/27 00:10:21     85s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[08/27 00:10:21     85s] #To increase the message display limit, refer to the product command reference manual.
[08/27 00:10:21     85s] #WARNING (NRDB-976) The TRACK STEP 2.5200 for preferred direction tracks is smaller than the PITCH 3.2800 for LAYER TopMetal1. This will cause routability problems for NanoRoute.
[08/27 00:10:21     85s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=1366812885 placement=804676157 pin_access=1
[08/27 00:10:21     85s] ### Time Record (DB Import) is uninstalled.
[08/27 00:10:21     85s] ### Time Record (DB Export) is installed.
[08/27 00:10:21     85s] Extracting standard cell pins and blockage ...... 
[08/27 00:10:21     85s] **WARN: (IMPTR-2104):	Layer M6: Pitch=2280 is less than min width=1640 + min spacing=1640.
[08/27 00:10:21     85s] Temporarily expand pitch on layer M6 from 2280 to 4560 (2x).
[08/27 00:10:21     85s] **WARN: (IMPTR-2108):	For layer M6, the gaps of 729 out of 729 tracks are narrower than 3.280um (space 1.640 + width 1.640).
[08/27 00:10:21     85s] Type 'man IMPTR-2108' for more detail.
[08/27 00:10:21     85s]  As a result, your trialRoute congestion could be incorrect.
[08/27 00:10:21     85s] Pin and blockage extraction finished
[08/27 00:10:21     85s] ### export design design signature (2): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=1366812885 placement=804676157 pin_access=1
[08/27 00:10:21     85s] ### Time Record (DB Export) is uninstalled.
[08/27 00:10:21     85s] ### Time Record (Post Callback) is installed.
[08/27 00:10:21     85s] ### Time Record (Post Callback) is uninstalled.
[08/27 00:10:21     85s] #
[08/27 00:10:21     85s] #colorize_geometry statistics:
[08/27 00:10:21     85s] #Cpu time = 00:00:00
[08/27 00:10:21     85s] #Elapsed time = 00:00:00
[08/27 00:10:21     85s] #Increased memory = -90.75 (MB)
[08/27 00:10:21     85s] #Total memory = 1410.80 (MB)
[08/27 00:10:21     85s] #Peak memory = 1524.42 (MB)
[08/27 00:10:21     85s] #Number of warnings = 23
[08/27 00:10:21     85s] #Total number of warnings = 23
[08/27 00:10:21     85s] #Number of fails = 0
[08/27 00:10:21     85s] #Total number of fails = 0
[08/27 00:10:21     85s] #Complete colorize_geometry on Wed Aug 27 00:10:21 2025
[08/27 00:10:21     85s] #
[08/27 00:10:21     85s] ### Time Record (colorize_geometry) is uninstalled.
[08/27 00:10:21     85s] ### 
[08/27 00:10:21     85s] ###   Scalability Statistics
[08/27 00:10:21     85s] ### 
[08/27 00:10:21     85s] ### ------------------------+----------------+----------------+----------------+
[08/27 00:10:21     85s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[08/27 00:10:21     85s] ### ------------------------+----------------+----------------+----------------+
[08/27 00:10:21     85s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[08/27 00:10:21     85s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[08/27 00:10:21     85s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[08/27 00:10:21     85s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[08/27 00:10:21     85s] ###   Entire Command        |        00:00:00|        00:00:00|             1.3|
[08/27 00:10:21     85s] ### ------------------------+----------------+----------------+----------------+
[08/27 00:10:21     85s] ### 
[08/27 00:10:21     85s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 00:10:21     85s] ### Creating LA Mngr. totSessionCpu=0:01:26 mem=1735.4M
[08/27 00:10:21     85s] ### Creating LA Mngr, finished. totSessionCpu=0:01:26 mem=1735.4M
[08/27 00:10:21     85s] *** Start deleteBufferTree ***
[08/27 00:10:23     87s] Info: Detect buffers to remove automatically.
[08/27 00:10:23     87s] Analyzing netlist ...
[08/27 00:10:23     87s] Updating netlist
[08/27 00:10:24     87s] 
[08/27 00:10:24     88s] *summary: 4150 instances (buffers/inverters) removed
[08/27 00:10:24     88s] *** Finish deleteBufferTree (0:00:02.6) ***
[08/27 00:10:24     88s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1772.1M
[08/27 00:10:24     88s] Deleted 0 physical inst  (cell - / prefix -).
[08/27 00:10:24     88s] Did not delete 6862 physical insts as they were marked preplaced.
[08/27 00:10:24     88s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.002, REAL:0.002, MEM:1772.1M
[08/27 00:10:24     88s] INFO: #ExclusiveGroups=0
[08/27 00:10:24     88s] INFO: There are no Exclusive Groups.
[08/27 00:10:24     88s] No user-set net weight.
[08/27 00:10:24     88s] Net fanout histogram:
[08/27 00:10:24     88s] 2		: 19749 (65.4%) nets
[08/27 00:10:24     88s] 3		: 4420 (14.6%) nets
[08/27 00:10:24     88s] 4     -	14	: 5422 (18.0%) nets
[08/27 00:10:24     88s] 15    -	39	: 441 (1.5%) nets
[08/27 00:10:24     88s] 40    -	79	: 130 (0.4%) nets
[08/27 00:10:24     88s] 80    -	159	: 30 (0.1%) nets
[08/27 00:10:24     88s] 160   -	319	: 6 (0.0%) nets
[08/27 00:10:24     88s] 320   -	639	: 3 (0.0%) nets
[08/27 00:10:24     88s] 640   -	1279	: 0 (0.0%) nets
[08/27 00:10:24     88s] 1280  -	2559	: 0 (0.0%) nets
[08/27 00:10:24     88s] 2560  -	5119	: 2 (0.0%) nets
[08/27 00:10:24     88s] 5120+		: 0 (0.0%) nets
[08/27 00:10:24     88s] no activity file in design. spp won't run.
[08/27 00:10:24     88s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=high gpeffort=medium 
[08/27 00:10:24     88s] Scan chains were not defined.
[08/27 00:10:24     88s] #spOpts: N=130 minPadR=1.1 
[08/27 00:10:24     88s] Multiple init invocations, without cleanup.
[08/27 00:10:24     88s] **ERROR: (IMPSP-100):	Initialize non-Free memory pool <spgListMPool>.
**ERROR: (IMPSP-100):	Initialize non-Free memory pool <spgSecHeadMPool>.
**ERROR: (IMPSP-100):	Initialize non-Free memory pool <spgSecMPool>.
**ERROR: (IMPSP-100):	Initialize non-Free memory pool <spgRegBoxMPool>.
**ERROR: (IMPSP-100):	Initialize non-Free memory pool <spgSPListMPool>.
**DIAG[/icd/cm_t1nb_001/INNOVUS201/Rel/20.10/main/lnx86_64_opt/20.10-p004_1/fe/src/db/util/dbLock.c:93:dbLock]: **: Trying to lock "111" at [/icd/cm_t1nb_001/INNOVUS201/Rel/20.10/main/lnx86_64_opt/20.10-p004_1/fe/src/sp/spUtil.c:5215]
[08/27 00:10:24     88s] Lock "111" was locked at [/icd/cm_t1nb_001/INNOVUS201/Rel/20.10/main/lnx86_64_opt/20.10-p004_1/fe/src/sp/spUtil.c:5210]
[08/27 00:10:24     88s] **ERROR: (IMPSP-100):	Initialize non-Free memory pool <spgExtMPool>.
**ERROR: (IMPSP-100):	Initialize non-Free memory pool <spgInstArrMPool>.
OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1772.1M
[08/27 00:10:24     88s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.004, REAL:0.005, MEM:1769.6M
[08/27 00:10:24     88s] All LLGs are deleted
[08/27 00:10:24     88s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1769.6M
[08/27 00:10:24     88s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1769.6M
[08/27 00:10:24     88s] #std cell=36850 (6862 fixed + 29988 movable) #buf cell=1 #inv cell=1115 #block=2 (0 floating + 2 preplaced)
[08/27 00:10:24     88s] #ioInst=64 #net=30203 #term=116962 #term/net=3.87, #fixedIo=64, #floatIo=0, #fixedPin=48, #floatPin=0
[08/27 00:10:24     88s] stdCell: 36850 single + 0 double + 0 multi
[08/27 00:10:24     88s] Total standard cell length = 147.4198 (mm), area = 0.5572 (mm^2)
[08/27 00:10:24     88s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1769.6M
[08/27 00:10:24     88s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1769.6M
[08/27 00:10:24     88s] Core basic site is CoreSite
[08/27 00:10:24     88s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:10:24     88s] SiteArray: non-trimmed site array dimensions = 280 x 2210
[08/27 00:10:24     88s] SiteArray: use 2,580,480 bytes
[08/27 00:10:24     88s] SiteArray: current memory after site array memory allocation 1772.1M
[08/27 00:10:24     88s] SiteArray: FP blocked sites are writable
[08/27 00:10:24     88s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 00:10:24     88s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1772.1M
[08/27 00:10:24     88s] Process 50681 wires and vias for routing blockage analysis
[08/27 00:10:24     88s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.133, REAL:0.020, MEM:1772.1M
[08/27 00:10:24     88s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.227, REAL:0.050, MEM:1772.1M
[08/27 00:10:24     88s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.322, REAL:0.146, MEM:1772.1M
[08/27 00:10:24     88s] OPERPROF: Starting pre-place ADS at level 1, MEM:1772.1M
[08/27 00:10:24     88s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1772.1M
[08/27 00:10:24     88s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1772.1M
[08/27 00:10:24     88s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1772.1M
[08/27 00:10:24     88s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1772.1M
[08/27 00:10:24     88s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1772.1M
[08/27 00:10:24     88s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.022, REAL:0.022, MEM:1772.1M
[08/27 00:10:24     88s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1772.1M
[08/27 00:10:24     88s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.007, REAL:0.007, MEM:1772.1M
[08/27 00:10:24     88s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.029, REAL:0.029, MEM:1772.1M
[08/27 00:10:24     88s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.030, REAL:0.030, MEM:1772.1M
[08/27 00:10:24     88s] ADSU 0.623 -> 0.625. GS 30.240
[08/27 00:10:24     88s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.092, REAL:0.093, MEM:1772.1M
[08/27 00:10:24     88s] Average module density = 0.625.
[08/27 00:10:24     88s] Density for the design = 0.625.
[08/27 00:10:24     88s]        = stdcell_area 298935 sites (542388 um^2) / alloc_area 478063 sites (867397 um^2).
[08/27 00:10:24     88s] Pin Density = 0.1890.
[08/27 00:10:24     88s]             = total # of pins 116962 / total area 618800.
[08/27 00:10:24     88s] OPERPROF: Starting spMPad at level 1, MEM:1772.1M
[08/27 00:10:24     88s] OPERPROF:   Starting spContextMPad at level 2, MEM:1772.1M
[08/27 00:10:24     88s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1772.1M
[08/27 00:10:24     88s] OPERPROF: Finished spMPad at level 1, CPU:0.003, REAL:0.003, MEM:1772.1M
[08/27 00:10:25     88s] Initial padding reaches pin density 0.429 for top
[08/27 00:10:25     88s] InitPadU 0.625 -> 0.788 for top
[08/27 00:10:25     88s] Identified 2 spare or floating instances, with no clusters.
[08/27 00:10:25     88s] Enabling multi-CPU acceleration with 8 CPU(s) for placement
[08/27 00:10:25     88s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1772.1M
[08/27 00:10:25     88s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.007, REAL:0.007, MEM:1772.1M
[08/27 00:10:25     88s] === lastAutoLevel = 9 
[08/27 00:10:25     88s] OPERPROF: Starting spInitNetWt at level 1, MEM:1772.1M
[08/27 00:10:25     88s] 0 delay mode for cte enabled initNetWt.
[08/27 00:10:25     88s] no activity file in design. spp won't run.
[08/27 00:10:25     88s] [spp] 0
[08/27 00:10:25     88s] [adp] 0:1:1:3
[08/27 00:10:26     92s] 0 delay mode for cte disabled initNetWt.
[08/27 00:10:26     92s] OPERPROF: Finished spInitNetWt at level 1, CPU:3.307, REAL:1.140, MEM:1899.5M
[08/27 00:10:26     92s] Clock gating cells determined by native netlist tracing.
[08/27 00:10:26     92s] no activity file in design. spp won't run.
[08/27 00:10:26     92s] no activity file in design. spp won't run.
[08/27 00:10:26     92s] Init WL Bound For Global Placement... 
[08/27 00:10:26     92s] OPERPROF: Starting npMain at level 1, MEM:1899.5M
[08/27 00:10:27     92s] OPERPROF:   Starting npPlace at level 2, MEM:2091.5M
[08/27 00:10:27     92s] Iteration  1: Total net bbox = 4.908e+05 (1.74e+05 3.17e+05)
[08/27 00:10:27     92s]               Est.  stn bbox = 5.378e+05 (1.91e+05 3.46e+05)
[08/27 00:10:27     92s]               cpu = 0:00:00.6 real = 0:00:00.0 mem = 1932.5M
[08/27 00:10:27     92s] Iteration  2: Total net bbox = 4.908e+05 (1.74e+05 3.17e+05)
[08/27 00:10:27     92s]               Est.  stn bbox = 5.378e+05 (1.91e+05 3.46e+05)
[08/27 00:10:27     92s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1932.5M
[08/27 00:10:27     92s] OPERPROF:     Starting InitSKP at level 3, MEM:1960.6M
[08/27 00:10:30    100s] *** Finished SKP initialization (cpu=0:00:07.4, real=0:00:03.0)***
[08/27 00:10:30    100s] OPERPROF:     Finished InitSKP at level 3, CPU:7.377, REAL:2.837, MEM:2450.9M
[08/27 00:10:31    101s] exp_mt_sequential is set from setPlaceMode option to 1
[08/27 00:10:31    101s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=8)
[08/27 00:10:31    101s] place_exp_mt_interval set to default 32
[08/27 00:10:31    101s] place_exp_mt_interval_bias (first half) set to default 0.750000
[08/27 00:10:31    105s] Iteration  3: Total net bbox = 4.067e+05 (1.58e+05 2.48e+05)
[08/27 00:10:31    105s]               Est.  stn bbox = 4.846e+05 (1.92e+05 2.92e+05)
[08/27 00:10:31    105s]               cpu = 0:00:12.2 real = 0:00:04.0 mem = 2652.7M
[08/27 00:10:47    161s] Iteration  4: Total net bbox = 8.451e+05 (3.82e+05 4.63e+05)
[08/27 00:10:47    161s]               Est.  stn bbox = 1.022e+06 (4.68e+05 5.55e+05)
[08/27 00:10:47    161s]               cpu = 0:00:56.6 real = 0:00:16.0 mem = 2737.7M
[08/27 00:10:47    161s] Iteration  5: Total net bbox = 8.451e+05 (3.82e+05 4.63e+05)
[08/27 00:10:47    161s]               Est.  stn bbox = 1.022e+06 (4.68e+05 5.55e+05)
[08/27 00:10:47    161s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2737.7M
[08/27 00:10:47    161s] OPERPROF:   Finished npPlace at level 2, CPU:69.355, REAL:19.700, MEM:2641.7M
[08/27 00:10:47    161s] OPERPROF: Finished npMain at level 1, CPU:69.572, REAL:20.818, MEM:2641.7M
[08/27 00:10:47    161s] OPERPROF: Starting npMain at level 1, MEM:2641.7M
[08/27 00:10:47    162s] OPERPROF:   Starting npPlace at level 2, MEM:2737.7M
[08/27 00:10:56    197s] Iteration  6: Total net bbox = 9.848e+05 (5.02e+05 4.83e+05)
[08/27 00:10:56    197s]               Est.  stn bbox = 1.263e+06 (6.46e+05 6.17e+05)
[08/27 00:10:56    197s]               cpu = 0:00:35.1 real = 0:00:09.0 mem = 2786.0M
[08/27 00:10:56    197s] OPERPROF:   Finished npPlace at level 2, CPU:35.147, REAL:9.155, MEM:2690.0M
[08/27 00:10:56    197s] OPERPROF: Finished npMain at level 1, CPU:35.528, REAL:9.343, MEM:2562.0M
[08/27 00:10:56    197s] Iteration  7: Total net bbox = 1.038e+06 (5.52e+05 4.86e+05)
[08/27 00:10:56    197s]               Est.  stn bbox = 1.318e+06 (6.96e+05 6.21e+05)
[08/27 00:10:56    197s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2562.0M
[08/27 00:10:56    197s] Iteration  8: Total net bbox = 1.038e+06 (5.52e+05 4.86e+05)
[08/27 00:10:56    197s]               Est.  stn bbox = 1.318e+06 (6.96e+05 6.21e+05)
[08/27 00:10:56    197s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2562.0M
[08/27 00:10:56    197s] OPERPROF: Starting npMain at level 1, MEM:2562.0M
[08/27 00:10:56    197s] OPERPROF:   Starting npPlace at level 2, MEM:2658.0M
[08/27 00:11:05    231s] OPERPROF:   Finished npPlace at level 2, CPU:33.757, REAL:8.690, MEM:2679.4M
[08/27 00:11:05    231s] OPERPROF: Finished npMain at level 1, CPU:34.087, REAL:8.847, MEM:2551.4M
[08/27 00:11:05    231s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2551.4M
[08/27 00:11:05    231s] Starting Early Global Route rough congestion estimation: mem = 2551.4M
[08/27 00:11:05    231s] (I)       Started Loading and Dumping File ( Curr Mem: 2551.42 MB )
[08/27 00:11:05    231s] (I)       Reading DB...
[08/27 00:11:05    231s] (I)       Read data from FE... (mem=2551.4M)
[08/27 00:11:05    231s] (I)       Read nodes and places... (mem=2551.4M)
[08/27 00:11:05    231s] (I)       Done Read nodes and places (cpu=0.044s, mem=2551.4M)
[08/27 00:11:05    231s] (I)       Read nets... (mem=2551.4M)
[08/27 00:11:05    231s] (I)       Done Read nets (cpu=0.094s, mem=2551.4M)
[08/27 00:11:05    231s] (I)       Done Read data from FE (cpu=0.137s, mem=2551.4M)
[08/27 00:11:05    231s] (I)       before initializing RouteDB syMemory usage = 2551.4 MB
[08/27 00:11:05    231s] (I)       == Non-default Options ==
[08/27 00:11:05    231s] (I)       Print mode                                         : 2
[08/27 00:11:05    231s] (I)       Stop if highly congested                           : false
[08/27 00:11:05    231s] (I)       Maximum routing layer                              : 4
[08/27 00:11:05    231s] (I)       Assign partition pins                              : false
[08/27 00:11:05    231s] (I)       Support large GCell                                : true
[08/27 00:11:05    231s] (I)       Number threads                                     : 8
[08/27 00:11:05    231s] (I)       Number of rows per GCell                           : 9
[08/27 00:11:05    231s] (I)       Max num rows per GCell                             : 32
[08/27 00:11:05    231s] (I)       Counted 50681 PG shapes. We will not process PG shapes layer by layer.
[08/27 00:11:05    231s] (I)       Use row-based GCell size
[08/27 00:11:05    231s] (I)       GCell unit size  : 3780
[08/27 00:11:05    231s] (I)       GCell multiplier : 9
[08/27 00:11:05    231s] (I)       build grid graph
[08/27 00:11:05    231s] (I)       build grid graph start
[08/27 00:11:05    231s] [NR-eGR] Track table information for default rule: 
[08/27 00:11:05    231s] [NR-eGR] Metal1 has no routable track
[08/27 00:11:05    231s] [NR-eGR] Metal2 has single uniform track structure
[08/27 00:11:05    231s] [NR-eGR] Metal3 has single uniform track structure
[08/27 00:11:05    231s] [NR-eGR] Metal4 has single uniform track structure
[08/27 00:11:05    231s] (I)       build grid graph end
[08/27 00:11:05    231s] (I)       ===========================================================================
[08/27 00:11:05    231s] (I)       == Report All Rule Vias ==
[08/27 00:11:05    231s] (I)       ===========================================================================
[08/27 00:11:05    231s] (I)        Via Rule : (Default)
[08/27 00:11:05    231s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/27 00:11:05    231s] (I)       ---------------------------------------------------------------------------
[08/27 00:11:05    231s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/27 00:11:05    231s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/27 00:11:05    231s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/27 00:11:05    231s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/27 00:11:05    231s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/27 00:11:05    231s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/27 00:11:05    231s] (I)       ===========================================================================
[08/27 00:11:05    231s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2551.42 MB )
[08/27 00:11:05    231s] (I)       Num PG vias on layer 2 : 0
[08/27 00:11:05    231s] (I)       Num PG vias on layer 3 : 0
[08/27 00:11:05    231s] (I)       Num PG vias on layer 4 : 0
[08/27 00:11:05    231s] [NR-eGR] Read 62330 PG shapes
[08/27 00:11:05    231s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2551.42 MB )
[08/27 00:11:05    231s] [NR-eGR] #Routing Blockages  : 0
[08/27 00:11:05    231s] [NR-eGR] #Instance Blockages : 6997
[08/27 00:11:05    231s] [NR-eGR] #PG Blockages       : 62330
[08/27 00:11:05    231s] [NR-eGR] #Halo Blockages     : 0
[08/27 00:11:05    231s] [NR-eGR] #Boundary Blockages : 0
[08/27 00:11:05    231s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/27 00:11:05    231s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/27 00:11:05    231s] (I)       readDataFromPlaceDB
[08/27 00:11:05    231s] (I)       Read net information..
[08/27 00:11:05    231s] [NR-eGR] Read numTotalNets=30203  numIgnoredNets=48
[08/27 00:11:05    231s] (I)       Read testcase time = 0.015 seconds
[08/27 00:11:05    231s] 
[08/27 00:11:05    231s] (I)       early_global_route_priority property id does not exist.
[08/27 00:11:05    231s] (I)       Start initializing grid graph
[08/27 00:11:05    231s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/27 00:11:05    231s] (I)       End initializing grid graph
[08/27 00:11:05    231s] (I)       Model blockages into capacity
[08/27 00:11:05    231s] (I)       Read Num Blocks=91314  Num Prerouted Wires=0  Num CS=0
[08/27 00:11:05    231s] (I)       Started Modeling ( Curr Mem: 2558.09 MB )
[08/27 00:11:05    231s] (I)       Layer 1 (H) : #blockages 59830 : #preroutes 0
[08/27 00:11:05    231s] (I)       Layer 2 (V) : #blockages 20920 : #preroutes 0
[08/27 00:11:05    231s] (I)       Layer 3 (H) : #blockages 10564 : #preroutes 0
[08/27 00:11:05    231s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2558.09 MB )
[08/27 00:11:05    231s] (I)       -- layer congestion ratio --
[08/27 00:11:05    231s] (I)       Layer 1 : 0.100000
[08/27 00:11:05    231s] (I)       Layer 2 : 0.700000
[08/27 00:11:05    231s] (I)       Layer 3 : 0.700000
[08/27 00:11:05    231s] (I)       Layer 4 : 0.700000
[08/27 00:11:05    231s] (I)       ----------------------------
[08/27 00:11:05    231s] (I)       Number of ignored nets = 48
[08/27 00:11:05    231s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/27 00:11:05    231s] (I)       Number of clock nets = 7.  Ignored: No
[08/27 00:11:05    231s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/27 00:11:05    231s] (I)       Number of special nets = 0.  Ignored: Yes
[08/27 00:11:05    231s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/27 00:11:05    231s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/27 00:11:05    231s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/27 00:11:05    231s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/27 00:11:05    231s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/27 00:11:05    231s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[08/27 00:11:05    231s] (I)       Before initializing Early Global Route syMemory usage = 2558.1 MB
[08/27 00:11:05    231s] (I)       Ndr track 0 does not exist
[08/27 00:11:05    231s] (I)       ---------------------Grid Graph Info--------------------
[08/27 00:11:05    231s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/27 00:11:05    231s] (I)       Core area           : (389760, 390000) - (1450560, 1450020)
[08/27 00:11:05    231s] (I)       Site width          :   480  (dbu)
[08/27 00:11:05    231s] (I)       Row height          :  3780  (dbu)
[08/27 00:11:05    231s] (I)       GCell width         : 34020  (dbu)
[08/27 00:11:05    231s] (I)       GCell height        : 34020  (dbu)
[08/27 00:11:05    231s] (I)       Grid                :    55    55     4
[08/27 00:11:05    231s] (I)       Layer numbers       :     1     2     3     4
[08/27 00:11:05    231s] (I)       Vertical capacity   :     0     0 34020     0
[08/27 00:11:05    231s] (I)       Horizontal capacity :     0 34020     0 34020
[08/27 00:11:05    231s] (I)       Default wire width  :   160   200   200   200
[08/27 00:11:05    231s] (I)       Default wire space  :   180   210   210   210
[08/27 00:11:05    231s] (I)       Default wire pitch  :   340   410   410   410
[08/27 00:11:05    231s] (I)       Default pitch size  :   340   420   480   420
[08/27 00:11:05    231s] (I)       First track coord   :     0   240   480   240
[08/27 00:11:05    231s] (I)       Num tracks per GCell: 100.06 81.00 70.88 81.00
[08/27 00:11:05    231s] (I)       Total num of tracks :     0  4381  3833  4381
[08/27 00:11:05    231s] (I)       Num of masks        :     1     1     1     1
[08/27 00:11:05    231s] (I)       Num of trim masks   :     0     0     0     0
[08/27 00:11:05    231s] (I)       --------------------------------------------------------
[08/27 00:11:05    231s] 
[08/27 00:11:05    231s] [NR-eGR] ============ Routing rule table ============
[08/27 00:11:05    231s] [NR-eGR] Rule id: 0  Nets: 30155 
[08/27 00:11:05    231s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/27 00:11:05    231s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/27 00:11:05    231s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 00:11:05    231s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 00:11:05    231s] [NR-eGR] ========================================
[08/27 00:11:05    231s] [NR-eGR] 
[08/27 00:11:05    231s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/27 00:11:05    231s] (I)       blocked tracks on layer2 : = 120470 / 240955 (50.00%)
[08/27 00:11:05    231s] (I)       blocked tracks on layer3 : = 93692 / 210815 (44.44%)
[08/27 00:11:05    231s] (I)       blocked tracks on layer4 : = 98904 / 240955 (41.05%)
[08/27 00:11:05    231s] (I)       After initializing Early Global Route syMemory usage = 2558.1 MB
[08/27 00:11:05    231s] (I)       Finished Loading and Dumping File ( CPU: 0.20 sec, Real: 0.21 sec, Curr Mem: 2558.09 MB )
[08/27 00:11:05    231s] (I)       Reset routing kernel
[08/27 00:11:05    231s] (I)       ============= Initialization =============
[08/27 00:11:05    231s] (I)       numLocalWires=122938  numGlobalNetBranches=37004  numLocalNetBranches=24679
[08/27 00:11:05    231s] (I)       totalPins=116866  totalGlobalPin=37402 (32.00%)
[08/27 00:11:05    231s] (I)       Started Build MST ( Curr Mem: 2558.09 MB )
[08/27 00:11:05    231s] (I)       Generate topology with 8 threads
[08/27 00:11:05    231s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2578.09 MB )
[08/27 00:11:05    231s] (I)       total 2D Cap : 429864 = (302221 H, 127643 V)
[08/27 00:11:05    231s] (I)       
[08/27 00:11:05    231s] (I)       ============  Phase 1a Route ============
[08/27 00:11:05    231s] (I)       Started Phase 1a ( Curr Mem: 2554.09 MB )
[08/27 00:11:05    231s] (I)       Started Pattern routing ( Curr Mem: 2554.09 MB )
[08/27 00:11:05    231s] (I)       Finished Pattern routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2554.09 MB )
[08/27 00:11:05    231s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2554.09 MB )
[08/27 00:11:05    231s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 140
[08/27 00:11:05    231s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2554.09 MB )
[08/27 00:11:05    231s] (I)       Usage: 39697 = (21728 H, 17969 V) = (7.19% H, 14.08% V) = (7.392e+05um H, 6.113e+05um V)
[08/27 00:11:05    231s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2554.09 MB )
[08/27 00:11:05    231s] (I)       
[08/27 00:11:05    231s] (I)       ============  Phase 1b Route ============
[08/27 00:11:05    231s] (I)       Started Phase 1b ( Curr Mem: 2554.09 MB )
[08/27 00:11:05    231s] (I)       Started Monotonic routing ( Curr Mem: 2554.09 MB )
[08/27 00:11:05    231s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2554.09 MB )
[08/27 00:11:05    231s] (I)       Usage: 39698 = (21729 H, 17969 V) = (7.19% H, 14.08% V) = (7.392e+05um H, 6.113e+05um V)
[08/27 00:11:05    231s] (I)       eGR overflow: 1.85% H + 3.02% V
[08/27 00:11:05    231s] 
[08/27 00:11:05    231s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2554.09 MB )
[08/27 00:11:05    231s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.66% H + 0.54% V
[08/27 00:11:05    231s] Finished Early Global Route rough congestion estimation: mem = 2554.1M
[08/27 00:11:05    231s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.271, REAL:0.257, MEM:2554.1M
[08/27 00:11:05    231s] earlyGlobalRoute rough estimation gcell size 9 row height
[08/27 00:11:05    231s] OPERPROF: Starting CDPad at level 1, MEM:2554.1M
[08/27 00:11:05    232s] CDPadU 0.801 -> 0.809. R=0.636, N=29988, GS=34.020
[08/27 00:11:05    232s] OPERPROF: Finished CDPad at level 1, CPU:0.226, REAL:0.081, MEM:2558.1M
[08/27 00:11:05    232s] OPERPROF: Starting npMain at level 1, MEM:2558.1M
[08/27 00:11:05    232s] OPERPROF:   Starting npPlace at level 2, MEM:2654.1M
[08/27 00:11:06    232s] AB param 41.3% (12376/29986).
[08/27 00:11:06    232s] OPERPROF:   Finished npPlace at level 2, CPU:0.313, REAL:0.151, MEM:2647.1M
[08/27 00:11:06    232s] OPERPROF: Finished npMain at level 1, CPU:0.660, REAL:0.318, MEM:2551.1M
[08/27 00:11:06    232s] Global placement CDP is working on the full area.
[08/27 00:11:06    232s] OPERPROF: Starting npMain at level 1, MEM:2551.1M
[08/27 00:11:06    232s] OPERPROF:   Starting npPlace at level 2, MEM:2647.1M
[08/27 00:11:14    264s] OPERPROF:   Finished npPlace at level 2, CPU:31.895, REAL:8.275, MEM:2680.8M
[08/27 00:11:14    264s] OPERPROF: Finished npMain at level 1, CPU:32.219, REAL:8.435, MEM:2552.8M
[08/27 00:11:14    264s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2552.8M
[08/27 00:11:14    264s] Starting Early Global Route rough congestion estimation: mem = 2552.8M
[08/27 00:11:14    264s] (I)       Started Loading and Dumping File ( Curr Mem: 2552.84 MB )
[08/27 00:11:14    264s] (I)       Reading DB...
[08/27 00:11:14    264s] (I)       Read data from FE... (mem=2552.8M)
[08/27 00:11:14    264s] (I)       Read nodes and places... (mem=2552.8M)
[08/27 00:11:14    264s] (I)       Done Read nodes and places (cpu=0.044s, mem=2552.8M)
[08/27 00:11:14    264s] (I)       Read nets... (mem=2552.8M)
[08/27 00:11:14    265s] (I)       Done Read nets (cpu=0.090s, mem=2552.8M)
[08/27 00:11:14    265s] (I)       Done Read data from FE (cpu=0.134s, mem=2552.8M)
[08/27 00:11:14    265s] (I)       before initializing RouteDB syMemory usage = 2552.8 MB
[08/27 00:11:14    265s] (I)       == Non-default Options ==
[08/27 00:11:14    265s] (I)       Print mode                                         : 2
[08/27 00:11:14    265s] (I)       Stop if highly congested                           : false
[08/27 00:11:14    265s] (I)       Maximum routing layer                              : 4
[08/27 00:11:14    265s] (I)       Assign partition pins                              : false
[08/27 00:11:14    265s] (I)       Support large GCell                                : true
[08/27 00:11:14    265s] (I)       Number threads                                     : 8
[08/27 00:11:14    265s] (I)       Number of rows per GCell                           : 9
[08/27 00:11:14    265s] (I)       Max num rows per GCell                             : 32
[08/27 00:11:14    265s] (I)       Counted 50681 PG shapes. We will not process PG shapes layer by layer.
[08/27 00:11:14    265s] (I)       Use row-based GCell size
[08/27 00:11:14    265s] (I)       GCell unit size  : 3780
[08/27 00:11:14    265s] (I)       GCell multiplier : 9
[08/27 00:11:14    265s] (I)       build grid graph
[08/27 00:11:14    265s] (I)       build grid graph start
[08/27 00:11:14    265s] [NR-eGR] Track table information for default rule: 
[08/27 00:11:14    265s] [NR-eGR] Metal1 has no routable track
[08/27 00:11:14    265s] [NR-eGR] Metal2 has single uniform track structure
[08/27 00:11:14    265s] [NR-eGR] Metal3 has single uniform track structure
[08/27 00:11:14    265s] [NR-eGR] Metal4 has single uniform track structure
[08/27 00:11:14    265s] (I)       build grid graph end
[08/27 00:11:14    265s] (I)       ===========================================================================
[08/27 00:11:14    265s] (I)       == Report All Rule Vias ==
[08/27 00:11:14    265s] (I)       ===========================================================================
[08/27 00:11:14    265s] (I)        Via Rule : (Default)
[08/27 00:11:14    265s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/27 00:11:14    265s] (I)       ---------------------------------------------------------------------------
[08/27 00:11:14    265s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/27 00:11:14    265s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/27 00:11:14    265s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/27 00:11:14    265s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/27 00:11:14    265s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/27 00:11:14    265s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/27 00:11:14    265s] (I)       ===========================================================================
[08/27 00:11:14    265s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2552.84 MB )
[08/27 00:11:14    265s] (I)       Num PG vias on layer 2 : 0
[08/27 00:11:14    265s] (I)       Num PG vias on layer 3 : 0
[08/27 00:11:14    265s] (I)       Num PG vias on layer 4 : 0
[08/27 00:11:14    265s] [NR-eGR] Read 62330 PG shapes
[08/27 00:11:14    265s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2552.84 MB )
[08/27 00:11:14    265s] [NR-eGR] #Routing Blockages  : 0
[08/27 00:11:14    265s] [NR-eGR] #Instance Blockages : 6997
[08/27 00:11:14    265s] [NR-eGR] #PG Blockages       : 62330
[08/27 00:11:14    265s] [NR-eGR] #Halo Blockages     : 0
[08/27 00:11:14    265s] [NR-eGR] #Boundary Blockages : 0
[08/27 00:11:14    265s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/27 00:11:14    265s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/27 00:11:14    265s] (I)       readDataFromPlaceDB
[08/27 00:11:14    265s] (I)       Read net information..
[08/27 00:11:14    265s] [NR-eGR] Read numTotalNets=30203  numIgnoredNets=48
[08/27 00:11:14    265s] (I)       Read testcase time = 0.012 seconds
[08/27 00:11:14    265s] 
[08/27 00:11:14    265s] (I)       early_global_route_priority property id does not exist.
[08/27 00:11:14    265s] (I)       Start initializing grid graph
[08/27 00:11:14    265s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/27 00:11:14    265s] (I)       End initializing grid graph
[08/27 00:11:14    265s] (I)       Model blockages into capacity
[08/27 00:11:14    265s] (I)       Read Num Blocks=91314  Num Prerouted Wires=0  Num CS=0
[08/27 00:11:14    265s] (I)       Started Modeling ( Curr Mem: 2552.84 MB )
[08/27 00:11:14    265s] (I)       Layer 1 (H) : #blockages 59830 : #preroutes 0
[08/27 00:11:14    265s] (I)       Layer 2 (V) : #blockages 20920 : #preroutes 0
[08/27 00:11:14    265s] (I)       Layer 3 (H) : #blockages 10564 : #preroutes 0
[08/27 00:11:14    265s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2552.84 MB )
[08/27 00:11:14    265s] (I)       -- layer congestion ratio --
[08/27 00:11:14    265s] (I)       Layer 1 : 0.100000
[08/27 00:11:14    265s] (I)       Layer 2 : 0.700000
[08/27 00:11:14    265s] (I)       Layer 3 : 0.700000
[08/27 00:11:14    265s] (I)       Layer 4 : 0.700000
[08/27 00:11:14    265s] (I)       ----------------------------
[08/27 00:11:14    265s] (I)       Number of ignored nets = 48
[08/27 00:11:14    265s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/27 00:11:14    265s] (I)       Number of clock nets = 7.  Ignored: No
[08/27 00:11:14    265s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/27 00:11:14    265s] (I)       Number of special nets = 0.  Ignored: Yes
[08/27 00:11:14    265s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/27 00:11:14    265s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/27 00:11:14    265s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/27 00:11:14    265s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/27 00:11:14    265s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/27 00:11:14    265s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[08/27 00:11:14    265s] (I)       Before initializing Early Global Route syMemory usage = 2552.8 MB
[08/27 00:11:14    265s] (I)       Ndr track 0 does not exist
[08/27 00:11:14    265s] (I)       ---------------------Grid Graph Info--------------------
[08/27 00:11:14    265s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/27 00:11:14    265s] (I)       Core area           : (389760, 390000) - (1450560, 1450020)
[08/27 00:11:14    265s] (I)       Site width          :   480  (dbu)
[08/27 00:11:14    265s] (I)       Row height          :  3780  (dbu)
[08/27 00:11:14    265s] (I)       GCell width         : 34020  (dbu)
[08/27 00:11:14    265s] (I)       GCell height        : 34020  (dbu)
[08/27 00:11:14    265s] (I)       Grid                :    55    55     4
[08/27 00:11:14    265s] (I)       Layer numbers       :     1     2     3     4
[08/27 00:11:14    265s] (I)       Vertical capacity   :     0     0 34020     0
[08/27 00:11:14    265s] (I)       Horizontal capacity :     0 34020     0 34020
[08/27 00:11:14    265s] (I)       Default wire width  :   160   200   200   200
[08/27 00:11:14    265s] (I)       Default wire space  :   180   210   210   210
[08/27 00:11:14    265s] (I)       Default wire pitch  :   340   410   410   410
[08/27 00:11:14    265s] (I)       Default pitch size  :   340   420   480   420
[08/27 00:11:14    265s] (I)       First track coord   :     0   240   480   240
[08/27 00:11:14    265s] (I)       Num tracks per GCell: 100.06 81.00 70.88 81.00
[08/27 00:11:14    265s] (I)       Total num of tracks :     0  4381  3833  4381
[08/27 00:11:14    265s] (I)       Num of masks        :     1     1     1     1
[08/27 00:11:14    265s] (I)       Num of trim masks   :     0     0     0     0
[08/27 00:11:14    265s] (I)       --------------------------------------------------------
[08/27 00:11:14    265s] 
[08/27 00:11:14    265s] [NR-eGR] ============ Routing rule table ============
[08/27 00:11:14    265s] [NR-eGR] Rule id: 0  Nets: 30155 
[08/27 00:11:14    265s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/27 00:11:14    265s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/27 00:11:14    265s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 00:11:14    265s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 00:11:14    265s] [NR-eGR] ========================================
[08/27 00:11:14    265s] [NR-eGR] 
[08/27 00:11:14    265s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/27 00:11:14    265s] (I)       blocked tracks on layer2 : = 121048 / 240955 (50.24%)
[08/27 00:11:14    265s] (I)       blocked tracks on layer3 : = 93692 / 210815 (44.44%)
[08/27 00:11:14    265s] (I)       blocked tracks on layer4 : = 98904 / 240955 (41.05%)
[08/27 00:11:14    265s] (I)       After initializing Early Global Route syMemory usage = 2552.8 MB
[08/27 00:11:14    265s] (I)       Finished Loading and Dumping File ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 2552.84 MB )
[08/27 00:11:14    265s] (I)       Reset routing kernel
[08/27 00:11:14    265s] (I)       ============= Initialization =============
[08/27 00:11:14    265s] (I)       numLocalWires=122161  numGlobalNetBranches=36705  numLocalNetBranches=24613
[08/27 00:11:14    265s] (I)       totalPins=116866  totalGlobalPin=37689 (32.25%)
[08/27 00:11:14    265s] (I)       Started Build MST ( Curr Mem: 2552.84 MB )
[08/27 00:11:14    265s] (I)       Generate topology with 8 threads
[08/27 00:11:14    265s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2572.84 MB )
[08/27 00:11:14    265s] (I)       total 2D Cap : 429482 = (301839 H, 127643 V)
[08/27 00:11:14    265s] (I)       
[08/27 00:11:14    265s] (I)       ============  Phase 1a Route ============
[08/27 00:11:14    265s] (I)       Started Phase 1a ( Curr Mem: 2556.84 MB )
[08/27 00:11:14    265s] (I)       Started Pattern routing ( Curr Mem: 2556.84 MB )
[08/27 00:11:14    265s] (I)       Finished Pattern routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2556.84 MB )
[08/27 00:11:14    265s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2556.84 MB )
[08/27 00:11:14    265s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 191
[08/27 00:11:14    265s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2556.84 MB )
[08/27 00:11:14    265s] (I)       Usage: 41327 = (22674 H, 18653 V) = (7.51% H, 14.61% V) = (7.714e+05um H, 6.346e+05um V)
[08/27 00:11:14    265s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2556.84 MB )
[08/27 00:11:14    265s] (I)       
[08/27 00:11:14    265s] (I)       ============  Phase 1b Route ============
[08/27 00:11:14    265s] (I)       Started Phase 1b ( Curr Mem: 2556.84 MB )
[08/27 00:11:14    265s] (I)       Started Monotonic routing ( Curr Mem: 2556.84 MB )
[08/27 00:11:14    265s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2556.84 MB )
[08/27 00:11:14    265s] (I)       Usage: 41327 = (22674 H, 18653 V) = (7.51% H, 14.61% V) = (7.714e+05um H, 6.346e+05um V)
[08/27 00:11:14    265s] (I)       eGR overflow: 3.34% H + 3.52% V
[08/27 00:11:14    265s] 
[08/27 00:11:14    265s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2556.84 MB )
[08/27 00:11:14    265s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.99% H + 0.50% V
[08/27 00:11:14    265s] Finished Early Global Route rough congestion estimation: mem = 2556.8M
[08/27 00:11:14    265s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.253, REAL:0.238, MEM:2556.8M
[08/27 00:11:14    265s] earlyGlobalRoute rough estimation gcell size 9 row height
[08/27 00:11:14    265s] OPERPROF: Starting CDPad at level 1, MEM:2556.8M
[08/27 00:11:14    265s] CDPadU 0.809 -> 0.812. R=0.636, N=29988, GS=34.020
[08/27 00:11:14    265s] OPERPROF: Finished CDPad at level 1, CPU:0.239, REAL:0.095, MEM:2552.8M
[08/27 00:11:14    265s] OPERPROF: Starting npMain at level 1, MEM:2552.8M
[08/27 00:11:14    265s] OPERPROF:   Starting npPlace at level 2, MEM:2648.8M
[08/27 00:11:15    266s] AB param 11.3% (3389/29986).
[08/27 00:11:15    266s] OPERPROF:   Finished npPlace at level 2, CPU:0.303, REAL:0.144, MEM:2647.8M
[08/27 00:11:15    266s] OPERPROF: Finished npMain at level 1, CPU:0.648, REAL:0.306, MEM:2551.8M
[08/27 00:11:15    266s] Global placement CDP is working on the selected area.
[08/27 00:11:15    266s] OPERPROF: Starting npMain at level 1, MEM:2551.8M
[08/27 00:11:15    266s] OPERPROF:   Starting npPlace at level 2, MEM:2647.8M
[08/27 00:11:16    268s] OPERPROF:   Finished npPlace at level 2, CPU:2.660, REAL:0.930, MEM:2668.8M
[08/27 00:11:16    269s] OPERPROF: Finished npMain at level 1, CPU:2.954, REAL:1.085, MEM:2540.8M
[08/27 00:11:16    269s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2540.8M
[08/27 00:11:16    269s] Starting Early Global Route rough congestion estimation: mem = 2540.8M
[08/27 00:11:16    269s] (I)       Started Loading and Dumping File ( Curr Mem: 2540.83 MB )
[08/27 00:11:16    269s] (I)       Reading DB...
[08/27 00:11:16    269s] (I)       Read data from FE... (mem=2540.8M)
[08/27 00:11:16    269s] (I)       Read nodes and places... (mem=2540.8M)
[08/27 00:11:16    269s] (I)       Done Read nodes and places (cpu=0.056s, mem=2549.3M)
[08/27 00:11:16    269s] (I)       Read nets... (mem=2549.3M)
[08/27 00:11:16    269s] (I)       Done Read nets (cpu=0.098s, mem=2549.3M)
[08/27 00:11:16    269s] (I)       Done Read data from FE (cpu=0.154s, mem=2549.3M)
[08/27 00:11:16    269s] (I)       before initializing RouteDB syMemory usage = 2549.3 MB
[08/27 00:11:16    269s] (I)       == Non-default Options ==
[08/27 00:11:16    269s] (I)       Print mode                                         : 2
[08/27 00:11:16    269s] (I)       Stop if highly congested                           : false
[08/27 00:11:16    269s] (I)       Maximum routing layer                              : 4
[08/27 00:11:16    269s] (I)       Assign partition pins                              : false
[08/27 00:11:16    269s] (I)       Support large GCell                                : true
[08/27 00:11:16    269s] (I)       Number threads                                     : 8
[08/27 00:11:16    269s] (I)       Number of rows per GCell                           : 9
[08/27 00:11:16    269s] (I)       Max num rows per GCell                             : 32
[08/27 00:11:16    269s] (I)       Counted 50681 PG shapes. We will not process PG shapes layer by layer.
[08/27 00:11:16    269s] (I)       Use row-based GCell size
[08/27 00:11:16    269s] (I)       GCell unit size  : 3780
[08/27 00:11:16    269s] (I)       GCell multiplier : 9
[08/27 00:11:16    269s] (I)       build grid graph
[08/27 00:11:16    269s] (I)       build grid graph start
[08/27 00:11:16    269s] [NR-eGR] Track table information for default rule: 
[08/27 00:11:16    269s] [NR-eGR] Metal1 has no routable track
[08/27 00:11:16    269s] [NR-eGR] Metal2 has single uniform track structure
[08/27 00:11:16    269s] [NR-eGR] Metal3 has single uniform track structure
[08/27 00:11:16    269s] [NR-eGR] Metal4 has single uniform track structure
[08/27 00:11:16    269s] (I)       build grid graph end
[08/27 00:11:16    269s] (I)       ===========================================================================
[08/27 00:11:16    269s] (I)       == Report All Rule Vias ==
[08/27 00:11:16    269s] (I)       ===========================================================================
[08/27 00:11:16    269s] (I)        Via Rule : (Default)
[08/27 00:11:16    269s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/27 00:11:16    269s] (I)       ---------------------------------------------------------------------------
[08/27 00:11:16    269s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/27 00:11:16    269s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/27 00:11:16    269s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/27 00:11:16    269s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/27 00:11:16    269s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/27 00:11:16    269s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/27 00:11:16    269s] (I)       ===========================================================================
[08/27 00:11:16    269s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2549.33 MB )
[08/27 00:11:16    269s] (I)       Num PG vias on layer 2 : 0
[08/27 00:11:16    269s] (I)       Num PG vias on layer 3 : 0
[08/27 00:11:16    269s] (I)       Num PG vias on layer 4 : 0
[08/27 00:11:16    269s] [NR-eGR] Read 62330 PG shapes
[08/27 00:11:16    269s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2549.33 MB )
[08/27 00:11:16    269s] [NR-eGR] #Routing Blockages  : 0
[08/27 00:11:16    269s] [NR-eGR] #Instance Blockages : 6997
[08/27 00:11:16    269s] [NR-eGR] #PG Blockages       : 62330
[08/27 00:11:16    269s] [NR-eGR] #Halo Blockages     : 0
[08/27 00:11:16    269s] [NR-eGR] #Boundary Blockages : 0
[08/27 00:11:16    269s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/27 00:11:16    269s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/27 00:11:16    269s] (I)       readDataFromPlaceDB
[08/27 00:11:16    269s] (I)       Read net information..
[08/27 00:11:16    269s] [NR-eGR] Read numTotalNets=30203  numIgnoredNets=48
[08/27 00:11:16    269s] (I)       Read testcase time = 0.013 seconds
[08/27 00:11:16    269s] 
[08/27 00:11:16    269s] (I)       early_global_route_priority property id does not exist.
[08/27 00:11:16    269s] (I)       Start initializing grid graph
[08/27 00:11:16    269s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/27 00:11:16    269s] (I)       End initializing grid graph
[08/27 00:11:16    269s] (I)       Model blockages into capacity
[08/27 00:11:16    269s] (I)       Read Num Blocks=91314  Num Prerouted Wires=0  Num CS=0
[08/27 00:11:16    269s] (I)       Started Modeling ( Curr Mem: 2549.33 MB )
[08/27 00:11:16    269s] (I)       Layer 1 (H) : #blockages 59830 : #preroutes 0
[08/27 00:11:16    269s] (I)       Layer 2 (V) : #blockages 20920 : #preroutes 0
[08/27 00:11:16    269s] (I)       Layer 3 (H) : #blockages 10564 : #preroutes 0
[08/27 00:11:16    269s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2549.33 MB )
[08/27 00:11:16    269s] (I)       -- layer congestion ratio --
[08/27 00:11:16    269s] (I)       Layer 1 : 0.100000
[08/27 00:11:16    269s] (I)       Layer 2 : 0.700000
[08/27 00:11:16    269s] (I)       Layer 3 : 0.700000
[08/27 00:11:16    269s] (I)       Layer 4 : 0.700000
[08/27 00:11:16    269s] (I)       ----------------------------
[08/27 00:11:16    269s] (I)       Number of ignored nets = 48
[08/27 00:11:16    269s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/27 00:11:16    269s] (I)       Number of clock nets = 7.  Ignored: No
[08/27 00:11:16    269s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/27 00:11:16    269s] (I)       Number of special nets = 0.  Ignored: Yes
[08/27 00:11:16    269s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/27 00:11:16    269s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/27 00:11:16    269s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/27 00:11:16    269s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/27 00:11:16    269s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/27 00:11:16    269s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[08/27 00:11:16    269s] (I)       Before initializing Early Global Route syMemory usage = 2549.3 MB
[08/27 00:11:16    269s] (I)       Ndr track 0 does not exist
[08/27 00:11:16    269s] (I)       ---------------------Grid Graph Info--------------------
[08/27 00:11:16    269s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/27 00:11:16    269s] (I)       Core area           : (389760, 390000) - (1450560, 1450020)
[08/27 00:11:16    269s] (I)       Site width          :   480  (dbu)
[08/27 00:11:16    269s] (I)       Row height          :  3780  (dbu)
[08/27 00:11:16    269s] (I)       GCell width         : 34020  (dbu)
[08/27 00:11:16    269s] (I)       GCell height        : 34020  (dbu)
[08/27 00:11:16    269s] (I)       Grid                :    55    55     4
[08/27 00:11:16    269s] (I)       Layer numbers       :     1     2     3     4
[08/27 00:11:16    269s] (I)       Vertical capacity   :     0     0 34020     0
[08/27 00:11:16    269s] (I)       Horizontal capacity :     0 34020     0 34020
[08/27 00:11:16    269s] (I)       Default wire width  :   160   200   200   200
[08/27 00:11:16    269s] (I)       Default wire space  :   180   210   210   210
[08/27 00:11:16    269s] (I)       Default wire pitch  :   340   410   410   410
[08/27 00:11:16    269s] (I)       Default pitch size  :   340   420   480   420
[08/27 00:11:16    269s] (I)       First track coord   :     0   240   480   240
[08/27 00:11:16    269s] (I)       Num tracks per GCell: 100.06 81.00 70.88 81.00
[08/27 00:11:16    269s] (I)       Total num of tracks :     0  4381  3833  4381
[08/27 00:11:16    269s] (I)       Num of masks        :     1     1     1     1
[08/27 00:11:16    269s] (I)       Num of trim masks   :     0     0     0     0
[08/27 00:11:16    269s] (I)       --------------------------------------------------------
[08/27 00:11:16    269s] 
[08/27 00:11:16    269s] [NR-eGR] ============ Routing rule table ============
[08/27 00:11:16    269s] [NR-eGR] Rule id: 0  Nets: 30155 
[08/27 00:11:16    269s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/27 00:11:16    269s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/27 00:11:16    269s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 00:11:16    269s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 00:11:16    269s] [NR-eGR] ========================================
[08/27 00:11:16    269s] [NR-eGR] 
[08/27 00:11:16    269s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/27 00:11:16    269s] (I)       blocked tracks on layer2 : = 121057 / 240955 (50.24%)
[08/27 00:11:16    269s] (I)       blocked tracks on layer3 : = 93692 / 210815 (44.44%)
[08/27 00:11:16    269s] (I)       blocked tracks on layer4 : = 98904 / 240955 (41.05%)
[08/27 00:11:16    269s] (I)       After initializing Early Global Route syMemory usage = 2549.3 MB
[08/27 00:11:16    269s] (I)       Finished Loading and Dumping File ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 2549.33 MB )
[08/27 00:11:16    269s] (I)       Reset routing kernel
[08/27 00:11:16    269s] (I)       ============= Initialization =============
[08/27 00:11:16    269s] (I)       numLocalWires=122124  numGlobalNetBranches=36819  numLocalNetBranches=24479
[08/27 00:11:16    269s] (I)       totalPins=116866  totalGlobalPin=37725 (32.28%)
[08/27 00:11:16    269s] (I)       Started Build MST ( Curr Mem: 2549.33 MB )
[08/27 00:11:16    269s] (I)       Generate topology with 8 threads
[08/27 00:11:16    269s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2569.33 MB )
[08/27 00:11:16    269s] (I)       total 2D Cap : 429472 = (301829 H, 127643 V)
[08/27 00:11:16    269s] (I)       
[08/27 00:11:16    269s] (I)       ============  Phase 1a Route ============
[08/27 00:11:16    269s] (I)       Started Phase 1a ( Curr Mem: 2545.33 MB )
[08/27 00:11:16    269s] (I)       Started Pattern routing ( Curr Mem: 2545.33 MB )
[08/27 00:11:16    269s] (I)       Finished Pattern routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2545.33 MB )
[08/27 00:11:16    269s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2545.33 MB )
[08/27 00:11:16    269s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 191
[08/27 00:11:16    269s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2545.33 MB )
[08/27 00:11:16    269s] (I)       Usage: 41346 = (22651 H, 18695 V) = (7.50% H, 14.65% V) = (7.706e+05um H, 6.360e+05um V)
[08/27 00:11:16    269s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2545.33 MB )
[08/27 00:11:16    269s] (I)       
[08/27 00:11:16    269s] (I)       ============  Phase 1b Route ============
[08/27 00:11:16    269s] (I)       Started Phase 1b ( Curr Mem: 2545.33 MB )
[08/27 00:11:16    269s] (I)       Started Monotonic routing ( Curr Mem: 2545.33 MB )
[08/27 00:11:16    269s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2545.33 MB )
[08/27 00:11:16    269s] (I)       Usage: 41346 = (22651 H, 18695 V) = (7.50% H, 14.65% V) = (7.706e+05um H, 6.360e+05um V)
[08/27 00:11:16    269s] (I)       eGR overflow: 3.62% H + 3.52% V
[08/27 00:11:16    269s] 
[08/27 00:11:16    269s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2545.33 MB )
[08/27 00:11:16    269s] [NR-eGR] Overflow after Early Global Route (GR compatible) 1.03% H + 0.50% V
[08/27 00:11:16    269s] Finished Early Global Route rough congestion estimation: mem = 2545.3M
[08/27 00:11:16    269s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.287, REAL:0.274, MEM:2545.3M
[08/27 00:11:16    269s] earlyGlobalRoute rough estimation gcell size 9 row height
[08/27 00:11:16    269s] OPERPROF: Starting CDPad at level 1, MEM:2545.3M
[08/27 00:11:16    269s] CDPadU 0.812 -> 0.813. R=0.636, N=29988, GS=34.020
[08/27 00:11:16    269s] OPERPROF: Finished CDPad at level 1, CPU:0.235, REAL:0.088, MEM:2549.3M
[08/27 00:11:16    269s] OPERPROF: Starting npMain at level 1, MEM:2549.3M
[08/27 00:11:16    269s] OPERPROF:   Starting npPlace at level 2, MEM:2645.3M
[08/27 00:11:16    270s] OPERPROF:   Finished npPlace at level 2, CPU:0.297, REAL:0.134, MEM:2651.3M
[08/27 00:11:16    270s] OPERPROF: Finished npMain at level 1, CPU:0.633, REAL:0.301, MEM:2555.3M
[08/27 00:11:16    270s] Global placement CDP skipped at cutLevel 9.
[08/27 00:11:16    270s] Iteration  9: Total net bbox = 1.122e+06 (5.90e+05 5.32e+05)
[08/27 00:11:16    270s]               Est.  stn bbox = 1.432e+06 (7.49e+05 6.83e+05)
[08/27 00:11:16    270s]               cpu = 0:01:13 real = 0:00:20.0 mem = 2555.3M
[08/27 00:11:17    270s] Iteration 10: Total net bbox = 1.122e+06 (5.90e+05 5.32e+05)
[08/27 00:11:17    270s]               Est.  stn bbox = 1.432e+06 (7.49e+05 6.83e+05)
[08/27 00:11:17    270s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 2555.3M
[08/27 00:11:17    270s] OPERPROF: Starting npMain at level 1, MEM:2555.3M
[08/27 00:11:17    270s] OPERPROF:   Starting npPlace at level 2, MEM:2651.3M
[08/27 00:11:24    299s] OPERPROF:   Finished npPlace at level 2, CPU:28.509, REAL:7.459, MEM:2684.1M
[08/27 00:11:24    299s] OPERPROF: Finished npMain at level 1, CPU:28.852, REAL:7.632, MEM:2556.1M
[08/27 00:11:24    299s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2556.1M
[08/27 00:11:24    299s] Starting Early Global Route rough congestion estimation: mem = 2556.1M
[08/27 00:11:24    299s] (I)       Started Loading and Dumping File ( Curr Mem: 2556.06 MB )
[08/27 00:11:24    299s] (I)       Reading DB...
[08/27 00:11:24    299s] (I)       Read data from FE... (mem=2556.1M)
[08/27 00:11:24    299s] (I)       Read nodes and places... (mem=2556.1M)
[08/27 00:11:24    299s] (I)       Done Read nodes and places (cpu=0.047s, mem=2556.1M)
[08/27 00:11:24    299s] (I)       Read nets... (mem=2556.1M)
[08/27 00:11:24    299s] (I)       Done Read nets (cpu=0.102s, mem=2556.1M)
[08/27 00:11:24    299s] (I)       Done Read data from FE (cpu=0.149s, mem=2556.1M)
[08/27 00:11:24    299s] (I)       before initializing RouteDB syMemory usage = 2556.1 MB
[08/27 00:11:24    299s] (I)       == Non-default Options ==
[08/27 00:11:24    299s] (I)       Print mode                                         : 2
[08/27 00:11:24    299s] (I)       Stop if highly congested                           : false
[08/27 00:11:24    299s] (I)       Maximum routing layer                              : 4
[08/27 00:11:24    299s] (I)       Assign partition pins                              : false
[08/27 00:11:24    299s] (I)       Support large GCell                                : true
[08/27 00:11:24    299s] (I)       Number threads                                     : 8
[08/27 00:11:24    299s] (I)       Number of rows per GCell                           : 5
[08/27 00:11:24    299s] (I)       Max num rows per GCell                             : 32
[08/27 00:11:24    299s] (I)       Counted 50681 PG shapes. We will not process PG shapes layer by layer.
[08/27 00:11:24    299s] (I)       Use row-based GCell size
[08/27 00:11:24    299s] (I)       GCell unit size  : 3780
[08/27 00:11:24    299s] (I)       GCell multiplier : 5
[08/27 00:11:24    299s] (I)       build grid graph
[08/27 00:11:24    299s] (I)       build grid graph start
[08/27 00:11:24    299s] [NR-eGR] Track table information for default rule: 
[08/27 00:11:24    299s] [NR-eGR] Metal1 has no routable track
[08/27 00:11:24    299s] [NR-eGR] Metal2 has single uniform track structure
[08/27 00:11:24    299s] [NR-eGR] Metal3 has single uniform track structure
[08/27 00:11:24    299s] [NR-eGR] Metal4 has single uniform track structure
[08/27 00:11:24    299s] (I)       build grid graph end
[08/27 00:11:24    299s] (I)       ===========================================================================
[08/27 00:11:24    299s] (I)       == Report All Rule Vias ==
[08/27 00:11:24    299s] (I)       ===========================================================================
[08/27 00:11:24    299s] (I)        Via Rule : (Default)
[08/27 00:11:24    299s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/27 00:11:24    299s] (I)       ---------------------------------------------------------------------------
[08/27 00:11:24    299s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/27 00:11:24    299s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/27 00:11:24    299s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/27 00:11:24    299s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/27 00:11:24    299s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/27 00:11:24    299s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/27 00:11:24    299s] (I)       ===========================================================================
[08/27 00:11:24    299s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2556.06 MB )
[08/27 00:11:24    299s] (I)       Num PG vias on layer 2 : 0
[08/27 00:11:24    299s] (I)       Num PG vias on layer 3 : 0
[08/27 00:11:24    299s] (I)       Num PG vias on layer 4 : 0
[08/27 00:11:24    299s] [NR-eGR] Read 62330 PG shapes
[08/27 00:11:24    299s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2556.06 MB )
[08/27 00:11:24    299s] [NR-eGR] #Routing Blockages  : 0
[08/27 00:11:24    299s] [NR-eGR] #Instance Blockages : 6997
[08/27 00:11:24    299s] [NR-eGR] #PG Blockages       : 62330
[08/27 00:11:24    299s] [NR-eGR] #Halo Blockages     : 0
[08/27 00:11:24    299s] [NR-eGR] #Boundary Blockages : 0
[08/27 00:11:24    299s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/27 00:11:24    299s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/27 00:11:24    299s] (I)       readDataFromPlaceDB
[08/27 00:11:24    299s] (I)       Read net information..
[08/27 00:11:24    299s] [NR-eGR] Read numTotalNets=30203  numIgnoredNets=48
[08/27 00:11:24    299s] (I)       Read testcase time = 0.012 seconds
[08/27 00:11:24    299s] 
[08/27 00:11:24    299s] (I)       early_global_route_priority property id does not exist.
[08/27 00:11:24    299s] (I)       Start initializing grid graph
[08/27 00:11:24    299s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/27 00:11:24    299s] (I)       End initializing grid graph
[08/27 00:11:24    299s] (I)       Model blockages into capacity
[08/27 00:11:24    299s] (I)       Read Num Blocks=91314  Num Prerouted Wires=0  Num CS=0
[08/27 00:11:24    299s] (I)       Started Modeling ( Curr Mem: 2556.06 MB )
[08/27 00:11:24    299s] (I)       Layer 1 (H) : #blockages 59830 : #preroutes 0
[08/27 00:11:24    299s] (I)       Layer 2 (V) : #blockages 20920 : #preroutes 0
[08/27 00:11:24    299s] (I)       Layer 3 (H) : #blockages 10564 : #preroutes 0
[08/27 00:11:24    299s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2556.06 MB )
[08/27 00:11:24    299s] (I)       -- layer congestion ratio --
[08/27 00:11:24    299s] (I)       Layer 1 : 0.100000
[08/27 00:11:24    299s] (I)       Layer 2 : 0.700000
[08/27 00:11:24    299s] (I)       Layer 3 : 0.700000
[08/27 00:11:24    299s] (I)       Layer 4 : 0.700000
[08/27 00:11:24    299s] (I)       ----------------------------
[08/27 00:11:24    299s] (I)       Number of ignored nets = 48
[08/27 00:11:24    299s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/27 00:11:24    299s] (I)       Number of clock nets = 7.  Ignored: No
[08/27 00:11:24    299s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/27 00:11:24    299s] (I)       Number of special nets = 0.  Ignored: Yes
[08/27 00:11:24    299s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/27 00:11:24    299s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/27 00:11:24    299s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/27 00:11:24    299s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/27 00:11:24    299s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/27 00:11:24    299s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[08/27 00:11:24    299s] (I)       Before initializing Early Global Route syMemory usage = 2556.1 MB
[08/27 00:11:24    299s] (I)       Ndr track 0 does not exist
[08/27 00:11:24    299s] (I)       ---------------------Grid Graph Info--------------------
[08/27 00:11:24    299s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/27 00:11:24    299s] (I)       Core area           : (389760, 390000) - (1450560, 1450020)
[08/27 00:11:24    299s] (I)       Site width          :   480  (dbu)
[08/27 00:11:24    299s] (I)       Row height          :  3780  (dbu)
[08/27 00:11:24    299s] (I)       GCell width         : 18900  (dbu)
[08/27 00:11:24    299s] (I)       GCell height        : 18900  (dbu)
[08/27 00:11:24    299s] (I)       Grid                :    98    98     4
[08/27 00:11:24    299s] (I)       Layer numbers       :     1     2     3     4
[08/27 00:11:24    299s] (I)       Vertical capacity   :     0     0 18900     0
[08/27 00:11:24    299s] (I)       Horizontal capacity :     0 18900     0 18900
[08/27 00:11:24    299s] (I)       Default wire width  :   160   200   200   200
[08/27 00:11:24    299s] (I)       Default wire space  :   180   210   210   210
[08/27 00:11:24    299s] (I)       Default wire pitch  :   340   410   410   410
[08/27 00:11:24    299s] (I)       Default pitch size  :   340   420   480   420
[08/27 00:11:24    299s] (I)       First track coord   :     0   240   480   240
[08/27 00:11:24    299s] (I)       Num tracks per GCell: 55.59 45.00 39.38 45.00
[08/27 00:11:24    299s] (I)       Total num of tracks :     0  4381  3833  4381
[08/27 00:11:24    299s] (I)       Num of masks        :     1     1     1     1
[08/27 00:11:24    299s] (I)       Num of trim masks   :     0     0     0     0
[08/27 00:11:24    299s] (I)       --------------------------------------------------------
[08/27 00:11:24    299s] 
[08/27 00:11:24    299s] [NR-eGR] ============ Routing rule table ============
[08/27 00:11:24    299s] [NR-eGR] Rule id: 0  Nets: 30155 
[08/27 00:11:24    299s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/27 00:11:24    299s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/27 00:11:24    299s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 00:11:24    299s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 00:11:24    299s] [NR-eGR] ========================================
[08/27 00:11:24    299s] [NR-eGR] 
[08/27 00:11:24    299s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/27 00:11:24    299s] (I)       blocked tracks on layer2 : = 205653 / 429338 (47.90%)
[08/27 00:11:24    299s] (I)       blocked tracks on layer3 : = 162457 / 375634 (43.25%)
[08/27 00:11:24    299s] (I)       blocked tracks on layer4 : = 170208 / 429338 (39.64%)
[08/27 00:11:24    299s] (I)       After initializing Early Global Route syMemory usage = 2556.1 MB
[08/27 00:11:24    299s] (I)       Finished Loading and Dumping File ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 2556.06 MB )
[08/27 00:11:24    299s] (I)       Reset routing kernel
[08/27 00:11:24    299s] (I)       ============= Initialization =============
[08/27 00:11:24    299s] (I)       numLocalWires=97340  numGlobalNetBranches=30868  numLocalNetBranches=17987
[08/27 00:11:24    299s] (I)       totalPins=116866  totalGlobalPin=54093 (46.29%)
[08/27 00:11:24    299s] (I)       Started Build MST ( Curr Mem: 2556.06 MB )
[08/27 00:11:24    299s] (I)       Generate topology with 8 threads
[08/27 00:11:24    299s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.01 sec, Curr Mem: 2576.06 MB )
[08/27 00:11:24    299s] (I)       total 2D Cap : 762127 = (536290 H, 225837 V)
[08/27 00:11:24    299s] (I)       
[08/27 00:11:24    299s] (I)       ============  Phase 1a Route ============
[08/27 00:11:24    299s] (I)       Started Phase 1a ( Curr Mem: 2560.06 MB )
[08/27 00:11:24    299s] (I)       Started Pattern routing ( Curr Mem: 2560.06 MB )
[08/27 00:11:24    299s] (I)       Finished Pattern routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2560.06 MB )
[08/27 00:11:24    299s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2560.06 MB )
[08/27 00:11:24    299s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 173
[08/27 00:11:24    299s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2560.06 MB )
[08/27 00:11:24    299s] (I)       Usage: 75711 = (41303 H, 34408 V) = (7.70% H, 15.24% V) = (7.806e+05um H, 6.503e+05um V)
[08/27 00:11:24    299s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2560.06 MB )
[08/27 00:11:24    299s] (I)       
[08/27 00:11:24    299s] (I)       ============  Phase 1b Route ============
[08/27 00:11:24    299s] (I)       Started Phase 1b ( Curr Mem: 2560.06 MB )
[08/27 00:11:24    299s] (I)       Started Monotonic routing ( Curr Mem: 2560.06 MB )
[08/27 00:11:24    299s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2560.06 MB )
[08/27 00:11:24    299s] (I)       Usage: 75721 = (41308 H, 34413 V) = (7.70% H, 15.24% V) = (7.807e+05um H, 6.504e+05um V)
[08/27 00:11:24    299s] (I)       eGR overflow: 2.61% H + 2.47% V
[08/27 00:11:24    299s] 
[08/27 00:11:24    299s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2560.06 MB )
[08/27 00:11:24    299s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.53% H + 0.56% V
[08/27 00:11:24    299s] Finished Early Global Route rough congestion estimation: mem = 2560.1M
[08/27 00:11:24    299s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.291, REAL:0.269, MEM:2560.1M
[08/27 00:11:24    299s] earlyGlobalRoute rough estimation gcell size 5 row height
[08/27 00:11:24    299s] OPERPROF: Starting CDPad at level 1, MEM:2560.1M
[08/27 00:11:25    299s] CDPadU 0.813 -> 0.817. R=0.636, N=29988, GS=18.900
[08/27 00:11:25    299s] OPERPROF: Finished CDPad at level 1, CPU:0.229, REAL:0.079, MEM:2556.1M
[08/27 00:11:25    299s] OPERPROF: Starting npMain at level 1, MEM:2556.1M
[08/27 00:11:25    300s] OPERPROF:   Starting npPlace at level 2, MEM:2652.1M
[08/27 00:11:25    300s] AB param 19.7% (5913/29986).
[08/27 00:11:25    300s] OPERPROF:   Finished npPlace at level 2, CPU:0.292, REAL:0.140, MEM:2654.0M
[08/27 00:11:25    300s] OPERPROF: Finished npMain at level 1, CPU:0.649, REAL:0.312, MEM:2558.0M
[08/27 00:11:25    300s] Global placement CDP is working on the selected area.
[08/27 00:11:25    300s] OPERPROF: Starting npMain at level 1, MEM:2558.0M
[08/27 00:11:25    300s] OPERPROF:   Starting npPlace at level 2, MEM:2654.0M
[08/27 00:11:26    303s] OPERPROF:   Finished npPlace at level 2, CPU:2.717, REAL:0.981, MEM:2680.0M
[08/27 00:11:26    303s] OPERPROF: Finished npMain at level 1, CPU:3.008, REAL:1.114, MEM:2552.0M
[08/27 00:11:26    303s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2552.0M
[08/27 00:11:26    303s] Starting Early Global Route rough congestion estimation: mem = 2552.0M
[08/27 00:11:26    303s] (I)       Started Loading and Dumping File ( Curr Mem: 2552.05 MB )
[08/27 00:11:26    303s] (I)       Reading DB...
[08/27 00:11:26    303s] (I)       Read data from FE... (mem=2552.0M)
[08/27 00:11:26    303s] (I)       Read nodes and places... (mem=2552.0M)
[08/27 00:11:26    303s] (I)       Done Read nodes and places (cpu=0.055s, mem=2560.5M)
[08/27 00:11:26    303s] (I)       Read nets... (mem=2560.5M)
[08/27 00:11:26    303s] (I)       Done Read nets (cpu=0.106s, mem=2560.5M)
[08/27 00:11:26    303s] (I)       Done Read data from FE (cpu=0.161s, mem=2560.5M)
[08/27 00:11:26    303s] (I)       before initializing RouteDB syMemory usage = 2560.5 MB
[08/27 00:11:26    303s] (I)       == Non-default Options ==
[08/27 00:11:26    303s] (I)       Print mode                                         : 2
[08/27 00:11:26    303s] (I)       Stop if highly congested                           : false
[08/27 00:11:26    303s] (I)       Maximum routing layer                              : 4
[08/27 00:11:26    303s] (I)       Assign partition pins                              : false
[08/27 00:11:26    303s] (I)       Support large GCell                                : true
[08/27 00:11:26    303s] (I)       Number threads                                     : 8
[08/27 00:11:26    303s] (I)       Number of rows per GCell                           : 5
[08/27 00:11:26    303s] (I)       Max num rows per GCell                             : 32
[08/27 00:11:26    303s] (I)       Counted 50681 PG shapes. We will not process PG shapes layer by layer.
[08/27 00:11:26    303s] (I)       Use row-based GCell size
[08/27 00:11:26    303s] (I)       GCell unit size  : 3780
[08/27 00:11:26    303s] (I)       GCell multiplier : 5
[08/27 00:11:26    303s] (I)       build grid graph
[08/27 00:11:26    303s] (I)       build grid graph start
[08/27 00:11:26    303s] [NR-eGR] Track table information for default rule: 
[08/27 00:11:26    303s] [NR-eGR] Metal1 has no routable track
[08/27 00:11:26    303s] [NR-eGR] Metal2 has single uniform track structure
[08/27 00:11:26    303s] [NR-eGR] Metal3 has single uniform track structure
[08/27 00:11:26    303s] [NR-eGR] Metal4 has single uniform track structure
[08/27 00:11:26    303s] (I)       build grid graph end
[08/27 00:11:26    303s] (I)       ===========================================================================
[08/27 00:11:26    303s] (I)       == Report All Rule Vias ==
[08/27 00:11:26    303s] (I)       ===========================================================================
[08/27 00:11:26    303s] (I)        Via Rule : (Default)
[08/27 00:11:26    303s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/27 00:11:26    303s] (I)       ---------------------------------------------------------------------------
[08/27 00:11:26    303s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/27 00:11:26    303s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/27 00:11:26    303s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/27 00:11:26    303s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/27 00:11:26    303s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/27 00:11:26    303s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/27 00:11:26    303s] (I)       ===========================================================================
[08/27 00:11:26    303s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2560.55 MB )
[08/27 00:11:26    303s] (I)       Num PG vias on layer 2 : 0
[08/27 00:11:26    303s] (I)       Num PG vias on layer 3 : 0
[08/27 00:11:26    303s] (I)       Num PG vias on layer 4 : 0
[08/27 00:11:26    303s] [NR-eGR] Read 62330 PG shapes
[08/27 00:11:26    303s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2560.55 MB )
[08/27 00:11:26    303s] [NR-eGR] #Routing Blockages  : 0
[08/27 00:11:26    303s] [NR-eGR] #Instance Blockages : 6997
[08/27 00:11:26    303s] [NR-eGR] #PG Blockages       : 62330
[08/27 00:11:26    303s] [NR-eGR] #Halo Blockages     : 0
[08/27 00:11:26    303s] [NR-eGR] #Boundary Blockages : 0
[08/27 00:11:26    303s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/27 00:11:26    303s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/27 00:11:26    303s] (I)       readDataFromPlaceDB
[08/27 00:11:26    303s] (I)       Read net information..
[08/27 00:11:26    303s] [NR-eGR] Read numTotalNets=30203  numIgnoredNets=48
[08/27 00:11:26    303s] (I)       Read testcase time = 0.017 seconds
[08/27 00:11:26    303s] 
[08/27 00:11:26    303s] (I)       early_global_route_priority property id does not exist.
[08/27 00:11:26    303s] (I)       Start initializing grid graph
[08/27 00:11:26    303s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/27 00:11:26    303s] (I)       End initializing grid graph
[08/27 00:11:26    303s] (I)       Model blockages into capacity
[08/27 00:11:26    303s] (I)       Read Num Blocks=91314  Num Prerouted Wires=0  Num CS=0
[08/27 00:11:26    303s] (I)       Started Modeling ( Curr Mem: 2567.22 MB )
[08/27 00:11:26    303s] (I)       Layer 1 (H) : #blockages 59830 : #preroutes 0
[08/27 00:11:26    303s] (I)       Layer 2 (V) : #blockages 20920 : #preroutes 0
[08/27 00:11:26    303s] (I)       Layer 3 (H) : #blockages 10564 : #preroutes 0
[08/27 00:11:26    303s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2567.22 MB )
[08/27 00:11:26    303s] (I)       -- layer congestion ratio --
[08/27 00:11:26    303s] (I)       Layer 1 : 0.100000
[08/27 00:11:26    303s] (I)       Layer 2 : 0.700000
[08/27 00:11:26    303s] (I)       Layer 3 : 0.700000
[08/27 00:11:26    303s] (I)       Layer 4 : 0.700000
[08/27 00:11:26    303s] (I)       ----------------------------
[08/27 00:11:26    303s] (I)       Number of ignored nets = 48
[08/27 00:11:26    303s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/27 00:11:26    303s] (I)       Number of clock nets = 7.  Ignored: No
[08/27 00:11:26    303s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/27 00:11:26    303s] (I)       Number of special nets = 0.  Ignored: Yes
[08/27 00:11:26    303s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/27 00:11:26    303s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/27 00:11:26    303s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/27 00:11:26    303s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/27 00:11:26    303s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/27 00:11:26    303s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[08/27 00:11:26    303s] (I)       Before initializing Early Global Route syMemory usage = 2567.2 MB
[08/27 00:11:26    303s] (I)       Ndr track 0 does not exist
[08/27 00:11:26    303s] (I)       ---------------------Grid Graph Info--------------------
[08/27 00:11:26    303s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/27 00:11:26    303s] (I)       Core area           : (389760, 390000) - (1450560, 1450020)
[08/27 00:11:26    303s] (I)       Site width          :   480  (dbu)
[08/27 00:11:26    303s] (I)       Row height          :  3780  (dbu)
[08/27 00:11:26    303s] (I)       GCell width         : 18900  (dbu)
[08/27 00:11:26    303s] (I)       GCell height        : 18900  (dbu)
[08/27 00:11:26    303s] (I)       Grid                :    98    98     4
[08/27 00:11:26    303s] (I)       Layer numbers       :     1     2     3     4
[08/27 00:11:26    303s] (I)       Vertical capacity   :     0     0 18900     0
[08/27 00:11:26    303s] (I)       Horizontal capacity :     0 18900     0 18900
[08/27 00:11:26    303s] (I)       Default wire width  :   160   200   200   200
[08/27 00:11:26    303s] (I)       Default wire space  :   180   210   210   210
[08/27 00:11:26    303s] (I)       Default wire pitch  :   340   410   410   410
[08/27 00:11:26    303s] (I)       Default pitch size  :   340   420   480   420
[08/27 00:11:26    303s] (I)       First track coord   :     0   240   480   240
[08/27 00:11:26    303s] (I)       Num tracks per GCell: 55.59 45.00 39.38 45.00
[08/27 00:11:26    303s] (I)       Total num of tracks :     0  4381  3833  4381
[08/27 00:11:26    303s] (I)       Num of masks        :     1     1     1     1
[08/27 00:11:26    303s] (I)       Num of trim masks   :     0     0     0     0
[08/27 00:11:26    303s] (I)       --------------------------------------------------------
[08/27 00:11:26    303s] 
[08/27 00:11:26    303s] [NR-eGR] ============ Routing rule table ============
[08/27 00:11:26    303s] [NR-eGR] Rule id: 0  Nets: 30155 
[08/27 00:11:26    303s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/27 00:11:26    303s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/27 00:11:26    303s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 00:11:26    303s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 00:11:26    303s] [NR-eGR] ========================================
[08/27 00:11:26    303s] [NR-eGR] 
[08/27 00:11:26    303s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/27 00:11:26    303s] (I)       blocked tracks on layer2 : = 205658 / 429338 (47.90%)
[08/27 00:11:26    303s] (I)       blocked tracks on layer3 : = 162457 / 375634 (43.25%)
[08/27 00:11:26    303s] (I)       blocked tracks on layer4 : = 170208 / 429338 (39.64%)
[08/27 00:11:26    303s] (I)       After initializing Early Global Route syMemory usage = 2567.2 MB
[08/27 00:11:26    303s] (I)       Finished Loading and Dumping File ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 2567.22 MB )
[08/27 00:11:26    303s] (I)       Reset routing kernel
[08/27 00:11:26    303s] (I)       ============= Initialization =============
[08/27 00:11:26    303s] (I)       numLocalWires=97652  numGlobalNetBranches=30917  numLocalNetBranches=18091
[08/27 00:11:26    303s] (I)       totalPins=116866  totalGlobalPin=53846 (46.07%)
[08/27 00:11:26    303s] (I)       Started Build MST ( Curr Mem: 2567.22 MB )
[08/27 00:11:26    303s] (I)       Generate topology with 8 threads
[08/27 00:11:26    303s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.01 sec, Curr Mem: 2587.22 MB )
[08/27 00:11:26    303s] (I)       total 2D Cap : 762123 = (536286 H, 225837 V)
[08/27 00:11:26    303s] (I)       
[08/27 00:11:26    303s] (I)       ============  Phase 1a Route ============
[08/27 00:11:26    303s] (I)       Started Phase 1a ( Curr Mem: 2571.22 MB )
[08/27 00:11:26    303s] (I)       Started Pattern routing ( Curr Mem: 2571.22 MB )
[08/27 00:11:26    303s] (I)       Finished Pattern routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2571.22 MB )
[08/27 00:11:26    303s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2571.22 MB )
[08/27 00:11:26    303s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 173
[08/27 00:11:26    303s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2571.22 MB )
[08/27 00:11:26    303s] (I)       Usage: 75229 = (41030 H, 34199 V) = (7.65% H, 15.14% V) = (7.755e+05um H, 6.464e+05um V)
[08/27 00:11:26    303s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2571.22 MB )
[08/27 00:11:26    303s] (I)       
[08/27 00:11:26    303s] (I)       ============  Phase 1b Route ============
[08/27 00:11:26    303s] (I)       Started Phase 1b ( Curr Mem: 2571.22 MB )
[08/27 00:11:26    303s] (I)       Started Monotonic routing ( Curr Mem: 2571.22 MB )
[08/27 00:11:26    303s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2571.22 MB )
[08/27 00:11:26    303s] (I)       Usage: 75237 = (41035 H, 34202 V) = (7.65% H, 15.14% V) = (7.756e+05um H, 6.464e+05um V)
[08/27 00:11:26    303s] (I)       eGR overflow: 2.61% H + 2.47% V
[08/27 00:11:26    303s] 
[08/27 00:11:26    303s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2571.22 MB )
[08/27 00:11:26    303s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.53% H + 0.58% V
[08/27 00:11:26    303s] Finished Early Global Route rough congestion estimation: mem = 2571.2M
[08/27 00:11:26    303s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.321, REAL:0.302, MEM:2571.2M
[08/27 00:11:26    303s] earlyGlobalRoute rough estimation gcell size 5 row height
[08/27 00:11:26    303s] OPERPROF: Starting CDPad at level 1, MEM:2571.2M
[08/27 00:11:26    303s] CDPadU 0.817 -> 0.820. R=0.636, N=29988, GS=18.900
[08/27 00:11:26    303s] OPERPROF: Finished CDPad at level 1, CPU:0.228, REAL:0.080, MEM:2567.2M
[08/27 00:11:26    303s] OPERPROF: Starting npMain at level 1, MEM:2567.2M
[08/27 00:11:27    304s] OPERPROF:   Starting npPlace at level 2, MEM:2663.2M
[08/27 00:11:27    304s] AB param 32.2% (9647/29986).
[08/27 00:11:27    304s] OPERPROF:   Finished npPlace at level 2, CPU:0.304, REAL:0.151, MEM:2659.2M
[08/27 00:11:27    304s] OPERPROF: Finished npMain at level 1, CPU:0.650, REAL:0.319, MEM:2563.2M
[08/27 00:11:27    304s] Global placement CDP is working on the selected area.
[08/27 00:11:27    304s] OPERPROF: Starting npMain at level 1, MEM:2563.2M
[08/27 00:11:27    304s] OPERPROF:   Starting npPlace at level 2, MEM:2659.2M
[08/27 00:11:28    308s] OPERPROF:   Finished npPlace at level 2, CPU:3.436, REAL:1.131, MEM:2682.2M
[08/27 00:11:28    308s] OPERPROF: Finished npMain at level 1, CPU:3.758, REAL:1.282, MEM:2554.2M
[08/27 00:11:28    308s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2554.2M
[08/27 00:11:28    308s] Starting Early Global Route rough congestion estimation: mem = 2554.2M
[08/27 00:11:28    308s] (I)       Started Loading and Dumping File ( Curr Mem: 2554.20 MB )
[08/27 00:11:28    308s] (I)       Reading DB...
[08/27 00:11:28    308s] (I)       Read data from FE... (mem=2554.2M)
[08/27 00:11:28    308s] (I)       Read nodes and places... (mem=2554.2M)
[08/27 00:11:28    308s] (I)       Done Read nodes and places (cpu=0.049s, mem=2567.0M)
[08/27 00:11:28    308s] (I)       Read nets... (mem=2567.0M)
[08/27 00:11:28    308s] (I)       Done Read nets (cpu=0.100s, mem=2567.0M)
[08/27 00:11:28    308s] (I)       Done Read data from FE (cpu=0.150s, mem=2567.0M)
[08/27 00:11:28    308s] (I)       before initializing RouteDB syMemory usage = 2567.0 MB
[08/27 00:11:28    308s] (I)       == Non-default Options ==
[08/27 00:11:28    308s] (I)       Print mode                                         : 2
[08/27 00:11:28    308s] (I)       Stop if highly congested                           : false
[08/27 00:11:28    308s] (I)       Maximum routing layer                              : 4
[08/27 00:11:28    308s] (I)       Assign partition pins                              : false
[08/27 00:11:28    308s] (I)       Support large GCell                                : true
[08/27 00:11:28    308s] (I)       Number threads                                     : 8
[08/27 00:11:28    308s] (I)       Number of rows per GCell                           : 5
[08/27 00:11:28    308s] (I)       Max num rows per GCell                             : 32
[08/27 00:11:28    308s] (I)       Counted 50681 PG shapes. We will not process PG shapes layer by layer.
[08/27 00:11:28    308s] (I)       Use row-based GCell size
[08/27 00:11:28    308s] (I)       GCell unit size  : 3780
[08/27 00:11:28    308s] (I)       GCell multiplier : 5
[08/27 00:11:28    308s] (I)       build grid graph
[08/27 00:11:28    308s] (I)       build grid graph start
[08/27 00:11:28    308s] [NR-eGR] Track table information for default rule: 
[08/27 00:11:28    308s] [NR-eGR] Metal1 has no routable track
[08/27 00:11:28    308s] [NR-eGR] Metal2 has single uniform track structure
[08/27 00:11:28    308s] [NR-eGR] Metal3 has single uniform track structure
[08/27 00:11:28    308s] [NR-eGR] Metal4 has single uniform track structure
[08/27 00:11:28    308s] (I)       build grid graph end
[08/27 00:11:28    308s] (I)       ===========================================================================
[08/27 00:11:28    308s] (I)       == Report All Rule Vias ==
[08/27 00:11:28    308s] (I)       ===========================================================================
[08/27 00:11:28    308s] (I)        Via Rule : (Default)
[08/27 00:11:28    308s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/27 00:11:28    308s] (I)       ---------------------------------------------------------------------------
[08/27 00:11:28    308s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/27 00:11:28    308s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/27 00:11:28    308s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/27 00:11:28    308s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/27 00:11:28    308s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/27 00:11:28    308s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/27 00:11:28    308s] (I)       ===========================================================================
[08/27 00:11:28    308s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2566.95 MB )
[08/27 00:11:28    308s] (I)       Num PG vias on layer 2 : 0
[08/27 00:11:28    308s] (I)       Num PG vias on layer 3 : 0
[08/27 00:11:28    308s] (I)       Num PG vias on layer 4 : 0
[08/27 00:11:28    308s] [NR-eGR] Read 62330 PG shapes
[08/27 00:11:28    308s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2566.95 MB )
[08/27 00:11:28    308s] [NR-eGR] #Routing Blockages  : 0
[08/27 00:11:28    308s] [NR-eGR] #Instance Blockages : 6997
[08/27 00:11:28    308s] [NR-eGR] #PG Blockages       : 62330
[08/27 00:11:28    308s] [NR-eGR] #Halo Blockages     : 0
[08/27 00:11:28    308s] [NR-eGR] #Boundary Blockages : 0
[08/27 00:11:28    308s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/27 00:11:28    308s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/27 00:11:28    308s] (I)       readDataFromPlaceDB
[08/27 00:11:28    308s] (I)       Read net information..
[08/27 00:11:28    308s] [NR-eGR] Read numTotalNets=30203  numIgnoredNets=48
[08/27 00:11:28    308s] (I)       Read testcase time = 0.019 seconds
[08/27 00:11:28    308s] 
[08/27 00:11:28    308s] (I)       early_global_route_priority property id does not exist.
[08/27 00:11:28    308s] (I)       Start initializing grid graph
[08/27 00:11:28    308s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/27 00:11:28    308s] (I)       End initializing grid graph
[08/27 00:11:28    308s] (I)       Model blockages into capacity
[08/27 00:11:28    308s] (I)       Read Num Blocks=91314  Num Prerouted Wires=0  Num CS=0
[08/27 00:11:28    308s] (I)       Started Modeling ( Curr Mem: 2573.62 MB )
[08/27 00:11:28    308s] (I)       Layer 1 (H) : #blockages 59830 : #preroutes 0
[08/27 00:11:28    308s] (I)       Layer 2 (V) : #blockages 20920 : #preroutes 0
[08/27 00:11:28    308s] (I)       Layer 3 (H) : #blockages 10564 : #preroutes 0
[08/27 00:11:28    308s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2573.62 MB )
[08/27 00:11:28    308s] (I)       -- layer congestion ratio --
[08/27 00:11:28    308s] (I)       Layer 1 : 0.100000
[08/27 00:11:28    308s] (I)       Layer 2 : 0.700000
[08/27 00:11:28    308s] (I)       Layer 3 : 0.700000
[08/27 00:11:28    308s] (I)       Layer 4 : 0.700000
[08/27 00:11:28    308s] (I)       ----------------------------
[08/27 00:11:28    308s] (I)       Number of ignored nets = 48
[08/27 00:11:28    308s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/27 00:11:28    308s] (I)       Number of clock nets = 7.  Ignored: No
[08/27 00:11:28    308s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/27 00:11:28    308s] (I)       Number of special nets = 0.  Ignored: Yes
[08/27 00:11:28    308s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/27 00:11:28    308s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/27 00:11:28    308s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/27 00:11:28    308s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/27 00:11:28    308s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/27 00:11:28    308s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[08/27 00:11:28    308s] (I)       Before initializing Early Global Route syMemory usage = 2573.6 MB
[08/27 00:11:28    308s] (I)       Ndr track 0 does not exist
[08/27 00:11:28    308s] (I)       ---------------------Grid Graph Info--------------------
[08/27 00:11:28    308s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/27 00:11:28    308s] (I)       Core area           : (389760, 390000) - (1450560, 1450020)
[08/27 00:11:28    308s] (I)       Site width          :   480  (dbu)
[08/27 00:11:28    308s] (I)       Row height          :  3780  (dbu)
[08/27 00:11:28    308s] (I)       GCell width         : 18900  (dbu)
[08/27 00:11:28    308s] (I)       GCell height        : 18900  (dbu)
[08/27 00:11:28    308s] (I)       Grid                :    98    98     4
[08/27 00:11:28    308s] (I)       Layer numbers       :     1     2     3     4
[08/27 00:11:28    308s] (I)       Vertical capacity   :     0     0 18900     0
[08/27 00:11:28    308s] (I)       Horizontal capacity :     0 18900     0 18900
[08/27 00:11:28    308s] (I)       Default wire width  :   160   200   200   200
[08/27 00:11:28    308s] (I)       Default wire space  :   180   210   210   210
[08/27 00:11:28    308s] (I)       Default wire pitch  :   340   410   410   410
[08/27 00:11:28    308s] (I)       Default pitch size  :   340   420   480   420
[08/27 00:11:28    308s] (I)       First track coord   :     0   240   480   240
[08/27 00:11:28    308s] (I)       Num tracks per GCell: 55.59 45.00 39.38 45.00
[08/27 00:11:28    308s] (I)       Total num of tracks :     0  4381  3833  4381
[08/27 00:11:28    308s] (I)       Num of masks        :     1     1     1     1
[08/27 00:11:28    308s] (I)       Num of trim masks   :     0     0     0     0
[08/27 00:11:28    308s] (I)       --------------------------------------------------------
[08/27 00:11:28    308s] 
[08/27 00:11:28    308s] [NR-eGR] ============ Routing rule table ============
[08/27 00:11:28    308s] [NR-eGR] Rule id: 0  Nets: 30155 
[08/27 00:11:28    308s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/27 00:11:28    308s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/27 00:11:28    308s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 00:11:28    308s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 00:11:28    308s] [NR-eGR] ========================================
[08/27 00:11:28    308s] [NR-eGR] 
[08/27 00:11:28    308s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/27 00:11:28    308s] (I)       blocked tracks on layer2 : = 205679 / 429338 (47.91%)
[08/27 00:11:28    308s] (I)       blocked tracks on layer3 : = 162457 / 375634 (43.25%)
[08/27 00:11:28    308s] (I)       blocked tracks on layer4 : = 170208 / 429338 (39.64%)
[08/27 00:11:28    308s] (I)       After initializing Early Global Route syMemory usage = 2573.6 MB
[08/27 00:11:28    308s] (I)       Finished Loading and Dumping File ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 2573.62 MB )
[08/27 00:11:28    308s] (I)       Reset routing kernel
[08/27 00:11:28    308s] (I)       ============= Initialization =============
[08/27 00:11:28    308s] (I)       numLocalWires=97522  numGlobalNetBranches=31001  numLocalNetBranches=17941
[08/27 00:11:28    308s] (I)       totalPins=116866  totalGlobalPin=53980 (46.19%)
[08/27 00:11:28    308s] (I)       Started Build MST ( Curr Mem: 2573.62 MB )
[08/27 00:11:28    308s] (I)       Generate topology with 8 threads
[08/27 00:11:28    308s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.01 sec, Curr Mem: 2593.62 MB )
[08/27 00:11:28    308s] (I)       total 2D Cap : 762106 = (536269 H, 225837 V)
[08/27 00:11:28    308s] (I)       
[08/27 00:11:28    308s] (I)       ============  Phase 1a Route ============
[08/27 00:11:28    308s] (I)       Started Phase 1a ( Curr Mem: 2569.62 MB )
[08/27 00:11:28    308s] (I)       Started Pattern routing ( Curr Mem: 2569.62 MB )
[08/27 00:11:28    308s] (I)       Finished Pattern routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2569.62 MB )
[08/27 00:11:28    308s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2569.62 MB )
[08/27 00:11:28    308s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 173
[08/27 00:11:28    308s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2569.62 MB )
[08/27 00:11:28    308s] (I)       Usage: 75279 = (40858 H, 34421 V) = (7.62% H, 15.24% V) = (7.722e+05um H, 6.506e+05um V)
[08/27 00:11:28    308s] (I)       Finished Phase 1a ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2569.62 MB )
[08/27 00:11:28    308s] (I)       
[08/27 00:11:28    308s] (I)       ============  Phase 1b Route ============
[08/27 00:11:28    308s] (I)       Started Phase 1b ( Curr Mem: 2569.62 MB )
[08/27 00:11:28    308s] (I)       Started Monotonic routing ( Curr Mem: 2569.62 MB )
[08/27 00:11:28    308s] (I)       Finished Monotonic routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2569.62 MB )
[08/27 00:11:28    308s] (I)       Usage: 75285 = (40863 H, 34422 V) = (7.62% H, 15.24% V) = (7.723e+05um H, 6.506e+05um V)
[08/27 00:11:28    308s] (I)       eGR overflow: 2.61% H + 2.39% V
[08/27 00:11:28    308s] 
[08/27 00:11:28    308s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2569.62 MB )
[08/27 00:11:28    308s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.53% H + 0.51% V
[08/27 00:11:28    308s] Finished Early Global Route rough congestion estimation: mem = 2569.6M
[08/27 00:11:28    308s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.325, REAL:0.305, MEM:2569.6M
[08/27 00:11:28    308s] earlyGlobalRoute rough estimation gcell size 5 row height
[08/27 00:11:28    308s] OPERPROF: Starting CDPad at level 1, MEM:2569.6M
[08/27 00:11:28    308s] CDPadU 0.820 -> 0.823. R=0.636, N=29988, GS=18.900
[08/27 00:11:28    308s] OPERPROF: Finished CDPad at level 1, CPU:0.244, REAL:0.092, MEM:2573.6M
[08/27 00:11:28    308s] OPERPROF: Starting npMain at level 1, MEM:2573.6M
[08/27 00:11:29    309s] OPERPROF:   Starting npPlace at level 2, MEM:2669.6M
[08/27 00:11:29    309s] OPERPROF:   Finished npPlace at level 2, CPU:0.299, REAL:0.149, MEM:2661.6M
[08/27 00:11:29    309s] OPERPROF: Finished npMain at level 1, CPU:0.652, REAL:0.316, MEM:2565.6M
[08/27 00:11:29    309s] Global placement CDP skipped at cutLevel 11.
[08/27 00:11:29    309s] Iteration 11: Total net bbox = 1.112e+06 (5.87e+05 5.25e+05)
[08/27 00:11:29    309s]               Est.  stn bbox = 1.420e+06 (7.45e+05 6.74e+05)
[08/27 00:11:29    309s]               cpu = 0:00:39.3 real = 0:00:12.0 mem = 2565.6M
[08/27 00:11:29    309s] Iteration 12: Total net bbox = 1.112e+06 (5.87e+05 5.25e+05)
[08/27 00:11:29    309s]               Est.  stn bbox = 1.420e+06 (7.45e+05 6.74e+05)
[08/27 00:11:29    309s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2565.6M
[08/27 00:11:29    309s] OPERPROF: Starting npMain at level 1, MEM:2565.6M
[08/27 00:11:29    309s] OPERPROF:   Starting npPlace at level 2, MEM:2661.6M
[08/27 00:11:43    361s] OPERPROF:   Finished npPlace at level 2, CPU:51.846, REAL:13.787, MEM:2694.6M
[08/27 00:11:43    361s] OPERPROF: Finished npMain at level 1, CPU:52.198, REAL:13.951, MEM:2566.6M
[08/27 00:11:43    361s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2566.6M
[08/27 00:11:43    361s] Starting Early Global Route rough congestion estimation: mem = 2566.6M
[08/27 00:11:43    361s] (I)       Started Loading and Dumping File ( Curr Mem: 2566.59 MB )
[08/27 00:11:43    361s] (I)       Reading DB...
[08/27 00:11:43    361s] (I)       Read data from FE... (mem=2566.6M)
[08/27 00:11:43    361s] (I)       Read nodes and places... (mem=2566.6M)
[08/27 00:11:43    361s] (I)       Done Read nodes and places (cpu=0.043s, mem=2566.6M)
[08/27 00:11:43    361s] (I)       Read nets... (mem=2566.6M)
[08/27 00:11:43    362s] (I)       Done Read nets (cpu=0.086s, mem=2566.6M)
[08/27 00:11:43    362s] (I)       Done Read data from FE (cpu=0.130s, mem=2566.6M)
[08/27 00:11:43    362s] (I)       before initializing RouteDB syMemory usage = 2566.6 MB
[08/27 00:11:43    362s] (I)       == Non-default Options ==
[08/27 00:11:43    362s] (I)       Print mode                                         : 2
[08/27 00:11:43    362s] (I)       Stop if highly congested                           : false
[08/27 00:11:43    362s] (I)       Maximum routing layer                              : 4
[08/27 00:11:43    362s] (I)       Assign partition pins                              : false
[08/27 00:11:43    362s] (I)       Support large GCell                                : true
[08/27 00:11:43    362s] (I)       Number threads                                     : 8
[08/27 00:11:43    362s] (I)       Number of rows per GCell                           : 3
[08/27 00:11:43    362s] (I)       Max num rows per GCell                             : 32
[08/27 00:11:43    362s] (I)       Counted 50681 PG shapes. We will not process PG shapes layer by layer.
[08/27 00:11:43    362s] (I)       Use row-based GCell size
[08/27 00:11:43    362s] (I)       GCell unit size  : 3780
[08/27 00:11:43    362s] (I)       GCell multiplier : 3
[08/27 00:11:43    362s] (I)       build grid graph
[08/27 00:11:43    362s] (I)       build grid graph start
[08/27 00:11:43    362s] [NR-eGR] Track table information for default rule: 
[08/27 00:11:43    362s] [NR-eGR] Metal1 has no routable track
[08/27 00:11:43    362s] [NR-eGR] Metal2 has single uniform track structure
[08/27 00:11:43    362s] [NR-eGR] Metal3 has single uniform track structure
[08/27 00:11:43    362s] [NR-eGR] Metal4 has single uniform track structure
[08/27 00:11:43    362s] (I)       build grid graph end
[08/27 00:11:43    362s] (I)       ===========================================================================
[08/27 00:11:43    362s] (I)       == Report All Rule Vias ==
[08/27 00:11:43    362s] (I)       ===========================================================================
[08/27 00:11:43    362s] (I)        Via Rule : (Default)
[08/27 00:11:43    362s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/27 00:11:43    362s] (I)       ---------------------------------------------------------------------------
[08/27 00:11:43    362s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/27 00:11:43    362s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/27 00:11:43    362s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/27 00:11:43    362s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/27 00:11:43    362s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/27 00:11:43    362s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/27 00:11:43    362s] (I)       ===========================================================================
[08/27 00:11:43    362s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2566.59 MB )
[08/27 00:11:43    362s] (I)       Num PG vias on layer 2 : 0
[08/27 00:11:43    362s] (I)       Num PG vias on layer 3 : 0
[08/27 00:11:43    362s] (I)       Num PG vias on layer 4 : 0
[08/27 00:11:43    362s] [NR-eGR] Read 62330 PG shapes
[08/27 00:11:43    362s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2566.59 MB )
[08/27 00:11:43    362s] [NR-eGR] #Routing Blockages  : 0
[08/27 00:11:43    362s] [NR-eGR] #Instance Blockages : 6997
[08/27 00:11:43    362s] [NR-eGR] #PG Blockages       : 62330
[08/27 00:11:43    362s] [NR-eGR] #Halo Blockages     : 0
[08/27 00:11:43    362s] [NR-eGR] #Boundary Blockages : 0
[08/27 00:11:43    362s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/27 00:11:43    362s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/27 00:11:43    362s] (I)       readDataFromPlaceDB
[08/27 00:11:43    362s] (I)       Read net information..
[08/27 00:11:43    362s] [NR-eGR] Read numTotalNets=30203  numIgnoredNets=48
[08/27 00:11:43    362s] (I)       Read testcase time = 0.014 seconds
[08/27 00:11:43    362s] 
[08/27 00:11:43    362s] (I)       early_global_route_priority property id does not exist.
[08/27 00:11:43    362s] (I)       Start initializing grid graph
[08/27 00:11:43    362s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/27 00:11:43    362s] (I)       End initializing grid graph
[08/27 00:11:43    362s] (I)       Model blockages into capacity
[08/27 00:11:43    362s] (I)       Read Num Blocks=91314  Num Prerouted Wires=0  Num CS=0
[08/27 00:11:43    362s] (I)       Started Modeling ( Curr Mem: 2573.27 MB )
[08/27 00:11:43    362s] (I)       Layer 1 (H) : #blockages 59830 : #preroutes 0
[08/27 00:11:43    362s] (I)       Layer 2 (V) : #blockages 20920 : #preroutes 0
[08/27 00:11:43    362s] (I)       Layer 3 (H) : #blockages 10564 : #preroutes 0
[08/27 00:11:43    362s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2573.27 MB )
[08/27 00:11:43    362s] (I)       -- layer congestion ratio --
[08/27 00:11:43    362s] (I)       Layer 1 : 0.100000
[08/27 00:11:43    362s] (I)       Layer 2 : 0.700000
[08/27 00:11:43    362s] (I)       Layer 3 : 0.700000
[08/27 00:11:43    362s] (I)       Layer 4 : 0.700000
[08/27 00:11:43    362s] (I)       ----------------------------
[08/27 00:11:43    362s] (I)       Number of ignored nets = 48
[08/27 00:11:43    362s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/27 00:11:43    362s] (I)       Number of clock nets = 7.  Ignored: No
[08/27 00:11:43    362s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/27 00:11:43    362s] (I)       Number of special nets = 0.  Ignored: Yes
[08/27 00:11:43    362s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/27 00:11:43    362s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/27 00:11:43    362s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/27 00:11:43    362s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/27 00:11:43    362s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/27 00:11:43    362s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[08/27 00:11:43    362s] (I)       Before initializing Early Global Route syMemory usage = 2573.3 MB
[08/27 00:11:43    362s] (I)       Ndr track 0 does not exist
[08/27 00:11:43    362s] (I)       ---------------------Grid Graph Info--------------------
[08/27 00:11:43    362s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/27 00:11:43    362s] (I)       Core area           : (389760, 390000) - (1450560, 1450020)
[08/27 00:11:43    362s] (I)       Site width          :   480  (dbu)
[08/27 00:11:43    362s] (I)       Row height          :  3780  (dbu)
[08/27 00:11:43    362s] (I)       GCell width         : 11340  (dbu)
[08/27 00:11:43    362s] (I)       GCell height        : 11340  (dbu)
[08/27 00:11:43    362s] (I)       Grid                :   163   163     4
[08/27 00:11:43    362s] (I)       Layer numbers       :     1     2     3     4
[08/27 00:11:43    362s] (I)       Vertical capacity   :     0     0 11340     0
[08/27 00:11:43    362s] (I)       Horizontal capacity :     0 11340     0 11340
[08/27 00:11:43    362s] (I)       Default wire width  :   160   200   200   200
[08/27 00:11:43    362s] (I)       Default wire space  :   180   210   210   210
[08/27 00:11:43    362s] (I)       Default wire pitch  :   340   410   410   410
[08/27 00:11:43    362s] (I)       Default pitch size  :   340   420   480   420
[08/27 00:11:43    362s] (I)       First track coord   :     0   240   480   240
[08/27 00:11:43    362s] (I)       Num tracks per GCell: 33.35 27.00 23.62 27.00
[08/27 00:11:43    362s] (I)       Total num of tracks :     0  4381  3833  4381
[08/27 00:11:43    362s] (I)       Num of masks        :     1     1     1     1
[08/27 00:11:43    362s] (I)       Num of trim masks   :     0     0     0     0
[08/27 00:11:43    362s] (I)       --------------------------------------------------------
[08/27 00:11:43    362s] 
[08/27 00:11:43    362s] [NR-eGR] ============ Routing rule table ============
[08/27 00:11:43    362s] [NR-eGR] Rule id: 0  Nets: 30155 
[08/27 00:11:43    362s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/27 00:11:43    362s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/27 00:11:43    362s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 00:11:43    362s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 00:11:43    362s] [NR-eGR] ========================================
[08/27 00:11:43    362s] [NR-eGR] 
[08/27 00:11:43    362s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/27 00:11:43    362s] (I)       blocked tracks on layer2 : = 328085 / 714103 (45.94%)
[08/27 00:11:43    362s] (I)       blocked tracks on layer3 : = 263814 / 624779 (42.23%)
[08/27 00:11:43    362s] (I)       blocked tracks on layer4 : = 276921 / 714103 (38.78%)
[08/27 00:11:43    362s] (I)       After initializing Early Global Route syMemory usage = 2573.3 MB
[08/27 00:11:43    362s] (I)       Finished Loading and Dumping File ( CPU: 0.20 sec, Real: 0.20 sec, Curr Mem: 2573.27 MB )
[08/27 00:11:43    362s] (I)       Reset routing kernel
[08/27 00:11:43    362s] (I)       ============= Initialization =============
[08/27 00:11:43    362s] (I)       numLocalWires=66747  numGlobalNetBranches=22549  numLocalNetBranches=10992
[08/27 00:11:43    362s] (I)       totalPins=116866  totalGlobalPin=73701 (63.06%)
[08/27 00:11:43    362s] (I)       Started Build MST ( Curr Mem: 2573.27 MB )
[08/27 00:11:43    362s] (I)       Generate topology with 8 threads
[08/27 00:11:43    362s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.01 sec, Curr Mem: 2593.27 MB )
[08/27 00:11:43    362s] (I)       total 2D Cap : 1269652 = (893849 H, 375803 V)
[08/27 00:11:43    362s] (I)       
[08/27 00:11:43    362s] (I)       ============  Phase 1a Route ============
[08/27 00:11:43    362s] (I)       Started Phase 1a ( Curr Mem: 2573.27 MB )
[08/27 00:11:43    362s] (I)       Started Pattern routing ( Curr Mem: 2573.27 MB )
[08/27 00:11:43    362s] (I)       Finished Pattern routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2573.27 MB )
[08/27 00:11:43    362s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2573.27 MB )
[08/27 00:11:43    362s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 174
[08/27 00:11:43    362s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2573.27 MB )
[08/27 00:11:43    362s] (I)       Usage: 130758 = (70482 H, 60276 V) = (7.89% H, 16.04% V) = (7.993e+05um H, 6.835e+05um V)
[08/27 00:11:43    362s] (I)       Finished Phase 1a ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2573.27 MB )
[08/27 00:11:43    362s] (I)       
[08/27 00:11:43    362s] (I)       ============  Phase 1b Route ============
[08/27 00:11:43    362s] (I)       Started Phase 1b ( Curr Mem: 2573.27 MB )
[08/27 00:11:43    362s] (I)       Started Monotonic routing ( Curr Mem: 2573.27 MB )
[08/27 00:11:43    362s] (I)       Finished Monotonic routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2573.27 MB )
[08/27 00:11:43    362s] (I)       Usage: 130824 = (70530 H, 60294 V) = (7.89% H, 16.04% V) = (7.998e+05um H, 6.837e+05um V)
[08/27 00:11:43    362s] (I)       eGR overflow: 1.24% H + 2.57% V
[08/27 00:11:43    362s] 
[08/27 00:11:43    362s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2573.27 MB )
[08/27 00:11:43    362s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.36% H + 0.78% V
[08/27 00:11:43    362s] Finished Early Global Route rough congestion estimation: mem = 2573.3M
[08/27 00:11:43    362s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.322, REAL:0.296, MEM:2573.3M
[08/27 00:11:43    362s] earlyGlobalRoute rough estimation gcell size 3 row height
[08/27 00:11:43    362s] OPERPROF: Starting CDPad at level 1, MEM:2573.3M
[08/27 00:11:43    362s] CDPadU 0.822 -> 0.839. R=0.636, N=29988, GS=11.340
[08/27 00:11:43    362s] OPERPROF: Finished CDPad at level 1, CPU:0.266, REAL:0.094, MEM:2573.3M
[08/27 00:11:43    362s] OPERPROF: Starting npMain at level 1, MEM:2573.3M
[08/27 00:11:43    362s] OPERPROF:   Starting npPlace at level 2, MEM:2669.3M
[08/27 00:11:43    363s] AB param 74.9% (22449/29986).
[08/27 00:11:44    363s] OPERPROF:   Finished npPlace at level 2, CPU:0.341, REAL:0.198, MEM:2662.3M
[08/27 00:11:44    363s] OPERPROF: Finished npMain at level 1, CPU:0.664, REAL:0.352, MEM:2566.3M
[08/27 00:11:44    363s] Global placement CDP is working on the full area.
[08/27 00:11:44    363s] OPERPROF: Starting npMain at level 1, MEM:2566.3M
[08/27 00:11:44    363s] OPERPROF:   Starting npPlace at level 2, MEM:2662.3M
[08/27 00:11:53    400s] OPERPROF:   Finished npPlace at level 2, CPU:36.644, REAL:9.788, MEM:2696.0M
[08/27 00:11:53    400s] OPERPROF: Finished npMain at level 1, CPU:36.954, REAL:9.936, MEM:2568.0M
[08/27 00:11:53    400s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2568.0M
[08/27 00:11:53    400s] Starting Early Global Route rough congestion estimation: mem = 2568.0M
[08/27 00:11:53    400s] (I)       Started Loading and Dumping File ( Curr Mem: 2568.02 MB )
[08/27 00:11:53    400s] (I)       Reading DB...
[08/27 00:11:53    400s] (I)       Read data from FE... (mem=2568.0M)
[08/27 00:11:53    400s] (I)       Read nodes and places... (mem=2568.0M)
[08/27 00:11:54    400s] (I)       Done Read nodes and places (cpu=0.039s, mem=2576.5M)
[08/27 00:11:54    400s] (I)       Read nets... (mem=2576.5M)
[08/27 00:11:54    400s] (I)       Done Read nets (cpu=0.081s, mem=2576.5M)
[08/27 00:11:54    400s] (I)       Done Read data from FE (cpu=0.120s, mem=2576.5M)
[08/27 00:11:54    400s] (I)       before initializing RouteDB syMemory usage = 2576.5 MB
[08/27 00:11:54    400s] (I)       == Non-default Options ==
[08/27 00:11:54    400s] (I)       Print mode                                         : 2
[08/27 00:11:54    400s] (I)       Stop if highly congested                           : false
[08/27 00:11:54    400s] (I)       Maximum routing layer                              : 4
[08/27 00:11:54    400s] (I)       Assign partition pins                              : false
[08/27 00:11:54    400s] (I)       Support large GCell                                : true
[08/27 00:11:54    400s] (I)       Number threads                                     : 8
[08/27 00:11:54    400s] (I)       Number of rows per GCell                           : 3
[08/27 00:11:54    400s] (I)       Max num rows per GCell                             : 32
[08/27 00:11:54    400s] (I)       Counted 50681 PG shapes. We will not process PG shapes layer by layer.
[08/27 00:11:54    400s] (I)       Use row-based GCell size
[08/27 00:11:54    400s] (I)       GCell unit size  : 3780
[08/27 00:11:54    400s] (I)       GCell multiplier : 3
[08/27 00:11:54    400s] (I)       build grid graph
[08/27 00:11:54    400s] (I)       build grid graph start
[08/27 00:11:54    400s] [NR-eGR] Track table information for default rule: 
[08/27 00:11:54    400s] [NR-eGR] Metal1 has no routable track
[08/27 00:11:54    400s] [NR-eGR] Metal2 has single uniform track structure
[08/27 00:11:54    400s] [NR-eGR] Metal3 has single uniform track structure
[08/27 00:11:54    400s] [NR-eGR] Metal4 has single uniform track structure
[08/27 00:11:54    400s] (I)       build grid graph end
[08/27 00:11:54    400s] (I)       ===========================================================================
[08/27 00:11:54    400s] (I)       == Report All Rule Vias ==
[08/27 00:11:54    400s] (I)       ===========================================================================
[08/27 00:11:54    400s] (I)        Via Rule : (Default)
[08/27 00:11:54    400s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/27 00:11:54    400s] (I)       ---------------------------------------------------------------------------
[08/27 00:11:54    400s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/27 00:11:54    400s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/27 00:11:54    400s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/27 00:11:54    400s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/27 00:11:54    400s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/27 00:11:54    400s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/27 00:11:54    400s] (I)       ===========================================================================
[08/27 00:11:54    400s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2576.52 MB )
[08/27 00:11:54    400s] (I)       Num PG vias on layer 2 : 0
[08/27 00:11:54    400s] (I)       Num PG vias on layer 3 : 0
[08/27 00:11:54    400s] (I)       Num PG vias on layer 4 : 0
[08/27 00:11:54    400s] [NR-eGR] Read 62330 PG shapes
[08/27 00:11:54    400s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2576.52 MB )
[08/27 00:11:54    400s] [NR-eGR] #Routing Blockages  : 0
[08/27 00:11:54    400s] [NR-eGR] #Instance Blockages : 6997
[08/27 00:11:54    400s] [NR-eGR] #PG Blockages       : 62330
[08/27 00:11:54    400s] [NR-eGR] #Halo Blockages     : 0
[08/27 00:11:54    400s] [NR-eGR] #Boundary Blockages : 0
[08/27 00:11:54    400s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/27 00:11:54    400s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/27 00:11:54    400s] (I)       readDataFromPlaceDB
[08/27 00:11:54    400s] (I)       Read net information..
[08/27 00:11:54    400s] [NR-eGR] Read numTotalNets=30203  numIgnoredNets=48
[08/27 00:11:54    400s] (I)       Read testcase time = 0.013 seconds
[08/27 00:11:54    400s] 
[08/27 00:11:54    400s] (I)       early_global_route_priority property id does not exist.
[08/27 00:11:54    400s] (I)       Start initializing grid graph
[08/27 00:11:54    400s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/27 00:11:54    400s] (I)       End initializing grid graph
[08/27 00:11:54    400s] (I)       Model blockages into capacity
[08/27 00:11:54    400s] (I)       Read Num Blocks=91314  Num Prerouted Wires=0  Num CS=0
[08/27 00:11:54    400s] (I)       Started Modeling ( Curr Mem: 2576.52 MB )
[08/27 00:11:54    400s] (I)       Layer 1 (H) : #blockages 59830 : #preroutes 0
[08/27 00:11:54    400s] (I)       Layer 2 (V) : #blockages 20920 : #preroutes 0
[08/27 00:11:54    400s] (I)       Layer 3 (H) : #blockages 10564 : #preroutes 0
[08/27 00:11:54    400s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2576.52 MB )
[08/27 00:11:54    400s] (I)       -- layer congestion ratio --
[08/27 00:11:54    400s] (I)       Layer 1 : 0.100000
[08/27 00:11:54    400s] (I)       Layer 2 : 0.700000
[08/27 00:11:54    400s] (I)       Layer 3 : 0.700000
[08/27 00:11:54    400s] (I)       Layer 4 : 0.700000
[08/27 00:11:54    400s] (I)       ----------------------------
[08/27 00:11:54    400s] (I)       Number of ignored nets = 48
[08/27 00:11:54    400s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/27 00:11:54    400s] (I)       Number of clock nets = 7.  Ignored: No
[08/27 00:11:54    400s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/27 00:11:54    400s] (I)       Number of special nets = 0.  Ignored: Yes
[08/27 00:11:54    400s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/27 00:11:54    400s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/27 00:11:54    400s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/27 00:11:54    400s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/27 00:11:54    400s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/27 00:11:54    400s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[08/27 00:11:54    400s] (I)       Before initializing Early Global Route syMemory usage = 2576.5 MB
[08/27 00:11:54    400s] (I)       Ndr track 0 does not exist
[08/27 00:11:54    400s] (I)       ---------------------Grid Graph Info--------------------
[08/27 00:11:54    400s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/27 00:11:54    400s] (I)       Core area           : (389760, 390000) - (1450560, 1450020)
[08/27 00:11:54    400s] (I)       Site width          :   480  (dbu)
[08/27 00:11:54    400s] (I)       Row height          :  3780  (dbu)
[08/27 00:11:54    400s] (I)       GCell width         : 11340  (dbu)
[08/27 00:11:54    400s] (I)       GCell height        : 11340  (dbu)
[08/27 00:11:54    400s] (I)       Grid                :   163   163     4
[08/27 00:11:54    400s] (I)       Layer numbers       :     1     2     3     4
[08/27 00:11:54    400s] (I)       Vertical capacity   :     0     0 11340     0
[08/27 00:11:54    400s] (I)       Horizontal capacity :     0 11340     0 11340
[08/27 00:11:54    400s] (I)       Default wire width  :   160   200   200   200
[08/27 00:11:54    400s] (I)       Default wire space  :   180   210   210   210
[08/27 00:11:54    400s] (I)       Default wire pitch  :   340   410   410   410
[08/27 00:11:54    400s] (I)       Default pitch size  :   340   420   480   420
[08/27 00:11:54    400s] (I)       First track coord   :     0   240   480   240
[08/27 00:11:54    400s] (I)       Num tracks per GCell: 33.35 27.00 23.62 27.00
[08/27 00:11:54    400s] (I)       Total num of tracks :     0  4381  3833  4381
[08/27 00:11:54    400s] (I)       Num of masks        :     1     1     1     1
[08/27 00:11:54    400s] (I)       Num of trim masks   :     0     0     0     0
[08/27 00:11:54    400s] (I)       --------------------------------------------------------
[08/27 00:11:54    400s] 
[08/27 00:11:54    400s] [NR-eGR] ============ Routing rule table ============
[08/27 00:11:54    400s] [NR-eGR] Rule id: 0  Nets: 30155 
[08/27 00:11:54    400s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/27 00:11:54    400s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/27 00:11:54    400s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 00:11:54    400s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 00:11:54    400s] [NR-eGR] ========================================
[08/27 00:11:54    400s] [NR-eGR] 
[08/27 00:11:54    400s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/27 00:11:54    400s] (I)       blocked tracks on layer2 : = 328387 / 714103 (45.99%)
[08/27 00:11:54    400s] (I)       blocked tracks on layer3 : = 263814 / 624779 (42.23%)
[08/27 00:11:54    400s] (I)       blocked tracks on layer4 : = 276921 / 714103 (38.78%)
[08/27 00:11:54    400s] (I)       After initializing Early Global Route syMemory usage = 2576.5 MB
[08/27 00:11:54    400s] (I)       Finished Loading and Dumping File ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 2576.52 MB )
[08/27 00:11:54    400s] (I)       Reset routing kernel
[08/27 00:11:54    400s] (I)       ============= Initialization =============
[08/27 00:11:54    400s] (I)       numLocalWires=65011  numGlobalNetBranches=21801  numLocalNetBranches=10864
[08/27 00:11:54    400s] (I)       totalPins=116866  totalGlobalPin=74648 (63.87%)
[08/27 00:11:54    400s] (I)       Started Build MST ( Curr Mem: 2576.52 MB )
[08/27 00:11:54    400s] (I)       Generate topology with 8 threads
[08/27 00:11:54    400s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.01 sec, Curr Mem: 2596.52 MB )
[08/27 00:11:54    400s] (I)       total 2D Cap : 1269340 = (893537 H, 375803 V)
[08/27 00:11:54    400s] (I)       
[08/27 00:11:54    400s] (I)       ============  Phase 1a Route ============
[08/27 00:11:54    400s] (I)       Started Phase 1a ( Curr Mem: 2576.52 MB )
[08/27 00:11:54    400s] (I)       Started Pattern routing ( Curr Mem: 2576.52 MB )
[08/27 00:11:54    400s] (I)       Finished Pattern routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2576.52 MB )
[08/27 00:11:54    400s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2576.52 MB )
[08/27 00:11:54    400s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 164
[08/27 00:11:54    400s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2576.52 MB )
[08/27 00:11:54    400s] (I)       Usage: 133813 = (71629 H, 62184 V) = (8.02% H, 16.55% V) = (8.123e+05um H, 7.052e+05um V)
[08/27 00:11:54    400s] (I)       Finished Phase 1a ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2576.52 MB )
[08/27 00:11:54    400s] (I)       
[08/27 00:11:54    400s] (I)       ============  Phase 1b Route ============
[08/27 00:11:54    400s] (I)       Started Phase 1b ( Curr Mem: 2576.52 MB )
[08/27 00:11:54    400s] (I)       Started Monotonic routing ( Curr Mem: 2576.52 MB )
[08/27 00:11:54    400s] (I)       Finished Monotonic routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2576.52 MB )
[08/27 00:11:54    400s] (I)       Usage: 133860 = (71664 H, 62196 V) = (8.02% H, 16.55% V) = (8.127e+05um H, 7.053e+05um V)
[08/27 00:11:54    400s] (I)       eGR overflow: 1.06% H + 2.05% V
[08/27 00:11:54    400s] 
[08/27 00:11:54    400s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2576.52 MB )
[08/27 00:11:54    400s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.34% H + 0.47% V
[08/27 00:11:54    400s] Finished Early Global Route rough congestion estimation: mem = 2576.5M
[08/27 00:11:54    400s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.294, REAL:0.267, MEM:2576.5M
[08/27 00:11:54    400s] earlyGlobalRoute rough estimation gcell size 3 row height
[08/27 00:11:54    400s] OPERPROF: Starting CDPad at level 1, MEM:2576.5M
[08/27 00:11:54    400s] CDPadU 0.839 -> 0.851. R=0.636, N=29988, GS=11.340
[08/27 00:11:54    400s] OPERPROF: Finished CDPad at level 1, CPU:0.265, REAL:0.095, MEM:2576.5M
[08/27 00:11:54    400s] OPERPROF: Starting npMain at level 1, MEM:2576.5M
[08/27 00:11:54    400s] OPERPROF:   Starting npPlace at level 2, MEM:2672.5M
[08/27 00:11:54    401s] AB param 47.9% (14371/29986).
[08/27 00:11:54    401s] OPERPROF:   Finished npPlace at level 2, CPU:0.367, REAL:0.213, MEM:2665.5M
[08/27 00:11:54    401s] OPERPROF: Finished npMain at level 1, CPU:0.691, REAL:0.370, MEM:2569.5M
[08/27 00:11:54    401s] Global placement CDP is working on the full area.
[08/27 00:11:54    401s] OPERPROF: Starting npMain at level 1, MEM:2569.5M
[08/27 00:11:54    401s] OPERPROF:   Starting npPlace at level 2, MEM:2665.5M
[08/27 00:12:04    437s] OPERPROF:   Finished npPlace at level 2, CPU:35.632, REAL:9.570, MEM:2699.6M
[08/27 00:12:04    437s] OPERPROF: Finished npMain at level 1, CPU:35.971, REAL:9.739, MEM:2571.6M
[08/27 00:12:04    437s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2571.6M
[08/27 00:12:04    437s] Starting Early Global Route rough congestion estimation: mem = 2571.6M
[08/27 00:12:04    437s] (I)       Started Loading and Dumping File ( Curr Mem: 2571.64 MB )
[08/27 00:12:04    437s] (I)       Reading DB...
[08/27 00:12:04    437s] (I)       Read data from FE... (mem=2571.6M)
[08/27 00:12:04    437s] (I)       Read nodes and places... (mem=2571.6M)
[08/27 00:12:04    437s] (I)       Done Read nodes and places (cpu=0.056s, mem=2580.1M)
[08/27 00:12:04    437s] (I)       Read nets... (mem=2580.1M)
[08/27 00:12:04    437s] (I)       Done Read nets (cpu=0.103s, mem=2580.1M)
[08/27 00:12:04    437s] (I)       Done Read data from FE (cpu=0.159s, mem=2580.1M)
[08/27 00:12:04    437s] (I)       before initializing RouteDB syMemory usage = 2580.1 MB
[08/27 00:12:04    437s] (I)       == Non-default Options ==
[08/27 00:12:04    437s] (I)       Print mode                                         : 2
[08/27 00:12:04    437s] (I)       Stop if highly congested                           : false
[08/27 00:12:04    437s] (I)       Maximum routing layer                              : 4
[08/27 00:12:04    437s] (I)       Assign partition pins                              : false
[08/27 00:12:04    437s] (I)       Support large GCell                                : true
[08/27 00:12:04    437s] (I)       Number threads                                     : 8
[08/27 00:12:04    437s] (I)       Number of rows per GCell                           : 3
[08/27 00:12:04    437s] (I)       Max num rows per GCell                             : 32
[08/27 00:12:04    437s] (I)       Counted 50681 PG shapes. We will not process PG shapes layer by layer.
[08/27 00:12:04    437s] (I)       Use row-based GCell size
[08/27 00:12:04    437s] (I)       GCell unit size  : 3780
[08/27 00:12:04    437s] (I)       GCell multiplier : 3
[08/27 00:12:04    437s] (I)       build grid graph
[08/27 00:12:04    437s] (I)       build grid graph start
[08/27 00:12:04    437s] [NR-eGR] Track table information for default rule: 
[08/27 00:12:04    437s] [NR-eGR] Metal1 has no routable track
[08/27 00:12:04    437s] [NR-eGR] Metal2 has single uniform track structure
[08/27 00:12:04    437s] [NR-eGR] Metal3 has single uniform track structure
[08/27 00:12:04    437s] [NR-eGR] Metal4 has single uniform track structure
[08/27 00:12:04    437s] (I)       build grid graph end
[08/27 00:12:04    437s] (I)       ===========================================================================
[08/27 00:12:04    437s] (I)       == Report All Rule Vias ==
[08/27 00:12:04    437s] (I)       ===========================================================================
[08/27 00:12:04    437s] (I)        Via Rule : (Default)
[08/27 00:12:04    437s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/27 00:12:04    437s] (I)       ---------------------------------------------------------------------------
[08/27 00:12:04    437s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/27 00:12:04    437s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/27 00:12:04    437s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/27 00:12:04    437s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/27 00:12:04    437s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/27 00:12:04    437s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/27 00:12:04    437s] (I)       ===========================================================================
[08/27 00:12:04    437s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2580.14 MB )
[08/27 00:12:04    437s] (I)       Num PG vias on layer 2 : 0
[08/27 00:12:04    437s] (I)       Num PG vias on layer 3 : 0
[08/27 00:12:04    437s] (I)       Num PG vias on layer 4 : 0
[08/27 00:12:04    437s] [NR-eGR] Read 62330 PG shapes
[08/27 00:12:04    437s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2580.14 MB )
[08/27 00:12:04    437s] [NR-eGR] #Routing Blockages  : 0
[08/27 00:12:04    437s] [NR-eGR] #Instance Blockages : 6997
[08/27 00:12:04    437s] [NR-eGR] #PG Blockages       : 62330
[08/27 00:12:04    437s] [NR-eGR] #Halo Blockages     : 0
[08/27 00:12:04    437s] [NR-eGR] #Boundary Blockages : 0
[08/27 00:12:04    437s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/27 00:12:04    437s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/27 00:12:04    437s] (I)       readDataFromPlaceDB
[08/27 00:12:04    437s] (I)       Read net information..
[08/27 00:12:04    437s] [NR-eGR] Read numTotalNets=30203  numIgnoredNets=48
[08/27 00:12:04    437s] (I)       Read testcase time = 0.017 seconds
[08/27 00:12:04    437s] 
[08/27 00:12:04    437s] (I)       early_global_route_priority property id does not exist.
[08/27 00:12:04    437s] (I)       Start initializing grid graph
[08/27 00:12:04    437s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/27 00:12:04    437s] (I)       End initializing grid graph
[08/27 00:12:04    437s] (I)       Model blockages into capacity
[08/27 00:12:04    437s] (I)       Read Num Blocks=91314  Num Prerouted Wires=0  Num CS=0
[08/27 00:12:04    437s] (I)       Started Modeling ( Curr Mem: 2580.14 MB )
[08/27 00:12:04    437s] (I)       Layer 1 (H) : #blockages 59830 : #preroutes 0
[08/27 00:12:04    437s] (I)       Layer 2 (V) : #blockages 20920 : #preroutes 0
[08/27 00:12:04    437s] (I)       Layer 3 (H) : #blockages 10564 : #preroutes 0
[08/27 00:12:04    437s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2580.14 MB )
[08/27 00:12:04    437s] (I)       -- layer congestion ratio --
[08/27 00:12:04    437s] (I)       Layer 1 : 0.100000
[08/27 00:12:04    437s] (I)       Layer 2 : 0.700000
[08/27 00:12:04    437s] (I)       Layer 3 : 0.700000
[08/27 00:12:04    437s] (I)       Layer 4 : 0.700000
[08/27 00:12:04    437s] (I)       ----------------------------
[08/27 00:12:04    437s] (I)       Number of ignored nets = 48
[08/27 00:12:04    437s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/27 00:12:04    437s] (I)       Number of clock nets = 7.  Ignored: No
[08/27 00:12:04    437s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/27 00:12:04    437s] (I)       Number of special nets = 0.  Ignored: Yes
[08/27 00:12:04    437s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/27 00:12:04    437s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/27 00:12:04    437s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/27 00:12:04    437s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/27 00:12:04    437s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/27 00:12:04    437s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[08/27 00:12:04    437s] (I)       Before initializing Early Global Route syMemory usage = 2580.1 MB
[08/27 00:12:04    437s] (I)       Ndr track 0 does not exist
[08/27 00:12:04    437s] (I)       ---------------------Grid Graph Info--------------------
[08/27 00:12:04    437s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/27 00:12:04    437s] (I)       Core area           : (389760, 390000) - (1450560, 1450020)
[08/27 00:12:04    437s] (I)       Site width          :   480  (dbu)
[08/27 00:12:04    437s] (I)       Row height          :  3780  (dbu)
[08/27 00:12:04    437s] (I)       GCell width         : 11340  (dbu)
[08/27 00:12:04    437s] (I)       GCell height        : 11340  (dbu)
[08/27 00:12:04    437s] (I)       Grid                :   163   163     4
[08/27 00:12:04    437s] (I)       Layer numbers       :     1     2     3     4
[08/27 00:12:04    437s] (I)       Vertical capacity   :     0     0 11340     0
[08/27 00:12:04    437s] (I)       Horizontal capacity :     0 11340     0 11340
[08/27 00:12:04    437s] (I)       Default wire width  :   160   200   200   200
[08/27 00:12:04    437s] (I)       Default wire space  :   180   210   210   210
[08/27 00:12:04    437s] (I)       Default wire pitch  :   340   410   410   410
[08/27 00:12:04    437s] (I)       Default pitch size  :   340   420   480   420
[08/27 00:12:04    437s] (I)       First track coord   :     0   240   480   240
[08/27 00:12:04    437s] (I)       Num tracks per GCell: 33.35 27.00 23.62 27.00
[08/27 00:12:04    437s] (I)       Total num of tracks :     0  4381  3833  4381
[08/27 00:12:04    437s] (I)       Num of masks        :     1     1     1     1
[08/27 00:12:04    437s] (I)       Num of trim masks   :     0     0     0     0
[08/27 00:12:04    437s] (I)       --------------------------------------------------------
[08/27 00:12:04    437s] 
[08/27 00:12:04    437s] [NR-eGR] ============ Routing rule table ============
[08/27 00:12:04    437s] [NR-eGR] Rule id: 0  Nets: 30155 
[08/27 00:12:04    437s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/27 00:12:04    437s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/27 00:12:04    437s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 00:12:04    437s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 00:12:04    437s] [NR-eGR] ========================================
[08/27 00:12:04    437s] [NR-eGR] 
[08/27 00:12:04    437s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/27 00:12:04    437s] (I)       blocked tracks on layer2 : = 328074 / 714103 (45.94%)
[08/27 00:12:04    437s] (I)       blocked tracks on layer3 : = 263814 / 624779 (42.23%)
[08/27 00:12:04    437s] (I)       blocked tracks on layer4 : = 276921 / 714103 (38.78%)
[08/27 00:12:04    437s] (I)       After initializing Early Global Route syMemory usage = 2580.1 MB
[08/27 00:12:04    437s] (I)       Finished Loading and Dumping File ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 2580.14 MB )
[08/27 00:12:04    437s] (I)       Reset routing kernel
[08/27 00:12:04    437s] (I)       ============= Initialization =============
[08/27 00:12:04    437s] (I)       numLocalWires=64756  numGlobalNetBranches=21819  numLocalNetBranches=10722
[08/27 00:12:04    437s] (I)       totalPins=116866  totalGlobalPin=74899 (64.09%)
[08/27 00:12:04    437s] (I)       Started Build MST ( Curr Mem: 2580.14 MB )
[08/27 00:12:04    437s] (I)       Generate topology with 8 threads
[08/27 00:12:04    437s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.01 sec, Curr Mem: 2600.14 MB )
[08/27 00:12:04    437s] (I)       total 2D Cap : 1269355 = (893552 H, 375803 V)
[08/27 00:12:04    437s] (I)       
[08/27 00:12:04    437s] (I)       ============  Phase 1a Route ============
[08/27 00:12:04    437s] (I)       Started Phase 1a ( Curr Mem: 2576.14 MB )
[08/27 00:12:04    437s] (I)       Started Pattern routing ( Curr Mem: 2576.14 MB )
[08/27 00:12:04    437s] (I)       Finished Pattern routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2576.14 MB )
[08/27 00:12:04    437s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2576.14 MB )
[08/27 00:12:04    437s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 160
[08/27 00:12:04    437s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2576.14 MB )
[08/27 00:12:04    437s] (I)       Usage: 135265 = (72319 H, 62946 V) = (8.09% H, 16.75% V) = (8.201e+05um H, 7.138e+05um V)
[08/27 00:12:04    437s] (I)       Finished Phase 1a ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2576.14 MB )
[08/27 00:12:04    437s] (I)       
[08/27 00:12:04    437s] (I)       ============  Phase 1b Route ============
[08/27 00:12:04    437s] (I)       Started Phase 1b ( Curr Mem: 2576.14 MB )
[08/27 00:12:04    437s] (I)       Started Monotonic routing ( Curr Mem: 2576.14 MB )
[08/27 00:12:04    437s] (I)       Finished Monotonic routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2576.14 MB )
[08/27 00:12:04    437s] (I)       Usage: 135279 = (72331 H, 62948 V) = (8.09% H, 16.75% V) = (8.202e+05um H, 7.138e+05um V)
[08/27 00:12:04    437s] (I)       eGR overflow: 1.01% H + 1.92% V
[08/27 00:12:04    437s] 
[08/27 00:12:04    437s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2576.14 MB )
[08/27 00:12:04    437s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.33% H + 0.39% V
[08/27 00:12:04    437s] Finished Early Global Route rough congestion estimation: mem = 2576.1M
[08/27 00:12:04    437s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.390, REAL:0.363, MEM:2576.1M
[08/27 00:12:04    437s] earlyGlobalRoute rough estimation gcell size 3 row height
[08/27 00:12:04    437s] OPERPROF: Starting CDPad at level 1, MEM:2576.1M
[08/27 00:12:04    438s] CDPadU 0.851 -> 0.862. R=0.636, N=29988, GS=11.340
[08/27 00:12:04    438s] OPERPROF: Finished CDPad at level 1, CPU:0.265, REAL:0.091, MEM:2580.1M
[08/27 00:12:04    438s] OPERPROF: Starting npMain at level 1, MEM:2580.1M
[08/27 00:12:05    438s] OPERPROF:   Starting npPlace at level 2, MEM:2676.1M
[08/27 00:12:05    438s] AB param 28.2% (8442/29986).
[08/27 00:12:05    438s] OPERPROF:   Finished npPlace at level 2, CPU:0.369, REAL:0.221, MEM:2670.1M
[08/27 00:12:05    438s] OPERPROF: Finished npMain at level 1, CPU:0.724, REAL:0.390, MEM:2574.1M
[08/27 00:12:05    438s] Global placement CDP is working on the selected area.
[08/27 00:12:05    438s] OPERPROF: Starting npMain at level 1, MEM:2574.1M
[08/27 00:12:05    439s] OPERPROF:   Starting npPlace at level 2, MEM:2670.1M
[08/27 00:12:07    444s] OPERPROF:   Finished npPlace at level 2, CPU:5.637, REAL:1.946, MEM:2693.1M
[08/27 00:12:07    444s] OPERPROF: Finished npMain at level 1, CPU:5.946, REAL:2.095, MEM:2565.1M
[08/27 00:12:07    444s] Iteration 13: Total net bbox = 1.176e+06 (6.12e+05 5.64e+05)
[08/27 00:12:07    444s]               Est.  stn bbox = 1.495e+06 (7.74e+05 7.21e+05)
[08/27 00:12:07    444s]               cpu = 0:02:15 real = 0:00:38.0 mem = 2565.1M
[08/27 00:12:07    444s] Iteration 14: Total net bbox = 1.176e+06 (6.12e+05 5.64e+05)
[08/27 00:12:07    444s]               Est.  stn bbox = 1.495e+06 (7.74e+05 7.21e+05)
[08/27 00:12:07    444s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2565.1M
[08/27 00:12:07    444s] OPERPROF: Starting npMain at level 1, MEM:2565.1M
[08/27 00:12:07    445s] OPERPROF:   Starting npPlace at level 2, MEM:2661.1M
[08/27 00:12:19    488s] OPERPROF:   Finished npPlace at level 2, CPU:43.262, REAL:11.437, MEM:2706.3M
[08/27 00:12:19    488s] OPERPROF: Finished npMain at level 1, CPU:43.601, REAL:11.599, MEM:2578.3M
[08/27 00:12:19    488s] Iteration 15: Total net bbox = 1.207e+06 (6.13e+05 5.95e+05)
[08/27 00:12:19    488s]               Est.  stn bbox = 1.514e+06 (7.68e+05 7.46e+05)
[08/27 00:12:19    488s]               cpu = 0:00:43.7 real = 0:00:12.0 mem = 2578.3M
[08/27 00:12:19    488s] [adp] clock
[08/27 00:12:19    488s] [adp] weight, nr nets, wire length
[08/27 00:12:19    488s] [adp]      0        7  3215.362000
[08/27 00:12:19    488s] [adp] data
[08/27 00:12:19    488s] [adp] weight, nr nets, wire length
[08/27 00:12:19    488s] [adp]      0    30196  1204154.540000
[08/27 00:12:19    488s] [adp] 0.000000|0.000000|0.000000
[08/27 00:12:19    488s] Iteration 16: Total net bbox = 1.207e+06 (6.13e+05 5.95e+05)
[08/27 00:12:19    488s]               Est.  stn bbox = 1.514e+06 (7.68e+05 7.46e+05)
[08/27 00:12:19    488s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2578.3M
[08/27 00:12:19    488s] Clear WL Bound Manager after Global Placement... 
[08/27 00:12:19    488s] Finished Global Placement (cpu=0:06:36, real=0:01:53, mem=2578.3M)
[08/27 00:12:19    488s] Placement multithread real runtime: 0:01:53 with 8 threads.
[08/27 00:12:19    488s] Keep Tdgp Graph and DB for later use
[08/27 00:12:19    488s] Info: 4 clock gating cells identified, 1 (on average) moved 14/14
[08/27 00:12:19    488s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2578.3M
[08/27 00:12:19    488s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.002, REAL:0.002, MEM:2578.3M
[08/27 00:12:19    488s] Solver runtime cpu: 0:06:00 real: 0:01:34
[08/27 00:12:19    488s] Core Placement runtime cpu: 0:06:31 real: 0:01:50
[08/27 00:12:19    488s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[08/27 00:12:19    488s] Type 'man IMPSP-9025' for more detail.
[08/27 00:12:19    488s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2578.3M
[08/27 00:12:19    488s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2578.3M
[08/27 00:12:19    488s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 00:12:19    488s] All LLGs are deleted
[08/27 00:12:19    488s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2578.3M
[08/27 00:12:19    488s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2578.3M
[08/27 00:12:19    488s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2578.3M
[08/27 00:12:19    488s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2578.3M
[08/27 00:12:19    488s] Core basic site is CoreSite
[08/27 00:12:19    488s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:12:19    488s] Fast DP-INIT is on for default
[08/27 00:12:19    488s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 00:12:19    488s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.095, REAL:0.029, MEM:2578.3M
[08/27 00:12:19    488s] OPERPROF:       Starting CMU at level 4, MEM:2578.3M
[08/27 00:12:19    488s] OPERPROF:       Finished CMU at level 4, CPU:0.008, REAL:0.006, MEM:2578.3M
[08/27 00:12:19    488s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.127, REAL:0.058, MEM:2578.3M
[08/27 00:12:19    488s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2578.3MB).
[08/27 00:12:19    488s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.170, REAL:0.101, MEM:2578.3M
[08/27 00:12:19    488s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.170, REAL:0.101, MEM:2578.3M
[08/27 00:12:19    488s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3813761.1
[08/27 00:12:19    488s] OPERPROF: Starting RefinePlace at level 1, MEM:2578.3M
[08/27 00:12:19    488s] *** Starting refinePlace (0:08:09 mem=2578.3M) ***
[08/27 00:12:19    488s] Total net bbox length = 1.207e+06 (6.126e+05 5.947e+05) (ext = 4.633e+04)
[08/27 00:12:19    488s] # spcSbClkGt: 1
[08/27 00:12:19    488s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 00:12:19    488s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2578.3M
[08/27 00:12:19    488s] Starting refinePlace ...
[08/27 00:12:19    488s] ** Cut row section cpu time 0:00:00.0.
[08/27 00:12:19    488s]    Spread Effort: high, standalone mode, useDDP on.
[08/27 00:12:19    489s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.7, real=0:00:00.0, mem=2578.3MB) @(0:08:09 - 0:08:09).
[08/27 00:12:19    489s] Move report: preRPlace moves 29988 insts, mean move: 1.96 um, max move: 30.29 um
[08/27 00:12:19    489s] 	Max move on inst (i_croc_soc/i_croc/i_uart/i_apb_uart.UART_TXFF.iFIFOMem_308__reg): (590.39, 1295.70) --> (561.60, 1297.20)
[08/27 00:12:19    489s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/27 00:12:19    489s] wireLenOptFixPriorityInst 0 inst fixed
[08/27 00:12:19    489s] tweakage running in 8 threads.
[08/27 00:12:19    489s] Placement tweakage begins.
[08/27 00:12:19    489s] wire length = 1.578e+06
[08/27 00:12:21    492s] wire length = 1.525e+06
[08/27 00:12:21    492s] Placement tweakage ends.
[08/27 00:12:21    492s] Move report: tweak moves 7208 insts, mean move: 6.80 um, max move: 48.24 um
[08/27 00:12:21    492s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/_9291_): (1036.80, 877.62) --> (1039.68, 832.26)
[08/27 00:12:21    492s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.9, real=0:00:02.0, mem=2593.3MB) @(0:08:10 - 0:08:12).
[08/27 00:12:21    492s] 
[08/27 00:12:21    492s] Running Spiral MT with 8 threads  fetchWidth=196 
[08/27 00:12:21    493s] Move report: legalization moves 12 insts, mean move: 4.49 um, max move: 8.58 um
[08/27 00:12:21    493s] 	Max move on inst (i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap.idcode_q_7__reg): (591.84, 454.26) --> (587.04, 450.48)
[08/27 00:12:21    493s] [CPU] RefinePlace/Legalization (cpu=0:00:01.1, real=0:00:00.0, mem=2593.3MB) @(0:08:12 - 0:08:13).
[08/27 00:12:21    493s] Move report: Detail placement moves 29988 insts, mean move: 3.15 um, max move: 48.59 um
[08/27 00:12:21    493s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/_9291_): (1035.49, 876.66) --> (1039.68, 832.26)
[08/27 00:12:21    493s] 	Runtime: CPU: 0:00:04.7 REAL: 0:00:02.0 MEM: 2593.3MB
[08/27 00:12:21    493s] Statistics of distance of Instance movement in refine placement:
[08/27 00:12:21    493s]   maximum (X+Y) =        48.59 um
[08/27 00:12:21    493s]   inst (i_croc_soc/i_croc/i_core_wrap/_9291_) with max move: (1035.49, 876.664) -> (1039.68, 832.26)
[08/27 00:12:21    493s]   mean    (X+Y) =         3.15 um
[08/27 00:12:21    493s] Summary Report:
[08/27 00:12:21    493s] Instances move: 29988 (out of 29988 movable)
[08/27 00:12:21    493s] Instances flipped: 0
[08/27 00:12:21    493s] Mean displacement: 3.15 um
[08/27 00:12:21    493s] Max displacement: 48.59 um (Instance: i_croc_soc/i_croc/i_core_wrap/_9291_) (1035.49, 876.664) -> (1039.68, 832.26)
[08/27 00:12:21    493s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_a21oi_1
[08/27 00:12:21    493s] Total instances moved : 29988
[08/27 00:12:21    493s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:4.706, REAL:2.310, MEM:2593.3M
[08/27 00:12:21    493s] Total net bbox length = 1.181e+06 (5.850e+05 5.963e+05) (ext = 4.618e+04)
[08/27 00:12:21    493s] Runtime: CPU: 0:00:04.8 REAL: 0:00:02.0 MEM: 2593.3MB
[08/27 00:12:21    493s] [CPU] RefinePlace/total (cpu=0:00:04.8, real=0:00:02.0, mem=2593.3MB) @(0:08:09 - 0:08:14).
[08/27 00:12:21    493s] *** Finished refinePlace (0:08:14 mem=2593.3M) ***
[08/27 00:12:21    493s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3813761.1
[08/27 00:12:21    493s] OPERPROF: Finished RefinePlace at level 1, CPU:4.781, REAL:2.385, MEM:2593.3M
[08/27 00:12:21    493s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2593.3M
[08/27 00:12:21    493s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.015, REAL:0.015, MEM:2593.3M
[08/27 00:12:21    493s] All LLGs are deleted
[08/27 00:12:21    493s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2593.3M
[08/27 00:12:21    493s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2593.3M
[08/27 00:12:21    493s] *** Finished Initial Placement (cpu=0:06:45, real=0:01:57, mem=2593.3M) ***
[08/27 00:12:21    493s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 00:12:21    493s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2593.3M
[08/27 00:12:21    493s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2593.3M
[08/27 00:12:21    493s] Core basic site is CoreSite
[08/27 00:12:21    493s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:12:21    493s] Fast DP-INIT is on for default
[08/27 00:12:21    493s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 00:12:21    493s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.097, REAL:0.032, MEM:2593.3M
[08/27 00:12:21    493s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.125, REAL:0.060, MEM:2593.3M
[08/27 00:12:21    493s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:2593.3M
[08/27 00:12:21    493s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.028, REAL:0.028, MEM:2593.3M
[08/27 00:12:21    493s] default core: bins with density > 0.750 = 43.49 % ( 341 / 784 )
[08/27 00:12:21    493s] Density distribution unevenness ratio = 12.976%
[08/27 00:12:21    493s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2593.3M
[08/27 00:12:21    493s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.002, REAL:0.002, MEM:2593.3M
[08/27 00:12:21    493s] All LLGs are deleted
[08/27 00:12:21    493s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2593.3M
[08/27 00:12:21    493s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2593.3M
[08/27 00:12:22    493s] 
[08/27 00:12:22    493s] *** Start incrementalPlace ***
[08/27 00:12:22    493s] User Input Parameters:
[08/27 00:12:22    493s] - Congestion Driven    : On
[08/27 00:12:22    493s] - Timing Driven        : On
[08/27 00:12:22    493s] - Area-Violation Based : On
[08/27 00:12:22    493s] - Start Rollback Level : -5
[08/27 00:12:22    493s] - Legalized            : On
[08/27 00:12:22    493s] - Window Based         : Off
[08/27 00:12:22    493s] - eDen incr mode       : Off
[08/27 00:12:22    493s] - Small incr mode      : Off
[08/27 00:12:22    493s] 
[08/27 00:12:22    493s] Init WL Bound for IncrIp in placeDesign ... 
[08/27 00:12:22    493s] No Views given, use default active views for adaptive view pruning
[08/27 00:12:22    493s] SKP will enable view:
[08/27 00:12:22    493s]   func_view_wc
[08/27 00:12:22    493s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2593.3M
[08/27 00:12:22    493s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.031, REAL:0.032, MEM:2593.3M
[08/27 00:12:22    493s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2593.3M
[08/27 00:12:22    493s] Starting Early Global Route congestion estimation: mem = 2593.3M
[08/27 00:12:22    493s] (I)       Started Loading and Dumping File ( Curr Mem: 2593.27 MB )
[08/27 00:12:22    493s] (I)       Reading DB...
[08/27 00:12:22    493s] (I)       Read data from FE... (mem=2593.3M)
[08/27 00:12:22    493s] (I)       Read nodes and places... (mem=2593.3M)
[08/27 00:12:22    493s] (I)       Done Read nodes and places (cpu=0.056s, mem=2593.3M)
[08/27 00:12:22    493s] (I)       Read nets... (mem=2593.3M)
[08/27 00:12:22    494s] (I)       Done Read nets (cpu=0.114s, mem=2593.3M)
[08/27 00:12:22    494s] (I)       Done Read data from FE (cpu=0.170s, mem=2593.3M)
[08/27 00:12:22    494s] (I)       before initializing RouteDB syMemory usage = 2593.3 MB
[08/27 00:12:22    494s] (I)       == Non-default Options ==
[08/27 00:12:22    494s] (I)       Maximum routing layer                              : 4
[08/27 00:12:22    494s] (I)       Number threads                                     : 8
[08/27 00:12:22    494s] (I)       Use non-blocking free Dbs wires                    : false
[08/27 00:12:22    494s] (I)       Counted 50681 PG shapes. We will not process PG shapes layer by layer.
[08/27 00:12:22    494s] (I)       Use row-based GCell size
[08/27 00:12:22    494s] (I)       GCell unit size  : 3780
[08/27 00:12:22    494s] (I)       GCell multiplier : 1
[08/27 00:12:22    494s] (I)       build grid graph
[08/27 00:12:22    494s] (I)       build grid graph start
[08/27 00:12:22    494s] [NR-eGR] Track table information for default rule: 
[08/27 00:12:22    494s] [NR-eGR] Metal1 has no routable track
[08/27 00:12:22    494s] [NR-eGR] Metal2 has single uniform track structure
[08/27 00:12:22    494s] [NR-eGR] Metal3 has single uniform track structure
[08/27 00:12:22    494s] [NR-eGR] Metal4 has single uniform track structure
[08/27 00:12:22    494s] (I)       build grid graph end
[08/27 00:12:22    494s] (I)       ===========================================================================
[08/27 00:12:22    494s] (I)       == Report All Rule Vias ==
[08/27 00:12:22    494s] (I)       ===========================================================================
[08/27 00:12:22    494s] (I)        Via Rule : (Default)
[08/27 00:12:22    494s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/27 00:12:22    494s] (I)       ---------------------------------------------------------------------------
[08/27 00:12:22    494s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/27 00:12:22    494s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/27 00:12:22    494s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/27 00:12:22    494s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/27 00:12:22    494s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/27 00:12:22    494s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/27 00:12:22    494s] (I)       ===========================================================================
[08/27 00:12:22    494s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2593.27 MB )
[08/27 00:12:22    494s] (I)       Num PG vias on layer 2 : 0
[08/27 00:12:22    494s] (I)       Num PG vias on layer 3 : 0
[08/27 00:12:22    494s] (I)       Num PG vias on layer 4 : 0
[08/27 00:12:22    494s] [NR-eGR] Read 62330 PG shapes
[08/27 00:12:22    494s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2593.27 MB )
[08/27 00:12:22    494s] [NR-eGR] #Routing Blockages  : 0
[08/27 00:12:22    494s] [NR-eGR] #Instance Blockages : 6997
[08/27 00:12:22    494s] [NR-eGR] #PG Blockages       : 62330
[08/27 00:12:22    494s] [NR-eGR] #Halo Blockages     : 0
[08/27 00:12:22    494s] [NR-eGR] #Boundary Blockages : 0
[08/27 00:12:22    494s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/27 00:12:22    494s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/27 00:12:22    494s] (I)       readDataFromPlaceDB
[08/27 00:12:22    494s] (I)       Read net information..
[08/27 00:12:22    494s] [NR-eGR] Read numTotalNets=30203  numIgnoredNets=48
[08/27 00:12:22    494s] (I)       Read testcase time = 0.011 seconds
[08/27 00:12:22    494s] 
[08/27 00:12:22    494s] (I)       early_global_route_priority property id does not exist.
[08/27 00:12:22    494s] (I)       Start initializing grid graph
[08/27 00:12:22    494s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/27 00:12:22    494s] (I)       End initializing grid graph
[08/27 00:12:22    494s] (I)       Model blockages into capacity
[08/27 00:12:22    494s] (I)       Read Num Blocks=91314  Num Prerouted Wires=0  Num CS=0
[08/27 00:12:22    494s] (I)       Started Modeling ( Curr Mem: 2593.27 MB )
[08/27 00:12:22    494s] (I)       Layer 1 (H) : #blockages 59830 : #preroutes 0
[08/27 00:12:22    494s] (I)       Layer 2 (V) : #blockages 20920 : #preroutes 0
[08/27 00:12:22    494s] (I)       Layer 3 (H) : #blockages 10564 : #preroutes 0
[08/27 00:12:22    494s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2593.27 MB )
[08/27 00:12:22    494s] (I)       -- layer congestion ratio --
[08/27 00:12:22    494s] (I)       Layer 1 : 0.100000
[08/27 00:12:22    494s] (I)       Layer 2 : 0.700000
[08/27 00:12:22    494s] (I)       Layer 3 : 0.700000
[08/27 00:12:22    494s] (I)       Layer 4 : 0.700000
[08/27 00:12:22    494s] (I)       ----------------------------
[08/27 00:12:22    494s] (I)       Number of ignored nets = 48
[08/27 00:12:22    494s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/27 00:12:22    494s] (I)       Number of clock nets = 7.  Ignored: No
[08/27 00:12:22    494s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/27 00:12:22    494s] (I)       Number of special nets = 0.  Ignored: Yes
[08/27 00:12:22    494s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/27 00:12:22    494s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/27 00:12:22    494s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/27 00:12:22    494s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/27 00:12:22    494s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/27 00:12:22    494s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[08/27 00:12:22    494s] (I)       Before initializing Early Global Route syMemory usage = 2593.3 MB
[08/27 00:12:22    494s] (I)       Ndr track 0 does not exist
[08/27 00:12:22    494s] (I)       ---------------------Grid Graph Info--------------------
[08/27 00:12:22    494s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/27 00:12:22    494s] (I)       Core area           : (389760, 390000) - (1450560, 1450020)
[08/27 00:12:22    494s] (I)       Site width          :   480  (dbu)
[08/27 00:12:22    494s] (I)       Row height          :  3780  (dbu)
[08/27 00:12:22    494s] (I)       GCell width         :  3780  (dbu)
[08/27 00:12:22    494s] (I)       GCell height        :  3780  (dbu)
[08/27 00:12:22    494s] (I)       Grid                :   487   487     4
[08/27 00:12:22    494s] (I)       Layer numbers       :     1     2     3     4
[08/27 00:12:22    494s] (I)       Vertical capacity   :     0     0  3780     0
[08/27 00:12:22    494s] (I)       Horizontal capacity :     0  3780     0  3780
[08/27 00:12:22    494s] (I)       Default wire width  :   160   200   200   200
[08/27 00:12:22    494s] (I)       Default wire space  :   180   210   210   210
[08/27 00:12:22    494s] (I)       Default wire pitch  :   340   410   410   410
[08/27 00:12:22    494s] (I)       Default pitch size  :   340   420   480   420
[08/27 00:12:22    494s] (I)       First track coord   :     0   240   480   240
[08/27 00:12:22    494s] (I)       Num tracks per GCell: 11.12  9.00  7.88  9.00
[08/27 00:12:22    494s] (I)       Total num of tracks :     0  4381  3833  4381
[08/27 00:12:22    494s] (I)       Num of masks        :     1     1     1     1
[08/27 00:12:22    494s] (I)       Num of trim masks   :     0     0     0     0
[08/27 00:12:22    494s] (I)       --------------------------------------------------------
[08/27 00:12:22    494s] 
[08/27 00:12:22    494s] [NR-eGR] ============ Routing rule table ============
[08/27 00:12:22    494s] [NR-eGR] Rule id: 0  Nets: 30155 
[08/27 00:12:22    494s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/27 00:12:22    494s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/27 00:12:22    494s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 00:12:22    494s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 00:12:22    494s] [NR-eGR] ========================================
[08/27 00:12:22    494s] [NR-eGR] 
[08/27 00:12:22    494s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/27 00:12:22    494s] (I)       blocked tracks on layer2 : = 861144 / 2133547 (40.36%)
[08/27 00:12:22    494s] (I)       blocked tracks on layer3 : = 762503 / 1866671 (40.85%)
[08/27 00:12:22    494s] (I)       blocked tracks on layer4 : = 797679 / 2133547 (37.39%)
[08/27 00:12:22    494s] (I)       After initializing Early Global Route syMemory usage = 2602.8 MB
[08/27 00:12:22    494s] (I)       Finished Loading and Dumping File ( CPU: 0.29 sec, Real: 0.29 sec, Curr Mem: 2602.77 MB )
[08/27 00:12:22    494s] (I)       Reset routing kernel
[08/27 00:12:22    494s] (I)       Started Global Routing ( Curr Mem: 2602.77 MB )
[08/27 00:12:22    494s] (I)       ============= Initialization =============
[08/27 00:12:22    494s] (I)       totalPins=116866  totalGlobalPin=113303 (96.95%)
[08/27 00:12:22    494s] (I)       Started Net group 1 ( Curr Mem: 2602.77 MB )
[08/27 00:12:22    494s] (I)       Started Build MST ( Curr Mem: 2602.77 MB )
[08/27 00:12:22    494s] (I)       Generate topology with 8 threads
[08/27 00:12:22    494s] (I)       Finished Build MST ( CPU: 0.07 sec, Real: 0.02 sec, Curr Mem: 2614.77 MB )
[08/27 00:12:22    494s] (I)       total 2D Cap : 3778540 = (2659877 H, 1118663 V)
[08/27 00:12:22    494s] [NR-eGR] Layer group 1: route 30155 net(s) in layer range [2, 4]
[08/27 00:12:22    494s] (I)       
[08/27 00:12:22    494s] (I)       ============  Phase 1a Route ============
[08/27 00:12:22    494s] (I)       Started Phase 1a ( Curr Mem: 2606.77 MB )
[08/27 00:12:22    494s] (I)       Started Pattern routing ( Curr Mem: 2606.77 MB )
[08/27 00:12:22    494s] (I)       Finished Pattern routing ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 2606.77 MB )
[08/27 00:12:22    494s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2606.77 MB )
[08/27 00:12:22    494s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 186
[08/27 00:12:22    494s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2606.77 MB )
[08/27 00:12:22    494s] (I)       Usage: 411002 = (212905 H, 198097 V) = (8.00% H, 17.71% V) = (8.048e+05um H, 7.488e+05um V)
[08/27 00:12:22    494s] (I)       Finished Phase 1a ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2606.77 MB )
[08/27 00:12:22    494s] (I)       
[08/27 00:12:22    494s] (I)       ============  Phase 1b Route ============
[08/27 00:12:22    494s] (I)       Started Phase 1b ( Curr Mem: 2606.77 MB )
[08/27 00:12:22    494s] (I)       Started Monotonic routing ( Curr Mem: 2606.77 MB )
[08/27 00:12:22    494s] (I)       Finished Monotonic routing ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2606.77 MB )
[08/27 00:12:22    494s] (I)       Usage: 411814 = (213428 H, 198386 V) = (8.02% H, 17.73% V) = (8.068e+05um H, 7.499e+05um V)
[08/27 00:12:22    494s] (I)       Overflow of layer group 1: 0.72% H + 3.34% V. EstWL: 1.556657e+06um
[08/27 00:12:22    494s] (I)       Finished Phase 1b ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2606.77 MB )
[08/27 00:12:22    494s] (I)       
[08/27 00:12:22    494s] (I)       ============  Phase 1c Route ============
[08/27 00:12:22    494s] (I)       Started Phase 1c ( Curr Mem: 2606.77 MB )
[08/27 00:12:22    494s] (I)       Started Two level routing ( Curr Mem: 2606.77 MB )
[08/27 00:12:22    494s] (I)       Level2 Grid: 98 x 98
[08/27 00:12:22    494s] (I)       Started Two Level Routing ( Curr Mem: 2606.77 MB )
[08/27 00:12:22    494s] (I)       Finished Two Level Routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2606.77 MB )
[08/27 00:12:22    494s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2606.77 MB )
[08/27 00:12:22    494s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2606.77 MB )
[08/27 00:12:22    494s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2606.77 MB )
[08/27 00:12:22    494s] (I)       Finished Two level routing ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2606.77 MB )
[08/27 00:12:22    494s] (I)       Usage: 416115 = (217085 H, 199030 V) = (8.16% H, 17.79% V) = (8.206e+05um H, 7.523e+05um V)
[08/27 00:12:22    494s] (I)       Finished Phase 1c ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2606.77 MB )
[08/27 00:12:22    494s] (I)       
[08/27 00:12:22    494s] (I)       ============  Phase 1d Route ============
[08/27 00:12:22    494s] (I)       Started Phase 1d ( Curr Mem: 2606.77 MB )
[08/27 00:12:22    494s] (I)       Started Detoured routing ( Curr Mem: 2606.77 MB )
[08/27 00:12:22    494s] (I)       Finished Detoured routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2606.77 MB )
[08/27 00:12:22    494s] (I)       Usage: 416115 = (217083 H, 199032 V) = (8.16% H, 17.79% V) = (8.206e+05um H, 7.523e+05um V)
[08/27 00:12:22    494s] (I)       Finished Phase 1d ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2606.77 MB )
[08/27 00:12:22    494s] (I)       
[08/27 00:12:22    494s] (I)       ============  Phase 1e Route ============
[08/27 00:12:22    494s] (I)       Started Phase 1e ( Curr Mem: 2606.77 MB )
[08/27 00:12:22    494s] (I)       Started Route legalization ( Curr Mem: 2606.77 MB )
[08/27 00:12:22    494s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2606.77 MB )
[08/27 00:12:22    494s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2606.77 MB )
[08/27 00:12:22    494s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2606.77 MB )
[08/27 00:12:22    494s] (I)       Usage: 416115 = (217083 H, 199032 V) = (8.16% H, 17.79% V) = (8.206e+05um H, 7.523e+05um V)
[08/27 00:12:22    494s] [NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 2.27% V. EstWL: 1.572915e+06um
[08/27 00:12:22    494s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2606.77 MB )
[08/27 00:12:22    494s] (I)       Started Layer assignment ( Curr Mem: 2606.77 MB )
[08/27 00:12:22    494s] (I)       Current Layer assignment [Initialization] ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2606.77 MB )
[08/27 00:12:22    494s] (I)       Running layer assignment with 8 threads
[08/27 00:12:22    495s] (I)       Finished Layer assignment ( CPU: 0.55 sec, Real: 0.18 sec, Curr Mem: 2602.77 MB )
[08/27 00:12:22    495s] (I)       Finished Net group 1 ( CPU: 0.98 sec, Real: 0.56 sec, Curr Mem: 2602.77 MB )
[08/27 00:12:22    495s] (I)       
[08/27 00:12:22    495s] (I)       ============  Phase 1l Route ============
[08/27 00:12:22    495s] (I)       Started Phase 1l ( Curr Mem: 2602.77 MB )
[08/27 00:12:22    495s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2602.77 MB )
[08/27 00:12:22    495s] (I)       
[08/27 00:12:22    495s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/27 00:12:22    495s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[08/27 00:12:22    495s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[08/27 00:12:22    495s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-8)    OverCon 
[08/27 00:12:22    495s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/27 00:12:22    495s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/27 00:12:22    495s] [NR-eGR]  Metal2  (2)       110( 0.07%)        24( 0.01%)         6( 0.00%)         8( 0.00%)   ( 0.09%) 
[08/27 00:12:22    495s] [NR-eGR]  Metal3  (3)      2849( 1.77%)       250( 0.16%)        13( 0.01%)         0( 0.00%)   ( 1.93%) 
[08/27 00:12:22    495s] [NR-eGR]  Metal4  (4)        21( 0.01%)         7( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[08/27 00:12:22    495s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/27 00:12:22    495s] [NR-eGR] Total             2980( 0.62%)       281( 0.06%)        19( 0.00%)         8( 0.00%)   ( 0.68%) 
[08/27 00:12:22    495s] [NR-eGR] 
[08/27 00:12:22    495s] (I)       Finished Global Routing ( CPU: 1.00 sec, Real: 0.59 sec, Curr Mem: 2602.77 MB )
[08/27 00:12:22    495s] (I)       total 2D Cap : 3796631 = (2676183 H, 1120448 V)
[08/27 00:12:22    495s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.02% H + 1.93% V
[08/27 00:12:22    495s] [NR-eGR] Overflow after Early Global Route 0.02% H + 2.24% V
[08/27 00:12:22    495s] Early Global Route congestion estimation runtime: 1.32 seconds, mem = 2602.8M
[08/27 00:12:22    495s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.321, REAL:0.905, MEM:2602.8M
[08/27 00:12:22    495s] OPERPROF: Starting HotSpotCal at level 1, MEM:2602.8M
[08/27 00:12:22    495s] [hotspot] +------------+---------------+---------------+
[08/27 00:12:22    495s] [hotspot] |            |   max hotspot | total hotspot |
[08/27 00:12:22    495s] [hotspot] +------------+---------------+---------------+
[08/27 00:12:22    495s] [hotspot] | normalized |         30.16 |        112.92 |
[08/27 00:12:22    495s] [hotspot] +------------+---------------+---------------+
[08/27 00:12:22    495s] Local HotSpot Analysis: normalized max congestion hotspot area = 30.16, normalized total congestion hotspot area = 112.92 (area is in unit of 4 std-cell row bins)
[08/27 00:12:22    495s] [hotspot] max/total 30.16/112.92, big hotspot (>10) total 73.70
[08/27 00:12:22    495s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[08/27 00:12:22    495s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:12:22    495s] [hotspot] | top |            hotspot bbox             | hotspot score |
[08/27 00:12:22    495s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:12:22    495s] [hotspot] |  1  |   544.74   575.22   605.22   696.18 |       26.23   |
[08/27 00:12:22    495s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:12:22    495s] [hotspot] |  2  |   786.66   968.34   847.14  1059.06 |       20.00   |
[08/27 00:12:22    495s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:12:22    495s] [hotspot] |  3  |  1089.06   877.62  1149.54   938.10 |       12.52   |
[08/27 00:12:22    495s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:12:22    495s] [hotspot] |  4  |   998.34   998.58  1058.82  1059.06 |        5.70   |
[08/27 00:12:22    495s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:12:22    495s] [hotspot] |  5  |   514.50   938.10   574.98   998.58 |        4.59   |
[08/27 00:12:22    495s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:12:22    495s] Top 5 hotspots total area: 69.05
[08/27 00:12:22    495s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.023, REAL:0.015, MEM:2602.8M
[08/27 00:12:22    495s] 
[08/27 00:12:22    495s] === incrementalPlace Internal Loop 1 ===
[08/27 00:12:23    495s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[08/27 00:12:23    495s] OPERPROF: Starting IPInitSPData at level 1, MEM:2602.8M
[08/27 00:12:23    495s] #spOpts: N=130 minPadR=1.1 
[08/27 00:12:23    495s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2602.8M
[08/27 00:12:23    495s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2602.8M
[08/27 00:12:23    495s] Core basic site is CoreSite
[08/27 00:12:23    495s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:12:23    495s] Fast DP-INIT is on for default
[08/27 00:12:23    495s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 00:12:23    495s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.108, REAL:0.029, MEM:2602.8M
[08/27 00:12:23    495s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.190, REAL:0.112, MEM:2602.8M
[08/27 00:12:23    495s] OPERPROF:   Starting post-place ADS at level 2, MEM:2602.8M
[08/27 00:12:23    495s] ADSU 0.623 -> 0.633. GS 30.240
[08/27 00:12:23    495s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.071, REAL:0.072, MEM:2602.8M
[08/27 00:12:23    495s] OPERPROF:   Starting spMPad at level 2, MEM:2602.8M
[08/27 00:12:23    495s] OPERPROF:     Starting spContextMPad at level 3, MEM:2602.8M
[08/27 00:12:23    495s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2602.8M
[08/27 00:12:23    495s] OPERPROF:   Finished spMPad at level 2, CPU:0.013, REAL:0.013, MEM:2602.8M
[08/27 00:12:23    495s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2602.8M
[08/27 00:12:23    495s] 0 delay mode for cte enabled initNetWt.
[08/27 00:12:23    495s] no activity file in design. spp won't run.
[08/27 00:12:23    495s] [spp] 0
[08/27 00:12:23    495s] [adp] 0:1:1:3
[08/27 00:12:23    495s] 0 delay mode for cte disabled initNetWt.
[08/27 00:12:23    495s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.096, REAL:0.096, MEM:2602.8M
[08/27 00:12:23    495s] SP #FI/SF FL/PI 0/0 29988/0
[08/27 00:12:23    495s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.424, REAL:0.348, MEM:2602.8M
[08/27 00:12:23    495s] PP off. flexM 0
[08/27 00:12:23    495s] OPERPROF: Starting CDPad at level 1, MEM:2602.8M
[08/27 00:12:23    495s] 3DP is on.
[08/27 00:12:23    495s] 3DP OF M2 0.002, M4 0.000. Diff 0
[08/27 00:12:23    495s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000
[08/27 00:12:23    496s] CDPadU 0.867 -> 0.912. R=0.644, N=29988, GS=3.780
[08/27 00:12:23    496s] OPERPROF: Finished CDPad at level 1, CPU:0.489, REAL:0.128, MEM:2602.8M
[08/27 00:12:23    496s] NP #FI/FS/SF FL/PI: 6864/64/0 29988/0
[08/27 00:12:23    496s] no activity file in design. spp won't run.
[08/27 00:12:23    496s] 
[08/27 00:12:23    496s] AB Est...
[08/27 00:12:23    496s] OPERPROF: Starting npPlace at level 1, MEM:2602.8M
[08/27 00:12:23    496s] OPERPROF: Finished npPlace at level 1, CPU:0.103, REAL:0.053, MEM:2614.7M
[08/27 00:12:23    496s] Iteration  4: Skipped, with CDP Off
[08/27 00:12:23    496s] 
[08/27 00:12:23    496s] AB Est...
[08/27 00:12:23    496s] OPERPROF: Starting npPlace at level 1, MEM:2646.7M
[08/27 00:12:23    496s] OPERPROF: Finished npPlace at level 1, CPU:0.105, REAL:0.045, MEM:2614.7M
[08/27 00:12:23    496s] Iteration  5: Skipped, with CDP Off
[08/27 00:12:23    496s] 
[08/27 00:12:23    496s] AB Est...
[08/27 00:12:23    496s] OPERPROF: Starting npPlace at level 1, MEM:2646.7M
[08/27 00:12:23    496s] OPERPROF: Finished npPlace at level 1, CPU:0.112, REAL:0.046, MEM:2614.7M
[08/27 00:12:23    496s] Iteration  6: Skipped, with CDP Off
[08/27 00:12:23    496s] OPERPROF: Starting npPlace at level 1, MEM:2742.7M
[08/27 00:12:23    497s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[08/27 00:12:23    497s] No instances found in the vector
[08/27 00:12:23    497s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2646.7M, DRC: 0)
[08/27 00:12:23    497s] 0 (out of 0) MH cells were successfully legalized.
[08/27 00:12:36    545s] Iteration  7: Total net bbox = 1.061e+06 (5.25e+05 5.36e+05)
[08/27 00:12:36    545s]               Est.  stn bbox = 1.370e+06 (6.78e+05 6.92e+05)
[08/27 00:12:36    545s]               cpu = 0:00:48.0 real = 0:00:13.0 mem = 2901.4M
[08/27 00:12:36    545s] OPERPROF: Finished npPlace at level 1, CPU:48.043, REAL:12.641, MEM:2805.4M
[08/27 00:12:36    545s] no activity file in design. spp won't run.
[08/27 00:12:36    545s] NP #FI/FS/SF FL/PI: 6864/64/0 29988/0
[08/27 00:12:36    545s] no activity file in design. spp won't run.
[08/27 00:12:36    545s] OPERPROF: Starting npPlace at level 1, MEM:2773.4M
[08/27 00:12:36    545s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[08/27 00:12:36    545s] No instances found in the vector
[08/27 00:12:36    545s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2677.4M, DRC: 0)
[08/27 00:12:36    545s] 0 (out of 0) MH cells were successfully legalized.
[08/27 00:12:53    610s] Iteration  8: Total net bbox = 1.083e+06 (5.40e+05 5.43e+05)
[08/27 00:12:53    610s]               Est.  stn bbox = 1.398e+06 (6.99e+05 6.99e+05)
[08/27 00:12:53    610s]               cpu = 0:01:05 real = 0:00:17.0 mem = 2882.8M
[08/27 00:12:53    610s] OPERPROF: Finished npPlace at level 1, CPU:65.252, REAL:17.086, MEM:2786.8M
[08/27 00:12:53    610s] no activity file in design. spp won't run.
[08/27 00:12:53    610s] NP #FI/FS/SF FL/PI: 6864/64/0 29988/0
[08/27 00:12:54    610s] no activity file in design. spp won't run.
[08/27 00:12:54    610s] OPERPROF: Starting npPlace at level 1, MEM:2754.8M
[08/27 00:12:54    610s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[08/27 00:12:54    610s] No instances found in the vector
[08/27 00:12:54    610s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2658.8M, DRC: 0)
[08/27 00:12:54    610s] 0 (out of 0) MH cells were successfully legalized.
[08/27 00:13:21    714s] Iteration  9: Total net bbox = 1.131e+06 (5.61e+05 5.69e+05)
[08/27 00:13:21    714s]               Est.  stn bbox = 1.452e+06 (7.23e+05 7.28e+05)
[08/27 00:13:21    714s]               cpu = 0:01:43 real = 0:00:27.0 mem = 2877.2M
[08/27 00:13:21    714s] OPERPROF: Finished npPlace at level 1, CPU:103.256, REAL:27.697, MEM:2781.2M
[08/27 00:13:21    714s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2653.2M
[08/27 00:13:21    714s] Starting Early Global Route rough congestion estimation: mem = 2653.2M
[08/27 00:13:21    714s] (I)       Started Loading and Dumping File ( Curr Mem: 2653.16 MB )
[08/27 00:13:21    714s] (I)       Reading DB...
[08/27 00:13:21    714s] (I)       Read data from FE... (mem=2653.2M)
[08/27 00:13:21    714s] (I)       Read nodes and places... (mem=2653.2M)
[08/27 00:13:21    714s] (I)       Done Read nodes and places (cpu=0.040s, mem=2661.7M)
[08/27 00:13:21    714s] (I)       Read nets... (mem=2661.7M)
[08/27 00:13:21    714s] (I)       Done Read nets (cpu=0.086s, mem=2661.7M)
[08/27 00:13:21    714s] (I)       Done Read data from FE (cpu=0.126s, mem=2661.7M)
[08/27 00:13:21    714s] (I)       before initializing RouteDB syMemory usage = 2661.7 MB
[08/27 00:13:21    714s] (I)       == Non-default Options ==
[08/27 00:13:21    714s] (I)       Print mode                                         : 2
[08/27 00:13:21    714s] (I)       Stop if highly congested                           : false
[08/27 00:13:21    714s] (I)       Maximum routing layer                              : 4
[08/27 00:13:21    714s] (I)       Assign partition pins                              : false
[08/27 00:13:21    714s] (I)       Support large GCell                                : true
[08/27 00:13:21    714s] (I)       Number threads                                     : 8
[08/27 00:13:21    714s] (I)       Number of rows per GCell                           : 2
[08/27 00:13:21    714s] (I)       Max num rows per GCell                             : 32
[08/27 00:13:21    714s] (I)       Counted 50681 PG shapes. We will not process PG shapes layer by layer.
[08/27 00:13:21    714s] (I)       Use row-based GCell size
[08/27 00:13:21    714s] (I)       GCell unit size  : 3780
[08/27 00:13:21    714s] (I)       GCell multiplier : 2
[08/27 00:13:21    714s] (I)       build grid graph
[08/27 00:13:21    714s] (I)       build grid graph start
[08/27 00:13:21    714s] [NR-eGR] Track table information for default rule: 
[08/27 00:13:21    714s] [NR-eGR] Metal1 has no routable track
[08/27 00:13:21    714s] [NR-eGR] Metal2 has single uniform track structure
[08/27 00:13:21    714s] [NR-eGR] Metal3 has single uniform track structure
[08/27 00:13:21    714s] [NR-eGR] Metal4 has single uniform track structure
[08/27 00:13:21    714s] (I)       build grid graph end
[08/27 00:13:21    714s] (I)       ===========================================================================
[08/27 00:13:21    714s] (I)       == Report All Rule Vias ==
[08/27 00:13:21    714s] (I)       ===========================================================================
[08/27 00:13:21    714s] (I)        Via Rule : (Default)
[08/27 00:13:21    714s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/27 00:13:21    714s] (I)       ---------------------------------------------------------------------------
[08/27 00:13:21    714s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/27 00:13:21    714s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/27 00:13:21    714s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/27 00:13:21    714s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/27 00:13:21    714s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/27 00:13:21    714s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/27 00:13:21    714s] (I)       ===========================================================================
[08/27 00:13:21    714s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2661.66 MB )
[08/27 00:13:21    714s] (I)       Num PG vias on layer 2 : 0
[08/27 00:13:21    714s] (I)       Num PG vias on layer 3 : 0
[08/27 00:13:21    714s] (I)       Num PG vias on layer 4 : 0
[08/27 00:13:21    714s] [NR-eGR] Read 62330 PG shapes
[08/27 00:13:21    714s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2661.66 MB )
[08/27 00:13:21    714s] [NR-eGR] #Routing Blockages  : 0
[08/27 00:13:21    714s] [NR-eGR] #Instance Blockages : 6997
[08/27 00:13:21    714s] [NR-eGR] #PG Blockages       : 62330
[08/27 00:13:21    714s] [NR-eGR] #Halo Blockages     : 0
[08/27 00:13:21    714s] [NR-eGR] #Boundary Blockages : 0
[08/27 00:13:21    714s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/27 00:13:21    714s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/27 00:13:21    714s] (I)       readDataFromPlaceDB
[08/27 00:13:21    714s] (I)       Read net information..
[08/27 00:13:21    714s] [NR-eGR] Read numTotalNets=30203  numIgnoredNets=48
[08/27 00:13:21    714s] (I)       Read testcase time = 0.012 seconds
[08/27 00:13:21    714s] 
[08/27 00:13:21    714s] (I)       early_global_route_priority property id does not exist.
[08/27 00:13:21    714s] (I)       Start initializing grid graph
[08/27 00:13:21    714s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/27 00:13:21    714s] (I)       End initializing grid graph
[08/27 00:13:21    714s] (I)       Model blockages into capacity
[08/27 00:13:21    714s] (I)       Read Num Blocks=91314  Num Prerouted Wires=0  Num CS=0
[08/27 00:13:21    714s] (I)       Started Modeling ( Curr Mem: 2661.66 MB )
[08/27 00:13:21    714s] (I)       Layer 1 (H) : #blockages 59830 : #preroutes 0
[08/27 00:13:21    714s] (I)       Layer 2 (V) : #blockages 20920 : #preroutes 0
[08/27 00:13:21    714s] (I)       Layer 3 (H) : #blockages 10564 : #preroutes 0
[08/27 00:13:21    714s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2661.66 MB )
[08/27 00:13:21    714s] (I)       -- layer congestion ratio --
[08/27 00:13:21    714s] (I)       Layer 1 : 0.100000
[08/27 00:13:21    714s] (I)       Layer 2 : 0.700000
[08/27 00:13:21    714s] (I)       Layer 3 : 0.700000
[08/27 00:13:21    714s] (I)       Layer 4 : 0.700000
[08/27 00:13:21    714s] (I)       ----------------------------
[08/27 00:13:21    714s] (I)       Number of ignored nets = 48
[08/27 00:13:21    714s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/27 00:13:21    714s] (I)       Number of clock nets = 7.  Ignored: No
[08/27 00:13:21    714s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/27 00:13:21    714s] (I)       Number of special nets = 0.  Ignored: Yes
[08/27 00:13:21    714s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/27 00:13:21    714s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/27 00:13:21    714s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/27 00:13:21    714s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/27 00:13:21    714s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/27 00:13:21    714s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[08/27 00:13:21    714s] (I)       Before initializing Early Global Route syMemory usage = 2661.7 MB
[08/27 00:13:21    714s] (I)       Ndr track 0 does not exist
[08/27 00:13:21    714s] (I)       ---------------------Grid Graph Info--------------------
[08/27 00:13:21    714s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/27 00:13:21    714s] (I)       Core area           : (389760, 390000) - (1450560, 1450020)
[08/27 00:13:21    714s] (I)       Site width          :   480  (dbu)
[08/27 00:13:21    714s] (I)       Row height          :  3780  (dbu)
[08/27 00:13:21    714s] (I)       GCell width         :  7560  (dbu)
[08/27 00:13:21    714s] (I)       GCell height        :  7560  (dbu)
[08/27 00:13:21    714s] (I)       Grid                :   244   244     4
[08/27 00:13:21    714s] (I)       Layer numbers       :     1     2     3     4
[08/27 00:13:21    714s] (I)       Vertical capacity   :     0     0  7560     0
[08/27 00:13:21    714s] (I)       Horizontal capacity :     0  7560     0  7560
[08/27 00:13:21    714s] (I)       Default wire width  :   160   200   200   200
[08/27 00:13:21    714s] (I)       Default wire space  :   180   210   210   210
[08/27 00:13:21    714s] (I)       Default wire pitch  :   340   410   410   410
[08/27 00:13:21    714s] (I)       Default pitch size  :   340   420   480   420
[08/27 00:13:21    714s] (I)       First track coord   :     0   240   480   240
[08/27 00:13:21    714s] (I)       Num tracks per GCell: 22.24 18.00 15.75 18.00
[08/27 00:13:21    714s] (I)       Total num of tracks :     0  4381  3833  4381
[08/27 00:13:21    714s] (I)       Num of masks        :     1     1     1     1
[08/27 00:13:21    714s] (I)       Num of trim masks   :     0     0     0     0
[08/27 00:13:21    714s] (I)       --------------------------------------------------------
[08/27 00:13:21    714s] 
[08/27 00:13:21    714s] [NR-eGR] ============ Routing rule table ============
[08/27 00:13:21    714s] [NR-eGR] Rule id: 0  Nets: 30155 
[08/27 00:13:21    714s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/27 00:13:21    714s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/27 00:13:21    714s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 00:13:21    714s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 00:13:21    714s] [NR-eGR] ========================================
[08/27 00:13:21    714s] [NR-eGR] 
[08/27 00:13:21    714s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/27 00:13:21    714s] (I)       blocked tracks on layer2 : = 462632 / 1068964 (43.28%)
[08/27 00:13:21    714s] (I)       blocked tracks on layer3 : = 389574 / 935252 (41.65%)
[08/27 00:13:21    714s] (I)       blocked tracks on layer4 : = 410593 / 1068964 (38.41%)
[08/27 00:13:21    714s] (I)       After initializing Early Global Route syMemory usage = 2661.7 MB
[08/27 00:13:21    714s] (I)       Finished Loading and Dumping File ( CPU: 0.20 sec, Real: 0.20 sec, Curr Mem: 2661.66 MB )
[08/27 00:13:21    714s] (I)       Reset routing kernel
[08/27 00:13:21    714s] (I)       ============= Initialization =============
[08/27 00:13:22    714s] (I)       numLocalWires=47961  numGlobalNetBranches=16740  numLocalNetBranches=7336
[08/27 00:13:22    714s] (I)       totalPins=116866  totalGlobalPin=86066 (73.65%)
[08/27 00:13:22    714s] (I)       Started Build MST ( Curr Mem: 2661.66 MB )
[08/27 00:13:22    714s] (I)       Generate topology with 8 threads
[08/27 00:13:22    714s] (I)       Finished Build MST ( CPU: 0.05 sec, Real: 0.01 sec, Curr Mem: 2673.66 MB )
[08/27 00:13:22    714s] (I)       total 2D Cap : 1895953 = (1334425 H, 561528 V)
[08/27 00:13:22    714s] (I)       
[08/27 00:13:22    714s] (I)       ============  Phase 1a Route ============
[08/27 00:13:22    714s] (I)       Started Phase 1a ( Curr Mem: 2665.66 MB )
[08/27 00:13:22    714s] (I)       Started Pattern routing ( Curr Mem: 2665.66 MB )
[08/27 00:13:22    714s] (I)       Finished Pattern routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2665.66 MB )
[08/27 00:13:22    714s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2665.66 MB )
[08/27 00:13:22    714s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 147
[08/27 00:13:22    714s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2665.66 MB )
[08/27 00:13:22    714s] (I)       Usage: 202794 = (108301 H, 94493 V) = (8.12% H, 16.83% V) = (8.188e+05um H, 7.144e+05um V)
[08/27 00:13:22    714s] (I)       Finished Phase 1a ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2665.66 MB )
[08/27 00:13:22    714s] (I)       
[08/27 00:13:22    714s] (I)       ============  Phase 1b Route ============
[08/27 00:13:22    714s] (I)       Started Phase 1b ( Curr Mem: 2665.66 MB )
[08/27 00:13:22    714s] (I)       Started Monotonic routing ( Curr Mem: 2665.66 MB )
[08/27 00:13:22    714s] (I)       Finished Monotonic routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2665.66 MB )
[08/27 00:13:22    714s] (I)       Usage: 203008 = (108463 H, 94545 V) = (8.13% H, 16.84% V) = (8.200e+05um H, 7.148e+05um V)
[08/27 00:13:22    714s] (I)       eGR overflow: 0.56% H + 2.47% V
[08/27 00:13:22    714s] 
[08/27 00:13:22    714s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2665.66 MB )
[08/27 00:13:22    714s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.21% H + 1.06% V
[08/27 00:13:22    714s] Finished Early Global Route rough congestion estimation: mem = 2665.7M
[08/27 00:13:22    714s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.359, REAL:0.323, MEM:2665.7M
[08/27 00:13:22    714s] earlyGlobalRoute rough estimation gcell size 2 row height
[08/27 00:13:22    714s] OPERPROF: Starting CDPad at level 1, MEM:2665.7M
[08/27 00:13:22    714s] CDPadU 0.911 -> 0.912. R=0.643, N=29988, GS=7.560
[08/27 00:13:22    714s] OPERPROF: Finished CDPad at level 1, CPU:0.353, REAL:0.110, MEM:2661.7M
[08/27 00:13:22    714s] no activity file in design. spp won't run.
[08/27 00:13:22    714s] NP #FI/FS/SF FL/PI: 6864/64/0 29988/0
[08/27 00:13:22    715s] no activity file in design. spp won't run.
[08/27 00:13:22    715s] OPERPROF: Starting npPlace at level 1, MEM:2757.7M
[08/27 00:13:22    715s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[08/27 00:13:22    715s] No instances found in the vector
[08/27 00:13:22    715s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2661.7M, DRC: 0)
[08/27 00:13:22    715s] 0 (out of 0) MH cells were successfully legalized.
[08/27 00:13:25    725s] OPERPROF: Finished npPlace at level 1, CPU:10.653, REAL:3.005, MEM:2781.0M
[08/27 00:13:25    725s] no activity file in design. spp won't run.
[08/27 00:13:25    725s] NP #FI/FS/SF FL/PI: 6864/64/0 29988/0
[08/27 00:13:25    725s] no activity file in design. spp won't run.
[08/27 00:13:25    726s] OPERPROF: Starting npPlace at level 1, MEM:2749.0M
[08/27 00:13:25    726s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[08/27 00:13:25    726s] No instances found in the vector
[08/27 00:13:25    726s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2653.0M, DRC: 0)
[08/27 00:13:25    726s] 0 (out of 0) MH cells were successfully legalized.
[08/27 00:13:45    802s] Iteration 10: Total net bbox = 1.168e+06 (5.79e+05 5.89e+05)
[08/27 00:13:45    802s]               Est.  stn bbox = 1.483e+06 (7.39e+05 7.44e+05)
[08/27 00:13:45    802s]               cpu = 0:01:17 real = 0:00:20.0 mem = 2875.4M
[08/27 00:13:45    802s] OPERPROF: Finished npPlace at level 1, CPU:76.753, REAL:19.625, MEM:2779.4M
[08/27 00:13:45    802s] no activity file in design. spp won't run.
[08/27 00:13:45    802s] NP #FI/FS/SF FL/PI: 6864/64/0 29988/0
[08/27 00:13:45    803s] no activity file in design. spp won't run.
[08/27 00:13:45    803s] OPERPROF: Starting npPlace at level 1, MEM:2747.4M
[08/27 00:13:45    803s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[08/27 00:13:45    803s] No instances found in the vector
[08/27 00:13:45    803s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2651.4M, DRC: 0)
[08/27 00:13:45    803s] 0 (out of 0) MH cells were successfully legalized.
[08/27 00:13:51    827s] Iteration 11: Total net bbox = 1.206e+06 (5.95e+05 6.12e+05)
[08/27 00:13:51    827s]               Est.  stn bbox = 1.519e+06 (7.53e+05 7.66e+05)
[08/27 00:13:51    827s]               cpu = 0:00:24.4 real = 0:00:06.0 mem = 2879.8M
[08/27 00:13:51    827s] OPERPROF: Finished npPlace at level 1, CPU:24.479, REAL:6.351, MEM:2783.8M
[08/27 00:13:51    827s] Move report: Timing Driven Placement moves 29988 insts, mean move: 24.99 um, max move: 240.76 um
[08/27 00:13:51    827s] 	Max move on inst (i_croc_soc/i_croc/gen_sram_bank[0].i_sram/_45_): (1312.80, 681.06) --> (1429.08, 556.58)
[08/27 00:13:51    827s] no activity file in design. spp won't run.
[08/27 00:13:51    827s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2655.8M
[08/27 00:13:51    827s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2655.8M
[08/27 00:13:51    827s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.007, REAL:0.007, MEM:2655.8M
[08/27 00:13:51    827s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2655.8M
[08/27 00:13:51    827s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.004, REAL:0.004, MEM:2655.8M
[08/27 00:13:51    827s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.044, REAL:0.044, MEM:2655.8M
[08/27 00:13:51    827s] 
[08/27 00:13:51    827s] Finished Incremental Placement (cpu=0:05:33, real=0:01:29, mem=2655.8M)
[08/27 00:13:51    827s] CongRepair sets shifter mode to gplace
[08/27 00:13:51    827s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2655.8M
[08/27 00:13:51    827s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2655.8M
[08/27 00:13:51    827s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2655.8M
[08/27 00:13:51    827s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 00:13:51    827s] All LLGs are deleted
[08/27 00:13:51    827s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2655.8M
[08/27 00:13:51    827s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2655.8M
[08/27 00:13:51    827s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2655.8M
[08/27 00:13:51    827s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2655.8M
[08/27 00:13:51    827s] Core basic site is CoreSite
[08/27 00:13:51    827s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:13:51    827s] Fast DP-INIT is on for default
[08/27 00:13:51    827s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 00:13:51    827s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.115, REAL:0.035, MEM:2655.8M
[08/27 00:13:52    827s] OPERPROF:         Starting CMU at level 5, MEM:2655.8M
[08/27 00:13:52    827s] OPERPROF:         Finished CMU at level 5, CPU:0.009, REAL:0.006, MEM:2655.8M
[08/27 00:13:52    827s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.150, REAL:0.067, MEM:2655.8M
[08/27 00:13:52    828s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=2655.8MB).
[08/27 00:13:52    828s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.196, REAL:0.114, MEM:2655.8M
[08/27 00:13:52    828s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.196, REAL:0.114, MEM:2655.8M
[08/27 00:13:52    828s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3813761.2
[08/27 00:13:52    828s] OPERPROF:   Starting RefinePlace at level 2, MEM:2655.8M
[08/27 00:13:52    828s] *** Starting refinePlace (0:13:48 mem=2655.8M) ***
[08/27 00:13:52    828s] Total net bbox length = 1.242e+06 (6.287e+05 6.132e+05) (ext = 4.640e+04)
[08/27 00:13:52    828s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 00:13:52    828s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2655.8M
[08/27 00:13:52    828s] Starting refinePlace ...
[08/27 00:13:52    828s] ** Cut row section cpu time 0:00:00.0.
[08/27 00:13:52    828s]    Spread Effort: high, standalone mode, useDDP on.
[08/27 00:13:52    828s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.7, real=0:00:00.0, mem=2655.8MB) @(0:13:48 - 0:13:49).
[08/27 00:13:52    828s] Move report: preRPlace moves 29988 insts, mean move: 1.73 um, max move: 28.42 um
[08/27 00:13:52    828s] 	Max move on inst (i_croc_soc/i_croc/i_dm_top.i_dm_top/_6388_): (467.11, 1001.71) --> (494.88, 1002.36)
[08/27 00:13:52    828s] 	Length: 21 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_mux4_1
[08/27 00:13:52    828s] wireLenOptFixPriorityInst 0 inst fixed
[08/27 00:13:52    828s] tweakage running in 8 threads.
[08/27 00:13:52    828s] Placement tweakage begins.
[08/27 00:13:52    828s] wire length = 1.617e+06
[08/27 00:13:53    830s] wire length = 1.567e+06
[08/27 00:13:53    830s] Placement tweakage ends.
[08/27 00:13:53    830s] Move report: tweak moves 4911 insts, mean move: 5.28 um, max move: 34.08 um
[08/27 00:13:53    830s] 	Max move on inst (i_croc_soc/i_croc/i_uart/_06087_): (809.76, 1338.78) --> (775.68, 1338.78)
[08/27 00:13:53    830s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.9, real=0:00:01.0, mem=2670.7MB) @(0:13:49 - 0:13:51).
[08/27 00:13:53    830s] 
[08/27 00:13:53    830s] Running Spiral MT with 8 threads  fetchWidth=196 
[08/27 00:13:54    831s] Move report: legalization moves 35 insts, mean move: 5.40 um, max move: 13.44 um
[08/27 00:13:54    831s] 	Max move on inst (i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc.i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/_120_): (601.92, 424.02) --> (588.48, 424.02)
[08/27 00:13:54    831s] [CPU] RefinePlace/Legalization (cpu=0:00:01.1, real=0:00:01.0, mem=2670.7MB) @(0:13:51 - 0:13:52).
[08/27 00:13:54    831s] Move report: Detail placement moves 29988 insts, mean move: 2.45 um, max move: 34.08 um
[08/27 00:13:54    831s] 	Max move on inst (i_croc_soc/i_croc/i_uart/_06087_): (809.57, 1338.59) --> (775.68, 1338.78)
[08/27 00:13:54    831s] 	Runtime: CPU: 0:00:03.6 REAL: 0:00:02.0 MEM: 2670.7MB
[08/27 00:13:54    831s] Statistics of distance of Instance movement in refine placement:
[08/27 00:13:54    831s]   maximum (X+Y) =        34.08 um
[08/27 00:13:54    831s]   inst (i_croc_soc/i_croc/i_uart/_06087_) with max move: (809.574, 1338.59) -> (775.68, 1338.78)
[08/27 00:13:54    831s]   mean    (X+Y) =         2.45 um
[08/27 00:13:54    831s] Summary Report:
[08/27 00:13:54    831s] Instances move: 29988 (out of 29988 movable)
[08/27 00:13:54    831s] Instances flipped: 0
[08/27 00:13:54    831s] Mean displacement: 2.45 um
[08/27 00:13:54    831s] Max displacement: 34.08 um (Instance: i_croc_soc/i_croc/i_uart/_06087_) (809.574, 1338.59) -> (775.68, 1338.78)
[08/27 00:13:54    831s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_nand2_1
[08/27 00:13:54    831s] Total instances moved : 29988
[08/27 00:13:54    831s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:3.665, REAL:2.011, MEM:2670.7M
[08/27 00:13:54    831s] Total net bbox length = 1.212e+06 (5.947e+05 6.172e+05) (ext = 4.628e+04)
[08/27 00:13:54    831s] Runtime: CPU: 0:00:03.7 REAL: 0:00:02.0 MEM: 2670.7MB
[08/27 00:13:54    831s] [CPU] RefinePlace/total (cpu=0:00:03.7, real=0:00:02.0, mem=2670.7MB) @(0:13:48 - 0:13:52).
[08/27 00:13:54    831s] *** Finished refinePlace (0:13:52 mem=2670.7M) ***
[08/27 00:13:54    831s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3813761.2
[08/27 00:13:54    831s] OPERPROF:   Finished RefinePlace at level 2, CPU:3.737, REAL:2.084, MEM:2670.7M
[08/27 00:13:54    831s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2670.7M
[08/27 00:13:54    831s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.013, REAL:0.013, MEM:2670.7M
[08/27 00:13:54    831s] All LLGs are deleted
[08/27 00:13:54    831s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2670.7M
[08/27 00:13:54    831s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2670.7M
[08/27 00:13:54    831s] OPERPROF: Finished RefinePlace2 at level 1, CPU:3.973, REAL:2.222, MEM:2670.7M
[08/27 00:13:54    831s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2670.7M
[08/27 00:13:54    831s] Starting Early Global Route congestion estimation: mem = 2670.7M
[08/27 00:13:54    831s] (I)       Started Loading and Dumping File ( Curr Mem: 2670.70 MB )
[08/27 00:13:54    831s] (I)       Reading DB...
[08/27 00:13:54    831s] (I)       Read data from FE... (mem=2670.7M)
[08/27 00:13:54    831s] (I)       Read nodes and places... (mem=2670.7M)
[08/27 00:13:54    831s] (I)       Done Read nodes and places (cpu=0.037s, mem=2670.7M)
[08/27 00:13:54    831s] (I)       Read nets... (mem=2670.7M)
[08/27 00:13:54    831s] (I)       Done Read nets (cpu=0.084s, mem=2670.7M)
[08/27 00:13:54    831s] (I)       Done Read data from FE (cpu=0.121s, mem=2670.7M)
[08/27 00:13:54    831s] (I)       before initializing RouteDB syMemory usage = 2670.7 MB
[08/27 00:13:54    831s] (I)       == Non-default Options ==
[08/27 00:13:54    831s] (I)       Maximum routing layer                              : 4
[08/27 00:13:54    831s] (I)       Number threads                                     : 8
[08/27 00:13:54    831s] (I)       Use non-blocking free Dbs wires                    : false
[08/27 00:13:54    831s] (I)       Counted 50681 PG shapes. We will not process PG shapes layer by layer.
[08/27 00:13:54    831s] (I)       Use row-based GCell size
[08/27 00:13:54    831s] (I)       GCell unit size  : 3780
[08/27 00:13:54    831s] (I)       GCell multiplier : 1
[08/27 00:13:54    831s] (I)       build grid graph
[08/27 00:13:54    831s] (I)       build grid graph start
[08/27 00:13:54    831s] [NR-eGR] Track table information for default rule: 
[08/27 00:13:54    831s] [NR-eGR] Metal1 has no routable track
[08/27 00:13:54    831s] [NR-eGR] Metal2 has single uniform track structure
[08/27 00:13:54    831s] [NR-eGR] Metal3 has single uniform track structure
[08/27 00:13:54    831s] [NR-eGR] Metal4 has single uniform track structure
[08/27 00:13:54    831s] (I)       build grid graph end
[08/27 00:13:54    831s] (I)       ===========================================================================
[08/27 00:13:54    831s] (I)       == Report All Rule Vias ==
[08/27 00:13:54    831s] (I)       ===========================================================================
[08/27 00:13:54    831s] (I)        Via Rule : (Default)
[08/27 00:13:54    831s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/27 00:13:54    831s] (I)       ---------------------------------------------------------------------------
[08/27 00:13:54    831s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/27 00:13:54    831s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/27 00:13:54    831s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/27 00:13:54    831s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/27 00:13:54    831s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/27 00:13:54    831s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/27 00:13:54    831s] (I)       ===========================================================================
[08/27 00:13:54    831s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2670.70 MB )
[08/27 00:13:54    831s] (I)       Num PG vias on layer 2 : 0
[08/27 00:13:54    831s] (I)       Num PG vias on layer 3 : 0
[08/27 00:13:54    831s] (I)       Num PG vias on layer 4 : 0
[08/27 00:13:54    831s] [NR-eGR] Read 62330 PG shapes
[08/27 00:13:54    831s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2670.70 MB )
[08/27 00:13:54    831s] [NR-eGR] #Routing Blockages  : 0
[08/27 00:13:54    831s] [NR-eGR] #Instance Blockages : 6997
[08/27 00:13:54    831s] [NR-eGR] #PG Blockages       : 62330
[08/27 00:13:54    831s] [NR-eGR] #Halo Blockages     : 0
[08/27 00:13:54    831s] [NR-eGR] #Boundary Blockages : 0
[08/27 00:13:54    831s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/27 00:13:54    831s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/27 00:13:54    831s] (I)       readDataFromPlaceDB
[08/27 00:13:54    831s] (I)       Read net information..
[08/27 00:13:54    831s] [NR-eGR] Read numTotalNets=30203  numIgnoredNets=48
[08/27 00:13:54    831s] (I)       Read testcase time = 0.010 seconds
[08/27 00:13:54    831s] 
[08/27 00:13:54    831s] (I)       early_global_route_priority property id does not exist.
[08/27 00:13:54    831s] (I)       Start initializing grid graph
[08/27 00:13:54    831s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/27 00:13:54    831s] (I)       End initializing grid graph
[08/27 00:13:54    831s] (I)       Model blockages into capacity
[08/27 00:13:54    831s] (I)       Read Num Blocks=91314  Num Prerouted Wires=0  Num CS=0
[08/27 00:13:54    831s] (I)       Started Modeling ( Curr Mem: 2670.70 MB )
[08/27 00:13:54    831s] (I)       Layer 1 (H) : #blockages 59830 : #preroutes 0
[08/27 00:13:54    831s] (I)       Layer 2 (V) : #blockages 20920 : #preroutes 0
[08/27 00:13:54    832s] (I)       Layer 3 (H) : #blockages 10564 : #preroutes 0
[08/27 00:13:54    832s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2670.70 MB )
[08/27 00:13:54    832s] (I)       -- layer congestion ratio --
[08/27 00:13:54    832s] (I)       Layer 1 : 0.100000
[08/27 00:13:54    832s] (I)       Layer 2 : 0.700000
[08/27 00:13:54    832s] (I)       Layer 3 : 0.700000
[08/27 00:13:54    832s] (I)       Layer 4 : 0.700000
[08/27 00:13:54    832s] (I)       ----------------------------
[08/27 00:13:54    832s] (I)       Number of ignored nets = 48
[08/27 00:13:54    832s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/27 00:13:54    832s] (I)       Number of clock nets = 7.  Ignored: No
[08/27 00:13:54    832s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/27 00:13:54    832s] (I)       Number of special nets = 0.  Ignored: Yes
[08/27 00:13:54    832s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/27 00:13:54    832s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/27 00:13:54    832s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/27 00:13:54    832s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/27 00:13:54    832s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/27 00:13:54    832s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[08/27 00:13:54    832s] (I)       Before initializing Early Global Route syMemory usage = 2670.7 MB
[08/27 00:13:54    832s] (I)       Ndr track 0 does not exist
[08/27 00:13:54    832s] (I)       ---------------------Grid Graph Info--------------------
[08/27 00:13:54    832s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/27 00:13:54    832s] (I)       Core area           : (389760, 390000) - (1450560, 1450020)
[08/27 00:13:54    832s] (I)       Site width          :   480  (dbu)
[08/27 00:13:54    832s] (I)       Row height          :  3780  (dbu)
[08/27 00:13:54    832s] (I)       GCell width         :  3780  (dbu)
[08/27 00:13:54    832s] (I)       GCell height        :  3780  (dbu)
[08/27 00:13:54    832s] (I)       Grid                :   487   487     4
[08/27 00:13:54    832s] (I)       Layer numbers       :     1     2     3     4
[08/27 00:13:54    832s] (I)       Vertical capacity   :     0     0  3780     0
[08/27 00:13:54    832s] (I)       Horizontal capacity :     0  3780     0  3780
[08/27 00:13:54    832s] (I)       Default wire width  :   160   200   200   200
[08/27 00:13:54    832s] (I)       Default wire space  :   180   210   210   210
[08/27 00:13:54    832s] (I)       Default wire pitch  :   340   410   410   410
[08/27 00:13:54    832s] (I)       Default pitch size  :   340   420   480   420
[08/27 00:13:54    832s] (I)       First track coord   :     0   240   480   240
[08/27 00:13:54    832s] (I)       Num tracks per GCell: 11.12  9.00  7.88  9.00
[08/27 00:13:54    832s] (I)       Total num of tracks :     0  4381  3833  4381
[08/27 00:13:54    832s] (I)       Num of masks        :     1     1     1     1
[08/27 00:13:54    832s] (I)       Num of trim masks   :     0     0     0     0
[08/27 00:13:54    832s] (I)       --------------------------------------------------------
[08/27 00:13:54    832s] 
[08/27 00:13:54    832s] [NR-eGR] ============ Routing rule table ============
[08/27 00:13:54    832s] [NR-eGR] Rule id: 0  Nets: 30155 
[08/27 00:13:54    832s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/27 00:13:54    832s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/27 00:13:54    832s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 00:13:54    832s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 00:13:54    832s] [NR-eGR] ========================================
[08/27 00:13:54    832s] [NR-eGR] 
[08/27 00:13:54    832s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/27 00:13:54    832s] (I)       blocked tracks on layer2 : = 861096 / 2133547 (40.36%)
[08/27 00:13:54    832s] (I)       blocked tracks on layer3 : = 762503 / 1866671 (40.85%)
[08/27 00:13:54    832s] (I)       blocked tracks on layer4 : = 797679 / 2133547 (37.39%)
[08/27 00:13:54    832s] (I)       After initializing Early Global Route syMemory usage = 2670.7 MB
[08/27 00:13:54    832s] (I)       Finished Loading and Dumping File ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 2670.70 MB )
[08/27 00:13:54    832s] (I)       Reset routing kernel
[08/27 00:13:54    832s] (I)       Started Global Routing ( Curr Mem: 2670.70 MB )
[08/27 00:13:54    832s] (I)       ============= Initialization =============
[08/27 00:13:54    832s] (I)       totalPins=116866  totalGlobalPin=114447 (97.93%)
[08/27 00:13:54    832s] (I)       Started Net group 1 ( Curr Mem: 2670.70 MB )
[08/27 00:13:54    832s] (I)       Started Build MST ( Curr Mem: 2670.70 MB )
[08/27 00:13:54    832s] (I)       Generate topology with 8 threads
[08/27 00:13:54    832s] (I)       Finished Build MST ( CPU: 0.06 sec, Real: 0.02 sec, Curr Mem: 2682.70 MB )
[08/27 00:13:54    832s] (I)       total 2D Cap : 3778627 = (2659964 H, 1118663 V)
[08/27 00:13:54    832s] [NR-eGR] Layer group 1: route 30155 net(s) in layer range [2, 4]
[08/27 00:13:54    832s] (I)       
[08/27 00:13:54    832s] (I)       ============  Phase 1a Route ============
[08/27 00:13:54    832s] (I)       Started Phase 1a ( Curr Mem: 2674.70 MB )
[08/27 00:13:54    832s] (I)       Started Pattern routing ( Curr Mem: 2674.70 MB )
[08/27 00:13:54    832s] (I)       Finished Pattern routing ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 2674.70 MB )
[08/27 00:13:54    832s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2674.70 MB )
[08/27 00:13:54    832s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 186
[08/27 00:13:54    832s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2674.70 MB )
[08/27 00:13:54    832s] (I)       Usage: 421102 = (217045 H, 204057 V) = (8.16% H, 18.24% V) = (8.204e+05um H, 7.713e+05um V)
[08/27 00:13:54    832s] (I)       Finished Phase 1a ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2674.70 MB )
[08/27 00:13:54    832s] (I)       
[08/27 00:13:54    832s] (I)       ============  Phase 1b Route ============
[08/27 00:13:54    832s] (I)       Started Phase 1b ( Curr Mem: 2674.70 MB )
[08/27 00:13:54    832s] (I)       Started Monotonic routing ( Curr Mem: 2674.70 MB )
[08/27 00:13:54    832s] (I)       Finished Monotonic routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2674.70 MB )
[08/27 00:13:54    832s] (I)       Usage: 422028 = (217651 H, 204377 V) = (8.18% H, 18.27% V) = (8.227e+05um H, 7.725e+05um V)
[08/27 00:13:54    832s] (I)       Overflow of layer group 1: 0.70% H + 3.32% V. EstWL: 1.595266e+06um
[08/27 00:13:54    832s] (I)       Finished Phase 1b ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2674.70 MB )
[08/27 00:13:54    832s] (I)       
[08/27 00:13:54    832s] (I)       ============  Phase 1c Route ============
[08/27 00:13:54    832s] (I)       Started Phase 1c ( Curr Mem: 2674.70 MB )
[08/27 00:13:54    832s] (I)       Started Two level routing ( Curr Mem: 2674.70 MB )
[08/27 00:13:54    832s] (I)       Level2 Grid: 98 x 98
[08/27 00:13:54    832s] (I)       Started Two Level Routing ( Curr Mem: 2674.70 MB )
[08/27 00:13:54    832s] (I)       Finished Two Level Routing ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2674.70 MB )
[08/27 00:13:54    832s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2674.70 MB )
[08/27 00:13:54    832s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2674.70 MB )
[08/27 00:13:54    832s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2674.70 MB )
[08/27 00:13:54    832s] (I)       Finished Two level routing ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2674.70 MB )
[08/27 00:13:54    832s] (I)       Usage: 426044 = (221000 H, 205044 V) = (8.31% H, 18.33% V) = (8.354e+05um H, 7.751e+05um V)
[08/27 00:13:54    832s] (I)       Finished Phase 1c ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2674.70 MB )
[08/27 00:13:54    832s] (I)       
[08/27 00:13:54    832s] (I)       ============  Phase 1d Route ============
[08/27 00:13:54    832s] (I)       Started Phase 1d ( Curr Mem: 2674.70 MB )
[08/27 00:13:54    832s] (I)       Started Detoured routing ( Curr Mem: 2674.70 MB )
[08/27 00:13:54    832s] (I)       Finished Detoured routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2674.70 MB )
[08/27 00:13:54    832s] (I)       Usage: 426048 = (221008 H, 205040 V) = (8.31% H, 18.33% V) = (8.354e+05um H, 7.751e+05um V)
[08/27 00:13:54    832s] (I)       Finished Phase 1d ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2674.70 MB )
[08/27 00:13:54    832s] (I)       
[08/27 00:13:54    832s] (I)       ============  Phase 1e Route ============
[08/27 00:13:54    832s] (I)       Started Phase 1e ( Curr Mem: 2674.70 MB )
[08/27 00:13:54    832s] (I)       Started Route legalization ( Curr Mem: 2674.70 MB )
[08/27 00:13:54    832s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2674.70 MB )
[08/27 00:13:54    832s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2674.70 MB )
[08/27 00:13:54    832s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2674.70 MB )
[08/27 00:13:54    832s] (I)       Usage: 426048 = (221008 H, 205040 V) = (8.31% H, 18.33% V) = (8.354e+05um H, 7.751e+05um V)
[08/27 00:13:54    832s] [NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 2.40% V. EstWL: 1.610461e+06um
[08/27 00:13:54    832s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2674.70 MB )
[08/27 00:13:54    832s] (I)       Started Layer assignment ( Curr Mem: 2674.70 MB )
[08/27 00:13:54    832s] (I)       Current Layer assignment [Initialization] ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2674.70 MB )
[08/27 00:13:54    832s] (I)       Running layer assignment with 8 threads
[08/27 00:13:54    833s] (I)       Finished Layer assignment ( CPU: 0.59 sec, Real: 0.19 sec, Curr Mem: 2670.70 MB )
[08/27 00:13:54    833s] (I)       Finished Net group 1 ( CPU: 1.02 sec, Real: 0.58 sec, Curr Mem: 2670.70 MB )
[08/27 00:13:54    833s] (I)       
[08/27 00:13:54    833s] (I)       ============  Phase 1l Route ============
[08/27 00:13:54    833s] (I)       Started Phase 1l ( Curr Mem: 2670.70 MB )
[08/27 00:13:54    833s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2670.70 MB )
[08/27 00:13:54    833s] (I)       
[08/27 00:13:54    833s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/27 00:13:54    833s] [NR-eGR]                        OverCon           OverCon           OverCon            
[08/27 00:13:54    833s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[08/27 00:13:54    833s] [NR-eGR]       Layer              (1-4)             (5-8)             (9-9)    OverCon 
[08/27 00:13:54    833s] [NR-eGR] --------------------------------------------------------------------------------
[08/27 00:13:54    833s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/27 00:13:54    833s] [NR-eGR]  Metal2  (2)       132( 0.08%)        23( 0.01%)         4( 0.00%)   ( 0.10%) 
[08/27 00:13:54    833s] [NR-eGR]  Metal3  (3)      3139( 1.95%)        23( 0.01%)         0( 0.00%)   ( 1.97%) 
[08/27 00:13:54    833s] [NR-eGR]  Metal4  (4)        24( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[08/27 00:13:54    833s] [NR-eGR] --------------------------------------------------------------------------------
[08/27 00:13:54    833s] [NR-eGR] Total             3295( 0.68%)        46( 0.01%)         4( 0.00%)   ( 0.69%) 
[08/27 00:13:54    833s] [NR-eGR] 
[08/27 00:13:54    833s] (I)       Finished Global Routing ( CPU: 1.05 sec, Real: 0.60 sec, Curr Mem: 2670.70 MB )
[08/27 00:13:54    833s] (I)       total 2D Cap : 3796677 = (2676229 H, 1120448 V)
[08/27 00:13:55    833s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.02% H + 1.96% V
[08/27 00:13:55    833s] [NR-eGR] Overflow after Early Global Route 0.03% H + 2.32% V
[08/27 00:13:55    833s] Early Global Route congestion estimation runtime: 1.31 seconds, mem = 2670.7M
[08/27 00:13:55    833s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.315, REAL:0.873, MEM:2670.7M
[08/27 00:13:55    833s] OPERPROF: Starting HotSpotCal at level 1, MEM:2670.7M
[08/27 00:13:55    833s] [hotspot] +------------+---------------+---------------+
[08/27 00:13:55    833s] [hotspot] |            |   max hotspot | total hotspot |
[08/27 00:13:55    833s] [hotspot] +------------+---------------+---------------+
[08/27 00:13:55    833s] [hotspot] | normalized |         60.00 |        164.92 |
[08/27 00:13:55    833s] [hotspot] +------------+---------------+---------------+
[08/27 00:13:55    833s] Local HotSpot Analysis: normalized max congestion hotspot area = 60.00, normalized total congestion hotspot area = 164.92 (area is in unit of 4 std-cell row bins)
[08/27 00:13:55    833s] [hotspot] max/total 60.00/164.92, big hotspot (>10) total 126.62
[08/27 00:13:55    833s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[08/27 00:13:55    833s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:13:55    833s] [hotspot] | top |            hotspot bbox             | hotspot score |
[08/27 00:13:55    833s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:13:55    833s] [hotspot] |  1  |   968.10   847.38  1089.06  1028.82 |       59.02   |
[08/27 00:13:55    833s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:13:55    833s] [hotspot] |  2  |   544.74   575.22   605.22   696.18 |       26.75   |
[08/27 00:13:55    833s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:13:55    833s] [hotspot] |  3  |   786.66   938.10   877.38   998.58 |       17.38   |
[08/27 00:13:55    833s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:13:55    833s] [hotspot] |  4  |   968.10   998.58  1028.58  1059.06 |       12.98   |
[08/27 00:13:55    833s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:13:55    833s] [hotspot] |  5  |   998.34  1210.26  1058.82  1270.74 |        4.92   |
[08/27 00:13:55    833s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:13:55    833s] Top 5 hotspots total area: 121.05
[08/27 00:13:55    833s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.012, MEM:2670.7M
[08/27 00:13:55    833s] 
[08/27 00:13:55    833s] === incrementalPlace Internal Loop 2 ===
[08/27 00:13:55    833s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[08/27 00:13:55    833s] OPERPROF: Starting IPInitSPData at level 1, MEM:2670.7M
[08/27 00:13:55    833s] #spOpts: N=130 minPadR=1.1 
[08/27 00:13:55    833s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2670.7M
[08/27 00:13:55    833s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2670.7M
[08/27 00:13:55    833s] Core basic site is CoreSite
[08/27 00:13:55    833s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:13:55    833s] Fast DP-INIT is on for default
[08/27 00:13:55    833s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 00:13:55    833s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.107, REAL:0.033, MEM:2670.7M
[08/27 00:13:55    833s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.191, REAL:0.117, MEM:2670.7M
[08/27 00:13:55    833s] OPERPROF:   Starting post-place ADS at level 2, MEM:2670.7M
[08/27 00:13:55    833s] ADSU 0.623 -> 0.633. GS 30.240
[08/27 00:13:55    833s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.082, REAL:0.083, MEM:2670.7M
[08/27 00:13:55    833s] OPERPROF:   Starting spMPad at level 2, MEM:2670.7M
[08/27 00:13:55    833s] OPERPROF:     Starting spContextMPad at level 3, MEM:2670.7M
[08/27 00:13:55    833s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2670.7M
[08/27 00:13:55    833s] OPERPROF:   Finished spMPad at level 2, CPU:0.013, REAL:0.013, MEM:2670.7M
[08/27 00:13:55    833s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2670.7M
[08/27 00:13:55    833s] 0 delay mode for cte enabled initNetWt.
[08/27 00:13:55    833s] no activity file in design. spp won't run.
[08/27 00:13:55    833s] [spp] 0
[08/27 00:13:55    833s] [adp] 0:1:1:3
[08/27 00:13:55    833s] 0 delay mode for cte disabled initNetWt.
[08/27 00:13:55    833s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.178, REAL:0.180, MEM:2670.7M
[08/27 00:13:55    833s] SP #FI/SF FL/PI 0/0 29988/0
[08/27 00:13:55    833s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.516, REAL:0.445, MEM:2670.7M
[08/27 00:13:55    833s] OPERPROF: Starting CDPad at level 1, MEM:2670.7M
[08/27 00:13:55    833s] 3DP is on.
[08/27 00:13:55    833s] 3DP OF M2 0.002, M4 0.000. Diff 0
[08/27 00:13:55    833s] 3DP DPT Adjust 0. 0.740, 0.773, delta 0.000. WS budget 1000.0000
[08/27 00:13:55    834s] CDPadU 0.916 -> 1.006. R=0.644, N=29988, GS=3.780
[08/27 00:13:55    834s] OPERPROF: Finished CDPad at level 1, CPU:0.546, REAL:0.160, MEM:2670.7M
[08/27 00:13:55    834s] NP #FI/FS/SF FL/PI: 6864/64/0 29988/0
[08/27 00:13:55    834s] no activity file in design. spp won't run.
[08/27 00:13:55    834s] 
[08/27 00:13:55    834s] AB Est...
[08/27 00:13:55    834s] OPERPROF: Starting npPlace at level 1, MEM:2670.7M
[08/27 00:13:55    834s] OPERPROF: Finished npPlace at level 1, CPU:0.113, REAL:0.057, MEM:2682.6M
[08/27 00:13:55    834s] Iteration  4: Skipped, with CDP Off
[08/27 00:13:55    834s] 
[08/27 00:13:55    834s] AB Est...
[08/27 00:13:55    834s] OPERPROF: Starting npPlace at level 1, MEM:2714.6M
[08/27 00:13:56    834s] OPERPROF: Finished npPlace at level 1, CPU:0.111, REAL:0.050, MEM:2682.6M
[08/27 00:13:56    834s] Iteration  5: Skipped, with CDP Off
[08/27 00:13:56    834s] 
[08/27 00:13:56    834s] AB Est...
[08/27 00:13:56    834s] OPERPROF: Starting npPlace at level 1, MEM:2714.6M
[08/27 00:13:56    834s] OPERPROF: Finished npPlace at level 1, CPU:0.121, REAL:0.051, MEM:2682.6M
[08/27 00:13:56    834s] Iteration  6: Skipped, with CDP Off
[08/27 00:13:56    834s] 
[08/27 00:13:56    834s] AB Est...
[08/27 00:13:56    834s] OPERPROF: Starting npPlace at level 1, MEM:2714.6M
[08/27 00:13:56    835s] AB param 51.6% (15477/29988).
[08/27 00:13:56    835s] OPERPROF: Finished npPlace at level 1, CPU:0.116, REAL:0.053, MEM:2682.6M
[08/27 00:13:56    835s] AB WA 0.52. HSB #SP 0
[08/27 00:13:56    835s] AB On.
[08/27 00:13:56    835s] no activity file in design. spp won't run.
[08/27 00:13:56    835s] NP #FI/FS/SF FL/PI: 21375/64/14511 15477/0
[08/27 00:13:56    835s] no activity file in design. spp won't run.
[08/27 00:13:56    835s] OPERPROF: Starting npPlace at level 1, MEM:2810.6M
[08/27 00:13:56    835s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[08/27 00:13:56    835s] No instances found in the vector
[08/27 00:13:56    835s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2714.6M, DRC: 0)
[08/27 00:13:56    835s] 0 (out of 0) MH cells were successfully legalized.
[08/27 00:13:57    840s] Iteration  7: Total net bbox = 7.670e+05 (3.81e+05 3.86e+05)
[08/27 00:13:57    840s]               Est.  stn bbox = 1.016e+06 (5.08e+05 5.08e+05)
[08/27 00:13:57    840s]               cpu = 0:00:04.7 real = 0:00:01.0 mem = 2878.6M
[08/27 00:13:57    840s] OPERPROF: Finished npPlace at level 1, CPU:4.764, REAL:1.074, MEM:2782.6M
[08/27 00:13:57    840s] 
[08/27 00:13:57    840s] AB Est...
[08/27 00:13:57    840s] no activity file in design. spp won't run.
[08/27 00:13:57    840s] NP #FI/FS/SF FL/PI: 6864/64/0 29988/0
[08/27 00:13:57    840s] no activity file in design. spp won't run.
[08/27 00:13:57    840s] OPERPROF: Starting npPlace at level 1, MEM:2654.6M
[08/27 00:13:57    840s] AB param 99.5% (29840/29988).
[08/27 00:13:57    840s] OPERPROF: Finished npPlace at level 1, CPU:0.089, REAL:0.050, MEM:2526.6M
[08/27 00:13:57    840s] AB WA 1.00. HSB #SP 0
[08/27 00:13:57    840s] AB Full.
[08/27 00:13:57    840s] OPERPROF: Starting npPlace at level 1, MEM:2622.6M
[08/27 00:13:57    840s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[08/27 00:13:57    840s] No instances found in the vector
[08/27 00:13:57    840s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2654.6M, DRC: 0)
[08/27 00:13:57    840s] 0 (out of 0) MH cells were successfully legalized.
[08/27 00:14:08    882s] Iteration  8: Total net bbox = 1.093e+06 (5.43e+05 5.50e+05)
[08/27 00:14:08    882s]               Est.  stn bbox = 1.405e+06 (7.00e+05 7.05e+05)
[08/27 00:14:08    882s]               cpu = 0:00:41.8 real = 0:00:11.0 mem = 2907.2M
[08/27 00:14:08    882s] OPERPROF: Finished npPlace at level 1, CPU:41.903, REAL:11.059, MEM:2811.2M
[08/27 00:14:08    882s] no activity file in design. spp won't run.
[08/27 00:14:08    882s] NP #FI/FS/SF FL/PI: 6864/64/0 29988/0
[08/27 00:14:08    882s] no activity file in design. spp won't run.
[08/27 00:14:08    882s] OPERPROF: Starting npPlace at level 1, MEM:2779.2M
[08/27 00:14:08    882s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[08/27 00:14:08    882s] No instances found in the vector
[08/27 00:14:08    882s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2683.2M, DRC: 0)
[08/27 00:14:08    882s] 0 (out of 0) MH cells were successfully legalized.
[08/27 00:14:34    980s] Iteration  9: Total net bbox = 1.162e+06 (5.73e+05 5.89e+05)
[08/27 00:14:34    980s]               Est.  stn bbox = 1.488e+06 (7.36e+05 7.52e+05)
[08/27 00:14:34    980s]               cpu = 0:01:38 real = 0:00:26.0 mem = 2912.2M
[08/27 00:14:34    980s] OPERPROF: Finished npPlace at level 1, CPU:97.556, REAL:25.913, MEM:2816.2M
[08/27 00:14:34    980s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2688.2M
[08/27 00:14:34    980s] Starting Early Global Route rough congestion estimation: mem = 2688.2M
[08/27 00:14:34    980s] (I)       Started Loading and Dumping File ( Curr Mem: 2688.20 MB )
[08/27 00:14:34    980s] (I)       Reading DB...
[08/27 00:14:34    980s] (I)       Read data from FE... (mem=2688.2M)
[08/27 00:14:34    980s] (I)       Read nodes and places... (mem=2688.2M)
[08/27 00:14:34    980s] (I)       Done Read nodes and places (cpu=0.042s, mem=2696.7M)
[08/27 00:14:34    980s] (I)       Read nets... (mem=2696.7M)
[08/27 00:14:34    980s] (I)       Done Read nets (cpu=0.090s, mem=2696.7M)
[08/27 00:14:34    980s] (I)       Done Read data from FE (cpu=0.132s, mem=2696.7M)
[08/27 00:14:34    980s] (I)       before initializing RouteDB syMemory usage = 2696.7 MB
[08/27 00:14:34    980s] (I)       == Non-default Options ==
[08/27 00:14:34    980s] (I)       Print mode                                         : 2
[08/27 00:14:34    980s] (I)       Stop if highly congested                           : false
[08/27 00:14:34    980s] (I)       Maximum routing layer                              : 4
[08/27 00:14:34    980s] (I)       Assign partition pins                              : false
[08/27 00:14:34    980s] (I)       Support large GCell                                : true
[08/27 00:14:34    980s] (I)       Number threads                                     : 8
[08/27 00:14:34    980s] (I)       Number of rows per GCell                           : 2
[08/27 00:14:34    980s] (I)       Max num rows per GCell                             : 32
[08/27 00:14:34    980s] (I)       Counted 50681 PG shapes. We will not process PG shapes layer by layer.
[08/27 00:14:34    980s] (I)       Use row-based GCell size
[08/27 00:14:34    980s] (I)       GCell unit size  : 3780
[08/27 00:14:34    980s] (I)       GCell multiplier : 2
[08/27 00:14:34    980s] (I)       build grid graph
[08/27 00:14:34    980s] (I)       build grid graph start
[08/27 00:14:34    980s] [NR-eGR] Track table information for default rule: 
[08/27 00:14:34    980s] [NR-eGR] Metal1 has no routable track
[08/27 00:14:34    980s] [NR-eGR] Metal2 has single uniform track structure
[08/27 00:14:34    980s] [NR-eGR] Metal3 has single uniform track structure
[08/27 00:14:34    980s] [NR-eGR] Metal4 has single uniform track structure
[08/27 00:14:34    980s] (I)       build grid graph end
[08/27 00:14:34    980s] (I)       ===========================================================================
[08/27 00:14:34    980s] (I)       == Report All Rule Vias ==
[08/27 00:14:34    980s] (I)       ===========================================================================
[08/27 00:14:34    980s] (I)        Via Rule : (Default)
[08/27 00:14:34    980s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/27 00:14:34    980s] (I)       ---------------------------------------------------------------------------
[08/27 00:14:34    980s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/27 00:14:34    980s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/27 00:14:34    980s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/27 00:14:34    980s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/27 00:14:34    980s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/27 00:14:34    980s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/27 00:14:34    980s] (I)       ===========================================================================
[08/27 00:14:34    980s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2696.70 MB )
[08/27 00:14:34    980s] (I)       Num PG vias on layer 2 : 0
[08/27 00:14:34    980s] (I)       Num PG vias on layer 3 : 0
[08/27 00:14:34    980s] (I)       Num PG vias on layer 4 : 0
[08/27 00:14:34    980s] [NR-eGR] Read 62330 PG shapes
[08/27 00:14:34    980s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2696.70 MB )
[08/27 00:14:34    980s] [NR-eGR] #Routing Blockages  : 0
[08/27 00:14:34    980s] [NR-eGR] #Instance Blockages : 6997
[08/27 00:14:34    980s] [NR-eGR] #PG Blockages       : 62330
[08/27 00:14:34    980s] [NR-eGR] #Halo Blockages     : 0
[08/27 00:14:34    980s] [NR-eGR] #Boundary Blockages : 0
[08/27 00:14:34    980s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/27 00:14:34    980s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/27 00:14:34    980s] (I)       readDataFromPlaceDB
[08/27 00:14:34    980s] (I)       Read net information..
[08/27 00:14:34    980s] [NR-eGR] Read numTotalNets=30203  numIgnoredNets=48
[08/27 00:14:34    980s] (I)       Read testcase time = 0.012 seconds
[08/27 00:14:34    980s] 
[08/27 00:14:34    980s] (I)       early_global_route_priority property id does not exist.
[08/27 00:14:34    980s] (I)       Start initializing grid graph
[08/27 00:14:34    980s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/27 00:14:34    980s] (I)       End initializing grid graph
[08/27 00:14:34    980s] (I)       Model blockages into capacity
[08/27 00:14:34    980s] (I)       Read Num Blocks=91314  Num Prerouted Wires=0  Num CS=0
[08/27 00:14:34    980s] (I)       Started Modeling ( Curr Mem: 2696.70 MB )
[08/27 00:14:34    980s] (I)       Layer 1 (H) : #blockages 59830 : #preroutes 0
[08/27 00:14:35    980s] (I)       Layer 2 (V) : #blockages 20920 : #preroutes 0
[08/27 00:14:35    980s] (I)       Layer 3 (H) : #blockages 10564 : #preroutes 0
[08/27 00:14:35    980s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2696.70 MB )
[08/27 00:14:35    980s] (I)       -- layer congestion ratio --
[08/27 00:14:35    980s] (I)       Layer 1 : 0.100000
[08/27 00:14:35    980s] (I)       Layer 2 : 0.700000
[08/27 00:14:35    980s] (I)       Layer 3 : 0.700000
[08/27 00:14:35    980s] (I)       Layer 4 : 0.700000
[08/27 00:14:35    980s] (I)       ----------------------------
[08/27 00:14:35    980s] (I)       Number of ignored nets = 48
[08/27 00:14:35    980s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/27 00:14:35    980s] (I)       Number of clock nets = 7.  Ignored: No
[08/27 00:14:35    980s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/27 00:14:35    980s] (I)       Number of special nets = 0.  Ignored: Yes
[08/27 00:14:35    980s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/27 00:14:35    980s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/27 00:14:35    980s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/27 00:14:35    980s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/27 00:14:35    980s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/27 00:14:35    980s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[08/27 00:14:35    980s] (I)       Before initializing Early Global Route syMemory usage = 2696.7 MB
[08/27 00:14:35    980s] (I)       Ndr track 0 does not exist
[08/27 00:14:35    980s] (I)       ---------------------Grid Graph Info--------------------
[08/27 00:14:35    980s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/27 00:14:35    980s] (I)       Core area           : (389760, 390000) - (1450560, 1450020)
[08/27 00:14:35    980s] (I)       Site width          :   480  (dbu)
[08/27 00:14:35    980s] (I)       Row height          :  3780  (dbu)
[08/27 00:14:35    980s] (I)       GCell width         :  7560  (dbu)
[08/27 00:14:35    980s] (I)       GCell height        :  7560  (dbu)
[08/27 00:14:35    980s] (I)       Grid                :   244   244     4
[08/27 00:14:35    980s] (I)       Layer numbers       :     1     2     3     4
[08/27 00:14:35    980s] (I)       Vertical capacity   :     0     0  7560     0
[08/27 00:14:35    980s] (I)       Horizontal capacity :     0  7560     0  7560
[08/27 00:14:35    980s] (I)       Default wire width  :   160   200   200   200
[08/27 00:14:35    980s] (I)       Default wire space  :   180   210   210   210
[08/27 00:14:35    980s] (I)       Default wire pitch  :   340   410   410   410
[08/27 00:14:35    980s] (I)       Default pitch size  :   340   420   480   420
[08/27 00:14:35    980s] (I)       First track coord   :     0   240   480   240
[08/27 00:14:35    980s] (I)       Num tracks per GCell: 22.24 18.00 15.75 18.00
[08/27 00:14:35    980s] (I)       Total num of tracks :     0  4381  3833  4381
[08/27 00:14:35    980s] (I)       Num of masks        :     1     1     1     1
[08/27 00:14:35    980s] (I)       Num of trim masks   :     0     0     0     0
[08/27 00:14:35    980s] (I)       --------------------------------------------------------
[08/27 00:14:35    980s] 
[08/27 00:14:35    980s] [NR-eGR] ============ Routing rule table ============
[08/27 00:14:35    980s] [NR-eGR] Rule id: 0  Nets: 30155 
[08/27 00:14:35    980s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/27 00:14:35    980s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/27 00:14:35    980s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 00:14:35    980s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 00:14:35    980s] [NR-eGR] ========================================
[08/27 00:14:35    980s] [NR-eGR] 
[08/27 00:14:35    980s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/27 00:14:35    980s] (I)       blocked tracks on layer2 : = 461714 / 1068964 (43.19%)
[08/27 00:14:35    980s] (I)       blocked tracks on layer3 : = 389574 / 935252 (41.65%)
[08/27 00:14:35    980s] (I)       blocked tracks on layer4 : = 410593 / 1068964 (38.41%)
[08/27 00:14:35    980s] (I)       After initializing Early Global Route syMemory usage = 2696.7 MB
[08/27 00:14:35    980s] (I)       Finished Loading and Dumping File ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 2696.70 MB )
[08/27 00:14:35    980s] (I)       Reset routing kernel
[08/27 00:14:35    980s] (I)       ============= Initialization =============
[08/27 00:14:35    980s] (I)       numLocalWires=49693  numGlobalNetBranches=17536  numLocalNetBranches=7405
[08/27 00:14:35    980s] (I)       totalPins=116866  totalGlobalPin=85200 (72.90%)
[08/27 00:14:35    980s] (I)       Started Build MST ( Curr Mem: 2696.70 MB )
[08/27 00:14:35    980s] (I)       Generate topology with 8 threads
[08/27 00:14:35    980s] (I)       Finished Build MST ( CPU: 0.05 sec, Real: 0.01 sec, Curr Mem: 2708.70 MB )
[08/27 00:14:35    980s] (I)       total 2D Cap : 1896539 = (1335011 H, 561528 V)
[08/27 00:14:35    980s] (I)       
[08/27 00:14:35    980s] (I)       ============  Phase 1a Route ============
[08/27 00:14:35    980s] (I)       Started Phase 1a ( Curr Mem: 2696.70 MB )
[08/27 00:14:35    980s] (I)       Started Pattern routing ( Curr Mem: 2696.70 MB )
[08/27 00:14:35    980s] (I)       Finished Pattern routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2696.70 MB )
[08/27 00:14:35    980s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2696.70 MB )
[08/27 00:14:35    980s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 125
[08/27 00:14:35    980s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2696.70 MB )
[08/27 00:14:35    980s] (I)       Usage: 203468 = (107044 H, 96424 V) = (8.02% H, 17.17% V) = (8.093e+05um H, 7.290e+05um V)
[08/27 00:14:35    980s] (I)       Finished Phase 1a ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2696.70 MB )
[08/27 00:14:35    980s] (I)       
[08/27 00:14:35    980s] (I)       ============  Phase 1b Route ============
[08/27 00:14:35    980s] (I)       Started Phase 1b ( Curr Mem: 2696.70 MB )
[08/27 00:14:35    980s] (I)       Started Monotonic routing ( Curr Mem: 2696.70 MB )
[08/27 00:14:35    980s] (I)       Finished Monotonic routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2696.70 MB )
[08/27 00:14:35    980s] (I)       Usage: 203609 = (107146 H, 96463 V) = (8.03% H, 17.18% V) = (8.100e+05um H, 7.293e+05um V)
[08/27 00:14:35    980s] (I)       eGR overflow: 0.34% H + 2.03% V
[08/27 00:14:35    980s] 
[08/27 00:14:35    980s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2696.70 MB )
[08/27 00:14:35    980s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.16% H + 0.89% V
[08/27 00:14:35    980s] Finished Early Global Route rough congestion estimation: mem = 2696.7M
[08/27 00:14:35    980s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.365, REAL:0.329, MEM:2696.7M
[08/27 00:14:35    980s] earlyGlobalRoute rough estimation gcell size 2 row height
[08/27 00:14:35    980s] OPERPROF: Starting CDPad at level 1, MEM:2696.7M
[08/27 00:14:35    980s] CDPadU 1.006 -> 1.005. R=0.644, N=29988, GS=7.560
[08/27 00:14:35    980s] OPERPROF: Finished CDPad at level 1, CPU:0.360, REAL:0.104, MEM:2696.7M
[08/27 00:14:35    981s] no activity file in design. spp won't run.
[08/27 00:14:35    981s] NP #FI/FS/SF FL/PI: 6864/64/0 29988/0
[08/27 00:14:35    981s] no activity file in design. spp won't run.
[08/27 00:14:35    981s] OPERPROF: Starting npPlace at level 1, MEM:2792.7M
[08/27 00:14:35    981s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[08/27 00:14:35    981s] No instances found in the vector
[08/27 00:14:35    981s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2696.7M, DRC: 0)
[08/27 00:14:35    981s] 0 (out of 0) MH cells were successfully legalized.
[08/27 00:14:38    993s] OPERPROF: Finished npPlace at level 1, CPU:12.761, REAL:3.581, MEM:2815.7M
[08/27 00:14:39    994s] no activity file in design. spp won't run.
[08/27 00:14:39    994s] NP #FI/FS/SF FL/PI: 6864/64/0 29988/0
[08/27 00:14:39    994s] no activity file in design. spp won't run.
[08/27 00:14:39    994s] OPERPROF: Starting npPlace at level 1, MEM:2783.7M
[08/27 00:14:39    994s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[08/27 00:14:39    994s] No instances found in the vector
[08/27 00:14:39    994s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2687.7M, DRC: 0)
[08/27 00:14:39    994s] 0 (out of 0) MH cells were successfully legalized.
[08/27 00:14:57   1066s] Iteration 10: Total net bbox = 1.198e+06 (5.91e+05 6.07e+05)
[08/27 00:14:57   1066s]               Est.  stn bbox = 1.519e+06 (7.53e+05 7.66e+05)
[08/27 00:14:57   1066s]               cpu = 0:01:13 real = 0:00:18.0 mem = 2914.7M
[08/27 00:14:57   1066s] OPERPROF: Finished npPlace at level 1, CPU:72.573, REAL:18.652, MEM:2818.7M
[08/27 00:14:57   1066s] no activity file in design. spp won't run.
[08/27 00:14:57   1066s] NP #FI/FS/SF FL/PI: 6864/64/0 29988/0
[08/27 00:14:58   1067s] no activity file in design. spp won't run.
[08/27 00:14:58   1067s] OPERPROF: Starting npPlace at level 1, MEM:2786.7M
[08/27 00:14:58   1067s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[08/27 00:14:58   1067s] No instances found in the vector
[08/27 00:14:58   1067s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2690.7M, DRC: 0)
[08/27 00:14:58   1067s] 0 (out of 0) MH cells were successfully legalized.
[08/27 00:15:02   1085s] Iteration 11: Total net bbox = 1.206e+06 (5.85e+05 6.21e+05)
[08/27 00:15:02   1085s]               Est.  stn bbox = 1.521e+06 (7.43e+05 7.77e+05)
[08/27 00:15:02   1085s]               cpu = 0:00:17.7 real = 0:00:04.0 mem = 2917.7M
[08/27 00:15:02   1085s] OPERPROF: Finished npPlace at level 1, CPU:17.809, REAL:4.656, MEM:2821.7M
[08/27 00:15:02   1085s] Move report: Timing Driven Placement moves 29988 insts, mean move: 26.83 um, max move: 459.36 um
[08/27 00:15:02   1085s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_i/_6142_): (1078.56, 681.06) --> (1439.25, 582.40)
[08/27 00:15:02   1085s] no activity file in design. spp won't run.
[08/27 00:15:02   1085s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2693.7M
[08/27 00:15:02   1085s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2693.7M
[08/27 00:15:02   1085s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.007, REAL:0.007, MEM:2693.7M
[08/27 00:15:02   1085s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2693.7M
[08/27 00:15:02   1085s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.002, REAL:0.002, MEM:2693.7M
[08/27 00:15:02   1085s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.038, REAL:0.038, MEM:2693.7M
[08/27 00:15:02   1085s] 
[08/27 00:15:02   1085s] Finished Incremental Placement (cpu=0:04:12, real=0:01:07, mem=2693.7M)
[08/27 00:15:02   1085s] CongRepair sets shifter mode to gplace
[08/27 00:15:02   1085s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2693.7M
[08/27 00:15:02   1085s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2693.7M
[08/27 00:15:02   1085s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2693.7M
[08/27 00:15:02   1085s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 00:15:02   1085s] All LLGs are deleted
[08/27 00:15:02   1085s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2693.7M
[08/27 00:15:02   1085s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2693.7M
[08/27 00:15:02   1085s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2693.7M
[08/27 00:15:02   1085s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2693.7M
[08/27 00:15:02   1085s] Core basic site is CoreSite
[08/27 00:15:02   1085s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:15:02   1085s] Fast DP-INIT is on for default
[08/27 00:15:02   1085s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 00:15:02   1085s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.109, REAL:0.034, MEM:2693.7M
[08/27 00:15:02   1085s] OPERPROF:         Starting CMU at level 5, MEM:2693.7M
[08/27 00:15:02   1085s] OPERPROF:         Finished CMU at level 5, CPU:0.010, REAL:0.007, MEM:2693.7M
[08/27 00:15:02   1085s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.149, REAL:0.071, MEM:2693.7M
[08/27 00:15:02   1085s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2693.7MB).
[08/27 00:15:02   1085s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.194, REAL:0.116, MEM:2693.7M
[08/27 00:15:02   1085s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.194, REAL:0.116, MEM:2693.7M
[08/27 00:15:02   1085s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3813761.3
[08/27 00:15:02   1085s] OPERPROF:   Starting RefinePlace at level 2, MEM:2693.7M
[08/27 00:15:02   1085s] *** Starting refinePlace (0:18:05 mem=2693.7M) ***
[08/27 00:15:02   1085s] Total net bbox length = 1.253e+06 (6.304e+05 6.227e+05) (ext = 4.760e+04)
[08/27 00:15:03   1085s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 00:15:03   1085s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2693.7M
[08/27 00:15:03   1085s] Starting refinePlace ...
[08/27 00:15:03   1085s] ** Cut row section cpu time 0:00:00.0.
[08/27 00:15:03   1085s]    Spread Effort: high, standalone mode, useDDP on.
[08/27 00:15:03   1086s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.7, real=0:00:00.0, mem=2693.7MB) @(0:18:05 - 0:18:06).
[08/27 00:15:03   1086s] Move report: preRPlace moves 29988 insts, mean move: 2.43 um, max move: 35.51 um
[08/27 00:15:03   1086s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_i/gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr.rd_data_o_4__reg): (1114.39, 1270.11) --> (1079.52, 1270.74)
[08/27 00:15:03   1086s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/27 00:15:03   1086s] wireLenOptFixPriorityInst 0 inst fixed
[08/27 00:15:03   1086s] tweakage running in 8 threads.
[08/27 00:15:03   1086s] Placement tweakage begins.
[08/27 00:15:03   1086s] wire length = 1.634e+06
[08/27 00:15:04   1088s] wire length = 1.584e+06
[08/27 00:15:04   1088s] Placement tweakage ends.
[08/27 00:15:04   1088s] Move report: tweak moves 5401 insts, mean move: 5.21 um, max move: 30.72 um
[08/27 00:15:04   1088s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/_5659_): (1007.04, 1111.98) --> (976.32, 1111.98)
[08/27 00:15:04   1088s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.3, real=0:00:01.0, mem=2708.6MB) @(0:18:06 - 0:18:08).
[08/27 00:15:04   1088s] 
[08/27 00:15:04   1088s] Running Spiral MT with 8 threads  fetchWidth=196 
[08/27 00:15:05   1089s] Move report: legalization moves 23 insts, mean move: 3.95 um, max move: 12.96 um
[08/27 00:15:05   1089s] 	Max move on inst (_1_): (605.76, 424.02) --> (592.80, 424.02)
[08/27 00:15:05   1089s] [CPU] RefinePlace/Legalization (cpu=0:00:01.3, real=0:00:01.0, mem=2708.6MB) @(0:18:08 - 0:18:10).
[08/27 00:15:05   1089s] Move report: Detail placement moves 29988 insts, mean move: 2.97 um, max move: 49.91 um
[08/27 00:15:05   1089s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_i/gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr.rd_data_o_4__reg): (1114.39, 1270.11) --> (1065.12, 1270.74)
[08/27 00:15:05   1089s] 	Runtime: CPU: 0:00:04.4 REAL: 0:00:02.0 MEM: 2708.6MB
[08/27 00:15:05   1089s] Statistics of distance of Instance movement in refine placement:
[08/27 00:15:05   1089s]   maximum (X+Y) =        49.91 um
[08/27 00:15:05   1089s]   inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_i/gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr.rd_data_o_4__reg) with max move: (1114.39, 1270.11) -> (1065.12, 1270.74)
[08/27 00:15:05   1089s]   mean    (X+Y) =         2.97 um
[08/27 00:15:05   1089s] Summary Report:
[08/27 00:15:05   1089s] Instances move: 29988 (out of 29988 movable)
[08/27 00:15:05   1089s] Instances flipped: 0
[08/27 00:15:05   1089s] Mean displacement: 2.97 um
[08/27 00:15:05   1089s] Max displacement: 49.91 um (Instance: i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_i/gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr.rd_data_o_4__reg) (1114.39, 1270.11) -> (1065.12, 1270.74)
[08/27 00:15:05   1089s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/27 00:15:05   1089s] Total instances moved : 29988
[08/27 00:15:05   1089s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:4.418, REAL:2.534, MEM:2708.6M
[08/27 00:15:05   1089s] Total net bbox length = 1.240e+06 (6.105e+05 6.295e+05) (ext = 4.743e+04)
[08/27 00:15:05   1089s] Runtime: CPU: 0:00:04.5 REAL: 0:00:03.0 MEM: 2708.6MB
[08/27 00:15:05   1089s] [CPU] RefinePlace/total (cpu=0:00:04.5, real=0:00:03.0, mem=2708.6MB) @(0:18:05 - 0:18:10).
[08/27 00:15:05   1089s] *** Finished refinePlace (0:18:10 mem=2708.6M) ***
[08/27 00:15:05   1089s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3813761.3
[08/27 00:15:05   1089s] OPERPROF:   Finished RefinePlace at level 2, CPU:4.496, REAL:2.613, MEM:2708.6M
[08/27 00:15:05   1089s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2708.6M
[08/27 00:15:05   1089s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.015, REAL:0.015, MEM:2708.6M
[08/27 00:15:05   1089s] All LLGs are deleted
[08/27 00:15:05   1089s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2708.6M
[08/27 00:15:05   1089s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2708.6M
[08/27 00:15:05   1089s] OPERPROF: Finished RefinePlace2 at level 1, CPU:4.739, REAL:2.758, MEM:2708.6M
[08/27 00:15:05   1089s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2708.6M
[08/27 00:15:05   1089s] Starting Early Global Route congestion estimation: mem = 2708.6M
[08/27 00:15:05   1089s] (I)       Started Loading and Dumping File ( Curr Mem: 2708.60 MB )
[08/27 00:15:05   1089s] (I)       Reading DB...
[08/27 00:15:05   1089s] (I)       Read data from FE... (mem=2708.6M)
[08/27 00:15:05   1089s] (I)       Read nodes and places... (mem=2708.6M)
[08/27 00:15:05   1089s] (I)       Done Read nodes and places (cpu=0.042s, mem=2708.6M)
[08/27 00:15:05   1089s] (I)       Read nets... (mem=2708.6M)
[08/27 00:15:05   1090s] (I)       Done Read nets (cpu=0.097s, mem=2708.6M)
[08/27 00:15:05   1090s] (I)       Done Read data from FE (cpu=0.138s, mem=2708.6M)
[08/27 00:15:05   1090s] (I)       before initializing RouteDB syMemory usage = 2708.6 MB
[08/27 00:15:05   1090s] (I)       == Non-default Options ==
[08/27 00:15:05   1090s] (I)       Maximum routing layer                              : 4
[08/27 00:15:05   1090s] (I)       Number threads                                     : 8
[08/27 00:15:05   1090s] (I)       Use non-blocking free Dbs wires                    : false
[08/27 00:15:05   1090s] (I)       Counted 50681 PG shapes. We will not process PG shapes layer by layer.
[08/27 00:15:05   1090s] (I)       Use row-based GCell size
[08/27 00:15:05   1090s] (I)       GCell unit size  : 3780
[08/27 00:15:05   1090s] (I)       GCell multiplier : 1
[08/27 00:15:05   1090s] (I)       build grid graph
[08/27 00:15:05   1090s] (I)       build grid graph start
[08/27 00:15:05   1090s] [NR-eGR] Track table information for default rule: 
[08/27 00:15:05   1090s] [NR-eGR] Metal1 has no routable track
[08/27 00:15:05   1090s] [NR-eGR] Metal2 has single uniform track structure
[08/27 00:15:05   1090s] [NR-eGR] Metal3 has single uniform track structure
[08/27 00:15:05   1090s] [NR-eGR] Metal4 has single uniform track structure
[08/27 00:15:05   1090s] (I)       build grid graph end
[08/27 00:15:05   1090s] (I)       ===========================================================================
[08/27 00:15:05   1090s] (I)       == Report All Rule Vias ==
[08/27 00:15:05   1090s] (I)       ===========================================================================
[08/27 00:15:05   1090s] (I)        Via Rule : (Default)
[08/27 00:15:05   1090s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/27 00:15:05   1090s] (I)       ---------------------------------------------------------------------------
[08/27 00:15:05   1090s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/27 00:15:05   1090s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/27 00:15:05   1090s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/27 00:15:05   1090s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/27 00:15:05   1090s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/27 00:15:05   1090s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/27 00:15:05   1090s] (I)       ===========================================================================
[08/27 00:15:05   1090s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2708.60 MB )
[08/27 00:15:05   1090s] (I)       Num PG vias on layer 2 : 0
[08/27 00:15:05   1090s] (I)       Num PG vias on layer 3 : 0
[08/27 00:15:05   1090s] (I)       Num PG vias on layer 4 : 0
[08/27 00:15:05   1090s] [NR-eGR] Read 62330 PG shapes
[08/27 00:15:05   1090s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2708.60 MB )
[08/27 00:15:05   1090s] [NR-eGR] #Routing Blockages  : 0
[08/27 00:15:05   1090s] [NR-eGR] #Instance Blockages : 6997
[08/27 00:15:05   1090s] [NR-eGR] #PG Blockages       : 62330
[08/27 00:15:05   1090s] [NR-eGR] #Halo Blockages     : 0
[08/27 00:15:05   1090s] [NR-eGR] #Boundary Blockages : 0
[08/27 00:15:05   1090s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/27 00:15:05   1090s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/27 00:15:05   1090s] (I)       readDataFromPlaceDB
[08/27 00:15:05   1090s] (I)       Read net information..
[08/27 00:15:05   1090s] [NR-eGR] Read numTotalNets=30203  numIgnoredNets=48
[08/27 00:15:05   1090s] (I)       Read testcase time = 0.010 seconds
[08/27 00:15:05   1090s] 
[08/27 00:15:05   1090s] (I)       early_global_route_priority property id does not exist.
[08/27 00:15:05   1090s] (I)       Start initializing grid graph
[08/27 00:15:05   1090s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/27 00:15:05   1090s] (I)       End initializing grid graph
[08/27 00:15:05   1090s] (I)       Model blockages into capacity
[08/27 00:15:05   1090s] (I)       Read Num Blocks=91314  Num Prerouted Wires=0  Num CS=0
[08/27 00:15:05   1090s] (I)       Started Modeling ( Curr Mem: 2708.60 MB )
[08/27 00:15:05   1090s] (I)       Layer 1 (H) : #blockages 59830 : #preroutes 0
[08/27 00:15:05   1090s] (I)       Layer 2 (V) : #blockages 20920 : #preroutes 0
[08/27 00:15:05   1090s] (I)       Layer 3 (H) : #blockages 10564 : #preroutes 0
[08/27 00:15:05   1090s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2708.60 MB )
[08/27 00:15:05   1090s] (I)       -- layer congestion ratio --
[08/27 00:15:05   1090s] (I)       Layer 1 : 0.100000
[08/27 00:15:05   1090s] (I)       Layer 2 : 0.700000
[08/27 00:15:05   1090s] (I)       Layer 3 : 0.700000
[08/27 00:15:05   1090s] (I)       Layer 4 : 0.700000
[08/27 00:15:05   1090s] (I)       ----------------------------
[08/27 00:15:05   1090s] (I)       Number of ignored nets = 48
[08/27 00:15:05   1090s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/27 00:15:05   1090s] (I)       Number of clock nets = 7.  Ignored: No
[08/27 00:15:05   1090s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/27 00:15:05   1090s] (I)       Number of special nets = 0.  Ignored: Yes
[08/27 00:15:05   1090s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/27 00:15:05   1090s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/27 00:15:05   1090s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/27 00:15:05   1090s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/27 00:15:05   1090s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/27 00:15:05   1090s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[08/27 00:15:05   1090s] (I)       Before initializing Early Global Route syMemory usage = 2708.6 MB
[08/27 00:15:05   1090s] (I)       Ndr track 0 does not exist
[08/27 00:15:05   1090s] (I)       ---------------------Grid Graph Info--------------------
[08/27 00:15:05   1090s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/27 00:15:05   1090s] (I)       Core area           : (389760, 390000) - (1450560, 1450020)
[08/27 00:15:05   1090s] (I)       Site width          :   480  (dbu)
[08/27 00:15:05   1090s] (I)       Row height          :  3780  (dbu)
[08/27 00:15:05   1090s] (I)       GCell width         :  3780  (dbu)
[08/27 00:15:05   1090s] (I)       GCell height        :  3780  (dbu)
[08/27 00:15:05   1090s] (I)       Grid                :   487   487     4
[08/27 00:15:05   1090s] (I)       Layer numbers       :     1     2     3     4
[08/27 00:15:05   1090s] (I)       Vertical capacity   :     0     0  3780     0
[08/27 00:15:05   1090s] (I)       Horizontal capacity :     0  3780     0  3780
[08/27 00:15:05   1090s] (I)       Default wire width  :   160   200   200   200
[08/27 00:15:05   1090s] (I)       Default wire space  :   180   210   210   210
[08/27 00:15:05   1090s] (I)       Default wire pitch  :   340   410   410   410
[08/27 00:15:05   1090s] (I)       Default pitch size  :   340   420   480   420
[08/27 00:15:05   1090s] (I)       First track coord   :     0   240   480   240
[08/27 00:15:05   1090s] (I)       Num tracks per GCell: 11.12  9.00  7.88  9.00
[08/27 00:15:05   1090s] (I)       Total num of tracks :     0  4381  3833  4381
[08/27 00:15:05   1090s] (I)       Num of masks        :     1     1     1     1
[08/27 00:15:05   1090s] (I)       Num of trim masks   :     0     0     0     0
[08/27 00:15:05   1090s] (I)       --------------------------------------------------------
[08/27 00:15:05   1090s] 
[08/27 00:15:05   1090s] [NR-eGR] ============ Routing rule table ============
[08/27 00:15:05   1090s] [NR-eGR] Rule id: 0  Nets: 30155 
[08/27 00:15:05   1090s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/27 00:15:05   1090s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/27 00:15:05   1090s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 00:15:05   1090s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 00:15:05   1090s] [NR-eGR] ========================================
[08/27 00:15:05   1090s] [NR-eGR] 
[08/27 00:15:05   1090s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/27 00:15:05   1090s] (I)       blocked tracks on layer2 : = 860729 / 2133547 (40.34%)
[08/27 00:15:05   1090s] (I)       blocked tracks on layer3 : = 762503 / 1866671 (40.85%)
[08/27 00:15:05   1090s] (I)       blocked tracks on layer4 : = 797679 / 2133547 (37.39%)
[08/27 00:15:05   1090s] (I)       After initializing Early Global Route syMemory usage = 2708.6 MB
[08/27 00:15:05   1090s] (I)       Finished Loading and Dumping File ( CPU: 0.27 sec, Real: 0.27 sec, Curr Mem: 2708.60 MB )
[08/27 00:15:05   1090s] (I)       Reset routing kernel
[08/27 00:15:05   1090s] (I)       Started Global Routing ( Curr Mem: 2708.60 MB )
[08/27 00:15:05   1090s] (I)       ============= Initialization =============
[08/27 00:15:05   1090s] (I)       totalPins=116866  totalGlobalPin=113468 (97.09%)
[08/27 00:15:05   1090s] (I)       Started Net group 1 ( Curr Mem: 2708.60 MB )
[08/27 00:15:05   1090s] (I)       Started Build MST ( Curr Mem: 2708.60 MB )
[08/27 00:15:05   1090s] (I)       Generate topology with 8 threads
[08/27 00:15:05   1090s] (I)       Finished Build MST ( CPU: 0.06 sec, Real: 0.02 sec, Curr Mem: 2720.60 MB )
[08/27 00:15:05   1090s] (I)       total 2D Cap : 3778727 = (2660064 H, 1118663 V)
[08/27 00:15:05   1090s] [NR-eGR] Layer group 1: route 30155 net(s) in layer range [2, 4]
[08/27 00:15:05   1090s] (I)       
[08/27 00:15:05   1090s] (I)       ============  Phase 1a Route ============
[08/27 00:15:05   1090s] (I)       Started Phase 1a ( Curr Mem: 2712.60 MB )
[08/27 00:15:05   1090s] (I)       Started Pattern routing ( Curr Mem: 2712.60 MB )
[08/27 00:15:06   1090s] (I)       Finished Pattern routing ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 2712.60 MB )
[08/27 00:15:06   1090s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2712.60 MB )
[08/27 00:15:06   1090s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 188
[08/27 00:15:06   1090s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2712.60 MB )
[08/27 00:15:06   1090s] (I)       Usage: 426288 = (220091 H, 206197 V) = (8.27% H, 18.43% V) = (8.319e+05um H, 7.794e+05um V)
[08/27 00:15:06   1090s] (I)       Finished Phase 1a ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 2712.60 MB )
[08/27 00:15:06   1090s] (I)       
[08/27 00:15:06   1090s] (I)       ============  Phase 1b Route ============
[08/27 00:15:06   1090s] (I)       Started Phase 1b ( Curr Mem: 2712.60 MB )
[08/27 00:15:06   1090s] (I)       Started Monotonic routing ( Curr Mem: 2712.60 MB )
[08/27 00:15:06   1090s] (I)       Finished Monotonic routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2712.60 MB )
[08/27 00:15:06   1090s] (I)       Usage: 427217 = (220682 H, 206535 V) = (8.30% H, 18.46% V) = (8.342e+05um H, 7.807e+05um V)
[08/27 00:15:06   1090s] (I)       Overflow of layer group 1: 0.73% H + 3.33% V. EstWL: 1.614880e+06um
[08/27 00:15:06   1090s] (I)       Finished Phase 1b ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2712.60 MB )
[08/27 00:15:06   1090s] (I)       
[08/27 00:15:06   1090s] (I)       ============  Phase 1c Route ============
[08/27 00:15:06   1090s] (I)       Started Phase 1c ( Curr Mem: 2712.60 MB )
[08/27 00:15:06   1090s] (I)       Started Two level routing ( Curr Mem: 2712.60 MB )
[08/27 00:15:06   1090s] (I)       Level2 Grid: 98 x 98
[08/27 00:15:06   1090s] (I)       Started Two Level Routing ( Curr Mem: 2712.60 MB )
[08/27 00:15:06   1090s] (I)       Finished Two Level Routing ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2712.60 MB )
[08/27 00:15:06   1090s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2712.60 MB )
[08/27 00:15:06   1090s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2712.60 MB )
[08/27 00:15:06   1090s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2712.60 MB )
[08/27 00:15:06   1090s] (I)       Finished Two level routing ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2712.60 MB )
[08/27 00:15:06   1090s] (I)       Usage: 431310 = (224072 H, 207238 V) = (8.42% H, 18.53% V) = (8.470e+05um H, 7.834e+05um V)
[08/27 00:15:06   1090s] (I)       Finished Phase 1c ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2712.60 MB )
[08/27 00:15:06   1090s] (I)       
[08/27 00:15:06   1090s] (I)       ============  Phase 1d Route ============
[08/27 00:15:06   1090s] (I)       Started Phase 1d ( Curr Mem: 2712.60 MB )
[08/27 00:15:06   1090s] (I)       Started Detoured routing ( Curr Mem: 2712.60 MB )
[08/27 00:15:06   1090s] (I)       Finished Detoured routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2712.60 MB )
[08/27 00:15:06   1090s] (I)       Usage: 431245 = (224003 H, 207242 V) = (8.42% H, 18.53% V) = (8.467e+05um H, 7.834e+05um V)
[08/27 00:15:06   1090s] (I)       Finished Phase 1d ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2712.60 MB )
[08/27 00:15:06   1090s] (I)       
[08/27 00:15:06   1090s] (I)       ============  Phase 1e Route ============
[08/27 00:15:06   1090s] (I)       Started Phase 1e ( Curr Mem: 2712.60 MB )
[08/27 00:15:06   1090s] (I)       Started Route legalization ( Curr Mem: 2712.60 MB )
[08/27 00:15:06   1090s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2712.60 MB )
[08/27 00:15:06   1090s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2712.60 MB )
[08/27 00:15:06   1090s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2712.60 MB )
[08/27 00:15:06   1090s] (I)       Usage: 431245 = (224003 H, 207242 V) = (8.42% H, 18.53% V) = (8.467e+05um H, 7.834e+05um V)
[08/27 00:15:06   1090s] [NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 2.34% V. EstWL: 1.630106e+06um
[08/27 00:15:06   1090s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2712.60 MB )
[08/27 00:15:06   1090s] (I)       Started Layer assignment ( Curr Mem: 2712.60 MB )
[08/27 00:15:06   1090s] (I)       Current Layer assignment [Initialization] ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2712.60 MB )
[08/27 00:15:06   1090s] (I)       Running layer assignment with 8 threads
[08/27 00:15:06   1091s] (I)       Finished Layer assignment ( CPU: 0.70 sec, Real: 0.23 sec, Curr Mem: 2708.60 MB )
[08/27 00:15:06   1091s] (I)       Finished Net group 1 ( CPU: 1.17 sec, Real: 0.65 sec, Curr Mem: 2708.60 MB )
[08/27 00:15:06   1091s] (I)       
[08/27 00:15:06   1091s] (I)       ============  Phase 1l Route ============
[08/27 00:15:06   1091s] (I)       Started Phase 1l ( Curr Mem: 2708.60 MB )
[08/27 00:15:06   1091s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2708.60 MB )
[08/27 00:15:06   1091s] (I)       
[08/27 00:15:06   1091s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/27 00:15:06   1091s] [NR-eGR]                        OverCon           OverCon           OverCon            
[08/27 00:15:06   1091s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[08/27 00:15:06   1091s] [NR-eGR]       Layer              (1-4)             (5-8)             (9-9)    OverCon 
[08/27 00:15:06   1091s] [NR-eGR] --------------------------------------------------------------------------------
[08/27 00:15:06   1091s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/27 00:15:06   1091s] [NR-eGR]  Metal2  (2)       159( 0.10%)        17( 0.01%)         6( 0.00%)   ( 0.11%) 
[08/27 00:15:06   1091s] [NR-eGR]  Metal3  (3)      3014( 1.87%)        24( 0.01%)         0( 0.00%)   ( 1.89%) 
[08/27 00:15:06   1091s] [NR-eGR]  Metal4  (4)        25( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[08/27 00:15:06   1091s] [NR-eGR] --------------------------------------------------------------------------------
[08/27 00:15:06   1091s] [NR-eGR] Total             3198( 0.66%)        41( 0.01%)         6( 0.00%)   ( 0.67%) 
[08/27 00:15:06   1091s] [NR-eGR] 
[08/27 00:15:06   1091s] (I)       Finished Global Routing ( CPU: 1.19 sec, Real: 0.67 sec, Curr Mem: 2708.60 MB )
[08/27 00:15:06   1091s] (I)       total 2D Cap : 3796789 = (2676341 H, 1120448 V)
[08/27 00:15:06   1091s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.02% H + 1.89% V
[08/27 00:15:06   1091s] [NR-eGR] Overflow after Early Global Route 0.03% H + 2.24% V
[08/27 00:15:06   1091s] Early Global Route congestion estimation runtime: 1.49 seconds, mem = 2708.6M
[08/27 00:15:06   1091s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.491, REAL:0.974, MEM:2708.6M
[08/27 00:15:06   1091s] OPERPROF: Starting HotSpotCal at level 1, MEM:2708.6M
[08/27 00:15:06   1091s] [hotspot] +------------+---------------+---------------+
[08/27 00:15:06   1091s] [hotspot] |            |   max hotspot | total hotspot |
[08/27 00:15:06   1091s] [hotspot] +------------+---------------+---------------+
[08/27 00:15:06   1091s] [hotspot] | normalized |         29.51 |         89.77 |
[08/27 00:15:06   1091s] [hotspot] +------------+---------------+---------------+
[08/27 00:15:06   1091s] Local HotSpot Analysis: normalized max congestion hotspot area = 29.51, normalized total congestion hotspot area = 89.77 (area is in unit of 4 std-cell row bins)
[08/27 00:15:06   1091s] [hotspot] max/total 29.51/89.77, big hotspot (>10) total 57.38
[08/27 00:15:06   1091s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[08/27 00:15:06   1091s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:15:06   1091s] [hotspot] | top |            hotspot bbox             | hotspot score |
[08/27 00:15:06   1091s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:15:06   1091s] [hotspot] |  1  |   726.18   968.34   816.90  1059.06 |       26.36   |
[08/27 00:15:06   1091s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:15:06   1091s] [hotspot] |  2  |   544.74   544.98   605.22   665.94 |       22.36   |
[08/27 00:15:06   1091s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:15:06   1091s] [hotspot] |  3  |   998.34   847.38  1058.82   907.86 |        5.18   |
[08/27 00:15:06   1091s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:15:06   1091s] [hotspot] |  4  |   756.42   907.86   816.90   968.34 |        4.20   |
[08/27 00:15:06   1091s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:15:06   1091s] [hotspot] |  5  |   937.86   968.34   998.34  1028.82 |        3.28   |
[08/27 00:15:06   1091s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:15:06   1091s] Top 5 hotspots total area: 61.38
[08/27 00:15:06   1091s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.021, REAL:0.012, MEM:2708.6M
[08/27 00:15:06   1091s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2708.6M
[08/27 00:15:06   1091s] Starting Early Global Route wiring: mem = 2708.6M
[08/27 00:15:06   1091s] (I)       ============= track Assignment ============
[08/27 00:15:06   1091s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2708.60 MB )
[08/27 00:15:06   1091s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2708.60 MB )
[08/27 00:15:06   1091s] (I)       Started Track Assignment ( Curr Mem: 2708.60 MB )
[08/27 00:15:06   1091s] (I)       Initialize Track Assignment ( max pin layer : 8 )
[08/27 00:15:06   1091s] (I)       Running track assignment with 8 threads
[08/27 00:15:06   1091s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2708.60 MB )
[08/27 00:15:06   1091s] (I)       Run Multi-thread track assignment
[08/27 00:15:06   1092s] (I)       Finished Track Assignment ( CPU: 0.93 sec, Real: 0.15 sec, Curr Mem: 2708.60 MB )
[08/27 00:15:06   1092s] [NR-eGR] Started Export DB wires ( Curr Mem: 2708.60 MB )
[08/27 00:15:06   1092s] [NR-eGR] Started Export all nets ( Curr Mem: 2708.60 MB )
[08/27 00:15:06   1092s] [NR-eGR] Finished Export all nets ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2708.60 MB )
[08/27 00:15:06   1092s] [NR-eGR] Started Set wire vias ( Curr Mem: 2708.60 MB )
[08/27 00:15:06   1092s] [NR-eGR] Finished Set wire vias ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2708.60 MB )
[08/27 00:15:06   1092s] [NR-eGR] Finished Export DB wires ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 2708.60 MB )
[08/27 00:15:06   1092s] [NR-eGR] --------------------------------------------------------------------------
[08/27 00:15:06   1092s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 110773
[08/27 00:15:06   1092s] [NR-eGR] Metal2  (2H) length: 5.579809e+05um, number of vias: 188580
[08/27 00:15:06   1092s] [NR-eGR] Metal3  (3V) length: 8.087297e+05um, number of vias: 13990
[08/27 00:15:06   1092s] [NR-eGR] Metal4  (4H) length: 3.373363e+05um, number of vias: 0
[08/27 00:15:06   1092s] [NR-eGR] Total length: 1.704047e+06um, number of vias: 313343
[08/27 00:15:06   1092s] [NR-eGR] --------------------------------------------------------------------------
[08/27 00:15:06   1092s] [NR-eGR] Total eGR-routed clock nets wire length: 5.205871e+04um 
[08/27 00:15:06   1092s] [NR-eGR] --------------------------------------------------------------------------
[08/27 00:15:06   1092s] Early Global Route wiring runtime: 1.23 seconds, mem = 2708.6M
[08/27 00:15:06   1092s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:1.228, REAL:0.387, MEM:2708.6M
[08/27 00:15:07   1092s] 0 delay mode for cte disabled.
[08/27 00:15:07   1092s] SKP cleared!
[08/27 00:15:07   1092s] 
[08/27 00:15:07   1092s] *** Finished incrementalPlace (cpu=0:09:59, real=0:02:45)***
[08/27 00:15:07   1092s] Tdgp not successfully inited but do clear! skip clearing
[08/27 00:15:07   1092s] **placeDesign ... cpu = 0:16:48, real = 0: 4:46, mem = 2259.6M **
[08/27 00:15:07   1092s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[08/27 00:15:07   1092s] Source post-place script: /ictc/student_data/vantruong/final_pj/fn_prj_here/data/scripts/common/place_opt_post_place.tcl
[08/27 00:15:07   1092s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[08/27 00:15:07   1092s] #% Begin save design ... (date=08/27 00:15:07, mem=1619.9M)
[08/27 00:15:07   1092s] % Begin Save ccopt configuration ... (date=08/27 00:15:07, mem=1619.9M)
[08/27 00:15:07   1092s] % End Save ccopt configuration ... (date=08/27 00:15:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1619.9M, current mem=1619.9M)
[08/27 00:15:07   1092s] % Begin Save netlist data ... (date=08/27 00:15:07, mem=1619.9M)
[08/27 00:15:07   1092s] Writing Binary DB to SAVED/02_place_opt_placeOnly.invs.dat.tmp/vbin/croc_chip.v.bin in multi-threaded mode...
[08/27 00:15:07   1093s] % End Save netlist data ... (date=08/27 00:15:07, total cpu=0:00:00.2, real=0:00:00.0, peak res=1619.9M, current mem=1619.1M)
[08/27 00:15:07   1093s] Saving symbol-table file in separate thread ...
[08/27 00:15:07   1093s] Saving congestion map file in separate thread ...
[08/27 00:15:07   1093s] Saving congestion map file SAVED/02_place_opt_placeOnly.invs.dat.tmp/croc_chip.route.congmap.gz ...
[08/27 00:15:07   1093s] % Begin Save AAE data ... (date=08/27 00:15:07, mem=1619.1M)
[08/27 00:15:07   1093s] Saving AAE Data ...
[08/27 00:15:07   1093s] % End Save AAE data ... (date=08/27 00:15:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1619.3M, current mem=1619.3M)
[08/27 00:15:07   1093s] Saving preference file SAVED/02_place_opt_placeOnly.invs.dat.tmp/gui.pref.tcl ...
[08/27 00:15:07   1093s] Saving mode setting ...
[08/27 00:15:07   1093s] Saving global file ...
[08/27 00:15:07   1093s] Saving Drc markers ...
[08/27 00:15:07   1093s] ... 1004 markers are saved ...
[08/27 00:15:07   1093s] ... 0 geometry drc markers are saved ...
[08/27 00:15:07   1093s] ... 0 antenna drc markers are saved ...
[08/27 00:15:07   1093s] Saving special route data file in separate thread ...
[08/27 00:15:07   1093s] Saving PG file in separate thread ...
[08/27 00:15:07   1093s] Saving placement file in separate thread ...
[08/27 00:15:07   1093s] Saving route file in separate thread ...
[08/27 00:15:07   1093s] Saving property file in separate thread ...
[08/27 00:15:07   1093s] Saving PG file SAVED/02_place_opt_placeOnly.invs.dat.tmp/croc_chip.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Wed Aug 27 00:15:07 2025)
[08/27 00:15:07   1093s] ** Saving stdCellPlacement_binary (version# 2) ...
[08/27 00:15:07   1093s] Saving property file SAVED/02_place_opt_placeOnly.invs.dat.tmp/croc_chip.prop
[08/27 00:15:07   1093s] Save Adaptive View Pruning View Names to Binary file
[08/27 00:15:07   1093s] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=2346.1M) ***
[08/27 00:15:07   1093s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=2346.1M) ***
[08/27 00:15:07   1093s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[08/27 00:15:07   1093s] *** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=2338.1M) ***
[08/27 00:15:07   1093s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[08/27 00:15:07   1093s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[08/27 00:15:08   1093s] *** Completed saveRoute (cpu=0:00:00.4 real=0:00:01.0 mem=2322.1M) ***
[08/27 00:15:08   1093s] TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
[08/27 00:15:08   1093s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[08/27 00:15:08   1093s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[08/27 00:15:08   1093s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[08/27 00:15:08   1093s] % Begin Save power constraints data ... (date=08/27 00:15:08, mem=1621.3M)
[08/27 00:15:08   1093s] % End Save power constraints data ... (date=08/27 00:15:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1621.3M, current mem=1621.3M)
[08/27 00:15:13   1098s] Generated self-contained design 02_place_opt_placeOnly.invs.dat.tmp
[08/27 00:15:13   1098s] #% End save design ... (date=08/27 00:15:13, total cpu=0:00:05.4, real=0:00:06.0, peak res=1621.3M, current mem=1619.4M)
[08/27 00:15:13   1098s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[08/27 00:15:13   1098s] #optDebug: fT-S <1 2 3 1 0>
[08/27 00:15:13   1098s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 00:15:13   1098s] All LLGs are deleted
[08/27 00:15:13   1098s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2238.1M
[08/27 00:15:13   1098s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2238.1M
[08/27 00:15:13   1098s] Start to check current routing status for nets...
[08/27 00:15:14   1098s] All nets are already routed correctly.
[08/27 00:15:14   1098s] End to check current routing status for nets (mem=2238.1M)
[08/27 00:15:14   1098s] Extraction called for design 'croc_chip' of instances=36916 and nets=36029 using extraction engine 'preRoute' .
[08/27 00:15:14   1098s] PreRoute RC Extraction called for design croc_chip.
[08/27 00:15:14   1098s] RC Extraction called in multi-corner(1) mode.
[08/27 00:15:14   1098s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/27 00:15:14   1098s] Type 'man IMPEXT-6197' for more detail.
[08/27 00:15:14   1098s] RCMode: PreRoute
[08/27 00:15:14   1098s]       RC Corner Indexes            0   
[08/27 00:15:14   1098s] Capacitance Scaling Factor   : 1.00000 
[08/27 00:15:14   1098s] Resistance Scaling Factor    : 1.00000 
[08/27 00:15:14   1098s] Clock Cap. Scaling Factor    : 1.00000 
[08/27 00:15:14   1098s] Clock Res. Scaling Factor    : 1.00000 
[08/27 00:15:14   1098s] Shrink Factor                : 1.00000
[08/27 00:15:14   1098s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/27 00:15:14   1098s] LayerId::1 widthSet size::1
[08/27 00:15:14   1098s] LayerId::2 widthSet size::1
[08/27 00:15:14   1098s] LayerId::3 widthSet size::1
[08/27 00:15:14   1098s] LayerId::4 widthSet size::1
[08/27 00:15:14   1098s] LayerId::5 widthSet size::1
[08/27 00:15:14   1098s] LayerId::6 widthSet size::1
[08/27 00:15:14   1098s] LayerId::7 widthSet size::1
[08/27 00:15:14   1098s] Updating RC grid for preRoute extraction ...
[08/27 00:15:14   1098s] Initializing multi-corner resistance tables ...
[08/27 00:15:14   1098s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 00:15:14   1098s] {RT default_rc_corner 0 4 4 0}
[08/27 00:15:14   1098s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.299911 ; uaWl: 1.000000 ; uaWlH: 0.197962 ; aWlH: 0.000000 ; Pmax: 0.832000 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[08/27 00:15:14   1099s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 2238.125M)
[08/27 00:15:14   1099s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2238.1M
[08/27 00:15:14   1099s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2238.1M
[08/27 00:15:14   1099s] Fast DP-INIT is on for default
[08/27 00:15:14   1099s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.141, REAL:0.035, MEM:2238.1M
[08/27 00:15:14   1099s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.161, REAL:0.055, MEM:2238.1M
[08/27 00:15:14   1099s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2238.1M
[08/27 00:15:14   1099s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:2238.1M
[08/27 00:15:14   1099s] Starting delay calculation for Setup views
[08/27 00:15:14   1099s] #################################################################################
[08/27 00:15:14   1099s] # Design Stage: PreRoute
[08/27 00:15:14   1099s] # Design Name: croc_chip
[08/27 00:15:14   1099s] # Design Mode: 130nm
[08/27 00:15:14   1099s] # Analysis Mode: MMMC OCV 
[08/27 00:15:14   1099s] # Parasitics Mode: No SPEF/RCDB
[08/27 00:15:14   1099s] # Signoff Settings: SI Off 
[08/27 00:15:14   1099s] #################################################################################
[08/27 00:15:15   1100s] Topological Sorting (REAL = 0:00:01.0, MEM = 2370.3M, InitMEM = 2365.7M)
[08/27 00:15:15   1101s] Calculate early delays in OCV mode...
[08/27 00:15:15   1101s] Calculate late delays in OCV mode...
[08/27 00:15:15   1101s] Start delay calculation (fullDC) (8 T). (MEM=2370.26)
[08/27 00:15:15   1101s] End AAE Lib Interpolated Model. (MEM=2395.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/27 00:15:15   1102s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:15:15   1102s] Type 'man IMPESI-3194' for more detail.
[08/27 00:15:15   1102s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:15:15   1102s] Type 'man IMPESI-3199' for more detail.
[08/27 00:15:15   1102s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:15:15   1102s] Type 'man IMPESI-3194' for more detail.
[08/27 00:15:15   1102s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:15:15   1102s] Type 'man IMPESI-3199' for more detail.
[08/27 00:15:15   1102s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:15:15   1102s] Type 'man IMPESI-3194' for more detail.
[08/27 00:15:15   1102s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:15:15   1102s] Type 'man IMPESI-3199' for more detail.
[08/27 00:15:15   1102s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:15:15   1102s] Type 'man IMPESI-3194' for more detail.
[08/27 00:15:15   1102s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:15:15   1102s] Type 'man IMPESI-3199' for more detail.
[08/27 00:15:15   1102s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:15:15   1102s] Type 'man IMPESI-3194' for more detail.
[08/27 00:15:15   1102s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:15:15   1102s] Type 'man IMPESI-3199' for more detail.
[08/27 00:15:15   1102s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:15:15   1102s] Type 'man IMPESI-3194' for more detail.
[08/27 00:15:15   1102s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:15:15   1102s] Type 'man IMPESI-3199' for more detail.
[08/27 00:15:15   1102s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:15:15   1102s] Type 'man IMPESI-3194' for more detail.
[08/27 00:15:15   1102s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:15:15   1102s] Type 'man IMPESI-3199' for more detail.
[08/27 00:15:15   1102s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:15:15   1102s] Type 'man IMPESI-3194' for more detail.
[08/27 00:15:15   1102s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:15:15   1102s] Type 'man IMPESI-3194' for more detail.
[08/27 00:15:15   1102s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:15:15   1102s] Type 'man IMPESI-3199' for more detail.
[08/27 00:15:15   1102s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:15:15   1102s] Type 'man IMPESI-3194' for more detail.
[08/27 00:15:15   1102s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:15:15   1102s] Type 'man IMPESI-3199' for more detail.
[08/27 00:15:15   1102s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:15:15   1102s] Type 'man IMPESI-3194' for more detail.
[08/27 00:15:15   1102s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:15:15   1102s] Type 'man IMPESI-3199' for more detail.
[08/27 00:15:15   1102s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:15:15   1102s] Type 'man IMPESI-3199' for more detail.
[08/27 00:15:15   1102s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:15:15   1102s] Type 'man IMPESI-3194' for more detail.
[08/27 00:15:15   1102s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:15:15   1102s] Type 'man IMPESI-3199' for more detail.
[08/27 00:15:15   1102s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:15:15   1102s] Type 'man IMPESI-3194' for more detail.
[08/27 00:15:15   1102s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:15:15   1102s] Type 'man IMPESI-3199' for more detail.
[08/27 00:15:15   1102s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:15:15   1102s] Type 'man IMPESI-3194' for more detail.
[08/27 00:15:15   1102s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:15:15   1102s] Type 'man IMPESI-3199' for more detail.
[08/27 00:15:15   1102s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:15:15   1102s] Type 'man IMPESI-3194' for more detail.
[08/27 00:15:15   1102s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:15:15   1102s] Type 'man IMPESI-3199' for more detail.
[08/27 00:15:15   1102s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:15:15   1102s] Type 'man IMPESI-3194' for more detail.
[08/27 00:15:15   1102s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:15:15   1102s] Type 'man IMPESI-3199' for more detail.
[08/27 00:15:15   1102s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:15:15   1102s] Type 'man IMPESI-3194' for more detail.
[08/27 00:15:15   1102s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:15:15   1102s] Type 'man IMPESI-3199' for more detail.
[08/27 00:15:15   1102s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio23_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:15:15   1102s] Type 'man IMPESI-3194' for more detail.
[08/27 00:15:15   1102s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio23_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:15:15   1102s] Type 'man IMPESI-3199' for more detail.
[08/27 00:15:15   1102s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:15:15   1102s] Type 'man IMPESI-3194' for more detail.
[08/27 00:15:15   1102s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:15:15   1102s] Type 'man IMPESI-3199' for more detail.
[08/27 00:15:15   1102s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 00:15:15   1102s] Type 'man IMPESI-3194' for more detail.
[08/27 00:15:15   1102s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 00:15:15   1102s] Type 'man IMPESI-3199' for more detail.
[08/27 00:15:16   1109s] Total number of fetched objects 35526
[08/27 00:15:16   1109s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[08/27 00:15:16   1109s] End delay calculation. (MEM=2725.62 CPU=0:00:06.6 REAL=0:00:01.0)
[08/27 00:15:16   1109s] End delay calculation (fullDC). (MEM=2725.62 CPU=0:00:08.2 REAL=0:00:01.0)
[08/27 00:15:16   1109s] *** CDM Built up (cpu=0:00:10.0  real=0:00:02.0  mem= 2725.6M) ***
[08/27 00:15:17   1110s] *** Done Building Timing Graph (cpu=0:00:11.3 real=0:00:03.0 totSessionCpu=0:18:31 mem=2725.6M)
[08/27 00:15:18   1115s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -56.107 | -56.107 | -0.640  | -31.707 |   N/A   |  6.746  | -15.664 | -36.522 |
|           TNS (ns):|-1.47e+05|-1.38e+05| -16.288 | -50.939 |   N/A   |  0.000  | -3713.7 | -9241.4 |
|    Violating Paths:|  4994   |  4661   |   32    |   23    |   N/A   |    0    |  1177   |   278   |
|          All Paths:|  10659  |  10091  |   262   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    258 (258)     |  -37.952   |    299 (299)     |
|   max_tran     |   5755 (40492)   |  -20.620   |   5803 (40703)   |
|   max_fanout   |    975 (975)     |   -4912    |    977 (977)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.456%
Routing Overflow: 0.03% H and 2.24% V
------------------------------------------------------------
Reported timing to dir ./rpt/02_place_opt/02_place_opt_setup_placeOnly
[08/27 00:15:18   1115s] Total CPU time: 16.86 sec
[08/27 00:15:18   1115s] Total Real time: 5.0 sec
[08/27 00:15:18   1115s] Total Memory Usage: 2411.386719 Mbytes
[08/27 00:15:18   1115s] VSMManager cleared!
[08/27 00:15:18   1115s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1811.4M, totSessionCpu=0:18:35 **
[08/27 00:15:18   1115s] **DIAG[/icd/cm_t1nb_001/INNOVUS201/Rel/20.10/main/lnx86_64_opt/20.10-p004_1/fe/src/rda/rdaIPO.c:21776:rdaiOptDesign]: Assert "dbGetByPassDeleteNetWireTerm() == FALSE"
[08/27 00:15:18   1115s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[08/27 00:15:18   1115s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 00:15:18   1115s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 00:15:18   1115s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 00:15:18   1115s] OPERPROF: Starting DPlace-Init at level 1, MEM:2411.4M
[08/27 00:15:18   1115s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 00:15:18   1115s] All LLGs are deleted
[08/27 00:15:18   1115s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2411.4M
[08/27 00:15:18   1115s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2411.4M
[08/27 00:15:18   1115s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2411.4M
[08/27 00:15:18   1115s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2411.4M
[08/27 00:15:18   1115s] Core basic site is CoreSite
[08/27 00:15:18   1115s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:15:18   1115s] Fast DP-INIT is on for default
[08/27 00:15:18   1115s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 00:15:18   1115s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.162, REAL:0.040, MEM:2412.9M
[08/27 00:15:18   1115s] OPERPROF:     Starting CMU at level 3, MEM:2412.9M
[08/27 00:15:18   1115s] OPERPROF:     Finished CMU at level 3, CPU:0.009, REAL:0.006, MEM:2412.9M
[08/27 00:15:18   1115s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.192, REAL:0.067, MEM:2412.9M
[08/27 00:15:18   1115s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2412.9MB).
[08/27 00:15:18   1115s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.250, REAL:0.125, MEM:2412.9M
[08/27 00:15:18   1115s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 00:15:18   1115s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 00:15:18   1115s] 
[08/27 00:15:18   1115s] Creating Lib Analyzer ...
[08/27 00:15:18   1115s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 00:15:18   1115s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[08/27 00:15:18   1115s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/27 00:15:18   1115s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[08/27 00:15:18   1115s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[08/27 00:15:18   1115s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[08/27 00:15:18   1115s] 
[08/27 00:15:18   1115s] {RT default_rc_corner 0 4 4 0}
[08/27 00:15:18   1115s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:18:36 mem=2412.9M
[08/27 00:15:18   1115s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:18:36 mem=2412.9M
[08/27 00:15:18   1115s] Creating Lib Analyzer, finished. 
[08/27 00:15:19   1115s] #optDebug: fT-S <1 2 3 1 0>
[08/27 00:15:19   1115s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[08/27 00:15:19   1115s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[08/27 00:15:19   1115s] 			Cell sg13g2_IOPadVdd is dont_touch but not dont_use
[08/27 00:15:19   1115s] 			Cell sg13g2_IOPadVdd is dont_touch but not dont_use
[08/27 00:15:19   1115s] 			Cell sg13g2_IOPadVdd is dont_touch but not dont_use
[08/27 00:15:19   1115s] 			Cell sg13g2_IOPadVdd is dont_touch but not dont_use
[08/27 00:15:19   1115s] 			Cell sg13g2_IOPadVss is dont_touch but not dont_use
[08/27 00:15:19   1115s] 			Cell sg13g2_IOPadVss is dont_touch but not dont_use
[08/27 00:15:19   1115s] 			Cell sg13g2_IOPadVss is dont_touch but not dont_use
[08/27 00:15:19   1115s] 			Cell sg13g2_IOPadVss is dont_touch but not dont_use
[08/27 00:15:19   1115s] 			Cell sg13g2_IOPadIOVdd is dont_touch but not dont_use
[08/27 00:15:19   1115s] 			Cell sg13g2_IOPadIOVdd is dont_touch but not dont_use
[08/27 00:15:19   1115s] 			Cell sg13g2_IOPadIOVdd is dont_touch but not dont_use
[08/27 00:15:19   1115s] 			Cell sg13g2_IOPadIOVdd is dont_touch but not dont_use
[08/27 00:15:19   1115s] 			Cell sg13g2_IOPadIOVss is dont_touch but not dont_use
[08/27 00:15:19   1115s] 			Cell sg13g2_IOPadIOVss is dont_touch but not dont_use
[08/27 00:15:19   1115s] 			Cell sg13g2_IOPadIOVss is dont_touch but not dont_use
[08/27 00:15:19   1115s] 			Cell sg13g2_IOPadIOVss is dont_touch but not dont_use
[08/27 00:15:19   1115s] 	...
[08/27 00:15:19   1115s] 	Reporting only the 20 first cells found...
[08/27 00:15:19   1115s] 
[08/27 00:15:19   1115s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1780.6M, totSessionCpu=0:18:36 **
[08/27 00:15:19   1116s] *** optDesign -preCTS ***
[08/27 00:15:19   1116s] DRC Margin: user margin 0.0; extra margin 0.2
[08/27 00:15:19   1116s] Setup Target Slack: user slack 0; extra slack 0.0
[08/27 00:15:19   1116s] Hold Target Slack: user slack 0
[08/27 00:15:19   1116s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2383.9M
[08/27 00:15:19   1116s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.027, REAL:0.028, MEM:2383.9M
[08/27 00:15:19   1116s] Multi-VT timing optimization disabled based on library information.
[08/27 00:15:19   1116s] Deleting Cell Server ...
[08/27 00:15:19   1116s] Deleting Lib Analyzer.
[08/27 00:15:19   1116s] Creating Cell Server ...(0, 0, 0, 0)
[08/27 00:15:19   1116s] Summary for sequential cells identification: 
[08/27 00:15:19   1116s]   Identified SBFF number: 3
[08/27 00:15:19   1116s]   Identified MBFF number: 0
[08/27 00:15:19   1116s]   Identified SB Latch number: 0
[08/27 00:15:19   1116s]   Identified MB Latch number: 0
[08/27 00:15:19   1116s]   Not identified SBFF number: 0
[08/27 00:15:19   1116s]   Not identified MBFF number: 0
[08/27 00:15:19   1116s]   Not identified SB Latch number: 0
[08/27 00:15:19   1116s]   Not identified MB Latch number: 0
[08/27 00:15:19   1116s]   Number of sequential cells which are not FFs: 7
[08/27 00:15:19   1116s]  Visiting view : func_view_wc
[08/27 00:15:19   1116s]    : PowerDomain = none : Weighted F : unweighted  = 38.40 (1.000) with rcCorner = 0
[08/27 00:15:19   1116s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[08/27 00:15:19   1116s]  Visiting view : func_view_bc
[08/27 00:15:19   1116s]    : PowerDomain = none : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = 0
[08/27 00:15:19   1116s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[08/27 00:15:19   1116s]  Setting StdDelay to 38.40
[08/27 00:15:19   1116s] Creating Cell Server, finished. 
[08/27 00:15:19   1116s] 
[08/27 00:15:19   1116s] Deleting Cell Server ...
[08/27 00:15:19   1116s] 
[08/27 00:15:19   1116s] Creating Lib Analyzer ...
[08/27 00:15:19   1116s] Creating Cell Server ...(0, 0, 0, 0)
[08/27 00:15:19   1116s] Summary for sequential cells identification: 
[08/27 00:15:19   1116s]   Identified SBFF number: 3
[08/27 00:15:19   1116s]   Identified MBFF number: 0
[08/27 00:15:19   1116s]   Identified SB Latch number: 0
[08/27 00:15:19   1116s]   Identified MB Latch number: 0
[08/27 00:15:19   1116s]   Not identified SBFF number: 0
[08/27 00:15:19   1116s]   Not identified MBFF number: 0
[08/27 00:15:19   1116s]   Not identified SB Latch number: 0
[08/27 00:15:19   1116s]   Not identified MB Latch number: 0
[08/27 00:15:19   1116s]   Number of sequential cells which are not FFs: 7
[08/27 00:15:19   1116s]  Visiting view : func_view_wc
[08/27 00:15:19   1116s]    : PowerDomain = none : Weighted F : unweighted  = 38.40 (1.000) with rcCorner = 0
[08/27 00:15:19   1116s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[08/27 00:15:19   1116s]  Visiting view : func_view_bc
[08/27 00:15:19   1116s]    : PowerDomain = none : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = 0
[08/27 00:15:19   1116s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[08/27 00:15:19   1116s]  Setting StdDelay to 38.40
[08/27 00:15:19   1116s] Creating Cell Server, finished. 
[08/27 00:15:19   1116s] 
[08/27 00:15:19   1116s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 00:15:19   1116s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[08/27 00:15:19   1116s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/27 00:15:19   1116s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[08/27 00:15:19   1116s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[08/27 00:15:19   1116s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[08/27 00:15:19   1116s] 
[08/27 00:15:19   1116s] {RT default_rc_corner 0 4 4 0}
[08/27 00:15:19   1116s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:18:36 mem=2383.9M
[08/27 00:15:19   1116s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:18:36 mem=2383.9M
[08/27 00:15:19   1116s] Creating Lib Analyzer, finished. 
[08/27 00:15:19   1116s] All LLGs are deleted
[08/27 00:15:19   1116s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2383.9M
[08/27 00:15:19   1116s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.002, REAL:0.002, MEM:2383.9M
[08/27 00:15:19   1116s] ### Creating LA Mngr. totSessionCpu=0:18:37 mem=2383.9M
[08/27 00:15:19   1116s] ### Creating LA Mngr, finished. totSessionCpu=0:18:37 mem=2383.9M
[08/27 00:15:19   1116s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2383.86 MB )
[08/27 00:15:19   1116s] (I)       Started Loading and Dumping File ( Curr Mem: 2383.86 MB )
[08/27 00:15:19   1116s] (I)       Reading DB...
[08/27 00:15:19   1116s] (I)       Read data from FE... (mem=2383.9M)
[08/27 00:15:19   1116s] (I)       Read nodes and places... (mem=2383.9M)
[08/27 00:15:19   1116s] (I)       Done Read nodes and places (cpu=0.048s, mem=2398.7M)
[08/27 00:15:19   1116s] (I)       Read nets... (mem=2398.7M)
[08/27 00:15:19   1116s] (I)       Done Read nets (cpu=0.102s, mem=2402.7M)
[08/27 00:15:19   1116s] (I)       Done Read data from FE (cpu=0.150s, mem=2402.7M)
[08/27 00:15:19   1116s] (I)       before initializing RouteDB syMemory usage = 2402.7 MB
[08/27 00:15:19   1116s] (I)       == Non-default Options ==
[08/27 00:15:19   1116s] (I)       Maximum routing layer                              : 4
[08/27 00:15:19   1116s] (I)       Spread congestion away from blockages              : true
[08/27 00:15:19   1116s] (I)       Number threads                                     : 8
[08/27 00:15:19   1116s] (I)       Overflow penalty cost                              : 10
[08/27 00:15:19   1116s] (I)       Source-to-sink ratio                               : 0.300000
[08/27 00:15:19   1116s] (I)       Counted 50681 PG shapes. We will not process PG shapes layer by layer.
[08/27 00:15:19   1116s] (I)       Use row-based GCell size
[08/27 00:15:19   1116s] (I)       GCell unit size  : 3780
[08/27 00:15:19   1116s] (I)       GCell multiplier : 1
[08/27 00:15:19   1116s] (I)       build grid graph
[08/27 00:15:19   1116s] (I)       build grid graph start
[08/27 00:15:19   1116s] [NR-eGR] Track table information for default rule: 
[08/27 00:15:19   1116s] [NR-eGR] Metal1 has no routable track
[08/27 00:15:19   1116s] [NR-eGR] Metal2 has single uniform track structure
[08/27 00:15:19   1116s] [NR-eGR] Metal3 has single uniform track structure
[08/27 00:15:19   1116s] [NR-eGR] Metal4 has single uniform track structure
[08/27 00:15:19   1116s] (I)       build grid graph end
[08/27 00:15:19   1116s] (I)       ===========================================================================
[08/27 00:15:19   1116s] (I)       == Report All Rule Vias ==
[08/27 00:15:19   1116s] (I)       ===========================================================================
[08/27 00:15:19   1116s] (I)        Via Rule : (Default)
[08/27 00:15:19   1116s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/27 00:15:19   1116s] (I)       ---------------------------------------------------------------------------
[08/27 00:15:19   1116s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/27 00:15:19   1116s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/27 00:15:19   1116s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/27 00:15:19   1116s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/27 00:15:19   1116s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/27 00:15:19   1116s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/27 00:15:19   1116s] (I)       ===========================================================================
[08/27 00:15:19   1116s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2402.74 MB )
[08/27 00:15:19   1116s] (I)       Num PG vias on layer 2 : 0
[08/27 00:15:19   1116s] (I)       Num PG vias on layer 3 : 0
[08/27 00:15:19   1116s] (I)       Num PG vias on layer 4 : 0
[08/27 00:15:19   1116s] [NR-eGR] Read 62330 PG shapes
[08/27 00:15:19   1116s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2402.74 MB )
[08/27 00:15:19   1116s] [NR-eGR] #Routing Blockages  : 0
[08/27 00:15:19   1116s] [NR-eGR] #Instance Blockages : 6997
[08/27 00:15:19   1116s] [NR-eGR] #PG Blockages       : 62330
[08/27 00:15:19   1116s] [NR-eGR] #Halo Blockages     : 0
[08/27 00:15:19   1116s] [NR-eGR] #Boundary Blockages : 0
[08/27 00:15:19   1116s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/27 00:15:19   1116s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/27 00:15:19   1116s] (I)       readDataFromPlaceDB
[08/27 00:15:19   1116s] (I)       Read net information..
[08/27 00:15:19   1116s] [NR-eGR] Read numTotalNets=30203  numIgnoredNets=48
[08/27 00:15:19   1116s] (I)       Read testcase time = 0.016 seconds
[08/27 00:15:19   1116s] 
[08/27 00:15:19   1116s] (I)       early_global_route_priority property id does not exist.
[08/27 00:15:19   1116s] (I)       Start initializing grid graph
[08/27 00:15:19   1116s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/27 00:15:19   1116s] (I)       End initializing grid graph
[08/27 00:15:19   1116s] (I)       Model blockages into capacity
[08/27 00:15:19   1116s] (I)       Read Num Blocks=91314  Num Prerouted Wires=0  Num CS=0
[08/27 00:15:19   1116s] (I)       Started Modeling ( Curr Mem: 2409.41 MB )
[08/27 00:15:19   1116s] (I)       Layer 1 (H) : #blockages 59830 : #preroutes 0
[08/27 00:15:19   1116s] (I)       Layer 2 (V) : #blockages 20920 : #preroutes 0
[08/27 00:15:20   1116s] (I)       Layer 3 (H) : #blockages 10564 : #preroutes 0
[08/27 00:15:20   1116s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2409.41 MB )
[08/27 00:15:20   1116s] (I)       -- layer congestion ratio --
[08/27 00:15:20   1116s] (I)       Layer 1 : 0.100000
[08/27 00:15:20   1116s] (I)       Layer 2 : 0.700000
[08/27 00:15:20   1116s] (I)       Layer 3 : 0.700000
[08/27 00:15:20   1116s] (I)       Layer 4 : 0.700000
[08/27 00:15:20   1116s] (I)       ----------------------------
[08/27 00:15:20   1116s] (I)       Number of ignored nets = 48
[08/27 00:15:20   1116s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/27 00:15:20   1116s] (I)       Number of clock nets = 7.  Ignored: No
[08/27 00:15:20   1116s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/27 00:15:20   1116s] (I)       Number of special nets = 0.  Ignored: Yes
[08/27 00:15:20   1116s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/27 00:15:20   1116s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/27 00:15:20   1116s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/27 00:15:20   1116s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/27 00:15:20   1116s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/27 00:15:20   1116s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[08/27 00:15:20   1116s] (I)       Before initializing Early Global Route syMemory usage = 2409.4 MB
[08/27 00:15:20   1116s] (I)       Ndr track 0 does not exist
[08/27 00:15:20   1116s] (I)       ---------------------Grid Graph Info--------------------
[08/27 00:15:20   1116s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/27 00:15:20   1116s] (I)       Core area           : (389760, 390000) - (1450560, 1450020)
[08/27 00:15:20   1116s] (I)       Site width          :   480  (dbu)
[08/27 00:15:20   1116s] (I)       Row height          :  3780  (dbu)
[08/27 00:15:20   1116s] (I)       GCell width         :  3780  (dbu)
[08/27 00:15:20   1116s] (I)       GCell height        :  3780  (dbu)
[08/27 00:15:20   1116s] (I)       Grid                :   487   487     4
[08/27 00:15:20   1116s] (I)       Layer numbers       :     1     2     3     4
[08/27 00:15:20   1116s] (I)       Vertical capacity   :     0     0  3780     0
[08/27 00:15:20   1116s] (I)       Horizontal capacity :     0  3780     0  3780
[08/27 00:15:20   1116s] (I)       Default wire width  :   160   200   200   200
[08/27 00:15:20   1116s] (I)       Default wire space  :   180   210   210   210
[08/27 00:15:20   1116s] (I)       Default wire pitch  :   340   410   410   410
[08/27 00:15:20   1116s] (I)       Default pitch size  :   340   420   480   420
[08/27 00:15:20   1116s] (I)       First track coord   :     0   240   480   240
[08/27 00:15:20   1116s] (I)       Num tracks per GCell: 11.12  9.00  7.88  9.00
[08/27 00:15:20   1116s] (I)       Total num of tracks :     0  4381  3833  4381
[08/27 00:15:20   1116s] (I)       Num of masks        :     1     1     1     1
[08/27 00:15:20   1116s] (I)       Num of trim masks   :     0     0     0     0
[08/27 00:15:20   1116s] (I)       --------------------------------------------------------
[08/27 00:15:20   1116s] 
[08/27 00:15:20   1116s] [NR-eGR] ============ Routing rule table ============
[08/27 00:15:20   1116s] [NR-eGR] Rule id: 0  Nets: 30155 
[08/27 00:15:20   1116s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/27 00:15:20   1116s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/27 00:15:20   1116s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 00:15:20   1116s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 00:15:20   1116s] [NR-eGR] ========================================
[08/27 00:15:20   1116s] [NR-eGR] 
[08/27 00:15:20   1116s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/27 00:15:20   1116s] (I)       blocked tracks on layer2 : = 860729 / 2133547 (40.34%)
[08/27 00:15:20   1116s] (I)       blocked tracks on layer3 : = 762503 / 1866671 (40.85%)
[08/27 00:15:20   1116s] (I)       blocked tracks on layer4 : = 797679 / 2133547 (37.39%)
[08/27 00:15:20   1116s] (I)       After initializing Early Global Route syMemory usage = 2420.7 MB
[08/27 00:15:20   1116s] (I)       Finished Loading and Dumping File ( CPU: 0.28 sec, Real: 0.28 sec, Curr Mem: 2420.72 MB )
[08/27 00:15:20   1116s] (I)       Reset routing kernel
[08/27 00:15:20   1116s] (I)       Started Global Routing ( Curr Mem: 2420.72 MB )
[08/27 00:15:20   1116s] (I)       ============= Initialization =============
[08/27 00:15:20   1116s] (I)       totalPins=116866  totalGlobalPin=113468 (97.09%)
[08/27 00:15:20   1116s] (I)       Started Net group 1 ( Curr Mem: 2420.72 MB )
[08/27 00:15:20   1116s] (I)       Started Build MST ( Curr Mem: 2420.72 MB )
[08/27 00:15:20   1116s] (I)       Generate topology with 8 threads
[08/27 00:15:20   1116s] (I)       Finished Build MST ( CPU: 0.09 sec, Real: 0.02 sec, Curr Mem: 2444.72 MB )
[08/27 00:15:20   1117s] (I)       total 2D Cap : 3778727 = (2660064 H, 1118663 V)
[08/27 00:15:20   1117s] (I)       #blocked areas for congestion spreading : 140
[08/27 00:15:20   1117s] [NR-eGR] Layer group 1: route 30155 net(s) in layer range [2, 4]
[08/27 00:15:20   1117s] (I)       
[08/27 00:15:20   1117s] (I)       ============  Phase 1a Route ============
[08/27 00:15:20   1117s] (I)       Started Phase 1a ( Curr Mem: 2440.72 MB )
[08/27 00:15:20   1117s] (I)       Started Pattern routing ( Curr Mem: 2440.72 MB )
[08/27 00:15:20   1117s] (I)       Finished Pattern routing ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 2440.72 MB )
[08/27 00:15:20   1117s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2440.72 MB )
[08/27 00:15:20   1117s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 187
[08/27 00:15:20   1117s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2440.72 MB )
[08/27 00:15:20   1117s] (I)       Usage: 431534 = (222637 H, 208897 V) = (8.37% H, 18.67% V) = (8.416e+05um H, 7.896e+05um V)
[08/27 00:15:20   1117s] (I)       Finished Phase 1a ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2440.72 MB )
[08/27 00:15:20   1117s] (I)       
[08/27 00:15:20   1117s] (I)       ============  Phase 1b Route ============
[08/27 00:15:20   1117s] (I)       Started Phase 1b ( Curr Mem: 2440.72 MB )
[08/27 00:15:20   1117s] (I)       Started Monotonic routing ( Curr Mem: 2440.72 MB )
[08/27 00:15:20   1117s] (I)       Finished Monotonic routing ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2440.72 MB )
[08/27 00:15:20   1117s] (I)       Usage: 432798 = (223513 H, 209285 V) = (8.40% H, 18.71% V) = (8.449e+05um H, 7.911e+05um V)
[08/27 00:15:20   1117s] (I)       Overflow of layer group 1: 0.72% H + 3.32% V. EstWL: 1.635976e+06um
[08/27 00:15:20   1117s] (I)       Finished Phase 1b ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2440.72 MB )
[08/27 00:15:20   1117s] (I)       
[08/27 00:15:20   1117s] (I)       ============  Phase 1c Route ============
[08/27 00:15:20   1117s] (I)       Started Phase 1c ( Curr Mem: 2440.72 MB )
[08/27 00:15:20   1117s] (I)       Started Two level routing ( Curr Mem: 2440.72 MB )
[08/27 00:15:20   1117s] (I)       Level2 Grid: 98 x 98
[08/27 00:15:20   1117s] (I)       Started Two Level Routing ( Curr Mem: 2440.72 MB )
[08/27 00:15:20   1117s] (I)       Finished Two Level Routing ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2440.72 MB )
[08/27 00:15:20   1117s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2440.72 MB )
[08/27 00:15:20   1117s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2440.72 MB )
[08/27 00:15:20   1117s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2440.72 MB )
[08/27 00:15:20   1117s] (I)       Finished Two level routing ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2440.72 MB )
[08/27 00:15:20   1117s] (I)       Usage: 437361 = (227321 H, 210040 V) = (8.55% H, 18.78% V) = (8.593e+05um H, 7.940e+05um V)
[08/27 00:15:20   1117s] (I)       Finished Phase 1c ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2440.72 MB )
[08/27 00:15:20   1117s] (I)       
[08/27 00:15:20   1117s] (I)       ============  Phase 1d Route ============
[08/27 00:15:20   1117s] (I)       Started Phase 1d ( Curr Mem: 2440.72 MB )
[08/27 00:15:20   1117s] (I)       Started Detoured routing ( Curr Mem: 2440.72 MB )
[08/27 00:15:20   1117s] (I)       Finished Detoured routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2440.72 MB )
[08/27 00:15:20   1117s] (I)       Usage: 437361 = (227321 H, 210040 V) = (8.55% H, 18.78% V) = (8.593e+05um H, 7.940e+05um V)
[08/27 00:15:20   1117s] (I)       Finished Phase 1d ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2440.72 MB )
[08/27 00:15:20   1117s] (I)       
[08/27 00:15:20   1117s] (I)       ============  Phase 1e Route ============
[08/27 00:15:20   1117s] (I)       Started Phase 1e ( Curr Mem: 2440.72 MB )
[08/27 00:15:20   1117s] (I)       Started Route legalization ( Curr Mem: 2440.72 MB )
[08/27 00:15:20   1117s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2440.72 MB )
[08/27 00:15:20   1117s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2440.72 MB )
[08/27 00:15:20   1117s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2440.72 MB )
[08/27 00:15:20   1117s] (I)       Usage: 437361 = (227321 H, 210040 V) = (8.55% H, 18.78% V) = (8.593e+05um H, 7.940e+05um V)
[08/27 00:15:20   1117s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 2.26% V. EstWL: 1.653225e+06um
[08/27 00:15:20   1117s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2440.72 MB )
[08/27 00:15:20   1117s] (I)       Started Layer assignment ( Curr Mem: 2440.72 MB )
[08/27 00:15:20   1117s] (I)       Current Layer assignment [Initialization] ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2440.72 MB )
[08/27 00:15:20   1117s] (I)       Running layer assignment with 8 threads
[08/27 00:15:20   1118s] (I)       Finished Layer assignment ( CPU: 0.61 sec, Real: 0.20 sec, Curr Mem: 2436.72 MB )
[08/27 00:15:20   1118s] (I)       Finished Net group 1 ( CPU: 1.12 sec, Real: 0.65 sec, Curr Mem: 2436.72 MB )
[08/27 00:15:20   1118s] (I)       
[08/27 00:15:20   1118s] (I)       ============  Phase 1l Route ============
[08/27 00:15:20   1118s] (I)       Started Phase 1l ( Curr Mem: 2436.72 MB )
[08/27 00:15:20   1118s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2436.72 MB )
[08/27 00:15:20   1118s] (I)       
[08/27 00:15:20   1118s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/27 00:15:20   1118s] [NR-eGR]                        OverCon           OverCon           OverCon            
[08/27 00:15:20   1118s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[08/27 00:15:20   1118s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[08/27 00:15:20   1118s] [NR-eGR] --------------------------------------------------------------------------------
[08/27 00:15:20   1118s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/27 00:15:20   1118s] [NR-eGR]  Metal2  (2)       134( 0.08%)         5( 0.00%)         0( 0.00%)   ( 0.09%) 
[08/27 00:15:20   1118s] [NR-eGR]  Metal3  (3)      2708( 1.68%)       237( 0.15%)        11( 0.01%)   ( 1.84%) 
[08/27 00:15:20   1118s] [NR-eGR]  Metal4  (4)        20( 0.01%)         2( 0.00%)         0( 0.00%)   ( 0.01%) 
[08/27 00:15:20   1118s] [NR-eGR] --------------------------------------------------------------------------------
[08/27 00:15:20   1118s] [NR-eGR] Total             2862( 0.59%)       244( 0.05%)        11( 0.00%)   ( 0.65%) 
[08/27 00:15:20   1118s] [NR-eGR] 
[08/27 00:15:20   1118s] (I)       Finished Global Routing ( CPU: 1.15 sec, Real: 0.67 sec, Curr Mem: 2436.72 MB )
[08/27 00:15:20   1118s] (I)       total 2D Cap : 3796789 = (2676341 H, 1120448 V)
[08/27 00:15:20   1118s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 1.84% V
[08/27 00:15:20   1118s] [NR-eGR] Overflow after Early Global Route 0.00% H + 2.15% V
[08/27 00:15:20   1118s] (I)       ============= track Assignment ============
[08/27 00:15:20   1118s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2436.72 MB )
[08/27 00:15:20   1118s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2436.72 MB )
[08/27 00:15:20   1118s] (I)       Started Track Assignment ( Curr Mem: 2436.72 MB )
[08/27 00:15:20   1118s] (I)       Initialize Track Assignment ( max pin layer : 8 )
[08/27 00:15:20   1118s] (I)       Running track assignment with 8 threads
[08/27 00:15:20   1118s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2436.72 MB )
[08/27 00:15:20   1118s] (I)       Run Multi-thread track assignment
[08/27 00:15:20   1118s] (I)       Finished Track Assignment ( CPU: 0.87 sec, Real: 0.14 sec, Curr Mem: 2436.72 MB )
[08/27 00:15:20   1118s] [NR-eGR] Started Export DB wires ( Curr Mem: 2420.72 MB )
[08/27 00:15:20   1118s] [NR-eGR] Started Export all nets ( Curr Mem: 2420.72 MB )
[08/27 00:15:21   1119s] [NR-eGR] Finished Export all nets ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 2420.72 MB )
[08/27 00:15:21   1119s] [NR-eGR] Started Set wire vias ( Curr Mem: 2420.72 MB )
[08/27 00:15:21   1119s] [NR-eGR] Finished Set wire vias ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2420.72 MB )
[08/27 00:15:21   1119s] [NR-eGR] Finished Export DB wires ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 2420.72 MB )
[08/27 00:15:21   1119s] [NR-eGR] --------------------------------------------------------------------------
[08/27 00:15:21   1119s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 110773
[08/27 00:15:21   1119s] [NR-eGR] Metal2  (2H) length: 5.665857e+05um, number of vias: 188408
[08/27 00:15:21   1119s] [NR-eGR] Metal3  (3V) length: 8.196766e+05um, number of vias: 14111
[08/27 00:15:21   1119s] [NR-eGR] Metal4  (4H) length: 3.406365e+05um, number of vias: 0
[08/27 00:15:21   1119s] [NR-eGR] Total length: 1.726899e+06um, number of vias: 313292
[08/27 00:15:21   1119s] [NR-eGR] --------------------------------------------------------------------------
[08/27 00:15:21   1119s] [NR-eGR] Total eGR-routed clock nets wire length: 5.557647e+04um 
[08/27 00:15:21   1119s] [NR-eGR] --------------------------------------------------------------------------
[08/27 00:15:21   1119s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.95 sec, Real: 1.69 sec, Curr Mem: 2397.84 MB )
[08/27 00:15:21   1119s] Extraction called for design 'croc_chip' of instances=36916 and nets=36029 using extraction engine 'preRoute' .
[08/27 00:15:21   1119s] PreRoute RC Extraction called for design croc_chip.
[08/27 00:15:21   1119s] RC Extraction called in multi-corner(1) mode.
[08/27 00:15:21   1119s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/27 00:15:21   1119s] Type 'man IMPEXT-6197' for more detail.
[08/27 00:15:21   1119s] RCMode: PreRoute
[08/27 00:15:21   1119s]       RC Corner Indexes            0   
[08/27 00:15:21   1119s] Capacitance Scaling Factor   : 1.00000 
[08/27 00:15:21   1119s] Resistance Scaling Factor    : 1.00000 
[08/27 00:15:21   1119s] Clock Cap. Scaling Factor    : 1.00000 
[08/27 00:15:21   1119s] Clock Res. Scaling Factor    : 1.00000 
[08/27 00:15:21   1119s] Shrink Factor                : 1.00000
[08/27 00:15:21   1119s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/27 00:15:21   1119s] LayerId::1 widthSet size::1
[08/27 00:15:21   1119s] LayerId::2 widthSet size::1
[08/27 00:15:21   1119s] LayerId::3 widthSet size::1
[08/27 00:15:21   1119s] LayerId::4 widthSet size::1
[08/27 00:15:21   1119s] LayerId::5 widthSet size::1
[08/27 00:15:21   1119s] LayerId::6 widthSet size::1
[08/27 00:15:21   1119s] LayerId::7 widthSet size::1
[08/27 00:15:21   1119s] Updating RC grid for preRoute extraction ...
[08/27 00:15:21   1119s] Initializing multi-corner resistance tables ...
[08/27 00:15:21   1119s] {RT default_rc_corner 0 4 4 0}
[08/27 00:15:21   1119s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.298462 ; uaWl: 1.000000 ; uaWlH: 0.197253 ; aWlH: 0.000000 ; Pmax: 0.831800 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[08/27 00:15:22   1120s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 2397.844M)
[08/27 00:15:22   1120s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2397.8M
[08/27 00:15:22   1120s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2397.8M
[08/27 00:15:22   1120s] Fast DP-INIT is on for default
[08/27 00:15:22   1120s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.143, REAL:0.039, MEM:2397.8M
[08/27 00:15:22   1120s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.165, REAL:0.061, MEM:2397.8M
[08/27 00:15:22   1120s] Starting delay calculation for Setup views
[08/27 00:15:22   1120s] #################################################################################
[08/27 00:15:22   1120s] # Design Stage: PreRoute
[08/27 00:15:22   1120s] # Design Name: croc_chip
[08/27 00:15:22   1120s] # Design Mode: 130nm
[08/27 00:15:22   1120s] # Analysis Mode: MMMC OCV 
[08/27 00:15:22   1120s] # Parasitics Mode: No SPEF/RCDB
[08/27 00:15:22   1120s] # Signoff Settings: SI Off 
[08/27 00:15:22   1120s] #################################################################################
[08/27 00:15:22   1122s] Topological Sorting (REAL = 0:00:00.0, MEM = 2395.8M, InitMEM = 2395.8M)
[08/27 00:15:22   1122s] Calculate early delays in OCV mode...
[08/27 00:15:22   1122s] Calculate late delays in OCV mode...
[08/27 00:15:22   1122s] Start delay calculation (fullDC) (8 T). (MEM=2395.84)
[08/27 00:15:23   1122s] End AAE Lib Interpolated Model. (MEM=2420.72 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/27 00:15:24   1129s] Total number of fetched objects 35526
[08/27 00:15:24   1130s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[08/27 00:15:24   1130s] End delay calculation. (MEM=2722.59 CPU=0:00:06.3 REAL=0:00:01.0)
[08/27 00:15:24   1130s] End delay calculation (fullDC). (MEM=2722.59 CPU=0:00:07.8 REAL=0:00:02.0)
[08/27 00:15:24   1130s] *** CDM Built up (cpu=0:00:09.4  real=0:00:02.0  mem= 2722.6M) ***
[08/27 00:15:24   1131s] *** Done Building Timing Graph (cpu=0:00:10.6 real=0:00:02.0 totSessionCpu=0:18:51 mem=2722.6M)
[08/27 00:15:24   1132s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -55.501 |
|           TNS (ns):|-1.46e+05|
|    Violating Paths:|  4994   |
|          All Paths:|  10659  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    263 (263)     |  -38.433   |    304 (304)     |
|   max_tran     |   5831 (40572)   |  -19.325   |   5880 (40809)   |
|   max_fanout   |    975 (975)     |   -4912    |    977 (977)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.456%
------------------------------------------------------------
**optDesign ... cpu = 0:00:17, real = 0:00:06, mem = 1802.6M, totSessionCpu=0:18:52 **
[08/27 00:15:24   1132s] ** INFO : this run is activating medium effort placeOptDesign flow
[08/27 00:15:24   1132s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/27 00:15:24   1132s] ### Creating PhyDesignMc. totSessionCpu=0:18:52 mem=2398.1M
[08/27 00:15:24   1132s] OPERPROF: Starting DPlace-Init at level 1, MEM:2398.1M
[08/27 00:15:24   1132s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 00:15:24   1132s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2398.1M
[08/27 00:15:24   1132s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:15:24   1132s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.029, REAL:0.029, MEM:2398.1M
[08/27 00:15:24   1132s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2398.1MB).
[08/27 00:15:24   1132s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.069, REAL:0.070, MEM:2398.1M
[08/27 00:15:25   1132s] TotalInstCnt at PhyDesignMc Initialization: 29,988
[08/27 00:15:25   1132s] ### Creating PhyDesignMc, finished. totSessionCpu=0:18:52 mem=2398.1M
[08/27 00:15:25   1132s] TotalInstCnt at PhyDesignMc Destruction: 29,988
[08/27 00:15:25   1132s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/27 00:15:25   1132s] ### Creating PhyDesignMc. totSessionCpu=0:18:52 mem=2399.6M
[08/27 00:15:25   1132s] OPERPROF: Starting DPlace-Init at level 1, MEM:2399.6M
[08/27 00:15:25   1132s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 00:15:25   1132s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2399.6M
[08/27 00:15:25   1132s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:15:25   1132s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.027, REAL:0.028, MEM:2399.6M
[08/27 00:15:25   1132s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2399.6MB).
[08/27 00:15:25   1132s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.062, REAL:0.063, MEM:2399.6M
[08/27 00:15:25   1132s] TotalInstCnt at PhyDesignMc Initialization: 29,988
[08/27 00:15:25   1132s] ### Creating PhyDesignMc, finished. totSessionCpu=0:18:52 mem=2399.6M
[08/27 00:15:25   1132s] TotalInstCnt at PhyDesignMc Destruction: 29,988
[08/27 00:15:25   1132s] *** Starting optimizing excluded clock nets MEM= 2399.6M) ***
[08/27 00:15:25   1132s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2399.6M) ***
[08/27 00:15:25   1132s] The useful skew maximum allowed delay is: 0.3
[08/27 00:15:26   1133s] Deleting Lib Analyzer.
[08/27 00:15:26   1133s] Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
[08/27 00:15:26   1133s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/27 00:15:26   1133s] *info: 48 skip_routing nets excluded.
[08/27 00:15:26   1133s] Info: 48 io nets excluded
[08/27 00:15:26   1133s] Info: 7 clock nets excluded from IPO operation.
[08/27 00:15:26   1133s] ### Creating LA Mngr. totSessionCpu=0:18:54 mem=2399.6M
[08/27 00:15:26   1133s] ### Creating LA Mngr, finished. totSessionCpu=0:18:54 mem=2399.6M
[08/27 00:15:26   1133s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[08/27 00:15:26   1133s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:18:53.9/0:08:23.0 (2.3), mem = 2399.6M
[08/27 00:15:26   1133s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3813761.1
[08/27 00:15:26   1133s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/27 00:15:26   1133s] ### Creating PhyDesignMc. totSessionCpu=0:18:54 mem=2419.6M
[08/27 00:15:26   1133s] OPERPROF: Starting DPlace-Init at level 1, MEM:2419.6M
[08/27 00:15:26   1133s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 00:15:26   1133s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2419.6M
[08/27 00:15:26   1133s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:15:26   1133s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.033, REAL:0.033, MEM:2419.6M
[08/27 00:15:26   1133s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2419.6MB).
[08/27 00:15:26   1133s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.083, REAL:0.084, MEM:2419.6M
[08/27 00:15:26   1134s] TotalInstCnt at PhyDesignMc Initialization: 29,988
[08/27 00:15:26   1134s] ### Creating PhyDesignMc, finished. totSessionCpu=0:18:54 mem=2419.6M
[08/27 00:15:26   1134s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 00:15:26   1134s] 
[08/27 00:15:26   1134s] Footprint cell information for calculating maxBufDist
[08/27 00:15:26   1134s] *info: There are 4 candidate Buffer cells
[08/27 00:15:26   1134s] *info: There are 4 candidate Inverter cells
[08/27 00:15:26   1134s] 
[08/27 00:15:26   1134s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 00:15:26   1134s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 00:15:26   1134s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 00:15:26   1134s] 
[08/27 00:15:26   1134s] Creating Lib Analyzer ...
[08/27 00:15:26   1134s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 00:15:26   1134s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[08/27 00:15:26   1134s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/27 00:15:26   1134s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[08/27 00:15:26   1134s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[08/27 00:15:26   1134s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[08/27 00:15:26   1134s] 
[08/27 00:15:26   1134s] {RT default_rc_corner 0 4 4 0}
[08/27 00:15:27   1134s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:18:55 mem=2488.4M
[08/27 00:15:27   1134s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:18:55 mem=2488.4M
[08/27 00:15:27   1134s] Creating Lib Analyzer, finished. 
[08/27 00:15:27   1134s] 
[08/27 00:15:27   1134s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[08/27 00:15:28   1136s] 
[08/27 00:15:28   1136s] Netlist preparation processing... 
[08/27 00:15:28   1136s] Removed 1058 instances
[08/27 00:15:28   1136s] *info: Marking 0 isolation instances dont touch
[08/27 00:15:28   1136s] *info: Marking 0 level shifter instances dont touch
[08/27 00:15:28   1138s] TotalInstCnt at PhyDesignMc Destruction: 28,930
[08/27 00:15:28   1138s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3813761.1
[08/27 00:15:28   1138s] *** AreaOpt [finish] : cpu/real = 0:00:04.7/0:00:02.7 (1.7), totSession cpu/real = 0:18:58.6/0:08:25.7 (2.3), mem = 2774.6M
[08/27 00:15:28   1138s] 
[08/27 00:15:28   1138s] =============================================================================================
[08/27 00:15:28   1138s]  Step TAT Report for SimplifyNetlist #1
[08/27 00:15:28   1138s] =============================================================================================
[08/27 00:15:28   1138s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/27 00:15:28   1138s] ---------------------------------------------------------------------------------------------
[08/27 00:15:28   1138s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  12.3 % )     0:00:00.3 /  0:00:00.3    1.0
[08/27 00:15:28   1138s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 00:15:28   1138s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   8.7 % )     0:00:00.2 /  0:00:00.3    1.0
[08/27 00:15:28   1138s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   3.9 % )     0:00:00.5 /  0:00:00.5    1.0
[08/27 00:15:28   1138s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   6.2 % )     0:00:00.2 /  0:00:00.2    1.0
[08/27 00:15:28   1138s] [ PostCommitDelayCalc    ]      1   0:00:00.6  (  21.1 % )     0:00:00.6 /  0:00:02.1    3.6
[08/27 00:15:28   1138s] [ MISC                   ]          0:00:01.4  (  47.7 % )     0:00:01.4 /  0:00:01.8    1.3
[08/27 00:15:28   1138s] ---------------------------------------------------------------------------------------------
[08/27 00:15:28   1138s]  SimplifyNetlist #1 TOTAL           0:00:02.8  ( 100.0 % )     0:00:02.8 /  0:00:04.8    1.7
[08/27 00:15:28   1138s] ---------------------------------------------------------------------------------------------
[08/27 00:15:28   1138s] 
[08/27 00:15:29   1139s] Deleting Lib Analyzer.
[08/27 00:15:29   1139s] Begin: GigaOpt high fanout net optimization
[08/27 00:15:29   1139s] GigaOpt HFN: use maxLocalDensity 1.2
[08/27 00:15:29   1139s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 8 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[08/27 00:15:29   1139s] Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
[08/27 00:15:29   1139s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/27 00:15:29   1139s] *info: 48 skip_routing nets excluded.
[08/27 00:15:29   1139s] Info: 48 io nets excluded
[08/27 00:15:29   1139s] Info: 7 clock nets excluded from IPO operation.
[08/27 00:15:29   1139s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:18:59.9/0:08:26.4 (2.3), mem = 2453.6M
[08/27 00:15:29   1139s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3813761.2
[08/27 00:15:29   1139s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/27 00:15:29   1139s] ### Creating PhyDesignMc. totSessionCpu=0:19:00 mem=2453.6M
[08/27 00:15:29   1139s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/27 00:15:29   1139s] OPERPROF: Starting DPlace-Init at level 1, MEM:2453.6M
[08/27 00:15:29   1139s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 00:15:29   1139s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2453.6M
[08/27 00:15:29   1139s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:15:29   1140s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.048, REAL:0.049, MEM:2453.6M
[08/27 00:15:29   1140s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2453.6MB).
[08/27 00:15:29   1140s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.093, REAL:0.094, MEM:2453.6M
[08/27 00:15:29   1140s] TotalInstCnt at PhyDesignMc Initialization: 28,930
[08/27 00:15:29   1140s] ### Creating PhyDesignMc, finished. totSessionCpu=0:19:00 mem=2453.6M
[08/27 00:15:29   1140s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 00:15:30   1140s] 
[08/27 00:15:30   1140s] Creating Lib Analyzer ...
[08/27 00:15:30   1140s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 00:15:30   1140s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[08/27 00:15:30   1140s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/27 00:15:30   1140s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[08/27 00:15:30   1140s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[08/27 00:15:30   1140s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[08/27 00:15:30   1140s] 
[08/27 00:15:30   1140s] {RT default_rc_corner 0 4 4 0}
[08/27 00:15:30   1140s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:19:01 mem=2453.6M
[08/27 00:15:30   1140s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:19:01 mem=2453.6M
[08/27 00:15:30   1140s] Creating Lib Analyzer, finished. 
[08/27 00:15:30   1140s] 
[08/27 00:15:30   1140s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[08/27 00:15:31   1142s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[08/27 00:15:31   1142s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/27 00:15:31   1142s] Info: violation cost 8.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 8.000000, glitch 0.000000)
[08/27 00:15:31   1142s] +----------+---------+--------+-----------+------------+--------+
[08/27 00:15:31   1142s] | Density  | Commits |  WNS   |    TNS    |    Real    |  Mem   |
[08/27 00:15:31   1142s] +----------+---------+--------+-----------+------------+--------+
[08/27 00:15:31   1142s] |    60.11%|        -| -54.270|-141485.739|   0:00:00.0| 2661.5M|
[08/27 00:15:31   1142s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[08/27 00:15:31   1142s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/27 00:15:31   1142s] Info: violation cost 8.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 8.000000, glitch 0.000000)
[08/27 00:15:32   1146s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[08/27 00:15:32   1146s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/27 00:15:32   1146s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/27 00:15:32   1146s] |    60.33%|      187| -54.270|-141485.540|   0:00:01.0| 2979.3M|
[08/27 00:15:32   1146s] +----------+---------+--------+-----------+------------+--------+
[08/27 00:15:32   1146s] 
[08/27 00:15:32   1146s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:03.2 real=0:00:01.0 mem=2979.3M) ***
[08/27 00:15:32   1146s] TotalInstCnt at PhyDesignMc Destruction: 29,117
[08/27 00:15:32   1146s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3813761.2
[08/27 00:15:32   1146s] *** DrvOpt [finish] : cpu/real = 0:00:06.2/0:00:03.1 (2.0), totSession cpu/real = 0:19:06.1/0:08:29.5 (2.2), mem = 2771.4M
[08/27 00:15:32   1146s] 
[08/27 00:15:32   1146s] =============================================================================================
[08/27 00:15:32   1146s]  Step TAT Report for DrvOpt #1
[08/27 00:15:32   1146s] =============================================================================================
[08/27 00:15:32   1146s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/27 00:15:32   1146s] ---------------------------------------------------------------------------------------------
[08/27 00:15:32   1146s] [ SlackTraversorInit     ]      1   0:00:00.2  (   6.1 % )     0:00:00.2 /  0:00:00.2    1.0
[08/27 00:15:32   1146s] [ LibAnalyzerInit        ]      1   0:00:00.4  (  13.0 % )     0:00:00.4 /  0:00:00.4    1.0
[08/27 00:15:32   1146s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 00:15:32   1146s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   8.8 % )     0:00:00.3 /  0:00:00.3    1.0
[08/27 00:15:32   1146s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   3.7 % )     0:00:00.5 /  0:00:00.6    1.1
[08/27 00:15:32   1146s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 00:15:32   1146s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.2 % )     0:00:01.2 /  0:00:03.1    2.7
[08/27 00:15:32   1146s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 00:15:32   1146s] [ OptEval                ]      1   0:00:00.4  (  12.5 % )     0:00:00.4 /  0:00:00.4    1.0
[08/27 00:15:32   1146s] [ OptCommit              ]      1   0:00:00.2  (   5.5 % )     0:00:00.2 /  0:00:00.2    1.0
[08/27 00:15:32   1146s] [ IncrTimingUpdate       ]      1   0:00:00.2  (   7.4 % )     0:00:00.2 /  0:00:01.0    4.2
[08/27 00:15:32   1146s] [ PostCommitDelayCalc    ]      1   0:00:00.4  (  11.6 % )     0:00:00.4 /  0:00:01.6    4.3
[08/27 00:15:32   1146s] [ DrvFindVioNets         ]      3   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.1    3.9
[08/27 00:15:32   1146s] [ MISC                   ]          0:00:01.0  (  30.2 % )     0:00:01.0 /  0:00:02.0    2.1
[08/27 00:15:32   1146s] ---------------------------------------------------------------------------------------------
[08/27 00:15:32   1146s]  DrvOpt #1 TOTAL                    0:00:03.2  ( 100.0 % )     0:00:03.2 /  0:00:06.3    2.0
[08/27 00:15:32   1146s] ---------------------------------------------------------------------------------------------
[08/27 00:15:32   1146s] 
[08/27 00:15:32   1146s] GigaOpt HFN: restore maxLocalDensity to 0.98
[08/27 00:15:32   1146s] End: GigaOpt high fanout net optimization
[08/27 00:15:32   1146s] Begin: GigaOpt DRV Optimization
[08/27 00:15:32   1146s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 8 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[08/27 00:15:32   1146s] Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
[08/27 00:15:32   1146s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/27 00:15:32   1146s] *info: 48 skip_routing nets excluded.
[08/27 00:15:32   1146s] Info: 48 io nets excluded
[08/27 00:15:32   1146s] Info: 7 clock nets excluded from IPO operation.
[08/27 00:15:32   1146s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:19:06.2/0:08:29.6 (2.2), mem = 2771.4M
[08/27 00:15:32   1146s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3813761.3
[08/27 00:15:32   1146s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/27 00:15:32   1146s] ### Creating PhyDesignMc. totSessionCpu=0:19:06 mem=2771.4M
[08/27 00:15:32   1146s] OPERPROF: Starting DPlace-Init at level 1, MEM:2771.4M
[08/27 00:15:32   1146s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 00:15:32   1146s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2771.4M
[08/27 00:15:32   1146s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:15:32   1146s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.041, REAL:0.041, MEM:2771.4M
[08/27 00:15:32   1146s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2771.4MB).
[08/27 00:15:32   1146s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.075, REAL:0.075, MEM:2771.4M
[08/27 00:15:32   1146s] TotalInstCnt at PhyDesignMc Initialization: 29,117
[08/27 00:15:32   1146s] ### Creating PhyDesignMc, finished. totSessionCpu=0:19:06 mem=2771.4M
[08/27 00:15:33   1146s] 
[08/27 00:15:33   1146s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[08/27 00:15:34   1148s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/27 00:15:34   1148s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[08/27 00:15:34   1148s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/27 00:15:34   1148s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[08/27 00:15:34   1148s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/27 00:15:34   1148s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[08/27 00:15:34   1148s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/27 00:15:34   1148s] Info: violation cost 356795.156250 (cap = 164.559296, tran = 356614.875000, len = 0.000000, fanout load = 0.000000, fanout count = 16.000000, glitch 0.000000)
[08/27 00:15:34   1148s] |  8530| 49988|   -19.42|   232|   264|   -15.02|  1101|  1101|     0|     0|   -54.27|-1.41e+05|       0|       0|       0|  60.33|          |         |
[08/27 00:15:44   1190s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[08/27 00:15:44   1190s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/27 00:15:44   1190s] Info: violation cost 151.116501 (cap = 0.000000, tran = 151.116501, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/27 00:15:44   1190s] |    71|   325|    -5.06|    39|    71|   -15.02|  1413|  1413|     0|     0|   -12.37|-25896.58|    2291|     247|     726|  63.50| 0:00:10.0|  3044.6M|
[08/27 00:15:44   1191s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[08/27 00:15:44   1191s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/27 00:15:44   1191s] Info: violation cost 136.711258 (cap = 0.000000, tran = 136.711258, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/27 00:15:44   1191s] |    52|   248|    -5.06|    39|    71|   -15.02|  1414|  1414|     0|     0|   -12.37|-25897.37|       9|       0|      16|  63.52| 0:00:00.0|  3044.6M|
[08/27 00:15:44   1191s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[08/27 00:15:44   1191s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/27 00:15:44   1191s] Info: violation cost 131.892517 (cap = 0.000000, tran = 131.892517, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/27 00:15:44   1191s] |    49|   241|    -5.06|    39|    71|   -15.02|  1414|  1414|     0|     0|   -12.37|-25897.57|       5|       0|       3|  63.52| 0:00:00.0|  3044.6M|
[08/27 00:15:44   1191s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[08/27 00:15:44   1191s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/27 00:15:44   1191s] Info: violation cost 131.892029 (cap = 0.000000, tran = 131.892029, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/27 00:15:44   1191s] |    49|   241|    -5.06|    39|    71|   -15.02|  1414|  1414|     0|     0|   -12.37|-25897.76|       2|       0|       0|  63.52| 0:00:00.0|  3044.6M|
[08/27 00:15:44   1191s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/27 00:15:44   1191s] 
[08/27 00:15:44   1191s] ###############################################################################
[08/27 00:15:44   1191s] #
[08/27 00:15:44   1191s] #  Large fanout net report:  
[08/27 00:15:44   1191s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[08/27 00:15:44   1191s] #     - current density: 63.52
[08/27 00:15:44   1191s] #
[08/27 00:15:44   1191s] #  List of high fanout nets:
[08/27 00:15:44   1191s] #        Net(1):  i_croc_soc/i_croc/gen_sram_bank[0].i_sram/FE_OFN541_08: (fanouts = 137)
[08/27 00:15:44   1191s] #
[08/27 00:15:44   1191s] ###############################################################################
[08/27 00:15:44   1191s] 
[08/27 00:15:44   1191s] 
[08/27 00:15:44   1191s] =======================================================================
[08/27 00:15:44   1191s]                 Reasons for remaining drv violations
[08/27 00:15:44   1191s] =======================================================================
[08/27 00:15:44   1191s] *info: Total 47 net(s) have violations which can't be fixed by DRV optimization.
[08/27 00:15:44   1191s] 
[08/27 00:15:44   1191s] MultiBuffering failure reasons
[08/27 00:15:44   1191s] ------------------------------------------------
[08/27 00:15:44   1191s] *info:    32 net(s): Could not be fixed because it is multi driver net.
[08/27 00:15:44   1191s] *info:    14 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[08/27 00:15:44   1191s] 
[08/27 00:15:44   1191s] *info: Total 2 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.
[08/27 00:15:44   1191s] 
[08/27 00:15:44   1191s] 
[08/27 00:15:44   1191s] *** Finish DRV Fixing (cpu=0:00:43.5 real=0:00:11.0 mem=3044.6M) ***
[08/27 00:15:44   1191s] 
[08/27 00:15:44   1191s] TotalInstCnt at PhyDesignMc Destruction: 31,671
[08/27 00:15:44   1191s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3813761.3
[08/27 00:15:44   1191s] *** DrvOpt [finish] : cpu/real = 0:00:45.5/0:00:12.2 (3.7), totSession cpu/real = 0:19:51.7/0:08:41.8 (2.3), mem = 2836.7M
[08/27 00:15:44   1191s] 
[08/27 00:15:44   1191s] =============================================================================================
[08/27 00:15:44   1191s]  Step TAT Report for DrvOpt #2
[08/27 00:15:44   1191s] =============================================================================================
[08/27 00:15:44   1191s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/27 00:15:44   1191s] ---------------------------------------------------------------------------------------------
[08/27 00:15:44   1191s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.9 % )     0:00:00.2 /  0:00:00.2    1.0
[08/27 00:15:44   1191s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 00:15:44   1191s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   1.7 % )     0:00:00.2 /  0:00:00.2    1.1
[08/27 00:15:44   1191s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.3
[08/27 00:15:44   1191s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 00:15:44   1191s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.2 % )     0:00:10.5 /  0:00:42.1    4.0
[08/27 00:15:44   1191s] [ OptGetWeight           ]     35   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 00:15:44   1191s] [ OptEval                ]     35   0:00:01.1  (   9.3 % )     0:00:01.1 /  0:00:07.6    6.7
[08/27 00:15:44   1191s] [ OptCommit              ]     35   0:00:01.8  (  14.7 % )     0:00:01.8 /  0:00:01.8    1.0
[08/27 00:15:44   1191s] [ IncrTimingUpdate       ]     31   0:00:03.4  (  27.7 % )     0:00:03.4 /  0:00:13.8    4.0
[08/27 00:15:44   1191s] [ PostCommitDelayCalc    ]     31   0:00:04.1  (  33.7 % )     0:00:04.1 /  0:00:18.9    4.6
[08/27 00:15:44   1191s] [ DrvFindVioNets         ]      5   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.6    5.8
[08/27 00:15:44   1191s] [ DrvComputeSummary      ]      5   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.4    3.5
[08/27 00:15:44   1191s] [ MISC                   ]          0:00:01.0  (   8.2 % )     0:00:01.0 /  0:00:01.9    1.9
[08/27 00:15:44   1191s] ---------------------------------------------------------------------------------------------
[08/27 00:15:44   1191s]  DrvOpt #2 TOTAL                    0:00:12.3  ( 100.0 % )     0:00:12.3 /  0:00:45.5    3.7
[08/27 00:15:44   1191s] ---------------------------------------------------------------------------------------------
[08/27 00:15:44   1191s] 
[08/27 00:15:44   1191s] End: GigaOpt DRV Optimization
[08/27 00:15:44   1191s] GigaOpt DRV: restore maxLocalDensity to 0.98
[08/27 00:15:45   1191s] **optDesign ... cpu = 0:01:17, real = 0:00:27, mem = 1896.8M, totSessionCpu=0:19:52 **
[08/27 00:15:45   1192s] 
[08/27 00:15:45   1192s] Active setup views:
[08/27 00:15:45   1192s]  func_view_wc
[08/27 00:15:45   1192s]   Dominating endpoints: 0
[08/27 00:15:45   1192s]   Dominating TNS: -0.000
[08/27 00:15:45   1192s] 
[08/27 00:15:45   1192s] Deleting Lib Analyzer.
[08/27 00:15:45   1192s] Begin: GigaOpt Global Optimization
[08/27 00:15:45   1192s] *info: use new DP (enabled)
[08/27 00:15:45   1192s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 8 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[08/27 00:15:45   1192s] Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
[08/27 00:15:45   1192s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/27 00:15:45   1192s] *info: 48 skip_routing nets excluded.
[08/27 00:15:45   1192s] Info: 48 io nets excluded
[08/27 00:15:45   1192s] Info: 7 clock nets excluded from IPO operation.
[08/27 00:15:45   1192s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:19:52.2/0:08:42.3 (2.3), mem = 2474.2M
[08/27 00:15:45   1192s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3813761.4
[08/27 00:15:45   1192s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/27 00:15:45   1192s] ### Creating PhyDesignMc. totSessionCpu=0:19:52 mem=2474.2M
[08/27 00:15:45   1192s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/27 00:15:45   1192s] OPERPROF: Starting DPlace-Init at level 1, MEM:2474.2M
[08/27 00:15:45   1192s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 00:15:45   1192s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2474.2M
[08/27 00:15:45   1192s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:15:45   1192s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.051, REAL:0.051, MEM:2474.2M
[08/27 00:15:45   1192s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2474.2MB).
[08/27 00:15:45   1192s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.101, MEM:2474.2M
[08/27 00:15:45   1192s] TotalInstCnt at PhyDesignMc Initialization: 31,671
[08/27 00:15:45   1192s] ### Creating PhyDesignMc, finished. totSessionCpu=0:19:53 mem=2475.7M
[08/27 00:15:45   1192s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 00:15:45   1192s] 
[08/27 00:15:45   1192s] Creating Lib Analyzer ...
[08/27 00:15:45   1192s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 00:15:45   1192s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[08/27 00:15:45   1192s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/27 00:15:45   1192s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[08/27 00:15:45   1192s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[08/27 00:15:45   1192s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[08/27 00:15:45   1192s] 
[08/27 00:15:45   1192s] {RT default_rc_corner 0 4 4 0}
[08/27 00:15:46   1193s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:19:53 mem=2475.7M
[08/27 00:15:46   1193s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:19:53 mem=2475.7M
[08/27 00:15:46   1193s] Creating Lib Analyzer, finished. 
[08/27 00:15:46   1193s] 
[08/27 00:15:46   1193s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[08/27 00:15:48   1194s] *info: 2 don't touch nets excluded
[08/27 00:15:48   1194s] *info: 48 io nets excluded
[08/27 00:15:48   1195s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/27 00:15:48   1195s] *info: 7 clock nets excluded
[08/27 00:15:48   1195s] *info: 2 special nets excluded.
[08/27 00:15:48   1195s] *info: 48 skip_routing nets excluded.
[08/27 00:15:48   1195s] *info: 32 multi-driver nets excluded.
[08/27 00:15:48   1195s] *info: 1271 no-driver nets excluded.
[08/27 00:15:49   1195s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[08/27 00:15:49   1195s] Info: End MT loop @oiCellDelayCachingJob.
[08/27 00:15:49   1196s] ** GigaOpt Global Opt WNS Slack -12.369  TNS Slack -25897.756 
[08/27 00:15:49   1196s] +--------+----------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:15:49   1196s] |  WNS   |   TNS    | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/27 00:15:49   1196s] +--------+----------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:15:49   1196s] | -12.369|-25897.756|    63.52%|   0:00:00.0| 2685.1M|func_view_wc|  default| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:15:49   1196s] |        |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:15:53   1210s] | -10.145|-18558.289|    63.74%|   0:00:04.0| 3112.1M|func_view_wc|  default| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:15:53   1210s] |        |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:15:55   1220s] |  -9.876|-17652.043|    64.11%|   0:00:02.0| 3117.9M|func_view_wc|  default| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:15:55   1220s] |        |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:15:55   1221s] |  -9.876|-17652.043|    64.11%|   0:00:00.0| 3117.9M|func_view_wc|  default| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:15:55   1221s] |        |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:15:57   1231s] |  -8.804|-15428.103|    64.42%|   0:00:02.0| 3129.7M|func_view_wc|  default| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:15:57   1231s] |        |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:15:59   1242s] |  -8.640|-14719.710|    64.51%|   0:00:02.0| 3188.9M|func_view_wc|  default| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:15:59   1242s] |        |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:16:00   1247s] |  -8.580|-14473.262|    64.58%|   0:00:01.0| 3188.9M|func_view_wc|  default| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:16:00   1247s] |        |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:16:01   1248s] |  -8.580|-14473.262|    64.58%|   0:00:01.0| 3188.9M|func_view_wc|  default| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:16:01   1248s] |        |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:16:01   1251s] |  -8.409|-13917.523|    64.67%|   0:00:00.0| 3188.9M|func_view_wc|  default| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:16:01   1251s] |        |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:16:03   1258s] |  -8.354|-13764.380|    64.71%|   0:00:02.0| 3208.0M|func_view_wc|  default| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:16:03   1258s] |        |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:16:04   1261s] |  -8.354|-13735.942|    64.73%|   0:00:01.0| 3208.0M|func_view_wc|  default| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:16:04   1261s] |        |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:16:04   1262s] |  -8.354|-13735.942|    64.73%|   0:00:00.0| 3208.0M|func_view_wc|  default| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:16:04   1262s] |        |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:16:04   1264s] |  -8.307|-13588.320|    64.78%|   0:00:00.0| 3208.0M|func_view_wc|  default| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:16:04   1264s] |        |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:16:06   1270s] |  -8.279|-13563.665|    64.79%|   0:00:02.0| 3208.0M|func_view_wc|  default| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:16:06   1270s] |        |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:16:06   1272s] |  -8.277|-13570.049|    64.82%|   0:00:00.0| 3208.0M|func_view_wc|  default| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:16:06   1272s] |        |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:16:06   1273s] |  -8.277|-13570.049|    64.82%|   0:00:00.0| 3208.0M|func_view_wc|  default| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:16:06   1273s] |        |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:16:07   1275s] |  -8.276|-13558.547|    64.88%|   0:00:01.0| 3208.0M|func_view_wc|  default| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:16:07   1275s] |        |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:16:08   1279s] |  -8.276|-13555.068|    64.89%|   0:00:01.0| 3208.0M|func_view_wc|  default| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:16:08   1279s] |        |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:16:09   1281s] |  -8.276|-13555.861|    64.90%|   0:00:01.0| 3208.0M|func_view_wc|  default| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:16:09   1281s] |        |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:16:09   1282s] |  -8.276|-13555.861|    64.90%|   0:00:00.0| 3208.0M|func_view_wc|  default| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:16:09   1282s] |        |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:16:09   1284s] |  -8.276|-13554.870|    64.96%|   0:00:00.0| 3208.0M|func_view_wc|  default| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:16:09   1284s] |        |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:16:09   1284s] +--------+----------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:16:09   1284s] 
[08/27 00:16:09   1284s] *** Finish pre-CTS Global Setup Fixing (cpu=0:01:28 real=0:00:20.0 mem=3208.0M) ***
[08/27 00:16:09   1284s] 
[08/27 00:16:09   1284s] *** Finish pre-CTS Setup Fixing (cpu=0:01:28 real=0:00:20.0 mem=3208.0M) ***
[08/27 00:16:09   1284s] ** GigaOpt Global Opt End WNS Slack -8.276  TNS Slack -13554.870 
[08/27 00:16:09   1284s] TotalInstCnt at PhyDesignMc Destruction: 31,926
[08/27 00:16:09   1284s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3813761.4
[08/27 00:16:09   1284s] *** SetupOpt [finish] : cpu/real = 0:01:32.6/0:00:24.4 (3.8), totSession cpu/real = 0:21:24.8/0:09:06.7 (2.3), mem = 2998.5M
[08/27 00:16:09   1284s] 
[08/27 00:16:09   1284s] =============================================================================================
[08/27 00:16:09   1284s]  Step TAT Report for GlobalOpt #1
[08/27 00:16:09   1284s] =============================================================================================
[08/27 00:16:09   1284s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/27 00:16:09   1284s] ---------------------------------------------------------------------------------------------
[08/27 00:16:09   1284s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.2    1.0
[08/27 00:16:09   1284s] [ LibAnalyzerInit        ]      1   0:00:00.4  (   1.5 % )     0:00:00.4 /  0:00:00.4    1.0
[08/27 00:16:09   1284s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 00:16:09   1284s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   1.3 % )     0:00:00.3 /  0:00:00.3    1.0
[08/27 00:16:09   1284s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.5 % )     0:00:00.5 /  0:00:00.5    1.1
[08/27 00:16:09   1284s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 00:16:09   1284s] [ TransformInit          ]      1   0:00:02.8  (  11.4 % )     0:00:02.8 /  0:00:02.8    1.0
[08/27 00:16:09   1284s] [ OptSingleIteration     ]     20   0:00:00.4  (   1.7 % )     0:00:20.0 /  0:01:28.0    4.4
[08/27 00:16:09   1284s] [ OptGetWeight           ]     20   0:00:03.0  (  12.5 % )     0:00:03.0 /  0:00:03.0    1.0
[08/27 00:16:09   1284s] [ OptEval                ]     20   0:00:05.9  (  24.0 % )     0:00:05.9 /  0:00:45.0    7.7
[08/27 00:16:09   1284s] [ OptCommit              ]     20   0:00:01.7  (   6.9 % )     0:00:01.7 /  0:00:01.7    1.0
[08/27 00:16:09   1284s] [ IncrTimingUpdate       ]     15   0:00:02.4  (   9.7 % )     0:00:02.4 /  0:00:09.2    3.9
[08/27 00:16:09   1284s] [ PostCommitDelayCalc    ]     20   0:00:02.3  (   9.5 % )     0:00:02.3 /  0:00:09.9    4.2
[08/27 00:16:09   1284s] [ SetupOptGetWorkingSet  ]     20   0:00:01.8  (   7.4 % )     0:00:01.8 /  0:00:08.1    4.5
[08/27 00:16:09   1284s] [ SetupOptGetActiveNode  ]     20   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:01.4    6.6
[08/27 00:16:09   1284s] [ SetupOptSlackGraph     ]     20   0:00:02.3  (   9.3 % )     0:00:02.3 /  0:00:09.4    4.1
[08/27 00:16:09   1284s] [ MISC                   ]          0:00:00.6  (   2.5 % )     0:00:00.6 /  0:00:00.7    1.1
[08/27 00:16:09   1284s] ---------------------------------------------------------------------------------------------
[08/27 00:16:09   1284s]  GlobalOpt #1 TOTAL                 0:00:24.4  ( 100.0 % )     0:00:24.4 /  0:01:32.6    3.8
[08/27 00:16:09   1284s] ---------------------------------------------------------------------------------------------
[08/27 00:16:09   1284s] 
[08/27 00:16:09   1284s] End: GigaOpt Global Optimization
[08/27 00:16:10   1284s] *** Timing NOT met, worst failing slack is -8.276
[08/27 00:16:10   1284s] *** Check timing (0:00:00.1)
[08/27 00:16:10   1284s] Deleting Lib Analyzer.
[08/27 00:16:10   1284s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[08/27 00:16:10   1284s] Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
[08/27 00:16:10   1284s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/27 00:16:10   1284s] *info: 48 skip_routing nets excluded.
[08/27 00:16:10   1284s] Info: 48 io nets excluded
[08/27 00:16:10   1285s] Info: 7 clock nets excluded from IPO operation.
[08/27 00:16:10   1285s] ### Creating LA Mngr. totSessionCpu=0:21:25 mem=2578.5M
[08/27 00:16:10   1285s] ### Creating LA Mngr, finished. totSessionCpu=0:21:25 mem=2578.5M
[08/27 00:16:10   1285s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[08/27 00:16:10   1285s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/27 00:16:10   1285s] ### Creating PhyDesignMc. totSessionCpu=0:21:25 mem=2786.5M
[08/27 00:16:10   1285s] OPERPROF: Starting DPlace-Init at level 1, MEM:2786.5M
[08/27 00:16:10   1285s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 00:16:10   1285s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2786.5M
[08/27 00:16:10   1285s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:16:10   1285s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.051, REAL:0.052, MEM:2786.5M
[08/27 00:16:10   1285s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2786.5MB).
[08/27 00:16:10   1285s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.097, REAL:0.098, MEM:2786.5M
[08/27 00:16:10   1285s] TotalInstCnt at PhyDesignMc Initialization: 31,926
[08/27 00:16:10   1285s] ### Creating PhyDesignMc, finished. totSessionCpu=0:21:25 mem=2786.5M
[08/27 00:16:10   1285s] Begin: Area Reclaim Optimization
[08/27 00:16:10   1285s] 
[08/27 00:16:10   1285s] Creating Lib Analyzer ...
[08/27 00:16:10   1285s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 00:16:10   1285s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[08/27 00:16:10   1285s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/27 00:16:10   1285s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[08/27 00:16:10   1285s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[08/27 00:16:10   1285s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[08/27 00:16:10   1285s] 
[08/27 00:16:10   1285s] {RT default_rc_corner 0 4 4 0}
[08/27 00:16:10   1285s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:21:26 mem=2788.5M
[08/27 00:16:10   1285s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:21:26 mem=2788.5M
[08/27 00:16:10   1285s] Creating Lib Analyzer, finished. 
[08/27 00:16:10   1285s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:21:25.6/0:09:07.6 (2.3), mem = 2788.5M
[08/27 00:16:10   1285s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3813761.5
[08/27 00:16:10   1285s] 
[08/27 00:16:10   1285s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[08/27 00:16:11   1286s] Reclaim Optimization WNS Slack -8.276  TNS Slack -13554.870 Density 64.96
[08/27 00:16:11   1286s] +----------+---------+--------+----------+------------+--------+
[08/27 00:16:11   1286s] | Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
[08/27 00:16:11   1286s] +----------+---------+--------+----------+------------+--------+
[08/27 00:16:11   1286s] |    64.96%|        -|  -8.276|-13554.870|   0:00:00.0| 2788.5M|
[08/27 00:16:12   1290s] |    64.96%|        2|  -8.276|-13554.870|   0:00:01.0| 3093.7M|
[08/27 00:16:12   1291s] |    64.96%|        1|  -8.276|-13554.870|   0:00:00.0| 3093.7M|
[08/27 00:16:12   1291s] |    64.96%|        1|  -8.276|-13554.870|   0:00:00.0| 3093.7M|
[08/27 00:16:12   1292s] |    64.96%|        1|  -8.276|-13554.870|   0:00:00.0| 3093.7M|
[08/27 00:16:12   1292s] |    64.96%|        1|  -8.276|-13554.870|   0:00:00.0| 3093.7M|
[08/27 00:16:12   1292s] #optDebug: <stH: 3.7800 MiSeL: 84.8240>
[08/27 00:16:13   1292s] |    64.96%|        0|  -8.276|-13554.870|   0:00:01.0| 3093.7M|
[08/27 00:16:14   1297s] |    64.89%|       65|  -8.276|-13545.808|   0:00:01.0| 3098.3M|
[08/27 00:16:16   1305s] |    64.81%|      245|  -8.271|-13564.804|   0:00:02.0| 3098.3M|
[08/27 00:16:16   1305s] |    64.80%|        4|  -8.271|-13564.804|   0:00:00.0| 3098.3M|
[08/27 00:16:16   1305s] |    64.80%|        1|  -8.271|-13564.804|   0:00:00.0| 3098.3M|
[08/27 00:16:17   1306s] |    64.80%|        0|  -8.271|-13564.804|   0:00:01.0| 3098.3M|
[08/27 00:16:17   1306s] #optDebug: <stH: 3.7800 MiSeL: 84.8240>
[08/27 00:16:17   1306s] |    64.80%|        0|  -8.271|-13564.804|   0:00:00.0| 3098.3M|
[08/27 00:16:17   1306s] +----------+---------+--------+----------+------------+--------+
[08/27 00:16:17   1306s] Reclaim Optimization End WNS Slack -8.271  TNS Slack -13564.804 Density 64.80
[08/27 00:16:17   1306s] 
[08/27 00:16:17   1306s] ** Summary: Restruct = 6 Buffer Deletion = 54 Declone = 12 Resize = 208 **
[08/27 00:16:17   1306s] --------------------------------------------------------------
[08/27 00:16:17   1306s] |                                   | Total     | Sequential |
[08/27 00:16:17   1306s] --------------------------------------------------------------
[08/27 00:16:17   1306s] | Num insts resized                 |     207  |       0    |
[08/27 00:16:17   1306s] | Num insts undone                  |      42  |       0    |
[08/27 00:16:17   1306s] | Num insts Downsized               |     207  |       0    |
[08/27 00:16:17   1306s] | Num insts Samesized               |       0  |       0    |
[08/27 00:16:17   1306s] | Num insts Upsized                 |       0  |       0    |
[08/27 00:16:17   1306s] | Num multiple commits+uncommits    |       1  |       -    |
[08/27 00:16:17   1306s] --------------------------------------------------------------
[08/27 00:16:17   1306s] End: Core Area Reclaim Optimization (cpu = 0:00:21.0) (real = 0:00:07.0) **
[08/27 00:16:17   1306s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3813761.5
[08/27 00:16:17   1306s] *** AreaOpt [finish] : cpu/real = 0:00:20.7/0:00:06.6 (3.2), totSession cpu/real = 0:21:46.3/0:09:14.1 (2.4), mem = 3098.3M
[08/27 00:16:17   1306s] 
[08/27 00:16:17   1306s] =============================================================================================
[08/27 00:16:17   1306s]  Step TAT Report for AreaOpt #1
[08/27 00:16:17   1306s] =============================================================================================
[08/27 00:16:17   1306s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/27 00:16:17   1306s] ---------------------------------------------------------------------------------------------
[08/27 00:16:17   1306s] [ SlackTraversorInit     ]      1   0:00:00.2  (   3.3 % )     0:00:00.2 /  0:00:00.2    1.0
[08/27 00:16:17   1306s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   4.4 % )     0:00:00.3 /  0:00:00.3    1.0
[08/27 00:16:17   1306s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 00:16:17   1306s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.1
[08/27 00:16:17   1306s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 00:16:17   1306s] [ OptSingleIteration     ]     12   0:00:00.4  (   5.6 % )     0:00:04.6 /  0:00:18.8    4.1
[08/27 00:16:17   1306s] [ OptGetWeight           ]    889   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.7
[08/27 00:16:17   1306s] [ OptEval                ]    889   0:00:01.6  (  23.9 % )     0:00:01.6 /  0:00:10.8    6.6
[08/27 00:16:17   1306s] [ OptCommit              ]    889   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.4
[08/27 00:16:17   1306s] [ IncrTimingUpdate       ]    113   0:00:01.9  (  28.1 % )     0:00:01.9 /  0:00:05.9    3.0
[08/27 00:16:17   1306s] [ PostCommitDelayCalc    ]    918   0:00:00.5  (   7.7 % )     0:00:00.5 /  0:00:01.5    2.8
[08/27 00:16:17   1306s] [ MISC                   ]          0:00:01.6  (  23.2 % )     0:00:01.6 /  0:00:01.6    1.0
[08/27 00:16:17   1306s] ---------------------------------------------------------------------------------------------
[08/27 00:16:17   1306s]  AreaOpt #1 TOTAL                   0:00:06.9  ( 100.0 % )     0:00:06.9 /  0:00:21.0    3.1
[08/27 00:16:17   1306s] ---------------------------------------------------------------------------------------------
[08/27 00:16:17   1306s] 
[08/27 00:16:17   1306s] Executing incremental physical updates
[08/27 00:16:17   1306s] Executing incremental physical updates
[08/27 00:16:17   1306s] TotalInstCnt at PhyDesignMc Destruction: 31,860
[08/27 00:16:17   1306s] End: Area Reclaim Optimization (cpu=0:00:21, real=0:00:07, mem=2585.39M, totSessionCpu=0:21:46).
[08/27 00:16:17   1306s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2585.4M
[08/27 00:16:17   1306s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.043, REAL:0.043, MEM:2585.4M
[08/27 00:16:17   1306s] 
[08/27 00:16:17   1306s] *** Start incrementalPlace ***
[08/27 00:16:17   1306s] User Input Parameters:
[08/27 00:16:17   1306s] - Congestion Driven    : On
[08/27 00:16:17   1306s] - Timing Driven        : On
[08/27 00:16:17   1306s] - Area-Violation Based : On
[08/27 00:16:17   1306s] - Start Rollback Level : -5
[08/27 00:16:17   1306s] - Legalized            : On
[08/27 00:16:17   1306s] - Window Based         : Off
[08/27 00:16:17   1306s] - eDen incr mode       : Off
[08/27 00:16:17   1306s] - Small incr mode      : Off
[08/27 00:16:17   1306s] 
[08/27 00:16:17   1306s] no activity file in design. spp won't run.
[08/27 00:16:17   1307s] Collecting buffer chain nets ...
[08/27 00:16:17   1307s] No Views given, use default active views for adaptive view pruning
[08/27 00:16:17   1307s] SKP will enable view:
[08/27 00:16:17   1307s]   func_view_wc
[08/27 00:16:17   1307s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2585.4M
[08/27 00:16:17   1307s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.023, REAL:0.024, MEM:2585.4M
[08/27 00:16:17   1307s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2585.4M
[08/27 00:16:17   1307s] Starting Early Global Route congestion estimation: mem = 2585.4M
[08/27 00:16:17   1307s] (I)       Started Loading and Dumping File ( Curr Mem: 2585.39 MB )
[08/27 00:16:17   1307s] (I)       Reading DB...
[08/27 00:16:17   1307s] (I)       Read data from FE... (mem=2585.4M)
[08/27 00:16:17   1307s] (I)       Read nodes and places... (mem=2585.4M)
[08/27 00:16:18   1307s] (I)       Done Read nodes and places (cpu=0.051s, mem=2600.3M)
[08/27 00:16:18   1307s] (I)       Read nets... (mem=2600.3M)
[08/27 00:16:18   1307s] (I)       Done Read nets (cpu=0.108s, mem=2604.3M)
[08/27 00:16:18   1307s] (I)       Done Read data from FE (cpu=0.159s, mem=2604.3M)
[08/27 00:16:18   1307s] (I)       before initializing RouteDB syMemory usage = 2604.3 MB
[08/27 00:16:18   1307s] (I)       == Non-default Options ==
[08/27 00:16:18   1307s] (I)       Maximum routing layer                              : 4
[08/27 00:16:18   1307s] (I)       Number threads                                     : 8
[08/27 00:16:18   1307s] (I)       Source-to-sink ratio                               : 0.300000
[08/27 00:16:18   1307s] (I)       Use non-blocking free Dbs wires                    : false
[08/27 00:16:18   1307s] (I)       Counted 50681 PG shapes. We will not process PG shapes layer by layer.
[08/27 00:16:18   1307s] (I)       Use row-based GCell size
[08/27 00:16:18   1307s] (I)       GCell unit size  : 3780
[08/27 00:16:18   1307s] (I)       GCell multiplier : 1
[08/27 00:16:18   1307s] (I)       build grid graph
[08/27 00:16:18   1307s] (I)       build grid graph start
[08/27 00:16:18   1307s] [NR-eGR] Track table information for default rule: 
[08/27 00:16:18   1307s] [NR-eGR] Metal1 has no routable track
[08/27 00:16:18   1307s] [NR-eGR] Metal2 has single uniform track structure
[08/27 00:16:18   1307s] [NR-eGR] Metal3 has single uniform track structure
[08/27 00:16:18   1307s] [NR-eGR] Metal4 has single uniform track structure
[08/27 00:16:18   1307s] (I)       build grid graph end
[08/27 00:16:18   1307s] (I)       ===========================================================================
[08/27 00:16:18   1307s] (I)       == Report All Rule Vias ==
[08/27 00:16:18   1307s] (I)       ===========================================================================
[08/27 00:16:18   1307s] (I)        Via Rule : (Default)
[08/27 00:16:18   1307s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/27 00:16:18   1307s] (I)       ---------------------------------------------------------------------------
[08/27 00:16:18   1307s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/27 00:16:18   1307s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/27 00:16:18   1307s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/27 00:16:18   1307s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/27 00:16:18   1307s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/27 00:16:18   1307s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/27 00:16:18   1307s] (I)       ===========================================================================
[08/27 00:16:18   1307s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2604.27 MB )
[08/27 00:16:18   1307s] (I)       Num PG vias on layer 2 : 0
[08/27 00:16:18   1307s] (I)       Num PG vias on layer 3 : 0
[08/27 00:16:18   1307s] (I)       Num PG vias on layer 4 : 0
[08/27 00:16:18   1307s] [NR-eGR] Read 62330 PG shapes
[08/27 00:16:18   1307s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2604.27 MB )
[08/27 00:16:18   1307s] [NR-eGR] #Routing Blockages  : 0
[08/27 00:16:18   1307s] [NR-eGR] #Instance Blockages : 7085
[08/27 00:16:18   1307s] [NR-eGR] #PG Blockages       : 62330
[08/27 00:16:18   1307s] [NR-eGR] #Halo Blockages     : 0
[08/27 00:16:18   1307s] [NR-eGR] #Boundary Blockages : 0
[08/27 00:16:18   1307s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/27 00:16:18   1307s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/27 00:16:18   1307s] (I)       readDataFromPlaceDB
[08/27 00:16:18   1307s] (I)       Read net information..
[08/27 00:16:18   1307s] [NR-eGR] Read numTotalNets=32518  numIgnoredNets=48
[08/27 00:16:18   1307s] (I)       Read testcase time = 0.015 seconds
[08/27 00:16:18   1307s] 
[08/27 00:16:18   1307s] (I)       early_global_route_priority property id does not exist.
[08/27 00:16:18   1307s] (I)       Start initializing grid graph
[08/27 00:16:18   1307s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/27 00:16:18   1307s] (I)       End initializing grid graph
[08/27 00:16:18   1307s] (I)       Model blockages into capacity
[08/27 00:16:18   1307s] (I)       Read Num Blocks=91345  Num Prerouted Wires=0  Num CS=0
[08/27 00:16:18   1307s] (I)       Started Modeling ( Curr Mem: 2611.46 MB )
[08/27 00:16:18   1307s] (I)       Layer 1 (H) : #blockages 59861 : #preroutes 0
[08/27 00:16:18   1307s] (I)       Layer 2 (V) : #blockages 20920 : #preroutes 0
[08/27 00:16:18   1307s] (I)       Layer 3 (H) : #blockages 10564 : #preroutes 0
[08/27 00:16:18   1307s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2611.46 MB )
[08/27 00:16:18   1307s] (I)       -- layer congestion ratio --
[08/27 00:16:18   1307s] (I)       Layer 1 : 0.100000
[08/27 00:16:18   1307s] (I)       Layer 2 : 0.700000
[08/27 00:16:18   1307s] (I)       Layer 3 : 0.700000
[08/27 00:16:18   1307s] (I)       Layer 4 : 0.700000
[08/27 00:16:18   1307s] (I)       ----------------------------
[08/27 00:16:18   1307s] (I)       Number of ignored nets = 48
[08/27 00:16:18   1307s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/27 00:16:18   1307s] (I)       Number of clock nets = 7.  Ignored: No
[08/27 00:16:18   1307s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/27 00:16:18   1307s] (I)       Number of special nets = 0.  Ignored: Yes
[08/27 00:16:18   1307s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/27 00:16:18   1307s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/27 00:16:18   1307s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/27 00:16:18   1307s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/27 00:16:18   1307s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/27 00:16:18   1307s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[08/27 00:16:18   1307s] (I)       Before initializing Early Global Route syMemory usage = 2611.5 MB
[08/27 00:16:18   1307s] (I)       Ndr track 0 does not exist
[08/27 00:16:18   1307s] (I)       ---------------------Grid Graph Info--------------------
[08/27 00:16:18   1307s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/27 00:16:18   1307s] (I)       Core area           : (389760, 390000) - (1450560, 1450020)
[08/27 00:16:18   1307s] (I)       Site width          :   480  (dbu)
[08/27 00:16:18   1307s] (I)       Row height          :  3780  (dbu)
[08/27 00:16:18   1307s] (I)       GCell width         :  3780  (dbu)
[08/27 00:16:18   1307s] (I)       GCell height        :  3780  (dbu)
[08/27 00:16:18   1307s] (I)       Grid                :   487   487     4
[08/27 00:16:18   1307s] (I)       Layer numbers       :     1     2     3     4
[08/27 00:16:18   1307s] (I)       Vertical capacity   :     0     0  3780     0
[08/27 00:16:18   1307s] (I)       Horizontal capacity :     0  3780     0  3780
[08/27 00:16:18   1307s] (I)       Default wire width  :   160   200   200   200
[08/27 00:16:18   1307s] (I)       Default wire space  :   180   210   210   210
[08/27 00:16:18   1307s] (I)       Default wire pitch  :   340   410   410   410
[08/27 00:16:18   1307s] (I)       Default pitch size  :   340   420   480   420
[08/27 00:16:18   1307s] (I)       First track coord   :     0   240   480   240
[08/27 00:16:18   1307s] (I)       Num tracks per GCell: 11.12  9.00  7.88  9.00
[08/27 00:16:18   1307s] (I)       Total num of tracks :     0  4381  3833  4381
[08/27 00:16:18   1307s] (I)       Num of masks        :     1     1     1     1
[08/27 00:16:18   1307s] (I)       Num of trim masks   :     0     0     0     0
[08/27 00:16:18   1307s] (I)       --------------------------------------------------------
[08/27 00:16:18   1307s] 
[08/27 00:16:18   1307s] [NR-eGR] ============ Routing rule table ============
[08/27 00:16:18   1307s] [NR-eGR] Rule id: 0  Nets: 32470 
[08/27 00:16:18   1307s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/27 00:16:18   1307s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/27 00:16:18   1307s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 00:16:18   1307s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 00:16:18   1307s] [NR-eGR] ========================================
[08/27 00:16:18   1307s] [NR-eGR] 
[08/27 00:16:18   1307s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/27 00:16:18   1307s] (I)       blocked tracks on layer2 : = 860654 / 2133547 (40.34%)
[08/27 00:16:18   1307s] (I)       blocked tracks on layer3 : = 762503 / 1866671 (40.85%)
[08/27 00:16:18   1307s] (I)       blocked tracks on layer4 : = 797679 / 2133547 (37.39%)
[08/27 00:16:18   1307s] (I)       After initializing Early Global Route syMemory usage = 2622.8 MB
[08/27 00:16:18   1307s] (I)       Finished Loading and Dumping File ( CPU: 0.30 sec, Real: 0.30 sec, Curr Mem: 2622.77 MB )
[08/27 00:16:18   1307s] (I)       Reset routing kernel
[08/27 00:16:18   1307s] (I)       Started Global Routing ( Curr Mem: 2622.77 MB )
[08/27 00:16:18   1307s] (I)       ============= Initialization =============
[08/27 00:16:18   1307s] (I)       totalPins=119104  totalGlobalPin=113599 (95.38%)
[08/27 00:16:18   1307s] (I)       Started Net group 1 ( Curr Mem: 2622.77 MB )
[08/27 00:16:18   1307s] (I)       Started Build MST ( Curr Mem: 2622.77 MB )
[08/27 00:16:18   1307s] (I)       Generate topology with 8 threads
[08/27 00:16:18   1307s] (I)       Finished Build MST ( CPU: 0.07 sec, Real: 0.02 sec, Curr Mem: 2634.77 MB )
[08/27 00:16:18   1307s] (I)       total 2D Cap : 3778779 = (2660116 H, 1118663 V)
[08/27 00:16:18   1307s] [NR-eGR] Layer group 1: route 32470 net(s) in layer range [2, 4]
[08/27 00:16:18   1307s] (I)       
[08/27 00:16:18   1307s] (I)       ============  Phase 1a Route ============
[08/27 00:16:18   1307s] (I)       Started Phase 1a ( Curr Mem: 2626.77 MB )
[08/27 00:16:18   1307s] (I)       Started Pattern routing ( Curr Mem: 2626.77 MB )
[08/27 00:16:18   1307s] (I)       Finished Pattern routing ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 2626.77 MB )
[08/27 00:16:18   1307s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2626.77 MB )
[08/27 00:16:18   1307s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 162
[08/27 00:16:18   1307s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2626.77 MB )
[08/27 00:16:18   1307s] (I)       Usage: 427531 = (221478 H, 206053 V) = (8.33% H, 18.42% V) = (8.372e+05um H, 7.789e+05um V)
[08/27 00:16:18   1307s] (I)       Finished Phase 1a ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2626.77 MB )
[08/27 00:16:18   1307s] (I)       
[08/27 00:16:18   1307s] (I)       ============  Phase 1b Route ============
[08/27 00:16:18   1307s] (I)       Started Phase 1b ( Curr Mem: 2626.77 MB )
[08/27 00:16:18   1307s] (I)       Started Monotonic routing ( Curr Mem: 2626.77 MB )
[08/27 00:16:18   1307s] (I)       Finished Monotonic routing ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2626.77 MB )
[08/27 00:16:18   1307s] (I)       Usage: 428526 = (222186 H, 206340 V) = (8.35% H, 18.45% V) = (8.399e+05um H, 7.800e+05um V)
[08/27 00:16:18   1307s] (I)       Overflow of layer group 1: 0.71% H + 2.86% V. EstWL: 1.619828e+06um
[08/27 00:16:18   1307s] (I)       Finished Phase 1b ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2626.77 MB )
[08/27 00:16:18   1307s] (I)       
[08/27 00:16:18   1307s] (I)       ============  Phase 1c Route ============
[08/27 00:16:18   1307s] (I)       Started Phase 1c ( Curr Mem: 2626.77 MB )
[08/27 00:16:18   1307s] (I)       Started Two level routing ( Curr Mem: 2626.77 MB )
[08/27 00:16:18   1307s] (I)       Level2 Grid: 98 x 98
[08/27 00:16:18   1307s] (I)       Started Two Level Routing ( Curr Mem: 2626.77 MB )
[08/27 00:16:18   1307s] (I)       Finished Two Level Routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2626.77 MB )
[08/27 00:16:18   1307s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2626.77 MB )
[08/27 00:16:18   1307s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2626.77 MB )
[08/27 00:16:18   1307s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2626.77 MB )
[08/27 00:16:18   1307s] (I)       Finished Two level routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2626.77 MB )
[08/27 00:16:18   1307s] (I)       Usage: 431947 = (224907 H, 207040 V) = (8.45% H, 18.51% V) = (8.501e+05um H, 7.826e+05um V)
[08/27 00:16:18   1307s] (I)       Finished Phase 1c ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2626.77 MB )
[08/27 00:16:18   1307s] (I)       
[08/27 00:16:18   1307s] (I)       ============  Phase 1d Route ============
[08/27 00:16:18   1307s] (I)       Started Phase 1d ( Curr Mem: 2626.77 MB )
[08/27 00:16:18   1307s] (I)       Started Detoured routing ( Curr Mem: 2626.77 MB )
[08/27 00:16:18   1307s] (I)       Finished Detoured routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2626.77 MB )
[08/27 00:16:18   1307s] (I)       Usage: 432004 = (224938 H, 207066 V) = (8.46% H, 18.51% V) = (8.503e+05um H, 7.827e+05um V)
[08/27 00:16:18   1307s] (I)       Finished Phase 1d ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2626.77 MB )
[08/27 00:16:18   1307s] (I)       
[08/27 00:16:18   1307s] (I)       ============  Phase 1e Route ============
[08/27 00:16:18   1307s] (I)       Started Phase 1e ( Curr Mem: 2626.77 MB )
[08/27 00:16:18   1307s] (I)       Started Route legalization ( Curr Mem: 2626.77 MB )
[08/27 00:16:18   1307s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2626.77 MB )
[08/27 00:16:18   1307s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2626.77 MB )
[08/27 00:16:18   1307s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2626.77 MB )
[08/27 00:16:18   1307s] (I)       Usage: 432004 = (224938 H, 207066 V) = (8.46% H, 18.51% V) = (8.503e+05um H, 7.827e+05um V)
[08/27 00:16:18   1307s] [NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 2.01% V. EstWL: 1.632975e+06um
[08/27 00:16:18   1307s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2626.77 MB )
[08/27 00:16:18   1307s] (I)       Started Layer assignment ( Curr Mem: 2626.77 MB )
[08/27 00:16:18   1307s] (I)       Current Layer assignment [Initialization] ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2626.77 MB )
[08/27 00:16:18   1307s] (I)       Running layer assignment with 8 threads
[08/27 00:16:18   1308s] (I)       Finished Layer assignment ( CPU: 0.56 sec, Real: 0.17 sec, Curr Mem: 2622.77 MB )
[08/27 00:16:18   1308s] (I)       Finished Net group 1 ( CPU: 1.01 sec, Real: 0.57 sec, Curr Mem: 2622.77 MB )
[08/27 00:16:18   1308s] (I)       
[08/27 00:16:18   1308s] (I)       ============  Phase 1l Route ============
[08/27 00:16:18   1308s] (I)       Started Phase 1l ( Curr Mem: 2622.77 MB )
[08/27 00:16:18   1308s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2622.77 MB )
[08/27 00:16:18   1308s] (I)       
[08/27 00:16:18   1308s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/27 00:16:18   1308s] [NR-eGR]                        OverCon           OverCon           OverCon            
[08/27 00:16:18   1308s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[08/27 00:16:18   1308s] [NR-eGR]       Layer              (1-4)             (5-8)            (9-11)    OverCon 
[08/27 00:16:18   1308s] [NR-eGR] --------------------------------------------------------------------------------
[08/27 00:16:18   1308s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/27 00:16:18   1308s] [NR-eGR]  Metal2  (2)       222( 0.14%)         6( 0.00%)         7( 0.00%)   ( 0.15%) 
[08/27 00:16:18   1308s] [NR-eGR]  Metal3  (3)      2910( 1.81%)        14( 0.01%)         0( 0.00%)   ( 1.82%) 
[08/27 00:16:18   1308s] [NR-eGR]  Metal4  (4)        46( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[08/27 00:16:18   1308s] [NR-eGR] --------------------------------------------------------------------------------
[08/27 00:16:18   1308s] [NR-eGR] Total             3178( 0.66%)        20( 0.00%)         7( 0.00%)   ( 0.66%) 
[08/27 00:16:18   1308s] [NR-eGR] 
[08/27 00:16:18   1308s] (I)       Finished Global Routing ( CPU: 1.03 sec, Real: 0.59 sec, Curr Mem: 2622.77 MB )
[08/27 00:16:18   1308s] (I)       total 2D Cap : 3796850 = (2676402 H, 1120448 V)
[08/27 00:16:18   1308s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.02% H + 1.82% V
[08/27 00:16:18   1308s] [NR-eGR] Overflow after Early Global Route 0.03% H + 2.13% V
[08/27 00:16:18   1308s] Early Global Route congestion estimation runtime: 1.36 seconds, mem = 2622.8M
[08/27 00:16:18   1308s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.365, REAL:0.926, MEM:2622.8M
[08/27 00:16:18   1308s] OPERPROF: Starting HotSpotCal at level 1, MEM:2622.8M
[08/27 00:16:18   1308s] [hotspot] +------------+---------------+---------------+
[08/27 00:16:18   1308s] [hotspot] |            |   max hotspot | total hotspot |
[08/27 00:16:18   1308s] [hotspot] +------------+---------------+---------------+
[08/27 00:16:18   1308s] [hotspot] | normalized |         29.05 |         64.79 |
[08/27 00:16:18   1308s] [hotspot] +------------+---------------+---------------+
[08/27 00:16:18   1308s] Local HotSpot Analysis: normalized max congestion hotspot area = 29.05, normalized total congestion hotspot area = 64.79 (area is in unit of 4 std-cell row bins)
[08/27 00:16:18   1308s] [hotspot] max/total 29.05/64.79, big hotspot (>10) total 31.80
[08/27 00:16:18   1308s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[08/27 00:16:18   1308s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:16:18   1308s] [hotspot] | top |            hotspot bbox             | hotspot score |
[08/27 00:16:18   1308s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:16:18   1308s] [hotspot] |  1  |   544.74   544.98   605.22   696.18 |       29.18   |
[08/27 00:16:18   1308s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:16:18   1308s] [hotspot] |  2  |   756.42   968.34   816.90  1028.82 |        5.77   |
[08/27 00:16:18   1308s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:16:18   1308s] [hotspot] |  3  |   998.34   847.38  1058.82   907.86 |        4.79   |
[08/27 00:16:18   1308s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:16:18   1308s] [hotspot] |  4  |   484.26   968.34   544.74  1028.82 |        3.02   |
[08/27 00:16:18   1308s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:16:18   1308s] [hotspot] |  5  |  1058.82   968.34  1119.30  1028.82 |        2.62   |
[08/27 00:16:18   1308s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:16:18   1308s] Top 5 hotspots total area: 45.38
[08/27 00:16:18   1308s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.022, REAL:0.013, MEM:2622.8M
[08/27 00:16:18   1308s] 
[08/27 00:16:18   1308s] === incrementalPlace Internal Loop 1 ===
[08/27 00:16:18   1308s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[08/27 00:16:18   1308s] OPERPROF: Starting IPInitSPData at level 1, MEM:2622.8M
[08/27 00:16:18   1308s] #spOpts: N=130 minPadR=1.1 
[08/27 00:16:18   1308s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2622.8M
[08/27 00:16:18   1308s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:16:19   1308s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.094, REAL:0.094, MEM:2622.8M
[08/27 00:16:19   1308s] OPERPROF:   Starting post-place ADS at level 2, MEM:2622.8M
[08/27 00:16:19   1308s] ADSU 0.656 -> 0.677. GS 30.240
[08/27 00:16:19   1308s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.078, REAL:0.079, MEM:2622.8M
[08/27 00:16:19   1308s] OPERPROF:   Starting spMPad at level 2, MEM:2622.8M
[08/27 00:16:19   1308s] OPERPROF:     Starting spContextMPad at level 3, MEM:2622.8M
[08/27 00:16:19   1308s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2622.8M
[08/27 00:16:19   1308s] OPERPROF:   Finished spMPad at level 2, CPU:0.015, REAL:0.015, MEM:2622.8M
[08/27 00:16:19   1308s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2622.8M
[08/27 00:16:19   1308s] no activity file in design. spp won't run.
[08/27 00:16:19   1308s] [spp] 0
[08/27 00:16:19   1308s] [adp] 0:1:1:3
[08/27 00:16:19   1308s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.011, REAL:0.011, MEM:2622.8M
[08/27 00:16:19   1308s] SP #FI/SF FL/PI 0/0 31860/0
[08/27 00:16:19   1308s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.251, REAL:0.253, MEM:2622.8M
[08/27 00:16:19   1308s] PP off. flexM 0
[08/27 00:16:19   1308s] OPERPROF: Starting CDPad at level 1, MEM:2622.8M
[08/27 00:16:19   1308s] 3DP is on.
[08/27 00:16:19   1308s] 3DP OF M2 0.003, M4 0.001. Diff 0
[08/27 00:16:19   1308s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000
[08/27 00:16:19   1309s] CDPadU 0.922 -> 0.973. R=0.689, N=31860, GS=3.780
[08/27 00:16:19   1309s] OPERPROF: Finished CDPad at level 1, CPU:0.648, REAL:0.160, MEM:2622.8M
[08/27 00:16:19   1309s] OPERPROF: Starting InitSKP at level 1, MEM:2622.8M
[08/27 00:16:19   1309s] no activity file in design. spp won't run.
[08/27 00:16:19   1312s] no activity file in design. spp won't run.
[08/27 00:16:21   1316s] *** Finished SKP initialization (cpu=0:00:07.2, real=0:00:02.0)***
[08/27 00:16:21   1316s] OPERPROF: Finished InitSKP at level 1, CPU:7.150, REAL:2.601, MEM:2900.7M
[08/27 00:16:21   1316s] NP #FI/FS/SF FL/PI: 6864/64/0 31860/0
[08/27 00:16:22   1316s] no activity file in design. spp won't run.
[08/27 00:16:22   1316s] 
[08/27 00:16:22   1316s] AB Est...
[08/27 00:16:22   1316s] OPERPROF: Starting npPlace at level 1, MEM:2911.1M
[08/27 00:16:22   1316s] OPERPROF: Finished npPlace at level 1, CPU:0.156, REAL:0.089, MEM:2963.7M
[08/27 00:16:22   1316s] Iteration  4: Skipped, with CDP Off
[08/27 00:16:22   1316s] 
[08/27 00:16:22   1316s] AB Est...
[08/27 00:16:22   1316s] OPERPROF: Starting npPlace at level 1, MEM:2995.7M
[08/27 00:16:22   1317s] OPERPROF: Finished npPlace at level 1, CPU:0.133, REAL:0.061, MEM:2917.7M
[08/27 00:16:22   1317s] Iteration  5: Skipped, with CDP Off
[08/27 00:16:22   1317s] 
[08/27 00:16:22   1317s] AB Est...
[08/27 00:16:22   1317s] OPERPROF: Starting npPlace at level 1, MEM:2949.7M
[08/27 00:16:22   1317s] OPERPROF: Finished npPlace at level 1, CPU:0.154, REAL:0.071, MEM:2964.4M
[08/27 00:16:22   1317s] Iteration  6: Skipped, with CDP Off
[08/27 00:16:22   1317s] OPERPROF: Starting npPlace at level 1, MEM:3092.4M
[08/27 00:16:22   1317s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[08/27 00:16:22   1317s] No instances found in the vector
[08/27 00:16:22   1317s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2996.4M, DRC: 0)
[08/27 00:16:22   1317s] 0 (out of 0) MH cells were successfully legalized.
[08/27 00:16:22   1317s] Starting Early Global Route supply map. mem = 3022.7M
[08/27 00:16:22   1318s] Finished Early Global Route supply map. mem = 3034.0M
[08/27 00:16:37   1382s] Iteration  7: Total net bbox = 1.145e+06 (5.68e+05 5.77e+05)
[08/27 00:16:37   1382s]               Est.  stn bbox = 1.408e+06 (7.00e+05 7.08e+05)
[08/27 00:16:37   1382s]               cpu = 0:01:05 real = 0:00:15.0 mem = 3262.4M
[08/27 00:16:37   1382s] OPERPROF: Finished npPlace at level 1, CPU:65.247, REAL:14.740, MEM:3166.4M
[08/27 00:16:37   1383s] no activity file in design. spp won't run.
[08/27 00:16:37   1383s] NP #FI/FS/SF FL/PI: 6864/64/0 31860/0
[08/27 00:16:37   1383s] no activity file in design. spp won't run.
[08/27 00:16:37   1383s] OPERPROF: Starting npPlace at level 1, MEM:3134.4M
[08/27 00:16:37   1383s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[08/27 00:16:37   1383s] No instances found in the vector
[08/27 00:16:37   1383s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3038.4M, DRC: 0)
[08/27 00:16:37   1383s] 0 (out of 0) MH cells were successfully legalized.
[08/27 00:16:54   1464s] Iteration  8: Total net bbox = 1.165e+06 (5.78e+05 5.87e+05)
[08/27 00:16:54   1464s]               Est.  stn bbox = 1.433e+06 (7.13e+05 7.19e+05)
[08/27 00:16:54   1464s]               cpu = 0:01:21 real = 0:00:17.0 mem = 3250.4M
[08/27 00:16:54   1464s] OPERPROF: Finished npPlace at level 1, CPU:80.970, REAL:17.153, MEM:3154.4M
[08/27 00:16:54   1464s] no activity file in design. spp won't run.
[08/27 00:16:54   1464s] NP #FI/FS/SF FL/PI: 6864/64/0 31860/0
[08/27 00:16:54   1464s] no activity file in design. spp won't run.
[08/27 00:16:55   1464s] OPERPROF: Starting npPlace at level 1, MEM:3122.4M
[08/27 00:16:55   1464s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[08/27 00:16:55   1464s] No instances found in the vector
[08/27 00:16:55   1464s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3026.4M, DRC: 0)
[08/27 00:16:55   1464s] 0 (out of 0) MH cells were successfully legalized.
[08/27 00:17:39   1694s] Iteration  9: Total net bbox = 1.191e+06 (5.88e+05 6.02e+05)
[08/27 00:17:39   1694s]               Est.  stn bbox = 1.464e+06 (7.27e+05 7.37e+05)
[08/27 00:17:39   1694s]               cpu = 0:03:50 real = 0:00:44.0 mem = 3250.1M
[08/27 00:17:39   1694s] OPERPROF: Finished npPlace at level 1, CPU:230.066, REAL:44.788, MEM:3154.1M
[08/27 00:17:39   1695s] no activity file in design. spp won't run.
[08/27 00:17:39   1695s] NP #FI/FS/SF FL/PI: 6864/64/0 31860/0
[08/27 00:17:40   1695s] no activity file in design. spp won't run.
[08/27 00:17:40   1695s] OPERPROF: Starting npPlace at level 1, MEM:3122.1M
[08/27 00:17:40   1695s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[08/27 00:17:40   1695s] No instances found in the vector
[08/27 00:17:40   1695s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3026.1M, DRC: 0)
[08/27 00:17:40   1695s] 0 (out of 0) MH cells were successfully legalized.
[08/27 00:18:38   1977s] Iteration 10: Total net bbox = 1.261e+06 (6.23e+05 6.38e+05)
[08/27 00:18:38   1977s]               Est.  stn bbox = 1.538e+06 (7.64e+05 7.74e+05)
[08/27 00:18:38   1977s]               cpu = 0:04:43 real = 0:00:58.0 mem = 3260.3M
[08/27 00:18:38   1977s] OPERPROF: Finished npPlace at level 1, CPU:282.574, REAL:58.345, MEM:3164.3M
[08/27 00:18:38   1978s] no activity file in design. spp won't run.
[08/27 00:18:38   1978s] NP #FI/FS/SF FL/PI: 6864/64/0 31860/0
[08/27 00:18:38   1978s] no activity file in design. spp won't run.
[08/27 00:18:38   1978s] OPERPROF: Starting npPlace at level 1, MEM:3132.3M
[08/27 00:18:38   1978s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[08/27 00:18:38   1978s] No instances found in the vector
[08/27 00:18:38   1978s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3036.3M, DRC: 0)
[08/27 00:18:38   1978s] 0 (out of 0) MH cells were successfully legalized.
[08/27 00:18:51   2028s] Iteration 11: Total net bbox = 1.284e+06 (6.30e+05 6.53e+05)
[08/27 00:18:51   2028s]               Est.  stn bbox = 1.558e+06 (7.70e+05 7.88e+05)
[08/27 00:18:51   2028s]               cpu = 0:00:49.7 real = 0:00:13.0 mem = 3258.9M
[08/27 00:18:51   2028s] OPERPROF: Finished npPlace at level 1, CPU:49.733, REAL:12.294, MEM:3162.9M
[08/27 00:18:51   2028s] Move report: Timing Driven Placement moves 31860 insts, mean move: 27.57 um, max move: 531.27 um
[08/27 00:18:51   2028s] 	Max move on inst (i_croc_soc/i_croc/gen_sram_bank[0].i_sram/ictc_preCTS_FE_OFC427_gen_512x32xBx1_rdata64_30): (575.52, 544.98) --> (970.48, 681.28)
[08/27 00:18:51   2028s] no activity file in design. spp won't run.
[08/27 00:18:51   2028s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:3034.9M
[08/27 00:18:51   2028s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:3034.9M
[08/27 00:18:51   2028s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.006, REAL:0.006, MEM:3034.9M
[08/27 00:18:51   2028s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3034.9M
[08/27 00:18:51   2028s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.003, REAL:0.003, MEM:3034.9M
[08/27 00:18:51   2028s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.039, REAL:0.040, MEM:3034.9M
[08/27 00:18:51   2028s] 
[08/27 00:18:51   2028s] Finished Incremental Placement (cpu=0:12:00, real=0:02:33, mem=3034.9M)
[08/27 00:18:51   2028s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[08/27 00:18:51   2028s] Type 'man IMPSP-9025' for more detail.
[08/27 00:18:51   2028s] CongRepair sets shifter mode to gplace
[08/27 00:18:51   2028s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3034.9M
[08/27 00:18:51   2028s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3034.9M
[08/27 00:18:51   2028s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3034.9M
[08/27 00:18:51   2028s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 00:18:51   2028s] All LLGs are deleted
[08/27 00:18:51   2028s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:3034.9M
[08/27 00:18:51   2028s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:3034.9M
[08/27 00:18:51   2028s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3034.9M
[08/27 00:18:51   2028s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:3034.9M
[08/27 00:18:51   2028s] Core basic site is CoreSite
[08/27 00:18:51   2028s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:18:51   2028s] Fast DP-INIT is on for default
[08/27 00:18:51   2028s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 00:18:51   2028s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.139, REAL:0.037, MEM:3034.9M
[08/27 00:18:51   2028s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.164, REAL:0.062, MEM:3034.9M
[08/27 00:18:51   2028s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3034.9MB).
[08/27 00:18:51   2028s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.201, REAL:0.100, MEM:3034.9M
[08/27 00:18:51   2028s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.201, REAL:0.100, MEM:3034.9M
[08/27 00:18:51   2028s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3813761.4
[08/27 00:18:51   2028s] OPERPROF:   Starting RefinePlace at level 2, MEM:3034.9M
[08/27 00:18:51   2028s] *** Starting refinePlace (0:33:49 mem=3034.9M) ***
[08/27 00:18:51   2028s] Total net bbox length = 1.325e+06 (6.697e+05 6.557e+05) (ext = 4.328e+04)
[08/27 00:18:51   2028s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 00:18:51   2028s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3034.9M
[08/27 00:18:51   2028s] Starting refinePlace ...
[08/27 00:18:51   2028s] ** Cut row section cpu time 0:00:00.0.
[08/27 00:18:51   2028s]    Spread Effort: high, pre-route mode, useDDP on.
[08/27 00:18:51   2029s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.7, real=0:00:00.0, mem=3034.9MB) @(0:33:49 - 0:33:49).
[08/27 00:18:51   2029s] Move report: preRPlace moves 31860 insts, mean move: 2.07 um, max move: 38.67 um
[08/27 00:18:51   2029s] 	Max move on inst (i_croc_soc/i_croc/all_periph_obi_rsp_143__reg): (657.22, 1068.44) --> (694.08, 1066.62)
[08/27 00:18:51   2029s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/27 00:18:51   2029s] wireLenOptFixPriorityInst 0 inst fixed
[08/27 00:18:51   2029s] tweakage running in 8 threads.
[08/27 00:18:51   2029s] Placement tweakage begins.
[08/27 00:18:51   2029s] wire length = 1.626e+06
[08/27 00:18:53   2031s] wire length = 1.570e+06
[08/27 00:18:53   2031s] Placement tweakage ends.
[08/27 00:18:53   2031s] Move report: tweak moves 6110 insts, mean move: 5.40 um, max move: 30.72 um
[08/27 00:18:53   2031s] 	Max move on inst (ictc_preCTS_FE_OFC240_soc_gpio_out_en_o_14): (844.32, 1444.62) --> (813.60, 1444.62)
[08/27 00:18:53   2031s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.3, real=0:00:02.0, mem=3034.9MB) @(0:33:49 - 0:33:52).
[08/27 00:18:53   2031s] 
[08/27 00:18:53   2031s] Running Spiral MT with 8 threads  fetchWidth=196 
[08/27 00:18:53   2033s] Move report: legalization moves 178 insts, mean move: 4.80 um, max move: 23.28 um
[08/27 00:18:53   2033s] 	Max move on inst (i_croc_soc/i_croc/i_timer/s_ref_clk0_reg): (595.20, 503.40) --> (587.04, 488.28)
[08/27 00:18:53   2033s] [CPU] RefinePlace/Legalization (cpu=0:00:01.3, real=0:00:00.0, mem=3034.9MB) @(0:33:52 - 0:33:53).
[08/27 00:18:53   2033s] Move report: Detail placement moves 31860 insts, mean move: 2.83 um, max move: 49.92 um
[08/27 00:18:53   2033s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/rf_reg_172__reg): (1301.03, 769.21) --> (1252.32, 768.00)
[08/27 00:18:53   2033s] 	Runtime: CPU: 0:00:04.4 REAL: 0:00:02.0 MEM: 3034.9MB
[08/27 00:18:53   2033s] Statistics of distance of Instance movement in refine placement:
[08/27 00:18:53   2033s]   maximum (X+Y) =        49.92 um
[08/27 00:18:53   2033s]   inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/rf_reg_172__reg) with max move: (1301.03, 769.206) -> (1252.32, 768)
[08/27 00:18:53   2033s]   mean    (X+Y) =         2.83 um
[08/27 00:18:53   2033s] Summary Report:
[08/27 00:18:53   2033s] Instances move: 31860 (out of 31860 movable)
[08/27 00:18:53   2033s] Instances flipped: 0
[08/27 00:18:53   2033s] Mean displacement: 2.83 um
[08/27 00:18:53   2033s] Max displacement: 49.92 um (Instance: i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/rf_reg_172__reg) (1301.03, 769.206) -> (1252.32, 768)
[08/27 00:18:53   2033s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/27 00:18:53   2033s] Total instances moved : 31860
[08/27 00:18:53   2033s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:4.415, REAL:2.380, MEM:3034.9M
[08/27 00:18:53   2033s] Total net bbox length = 1.300e+06 (6.398e+05 6.607e+05) (ext = 4.314e+04)
[08/27 00:18:53   2033s] Runtime: CPU: 0:00:04.5 REAL: 0:00:02.0 MEM: 3034.9MB
[08/27 00:18:53   2033s] [CPU] RefinePlace/total (cpu=0:00:04.5, real=0:00:02.0, mem=3034.9MB) @(0:33:49 - 0:33:53).
[08/27 00:18:53   2033s] *** Finished refinePlace (0:33:53 mem=3034.9M) ***
[08/27 00:18:53   2033s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3813761.4
[08/27 00:18:53   2033s] OPERPROF:   Finished RefinePlace at level 2, CPU:4.497, REAL:2.463, MEM:3034.9M
[08/27 00:18:53   2033s] OPERPROF: Finished RefinePlace2 at level 1, CPU:4.793, REAL:2.587, MEM:3034.9M
[08/27 00:18:53   2033s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3034.9M
[08/27 00:18:53   2033s] Starting Early Global Route congestion estimation: mem = 3034.9M
[08/27 00:18:53   2033s] (I)       Started Loading and Dumping File ( Curr Mem: 3034.93 MB )
[08/27 00:18:53   2033s] (I)       Reading DB...
[08/27 00:18:53   2033s] (I)       Read data from FE... (mem=3034.9M)
[08/27 00:18:53   2033s] (I)       Read nodes and places... (mem=3034.9M)
[08/27 00:18:53   2033s] (I)       Done Read nodes and places (cpu=0.041s, mem=3034.9M)
[08/27 00:18:53   2033s] (I)       Read nets... (mem=3034.9M)
[08/27 00:18:53   2033s] (I)       Done Read nets (cpu=0.106s, mem=3034.9M)
[08/27 00:18:53   2033s] (I)       Done Read data from FE (cpu=0.147s, mem=3034.9M)
[08/27 00:18:53   2033s] (I)       before initializing RouteDB syMemory usage = 3034.9 MB
[08/27 00:18:54   2033s] (I)       == Non-default Options ==
[08/27 00:18:54   2033s] (I)       Maximum routing layer                              : 4
[08/27 00:18:54   2033s] (I)       Number threads                                     : 8
[08/27 00:18:54   2033s] (I)       Source-to-sink ratio                               : 0.300000
[08/27 00:18:54   2033s] (I)       Use non-blocking free Dbs wires                    : false
[08/27 00:18:54   2033s] (I)       Counted 50681 PG shapes. We will not process PG shapes layer by layer.
[08/27 00:18:54   2033s] (I)       Use row-based GCell size
[08/27 00:18:54   2033s] (I)       GCell unit size  : 3780
[08/27 00:18:54   2033s] (I)       GCell multiplier : 1
[08/27 00:18:54   2033s] (I)       build grid graph
[08/27 00:18:54   2033s] (I)       build grid graph start
[08/27 00:18:54   2033s] [NR-eGR] Track table information for default rule: 
[08/27 00:18:54   2033s] [NR-eGR] Metal1 has no routable track
[08/27 00:18:54   2033s] [NR-eGR] Metal2 has single uniform track structure
[08/27 00:18:54   2033s] [NR-eGR] Metal3 has single uniform track structure
[08/27 00:18:54   2033s] [NR-eGR] Metal4 has single uniform track structure
[08/27 00:18:54   2033s] (I)       build grid graph end
[08/27 00:18:54   2033s] (I)       ===========================================================================
[08/27 00:18:54   2033s] (I)       == Report All Rule Vias ==
[08/27 00:18:54   2033s] (I)       ===========================================================================
[08/27 00:18:54   2033s] (I)        Via Rule : (Default)
[08/27 00:18:54   2033s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/27 00:18:54   2033s] (I)       ---------------------------------------------------------------------------
[08/27 00:18:54   2033s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/27 00:18:54   2033s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/27 00:18:54   2033s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/27 00:18:54   2033s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/27 00:18:54   2033s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/27 00:18:54   2033s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/27 00:18:54   2033s] (I)       ===========================================================================
[08/27 00:18:54   2033s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 3034.93 MB )
[08/27 00:18:54   2033s] (I)       Num PG vias on layer 2 : 0
[08/27 00:18:54   2033s] (I)       Num PG vias on layer 3 : 0
[08/27 00:18:54   2033s] (I)       Num PG vias on layer 4 : 0
[08/27 00:18:54   2033s] [NR-eGR] Read 62330 PG shapes
[08/27 00:18:54   2033s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3034.93 MB )
[08/27 00:18:54   2033s] [NR-eGR] #Routing Blockages  : 0
[08/27 00:18:54   2033s] [NR-eGR] #Instance Blockages : 7085
[08/27 00:18:54   2033s] [NR-eGR] #PG Blockages       : 62330
[08/27 00:18:54   2033s] [NR-eGR] #Halo Blockages     : 0
[08/27 00:18:54   2033s] [NR-eGR] #Boundary Blockages : 0
[08/27 00:18:54   2033s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/27 00:18:54   2033s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/27 00:18:54   2033s] (I)       readDataFromPlaceDB
[08/27 00:18:54   2033s] (I)       Read net information..
[08/27 00:18:54   2033s] [NR-eGR] Read numTotalNets=32518  numIgnoredNets=48
[08/27 00:18:54   2033s] (I)       Read testcase time = 0.011 seconds
[08/27 00:18:54   2033s] 
[08/27 00:18:54   2033s] (I)       early_global_route_priority property id does not exist.
[08/27 00:18:54   2033s] (I)       Start initializing grid graph
[08/27 00:18:54   2033s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/27 00:18:54   2033s] (I)       End initializing grid graph
[08/27 00:18:54   2033s] (I)       Model blockages into capacity
[08/27 00:18:54   2033s] (I)       Read Num Blocks=91345  Num Prerouted Wires=0  Num CS=0
[08/27 00:18:54   2033s] (I)       Started Modeling ( Curr Mem: 3034.93 MB )
[08/27 00:18:54   2033s] (I)       Layer 1 (H) : #blockages 59861 : #preroutes 0
[08/27 00:18:54   2033s] (I)       Layer 2 (V) : #blockages 20920 : #preroutes 0
[08/27 00:18:54   2033s] (I)       Layer 3 (H) : #blockages 10564 : #preroutes 0
[08/27 00:18:54   2033s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3034.93 MB )
[08/27 00:18:54   2033s] (I)       -- layer congestion ratio --
[08/27 00:18:54   2033s] (I)       Layer 1 : 0.100000
[08/27 00:18:54   2033s] (I)       Layer 2 : 0.700000
[08/27 00:18:54   2033s] (I)       Layer 3 : 0.700000
[08/27 00:18:54   2033s] (I)       Layer 4 : 0.700000
[08/27 00:18:54   2033s] (I)       ----------------------------
[08/27 00:18:54   2033s] (I)       Number of ignored nets = 48
[08/27 00:18:54   2033s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/27 00:18:54   2033s] (I)       Number of clock nets = 7.  Ignored: No
[08/27 00:18:54   2033s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/27 00:18:54   2033s] (I)       Number of special nets = 0.  Ignored: Yes
[08/27 00:18:54   2033s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/27 00:18:54   2033s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/27 00:18:54   2033s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/27 00:18:54   2033s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/27 00:18:54   2033s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/27 00:18:54   2033s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[08/27 00:18:54   2033s] (I)       Before initializing Early Global Route syMemory usage = 3034.9 MB
[08/27 00:18:54   2033s] (I)       Ndr track 0 does not exist
[08/27 00:18:54   2033s] (I)       ---------------------Grid Graph Info--------------------
[08/27 00:18:54   2033s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/27 00:18:54   2033s] (I)       Core area           : (389760, 390000) - (1450560, 1450020)
[08/27 00:18:54   2033s] (I)       Site width          :   480  (dbu)
[08/27 00:18:54   2033s] (I)       Row height          :  3780  (dbu)
[08/27 00:18:54   2033s] (I)       GCell width         :  3780  (dbu)
[08/27 00:18:54   2033s] (I)       GCell height        :  3780  (dbu)
[08/27 00:18:54   2033s] (I)       Grid                :   487   487     4
[08/27 00:18:54   2033s] (I)       Layer numbers       :     1     2     3     4
[08/27 00:18:54   2033s] (I)       Vertical capacity   :     0     0  3780     0
[08/27 00:18:54   2033s] (I)       Horizontal capacity :     0  3780     0  3780
[08/27 00:18:54   2033s] (I)       Default wire width  :   160   200   200   200
[08/27 00:18:54   2033s] (I)       Default wire space  :   180   210   210   210
[08/27 00:18:54   2033s] (I)       Default wire pitch  :   340   410   410   410
[08/27 00:18:54   2033s] (I)       Default pitch size  :   340   420   480   420
[08/27 00:18:54   2033s] (I)       First track coord   :     0   240   480   240
[08/27 00:18:54   2033s] (I)       Num tracks per GCell: 11.12  9.00  7.88  9.00
[08/27 00:18:54   2033s] (I)       Total num of tracks :     0  4381  3833  4381
[08/27 00:18:54   2033s] (I)       Num of masks        :     1     1     1     1
[08/27 00:18:54   2033s] (I)       Num of trim masks   :     0     0     0     0
[08/27 00:18:54   2033s] (I)       --------------------------------------------------------
[08/27 00:18:54   2033s] 
[08/27 00:18:54   2033s] [NR-eGR] ============ Routing rule table ============
[08/27 00:18:54   2033s] [NR-eGR] Rule id: 0  Nets: 32470 
[08/27 00:18:54   2033s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/27 00:18:54   2033s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/27 00:18:54   2033s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 00:18:54   2033s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 00:18:54   2033s] [NR-eGR] ========================================
[08/27 00:18:54   2033s] [NR-eGR] 
[08/27 00:18:54   2033s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/27 00:18:54   2033s] (I)       blocked tracks on layer2 : = 860901 / 2133547 (40.35%)
[08/27 00:18:54   2033s] (I)       blocked tracks on layer3 : = 762503 / 1866671 (40.85%)
[08/27 00:18:54   2033s] (I)       blocked tracks on layer4 : = 797679 / 2133547 (37.39%)
[08/27 00:18:54   2033s] (I)       After initializing Early Global Route syMemory usage = 3034.9 MB
[08/27 00:18:54   2033s] (I)       Finished Loading and Dumping File ( CPU: 0.30 sec, Real: 0.30 sec, Curr Mem: 3034.93 MB )
[08/27 00:18:54   2033s] (I)       Reset routing kernel
[08/27 00:18:54   2033s] (I)       Started Global Routing ( Curr Mem: 3034.93 MB )
[08/27 00:18:54   2033s] (I)       ============= Initialization =============
[08/27 00:18:54   2033s] (I)       totalPins=119104  totalGlobalPin=116101 (97.48%)
[08/27 00:18:54   2033s] (I)       Started Net group 1 ( Curr Mem: 3034.93 MB )
[08/27 00:18:54   2033s] (I)       Started Build MST ( Curr Mem: 3034.93 MB )
[08/27 00:18:54   2033s] (I)       Generate topology with 8 threads
[08/27 00:18:54   2033s] (I)       Finished Build MST ( CPU: 0.08 sec, Real: 0.02 sec, Curr Mem: 3046.93 MB )
[08/27 00:18:54   2033s] (I)       total 2D Cap : 3778706 = (2660043 H, 1118663 V)
[08/27 00:18:54   2033s] [NR-eGR] Layer group 1: route 32470 net(s) in layer range [2, 4]
[08/27 00:18:54   2033s] (I)       
[08/27 00:18:54   2033s] (I)       ============  Phase 1a Route ============
[08/27 00:18:54   2033s] (I)       Started Phase 1a ( Curr Mem: 3038.93 MB )
[08/27 00:18:54   2033s] (I)       Started Pattern routing ( Curr Mem: 3038.93 MB )
[08/27 00:18:54   2033s] (I)       Finished Pattern routing ( CPU: 0.11 sec, Real: 0.12 sec, Curr Mem: 3038.93 MB )
[08/27 00:18:54   2033s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3038.93 MB )
[08/27 00:18:54   2033s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 180
[08/27 00:18:54   2033s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3038.93 MB )
[08/27 00:18:54   2033s] (I)       Usage: 426883 = (220850 H, 206033 V) = (8.30% H, 18.42% V) = (8.348e+05um H, 7.788e+05um V)
[08/27 00:18:54   2033s] (I)       Finished Phase 1a ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 3038.93 MB )
[08/27 00:18:54   2033s] (I)       
[08/27 00:18:54   2033s] (I)       ============  Phase 1b Route ============
[08/27 00:18:54   2033s] (I)       Started Phase 1b ( Curr Mem: 3038.93 MB )
[08/27 00:18:54   2033s] (I)       Started Monotonic routing ( Curr Mem: 3038.93 MB )
[08/27 00:18:54   2033s] (I)       Finished Monotonic routing ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3038.93 MB )
[08/27 00:18:54   2033s] (I)       Usage: 427846 = (221437 H, 206409 V) = (8.32% H, 18.45% V) = (8.370e+05um H, 7.802e+05um V)
[08/27 00:18:54   2033s] (I)       Overflow of layer group 1: 0.76% H + 2.70% V. EstWL: 1.617258e+06um
[08/27 00:18:54   2033s] (I)       Finished Phase 1b ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3038.93 MB )
[08/27 00:18:54   2033s] (I)       
[08/27 00:18:54   2033s] (I)       ============  Phase 1c Route ============
[08/27 00:18:54   2033s] (I)       Started Phase 1c ( Curr Mem: 3038.93 MB )
[08/27 00:18:54   2033s] (I)       Started Two level routing ( Curr Mem: 3038.93 MB )
[08/27 00:18:54   2033s] (I)       Level2 Grid: 98 x 98
[08/27 00:18:54   2033s] (I)       Started Two Level Routing ( Curr Mem: 3038.93 MB )
[08/27 00:18:54   2033s] (I)       Finished Two Level Routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3038.93 MB )
[08/27 00:18:54   2033s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 3038.93 MB )
[08/27 00:18:54   2033s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3038.93 MB )
[08/27 00:18:54   2033s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3038.93 MB )
[08/27 00:18:54   2033s] (I)       Finished Two level routing ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3038.93 MB )
[08/27 00:18:54   2033s] (I)       Usage: 431814 = (224626 H, 207188 V) = (8.44% H, 18.52% V) = (8.491e+05um H, 7.832e+05um V)
[08/27 00:18:54   2033s] (I)       Finished Phase 1c ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3038.93 MB )
[08/27 00:18:54   2033s] (I)       
[08/27 00:18:54   2033s] (I)       ============  Phase 1d Route ============
[08/27 00:18:54   2033s] (I)       Started Phase 1d ( Curr Mem: 3038.93 MB )
[08/27 00:18:54   2033s] (I)       Started Detoured routing ( Curr Mem: 3038.93 MB )
[08/27 00:18:54   2034s] (I)       Finished Detoured routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3038.93 MB )
[08/27 00:18:54   2034s] (I)       Usage: 431810 = (224624 H, 207186 V) = (8.44% H, 18.52% V) = (8.491e+05um H, 7.832e+05um V)
[08/27 00:18:54   2034s] (I)       Finished Phase 1d ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3038.93 MB )
[08/27 00:18:54   2034s] (I)       
[08/27 00:18:54   2034s] (I)       ============  Phase 1e Route ============
[08/27 00:18:54   2034s] (I)       Started Phase 1e ( Curr Mem: 3038.93 MB )
[08/27 00:18:54   2034s] (I)       Started Route legalization ( Curr Mem: 3038.93 MB )
[08/27 00:18:54   2034s] (I)       Started Legalize Blockage Violations ( Curr Mem: 3038.93 MB )
[08/27 00:18:54   2034s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3038.93 MB )
[08/27 00:18:54   2034s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3038.93 MB )
[08/27 00:18:54   2034s] (I)       Usage: 431810 = (224624 H, 207186 V) = (8.44% H, 18.52% V) = (8.491e+05um H, 7.832e+05um V)
[08/27 00:18:54   2034s] [NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 1.79% V. EstWL: 1.632242e+06um
[08/27 00:18:54   2034s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3038.93 MB )
[08/27 00:18:54   2034s] (I)       Started Layer assignment ( Curr Mem: 3038.93 MB )
[08/27 00:18:54   2034s] (I)       Current Layer assignment [Initialization] ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3038.93 MB )
[08/27 00:18:54   2034s] (I)       Running layer assignment with 8 threads
[08/27 00:18:54   2034s] (I)       Finished Layer assignment ( CPU: 0.59 sec, Real: 0.18 sec, Curr Mem: 3034.93 MB )
[08/27 00:18:54   2034s] (I)       Finished Net group 1 ( CPU: 1.06 sec, Real: 0.59 sec, Curr Mem: 3034.93 MB )
[08/27 00:18:54   2034s] (I)       
[08/27 00:18:54   2034s] (I)       ============  Phase 1l Route ============
[08/27 00:18:54   2034s] (I)       Started Phase 1l ( Curr Mem: 3034.93 MB )
[08/27 00:18:54   2034s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3034.93 MB )
[08/27 00:18:54   2034s] (I)       
[08/27 00:18:54   2034s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/27 00:18:54   2034s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[08/27 00:18:54   2034s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[08/27 00:18:54   2034s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[08/27 00:18:54   2034s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/27 00:18:54   2034s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/27 00:18:54   2034s] [NR-eGR]  Metal2  (2)       140( 0.09%)        21( 0.01%)        17( 0.01%)         3( 0.00%)   ( 0.11%) 
[08/27 00:18:54   2034s] [NR-eGR]  Metal3  (3)      2476( 1.54%)       177( 0.11%)        10( 0.01%)         1( 0.00%)   ( 1.66%) 
[08/27 00:18:54   2034s] [NR-eGR]  Metal4  (4)        15( 0.01%)         7( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[08/27 00:18:54   2034s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/27 00:18:54   2034s] [NR-eGR] Total             2631( 0.55%)       205( 0.04%)        27( 0.01%)         4( 0.00%)   ( 0.59%) 
[08/27 00:18:54   2034s] [NR-eGR] 
[08/27 00:18:54   2034s] (I)       Finished Global Routing ( CPU: 1.09 sec, Real: 0.62 sec, Curr Mem: 3034.93 MB )
[08/27 00:18:54   2034s] (I)       total 2D Cap : 3796766 = (2676318 H, 1120448 V)
[08/27 00:18:54   2034s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.01% H + 1.65% V
[08/27 00:18:54   2034s] [NR-eGR] Overflow after Early Global Route 0.02% H + 1.90% V
[08/27 00:18:54   2034s] Early Global Route congestion estimation runtime: 1.42 seconds, mem = 3034.9M
[08/27 00:18:54   2034s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.422, REAL:0.957, MEM:3034.9M
[08/27 00:18:54   2034s] OPERPROF: Starting HotSpotCal at level 1, MEM:3034.9M
[08/27 00:18:54   2034s] [hotspot] +------------+---------------+---------------+
[08/27 00:18:54   2034s] [hotspot] |            |   max hotspot | total hotspot |
[08/27 00:18:54   2034s] [hotspot] +------------+---------------+---------------+
[08/27 00:18:54   2034s] [hotspot] | normalized |         44.72 |         94.69 |
[08/27 00:18:54   2034s] [hotspot] +------------+---------------+---------------+
[08/27 00:18:54   2034s] Local HotSpot Analysis: normalized max congestion hotspot area = 44.72, normalized total congestion hotspot area = 94.69 (area is in unit of 4 std-cell row bins)
[08/27 00:18:54   2034s] [hotspot] max/total 44.72/94.69, big hotspot (>10) total 71.61
[08/27 00:18:54   2034s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[08/27 00:18:54   2034s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:18:54   2034s] [hotspot] | top |            hotspot bbox             | hotspot score |
[08/27 00:18:54   2034s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:18:54   2034s] [hotspot] |  1  |   816.90   907.86   907.62   998.58 |       29.31   |
[08/27 00:18:54   2034s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:18:54   2034s] [hotspot] |  2  |   544.74   544.98   605.22   665.94 |       22.69   |
[08/27 00:18:54   2034s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:18:54   2034s] [hotspot] |  3  |   816.90   847.38   877.38   907.86 |        5.77   |
[08/27 00:18:54   2034s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:18:54   2034s] [hotspot] |  4  |   816.90   786.90   877.38   847.38 |        4.92   |
[08/27 00:18:54   2034s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:18:54   2034s] [hotspot] |  5  |   998.34   968.34  1058.82  1028.82 |        3.54   |
[08/27 00:18:54   2034s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:18:54   2034s] Top 5 hotspots total area: 66.23
[08/27 00:18:54   2034s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.026, REAL:0.016, MEM:3034.9M
[08/27 00:18:54   2034s] 
[08/27 00:18:54   2034s] === incrementalPlace Internal Loop 2 ===
[08/27 00:18:54   2034s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[08/27 00:18:54   2034s] OPERPROF: Starting IPInitSPData at level 1, MEM:3034.9M
[08/27 00:18:54   2034s] #spOpts: N=130 minPadR=1.1 
[08/27 00:18:54   2034s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3034.9M
[08/27 00:18:54   2034s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:18:54   2034s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.116, REAL:0.117, MEM:3034.9M
[08/27 00:18:54   2034s] OPERPROF:   Starting post-place ADS at level 2, MEM:3034.9M
[08/27 00:18:55   2034s] ADSU 0.656 -> 0.669. GS 30.240
[08/27 00:18:55   2034s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.074, REAL:0.074, MEM:3034.9M
[08/27 00:18:55   2034s] OPERPROF:   Starting spMPad at level 2, MEM:3034.9M
[08/27 00:18:55   2034s] OPERPROF:     Starting spContextMPad at level 3, MEM:3034.9M
[08/27 00:18:55   2034s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:3034.9M
[08/27 00:18:55   2034s] OPERPROF:   Finished spMPad at level 2, CPU:0.014, REAL:0.014, MEM:3034.9M
[08/27 00:18:55   2034s] OPERPROF:   Starting spInitNetWt at level 2, MEM:3034.9M
[08/27 00:18:55   2034s] no activity file in design. spp won't run.
[08/27 00:18:55   2034s] [spp] 0
[08/27 00:18:55   2034s] [adp] 0:1:1:3
[08/27 00:18:55   2034s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.011, REAL:0.011, MEM:3034.9M
[08/27 00:18:55   2034s] SP #FI/SF FL/PI 0/0 31860/0
[08/27 00:18:55   2034s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.272, REAL:0.274, MEM:3034.9M
[08/27 00:18:55   2035s] OPERPROF: Starting CDPad at level 1, MEM:3034.9M
[08/27 00:18:55   2035s] 3DP is on.
[08/27 00:18:55   2035s] 3DP OF M2 0.002, M4 0.000. Diff 0
[08/27 00:18:55   2035s] 3DP DPT Adjust 0. 0.704, 0.739, delta 0.000. WS budget 1000.0000
[08/27 00:18:55   2035s] CDPadU 0.973 -> 0.995. R=0.680, N=31860, GS=3.780
[08/27 00:18:55   2035s] OPERPROF: Finished CDPad at level 1, CPU:0.632, REAL:0.166, MEM:3034.9M
[08/27 00:18:55   2035s] NP #FI/FS/SF FL/PI: 6864/64/0 31860/0
[08/27 00:18:55   2035s] no activity file in design. spp won't run.
[08/27 00:18:55   2035s] 
[08/27 00:18:55   2035s] AB Est...
[08/27 00:18:55   2035s] OPERPROF: Starting npPlace at level 1, MEM:3034.9M
[08/27 00:18:55   2036s] OPERPROF: Finished npPlace at level 1, CPU:0.128, REAL:0.073, MEM:3049.6M
[08/27 00:18:55   2036s] Iteration  4: Skipped, with CDP Off
[08/27 00:18:55   2036s] 
[08/27 00:18:55   2036s] AB Est...
[08/27 00:18:55   2036s] OPERPROF: Starting npPlace at level 1, MEM:3081.6M
[08/27 00:18:55   2036s] OPERPROF: Finished npPlace at level 1, CPU:0.127, REAL:0.057, MEM:3049.6M
[08/27 00:18:55   2036s] Iteration  5: Skipped, with CDP Off
[08/27 00:18:55   2036s] 
[08/27 00:18:55   2036s] AB Est...
[08/27 00:18:55   2036s] OPERPROF: Starting npPlace at level 1, MEM:3081.6M
[08/27 00:18:55   2036s] OPERPROF: Finished npPlace at level 1, CPU:0.138, REAL:0.060, MEM:3049.6M
[08/27 00:18:55   2036s] Iteration  6: Skipped, with CDP Off
[08/27 00:18:55   2036s] 
[08/27 00:18:55   2036s] AB Est...
[08/27 00:18:55   2036s] OPERPROF: Starting npPlace at level 1, MEM:3081.6M
[08/27 00:18:55   2036s] OPERPROF: Finished npPlace at level 1, CPU:0.128, REAL:0.061, MEM:3049.6M
[08/27 00:18:55   2036s] Iteration  7: Skipped, with CDP Off
[08/27 00:18:55   2036s] 
[08/27 00:18:55   2036s] AB Est...
[08/27 00:18:55   2036s] OPERPROF: Starting npPlace at level 1, MEM:3081.6M
[08/27 00:18:55   2036s] AB param 99.8% (31783/31860).
[08/27 00:18:55   2036s] OPERPROF: Finished npPlace at level 1, CPU:0.113, REAL:0.062, MEM:3049.6M
[08/27 00:18:55   2037s] AB WA 1.00. HSB #SP 0
[08/27 00:18:55   2037s] AB Full.
[08/27 00:18:56   2037s] OPERPROF: Starting npPlace at level 1, MEM:3177.6M
[08/27 00:18:56   2037s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[08/27 00:18:56   2037s] No instances found in the vector
[08/27 00:18:56   2037s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3081.6M, DRC: 0)
[08/27 00:18:56   2037s] 0 (out of 0) MH cells were successfully legalized.
[08/27 00:19:07   2092s] Iteration  8: Total net bbox = 1.183e+06 (5.85e+05 5.99e+05)
[08/27 00:19:07   2092s]               Est.  stn bbox = 1.452e+06 (7.20e+05 7.32e+05)
[08/27 00:19:07   2092s]               cpu = 0:00:54.9 real = 0:00:11.0 mem = 3267.0M
[08/27 00:19:07   2092s] OPERPROF: Finished npPlace at level 1, CPU:54.948, REAL:11.769, MEM:3171.0M
[08/27 00:19:08   2092s] no activity file in design. spp won't run.
[08/27 00:19:08   2092s] NP #FI/FS/SF FL/PI: 6864/64/0 31860/0
[08/27 00:19:08   2092s] no activity file in design. spp won't run.
[08/27 00:19:08   2092s] OPERPROF: Starting npPlace at level 1, MEM:3139.0M
[08/27 00:19:08   2092s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[08/27 00:19:08   2092s] No instances found in the vector
[08/27 00:19:08   2092s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3043.0M, DRC: 0)
[08/27 00:19:08   2092s] 0 (out of 0) MH cells were successfully legalized.
[08/27 00:19:44   2279s] Iteration  9: Total net bbox = 1.207e+06 (5.94e+05 6.12e+05)
[08/27 00:19:44   2280s]               Est.  stn bbox = 1.482e+06 (7.33e+05 7.49e+05)
[08/27 00:19:44   2280s]               cpu = 0:03:07 real = 0:00:36.0 mem = 3278.1M
[08/27 00:19:44   2280s] OPERPROF: Finished npPlace at level 1, CPU:187.217, REAL:36.438, MEM:3182.1M
[08/27 00:19:44   2280s] no activity file in design. spp won't run.
[08/27 00:19:44   2280s] NP #FI/FS/SF FL/PI: 6864/64/0 31860/0
[08/27 00:19:44   2280s] no activity file in design. spp won't run.
[08/27 00:19:45   2280s] OPERPROF: Starting npPlace at level 1, MEM:3150.1M
[08/27 00:19:45   2280s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[08/27 00:19:45   2280s] No instances found in the vector
[08/27 00:19:45   2280s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3054.1M, DRC: 0)
[08/27 00:19:45   2280s] 0 (out of 0) MH cells were successfully legalized.
[08/27 00:20:38   2537s] Iteration 10: Total net bbox = 1.274e+06 (6.30e+05 6.43e+05)
[08/27 00:20:38   2537s]               Est.  stn bbox = 1.552e+06 (7.71e+05 7.81e+05)
[08/27 00:20:38   2537s]               cpu = 0:04:17 real = 0:00:53.0 mem = 3282.9M
[08/27 00:20:38   2537s] OPERPROF: Finished npPlace at level 1, CPU:256.681, REAL:53.103, MEM:3186.9M
[08/27 00:20:38   2537s] no activity file in design. spp won't run.
[08/27 00:20:38   2537s] NP #FI/FS/SF FL/PI: 6864/64/0 31860/0
[08/27 00:20:38   2537s] no activity file in design. spp won't run.
[08/27 00:20:38   2537s] OPERPROF: Starting npPlace at level 1, MEM:3154.9M
[08/27 00:20:38   2537s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[08/27 00:20:38   2537s] No instances found in the vector
[08/27 00:20:38   2537s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3058.9M, DRC: 0)
[08/27 00:20:38   2537s] 0 (out of 0) MH cells were successfully legalized.
[08/27 00:20:48   2577s] Iteration 11: Total net bbox = 1.295e+06 (6.36e+05 6.60e+05)
[08/27 00:20:48   2577s]               Est.  stn bbox = 1.571e+06 (7.75e+05 7.96e+05)
[08/27 00:20:48   2577s]               cpu = 0:00:39.6 real = 0:00:10.0 mem = 3280.6M
[08/27 00:20:48   2577s] OPERPROF: Finished npPlace at level 1, CPU:39.684, REAL:10.006, MEM:3184.6M
[08/27 00:20:48   2577s] Move report: Timing Driven Placement moves 31860 insts, mean move: 12.81 um, max move: 180.11 um
[08/27 00:20:48   2577s] 	Max move on inst (i_croc_soc/i_croc/i_gpio/_0990_): (444.48, 1074.18) --> (391.16, 947.39)
[08/27 00:20:48   2577s] no activity file in design. spp won't run.
[08/27 00:20:48   2577s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:3056.6M
[08/27 00:20:48   2577s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:3056.6M
[08/27 00:20:48   2577s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.008, REAL:0.008, MEM:3056.6M
[08/27 00:20:48   2577s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3056.6M
[08/27 00:20:48   2577s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.002, REAL:0.002, MEM:3056.6M
[08/27 00:20:48   2577s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.040, REAL:0.040, MEM:3056.6M
[08/27 00:20:48   2577s] 
[08/27 00:20:48   2577s] Finished Incremental Placement (cpu=0:09:03, real=0:01:54, mem=3056.6M)
[08/27 00:20:48   2577s] CongRepair sets shifter mode to gplace
[08/27 00:20:48   2577s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3056.6M
[08/27 00:20:48   2577s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3056.6M
[08/27 00:20:48   2577s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3056.6M
[08/27 00:20:48   2577s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 00:20:48   2577s] All LLGs are deleted
[08/27 00:20:48   2577s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:3056.6M
[08/27 00:20:48   2577s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:3056.6M
[08/27 00:20:48   2577s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3056.6M
[08/27 00:20:48   2577s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:3056.6M
[08/27 00:20:48   2577s] Core basic site is CoreSite
[08/27 00:20:48   2577s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:20:48   2577s] Fast DP-INIT is on for default
[08/27 00:20:48   2577s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 00:20:48   2577s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.141, REAL:0.038, MEM:3056.6M
[08/27 00:20:48   2577s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.167, REAL:0.065, MEM:3056.6M
[08/27 00:20:48   2577s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3056.6MB).
[08/27 00:20:48   2577s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.207, REAL:0.105, MEM:3056.6M
[08/27 00:20:48   2577s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.207, REAL:0.105, MEM:3056.6M
[08/27 00:20:48   2577s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3813761.5
[08/27 00:20:48   2577s] OPERPROF:   Starting RefinePlace at level 2, MEM:3056.6M
[08/27 00:20:48   2577s] *** Starting refinePlace (0:42:58 mem=3056.6M) ***
[08/27 00:20:48   2577s] Total net bbox length = 1.338e+06 (6.758e+05 6.617e+05) (ext = 4.312e+04)
[08/27 00:20:48   2577s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 00:20:48   2577s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3056.6M
[08/27 00:20:48   2577s] Starting refinePlace ...
[08/27 00:20:48   2578s] ** Cut row section cpu time 0:00:00.0.
[08/27 00:20:48   2578s]    Spread Effort: high, pre-route mode, useDDP on.
[08/27 00:20:49   2578s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.8, real=0:00:01.0, mem=3056.6MB) @(0:42:58 - 0:42:59).
[08/27 00:20:49   2578s] Move report: preRPlace moves 31860 insts, mean move: 2.20 um, max move: 36.24 um
[08/27 00:20:49   2578s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_i/debug_single_step_o_reg): (1167.93, 1296.58) --> (1132.32, 1297.20)
[08/27 00:20:49   2578s] 	Length: 30 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_2
[08/27 00:20:49   2578s] 	Violation at original loc: Placement Blockage Violation
[08/27 00:20:49   2578s] wireLenOptFixPriorityInst 0 inst fixed
[08/27 00:20:49   2578s] tweakage running in 8 threads.
[08/27 00:20:49   2578s] Placement tweakage begins.
[08/27 00:20:49   2578s] wire length = 1.641e+06
[08/27 00:20:50   2581s] wire length = 1.584e+06
[08/27 00:20:50   2581s] Placement tweakage ends.
[08/27 00:20:50   2581s] Move report: tweak moves 6308 insts, mean move: 5.44 um, max move: 34.56 um
[08/27 00:20:50   2581s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_i/_4626_): (1094.88, 1297.20) --> (1129.44, 1297.20)
[08/27 00:20:50   2581s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.4, real=0:00:01.0, mem=3056.6MB) @(0:42:59 - 0:43:01).
[08/27 00:20:50   2581s] 
[08/27 00:20:50   2581s] Running Spiral MT with 8 threads  fetchWidth=196 
[08/27 00:20:51   2582s] Move report: legalization moves 190 insts, mean move: 5.46 um, max move: 22.98 um
[08/27 00:20:51   2582s] 	Max move on inst (i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap.i_tck_inv/i_inv): (604.80, 439.14) --> (585.60, 435.36)
[08/27 00:20:51   2582s] [CPU] RefinePlace/Legalization (cpu=0:00:01.4, real=0:00:01.0, mem=3056.6MB) @(0:43:01 - 0:43:03).
[08/27 00:20:51   2582s] Move report: Detail placement moves 31860 insts, mean move: 2.94 um, max move: 48.52 um
[08/27 00:20:51   2582s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_i/mcycle_counter_i.counter_val_o_56__reg): (908.81, 1334.17) --> (861.12, 1335.00)
[08/27 00:20:51   2582s] 	Runtime: CPU: 0:00:04.6 REAL: 0:00:03.0 MEM: 3056.6MB
[08/27 00:20:51   2582s] Statistics of distance of Instance movement in refine placement:
[08/27 00:20:51   2582s]   maximum (X+Y) =        48.52 um
[08/27 00:20:51   2582s]   inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_i/mcycle_counter_i.counter_val_o_56__reg) with max move: (908.808, 1334.17) -> (861.12, 1335)
[08/27 00:20:51   2582s]   mean    (X+Y) =         2.94 um
[08/27 00:20:51   2582s] Summary Report:
[08/27 00:20:51   2582s] Instances move: 31860 (out of 31860 movable)
[08/27 00:20:51   2582s] Instances flipped: 0
[08/27 00:20:51   2582s] Mean displacement: 2.94 um
[08/27 00:20:51   2582s] Max displacement: 48.52 um (Instance: i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_i/mcycle_counter_i.counter_val_o_56__reg) (908.808, 1334.17) -> (861.12, 1335)
[08/27 00:20:51   2582s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/27 00:20:51   2582s] Total instances moved : 31860
[08/27 00:20:51   2582s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:4.631, REAL:2.563, MEM:3056.6M
[08/27 00:20:51   2582s] Total net bbox length = 1.316e+06 (6.481e+05 6.675e+05) (ext = 4.297e+04)
[08/27 00:20:51   2582s] Runtime: CPU: 0:00:04.7 REAL: 0:00:03.0 MEM: 3056.6MB
[08/27 00:20:51   2582s] [CPU] RefinePlace/total (cpu=0:00:04.7, real=0:00:03.0, mem=3056.6MB) @(0:42:58 - 0:43:03).
[08/27 00:20:51   2582s] *** Finished refinePlace (0:43:03 mem=3056.6M) ***
[08/27 00:20:51   2582s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3813761.5
[08/27 00:20:51   2582s] OPERPROF:   Finished RefinePlace at level 2, CPU:4.724, REAL:2.657, MEM:3056.6M
[08/27 00:20:51   2582s] OPERPROF: Finished RefinePlace2 at level 1, CPU:5.024, REAL:2.786, MEM:3056.6M
[08/27 00:20:51   2582s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3056.6M
[08/27 00:20:51   2582s] Starting Early Global Route congestion estimation: mem = 3056.6M
[08/27 00:20:51   2582s] (I)       Started Loading and Dumping File ( Curr Mem: 3056.56 MB )
[08/27 00:20:51   2582s] (I)       Reading DB...
[08/27 00:20:51   2582s] (I)       Read data from FE... (mem=3056.6M)
[08/27 00:20:51   2582s] (I)       Read nodes and places... (mem=3056.6M)
[08/27 00:20:51   2582s] (I)       Done Read nodes and places (cpu=0.045s, mem=3056.6M)
[08/27 00:20:51   2582s] (I)       Read nets... (mem=3056.6M)
[08/27 00:20:51   2582s] (I)       Done Read nets (cpu=0.113s, mem=3056.6M)
[08/27 00:20:51   2582s] (I)       Done Read data from FE (cpu=0.158s, mem=3056.6M)
[08/27 00:20:51   2582s] (I)       before initializing RouteDB syMemory usage = 3056.6 MB
[08/27 00:20:51   2582s] (I)       == Non-default Options ==
[08/27 00:20:51   2582s] (I)       Maximum routing layer                              : 4
[08/27 00:20:51   2582s] (I)       Number threads                                     : 8
[08/27 00:20:51   2582s] (I)       Source-to-sink ratio                               : 0.300000
[08/27 00:20:51   2582s] (I)       Use non-blocking free Dbs wires                    : false
[08/27 00:20:51   2582s] (I)       Counted 50681 PG shapes. We will not process PG shapes layer by layer.
[08/27 00:20:51   2582s] (I)       Use row-based GCell size
[08/27 00:20:51   2582s] (I)       GCell unit size  : 3780
[08/27 00:20:51   2582s] (I)       GCell multiplier : 1
[08/27 00:20:51   2582s] (I)       build grid graph
[08/27 00:20:51   2582s] (I)       build grid graph start
[08/27 00:20:51   2582s] [NR-eGR] Track table information for default rule: 
[08/27 00:20:51   2582s] [NR-eGR] Metal1 has no routable track
[08/27 00:20:51   2582s] [NR-eGR] Metal2 has single uniform track structure
[08/27 00:20:51   2582s] [NR-eGR] Metal3 has single uniform track structure
[08/27 00:20:51   2582s] [NR-eGR] Metal4 has single uniform track structure
[08/27 00:20:51   2582s] (I)       build grid graph end
[08/27 00:20:51   2582s] (I)       ===========================================================================
[08/27 00:20:51   2582s] (I)       == Report All Rule Vias ==
[08/27 00:20:51   2582s] (I)       ===========================================================================
[08/27 00:20:51   2582s] (I)        Via Rule : (Default)
[08/27 00:20:51   2582s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/27 00:20:51   2582s] (I)       ---------------------------------------------------------------------------
[08/27 00:20:51   2582s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/27 00:20:51   2582s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/27 00:20:51   2582s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/27 00:20:51   2582s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/27 00:20:51   2582s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/27 00:20:51   2582s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/27 00:20:51   2582s] (I)       ===========================================================================
[08/27 00:20:51   2582s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 3056.56 MB )
[08/27 00:20:51   2582s] (I)       Num PG vias on layer 2 : 0
[08/27 00:20:51   2582s] (I)       Num PG vias on layer 3 : 0
[08/27 00:20:51   2582s] (I)       Num PG vias on layer 4 : 0
[08/27 00:20:51   2582s] [NR-eGR] Read 62330 PG shapes
[08/27 00:20:51   2582s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3056.56 MB )
[08/27 00:20:51   2582s] [NR-eGR] #Routing Blockages  : 0
[08/27 00:20:51   2582s] [NR-eGR] #Instance Blockages : 7085
[08/27 00:20:51   2582s] [NR-eGR] #PG Blockages       : 62330
[08/27 00:20:51   2582s] [NR-eGR] #Halo Blockages     : 0
[08/27 00:20:51   2582s] [NR-eGR] #Boundary Blockages : 0
[08/27 00:20:51   2582s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/27 00:20:51   2582s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/27 00:20:51   2582s] (I)       readDataFromPlaceDB
[08/27 00:20:51   2582s] (I)       Read net information..
[08/27 00:20:51   2582s] [NR-eGR] Read numTotalNets=32518  numIgnoredNets=48
[08/27 00:20:51   2582s] (I)       Read testcase time = 0.012 seconds
[08/27 00:20:51   2582s] 
[08/27 00:20:51   2582s] (I)       early_global_route_priority property id does not exist.
[08/27 00:20:51   2582s] (I)       Start initializing grid graph
[08/27 00:20:51   2582s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/27 00:20:51   2582s] (I)       End initializing grid graph
[08/27 00:20:51   2582s] (I)       Model blockages into capacity
[08/27 00:20:51   2582s] (I)       Read Num Blocks=91345  Num Prerouted Wires=0  Num CS=0
[08/27 00:20:51   2582s] (I)       Started Modeling ( Curr Mem: 3056.56 MB )
[08/27 00:20:51   2582s] (I)       Layer 1 (H) : #blockages 59861 : #preroutes 0
[08/27 00:20:51   2582s] (I)       Layer 2 (V) : #blockages 20920 : #preroutes 0
[08/27 00:20:51   2582s] (I)       Layer 3 (H) : #blockages 10564 : #preroutes 0
[08/27 00:20:51   2582s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3056.56 MB )
[08/27 00:20:51   2582s] (I)       -- layer congestion ratio --
[08/27 00:20:51   2582s] (I)       Layer 1 : 0.100000
[08/27 00:20:51   2582s] (I)       Layer 2 : 0.700000
[08/27 00:20:51   2582s] (I)       Layer 3 : 0.700000
[08/27 00:20:51   2582s] (I)       Layer 4 : 0.700000
[08/27 00:20:51   2582s] (I)       ----------------------------
[08/27 00:20:51   2582s] (I)       Number of ignored nets = 48
[08/27 00:20:51   2582s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/27 00:20:51   2582s] (I)       Number of clock nets = 7.  Ignored: No
[08/27 00:20:51   2582s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/27 00:20:51   2582s] (I)       Number of special nets = 0.  Ignored: Yes
[08/27 00:20:51   2582s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/27 00:20:51   2582s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/27 00:20:51   2582s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/27 00:20:51   2582s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/27 00:20:51   2582s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/27 00:20:51   2582s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[08/27 00:20:51   2582s] (I)       Before initializing Early Global Route syMemory usage = 3056.6 MB
[08/27 00:20:51   2582s] (I)       Ndr track 0 does not exist
[08/27 00:20:51   2582s] (I)       ---------------------Grid Graph Info--------------------
[08/27 00:20:51   2582s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/27 00:20:51   2582s] (I)       Core area           : (389760, 390000) - (1450560, 1450020)
[08/27 00:20:51   2582s] (I)       Site width          :   480  (dbu)
[08/27 00:20:51   2582s] (I)       Row height          :  3780  (dbu)
[08/27 00:20:51   2582s] (I)       GCell width         :  3780  (dbu)
[08/27 00:20:51   2582s] (I)       GCell height        :  3780  (dbu)
[08/27 00:20:51   2582s] (I)       Grid                :   487   487     4
[08/27 00:20:51   2582s] (I)       Layer numbers       :     1     2     3     4
[08/27 00:20:51   2582s] (I)       Vertical capacity   :     0     0  3780     0
[08/27 00:20:51   2582s] (I)       Horizontal capacity :     0  3780     0  3780
[08/27 00:20:51   2582s] (I)       Default wire width  :   160   200   200   200
[08/27 00:20:51   2582s] (I)       Default wire space  :   180   210   210   210
[08/27 00:20:51   2582s] (I)       Default wire pitch  :   340   410   410   410
[08/27 00:20:51   2582s] (I)       Default pitch size  :   340   420   480   420
[08/27 00:20:51   2582s] (I)       First track coord   :     0   240   480   240
[08/27 00:20:51   2582s] (I)       Num tracks per GCell: 11.12  9.00  7.88  9.00
[08/27 00:20:51   2582s] (I)       Total num of tracks :     0  4381  3833  4381
[08/27 00:20:51   2582s] (I)       Num of masks        :     1     1     1     1
[08/27 00:20:51   2582s] (I)       Num of trim masks   :     0     0     0     0
[08/27 00:20:51   2582s] (I)       --------------------------------------------------------
[08/27 00:20:51   2582s] 
[08/27 00:20:51   2582s] [NR-eGR] ============ Routing rule table ============
[08/27 00:20:51   2582s] [NR-eGR] Rule id: 0  Nets: 32470 
[08/27 00:20:51   2582s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/27 00:20:51   2582s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/27 00:20:51   2582s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 00:20:51   2582s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 00:20:51   2582s] [NR-eGR] ========================================
[08/27 00:20:51   2582s] [NR-eGR] 
[08/27 00:20:51   2582s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/27 00:20:51   2582s] (I)       blocked tracks on layer2 : = 860967 / 2133547 (40.35%)
[08/27 00:20:51   2582s] (I)       blocked tracks on layer3 : = 762503 / 1866671 (40.85%)
[08/27 00:20:51   2582s] (I)       blocked tracks on layer4 : = 797679 / 2133547 (37.39%)
[08/27 00:20:51   2582s] (I)       After initializing Early Global Route syMemory usage = 3056.6 MB
[08/27 00:20:51   2582s] (I)       Finished Loading and Dumping File ( CPU: 0.31 sec, Real: 0.31 sec, Curr Mem: 3056.56 MB )
[08/27 00:20:51   2582s] (I)       Reset routing kernel
[08/27 00:20:51   2582s] (I)       Started Global Routing ( Curr Mem: 3056.56 MB )
[08/27 00:20:51   2582s] (I)       ============= Initialization =============
[08/27 00:20:51   2582s] (I)       totalPins=119104  totalGlobalPin=115849 (97.27%)
[08/27 00:20:51   2582s] (I)       Started Net group 1 ( Curr Mem: 3056.56 MB )
[08/27 00:20:51   2582s] (I)       Started Build MST ( Curr Mem: 3056.56 MB )
[08/27 00:20:51   2582s] (I)       Generate topology with 8 threads
[08/27 00:20:51   2583s] (I)       Finished Build MST ( CPU: 0.08 sec, Real: 0.02 sec, Curr Mem: 3068.56 MB )
[08/27 00:20:51   2583s] (I)       total 2D Cap : 3778643 = (2659980 H, 1118663 V)
[08/27 00:20:51   2583s] [NR-eGR] Layer group 1: route 32470 net(s) in layer range [2, 4]
[08/27 00:20:51   2583s] (I)       
[08/27 00:20:51   2583s] (I)       ============  Phase 1a Route ============
[08/27 00:20:51   2583s] (I)       Started Phase 1a ( Curr Mem: 3060.56 MB )
[08/27 00:20:51   2583s] (I)       Started Pattern routing ( Curr Mem: 3060.56 MB )
[08/27 00:20:51   2583s] (I)       Finished Pattern routing ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 3060.56 MB )
[08/27 00:20:51   2583s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3060.56 MB )
[08/27 00:20:52   2583s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 180
[08/27 00:20:52   2583s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3060.56 MB )
[08/27 00:20:52   2583s] (I)       Usage: 430693 = (223246 H, 207447 V) = (8.39% H, 18.54% V) = (8.439e+05um H, 7.841e+05um V)
[08/27 00:20:52   2583s] (I)       Finished Phase 1a ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 3060.56 MB )
[08/27 00:20:52   2583s] (I)       
[08/27 00:20:52   2583s] (I)       ============  Phase 1b Route ============
[08/27 00:20:52   2583s] (I)       Started Phase 1b ( Curr Mem: 3060.56 MB )
[08/27 00:20:52   2583s] (I)       Started Monotonic routing ( Curr Mem: 3060.56 MB )
[08/27 00:20:52   2583s] (I)       Finished Monotonic routing ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3060.56 MB )
[08/27 00:20:52   2583s] (I)       Usage: 431665 = (223964 H, 207701 V) = (8.42% H, 18.57% V) = (8.466e+05um H, 7.851e+05um V)
[08/27 00:20:52   2583s] (I)       Overflow of layer group 1: 0.76% H + 2.39% V. EstWL: 1.631694e+06um
[08/27 00:20:52   2583s] (I)       Finished Phase 1b ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3060.56 MB )
[08/27 00:20:52   2583s] (I)       
[08/27 00:20:52   2583s] (I)       ============  Phase 1c Route ============
[08/27 00:20:52   2583s] (I)       Started Phase 1c ( Curr Mem: 3060.56 MB )
[08/27 00:20:52   2583s] (I)       Started Two level routing ( Curr Mem: 3060.56 MB )
[08/27 00:20:52   2583s] (I)       Level2 Grid: 98 x 98
[08/27 00:20:52   2583s] (I)       Started Two Level Routing ( Curr Mem: 3060.56 MB )
[08/27 00:20:52   2583s] (I)       Finished Two Level Routing ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3060.56 MB )
[08/27 00:20:52   2583s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 3060.56 MB )
[08/27 00:20:52   2583s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 3060.56 MB )
[08/27 00:20:52   2583s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 3060.56 MB )
[08/27 00:20:52   2583s] (I)       Finished Two level routing ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3060.56 MB )
[08/27 00:20:52   2583s] (I)       Usage: 435433 = (226934 H, 208499 V) = (8.53% H, 18.64% V) = (8.578e+05um H, 7.881e+05um V)
[08/27 00:20:52   2583s] (I)       Finished Phase 1c ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3060.56 MB )
[08/27 00:20:52   2583s] (I)       
[08/27 00:20:52   2583s] (I)       ============  Phase 1d Route ============
[08/27 00:20:52   2583s] (I)       Started Phase 1d ( Curr Mem: 3060.56 MB )
[08/27 00:20:52   2583s] (I)       Started Detoured routing ( Curr Mem: 3060.56 MB )
[08/27 00:20:52   2583s] (I)       Finished Detoured routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3060.56 MB )
[08/27 00:20:52   2583s] (I)       Usage: 435481 = (226954 H, 208527 V) = (8.53% H, 18.64% V) = (8.579e+05um H, 7.882e+05um V)
[08/27 00:20:52   2583s] (I)       Finished Phase 1d ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3060.56 MB )
[08/27 00:20:52   2583s] (I)       
[08/27 00:20:52   2583s] (I)       ============  Phase 1e Route ============
[08/27 00:20:52   2583s] (I)       Started Phase 1e ( Curr Mem: 3060.56 MB )
[08/27 00:20:52   2583s] (I)       Started Route legalization ( Curr Mem: 3060.56 MB )
[08/27 00:20:52   2583s] (I)       Started Legalize Blockage Violations ( Curr Mem: 3060.56 MB )
[08/27 00:20:52   2583s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3060.56 MB )
[08/27 00:20:52   2583s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3060.56 MB )
[08/27 00:20:52   2583s] (I)       Usage: 435481 = (226954 H, 208527 V) = (8.53% H, 18.64% V) = (8.579e+05um H, 7.882e+05um V)
[08/27 00:20:52   2583s] [NR-eGR] Early Global Route overflow of layer group 1: 0.02% H + 1.51% V. EstWL: 1.646118e+06um
[08/27 00:20:52   2583s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3060.56 MB )
[08/27 00:20:52   2583s] (I)       Started Layer assignment ( Curr Mem: 3060.56 MB )
[08/27 00:20:52   2583s] (I)       Current Layer assignment [Initialization] ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3060.56 MB )
[08/27 00:20:52   2583s] (I)       Running layer assignment with 8 threads
[08/27 00:20:52   2584s] (I)       Finished Layer assignment ( CPU: 0.69 sec, Real: 0.21 sec, Curr Mem: 3056.56 MB )
[08/27 00:20:52   2584s] (I)       Finished Net group 1 ( CPU: 1.21 sec, Real: 0.66 sec, Curr Mem: 3056.56 MB )
[08/27 00:20:52   2584s] (I)       
[08/27 00:20:52   2584s] (I)       ============  Phase 1l Route ============
[08/27 00:20:52   2584s] (I)       Started Phase 1l ( Curr Mem: 3056.56 MB )
[08/27 00:20:52   2584s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3056.56 MB )
[08/27 00:20:52   2584s] (I)       
[08/27 00:20:52   2584s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/27 00:20:52   2584s] [NR-eGR]                        OverCon           OverCon           OverCon            
[08/27 00:20:52   2584s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[08/27 00:20:52   2584s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[08/27 00:20:52   2584s] [NR-eGR] --------------------------------------------------------------------------------
[08/27 00:20:52   2584s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/27 00:20:52   2584s] [NR-eGR]  Metal2  (2)       158( 0.10%)        11( 0.01%)         9( 0.01%)   ( 0.11%) 
[08/27 00:20:52   2584s] [NR-eGR]  Metal3  (3)      2053( 1.28%)       148( 0.09%)         6( 0.00%)   ( 1.37%) 
[08/27 00:20:52   2584s] [NR-eGR]  Metal4  (4)        26( 0.02%)         1( 0.00%)         0( 0.00%)   ( 0.02%) 
[08/27 00:20:52   2584s] [NR-eGR] --------------------------------------------------------------------------------
[08/27 00:20:52   2584s] [NR-eGR] Total             2237( 0.46%)       160( 0.03%)        15( 0.00%)   ( 0.50%) 
[08/27 00:20:52   2584s] [NR-eGR] 
[08/27 00:20:52   2584s] (I)       Finished Global Routing ( CPU: 1.24 sec, Real: 0.69 sec, Curr Mem: 3056.56 MB )
[08/27 00:20:52   2584s] (I)       total 2D Cap : 3796759 = (2676311 H, 1120448 V)
[08/27 00:20:52   2584s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.01% H + 1.37% V
[08/27 00:20:52   2584s] [NR-eGR] Overflow after Early Global Route 0.01% H + 1.56% V
[08/27 00:20:52   2584s] Early Global Route congestion estimation runtime: 1.57 seconds, mem = 3056.6M
[08/27 00:20:52   2584s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.573, REAL:1.031, MEM:3056.6M
[08/27 00:20:52   2584s] OPERPROF: Starting HotSpotCal at level 1, MEM:3056.6M
[08/27 00:20:52   2584s] [hotspot] +------------+---------------+---------------+
[08/27 00:20:52   2584s] [hotspot] |            |   max hotspot | total hotspot |
[08/27 00:20:52   2584s] [hotspot] +------------+---------------+---------------+
[08/27 00:20:52   2584s] [hotspot] | normalized |         15.08 |         28.72 |
[08/27 00:20:52   2584s] [hotspot] +------------+---------------+---------------+
[08/27 00:20:52   2584s] Local HotSpot Analysis: normalized max congestion hotspot area = 15.08, normalized total congestion hotspot area = 28.72 (area is in unit of 4 std-cell row bins)
[08/27 00:20:52   2584s] [hotspot] max/total 15.08/28.72, big hotspot (>10) total 13.77
[08/27 00:20:52   2584s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[08/27 00:20:52   2584s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:20:52   2584s] [hotspot] | top |            hotspot bbox             | hotspot score |
[08/27 00:20:52   2584s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:20:52   2584s] [hotspot] |  1  |   544.74   605.46   605.22   665.94 |       10.95   |
[08/27 00:20:52   2584s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:20:52   2584s] [hotspot] |  2  |   998.34   998.58  1058.82  1059.06 |        3.41   |
[08/27 00:20:52   2584s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:20:52   2584s] [hotspot] |  3  |   544.74   544.98   605.22   605.46 |        3.15   |
[08/27 00:20:52   2584s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:20:52   2584s] [hotspot] |  4  |  1058.82   877.62  1119.30   938.10 |        2.10   |
[08/27 00:20:52   2584s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:20:52   2584s] [hotspot] |  5  |   544.74   665.94   605.22   726.42 |        1.77   |
[08/27 00:20:52   2584s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:20:52   2584s] Top 5 hotspots total area: 21.38
[08/27 00:20:52   2584s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.026, REAL:0.016, MEM:3056.6M
[08/27 00:20:52   2584s] 
[08/27 00:20:52   2584s] === incrementalPlace Internal Loop 3 ===
[08/27 00:20:52   2584s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[08/27 00:20:52   2584s] OPERPROF: Starting IPInitSPData at level 1, MEM:3056.6M
[08/27 00:20:52   2584s] #spOpts: N=130 minPadR=1.1 
[08/27 00:20:52   2584s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3056.6M
[08/27 00:20:52   2584s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:20:52   2584s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.132, REAL:0.133, MEM:3056.6M
[08/27 00:20:52   2584s] OPERPROF:   Starting post-place ADS at level 2, MEM:3056.6M
[08/27 00:20:52   2584s] ADSU 0.656 -> 0.668. GS 30.240
[08/27 00:20:52   2584s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.094, REAL:0.094, MEM:3056.6M
[08/27 00:20:52   2584s] OPERPROF:   Starting spMPad at level 2, MEM:3056.6M
[08/27 00:20:52   2584s] OPERPROF:     Starting spContextMPad at level 3, MEM:3056.6M
[08/27 00:20:52   2584s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:3056.6M
[08/27 00:20:52   2584s] OPERPROF:   Finished spMPad at level 2, CPU:0.015, REAL:0.015, MEM:3056.6M
[08/27 00:20:52   2584s] OPERPROF:   Starting spInitNetWt at level 2, MEM:3056.6M
[08/27 00:20:52   2584s] no activity file in design. spp won't run.
[08/27 00:20:52   2584s] [spp] 0
[08/27 00:20:52   2584s] [adp] 0:1:1:3
[08/27 00:20:52   2584s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.016, REAL:0.016, MEM:3056.6M
[08/27 00:20:52   2584s] SP #FI/SF FL/PI 0/0 31860/0
[08/27 00:20:52   2584s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.320, REAL:0.323, MEM:3056.6M
[08/27 00:20:52   2584s] OPERPROF: Starting CDPad at level 1, MEM:3056.6M
[08/27 00:20:52   2584s] 3DP is on.
[08/27 00:20:52   2584s] 3DP OF M2 0.002, M4 0.000. Diff 0
[08/27 00:20:52   2584s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000
[08/27 00:20:53   2585s] CDPadU 0.997 -> 1.003. R=0.679, N=31860, GS=3.780
[08/27 00:20:53   2585s] OPERPROF: Finished CDPad at level 1, CPU:0.600, REAL:0.176, MEM:3056.6M
[08/27 00:20:53   2585s] NP #FI/FS/SF FL/PI: 6864/64/0 31860/0
[08/27 00:20:53   2585s] no activity file in design. spp won't run.
[08/27 00:20:53   2585s] 
[08/27 00:20:53   2585s] AB Est...
[08/27 00:20:53   2585s] OPERPROF: Starting npPlace at level 1, MEM:3056.6M
[08/27 00:20:53   2585s] OPERPROF: Finished npPlace at level 1, CPU:0.131, REAL:0.072, MEM:3071.2M
[08/27 00:20:53   2585s] Iteration  4: Skipped, with CDP Off
[08/27 00:20:53   2585s] 
[08/27 00:20:53   2585s] AB Est...
[08/27 00:20:53   2585s] OPERPROF: Starting npPlace at level 1, MEM:3103.2M
[08/27 00:20:53   2585s] OPERPROF: Finished npPlace at level 1, CPU:0.130, REAL:0.059, MEM:3071.2M
[08/27 00:20:53   2585s] Iteration  5: Skipped, with CDP Off
[08/27 00:20:53   2585s] 
[08/27 00:20:53   2585s] AB Est...
[08/27 00:20:53   2585s] OPERPROF: Starting npPlace at level 1, MEM:3103.2M
[08/27 00:20:53   2586s] OPERPROF: Finished npPlace at level 1, CPU:0.141, REAL:0.061, MEM:3071.2M
[08/27 00:20:53   2586s] Iteration  6: Skipped, with CDP Off
[08/27 00:20:53   2586s] 
[08/27 00:20:53   2586s] AB Est...
[08/27 00:20:53   2586s] OPERPROF: Starting npPlace at level 1, MEM:3103.2M
[08/27 00:20:53   2586s] OPERPROF: Finished npPlace at level 1, CPU:0.125, REAL:0.062, MEM:3071.2M
[08/27 00:20:53   2586s] Iteration  7: Skipped, with CDP Off
[08/27 00:20:53   2586s] 
[08/27 00:20:53   2586s] AB Est...
[08/27 00:20:53   2586s] OPERPROF: Starting npPlace at level 1, MEM:3103.2M
[08/27 00:20:53   2586s] AB param 99.7% (31780/31860).
[08/27 00:20:53   2586s] OPERPROF: Finished npPlace at level 1, CPU:0.115, REAL:0.067, MEM:3071.2M
[08/27 00:20:53   2586s] AB WA 1.00. HSB #SP 0
[08/27 00:20:53   2586s] AB Full.
[08/27 00:20:53   2586s] OPERPROF: Starting npPlace at level 1, MEM:3199.2M
[08/27 00:20:53   2586s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[08/27 00:20:53   2586s] No instances found in the vector
[08/27 00:20:53   2586s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3103.2M, DRC: 0)
[08/27 00:20:53   2586s] 0 (out of 0) MH cells were successfully legalized.
[08/27 00:21:03   2632s] Iteration  8: Total net bbox = 1.191e+06 (5.88e+05 6.03e+05)
[08/27 00:21:03   2632s]               Est.  stn bbox = 1.460e+06 (7.23e+05 7.37e+05)
[08/27 00:21:03   2632s]               cpu = 0:00:46.0 real = 0:00:10.0 mem = 3275.2M
[08/27 00:21:03   2632s] OPERPROF: Finished npPlace at level 1, CPU:46.053, REAL:9.904, MEM:3179.2M
[08/27 00:21:03   2633s] no activity file in design. spp won't run.
[08/27 00:21:03   2633s] NP #FI/FS/SF FL/PI: 6864/64/0 31860/0
[08/27 00:21:03   2633s] no activity file in design. spp won't run.
[08/27 00:21:04   2633s] OPERPROF: Starting npPlace at level 1, MEM:3147.2M
[08/27 00:21:04   2633s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[08/27 00:21:04   2633s] No instances found in the vector
[08/27 00:21:04   2633s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3051.2M, DRC: 0)
[08/27 00:21:04   2633s] 0 (out of 0) MH cells were successfully legalized.
[08/27 00:21:28   2754s] Iteration  9: Total net bbox = 1.170e+06 (5.79e+05 5.91e+05)
[08/27 00:21:28   2754s]               Est.  stn bbox = 1.439e+06 (7.16e+05 7.23e+05)
[08/27 00:21:28   2754s]               cpu = 0:02:01 real = 0:00:24.0 mem = 3293.2M
[08/27 00:21:28   2754s] OPERPROF: Finished npPlace at level 1, CPU:120.745, REAL:23.950, MEM:3197.2M
[08/27 00:21:28   2754s] no activity file in design. spp won't run.
[08/27 00:21:28   2754s] NP #FI/FS/SF FL/PI: 6864/64/0 31860/0
[08/27 00:21:28   2754s] no activity file in design. spp won't run.
[08/27 00:21:28   2754s] OPERPROF: Starting npPlace at level 1, MEM:3165.2M
[08/27 00:21:28   2754s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[08/27 00:21:28   2754s] No instances found in the vector
[08/27 00:21:28   2754s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3069.2M, DRC: 0)
[08/27 00:21:28   2754s] 0 (out of 0) MH cells were successfully legalized.
[08/27 00:22:26   3033s] Iteration 10: Total net bbox = 1.271e+06 (6.29e+05 6.42e+05)
[08/27 00:22:26   3033s]               Est.  stn bbox = 1.550e+06 (7.71e+05 7.80e+05)
[08/27 00:22:26   3033s]               cpu = 0:04:39 real = 0:00:58.0 mem = 3297.2M
[08/27 00:22:26   3033s] OPERPROF: Finished npPlace at level 1, CPU:279.337, REAL:57.749, MEM:3201.2M
[08/27 00:22:26   3034s] no activity file in design. spp won't run.
[08/27 00:22:26   3034s] NP #FI/FS/SF FL/PI: 6864/64/0 31860/0
[08/27 00:22:26   3034s] no activity file in design. spp won't run.
[08/27 00:22:26   3034s] OPERPROF: Starting npPlace at level 1, MEM:3169.2M
[08/27 00:22:26   3034s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[08/27 00:22:26   3034s] No instances found in the vector
[08/27 00:22:26   3034s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3073.2M, DRC: 0)
[08/27 00:22:26   3034s] 0 (out of 0) MH cells were successfully legalized.
[08/27 00:22:37   3079s] Iteration 11: Total net bbox = 1.295e+06 (6.36e+05 6.60e+05)
[08/27 00:22:37   3079s]               Est.  stn bbox = 1.571e+06 (7.76e+05 7.95e+05)
[08/27 00:22:37   3079s]               cpu = 0:00:45.0 real = 0:00:11.0 mem = 3294.0M
[08/27 00:22:37   3079s] OPERPROF: Finished npPlace at level 1, CPU:45.031, REAL:11.448, MEM:3198.0M
[08/27 00:22:37   3079s] Move report: Timing Driven Placement moves 31860 insts, mean move: 10.08 um, max move: 150.37 um
[08/27 00:22:37   3079s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_OFC3637_i_ibex_ex_block_i_multdiv_operand_b_i_9): (1056.96, 968.34) --> (1034.11, 840.82)
[08/27 00:22:37   3079s] no activity file in design. spp won't run.
[08/27 00:22:37   3079s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:3070.0M
[08/27 00:22:37   3079s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:3070.0M
[08/27 00:22:37   3079s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.006, REAL:0.006, MEM:3070.0M
[08/27 00:22:38   3079s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3070.0M
[08/27 00:22:38   3079s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.003, REAL:0.003, MEM:3070.0M
[08/27 00:22:38   3079s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.035, REAL:0.036, MEM:3070.0M
[08/27 00:22:38   3079s] 
[08/27 00:22:38   3079s] Finished Incremental Placement (cpu=0:08:15, real=0:01:46, mem=3070.0M)
[08/27 00:22:38   3079s] CongRepair sets shifter mode to gplace
[08/27 00:22:38   3079s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3070.0M
[08/27 00:22:38   3079s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3070.0M
[08/27 00:22:38   3079s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3070.0M
[08/27 00:22:38   3079s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 00:22:38   3079s] All LLGs are deleted
[08/27 00:22:38   3079s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:3070.0M
[08/27 00:22:38   3079s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:3070.0M
[08/27 00:22:38   3079s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3070.0M
[08/27 00:22:38   3079s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:3070.0M
[08/27 00:22:38   3079s] Core basic site is CoreSite
[08/27 00:22:38   3079s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:22:38   3079s] Fast DP-INIT is on for default
[08/27 00:22:38   3079s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 00:22:38   3079s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.124, REAL:0.033, MEM:3070.0M
[08/27 00:22:38   3079s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.147, REAL:0.057, MEM:3070.0M
[08/27 00:22:38   3079s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3070.0MB).
[08/27 00:22:38   3079s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.183, REAL:0.093, MEM:3070.0M
[08/27 00:22:38   3079s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.183, REAL:0.093, MEM:3070.0M
[08/27 00:22:38   3079s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3813761.6
[08/27 00:22:38   3079s] OPERPROF:   Starting RefinePlace at level 2, MEM:3070.0M
[08/27 00:22:38   3079s] *** Starting refinePlace (0:51:20 mem=3070.0M) ***
[08/27 00:22:38   3079s] Total net bbox length = 1.338e+06 (6.758e+05 6.618e+05) (ext = 4.284e+04)
[08/27 00:22:38   3079s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 00:22:38   3079s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3070.0M
[08/27 00:22:38   3079s] Starting refinePlace ...
[08/27 00:22:38   3079s] ** Cut row section cpu time 0:00:00.0.
[08/27 00:22:38   3079s]    Spread Effort: high, pre-route mode, useDDP on.
[08/27 00:22:38   3080s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.7, real=0:00:00.0, mem=3070.0MB) @(0:51:20 - 0:51:21).
[08/27 00:22:38   3080s] Move report: preRPlace moves 31860 insts, mean move: 2.46 um, max move: 39.53 um
[08/27 00:22:38   3080s] 	Max move on inst (i_croc_soc/i_croc/i_dm_top.i_dm_top/i_dm_csrs.progbuf_o_175__reg): (456.75, 1071.80) --> (494.88, 1070.40)
[08/27 00:22:38   3080s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/27 00:22:38   3080s] wireLenOptFixPriorityInst 0 inst fixed
[08/27 00:22:38   3080s] tweakage running in 8 threads.
[08/27 00:22:38   3080s] Placement tweakage begins.
[08/27 00:22:38   3080s] wire length = 1.648e+06
[08/27 00:22:39   3082s] wire length = 1.590e+06
[08/27 00:22:39   3082s] Placement tweakage ends.
[08/27 00:22:39   3082s] Move report: tweak moves 6729 insts, mean move: 5.57 um, max move: 37.44 um
[08/27 00:22:39   3082s] 	Max move on inst (i_croc_soc/i_croc/i_uart/ictc_preCTS_FE_OFC1717_03434): (1331.52, 1282.08) --> (1368.96, 1282.08)
[08/27 00:22:39   3082s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.2, real=0:00:01.0, mem=3070.0MB) @(0:51:21 - 0:51:23).
[08/27 00:22:39   3082s] 
[08/27 00:22:39   3082s] Running Spiral MT with 8 threads  fetchWidth=196 
[08/27 00:22:40   3084s] Move report: legalization moves 164 insts, mean move: 5.81 um, max move: 20.94 um
[08/27 00:22:40   3084s] 	Max move on inst (i_croc_soc/i_croc/i_dmi_jtag/_1116_): (603.84, 469.38) --> (594.24, 458.04)
[08/27 00:22:40   3084s] [CPU] RefinePlace/Legalization (cpu=0:00:01.3, real=0:00:01.0, mem=3070.0MB) @(0:51:23 - 0:51:24).
[08/27 00:22:40   3084s] Move report: Detail placement moves 31860 insts, mean move: 3.21 um, max move: 47.69 um
[08/27 00:22:40   3084s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_i/mcycle_counter_i.counter_val_o_7__reg): (1100.39, 1367.10) --> (1054.56, 1365.24)
[08/27 00:22:40   3084s] 	Runtime: CPU: 0:00:04.2 REAL: 0:00:02.0 MEM: 3070.0MB
[08/27 00:22:40   3084s] Statistics of distance of Instance movement in refine placement:
[08/27 00:22:40   3084s]   maximum (X+Y) =        47.69 um
[08/27 00:22:40   3084s]   inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_i/mcycle_counter_i.counter_val_o_7__reg) with max move: (1100.39, 1367.1) -> (1054.56, 1365.24)
[08/27 00:22:40   3084s]   mean    (X+Y) =         3.21 um
[08/27 00:22:40   3084s] Summary Report:
[08/27 00:22:40   3084s] Instances move: 31860 (out of 31860 movable)
[08/27 00:22:40   3084s] Instances flipped: 0
[08/27 00:22:40   3084s] Mean displacement: 3.21 um
[08/27 00:22:40   3084s] Max displacement: 47.69 um (Instance: i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_i/mcycle_counter_i.counter_val_o_7__reg) (1100.39, 1367.1) -> (1054.56, 1365.24)
[08/27 00:22:40   3084s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/27 00:22:40   3084s] Total instances moved : 31860
[08/27 00:22:40   3084s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:4.234, REAL:2.295, MEM:3070.0M
[08/27 00:22:40   3084s] Total net bbox length = 1.321e+06 (6.533e+05 6.674e+05) (ext = 4.278e+04)
[08/27 00:22:40   3084s] Runtime: CPU: 0:00:04.3 REAL: 0:00:02.0 MEM: 3070.0MB
[08/27 00:22:40   3084s] [CPU] RefinePlace/total (cpu=0:00:04.3, real=0:00:02.0, mem=3070.0MB) @(0:51:20 - 0:51:24).
[08/27 00:22:40   3084s] *** Finished refinePlace (0:51:24 mem=3070.0M) ***
[08/27 00:22:40   3084s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3813761.6
[08/27 00:22:40   3084s] OPERPROF:   Finished RefinePlace at level 2, CPU:4.310, REAL:2.372, MEM:3070.0M
[08/27 00:22:40   3084s] OPERPROF: Finished RefinePlace2 at level 1, CPU:4.577, REAL:2.487, MEM:3070.0M
[08/27 00:22:40   3084s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3070.0M
[08/27 00:22:40   3084s] Starting Early Global Route congestion estimation: mem = 3070.0M
[08/27 00:22:40   3084s] (I)       Started Loading and Dumping File ( Curr Mem: 3069.96 MB )
[08/27 00:22:40   3084s] (I)       Reading DB...
[08/27 00:22:40   3084s] (I)       Read data from FE... (mem=3070.0M)
[08/27 00:22:40   3084s] (I)       Read nodes and places... (mem=3070.0M)
[08/27 00:22:40   3084s] (I)       Done Read nodes and places (cpu=0.041s, mem=3070.0M)
[08/27 00:22:40   3084s] (I)       Read nets... (mem=3070.0M)
[08/27 00:22:40   3084s] (I)       Done Read nets (cpu=0.103s, mem=3070.0M)
[08/27 00:22:40   3084s] (I)       Done Read data from FE (cpu=0.144s, mem=3070.0M)
[08/27 00:22:40   3084s] (I)       before initializing RouteDB syMemory usage = 3070.0 MB
[08/27 00:22:40   3084s] (I)       == Non-default Options ==
[08/27 00:22:40   3084s] (I)       Maximum routing layer                              : 4
[08/27 00:22:40   3084s] (I)       Number threads                                     : 8
[08/27 00:22:40   3084s] (I)       Source-to-sink ratio                               : 0.300000
[08/27 00:22:40   3084s] (I)       Use non-blocking free Dbs wires                    : false
[08/27 00:22:40   3084s] (I)       Counted 50681 PG shapes. We will not process PG shapes layer by layer.
[08/27 00:22:40   3084s] (I)       Use row-based GCell size
[08/27 00:22:40   3084s] (I)       GCell unit size  : 3780
[08/27 00:22:40   3084s] (I)       GCell multiplier : 1
[08/27 00:22:40   3084s] (I)       build grid graph
[08/27 00:22:40   3084s] (I)       build grid graph start
[08/27 00:22:40   3084s] [NR-eGR] Track table information for default rule: 
[08/27 00:22:40   3084s] [NR-eGR] Metal1 has no routable track
[08/27 00:22:40   3084s] [NR-eGR] Metal2 has single uniform track structure
[08/27 00:22:40   3084s] [NR-eGR] Metal3 has single uniform track structure
[08/27 00:22:40   3084s] [NR-eGR] Metal4 has single uniform track structure
[08/27 00:22:40   3084s] (I)       build grid graph end
[08/27 00:22:40   3084s] (I)       ===========================================================================
[08/27 00:22:40   3084s] (I)       == Report All Rule Vias ==
[08/27 00:22:40   3084s] (I)       ===========================================================================
[08/27 00:22:40   3084s] (I)        Via Rule : (Default)
[08/27 00:22:40   3084s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/27 00:22:40   3084s] (I)       ---------------------------------------------------------------------------
[08/27 00:22:40   3084s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/27 00:22:40   3084s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/27 00:22:40   3084s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/27 00:22:40   3084s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/27 00:22:40   3084s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/27 00:22:40   3084s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/27 00:22:40   3084s] (I)       ===========================================================================
[08/27 00:22:40   3084s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 3069.96 MB )
[08/27 00:22:40   3084s] (I)       Num PG vias on layer 2 : 0
[08/27 00:22:40   3084s] (I)       Num PG vias on layer 3 : 0
[08/27 00:22:40   3084s] (I)       Num PG vias on layer 4 : 0
[08/27 00:22:40   3084s] [NR-eGR] Read 62330 PG shapes
[08/27 00:22:40   3084s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3069.96 MB )
[08/27 00:22:40   3084s] [NR-eGR] #Routing Blockages  : 0
[08/27 00:22:40   3084s] [NR-eGR] #Instance Blockages : 7085
[08/27 00:22:40   3084s] [NR-eGR] #PG Blockages       : 62330
[08/27 00:22:40   3084s] [NR-eGR] #Halo Blockages     : 0
[08/27 00:22:40   3084s] [NR-eGR] #Boundary Blockages : 0
[08/27 00:22:40   3084s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/27 00:22:40   3084s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/27 00:22:40   3084s] (I)       readDataFromPlaceDB
[08/27 00:22:40   3084s] (I)       Read net information..
[08/27 00:22:40   3084s] [NR-eGR] Read numTotalNets=32518  numIgnoredNets=48
[08/27 00:22:40   3084s] (I)       Read testcase time = 0.012 seconds
[08/27 00:22:40   3084s] 
[08/27 00:22:40   3084s] (I)       early_global_route_priority property id does not exist.
[08/27 00:22:40   3084s] (I)       Start initializing grid graph
[08/27 00:22:40   3084s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/27 00:22:40   3084s] (I)       End initializing grid graph
[08/27 00:22:40   3084s] (I)       Model blockages into capacity
[08/27 00:22:40   3084s] (I)       Read Num Blocks=91345  Num Prerouted Wires=0  Num CS=0
[08/27 00:22:40   3084s] (I)       Started Modeling ( Curr Mem: 3069.96 MB )
[08/27 00:22:40   3084s] (I)       Layer 1 (H) : #blockages 59861 : #preroutes 0
[08/27 00:22:40   3084s] (I)       Layer 2 (V) : #blockages 20920 : #preroutes 0
[08/27 00:22:40   3084s] (I)       Layer 3 (H) : #blockages 10564 : #preroutes 0
[08/27 00:22:40   3084s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3069.96 MB )
[08/27 00:22:40   3084s] (I)       -- layer congestion ratio --
[08/27 00:22:40   3084s] (I)       Layer 1 : 0.100000
[08/27 00:22:40   3084s] (I)       Layer 2 : 0.700000
[08/27 00:22:40   3084s] (I)       Layer 3 : 0.700000
[08/27 00:22:40   3084s] (I)       Layer 4 : 0.700000
[08/27 00:22:40   3084s] (I)       ----------------------------
[08/27 00:22:40   3084s] (I)       Number of ignored nets = 48
[08/27 00:22:40   3084s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/27 00:22:40   3084s] (I)       Number of clock nets = 7.  Ignored: No
[08/27 00:22:40   3084s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/27 00:22:40   3084s] (I)       Number of special nets = 0.  Ignored: Yes
[08/27 00:22:40   3084s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/27 00:22:40   3084s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/27 00:22:40   3084s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/27 00:22:40   3084s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/27 00:22:40   3084s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/27 00:22:40   3084s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[08/27 00:22:40   3084s] (I)       Before initializing Early Global Route syMemory usage = 3070.0 MB
[08/27 00:22:40   3084s] (I)       Ndr track 0 does not exist
[08/27 00:22:40   3084s] (I)       ---------------------Grid Graph Info--------------------
[08/27 00:22:40   3084s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/27 00:22:40   3084s] (I)       Core area           : (389760, 390000) - (1450560, 1450020)
[08/27 00:22:40   3084s] (I)       Site width          :   480  (dbu)
[08/27 00:22:40   3084s] (I)       Row height          :  3780  (dbu)
[08/27 00:22:40   3084s] (I)       GCell width         :  3780  (dbu)
[08/27 00:22:40   3084s] (I)       GCell height        :  3780  (dbu)
[08/27 00:22:40   3084s] (I)       Grid                :   487   487     4
[08/27 00:22:40   3084s] (I)       Layer numbers       :     1     2     3     4
[08/27 00:22:40   3084s] (I)       Vertical capacity   :     0     0  3780     0
[08/27 00:22:40   3084s] (I)       Horizontal capacity :     0  3780     0  3780
[08/27 00:22:40   3084s] (I)       Default wire width  :   160   200   200   200
[08/27 00:22:40   3084s] (I)       Default wire space  :   180   210   210   210
[08/27 00:22:40   3084s] (I)       Default wire pitch  :   340   410   410   410
[08/27 00:22:40   3084s] (I)       Default pitch size  :   340   420   480   420
[08/27 00:22:40   3084s] (I)       First track coord   :     0   240   480   240
[08/27 00:22:40   3084s] (I)       Num tracks per GCell: 11.12  9.00  7.88  9.00
[08/27 00:22:40   3084s] (I)       Total num of tracks :     0  4381  3833  4381
[08/27 00:22:40   3084s] (I)       Num of masks        :     1     1     1     1
[08/27 00:22:40   3084s] (I)       Num of trim masks   :     0     0     0     0
[08/27 00:22:40   3084s] (I)       --------------------------------------------------------
[08/27 00:22:40   3084s] 
[08/27 00:22:40   3084s] [NR-eGR] ============ Routing rule table ============
[08/27 00:22:40   3084s] [NR-eGR] Rule id: 0  Nets: 32470 
[08/27 00:22:40   3084s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/27 00:22:40   3084s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/27 00:22:40   3084s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 00:22:40   3084s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 00:22:40   3084s] [NR-eGR] ========================================
[08/27 00:22:40   3084s] [NR-eGR] 
[08/27 00:22:40   3084s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/27 00:22:40   3084s] (I)       blocked tracks on layer2 : = 860903 / 2133547 (40.35%)
[08/27 00:22:40   3084s] (I)       blocked tracks on layer3 : = 762503 / 1866671 (40.85%)
[08/27 00:22:40   3084s] (I)       blocked tracks on layer4 : = 797679 / 2133547 (37.39%)
[08/27 00:22:40   3084s] (I)       After initializing Early Global Route syMemory usage = 3070.0 MB
[08/27 00:22:40   3084s] (I)       Finished Loading and Dumping File ( CPU: 0.30 sec, Real: 0.30 sec, Curr Mem: 3069.96 MB )
[08/27 00:22:40   3084s] (I)       Reset routing kernel
[08/27 00:22:40   3084s] (I)       Started Global Routing ( Curr Mem: 3069.96 MB )
[08/27 00:22:40   3084s] (I)       ============= Initialization =============
[08/27 00:22:40   3084s] (I)       totalPins=119104  totalGlobalPin=115808 (97.23%)
[08/27 00:22:40   3084s] (I)       Started Net group 1 ( Curr Mem: 3069.96 MB )
[08/27 00:22:40   3084s] (I)       Started Build MST ( Curr Mem: 3069.96 MB )
[08/27 00:22:40   3084s] (I)       Generate topology with 8 threads
[08/27 00:22:40   3084s] (I)       Finished Build MST ( CPU: 0.08 sec, Real: 0.02 sec, Curr Mem: 3081.96 MB )
[08/27 00:22:40   3084s] (I)       total 2D Cap : 3778661 = (2659998 H, 1118663 V)
[08/27 00:22:40   3084s] [NR-eGR] Layer group 1: route 32470 net(s) in layer range [2, 4]
[08/27 00:22:40   3084s] (I)       
[08/27 00:22:40   3084s] (I)       ============  Phase 1a Route ============
[08/27 00:22:40   3084s] (I)       Started Phase 1a ( Curr Mem: 3073.96 MB )
[08/27 00:22:40   3084s] (I)       Started Pattern routing ( Curr Mem: 3073.96 MB )
[08/27 00:22:41   3084s] (I)       Finished Pattern routing ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 3073.96 MB )
[08/27 00:22:41   3084s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3073.96 MB )
[08/27 00:22:41   3084s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 180
[08/27 00:22:41   3084s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3073.96 MB )
[08/27 00:22:41   3084s] (I)       Usage: 432289 = (224806 H, 207483 V) = (8.45% H, 18.55% V) = (8.498e+05um H, 7.843e+05um V)
[08/27 00:22:41   3084s] (I)       Finished Phase 1a ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 3073.96 MB )
[08/27 00:22:41   3084s] (I)       
[08/27 00:22:41   3084s] (I)       ============  Phase 1b Route ============
[08/27 00:22:41   3084s] (I)       Started Phase 1b ( Curr Mem: 3073.96 MB )
[08/27 00:22:41   3084s] (I)       Started Monotonic routing ( Curr Mem: 3073.96 MB )
[08/27 00:22:41   3084s] (I)       Finished Monotonic routing ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3073.96 MB )
[08/27 00:22:41   3084s] (I)       Usage: 433285 = (225482 H, 207803 V) = (8.48% H, 18.58% V) = (8.523e+05um H, 7.855e+05um V)
[08/27 00:22:41   3084s] (I)       Overflow of layer group 1: 0.74% H + 2.59% V. EstWL: 1.637817e+06um
[08/27 00:22:41   3084s] (I)       Finished Phase 1b ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3073.96 MB )
[08/27 00:22:41   3084s] (I)       
[08/27 00:22:41   3084s] (I)       ============  Phase 1c Route ============
[08/27 00:22:41   3084s] (I)       Started Phase 1c ( Curr Mem: 3073.96 MB )
[08/27 00:22:41   3084s] (I)       Started Two level routing ( Curr Mem: 3073.96 MB )
[08/27 00:22:41   3084s] (I)       Level2 Grid: 98 x 98
[08/27 00:22:41   3084s] (I)       Started Two Level Routing ( Curr Mem: 3073.96 MB )
[08/27 00:22:41   3084s] (I)       Finished Two Level Routing ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3073.96 MB )
[08/27 00:22:41   3084s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 3073.96 MB )
[08/27 00:22:41   3084s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3073.96 MB )
[08/27 00:22:41   3084s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3073.96 MB )
[08/27 00:22:41   3084s] (I)       Finished Two level routing ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3073.96 MB )
[08/27 00:22:41   3084s] (I)       Usage: 437245 = (228710 H, 208535 V) = (8.60% H, 18.64% V) = (8.645e+05um H, 7.883e+05um V)
[08/27 00:22:41   3084s] (I)       Finished Phase 1c ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3073.96 MB )
[08/27 00:22:41   3084s] (I)       
[08/27 00:22:41   3084s] (I)       ============  Phase 1d Route ============
[08/27 00:22:41   3084s] (I)       Started Phase 1d ( Curr Mem: 3073.96 MB )
[08/27 00:22:41   3084s] (I)       Started Detoured routing ( Curr Mem: 3073.96 MB )
[08/27 00:22:41   3084s] (I)       Finished Detoured routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3073.96 MB )
[08/27 00:22:41   3084s] (I)       Usage: 437256 = (228721 H, 208535 V) = (8.60% H, 18.64% V) = (8.646e+05um H, 7.883e+05um V)
[08/27 00:22:41   3084s] (I)       Finished Phase 1d ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3073.96 MB )
[08/27 00:22:41   3084s] (I)       
[08/27 00:22:41   3084s] (I)       ============  Phase 1e Route ============
[08/27 00:22:41   3084s] (I)       Started Phase 1e ( Curr Mem: 3073.96 MB )
[08/27 00:22:41   3084s] (I)       Started Route legalization ( Curr Mem: 3073.96 MB )
[08/27 00:22:41   3084s] (I)       Started Legalize Blockage Violations ( Curr Mem: 3073.96 MB )
[08/27 00:22:41   3085s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3073.96 MB )
[08/27 00:22:41   3085s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3073.96 MB )
[08/27 00:22:41   3085s] (I)       Usage: 437256 = (228721 H, 208535 V) = (8.60% H, 18.64% V) = (8.646e+05um H, 7.883e+05um V)
[08/27 00:22:41   3085s] [NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 1.63% V. EstWL: 1.652828e+06um
[08/27 00:22:41   3085s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3073.96 MB )
[08/27 00:22:41   3085s] (I)       Started Layer assignment ( Curr Mem: 3073.96 MB )
[08/27 00:22:41   3085s] (I)       Current Layer assignment [Initialization] ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3073.96 MB )
[08/27 00:22:41   3085s] (I)       Running layer assignment with 8 threads
[08/27 00:22:41   3085s] (I)       Finished Layer assignment ( CPU: 0.56 sec, Real: 0.17 sec, Curr Mem: 3069.96 MB )
[08/27 00:22:41   3085s] (I)       Finished Net group 1 ( CPU: 1.04 sec, Real: 0.59 sec, Curr Mem: 3069.96 MB )
[08/27 00:22:41   3085s] (I)       
[08/27 00:22:41   3085s] (I)       ============  Phase 1l Route ============
[08/27 00:22:41   3085s] (I)       Started Phase 1l ( Curr Mem: 3069.96 MB )
[08/27 00:22:41   3085s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3069.96 MB )
[08/27 00:22:41   3085s] (I)       
[08/27 00:22:41   3085s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/27 00:22:41   3085s] [NR-eGR]                        OverCon           OverCon           OverCon            
[08/27 00:22:41   3085s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[08/27 00:22:41   3085s] [NR-eGR]       Layer              (1-4)             (5-8)             (9-9)    OverCon 
[08/27 00:22:41   3085s] [NR-eGR] --------------------------------------------------------------------------------
[08/27 00:22:41   3085s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/27 00:22:41   3085s] [NR-eGR]  Metal2  (2)       162( 0.10%)        25( 0.02%)         2( 0.00%)   ( 0.12%) 
[08/27 00:22:41   3085s] [NR-eGR]  Metal3  (3)      2426( 1.51%)         3( 0.00%)         0( 0.00%)   ( 1.51%) 
[08/27 00:22:41   3085s] [NR-eGR]  Metal4  (4)        25( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[08/27 00:22:41   3085s] [NR-eGR] --------------------------------------------------------------------------------
[08/27 00:22:41   3085s] [NR-eGR] Total             2613( 0.54%)        28( 0.01%)         2( 0.00%)   ( 0.55%) 
[08/27 00:22:41   3085s] [NR-eGR] 
[08/27 00:22:41   3085s] (I)       Finished Global Routing ( CPU: 1.07 sec, Real: 0.62 sec, Curr Mem: 3069.96 MB )
[08/27 00:22:41   3085s] (I)       total 2D Cap : 3796659 = (2676211 H, 1120448 V)
[08/27 00:22:41   3085s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.02% H + 1.51% V
[08/27 00:22:41   3085s] [NR-eGR] Overflow after Early Global Route 0.03% H + 1.70% V
[08/27 00:22:41   3085s] Early Global Route congestion estimation runtime: 1.39 seconds, mem = 3070.0M
[08/27 00:22:41   3085s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.392, REAL:0.947, MEM:3070.0M
[08/27 00:22:41   3085s] OPERPROF: Starting HotSpotCal at level 1, MEM:3070.0M
[08/27 00:22:41   3085s] [hotspot] +------------+---------------+---------------+
[08/27 00:22:41   3085s] [hotspot] |            |   max hotspot | total hotspot |
[08/27 00:22:41   3085s] [hotspot] +------------+---------------+---------------+
[08/27 00:22:41   3085s] [hotspot] | normalized |         22.49 |         35.21 |
[08/27 00:22:41   3085s] [hotspot] +------------+---------------+---------------+
[08/27 00:22:41   3085s] Local HotSpot Analysis: normalized max congestion hotspot area = 22.49, normalized total congestion hotspot area = 35.21 (area is in unit of 4 std-cell row bins)
[08/27 00:22:41   3085s] [hotspot] max/total 22.49/35.21, big hotspot (>10) total 22.49
[08/27 00:22:41   3085s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[08/27 00:22:41   3085s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:22:41   3085s] [hotspot] | top |            hotspot bbox             | hotspot score |
[08/27 00:22:41   3085s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:22:41   3085s] [hotspot] |  1  |   544.74   575.22   605.22   665.94 |       19.93   |
[08/27 00:22:41   3085s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:22:41   3085s] [hotspot] |  2  |   998.34   907.86  1058.82   968.34 |        3.28   |
[08/27 00:22:41   3085s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:22:41   3085s] [hotspot] |  3  |   544.74   514.74   605.22   575.22 |        1.84   |
[08/27 00:22:41   3085s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:22:41   3085s] [hotspot] |  4  |   544.74   665.94   605.22   726.42 |        1.51   |
[08/27 00:22:41   3085s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:22:41   3085s] [hotspot] |  5  |   998.34   968.34  1058.82  1028.82 |        1.05   |
[08/27 00:22:41   3085s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:22:41   3085s] Top 5 hotspots total area: 27.61
[08/27 00:22:41   3085s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.028, REAL:0.018, MEM:3070.0M
[08/27 00:22:41   3085s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3070.0M
[08/27 00:22:41   3085s] Starting Early Global Route wiring: mem = 3070.0M
[08/27 00:22:41   3085s] (I)       ============= track Assignment ============
[08/27 00:22:41   3085s] (I)       Started Extract Global 3D Wires ( Curr Mem: 3069.96 MB )
[08/27 00:22:41   3085s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3069.96 MB )
[08/27 00:22:41   3085s] (I)       Started Track Assignment ( Curr Mem: 3069.96 MB )
[08/27 00:22:41   3085s] (I)       Initialize Track Assignment ( max pin layer : 8 )
[08/27 00:22:41   3085s] (I)       Running track assignment with 8 threads
[08/27 00:22:41   3085s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3069.96 MB )
[08/27 00:22:41   3085s] (I)       Run Multi-thread track assignment
[08/27 00:22:41   3086s] (I)       Finished Track Assignment ( CPU: 0.90 sec, Real: 0.16 sec, Curr Mem: 3069.96 MB )
[08/27 00:22:41   3086s] [NR-eGR] Started Export DB wires ( Curr Mem: 3069.96 MB )
[08/27 00:22:41   3086s] [NR-eGR] Started Export all nets ( Curr Mem: 3069.96 MB )
[08/27 00:22:41   3086s] [NR-eGR] Finished Export all nets ( CPU: 0.18 sec, Real: 0.19 sec, Curr Mem: 3069.96 MB )
[08/27 00:22:41   3086s] [NR-eGR] Started Set wire vias ( Curr Mem: 3069.96 MB )
[08/27 00:22:41   3086s] [NR-eGR] Finished Set wire vias ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3069.96 MB )
[08/27 00:22:41   3086s] [NR-eGR] Finished Export DB wires ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 3069.96 MB )
[08/27 00:22:42   3086s] [NR-eGR] --------------------------------------------------------------------------
[08/27 00:22:42   3086s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 112933
[08/27 00:22:42   3086s] [NR-eGR] Metal2  (2H) length: 5.735460e+05um, number of vias: 191906
[08/27 00:22:42   3086s] [NR-eGR] Metal3  (3V) length: 8.149271e+05um, number of vias: 14104
[08/27 00:22:42   3086s] [NR-eGR] Metal4  (4H) length: 3.378402e+05um, number of vias: 0
[08/27 00:22:42   3086s] [NR-eGR] Total length: 1.726313e+06um, number of vias: 318943
[08/27 00:22:42   3086s] [NR-eGR] --------------------------------------------------------------------------
[08/27 00:22:42   3086s] [NR-eGR] Total eGR-routed clock nets wire length: 5.451569e+04um 
[08/27 00:22:42   3086s] [NR-eGR] --------------------------------------------------------------------------
[08/27 00:22:42   3086s] Early Global Route wiring runtime: 1.37 seconds, mem = 3070.0M
[08/27 00:22:42   3086s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:1.365, REAL:0.559, MEM:3070.0M
[08/27 00:22:42   3087s] 0 delay mode for cte disabled.
[08/27 00:22:42   3087s] SKP cleared!
[08/27 00:22:42   3087s] 
[08/27 00:22:42   3087s] *** Finished incrementalPlace (cpu=0:29:40, real=0:06:25)***
[08/27 00:22:42   3087s] All LLGs are deleted
[08/27 00:22:42   3087s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2782.0M
[08/27 00:22:42   3087s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.019, REAL:0.019, MEM:2782.0M
[08/27 00:22:42   3087s] Start to check current routing status for nets...
[08/27 00:22:42   3087s] All nets are already routed correctly.
[08/27 00:22:42   3087s] End to check current routing status for nets (mem=2782.0M)
[08/27 00:22:42   3087s] Extraction called for design 'croc_chip' of instances=38788 and nets=38620 using extraction engine 'preRoute' .
[08/27 00:22:42   3087s] PreRoute RC Extraction called for design croc_chip.
[08/27 00:22:42   3087s] RC Extraction called in multi-corner(1) mode.
[08/27 00:22:42   3087s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/27 00:22:42   3087s] Type 'man IMPEXT-6197' for more detail.
[08/27 00:22:42   3087s] RCMode: PreRoute
[08/27 00:22:42   3087s]       RC Corner Indexes            0   
[08/27 00:22:42   3087s] Capacitance Scaling Factor   : 1.00000 
[08/27 00:22:42   3087s] Resistance Scaling Factor    : 1.00000 
[08/27 00:22:42   3087s] Clock Cap. Scaling Factor    : 1.00000 
[08/27 00:22:42   3087s] Clock Res. Scaling Factor    : 1.00000 
[08/27 00:22:42   3087s] Shrink Factor                : 1.00000
[08/27 00:22:42   3087s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/27 00:22:42   3087s] LayerId::1 widthSet size::1
[08/27 00:22:42   3087s] LayerId::2 widthSet size::1
[08/27 00:22:42   3087s] LayerId::3 widthSet size::1
[08/27 00:22:42   3087s] LayerId::4 widthSet size::1
[08/27 00:22:42   3087s] LayerId::5 widthSet size::1
[08/27 00:22:42   3087s] LayerId::6 widthSet size::1
[08/27 00:22:42   3087s] LayerId::7 widthSet size::1
[08/27 00:22:42   3087s] Updating RC grid for preRoute extraction ...
[08/27 00:22:42   3087s] Initializing multi-corner resistance tables ...
[08/27 00:22:42   3087s] {RT default_rc_corner 0 4 4 0}
[08/27 00:22:42   3087s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.298445 ; uaWl: 1.000000 ; uaWlH: 0.195700 ; aWlH: 0.000000 ; Pmax: 0.831600 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[08/27 00:22:42   3087s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 2781.957M)
[08/27 00:22:44   3089s] Compute RC Scale Done ...
[08/27 00:22:44   3089s] **optDesign ... cpu = 0:32:54, real = 0:07:26, mem = 1784.5M, totSessionCpu=0:51:29 **
[08/27 00:22:44   3089s] #################################################################################
[08/27 00:22:44   3089s] # Design Stage: PreRoute
[08/27 00:22:44   3089s] # Design Name: croc_chip
[08/27 00:22:44   3089s] # Design Mode: 130nm
[08/27 00:22:44   3089s] # Analysis Mode: MMMC OCV 
[08/27 00:22:44   3089s] # Parasitics Mode: No SPEF/RCDB
[08/27 00:22:44   3089s] # Signoff Settings: SI Off 
[08/27 00:22:44   3089s] #################################################################################
[08/27 00:22:44   3091s] Topological Sorting (REAL = 0:00:00.0, MEM = 2694.5M, InitMEM = 2689.6M)
[08/27 00:22:44   3091s] Calculate early delays in OCV mode...
[08/27 00:22:44   3091s] Calculate late delays in OCV mode...
[08/27 00:22:44   3091s] Start delay calculation (fullDC) (8 T). (MEM=2694.5)
[08/27 00:22:45   3091s] End AAE Lib Interpolated Model. (MEM=2719.44 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/27 00:22:46   3099s] Total number of fetched objects 37379
[08/27 00:22:46   3099s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[08/27 00:22:46   3099s] End delay calculation. (MEM=3049.93 CPU=0:00:06.6 REAL=0:00:01.0)
[08/27 00:22:46   3099s] End delay calculation (fullDC). (MEM=3049.93 CPU=0:00:08.2 REAL=0:00:02.0)
[08/27 00:22:46   3099s] *** CDM Built up (cpu=0:00:10.2  real=0:00:02.0  mem= 3049.9M) ***
[08/27 00:22:47   3101s] Deleting Lib Analyzer.
[08/27 00:22:47   3101s] Begin: GigaOpt DRV Optimization
[08/27 00:22:47   3101s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 8 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[08/27 00:22:47   3101s] Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
[08/27 00:22:47   3101s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/27 00:22:47   3101s] *info: 48 skip_routing nets excluded.
[08/27 00:22:47   3101s] Info: 48 io nets excluded
[08/27 00:22:47   3102s] Info: 7 clock nets excluded from IPO operation.
[08/27 00:22:47   3102s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:51:42.0/0:15:44.1 (3.3), mem = 3081.9M
[08/27 00:22:47   3102s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3813761.6
[08/27 00:22:47   3102s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/27 00:22:47   3102s] ### Creating PhyDesignMc. totSessionCpu=0:51:42 mem=3081.9M
[08/27 00:22:47   3102s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/27 00:22:47   3102s] OPERPROF: Starting DPlace-Init at level 1, MEM:3081.9M
[08/27 00:22:47   3102s] #spOpts: N=130 minPadR=1.1 
[08/27 00:22:47   3102s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3081.9M
[08/27 00:22:47   3102s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3081.9M
[08/27 00:22:47   3102s] Core basic site is CoreSite
[08/27 00:22:47   3102s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:22:47   3102s] Fast DP-INIT is on for default
[08/27 00:22:47   3102s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 00:22:47   3102s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.182, REAL:0.042, MEM:3081.9M
[08/27 00:22:47   3102s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.205, REAL:0.065, MEM:3081.9M
[08/27 00:22:47   3102s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3081.9MB).
[08/27 00:22:47   3102s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.252, REAL:0.113, MEM:3081.9M
[08/27 00:22:47   3102s] TotalInstCnt at PhyDesignMc Initialization: 31,860
[08/27 00:22:47   3102s] ### Creating PhyDesignMc, finished. totSessionCpu=0:51:42 mem=3081.9M
[08/27 00:22:47   3102s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 00:22:47   3102s] 
[08/27 00:22:47   3102s] Creating Lib Analyzer ...
[08/27 00:22:47   3102s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 00:22:47   3102s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[08/27 00:22:47   3102s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/27 00:22:47   3102s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[08/27 00:22:47   3102s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[08/27 00:22:47   3102s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[08/27 00:22:47   3102s] 
[08/27 00:22:47   3102s] {RT default_rc_corner 0 4 4 0}
[08/27 00:22:48   3102s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:51:43 mem=3081.9M
[08/27 00:22:48   3102s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:51:43 mem=3081.9M
[08/27 00:22:48   3102s] Creating Lib Analyzer, finished. 
[08/27 00:22:48   3102s] 
[08/27 00:22:48   3102s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[08/27 00:22:48   3102s] ### Creating LA Mngr. totSessionCpu=0:51:43 mem=3081.9M
[08/27 00:22:48   3102s] ### Creating LA Mngr, finished. totSessionCpu=0:51:43 mem=3081.9M
[08/27 00:22:50   3106s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/27 00:22:50   3106s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[08/27 00:22:50   3106s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/27 00:22:50   3106s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[08/27 00:22:50   3106s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/27 00:22:50   3106s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[08/27 00:22:50   3106s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/27 00:22:50   3106s] Info: violation cost 159.096146 (cap = 0.000000, tran = 159.096146, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/27 00:22:50   3106s] |   147|   483|    -4.96|    39|    71|   -14.93|  1396|  1396|     0|     0|    -8.34|-13772.27|       0|       0|       0|  64.80|          |         |
[08/27 00:22:50   3108s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[08/27 00:22:50   3108s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/27 00:22:50   3108s] Info: violation cost 53.818378 (cap = 0.000000, tran = 53.818378, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/27 00:22:50   3108s] |    40|   215|    -4.96|    39|    71|   -14.93|  1396|  1396|     0|     0|    -8.34|-13726.12|      89|       0|      20|  64.91| 0:00:00.0|  3320.0M|
[08/27 00:22:50   3108s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[08/27 00:22:50   3108s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/27 00:22:50   3108s] Info: violation cost 53.818378 (cap = 0.000000, tran = 53.818378, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/27 00:22:50   3108s] |    40|   215|    -4.96|    39|    71|   -14.93|  1396|  1396|     0|     0|    -8.34|-13726.12|       0|       0|       0|  64.91| 0:00:00.0|  3320.0M|
[08/27 00:22:50   3108s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/27 00:22:50   3108s] 
[08/27 00:22:50   3108s] ###############################################################################
[08/27 00:22:50   3108s] #
[08/27 00:22:50   3108s] #  Large fanout net report:  
[08/27 00:22:50   3108s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[08/27 00:22:50   3108s] #     - current density: 64.91
[08/27 00:22:50   3108s] #
[08/27 00:22:50   3108s] #  List of high fanout nets:
[08/27 00:22:50   3108s] #        Net(1):  i_croc_soc/i_croc/gen_sram_bank[0].i_sram/FE_OFN541_08: (fanouts = 137)
[08/27 00:22:50   3108s] #
[08/27 00:22:50   3108s] ###############################################################################
[08/27 00:22:50   3108s] 
[08/27 00:22:50   3108s] 
[08/27 00:22:50   3108s] =======================================================================
[08/27 00:22:50   3108s]                 Reasons for remaining drv violations
[08/27 00:22:50   3108s] =======================================================================
[08/27 00:22:50   3108s] *info: Total 40 net(s) have violations which can't be fixed by DRV optimization.
[08/27 00:22:50   3108s] 
[08/27 00:22:50   3108s] MultiBuffering failure reasons
[08/27 00:22:50   3108s] ------------------------------------------------
[08/27 00:22:50   3108s] *info:    32 net(s): Could not be fixed because it is multi driver net.
[08/27 00:22:50   3108s] *info:     7 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[08/27 00:22:50   3108s] 
[08/27 00:22:50   3108s] 
[08/27 00:22:50   3108s] *** Finish DRV Fixing (cpu=0:00:03.0 real=0:00:01.0 mem=3320.0M) ***
[08/27 00:22:50   3108s] 
[08/27 00:22:50   3109s] TotalInstCnt at PhyDesignMc Destruction: 31,949
[08/27 00:22:50   3109s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3813761.6
[08/27 00:22:50   3109s] *** DrvOpt [finish] : cpu/real = 0:00:07.1/0:00:03.6 (2.0), totSession cpu/real = 0:51:49.1/0:15:47.7 (3.3), mem = 3112.1M
[08/27 00:22:50   3109s] 
[08/27 00:22:50   3109s] =============================================================================================
[08/27 00:22:50   3109s]  Step TAT Report for DrvOpt #3
[08/27 00:22:50   3109s] =============================================================================================
[08/27 00:22:50   3109s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/27 00:22:50   3109s] ---------------------------------------------------------------------------------------------
[08/27 00:22:50   3109s] [ SlackTraversorInit     ]      1   0:00:00.3  (   7.2 % )     0:00:00.3 /  0:00:00.3    1.0
[08/27 00:22:50   3109s] [ LibAnalyzerInit        ]      1   0:00:00.4  (   9.5 % )     0:00:00.4 /  0:00:00.3    1.0
[08/27 00:22:50   3109s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 00:22:50   3109s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   8.1 % )     0:00:00.3 /  0:00:00.4    1.5
[08/27 00:22:50   3109s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   3.3 % )     0:00:00.5 /  0:00:00.5    1.1
[08/27 00:22:50   3109s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 00:22:50   3109s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.2 % )     0:00:00.5 /  0:00:01.9    3.8
[08/27 00:22:50   3109s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 00:22:50   3109s] [ OptEval                ]      3   0:00:00.2  (   4.9 % )     0:00:00.2 /  0:00:00.7    4.0
[08/27 00:22:50   3109s] [ OptCommit              ]      3   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.8
[08/27 00:22:50   3109s] [ IncrTimingUpdate       ]      2   0:00:00.2  (   4.9 % )     0:00:00.2 /  0:00:00.8    4.3
[08/27 00:22:50   3109s] [ PostCommitDelayCalc    ]      2   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.3    4.2
[08/27 00:22:50   3109s] [ DrvFindVioNets         ]      3   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.4    5.8
[08/27 00:22:50   3109s] [ DrvComputeSummary      ]      3   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.3    3.5
[08/27 00:22:50   3109s] [ MISC                   ]          0:00:02.0  (  54.7 % )     0:00:02.0 /  0:00:03.4    1.7
[08/27 00:22:50   3109s] ---------------------------------------------------------------------------------------------
[08/27 00:22:50   3109s]  DrvOpt #3 TOTAL                    0:00:03.7  ( 100.0 % )     0:00:03.7 /  0:00:07.2    1.9
[08/27 00:22:50   3109s] ---------------------------------------------------------------------------------------------
[08/27 00:22:50   3109s] 
[08/27 00:22:50   3109s] End: GigaOpt DRV Optimization
[08/27 00:22:50   3109s] GigaOpt DRV: restore maxLocalDensity to 0.98
[08/27 00:22:50   3109s] **optDesign ... cpu = 0:33:14, real = 0:07:32, mem = 1984.9M, totSessionCpu=0:51:49 **
[08/27 00:22:50   3109s] OPERPROF: Starting HotSpotCal at level 1, MEM:2762.1M
[08/27 00:22:50   3109s] [hotspot] +------------+---------------+---------------+
[08/27 00:22:50   3109s] [hotspot] |            |   max hotspot | total hotspot |
[08/27 00:22:50   3109s] [hotspot] +------------+---------------+---------------+
[08/27 00:22:50   3109s] [hotspot] | normalized |         22.49 |         35.21 |
[08/27 00:22:50   3109s] [hotspot] +------------+---------------+---------------+
[08/27 00:22:50   3109s] Local HotSpot Analysis: normalized max congestion hotspot area = 22.49, normalized total congestion hotspot area = 35.21 (area is in unit of 4 std-cell row bins)
[08/27 00:22:50   3109s] [hotspot] max/total 22.49/35.21, big hotspot (>10) total 22.49
[08/27 00:22:50   3109s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[08/27 00:22:50   3109s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:22:50   3109s] [hotspot] | top |            hotspot bbox             | hotspot score |
[08/27 00:22:50   3109s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:22:50   3109s] [hotspot] |  1  |   544.74   575.22   605.22   665.94 |       19.93   |
[08/27 00:22:50   3109s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:22:50   3109s] [hotspot] |  2  |   998.34   907.86  1058.82   968.34 |        3.28   |
[08/27 00:22:50   3109s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:22:50   3109s] [hotspot] |  3  |   544.74   514.74   605.22   575.22 |        1.84   |
[08/27 00:22:50   3109s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:22:50   3109s] [hotspot] |  4  |   544.74   665.94   605.22   726.42 |        1.51   |
[08/27 00:22:50   3109s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:22:50   3109s] [hotspot] |  5  |   998.34   968.34  1058.82  1028.82 |        1.05   |
[08/27 00:22:50   3109s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:22:50   3109s] Top 5 hotspots total area: 27.61
[08/27 00:22:50   3109s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.025, REAL:0.014, MEM:2762.1M
[08/27 00:22:51   3109s] *** Timing NOT met, worst failing slack is -8.341
[08/27 00:22:51   3109s] *** Check timing (0:00:00.0)
[08/27 00:22:51   3109s] Deleting Lib Analyzer.
[08/27 00:22:51   3109s] Begin: GigaOpt Optimization in TNS mode
[08/27 00:22:51   3109s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/27 00:22:51   3109s] ### Creating PhyDesignMc. totSessionCpu=0:51:49 mem=2762.1M
[08/27 00:22:51   3109s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/27 00:22:51   3109s] OPERPROF: Starting DPlace-Init at level 1, MEM:2762.1M
[08/27 00:22:51   3109s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 00:22:51   3109s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2762.1M
[08/27 00:22:51   3109s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:22:51   3109s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.044, REAL:0.044, MEM:2762.1M
[08/27 00:22:51   3109s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2762.1MB).
[08/27 00:22:51   3109s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.084, REAL:0.085, MEM:2762.1M
[08/27 00:22:51   3109s] TotalInstCnt at PhyDesignMc Initialization: 31,949
[08/27 00:22:51   3109s] ### Creating PhyDesignMc, finished. totSessionCpu=0:51:49 mem=2762.1M
[08/27 00:22:51   3109s] TotalInstCnt at PhyDesignMc Destruction: 31,949
[08/27 00:22:52   3112s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.92 -maxLocalDensityForHardenOpt 0.92 -numThreads 8 -preCTS -lowEffort -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -ftns -integratedAreaOpt -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[08/27 00:22:52   3112s] Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
[08/27 00:22:52   3112s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/27 00:22:52   3112s] *info: 48 skip_routing nets excluded.
[08/27 00:22:52   3112s] Info: 48 io nets excluded
[08/27 00:22:52   3113s] Info: 7 clock nets excluded from IPO operation.
[08/27 00:22:52   3113s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:51:53.0/0:15:49.1 (3.3), mem = 2730.1M
[08/27 00:22:52   3113s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3813761.7
[08/27 00:22:52   3113s] PhyDesignGrid: maxLocalDensity 0.92, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/27 00:22:52   3113s] ### Creating PhyDesignMc. totSessionCpu=0:51:53 mem=2730.1M
[08/27 00:22:52   3113s] OPERPROF: Starting DPlace-Init at level 1, MEM:2730.1M
[08/27 00:22:52   3113s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 00:22:52   3113s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2730.1M
[08/27 00:22:52   3113s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:22:52   3113s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.027, REAL:0.027, MEM:2730.1M
[08/27 00:22:52   3113s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2730.1MB).
[08/27 00:22:52   3113s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.063, REAL:0.064, MEM:2730.1M
[08/27 00:22:52   3113s] TotalInstCnt at PhyDesignMc Initialization: 31,949
[08/27 00:22:52   3113s] ### Creating PhyDesignMc, finished. totSessionCpu=0:51:53 mem=2762.1M
[08/27 00:22:52   3113s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 00:22:52   3113s] 
[08/27 00:22:52   3113s] Creating Lib Analyzer ...
[08/27 00:22:52   3113s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 00:22:52   3113s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[08/27 00:22:52   3113s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/27 00:22:52   3113s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[08/27 00:22:52   3113s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[08/27 00:22:52   3113s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[08/27 00:22:52   3113s] 
[08/27 00:22:52   3113s] {RT default_rc_corner 0 4 4 0}
[08/27 00:22:52   3113s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:51:54 mem=2762.1M
[08/27 00:22:52   3113s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:51:54 mem=2762.1M
[08/27 00:22:52   3113s] Creating Lib Analyzer, finished. 
[08/27 00:22:52   3113s] 
[08/27 00:22:52   3113s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.8500} 
[08/27 00:22:52   3113s] ### Creating LA Mngr. totSessionCpu=0:51:54 mem=2762.1M
[08/27 00:22:52   3113s] ### Creating LA Mngr, finished. totSessionCpu=0:51:54 mem=2762.1M
[08/27 00:22:54   3115s] *info: 2 don't touch nets excluded
[08/27 00:22:54   3115s] *info: 48 io nets excluded
[08/27 00:22:54   3115s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/27 00:22:54   3115s] *info: 7 clock nets excluded
[08/27 00:22:54   3115s] *info: 2 special nets excluded.
[08/27 00:22:54   3115s] *info: 48 skip_routing nets excluded.
[08/27 00:22:54   3115s] *info: 32 multi-driver nets excluded.
[08/27 00:22:54   3115s] *info: 1273 no-driver nets excluded.
[08/27 00:22:55   3116s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.3813761.1
[08/27 00:22:55   3116s] PathGroup :  in2out  TargetSlack : 0 
[08/27 00:22:55   3116s] PathGroup :  in2reg  TargetSlack : 0 
[08/27 00:22:55   3116s] PathGroup :  mem2reg  TargetSlack : 0 
[08/27 00:22:55   3116s] PathGroup :  reg2mem  TargetSlack : 0 
[08/27 00:22:55   3116s] PathGroup :  reg2out  TargetSlack : 0 
[08/27 00:22:55   3116s] PathGroup :  reg2reg  TargetSlack : 0 
[08/27 00:22:55   3116s] ** GigaOpt Optimizer WNS Slack -8.341 TNS Slack -13726.122 Density 64.91
[08/27 00:22:55   3116s] Optimizer TNS Opt
[08/27 00:22:55   3116s] OptDebug: Start of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -4.144 TNS -21.336; mem2reg* WNS -1.030 TNS -9.515; reg2mem* WNS -1.797 TNS -238.198; reg2reg* WNS -8.341 TNS -13466.588; HEPG WNS -8.341 TNS -13704.786; all paths WNS -8.341 TNS -13726.122
[08/27 00:22:55   3116s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[08/27 00:22:55   3116s] Info: End MT loop @oiCellDelayCachingJob.
[08/27 00:22:55   3116s] Active Path Group: mem2reg reg2mem reg2reg  
[08/27 00:22:55   3116s] +--------+---------+----------+----------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:22:55   3116s] |  WNS   | All WNS |   TNS    | All TNS  | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/27 00:22:55   3116s] +--------+---------+----------+----------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:22:55   3116s] |  -8.341|   -8.341|-13704.786|-13726.122|    64.91%|   0:00:00.0| 2971.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:22:55   3116s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:22:56   3117s] |  -8.211|   -8.211|-13342.584|-13363.920|    64.91%|   0:00:01.0| 3276.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:22:56   3117s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:22:56   3118s] |  -8.174|   -8.174|-13232.552|-13253.887|    64.91%|   0:00:00.0| 3279.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:22:56   3118s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:22:56   3118s] |  -8.121|   -8.121|-13129.112|-13150.447|    64.91%|   0:00:00.0| 3282.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:22:56   3118s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:22:56   3119s] |  -8.052|   -8.052|-13006.709|-13028.044|    64.91%|   0:00:00.0| 3283.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:22:56   3119s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:22:57   3119s] |  -7.983|   -7.983|-12922.594|-12943.930|    64.92%|   0:00:01.0| 3284.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:22:57   3119s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:22:57   3120s] |  -7.940|   -7.940|-12833.243|-12854.579|    64.92%|   0:00:00.0| 3284.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:22:57   3120s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:22:57   3121s] |  -7.889|   -7.889|-12869.855|-12891.190|    64.92%|   0:00:00.0| 3284.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:22:57   3121s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:22:57   3121s] |  -7.835|   -7.835|-12713.278|-12734.614|    64.92%|   0:00:00.0| 3284.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:22:57   3121s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:22:57   3121s] |  -7.680|   -7.680|-12706.378|-12727.714|    64.92%|   0:00:00.0| 3284.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:22:57   3121s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:22:57   3122s] |  -7.494|   -7.494|-12705.230|-12726.566|    64.92%|   0:00:00.0| 3284.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:22:57   3122s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:22:57   3123s] |  -7.458|   -7.458|-12591.537|-12612.873|    64.92%|   0:00:00.0| 3284.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:22:57   3123s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:22:58   3123s] |  -7.407|   -7.407|-12471.655|-12492.990|    64.92%|   0:00:01.0| 3284.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:22:58   3123s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:22:58   3124s] |  -7.364|   -7.364|-12470.196|-12491.531|    64.92%|   0:00:00.0| 3284.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:22:58   3124s] |        |         |          |          |          |            |        |            |         | 94__reg/D                                          |
[08/27 00:22:58   3124s] |  -7.280|   -7.280|-12378.681|-12400.017|    64.92%|   0:00:00.0| 3284.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:22:58   3124s] |        |         |          |          |          |            |        |            |         | 94__reg/D                                          |
[08/27 00:22:58   3125s] |  -7.223|   -7.223|-12333.620|-12354.956|    64.92%|   0:00:00.0| 3284.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:22:58   3125s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:22:58   3126s] |  -7.193|   -7.193|-12276.035|-12297.371|    64.92%|   0:00:00.0| 3284.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:22:58   3126s] |        |         |          |          |          |            |        |            |         | 94__reg/D                                          |
[08/27 00:22:59   3126s] |  -7.135|   -7.135|-12236.462|-12257.798|    64.93%|   0:00:01.0| 3284.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:22:59   3126s] |        |         |          |          |          |            |        |            |         | 94__reg/D                                          |
[08/27 00:22:59   3127s] |  -7.024|   -7.024|-12213.294|-12234.630|    64.93%|   0:00:00.0| 3284.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:22:59   3127s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:22:59   3128s] |  -6.960|   -6.960|-12213.177|-12234.512|    64.93%|   0:00:00.0| 3284.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:22:59   3128s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:22:59   3128s] |  -6.880|   -6.880|-12206.412|-12227.748|    64.93%|   0:00:00.0| 3284.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:22:59   3128s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:22:59   3129s] |  -6.779|   -6.779|-12201.449|-12222.785|    64.93%|   0:00:00.0| 3284.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:22:59   3129s] |        |         |          |          |          |            |        |            |         | 94__reg/D                                          |
[08/27 00:22:59   3129s] |  -6.724|   -6.724|-12200.104|-12221.439|    64.93%|   0:00:00.0| 3284.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:22:59   3129s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:23:00   3130s] |  -6.588|   -6.588|-11983.983|-12005.319|    64.93%|   0:00:01.0| 3284.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:23:00   3130s] |        |         |          |          |          |            |        |            |         | 94__reg/D                                          |
[08/27 00:23:00   3131s] |  -6.540|   -6.540|-11911.996|-11933.332|    64.94%|   0:00:00.0| 3284.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:00   3131s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:23:00   3132s] |  -6.506|   -6.506|-11818.670|-11840.006|    64.94%|   0:00:00.0| 3284.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:00   3132s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:23:00   3132s] |  -6.496|   -6.496|-11792.964|-11814.299|    64.94%|   0:00:00.0| 3284.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:00   3132s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:23:00   3133s] |  -6.482|   -6.482|-11753.791|-11775.126|    64.94%|   0:00:00.0| 3284.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:00   3133s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:23:01   3134s] |  -6.472|   -6.472|-11731.075|-11752.411|    64.94%|   0:00:01.0| 3284.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:01   3134s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:23:01   3134s] |  -6.450|   -6.450|-11656.225|-11677.561|    64.94%|   0:00:00.0| 3284.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:01   3134s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:23:01   3135s] |  -6.438|   -6.438|-11621.680|-11643.016|    64.94%|   0:00:00.0| 3284.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:01   3135s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:23:01   3136s] |  -6.428|   -6.428|-11601.056|-11622.392|    64.95%|   0:00:00.0| 3284.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:01   3136s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:23:01   3136s] |  -6.422|   -6.422|-11551.285|-11572.621|    64.95%|   0:00:00.0| 3284.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:01   3136s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:23:02   3137s] |  -6.412|   -6.412|-11520.346|-11541.682|    64.95%|   0:00:01.0| 3284.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:02   3137s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:23:02   3137s] |  -6.397|   -6.397|-11479.397|-11500.732|    64.96%|   0:00:00.0| 3284.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:02   3137s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:23:02   3138s] |  -6.387|   -6.387|-11439.297|-11460.632|    64.96%|   0:00:00.0| 3284.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:02   3138s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:23:02   3139s] |  -6.371|   -6.371|-11401.244|-11422.579|    64.96%|   0:00:00.0| 3284.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:02   3139s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:23:02   3139s] |  -6.350|   -6.350|-11308.680|-11330.016|    64.97%|   0:00:00.0| 3284.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:02   3139s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:23:03   3140s] |  -6.324|   -6.324|-11230.930|-11252.266|    64.97%|   0:00:01.0| 3284.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:03   3140s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:23:03   3141s] |  -6.318|   -6.318|-11210.463|-11231.799|    64.97%|   0:00:00.0| 3284.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:03   3141s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:23:03   3141s] |  -6.301|   -6.301|-11170.057|-11191.393|    64.98%|   0:00:00.0| 3284.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:03   3141s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:23:03   3142s] |  -6.276|   -6.276|-11079.105|-11100.441|    64.98%|   0:00:00.0| 3284.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:03   3142s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:23:03   3142s] |  -6.266|   -6.266|-11050.345|-11071.681|    64.98%|   0:00:00.0| 3284.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:03   3142s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:23:03   3143s] |  -6.248|   -6.248|-11003.499|-11024.835|    64.98%|   0:00:00.0| 3284.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:03   3143s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:23:04   3144s] |  -6.240|   -6.240|-10972.995|-10994.331|    64.99%|   0:00:01.0| 3284.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:04   3144s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:23:04   3145s] |  -6.225|   -6.225|-10948.104|-10969.440|    64.99%|   0:00:00.0| 3284.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:04   3145s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:23:04   3145s] |  -6.214|   -6.214|-10881.309|-10902.645|    65.00%|   0:00:00.0| 3284.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:04   3145s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:23:04   3146s] |  -6.204|   -6.204|-10851.103|-10872.438|    65.00%|   0:00:00.0| 3284.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:04   3146s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:23:04   3146s] |  -6.193|   -6.193|-10818.007|-10839.343|    65.00%|   0:00:00.0| 3284.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:04   3146s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:23:05   3147s] |  -6.181|   -6.181|-10790.271|-10811.606|    65.01%|   0:00:01.0| 3284.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:05   3147s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:23:05   3148s] |  -6.162|   -6.162|-10732.519|-10753.854|    65.01%|   0:00:00.0| 3284.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:05   3148s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:23:05   3148s] |  -6.141|   -6.141|-10686.252|-10707.588|    65.02%|   0:00:00.0| 3284.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:05   3148s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:23:05   3149s] |  -6.131|   -6.131|-10657.558|-10678.893|    65.02%|   0:00:00.0| 3284.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:05   3149s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:23:05   3150s] |  -6.118|   -6.118|-10619.991|-10641.326|    65.03%|   0:00:00.0| 3284.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:05   3150s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:23:06   3150s] |  -6.102|   -6.102|-10565.812|-10587.146|    65.03%|   0:00:01.0| 3284.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:06   3150s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:23:06   3151s] |  -6.092|   -6.092|-10540.834|-10562.170|    65.03%|   0:00:00.0| 3284.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:06   3151s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:23:06   3152s] |  -6.080|   -6.080|-10496.558|-10517.894|    65.04%|   0:00:00.0| 3284.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:06   3152s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:23:06   3153s] |  -6.068|   -6.068|-10466.701|-10488.037|    65.06%|   0:00:00.0| 3284.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:06   3153s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:23:06   3154s] |  -6.058|   -6.058|-10403.911|-10425.247|    65.06%|   0:00:00.0| 3284.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:06   3154s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:23:07   3155s] |  -6.039|   -6.039|-10345.152|-10366.488|    65.07%|   0:00:01.0| 3284.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:07   3155s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:23:07   3155s] |  -6.007|   -6.007|-10307.522|-10328.858|    65.07%|   0:00:00.0| 3284.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:07   3155s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:23:07   3156s] |  -5.969|   -5.969|-10216.482|-10237.817|    65.07%|   0:00:00.0| 3284.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:07   3156s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:23:07   3157s] |  -5.952|   -5.952|-10172.235|-10193.571|    65.07%|   0:00:00.0| 3284.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:07   3157s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:23:07   3157s] |  -5.909|   -5.909|-10172.037|-10193.372|    65.07%|   0:00:00.0| 3284.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:07   3157s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:23:08   3157s] |  -5.886|   -5.886|-10143.075|-10164.410|    65.07%|   0:00:01.0| 3284.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:08   3157s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:23:08   3158s] |  -5.870|   -5.870|-10122.956|-10144.292|    65.07%|   0:00:00.0| 3284.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:08   3158s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:23:08   3159s] |  -5.817|   -5.817|-10115.145|-10136.480|    65.07%|   0:00:00.0| 3284.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:08   3159s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:23:08   3159s] |  -5.794|   -5.794|-10026.688|-10048.024|    65.07%|   0:00:00.0| 3284.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:23:08   3159s] |        |         |          |          |          |            |        |            |         | 94__reg/D                                          |
[08/27 00:23:08   3160s] |  -5.779|   -5.779|-10021.981|-10043.317|    65.07%|   0:00:00.0| 3284.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:08   3160s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:23:08   3161s] |  -5.750|   -5.750| -9952.134| -9973.469|    65.08%|   0:00:00.0| 3284.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:08   3161s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:23:09   3162s] |  -5.729|   -5.729| -9872.383| -9893.719|    65.08%|   0:00:01.0| 3284.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:09   3162s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:23:09   3162s] |  -5.719|   -5.719| -9844.575| -9865.910|    65.08%|   0:00:00.0| 3284.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:09   3162s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:23:09   3163s] |  -5.705|   -5.705| -9811.856| -9833.192|    65.08%|   0:00:00.0| 3284.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:09   3163s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:23:09   3164s] |  -5.694|   -5.694| -9783.572| -9804.907|    65.09%|   0:00:00.0| 3284.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:09   3164s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:23:09   3164s] |  -5.684|   -5.684| -9750.697| -9772.033|    65.09%|   0:00:00.0| 3284.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:09   3164s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:23:10   3165s] |  -5.661|   -5.661| -9692.251| -9713.587|    65.09%|   0:00:01.0| 3303.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:10   3165s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:23:10   3166s] |  -5.643|   -5.643| -9638.078| -9659.413|    65.09%|   0:00:00.0| 3303.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:10   3166s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:23:10   3167s] |  -5.631|   -5.631| -9603.886| -9625.221|    65.09%|   0:00:00.0| 3303.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:10   3167s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:23:10   3168s] |  -5.601|   -5.601| -9527.667| -9549.003|    65.10%|   0:00:00.0| 3303.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:10   3168s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:23:11   3168s] |  -5.588|   -5.588| -9500.747| -9522.083|    65.10%|   0:00:01.0| 3303.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:11   3168s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:23:11   3169s] |  -5.575|   -5.575| -9462.524| -9483.859|    65.10%|   0:00:00.0| 3301.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:11   3169s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:23:11   3170s] |  -5.540|   -5.540| -9469.251| -9490.587|    65.11%|   0:00:00.0| 3339.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:11   3170s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:23:11   3171s] |  -5.510|   -5.510| -9369.231| -9390.566|    65.11%|   0:00:00.0| 3339.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:11   3171s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:23:12   3172s] |  -5.468|   -5.468| -9364.388| -9385.724|    65.11%|   0:00:01.0| 3339.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:12   3172s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1892__reg/D                          |
[08/27 00:23:12   3173s] |  -5.428|   -5.428| -9363.895| -9385.230|    65.12%|   0:00:00.0| 3339.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:12   3173s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1892__reg/D                          |
[08/27 00:23:12   3174s] |  -5.397|   -5.397| -9310.416| -9331.752|    65.12%|   0:00:00.0| 3339.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:12   3174s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1892__reg/D                          |
[08/27 00:23:12   3175s] |  -5.369|   -5.369| -9206.129| -9227.465|    65.14%|   0:00:00.0| 3339.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:12   3175s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1892__reg/D                          |
[08/27 00:23:13   3176s] |  -5.343|   -5.343| -9128.330| -9149.666|    65.14%|   0:00:01.0| 3339.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:13   3176s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1892__reg/D                          |
[08/27 00:23:13   3177s] |  -5.321|   -5.321| -9066.670| -9088.006|    65.15%|   0:00:00.0| 3339.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:13   3177s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1892__reg/D                          |
[08/27 00:23:13   3178s] |  -5.306|   -5.306| -9025.966| -9047.302|    65.15%|   0:00:00.0| 3339.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:13   3178s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1892__reg/D                          |
[08/27 00:23:13   3179s] |  -5.293|   -5.293| -8972.094| -8993.430|    65.16%|   0:00:00.0| 3339.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:13   3179s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1892__reg/D                          |
[08/27 00:23:14   3180s] |  -5.282|   -5.282| -8946.588| -8967.843|    65.17%|   0:00:01.0| 3339.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:14   3180s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1892__reg/D                          |
[08/27 00:23:14   3180s] |  -5.265|   -5.265| -8894.369| -8915.623|    65.17%|   0:00:00.0| 3339.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:14   3180s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1892__reg/D                          |
[08/27 00:23:14   3181s] |  -5.254|   -5.254| -8861.243| -8882.497|    65.18%|   0:00:00.0| 3358.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:14   3181s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1892__reg/D                          |
[08/27 00:23:14   3182s] |  -5.235|   -5.235| -8824.787| -8846.042|    65.19%|   0:00:00.0| 3358.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:14   3182s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1892__reg/D                          |
[08/27 00:23:15   3184s] |  -5.224|   -5.224| -8789.749| -8811.003|    65.21%|   0:00:01.0| 3358.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:15   3184s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1892__reg/D                          |
[08/27 00:23:15   3185s] |  -5.211|   -5.211| -8756.765| -8777.994|    65.22%|   0:00:00.0| 3358.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:15   3185s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1892__reg/D                          |
[08/27 00:23:15   3186s] |  -5.200|   -5.200| -8721.342| -8742.571|    65.23%|   0:00:00.0| 3358.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:15   3186s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1892__reg/D                          |
[08/27 00:23:16   3187s] |  -5.188|   -5.188| -8666.630| -8687.859|    65.24%|   0:00:01.0| 3282.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:16   3187s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1892__reg/D                          |
[08/27 00:23:16   3188s] |  -5.174|   -5.174| -8638.901| -8660.079|    65.25%|   0:00:00.0| 3284.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:16   3188s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1892__reg/D                          |
[08/27 00:23:16   3189s] |  -5.154|   -5.154| -8567.505| -8588.683|    65.26%|   0:00:00.0| 3303.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:16   3189s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1892__reg/D                          |
[08/27 00:23:16   3190s] |  -5.136|   -5.136| -8527.864| -8549.043|    65.26%|   0:00:00.0| 3303.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:16   3190s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1892__reg/D                          |
[08/27 00:23:17   3191s] |  -5.127|   -5.127| -8503.061| -8524.238|    65.27%|   0:00:01.0| 3303.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:17   3191s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1892__reg/D                          |
[08/27 00:23:17   3192s] |  -5.119|   -5.119| -8485.144| -8506.322|    65.28%|   0:00:00.0| 3303.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:17   3192s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1892__reg/D                          |
[08/27 00:23:17   3192s] |  -5.108|   -5.108| -8460.911| -8482.089|    65.28%|   0:00:00.0| 3303.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:17   3192s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1892__reg/D                          |
[08/27 00:23:17   3193s] |  -5.068|   -5.068| -8404.505| -8425.683|    65.28%|   0:00:00.0| 3303.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:17   3193s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:23:18   3194s] |  -5.057|   -5.057| -8373.315| -8394.493|    65.30%|   0:00:01.0| 3303.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:18   3194s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:23:18   3195s] |  -5.047|   -5.047| -8346.710| -8367.888|    65.30%|   0:00:00.0| 3303.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:18   3195s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:23:18   3195s] |  -5.035|   -5.035| -8305.356| -8326.535|    65.31%|   0:00:00.0| 3303.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:18   3195s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:23:18   3196s] |  -5.025|   -5.025| -8288.178| -8309.355|    65.31%|   0:00:00.0| 3303.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:18   3196s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:23:18   3197s] |  -5.015|   -5.015| -8262.153| -8283.332|    65.32%|   0:00:00.0| 3303.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:18   3197s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:23:19   3199s] |  -4.983|   -4.983| -8220.767| -8241.944|    65.32%|   0:00:01.0| 3398.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:19   3199s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:23:20   3200s] |  -4.966|   -4.966| -8186.810| -8207.988|    65.33%|   0:00:01.0| 3398.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:20   3200s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:23:20   3202s] |  -4.943|   -4.943| -8155.935| -8177.113|    65.34%|   0:00:00.0| 3398.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:20   3202s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:23:21   3203s] |  -4.923|   -4.923| -8123.927| -8145.105|    65.34%|   0:00:01.0| 3398.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:21   3203s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:23:21   3204s] |  -4.909|   -4.909| -8074.178| -8095.356|    65.36%|   0:00:00.0| 3398.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:23:21   3204s] |        |         |          |          |          |            |        |            |         | 94__reg/D                                          |
[08/27 00:23:22   3205s] |  -4.894|   -4.894| -8030.281| -8051.459|    65.37%|   0:00:01.0| 3398.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:22   3205s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:23:22   3206s] |  -4.873|   -4.873| -7977.007| -7998.185|    65.37%|   0:00:00.0| 3398.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:23:22   3206s] |        |         |          |          |          |            |        |            |         | 94__reg/D                                          |
[08/27 00:23:22   3208s] |  -4.817|   -4.817| -7818.407| -7839.585|    65.39%|   0:00:00.0| 3398.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:22   3208s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:23:23   3210s] |  -4.803|   -4.803| -7787.137| -7808.315|    65.39%|   0:00:01.0| 3398.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:23   3210s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:23:24   3212s] |  -4.792|   -4.792| -7756.185| -7777.363|    65.39%|   0:00:01.0| 3417.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:24   3212s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:23:25   3215s] |  -4.791|   -4.791| -7743.765| -7764.943|    65.40%|   0:00:01.0| 3417.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:25   3215s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:23:25   3216s] |  -4.776|   -4.776| -7703.753| -7724.932|    65.41%|   0:00:00.0| 3417.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:25   3216s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:23:25   3217s] |  -4.768|   -4.768| -7686.628| -7707.806|    65.41%|   0:00:00.0| 3417.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:25   3217s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:23:26   3218s] |  -4.758|   -4.758| -7658.368| -7679.546|    65.42%|   0:00:01.0| 3417.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:26   3218s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:23:26   3219s] |  -4.747|   -4.747| -7629.335| -7650.509|    65.42%|   0:00:00.0| 3417.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:26   3219s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:23:26   3220s] |  -4.739|   -4.739| -7607.731| -7628.905|    65.42%|   0:00:00.0| 3417.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:26   3220s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:23:27   3221s] |  -4.729|   -4.729| -7581.130| -7602.304|    65.43%|   0:00:01.0| 3417.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:27   3221s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:23:27   3223s] |  -4.717|   -4.717| -7550.422| -7571.623|    65.44%|   0:00:00.0| 3417.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:27   3223s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:23:28   3225s] |  -4.707|   -4.707| -7518.883| -7540.084|    65.45%|   0:00:01.0| 3417.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:28   3225s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:23:28   3226s] |  -4.697|   -4.697| -7501.110| -7522.311|    65.46%|   0:00:00.0| 3417.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:28   3226s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:23:29   3228s] |  -4.684|   -4.684| -7466.377| -7487.765|    65.47%|   0:00:01.0| 3417.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:29   3228s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:23:29   3229s] |  -4.668|   -4.668| -7438.478| -7459.865|    65.47%|   0:00:00.0| 3417.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:29   3229s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:23:29   3231s] |  -4.647|   -4.647| -7383.926| -7405.313|    65.47%|   0:00:00.0| 3417.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:29   3231s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:23:30   3232s] |  -4.632|   -4.632| -7357.850| -7379.238|    65.48%|   0:00:01.0| 3417.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:30   3232s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:23:30   3233s] |  -4.621|   -4.621| -7387.673| -7409.060|    65.48%|   0:00:00.0| 3417.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:30   3233s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:23:30   3233s] |  -4.610|   -4.610| -7353.274| -7374.662|    65.48%|   0:00:00.0| 3417.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:30   3233s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:23:31   3235s] |  -4.600|   -4.600| -7303.125| -7324.513|    65.50%|   0:00:01.0| 3417.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:31   3235s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:23:31   3237s] |  -4.594|   -4.594| -7287.827| -7309.214|    65.51%|   0:00:00.0| 3417.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:31   3237s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:23:32   3239s] |  -4.584|   -4.584| -7260.638| -7282.025|    65.54%|   0:00:01.0| 3417.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:32   3239s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:23:33   3240s] |  -4.575|   -4.575| -7236.074| -7257.461|    65.55%|   0:00:01.0| 3417.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:33   3240s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:23:33   3243s] |  -4.564|   -4.564| -7194.037| -7215.424|    65.57%|   0:00:00.0| 3417.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:33   3243s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:23:33   3244s] |  -4.554|   -4.554| -7168.993| -7190.381|    65.57%|   0:00:00.0| 3417.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:33   3244s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:23:34   3247s] |  -4.551|   -4.551| -7160.493| -7181.880|    65.59%|   0:00:01.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:34   3247s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:23:34   3248s] |  -4.544|   -4.544| -7143.176| -7164.563|    65.59%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:34   3248s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:23:35   3249s] |  -4.539|   -4.539| -7129.055| -7150.443|    65.60%|   0:00:01.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:35   3249s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:23:35   3250s] |  -4.527|   -4.527| -7095.758| -7117.146|    65.62%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:35   3250s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:23:36   3254s] |  -4.525|   -4.525| -7091.763| -7113.150|    65.64%|   0:00:01.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:36   3254s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:23:36   3254s] |  -4.519|   -4.519| -7074.980| -7096.367|    65.64%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:36   3254s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:23:36   3255s] |  -4.509|   -4.509| -7048.237| -7069.625|    65.65%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:36   3255s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:23:37   3258s] |  -4.504|   -4.504| -7031.720| -7053.108|    65.67%|   0:00:01.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:37   3258s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:23:37   3259s] |  -4.499|   -4.499| -7016.535| -7037.922|    65.67%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:37   3259s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:23:37   3260s] |  -4.490|   -4.490| -6992.825| -7014.212|    65.68%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:37   3260s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:23:38   3262s] |  -4.490|   -4.490| -6992.819| -7014.207|    65.70%|   0:00:01.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:38   3262s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:23:38   3262s] |  -4.490|   -4.490| -6992.807| -7014.194|    65.70%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:38   3262s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:23:38   3263s] |  -4.490|   -4.490| -6992.509| -7013.896|    65.70%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:38   3263s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1893__reg/D                          |
[08/27 00:23:38   3263s] |  -4.490|   -4.490| -6992.459| -7013.847|    65.70%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:38   3263s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1893__reg/D                          |
[08/27 00:23:39   3263s] |  -4.490|   -4.490| -6992.350| -7013.737|    65.71%|   0:00:01.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:39   3263s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1898__reg/D                          |
[08/27 00:23:39   3264s] |  -4.490|   -4.490| -6992.301| -7013.689|    65.71%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:39   3264s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1898__reg/D                          |
[08/27 00:23:39   3264s] |  -4.490|   -4.490| -6992.291| -7013.678|    65.71%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:39   3264s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1898__reg/D                          |
[08/27 00:23:39   3264s] |  -4.490|   -4.490| -6976.953| -6998.341|    65.71%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:39   3264s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1903__reg/D                          |
[08/27 00:23:39   3265s] |  -4.490|   -4.490| -6976.896| -6998.284|    65.71%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:39   3265s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1903__reg/D                          |
[08/27 00:23:39   3265s] |  -4.490|   -4.490| -6976.840| -6998.227|    65.71%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:39   3265s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1903__reg/D                          |
[08/27 00:23:39   3265s] |  -4.490|   -4.490| -6976.830| -6998.217|    65.71%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:39   3265s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1903__reg/D                          |
[08/27 00:23:39   3265s] |  -4.490|   -4.490| -6976.799| -6998.187|    65.71%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:39   3265s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1903__reg/D                          |
[08/27 00:23:39   3265s] |  -4.490|   -4.490| -6976.779| -6998.167|    65.71%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:39   3265s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1903__reg/D                          |
[08/27 00:23:39   3266s] |  -4.490|   -4.490| -6976.637| -6998.025|    65.71%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:39   3266s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1907__reg/D                          |
[08/27 00:23:40   3266s] |  -4.490|   -4.490| -6976.487| -6997.874|    65.72%|   0:00:01.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:40   3266s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1890__reg/D                          |
[08/27 00:23:40   3266s] |  -4.490|   -4.490| -6976.468| -6997.855|    65.72%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:40   3266s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1890__reg/D                          |
[08/27 00:23:40   3267s] |  -4.490|   -4.490| -6976.449| -6997.837|    65.72%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:40   3267s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1908__reg/D                          |
[08/27 00:23:40   3267s] |  -4.490|   -4.490| -6976.407| -6997.795|    65.72%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:40   3267s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1908__reg/D                          |
[08/27 00:23:40   3267s] |  -4.490|   -4.490| -6976.392| -6997.780|    65.72%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:40   3267s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1908__reg/D                          |
[08/27 00:23:40   3268s] |  -4.490|   -4.490| -6959.544| -6980.932|    65.72%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:40   3268s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1907__reg/D                          |
[08/27 00:23:40   3268s] |  -4.490|   -4.490| -6959.460| -6980.847|    65.72%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:40   3268s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1907__reg/D                          |
[08/27 00:23:40   3268s] |  -4.490|   -4.490| -6959.404| -6980.791|    65.73%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:40   3268s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1907__reg/D                          |
[08/27 00:23:41   3269s] |  -4.490|   -4.490| -6959.145| -6980.532|    65.73%|   0:00:01.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:41   3269s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1887__reg/D                          |
[08/27 00:23:41   3269s] |  -4.490|   -4.490| -6959.128| -6980.515|    65.73%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:41   3269s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1887__reg/D                          |
[08/27 00:23:41   3269s] |  -4.490|   -4.490| -6959.105| -6980.493|    65.73%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:41   3269s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1887__reg/D                          |
[08/27 00:23:41   3269s] |  -4.490|   -4.490| -6959.044| -6980.432|    65.73%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:41   3269s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1887__reg/D                          |
[08/27 00:23:41   3270s] |  -4.490|   -4.490| -6943.663| -6965.051|    65.73%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:41   3270s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1912__reg/D                          |
[08/27 00:23:41   3270s] |  -4.490|   -4.490| -6943.361| -6964.748|    65.73%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:41   3270s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1912__reg/D                          |
[08/27 00:23:41   3270s] |  -4.490|   -4.490| -6943.350| -6964.737|    65.73%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:41   3270s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1912__reg/D                          |
[08/27 00:23:41   3270s] |  -4.490|   -4.490| -6943.339| -6964.727|    65.73%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:41   3270s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1912__reg/D                          |
[08/27 00:23:41   3270s] |  -4.490|   -4.490| -6943.290| -6964.678|    65.74%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:23:41   3270s] |        |         |          |          |          |            |        |            |         | 91__reg/D                                          |
[08/27 00:23:41   3271s] |  -4.490|   -4.490| -6943.021| -6964.408|    65.74%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:23:41   3271s] |        |         |          |          |          |            |        |            |         | 91__reg/D                                          |
[08/27 00:23:42   3271s] |  -4.490|   -4.490| -6941.147| -6962.535|    65.74%|   0:00:01.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:42   3271s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1913__reg/D                          |
[08/27 00:23:42   3272s] |  -4.490|   -4.490| -6939.470| -6960.857|    65.74%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:42   3272s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1873__reg/D                          |
[08/27 00:23:42   3272s] |  -4.490|   -4.490| -6939.406| -6960.793|    65.74%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:42   3272s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1863__reg/D                          |
[08/27 00:23:42   3272s] |  -4.490|   -4.490| -6939.361| -6960.749|    65.75%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:42   3272s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1863__reg/D                          |
[08/27 00:23:42   3273s] |  -4.489|   -4.489| -6934.177| -6955.564|    65.75%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:42   3273s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1864__reg/D                          |
[08/27 00:23:43   3275s] |  -4.489|   -4.489| -6933.955| -6955.343|    65.75%|   0:00:01.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:43   3275s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1864__reg/D                          |
[08/27 00:23:43   3275s] |  -4.489|   -4.489| -6933.944| -6955.332|    65.75%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:43   3275s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1864__reg/D                          |
[08/27 00:23:43   3276s] |  -4.489|   -4.489| -6933.907| -6955.294|    65.76%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:43   3276s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1879__reg/D                          |
[08/27 00:23:43   3277s] |  -4.489|   -4.489| -6933.754| -6955.141|    65.76%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:23:43   3277s] |        |         |          |          |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_34__reg/D           |
[08/27 00:23:44   3278s] |  -4.489|   -4.489| -6929.652| -6951.039|    65.76%|   0:00:01.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:23:44   3278s] |        |         |          |          |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_37__reg/D           |
[08/27 00:23:44   3278s] |  -4.489|   -4.489| -6929.502| -6950.889|    65.77%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:23:44   3278s] |        |         |          |          |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_37__reg/D           |
[08/27 00:23:45   3279s] |  -4.489|   -4.489| -6928.863| -6950.250|    65.77%|   0:00:01.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:45   3279s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1880__reg/D                          |
[08/27 00:23:45   3280s] |  -4.489|   -4.489| -6928.757| -6950.145|    65.78%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:45   3280s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1880__reg/D                          |
[08/27 00:23:45   3280s] |  -4.489|   -4.489| -6928.697| -6950.084|    65.78%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:45   3280s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1880__reg/D                          |
[08/27 00:23:45   3281s] |  -4.489|   -4.489| -6928.408| -6949.795|    65.78%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:23:45   3281s] |        |         |          |          |          |            |        |            |         | 72__reg/D                                          |
[08/27 00:23:45   3281s] |  -4.489|   -4.489| -6928.332| -6949.720|    65.78%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:23:45   3281s] |        |         |          |          |          |            |        |            |         | 72__reg/D                                          |
[08/27 00:23:46   3282s] |  -4.489|   -4.489| -6928.168| -6949.548|    65.78%|   0:00:01.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:23:46   3282s] |        |         |          |          |          |            |        |            |         | ntroller_i.instr_fetch_err_plus2_i_reg/D           |
[08/27 00:23:46   3282s] |  -4.489|   -4.489| -6928.120| -6949.500|    65.79%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:23:46   3282s] |        |         |          |          |          |            |        |            |         | ntroller_i.instr_fetch_err_plus2_i_reg/D           |
[08/27 00:23:46   3283s] |  -4.489|   -4.489| -6928.083| -6949.463|    65.79%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:23:46   3283s] |        |         |          |          |          |            |        |            |         | ntroller_i.instr_fetch_err_plus2_i_reg/D           |
[08/27 00:23:46   3283s] |  -4.489|   -4.489| -6928.019| -6949.399|    65.79%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:23:46   3283s] |        |         |          |          |          |            |        |            |         | 82__reg/D                                          |
[08/27 00:23:46   3283s] |  -4.489|   -4.489| -6927.873| -6949.253|    65.79%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:23:46   3283s] |        |         |          |          |          |            |        |            |         | 82__reg/D                                          |
[08/27 00:23:47   3284s] |  -4.489|   -4.489| -6927.679| -6949.059|    65.80%|   0:00:01.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:23:47   3284s] |        |         |          |          |          |            |        |            |         | ntroller_i.instr_compressed_i_13__reg/D            |
[08/27 00:23:47   3284s] |  -4.489|   -4.489| -6927.514| -6948.894|    65.80%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:23:47   3284s] |        |         |          |          |          |            |        |            |         | ntroller_i.instr_compressed_i_2__reg/D             |
[08/27 00:23:47   3285s] |  -4.490|   -4.490| -6927.352| -6948.732|    65.80%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:23:47   3285s] |        |         |          |          |          |            |        |            |         | ntroller_i.instr_i_3__reg/D                        |
[08/27 00:23:47   3286s] |  -4.490|   -4.490| -6926.771| -6948.151|    65.80%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:23:47   3286s] |        |         |          |          |          |            |        |            |         | 122__reg/D                                         |
[08/27 00:23:47   3287s] |  -4.490|   -4.490| -6926.199| -6947.580|    65.80%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:23:47   3287s] |        |         |          |          |          |            |        |            |         | ntroller_i.instr_i_19__reg/D                       |
[08/27 00:23:48   3287s] |  -4.490|   -4.490| -6926.172| -6947.553|    65.80%|   0:00:01.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:23:48   3287s] |        |         |          |          |          |            |        |            |         | ntroller_i.instr_i_19__reg/D                       |
[08/27 00:23:48   3287s] |  -4.490|   -4.490| -6926.163| -6947.543|    65.80%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:23:48   3287s] |        |         |          |          |          |            |        |            |         | ntroller_i.instr_i_19__reg/D                       |
[08/27 00:23:48   3288s] |  -4.490|   -4.490| -6926.080| -6947.460|    65.80%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:23:48   3288s] |        |         |          |          |          |            |        |            |         | ntroller_i.instr_i_2__reg/D                        |
[08/27 00:23:48   3288s] |  -4.490|   -4.490| -6925.410| -6946.790|    65.81%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:23:48   3288s] |        |         |          |          |          |            |        |            |         | 105__reg/D                                         |
[08/27 00:23:48   3288s] |  -4.490|   -4.490| -6925.383| -6946.763|    65.81%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:23:48   3288s] |        |         |          |          |          |            |        |            |         | 108__reg/D                                         |
[08/27 00:23:48   3289s] |  -4.485|   -4.485| -6834.944| -6856.324|    65.81%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:23:48   3289s] |        |         |          |          |          |            |        |            |         | ntroller_i.instr_valid_i_reg/D                     |
[08/27 00:23:49   3290s] |  -4.485|   -4.485| -6834.025| -6855.405|    65.81%|   0:00:01.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:49   3290s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1857__reg/D                          |
[08/27 00:23:49   3290s] |  -4.485|   -4.485| -6818.637| -6840.017|    65.81%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:23:49   3290s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1857__reg/D                          |
[08/27 00:23:49   3290s] |  -4.485|   -4.485| -6785.551| -6806.931|    65.81%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:23:49   3290s] |        |         |          |          |          |            |        |            |         | 114__reg/D                                         |
[08/27 00:23:49   3291s] |  -4.485|   -4.485| -6785.452| -6806.832|    65.81%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:23:49   3291s] |        |         |          |          |          |            |        |            |         | 114__reg/D                                         |
[08/27 00:23:49   3291s] |  -4.485|   -4.485| -6776.588| -6797.968|    65.82%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:23:49   3291s] |        |         |          |          |          |            |        |            |         | efetch_buffer_i.fifo_busy_1__reg/D                 |
[08/27 00:23:49   3291s] |  -4.485|   -4.485| -6775.341| -6796.721|    65.82%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:23:49   3291s] |        |         |          |          |          |            |        |            |         | efetch_buffer_i.fifo_busy_1__reg/D                 |
[08/27 00:23:49   3292s] |  -4.485|   -4.485| -6740.512| -6761.892|    65.82%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:23:49   3292s] |        |         |          |          |          |            |        |            |         | efetch_buffer_i.fifo_busy_1__reg/D                 |
[08/27 00:23:50   3293s] |  -4.485|   -4.485| -6735.312| -6756.692|    65.83%|   0:00:01.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:23:50   3293s] |        |         |          |          |          |            |        |            |         | 109__reg/D                                         |
[08/27 00:23:50   3293s] |  -4.485|   -4.485| -6732.725| -6754.104|    65.83%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:23:50   3293s] |        |         |          |          |          |            |        |            |         | 109__reg/D                                         |
[08/27 00:23:50   3294s] |  -4.485|   -4.485| -6711.942| -6733.322|    65.83%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:23:50   3294s] |        |         |          |          |          |            |        |            |         | ntroller_i.ctrl_fsm_cs_0__reg/D                    |
[08/27 00:23:50   3295s] |  -4.485|   -4.485| -6697.675| -6719.055|    65.84%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:23:50   3295s] |        |         |          |          |          |            |        |            |         | ntroller_i.ctrl_fsm_cs_0__reg/D                    |
[08/27 00:23:51   3296s] |  -4.485|   -4.485| -6696.381| -6717.761|    65.84%|   0:00:01.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:23:51   3296s] |        |         |          |          |          |            |        |            |         | ntroller_i.ctrl_fsm_cs_0__reg/D                    |
[08/27 00:23:51   3298s] |  -4.485|   -4.485| -6688.430| -6709.810|    65.86%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:23:51   3298s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_476__reg/D                               |
[08/27 00:23:51   3299s] |  -4.485|   -4.485| -6687.545| -6708.925|    65.86%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:23:51   3299s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_465__reg/D                               |
[08/27 00:23:52   3301s] |  -4.485|   -4.485| -6682.318| -6703.698|    65.89%|   0:00:01.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:23:52   3301s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_923__reg/D                               |
[08/27 00:23:52   3301s] |  -4.485|   -4.485| -6682.304| -6703.684|    65.89%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:23:52   3301s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_916__reg/D                               |
[08/27 00:23:52   3302s] |  -4.485|   -4.485| -6682.240| -6703.620|    65.89%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:23:52   3302s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_916__reg/D                               |
[08/27 00:23:52   3302s] |  -4.485|   -4.485| -6682.199| -6703.579|    65.90%|   0:00:00.0| 3463.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:23:52   3302s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_916__reg/D                               |
[08/27 00:23:53   3305s] |  -4.485|   -4.485| -6677.136| -6698.516|    65.91%|   0:00:01.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:23:53   3305s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_902__reg/D                               |
[08/27 00:23:53   3306s] |  -4.485|   -4.485| -6674.675| -6696.056|    65.91%|   0:00:00.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:23:53   3306s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_897__reg/D                               |
[08/27 00:23:53   3307s] |  -4.485|   -4.485| -6670.881| -6692.261|    65.91%|   0:00:00.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:23:53   3307s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_897__reg/D                               |
[08/27 00:23:53   3307s] |  -4.485|   -4.485| -6670.855| -6692.236|    65.92%|   0:00:00.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:23:53   3307s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_897__reg/D                               |
[08/27 00:23:53   3308s] |  -4.485|   -4.485| -6668.861| -6690.241|    65.92%|   0:00:00.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:23:53   3308s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_897__reg/D                               |
[08/27 00:23:54   3311s] |  -4.485|   -4.485| -6662.943| -6684.323|    65.93%|   0:00:01.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:23:54   3311s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_52__reg/D                                |
[08/27 00:23:54   3311s] |  -4.485|   -4.485| -6662.131| -6683.511|    65.93%|   0:00:00.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:23:54   3311s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_120__reg/D                               |
[08/27 00:23:54   3312s] |  -4.485|   -4.485| -6656.621| -6678.001|    65.96%|   0:00:00.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:23:54   3312s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_52__reg/D                                |
[08/27 00:23:54   3313s] |  -4.485|   -4.485| -6656.587| -6677.967|    65.96%|   0:00:00.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:23:54   3313s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_52__reg/D                                |
[08/27 00:23:55   3313s] |  -4.485|   -4.485| -6656.496| -6677.876|    65.96%|   0:00:01.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:23:55   3313s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_63__reg/D                                |
[08/27 00:23:55   3314s] |  -4.485|   -4.485| -6655.303| -6676.683|    65.96%|   0:00:00.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:23:55   3314s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_63__reg/D                                |
[08/27 00:23:55   3317s] |  -4.485|   -4.485| -6636.529| -6657.909|    66.01%|   0:00:00.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:23:55   3317s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_516__reg/D                               |
[08/27 00:23:55   3317s] |  -4.485|   -4.485| -6636.236| -6657.616|    66.01%|   0:00:00.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:23:55   3317s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_919__reg/D                               |
[08/27 00:23:56   3318s] |  -4.485|   -4.485| -6636.136| -6657.516|    66.02%|   0:00:01.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:23:56   3318s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_919__reg/D                               |
[08/27 00:23:56   3318s] |  -4.485|   -4.485| -6636.107| -6657.487|    66.02%|   0:00:00.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:23:56   3318s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_919__reg/D                               |
[08/27 00:23:56   3318s] |  -4.485|   -4.485| -6635.370| -6656.750|    66.02%|   0:00:00.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:23:56   3318s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_898__reg/D                               |
[08/27 00:23:56   3319s] |  -4.485|   -4.485| -6635.268| -6656.648|    66.02%|   0:00:00.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:23:56   3319s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_655__reg/D                               |
[08/27 00:23:56   3319s] |  -4.485|   -4.485| -6632.812| -6654.192|    66.03%|   0:00:00.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:23:56   3319s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_655__reg/D                               |
[08/27 00:23:57   3323s] |  -4.485|   -4.485| -6623.908| -6645.288|    66.04%|   0:00:01.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:23:57   3323s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_124__reg/D                               |
[08/27 00:23:57   3324s] |  -4.485|   -4.485| -6622.374| -6643.754|    66.04%|   0:00:00.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:23:57   3324s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_124__reg/D                               |
[08/27 00:23:57   3324s] |  -4.485|   -4.485| -6621.364| -6642.745|    66.05%|   0:00:00.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:23:57   3324s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_124__reg/D                               |
[08/27 00:23:57   3325s] |  -4.485|   -4.485| -6621.268| -6642.648|    66.05%|   0:00:00.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:23:57   3325s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_124__reg/D                               |
[08/27 00:23:58   3327s] |  -4.485|   -4.485| -6615.111| -6636.491|    66.06%|   0:00:01.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:23:58   3327s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_656__reg/D                               |
[08/27 00:23:58   3329s] |  -4.485|   -4.485| -6614.843| -6636.224|    66.07%|   0:00:00.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:23:58   3329s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_656__reg/D                               |
[08/27 00:23:58   3329s] |  -4.485|   -4.485| -6614.654| -6636.034|    66.08%|   0:00:00.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:23:58   3329s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_656__reg/D                               |
[08/27 00:23:58   3330s] |  -4.485|   -4.485| -6614.618| -6635.998|    66.08%|   0:00:00.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:23:58   3330s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_736__reg/D                               |
[08/27 00:23:58   3330s] |  -4.485|   -4.485| -6614.552| -6635.932|    66.08%|   0:00:00.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:23:58   3330s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_736__reg/D                               |
[08/27 00:23:59   3331s] |  -4.485|   -4.485| -6614.402| -6635.782|    66.08%|   0:00:01.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:23:59   3331s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_736__reg/D                               |
[08/27 00:23:59   3331s] |  -4.485|   -4.485| -6614.325| -6635.705|    66.09%|   0:00:00.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:23:59   3331s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_738__reg/D                               |
[08/27 00:23:59   3333s] |  -4.485|   -4.485| -6611.999| -6633.379|    66.09%|   0:00:00.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:23:59   3333s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_758__reg/D                               |
[08/27 00:23:59   3334s] |  -4.485|   -4.485| -6611.880| -6633.260|    66.09%|   0:00:00.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:23:59   3334s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_758__reg/D                               |
[08/27 00:23:59   3335s] |  -4.485|   -4.485| -6611.105| -6632.485|    66.09%|   0:00:00.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:23:59   3335s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_758__reg/D                               |
[08/27 00:24:00   3335s] |  -4.485|   -4.485| -6611.052| -6632.432|    66.10%|   0:00:01.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:24:00   3335s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_400__reg/D                               |
[08/27 00:24:00   3336s] |  -4.485|   -4.485| -6610.991| -6632.371|    66.10%|   0:00:00.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:24:00   3336s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_400__reg/D                               |
[08/27 00:24:00   3336s] |  -4.485|   -4.485| -6610.973| -6632.353|    66.10%|   0:00:00.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:24:00   3336s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_939__reg/D                               |
[08/27 00:24:00   3339s] |  -4.485|   -4.485| -6609.077| -6630.457|    66.10%|   0:00:00.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:24:00   3339s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_1018__reg/D                              |
[08/27 00:24:00   3339s] |  -4.485|   -4.485| -6608.996| -6630.375|    66.11%|   0:00:00.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:24:00   3339s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_1018__reg/D                              |
[08/27 00:24:01   3341s] |  -4.485|   -4.485| -6608.414| -6629.794|    66.12%|   0:00:01.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:24:01   3341s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_865__reg/D                               |
[08/27 00:24:01   3341s] |  -4.485|   -4.485| -6608.384| -6629.764|    66.12%|   0:00:00.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:24:01   3341s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_403__reg/D                               |
[08/27 00:24:01   3341s] |  -4.485|   -4.485| -6608.055| -6629.435|    66.12%|   0:00:00.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:24:01   3341s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_403__reg/D                               |
[08/27 00:24:01   3342s] |  -4.485|   -4.485| -6608.013| -6629.394|    66.12%|   0:00:00.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:24:01   3342s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_403__reg/D                               |
[08/27 00:24:01   3344s] |  -4.485|   -4.485| -6604.929| -6626.309|    66.14%|   0:00:00.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:24:01   3344s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_603__reg/D                               |
[08/27 00:24:01   3344s] |  -4.485|   -4.485| -6604.836| -6626.216|    66.14%|   0:00:00.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:24:01   3344s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_596__reg/D                               |
[08/27 00:24:02   3345s] |  -4.485|   -4.485| -6604.526| -6625.907|    66.14%|   0:00:01.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:24:02   3345s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_596__reg/D                               |
[08/27 00:24:02   3345s] |  -4.485|   -4.485| -6604.454| -6625.833|    66.14%|   0:00:00.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:24:02   3345s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_596__reg/D                               |
[08/27 00:24:02   3347s] |  -4.485|   -4.485| -6603.417| -6624.797|    66.15%|   0:00:00.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:24:02   3347s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_317__reg/D                               |
[08/27 00:24:02   3348s] |  -4.485|   -4.485| -6603.114| -6624.494|    66.16%|   0:00:00.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:24:02   3348s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_317__reg/D                               |
[08/27 00:24:02   3348s] |  -4.485|   -4.485| -6602.743| -6624.123|    66.16%|   0:00:00.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:24:02   3348s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_317__reg/D                               |
[08/27 00:24:03   3349s] |  -4.485|   -4.485| -6602.613| -6623.993|    66.17%|   0:00:01.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:24:03   3349s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_946__reg/D                               |
[08/27 00:24:03   3350s] |  -4.485|   -4.485| -6602.453| -6623.833|    66.17%|   0:00:00.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:24:03   3350s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_946__reg/D                               |
[08/27 00:24:03   3350s] |  -4.485|   -4.485| -6602.381| -6623.761|    66.17%|   0:00:00.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:24:03   3350s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_946__reg/D                               |
[08/27 00:24:03   3352s] |  -4.485|   -4.485| -6602.002| -6623.382|    66.18%|   0:00:00.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:24:03   3352s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_777__reg/D                               |
[08/27 00:24:03   3352s] |  -4.485|   -4.485| -6601.877| -6623.257|    66.19%|   0:00:00.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:24:03   3352s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_777__reg/D                               |
[08/27 00:24:03   3353s] |  -4.485|   -4.485| -6601.755| -6623.136|    66.19%|   0:00:00.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:24:03   3353s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_777__reg/D                               |
[08/27 00:24:04   3353s] |  -4.485|   -4.485| -6601.396| -6622.776|    66.19%|   0:00:01.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:24:04   3353s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_777__reg/D                               |
[08/27 00:24:04   3354s] |  -4.485|   -4.485| -6601.276| -6622.656|    66.20%|   0:00:00.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:24:04   3354s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_777__reg/D                               |
[08/27 00:24:04   3355s] |  -4.485|   -4.485| -6601.210| -6622.590|    66.20%|   0:00:00.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:24:04   3355s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_978__reg/D                               |
[08/27 00:24:04   3356s] |  -4.485|   -4.485| -6599.593| -6620.973|    66.21%|   0:00:00.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:24:04   3356s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_227__reg/D                               |
[08/27 00:24:05   3356s] |  -4.485|   -4.485| -6599.511| -6620.891|    66.21%|   0:00:01.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:24:05   3356s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_227__reg/D                               |
[08/27 00:24:05   3357s] |  -4.485|   -4.485| -6599.490| -6620.870|    66.21%|   0:00:00.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:24:05   3357s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_227__reg/D                               |
[08/27 00:24:05   3357s] |  -4.485|   -4.485| -6599.429| -6620.809|    66.21%|   0:00:00.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:24:05   3357s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_848__reg/D                               |
[08/27 00:24:05   3358s] |  -4.485|   -4.485| -6599.283| -6620.663|    66.22%|   0:00:00.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:24:05   3358s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_168__reg/D                               |
[08/27 00:24:05   3358s] |  -4.485|   -4.485| -6599.266| -6620.646|    66.22%|   0:00:00.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:24:05   3358s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_233__reg/D                               |
[08/27 00:24:06   3359s] |  -4.485|   -4.485| -6599.004| -6620.384|    66.22%|   0:00:01.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:24:06   3359s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_233__reg/D                               |
[08/27 00:24:06   3359s] |  -4.485|   -4.485| -6598.988| -6620.368|    66.22%|   0:00:00.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:24:06   3359s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_233__reg/D                               |
[08/27 00:24:06   3360s] |  -4.485|   -4.485| -6598.457| -6619.836|    66.23%|   0:00:00.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:24:06   3360s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_819__reg/D                               |
[08/27 00:24:06   3361s] |  -4.485|   -4.485| -6598.114| -6619.494|    66.24%|   0:00:00.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:24:06   3361s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_819__reg/D                               |
[08/27 00:24:06   3361s] |  -4.485|   -4.485| -6598.017| -6619.397|    66.24%|   0:00:00.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:24:06   3361s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_819__reg/D                               |
[08/27 00:24:07   3361s] |  -4.485|   -4.485| -6597.519| -6618.898|    66.25%|   0:00:01.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:24:07   3361s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_251__reg/D                               |
[08/27 00:24:07   3362s] |  -4.485|   -4.485| -6597.208| -6618.588|    66.25%|   0:00:00.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:24:07   3362s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_251__reg/D                               |
[08/27 00:24:07   3362s] |  -4.485|   -4.485| -6597.137| -6618.518|    66.25%|   0:00:00.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:24:07   3362s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_251__reg/D                               |
[08/27 00:24:07   3362s] |  -4.485|   -4.485| -6594.821| -6616.201|    66.26%|   0:00:00.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:24:07   3362s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_860__reg/D                               |
[08/27 00:24:07   3363s] |  -4.485|   -4.485| -6594.809| -6616.189|    66.26%|   0:00:00.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:24:07   3363s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_860__reg/D                               |
[08/27 00:24:07   3363s] |  -4.485|   -4.485| -6594.681| -6616.061|    66.26%|   0:00:00.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:24:07   3363s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_860__reg/D                               |
[08/27 00:24:07   3363s] |  -4.485|   -4.485| -6594.670| -6616.050|    66.26%|   0:00:00.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:24:07   3363s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_860__reg/D                               |
[08/27 00:24:07   3364s] |  -4.485|   -4.485| -6591.347| -6612.728|    66.27%|   0:00:00.0| 3460.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:24:07   3364s] |        |         |          |          |          |            |        |            |         | 38__reg/D                                          |
[08/27 00:24:08   3365s] |  -4.485|   -4.485| -6590.461| -6611.841|    66.27%|   0:00:01.0| 3449.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:24:08   3365s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_710__reg/D                               |
[08/27 00:24:08   3365s] |  -4.485|   -4.485| -6590.304| -6611.684|    66.27%|   0:00:00.0| 3449.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:24:08   3365s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_710__reg/D                               |
[08/27 00:24:08   3367s] |  -4.485|   -4.485| -6588.790| -6610.169|    66.28%|   0:00:00.0| 3449.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:24:08   3367s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_710__reg/D                               |
[08/27 00:24:09   3368s] |  -4.485|   -4.485| -6586.917| -6608.297|    66.28%|   0:00:01.0| 3449.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_lo_i.target_reac |
[08/27 00:24:09   3368s] |        |         |          |          |          |            |        |            |         | hed_o_reg/D                                        |
[08/27 00:24:09   3368s] |  -4.485|   -4.485| -6556.003| -6577.383|    66.28%|   0:00:00.0| 3449.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top.i_dm_top/data_csrs_mem_ |
[08/27 00:24:09   3368s] |        |         |          |          |          |            |        |            |         | 30__reg/D                                          |
[08/27 00:24:09   3369s] |  -4.485|   -4.485| -6554.246| -6575.625|    66.29%|   0:00:00.0| 3449.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_lo_i.target_reac |
[08/27 00:24:09   3369s] |        |         |          |          |          |            |        |            |         | hed_o_reg/D                                        |
[08/27 00:24:09   3369s] |  -4.485|   -4.485| -6550.474| -6571.854|    66.29%|   0:00:00.0| 3449.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_lo_i.target_reac |
[08/27 00:24:09   3369s] |        |         |          |          |          |            |        |            |         | hed_o_reg/D                                        |
[08/27 00:24:09   3370s] |  -4.485|   -4.485| -6549.123| -6570.503|    66.30%|   0:00:00.0| 3449.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_lo_i.target_reac |
[08/27 00:24:09   3370s] |        |         |          |          |          |            |        |            |         | hed_o_reg/D                                        |
[08/27 00:24:09   3370s] |  -4.485|   -4.485| -6549.011| -6570.391|    66.30%|   0:00:00.0| 3449.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:24:09   3370s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_710__reg/D                               |
[08/27 00:24:09   3370s] |  -4.485|   -4.485| -6547.733| -6569.113|    66.30%|   0:00:00.0| 3449.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:24:09   3370s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_710__reg/D                               |
[08/27 00:24:09   3370s] |  -4.485|   -4.485| -6547.472| -6568.852|    66.30%|   0:00:00.0| 3449.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:24:09   3370s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_710__reg/D                               |
[08/27 00:24:10   3371s] |  -4.485|   -4.485| -6547.417| -6568.796|    66.31%|   0:00:01.0| 3449.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:24:10   3371s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_710__reg/D                               |
[08/27 00:24:10   3372s] |  -4.485|   -4.485| -6510.270| -6531.649|    66.31%|   0:00:00.0| 3449.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:24:10   3372s] |        |         |          |          |          |            |        |            |         | 48__reg/D                                          |
[08/27 00:24:10   3372s] |  -4.485|   -4.485| -6510.143| -6531.522|    66.32%|   0:00:00.0| 3449.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:24:10   3372s] |        |         |          |          |          |            |        |            |         | 48__reg/D                                          |
[08/27 00:24:10   3372s] |  -4.485|   -4.485| -6509.901| -6531.281|    66.32%|   0:00:00.0| 3449.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:24:10   3372s] |        |         |          |          |          |            |        |            |         | 48__reg/D                                          |
[08/27 00:24:10   3372s] |  -4.485|   -4.485| -6509.752| -6531.132|    66.32%|   0:00:00.0| 3449.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:24:10   3372s] |        |         |          |          |          |            |        |            |         | 48__reg/D                                          |
[08/27 00:24:10   3373s] |  -4.485|   -4.485| -6509.193| -6530.573|    66.33%|   0:00:00.0| 3449.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:24:10   3373s] |        |         |          |          |          |            |        |            |         | 63__reg/D                                          |
[08/27 00:24:10   3374s] |  -4.485|   -4.485| -6509.133| -6530.513|    66.34%|   0:00:00.0| 3449.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:24:10   3374s] |        |         |          |          |          |            |        |            |         | 63__reg/D                                          |
[08/27 00:24:11   3375s] |  -4.485|   -4.485| -6465.604| -6486.983|    66.35%|   0:00:01.0| 3449.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:24:11   3375s] |        |         |          |          |          |            |        |            |         | 39__reg/D                                          |
[08/27 00:24:11   3375s] |  -4.485|   -4.485| -6464.775| -6486.155|    66.35%|   0:00:00.0| 3449.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:24:11   3375s] |        |         |          |          |          |            |        |            |         | 39__reg/D                                          |
[08/27 00:24:11   3375s] |  -4.485|   -4.485| -6464.503| -6485.883|    66.35%|   0:00:00.0| 3449.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:24:11   3375s] |        |         |          |          |          |            |        |            |         | 39__reg/D                                          |
[08/27 00:24:12   3378s] |  -4.485|   -4.485| -6419.774| -6441.154|    66.36%|   0:00:01.0| 3449.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:24:12   3378s] |        |         |          |          |          |            |        |            |         | 58__reg/D                                          |
[08/27 00:24:12   3378s] |  -4.485|   -4.485| -6406.471| -6427.851|    66.36%|   0:00:00.0| 3449.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:24:12   3378s] |        |         |          |          |          |            |        |            |         | 58__reg/D                                          |
[08/27 00:24:12   3378s] |  -4.485|   -4.485| -6406.359| -6427.739|    66.37%|   0:00:00.0| 3449.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:24:12   3378s] |        |         |          |          |          |            |        |            |         | 58__reg/D                                          |
[08/27 00:24:12   3378s] |  -4.485|   -4.485| -6406.159| -6427.539|    66.37%|   0:00:00.0| 3449.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:24:12   3378s] |        |         |          |          |          |            |        |            |         | 58__reg/D                                          |
[08/27 00:24:12   3380s] |  -4.485|   -4.485| -6399.998| -6421.378|    66.38%|   0:00:00.0| 3449.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top.i_dm_top/i_dm_mem.rdata |
[08/27 00:24:12   3380s] |        |         |          |          |          |            |        |            |         | _q_16__reg/D                                       |
[08/27 00:24:12   3381s] |  -4.485|   -4.485| -6399.556| -6420.937|    66.38%|   0:00:00.0| 3449.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top.i_dm_top/i_dm_mem.rdata |
[08/27 00:24:12   3381s] |        |         |          |          |          |            |        |            |         | _q_60__reg/D                                       |
[08/27 00:24:13   3382s] |  -4.485|   -4.485| -6393.021| -6414.401|    66.39%|   0:00:01.0| 3449.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top.i_dm_top/data_csrs_mem_ |
[08/27 00:24:13   3382s] |        |         |          |          |          |            |        |            |         | 45__reg/D                                          |
[08/27 00:24:13   3383s] |  -4.485|   -4.485| -6392.376| -6413.756|    66.39%|   0:00:00.0| 3449.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top.i_dm_top/i_dm_mem.rdata |
[08/27 00:24:13   3383s] |        |         |          |          |          |            |        |            |         | _q_60__reg/D                                       |
[08/27 00:24:13   3385s] |  -4.485|   -4.485| -6381.561| -6402.941|    66.41%|   0:00:00.0| 3449.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top.i_dm_top/i_dm_mem.rdata |
[08/27 00:24:13   3385s] |        |         |          |          |          |            |        |            |         | _q_60__reg/D                                       |
[08/27 00:24:13   3385s] |  -4.485|   -4.485| -6381.271| -6402.652|    66.41%|   0:00:00.0| 3449.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.load_store_un |
[08/27 00:24:13   3385s] |        |         |          |          |          |            |        |            |         | it_i.ls_fsm_cs_0__reg/D                            |
[08/27 00:24:14   3388s] |  -4.485|   -4.485| -6367.704| -6389.083|    66.43%|   0:00:01.0| 3449.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.load_store_un |
[08/27 00:24:14   3388s] |        |         |          |          |          |            |        |            |         | it_i.ls_fsm_cs_0__reg/D                            |
[08/27 00:24:14   3388s] |  -4.485|   -4.485| -6367.498| -6388.877|    66.43%|   0:00:00.0| 3449.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.load_store_un |
[08/27 00:24:14   3388s] |        |         |          |          |          |            |        |            |         | it_i.ls_fsm_cs_0__reg/D                            |
[08/27 00:24:14   3390s] |  -4.485|   -4.485| -6366.640| -6388.020|    66.44%|   0:00:00.0| 3449.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.load_store_un |
[08/27 00:24:14   3390s] |        |         |          |          |          |            |        |            |         | it_i.ls_fsm_cs_0__reg/D                            |
[08/27 00:24:15   3390s] |  -4.485|   -4.485| -6366.630| -6388.011|    66.44%|   0:00:01.0| 3449.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.load_store_un |
[08/27 00:24:15   3390s] |        |         |          |          |          |            |        |            |         | it_i.ls_fsm_cs_0__reg/D                            |
[08/27 00:24:15   3393s] |  -4.485|   -4.485| -6362.270| -6383.649|    66.46%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top.i_dm_top/data_csrs_mem_ |
[08/27 00:24:15   3393s] |        |         |          |          |          |            |        |            |         | 61__reg/D                                          |
[08/27 00:24:15   3393s] |  -4.485|   -4.485| -6357.208| -6378.587|    66.46%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top.i_dm_top/data_csrs_mem_ |
[08/27 00:24:15   3393s] |        |         |          |          |          |            |        |            |         | 61__reg/D                                          |
[08/27 00:24:15   3394s] |  -4.485|   -4.485| -6356.149| -6377.529|    66.47%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top.i_dm_top/data_csrs_mem_ |
[08/27 00:24:15   3394s] |        |         |          |          |          |            |        |            |         | 61__reg/D                                          |
[08/27 00:24:16   3395s] |  -4.485|   -4.485| -6356.135| -6377.515|    66.48%|   0:00:01.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top.i_dm_top/data_csrs_mem_ |
[08/27 00:24:16   3395s] |        |         |          |          |          |            |        |            |         | 61__reg/D                                          |
[08/27 00:24:16   3395s] |  -4.485|   -4.485| -6356.126| -6377.506|    66.48%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top.i_dm_top/data_csrs_mem_ |
[08/27 00:24:16   3395s] |        |         |          |          |          |            |        |            |         | 61__reg/D                                          |
[08/27 00:24:16   3397s] |  -4.485|   -4.485| -6338.260| -6359.640|    66.52%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top.i_dm_top/i_dm_mem.rdata |
[08/27 00:24:16   3397s] |        |         |          |          |          |            |        |            |         | _q_61__reg/D                                       |
[08/27 00:24:16   3397s] |  -4.485|   -4.485| -6337.522| -6358.902|    66.52%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top.i_dm_top/data_csrs_mem_ |
[08/27 00:24:16   3397s] |        |         |          |          |          |            |        |            |         | 53__reg/D                                          |
[08/27 00:24:16   3398s] |  -4.485|   -4.485| -6331.658| -6353.038|    66.53%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top.i_dm_top/data_csrs_mem_ |
[08/27 00:24:16   3398s] |        |         |          |          |          |            |        |            |         | 53__reg/D                                          |
[08/27 00:24:16   3398s] |  -4.485|   -4.485| -6331.630| -6353.010|    66.53%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top.i_dm_top/data_csrs_mem_ |
[08/27 00:24:16   3398s] |        |         |          |          |          |            |        |            |         | 53__reg/D                                          |
[08/27 00:24:17   3401s] |  -4.485|   -4.485| -6320.965| -6342.345|    66.56%|   0:00:01.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart.UART_TXFF.iFIF |
[08/27 00:24:17   3401s] |        |         |          |          |          |            |        |            |         | OMem_426__reg/D                                    |
[08/27 00:24:17   3401s] |  -4.485|   -4.485| -6320.963| -6342.343|    66.57%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart.UART_TXFF.iFIF |
[08/27 00:24:17   3401s] |        |         |          |          |          |            |        |            |         | OMem_426__reg/D                                    |
[08/27 00:24:17   3402s] |  -4.485|   -4.485| -6319.999| -6341.379|    66.58%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart.UART_TXFF.iFIF |
[08/27 00:24:17   3402s] |        |         |          |          |          |            |        |            |         | OMem_426__reg/D                                    |
[08/27 00:24:18   3404s] |  -4.485|   -4.485| -6314.256| -6335.636|    66.64%|   0:00:01.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart.UART_TXFF.iFIF |
[08/27 00:24:18   3404s] |        |         |          |          |          |            |        |            |         | OMem_122__reg/D                                    |
[08/27 00:24:18   3405s] |  -4.485|   -4.485| -6307.026| -6328.406|    66.65%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart.UART_TXFF.iFIF |
[08/27 00:24:18   3405s] |        |         |          |          |          |            |        |            |         | OMem_122__reg/D                                    |
[08/27 00:24:18   3406s] |  -4.485|   -4.485| -6306.178| -6327.558|    66.66%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart.UART_TXFF.iFIF |
[08/27 00:24:18   3406s] |        |         |          |          |          |            |        |            |         | OMem_26__reg/D                                     |
[08/27 00:24:18   3406s] |  -4.485|   -4.485| -6306.164| -6327.544|    66.66%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart.UART_TXFF.iFIF |
[08/27 00:24:18   3406s] |        |         |          |          |          |            |        |            |         | OMem_26__reg/D                                     |
[08/27 00:24:19   3408s] |  -4.485|   -4.485| -6300.728| -6322.108|    66.68%|   0:00:01.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart.UART_TXFF.iFIF |
[08/27 00:24:19   3408s] |        |         |          |          |          |            |        |            |         | OMem_335__reg/D                                    |
[08/27 00:24:19   3409s] |  -4.485|   -4.485| -6300.315| -6321.695|    66.68%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top.i_dm_top/data_csrs_mem_ |
[08/27 00:24:19   3409s] |        |         |          |          |          |            |        |            |         | 24__reg/D                                          |
[08/27 00:24:19   3409s] |  -4.485|   -4.485| -6300.180| -6321.561|    66.69%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top.i_dm_top/data_csrs_mem_ |
[08/27 00:24:19   3409s] |        |         |          |          |          |            |        |            |         | 24__reg/D                                          |
[08/27 00:24:19   3410s] |  -4.485|   -4.485| -6285.690| -6307.070|    66.70%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart.UART_TXFF.iFIF |
[08/27 00:24:19   3410s] |        |         |          |          |          |            |        |            |         | OMem_18__reg/D                                     |
[08/27 00:24:19   3410s] |  -4.485|   -4.485| -6285.649| -6307.030|    66.70%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart.UART_TXFF.iFIF |
[08/27 00:24:19   3410s] |        |         |          |          |          |            |        |            |         | OMem_18__reg/D                                     |
[08/27 00:24:19   3411s] |  -4.485|   -4.485| -6284.440| -6305.821|    66.70%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart.UART_TXFF.iFIF |
[08/27 00:24:19   3411s] |        |         |          |          |          |            |        |            |         | OMem_18__reg/D                                     |
[08/27 00:24:19   3411s] |  -4.485|   -4.485| -6284.370| -6305.750|    66.70%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart.UART_TXFF.iFIF |
[08/27 00:24:19   3411s] |        |         |          |          |          |            |        |            |         | OMem_18__reg/D                                     |
[08/27 00:24:20   3412s] |  -4.485|   -4.485| -6283.731| -6305.112|    66.71%|   0:00:01.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart.UART_TXFF.iFIF |
[08/27 00:24:20   3412s] |        |         |          |          |          |            |        |            |         | OMem_147__reg/D                                    |
[08/27 00:24:20   3412s] |  -4.485|   -4.485| -6283.682| -6305.062|    66.71%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart.UART_TXFF.iFIF |
[08/27 00:24:20   3412s] |        |         |          |          |          |            |        |            |         | OMem_147__reg/D                                    |
[08/27 00:24:20   3413s] |  -4.485|   -4.485| -6283.541| -6304.920|    66.72%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart.UART_TXFF.iFIF |
[08/27 00:24:20   3413s] |        |         |          |          |          |            |        |            |         | OMem_147__reg/D                                    |
[08/27 00:24:20   3413s] |  -4.485|   -4.485| -6283.486| -6304.866|    66.72%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart.UART_TXFF.iFIF |
[08/27 00:24:20   3413s] |        |         |          |          |          |            |        |            |         | OMem_147__reg/D                                    |
[08/27 00:24:20   3414s] |  -4.485|   -4.485| -6281.190| -6302.570|    66.73%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart.UART_TXFF.iFIF |
[08/27 00:24:20   3414s] |        |         |          |          |          |            |        |            |         | OMem_54__reg/D                                     |
[08/27 00:24:20   3414s] |  -4.485|   -4.485| -6281.172| -6302.552|    66.73%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart.UART_TXFF.iFIF |
[08/27 00:24:20   3414s] |        |         |          |          |          |            |        |            |         | OMem_287__reg/D                                    |
[08/27 00:24:20   3414s] |  -4.485|   -4.485| -6280.971| -6302.351|    66.73%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart.UART_TXFF.iFIF |
[08/27 00:24:20   3414s] |        |         |          |          |          |            |        |            |         | OMem_287__reg/D                                    |
[08/27 00:24:20   3415s] |  -4.485|   -4.485| -6280.899| -6302.279|    66.73%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top.i_dm_top/i_dm_mem.rdata |
[08/27 00:24:20   3415s] |        |         |          |          |          |            |        |            |         | _q_13__reg/D                                       |
[08/27 00:24:21   3415s] |  -4.485|   -4.485| -6278.668| -6300.048|    66.74%|   0:00:01.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart.UART_TXFF.iFIF |
[08/27 00:24:21   3415s] |        |         |          |          |          |            |        |            |         | OMem_132__reg/D                                    |
[08/27 00:24:21   3416s] |  -4.485|   -4.485| -6278.643| -6300.023|    66.74%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart.UART_TXFF.iFIF |
[08/27 00:24:21   3416s] |        |         |          |          |          |            |        |            |         | OMem_132__reg/D                                    |
[08/27 00:24:21   3416s] |  -4.485|   -4.485| -6278.622| -6300.001|    66.74%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart.UART_TXFF.iFIF |
[08/27 00:24:21   3416s] |        |         |          |          |          |            |        |            |         | OMem_132__reg/D                                    |
[08/27 00:24:21   3417s] |  -4.485|   -4.485| -6275.723| -6297.102|    66.75%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart.UART_TXFF.iFIF |
[08/27 00:24:21   3417s] |        |         |          |          |          |            |        |            |         | OMem_311__reg/D                                    |
[08/27 00:24:21   3417s] |  -4.485|   -4.485| -6275.710| -6297.088|    66.75%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart.UART_TXFF.iFIF |
[08/27 00:24:21   3417s] |        |         |          |          |          |            |        |            |         | OMem_311__reg/D                                    |
[08/27 00:24:22   3418s] |  -4.485|   -4.485| -6275.569| -6296.947|    66.75%|   0:00:01.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart.UART_TXFF.iFIF |
[08/27 00:24:22   3418s] |        |         |          |          |          |            |        |            |         | OMem_311__reg/D                                    |
[08/27 00:24:22   3419s] |  -4.485|   -4.485| -6273.445| -6294.823|    66.76%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top.i_dm_top/i_dm_mem.rdata |
[08/27 00:24:22   3419s] |        |         |          |          |          |            |        |            |         | _q_56__reg/D                                       |
[08/27 00:24:22   3419s] |  -4.485|   -4.485| -6273.442| -6294.820|    66.76%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top.i_dm_top/i_dm_mem.rdata |
[08/27 00:24:22   3419s] |        |         |          |          |          |            |        |            |         | _q_56__reg/D                                       |
[08/27 00:24:22   3420s] |  -4.485|   -4.485| -6273.282| -6294.660|    66.76%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top.i_dm_top/i_dm_mem.rdata |
[08/27 00:24:22   3420s] |        |         |          |          |          |            |        |            |         | _q_56__reg/D                                       |
[08/27 00:24:22   3421s] |  -4.485|   -4.485| -6272.086| -6293.464|    66.77%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:24:22   3421s] |        |         |          |          |          |            |        |            |         | efetch_buffer_i.stored_addr_q_15__reg/D            |
[08/27 00:24:22   3421s] |  -4.485|   -4.485| -6271.986| -6293.364|    66.78%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:24:22   3421s] |        |         |          |          |          |            |        |            |         | efetch_buffer_i.stored_addr_q_15__reg/D            |
[08/27 00:24:23   3421s] |  -4.485|   -4.485| -6271.984| -6293.362|    66.78%|   0:00:01.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:24:23   3421s] |        |         |          |          |          |            |        |            |         | efetch_buffer_i.stored_addr_q_15__reg/D            |
[08/27 00:24:23   3422s] |  -4.485|   -4.485| -6269.910| -6291.288|    66.78%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top.i_dm_top/i_dm_mem.rdata |
[08/27 00:24:23   3422s] |        |         |          |          |          |            |        |            |         | _q_39__reg/D                                       |
[08/27 00:24:23   3423s] |  -4.485|   -4.485| -6269.843| -6291.221|    66.79%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top.i_dm_top/i_dm_mem.rdata |
[08/27 00:24:23   3423s] |        |         |          |          |          |            |        |            |         | _q_39__reg/D                                       |
[08/27 00:24:23   3423s] |  -4.485|   -4.485| -6269.830| -6291.208|    66.79%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top.i_dm_top/i_dm_mem.rdata |
[08/27 00:24:23   3423s] |        |         |          |          |          |            |        |            |         | _q_39__reg/D                                       |
[08/27 00:24:23   3424s] |  -4.485|   -4.485| -6269.668| -6291.047|    66.79%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_gpio/i_reg_file.new_reg_82__re |
[08/27 00:24:23   3424s] |        |         |          |          |          |            |        |            |         | g/D                                                |
[08/27 00:24:23   3424s] |  -4.485|   -4.485| -6269.632| -6291.011|    66.79%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_gpio/i_reg_file.new_reg_82__re |
[08/27 00:24:23   3424s] |        |         |          |          |          |            |        |            |         | g/D                                                |
[08/27 00:24:23   3424s] |  -4.485|   -4.485| -6269.417| -6290.795|    66.80%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_gpio/i_reg_file.new_reg_82__re |
[08/27 00:24:23   3424s] |        |         |          |          |          |            |        |            |         | g/D                                                |
[08/27 00:24:23   3425s] |  -4.485|   -4.485| -6269.390| -6290.769|    66.80%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_gpio/i_reg_file.new_reg_82__re |
[08/27 00:24:23   3425s] |        |         |          |          |          |            |        |            |         | g/D                                                |
[08/27 00:24:24   3426s] |  -4.485|   -4.485| -6269.011| -6290.390|    66.80%|   0:00:01.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_gpio/i_reg_file.reg2hw_95__reg |
[08/27 00:24:24   3426s] |        |         |          |          |          |            |        |            |         | /D                                                 |
[08/27 00:24:24   3426s] |  -4.485|   -4.485| -6268.845| -6290.223|    66.81%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_gpio/i_reg_file.reg2hw_95__reg |
[08/27 00:24:24   3426s] |        |         |          |          |          |            |        |            |         | /D                                                 |
[08/27 00:24:24   3426s] |  -4.485|   -4.485| -6268.729| -6290.108|    66.81%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_gpio/i_reg_file.reg2hw_95__reg |
[08/27 00:24:24   3426s] |        |         |          |          |          |            |        |            |         | /D                                                 |
[08/27 00:24:24   3426s] |  -4.485|   -4.485| -6268.695| -6290.074|    66.81%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_gpio/i_reg_file.reg2hw_95__reg |
[08/27 00:24:24   3426s] |        |         |          |          |          |            |        |            |         | /D                                                 |
[08/27 00:24:24   3427s] |  -4.485|   -4.485| -6268.195| -6289.573|    66.81%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_gpio/i_reg_file.new_reg_254__r |
[08/27 00:24:24   3427s] |        |         |          |          |          |            |        |            |         | eg/D                                               |
[08/27 00:24:24   3427s] |  -4.485|   -4.485| -6268.076| -6289.455|    66.82%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_gpio/i_reg_file.new_reg_254__r |
[08/27 00:24:24   3427s] |        |         |          |          |          |            |        |            |         | eg/D                                               |
[08/27 00:24:24   3427s] |  -4.485|   -4.485| -6267.992| -6289.370|    66.82%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_gpio/i_reg_file.new_reg_254__r |
[08/27 00:24:24   3427s] |        |         |          |          |          |            |        |            |         | eg/D                                               |
[08/27 00:24:24   3428s] |  -4.485|   -4.485| -6267.717| -6289.096|    66.82%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart.UART_TXFF.USAG |
[08/27 00:24:24   3428s] |        |         |          |          |          |            |        |            |         | E_0__reg/D                                         |
[08/27 00:24:24   3428s] |  -4.485|   -4.485| -6267.622| -6289.000|    66.82%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart.UART_TXFF.USAG |
[08/27 00:24:24   3428s] |        |         |          |          |          |            |        |            |         | E_0__reg/D                                         |
[08/27 00:24:25   3428s] |  -4.485|   -4.485| -6267.529| -6288.908|    66.82%|   0:00:01.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart.UART_TXFF.USAG |
[08/27 00:24:25   3428s] |        |         |          |          |          |            |        |            |         | E_0__reg/D                                         |
[08/27 00:24:25   3429s] |  -4.485|   -4.485| -6267.130| -6288.508|    66.82%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart.UART_TXFF.USAG |
[08/27 00:24:25   3429s] |        |         |          |          |          |            |        |            |         | E_1__reg/D                                         |
[08/27 00:24:25   3429s] |  -4.485|   -4.485| -6267.080| -6288.458|    66.83%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart.UART_TXFF.USAG |
[08/27 00:24:25   3429s] |        |         |          |          |          |            |        |            |         | E_1__reg/D                                         |
[08/27 00:24:25   3429s] |  -4.485|   -4.485| -6267.023| -6288.401|    66.83%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart.UART_TXFF.USAG |
[08/27 00:24:25   3429s] |        |         |          |          |          |            |        |            |         | E_1__reg/D                                         |
[08/27 00:24:25   3430s] |  -4.485|   -4.485| -6264.619| -6285.997|    66.84%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart.UART_RXFF.iRDA |
[08/27 00:24:25   3430s] |        |         |          |          |          |            |        |            |         | ddr_1__reg/D                                       |
[08/27 00:24:25   3430s] |  -4.485|   -4.485| -6263.831| -6285.209|    66.84%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart.UART_RXFF.iRDA |
[08/27 00:24:25   3430s] |        |         |          |          |          |            |        |            |         | ddr_1__reg/D                                       |
[08/27 00:24:25   3430s] |  -4.485|   -4.485| -6263.174| -6284.553|    66.84%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart.UART_RXFF.iRDA |
[08/27 00:24:25   3430s] |        |         |          |          |          |            |        |            |         | ddr_1__reg/D                                       |
[08/27 00:24:26   3431s] |  -4.485|   -4.485| -6262.698| -6284.077|    66.84%|   0:00:01.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i.counter_val |
[08/27 00:24:26   3431s] |        |         |          |          |          |            |        |            |         | ue_o_27__reg/D                                     |
[08/27 00:24:26   3432s] |  -4.485|   -4.485| -6261.995| -6283.374|    66.85%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i.counter_val |
[08/27 00:24:26   3432s] |        |         |          |          |          |            |        |            |         | ue_o_27__reg/D                                     |
[08/27 00:24:26   3433s] |  -4.485|   -4.485| -6260.449| -6281.827|    66.86%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:24:26   3433s] |        |         |          |          |          |            |        |            |         | efetch_buffer_i.stored_addr_q_26__reg/D            |
[08/27 00:24:26   3434s] |  -4.485|   -4.485| -6258.313| -6279.692|    66.87%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:24:26   3434s] |        |         |          |          |          |            |        |            |         | efetch_buffer_i.stored_addr_q_26__reg/D            |
[08/27 00:24:27   3434s] |  -4.485|   -4.485| -6258.163| -6279.542|    66.87%|   0:00:01.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:24:27   3434s] |        |         |          |          |          |            |        |            |         | efetch_buffer_i.stored_addr_q_26__reg/D            |
[08/27 00:24:27   3435s] |  -4.485|   -4.485| -6258.087| -6279.466|    66.87%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:24:27   3435s] |        |         |          |          |          |            |        |            |         | efetch_buffer_i.stored_addr_q_26__reg/D            |
[08/27 00:24:27   3436s] |  -4.485|   -4.485| -6258.059| -6279.438|    66.88%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/prescaler_hi_i.counter_v |
[08/27 00:24:27   3436s] |        |         |          |          |          |            |        |            |         | alue_o_11__reg/D                                   |
[08/27 00:24:27   3437s] |  -4.485|   -4.485| -6257.130| -6278.509|    66.89%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/prescaler_hi_i.counter_v |
[08/27 00:24:27   3437s] |        |         |          |          |          |            |        |            |         | alue_o_11__reg/D                                   |
[08/27 00:24:27   3437s] |  -4.485|   -4.485| -6256.777| -6278.155|    66.89%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/prescaler_hi_i.counter_v |
[08/27 00:24:27   3437s] |        |         |          |          |          |            |        |            |         | alue_o_11__reg/D                                   |
[08/27 00:24:28   3438s] |  -4.485|   -4.485| -6256.239| -6277.617|    66.90%|   0:00:01.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i.counter_val |
[08/27 00:24:28   3438s] |        |         |          |          |          |            |        |            |         | ue_o_14__reg/D                                     |
[08/27 00:24:28   3439s] |  -4.485|   -4.485| -6256.177| -6277.555|    66.91%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_lo_i.compare_val |
[08/27 00:24:28   3439s] |        |         |          |          |          |            |        |            |         | ue_i_14__reg/D                                     |
[08/27 00:24:28   3439s] |  -4.485|   -4.485| -6250.123| -6271.501|    66.91%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i.counter_val |
[08/27 00:24:28   3439s] |        |         |          |          |          |            |        |            |         | ue_o_14__reg/D                                     |
[08/27 00:24:28   3439s] |  -4.485|   -4.485| -6250.069| -6271.447|    66.91%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i.counter_val |
[08/27 00:24:28   3439s] |        |         |          |          |          |            |        |            |         | ue_o_14__reg/D                                     |
[08/27 00:24:28   3441s] |  -4.485|   -4.485| -6248.467| -6269.845|    66.91%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/s_cfg_hi_reg_16__reg/D   |
[08/27 00:24:29   3442s] |  -4.485|   -4.485| -6247.310| -6268.688|    66.92%|   0:00:01.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/s_cfg_lo_reg_7__reg/D    |
[08/27 00:24:29   3442s] |  -4.485|   -4.485| -6247.020| -6268.398|    66.93%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/s_cfg_lo_reg_7__reg/D    |
[08/27 00:24:29   3442s] |  -4.485|   -4.485| -6246.882| -6268.261|    66.93%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/s_cfg_lo_reg_7__reg/D    |
[08/27 00:24:29   3443s] |  -4.485|   -4.485| -6245.653| -6267.031|    66.93%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/prescaler_hi_i.compare_v |
[08/27 00:24:29   3443s] |        |         |          |          |          |            |        |            |         | alue_i_0__reg/D                                    |
[08/27 00:24:29   3444s] |  -4.485|   -4.485| -6241.617| -6262.995|    66.93%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/prescaler_hi_i.compare_v |
[08/27 00:24:29   3444s] |        |         |          |          |          |            |        |            |         | alue_i_4__reg/D                                    |
[08/27 00:24:30   3445s] |  -4.485|   -4.485| -6238.122| -6259.500|    66.94%|   0:00:01.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/prescaler_hi_i.compare_v |
[08/27 00:24:30   3445s] |        |         |          |          |          |            |        |            |         | alue_i_4__reg/D                                    |
[08/27 00:24:30   3446s] |  -4.485|   -4.485| -6236.727| -6258.105|    66.94%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_lo_i.compare_val |
[08/27 00:24:30   3446s] |        |         |          |          |          |            |        |            |         | ue_i_28__reg/D                                     |
[08/27 00:24:30   3447s] |  -4.485|   -4.485| -6236.683| -6258.062|    66.94%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_lo_i.compare_val |
[08/27 00:24:30   3447s] |        |         |          |          |          |            |        |            |         | ue_i_28__reg/D                                     |
[08/27 00:24:31   3449s] |  -4.485|   -4.485| -6240.301| -6261.679|    66.95%|   0:00:01.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i.counter_val |
[08/27 00:24:31   3449s] |        |         |          |          |          |            |        |            |         | ue_o_28__reg/D                                     |
[08/27 00:24:31   3450s] |  -4.485|   -4.485| -6240.261| -6261.639|    66.95%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_lo_i.compare_val |
[08/27 00:24:31   3450s] |        |         |          |          |          |            |        |            |         | ue_i_2__reg/D                                      |
[08/27 00:24:31   3450s] |  -4.485|   -4.485| -6240.250| -6261.628|    66.95%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_soc_ctrl/reg2hw[9]_reg/D       |
[08/27 00:24:31   3450s] |  -4.485|   -4.485| -6240.229| -6261.607|    66.95%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/prescaler_lo_i.counter_v |
[08/27 00:24:31   3450s] |        |         |          |          |          |            |        |            |         | alue_o_3__reg/D                                    |
[08/27 00:24:32   3451s] |  -4.485|   -4.485| -6240.189| -6261.568|    66.95%|   0:00:01.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart.iTimeoutCount_ |
[08/27 00:24:32   3451s] |        |         |          |          |          |            |        |            |         | 1__reg/D                                           |
[08/27 00:24:32   3451s] |  -4.485|   -4.485| -6240.161| -6261.540|    66.96%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_main_xbar.gen_mux[1].i_mux.i_r |
[08/27 00:24:32   3451s] |        |         |          |          |          |            |        |            |         | r_arb.gen_arbiter.rr_q_1__reg/D                    |
[08/27 00:24:32   3451s] |  -4.485|   -4.485| -6240.101| -6261.479|    66.96%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_main_xbar.gen_mux[1].i_mux.i_r |
[08/27 00:24:32   3451s] |        |         |          |          |          |            |        |            |         | r_arb.gen_arbiter.rr_q_1__reg/D                    |
[08/27 00:24:32   3452s] |  -4.485|   -4.485| -6239.222| -6260.600|    66.96%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_gpio/i_reg_file.w_err_q_reg/D  |
[08/27 00:24:32   3452s] |  -4.485|   -4.485| -6239.094| -6260.473|    66.97%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top.i_dm_top/i_dm_mem.gen_r |
[08/27 00:24:32   3452s] |        |         |          |          |          |            |        |            |         | om_snd_scratch.i_debug_rom.addr_q_0__reg/D         |
[08/27 00:24:32   3453s] |  -4.485|   -4.485| -6238.712| -6260.090|    66.97%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/all_periph_obi_rsp_110__reg/D    |
[08/27 00:24:32   3453s] |  -4.485|   -4.485| -6238.368| -6259.747|    66.97%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/all_periph_obi_rsp_110__reg/D    |
[08/27 00:24:32   3453s] |  -4.485|   -4.485| -6237.802| -6259.180|    66.98%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/all_periph_obi_rsp_110__reg/D    |
[08/27 00:24:33   3454s] |  -4.485|   -4.485| -6237.724| -6259.102|    66.98%|   0:00:01.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/all_periph_obi_rsp_110__reg/D    |
[08/27 00:24:33   3454s] |  -4.485|   -4.485| -6237.689| -6259.067|    66.98%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/all_periph_obi_rsp_97__reg/D     |
[08/27 00:24:33   3455s] |  -4.485|   -4.485| -6237.640| -6259.018|    66.98%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/all_periph_obi_rsp_97__reg/D     |
[08/27 00:24:33   3455s] |  -4.485|   -4.485| -6237.699| -6259.077|    66.98%|   0:00:00.0| 3469.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:24:33   3455s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:24:33   3455s] +--------+---------+----------+----------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:24:33   3455s] 
[08/27 00:24:33   3455s] *** Finish Core Optimize Step (cpu=0:05:39 real=0:01:38 mem=3469.0M) ***
[08/27 00:24:33   3455s] 
[08/27 00:24:33   3455s] *** Finished Optimize Step Cumulative (cpu=0:05:39 real=0:01:38 mem=3469.0M) ***
[08/27 00:24:33   3455s] OptDebug: End of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -4.186 TNS -21.378; mem2reg* WNS -0.241 TNS -1.016; reg2mem* WNS -0.361 TNS -0.522; reg2reg* WNS -4.485 TNS -6237.176; HEPG WNS -4.485 TNS -6237.699; all paths WNS -4.485 TNS -6259.077
[08/27 00:24:33   3455s] ** GigaOpt Optimizer WNS Slack -4.485 TNS Slack -6259.077 Density 66.98
[08/27 00:24:33   3455s] Placement Snapshot: Density distribution:
[08/27 00:24:33   3455s] [1.00 -  +++]: 0 (0.00%)
[08/27 00:24:33   3455s] [0.95 - 1.00]: 0 (0.00%)
[08/27 00:24:33   3455s] [0.90 - 0.95]: 0 (0.00%)
[08/27 00:24:33   3455s] [0.85 - 0.90]: 4 (0.61%)
[08/27 00:24:33   3455s] [0.80 - 0.85]: 9 (1.37%)
[08/27 00:24:33   3455s] [0.75 - 0.80]: 20 (3.04%)
[08/27 00:24:33   3455s] [0.70 - 0.75]: 21 (3.19%)
[08/27 00:24:33   3455s] [0.65 - 0.70]: 27 (4.10%)
[08/27 00:24:33   3455s] [0.60 - 0.65]: 19 (2.89%)
[08/27 00:24:33   3455s] [0.55 - 0.60]: 32 (4.86%)
[08/27 00:24:33   3455s] [0.50 - 0.55]: 29 (4.41%)
[08/27 00:24:33   3455s] [0.45 - 0.50]: 28 (4.26%)
[08/27 00:24:33   3455s] [0.40 - 0.45]: 26 (3.95%)
[08/27 00:24:33   3455s] [0.35 - 0.40]: 48 (7.29%)
[08/27 00:24:33   3455s] [0.30 - 0.35]: 57 (8.66%)
[08/27 00:24:33   3455s] [0.25 - 0.30]: 79 (12.01%)
[08/27 00:24:33   3455s] [0.20 - 0.25]: 123 (18.69%)
[08/27 00:24:33   3455s] [0.15 - 0.20]: 84 (12.77%)
[08/27 00:24:33   3455s] [0.10 - 0.15]: 31 (4.71%)
[08/27 00:24:33   3455s] [0.05 - 0.10]: 15 (2.28%)
[08/27 00:24:33   3455s] [0.00 - 0.05]: 6 (0.91%)
[08/27 00:24:33   3455s] Begin: Area Reclaim Optimization
[08/27 00:24:33   3455s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:57:35.9/0:17:30.6 (3.3), mem = 3469.0M
[08/27 00:24:34   3456s] Reclaim Optimization WNS Slack -4.485  TNS Slack -6259.077 Density 66.98
[08/27 00:24:34   3456s] +----------+---------+--------+---------+------------+--------+
[08/27 00:24:34   3456s] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[08/27 00:24:34   3456s] +----------+---------+--------+---------+------------+--------+
[08/27 00:24:34   3456s] |    66.98%|        -|  -4.485|-6259.077|   0:00:00.0| 3469.0M|
[08/27 00:24:34   3456s] #optDebug: <stH: 3.7800 MiSeL: 84.8240>
[08/27 00:24:36   3462s] |    66.86%|      114|  -4.485|-6259.004|   0:00:02.0| 3469.0M|
[08/27 00:24:41   3479s] |    66.59%|      697|  -4.475|-6252.193|   0:00:05.0| 3469.0M|
[08/27 00:24:41   3480s] |    66.59%|        1|  -4.475|-6252.193|   0:00:00.0| 3469.0M|
[08/27 00:24:41   3480s] |    66.59%|        0|  -4.475|-6252.193|   0:00:00.0| 3469.0M|
[08/27 00:24:41   3480s] +----------+---------+--------+---------+------------+--------+
[08/27 00:24:41   3480s] Reclaim Optimization End WNS Slack -4.475  TNS Slack -6252.193 Density 66.59
[08/27 00:24:41   3480s] 
[08/27 00:24:41   3480s] ** Summary: Restruct = 0 Buffer Deletion = 99 Declone = 15 Resize = 564 **
[08/27 00:24:41   3480s] --------------------------------------------------------------
[08/27 00:24:41   3480s] |                                   | Total     | Sequential |
[08/27 00:24:41   3480s] --------------------------------------------------------------
[08/27 00:24:41   3480s] | Num insts resized                 |     563  |       6    |
[08/27 00:24:41   3480s] | Num insts undone                  |     134  |       0    |
[08/27 00:24:41   3480s] | Num insts Downsized               |     563  |       6    |
[08/27 00:24:41   3480s] | Num insts Samesized               |       0  |       0    |
[08/27 00:24:41   3480s] | Num insts Upsized                 |       0  |       0    |
[08/27 00:24:41   3480s] | Num multiple commits+uncommits    |       1  |       -    |
[08/27 00:24:41   3480s] --------------------------------------------------------------
[08/27 00:24:41   3480s] End: Core Area Reclaim Optimization (cpu = 0:00:24.6) (real = 0:00:08.0) **
[08/27 00:24:41   3480s] *** AreaOpt [finish] : cpu/real = 0:00:24.6/0:00:07.6 (3.3), totSession cpu/real = 0:58:00.5/0:17:38.1 (3.3), mem = 3469.0M
[08/27 00:24:41   3480s] 
[08/27 00:24:41   3480s] =============================================================================================
[08/27 00:24:41   3480s]  Step TAT Report for AreaOpt #2
[08/27 00:24:41   3480s] =============================================================================================
[08/27 00:24:41   3480s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/27 00:24:41   3480s] ---------------------------------------------------------------------------------------------
[08/27 00:24:41   3480s] [ SlackTraversorInit     ]      1   0:00:00.2  (   2.8 % )     0:00:00.2 /  0:00:00.2    1.0
[08/27 00:24:41   3480s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 00:24:41   3480s] [ OptSingleIteration     ]      4   0:00:00.2  (   2.8 % )     0:00:06.5 /  0:00:23.6    3.6
[08/27 00:24:41   3480s] [ OptGetWeight           ]    458   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.5
[08/27 00:24:41   3480s] [ OptEval                ]    458   0:00:01.2  (  15.7 % )     0:00:01.2 /  0:00:06.5    5.5
[08/27 00:24:41   3480s] [ OptCommit              ]    458   0:00:00.2  (   2.2 % )     0:00:00.2 /  0:00:00.1    0.7
[08/27 00:24:41   3480s] [ IncrTimingUpdate       ]    168   0:00:04.2  (  56.1 % )     0:00:04.2 /  0:00:14.5    3.4
[08/27 00:24:41   3480s] [ PostCommitDelayCalc    ]    506   0:00:00.7  (   9.5 % )     0:00:00.7 /  0:00:02.2    3.1
[08/27 00:24:41   3480s] [ MISC                   ]          0:00:00.8  (  10.7 % )     0:00:00.8 /  0:00:00.8    1.0
[08/27 00:24:41   3480s] ---------------------------------------------------------------------------------------------
[08/27 00:24:41   3480s]  AreaOpt #2 TOTAL                   0:00:07.6  ( 100.0 % )     0:00:07.6 /  0:00:24.6    3.3
[08/27 00:24:41   3480s] ---------------------------------------------------------------------------------------------
[08/27 00:24:41   3480s] 
[08/27 00:24:41   3480s] End: Area Reclaim Optimization (cpu=0:00:25, real=0:00:08, mem=3354.98M, totSessionCpu=0:58:01).
[08/27 00:24:41   3480s] Placement Snapshot: Density distribution:
[08/27 00:24:41   3480s] [1.00 -  +++]: 0 (0.00%)
[08/27 00:24:41   3480s] [0.95 - 1.00]: 0 (0.00%)
[08/27 00:24:41   3480s] [0.90 - 0.95]: 0 (0.00%)
[08/27 00:24:41   3480s] [0.85 - 0.90]: 4 (0.61%)
[08/27 00:24:41   3480s] [0.80 - 0.85]: 10 (1.52%)
[08/27 00:24:41   3480s] [0.75 - 0.80]: 21 (3.19%)
[08/27 00:24:41   3480s] [0.70 - 0.75]: 21 (3.19%)
[08/27 00:24:41   3480s] [0.65 - 0.70]: 26 (3.95%)
[08/27 00:24:41   3480s] [0.60 - 0.65]: 21 (3.19%)
[08/27 00:24:41   3480s] [0.55 - 0.60]: 31 (4.71%)
[08/27 00:24:41   3480s] [0.50 - 0.55]: 28 (4.26%)
[08/27 00:24:41   3480s] [0.45 - 0.50]: 28 (4.26%)
[08/27 00:24:41   3480s] [0.40 - 0.45]: 28 (4.26%)
[08/27 00:24:41   3480s] [0.35 - 0.40]: 47 (7.14%)
[08/27 00:24:41   3480s] [0.30 - 0.35]: 60 (9.12%)
[08/27 00:24:41   3480s] [0.25 - 0.30]: 82 (12.46%)
[08/27 00:24:41   3480s] [0.20 - 0.25]: 121 (18.39%)
[08/27 00:24:41   3480s] [0.15 - 0.20]: 80 (12.16%)
[08/27 00:24:41   3480s] [0.10 - 0.15]: 33 (5.02%)
[08/27 00:24:41   3480s] [0.05 - 0.10]: 12 (1.82%)
[08/27 00:24:41   3480s] [0.00 - 0.05]: 5 (0.76%)
[08/27 00:24:41   3480s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.3813761.1
[08/27 00:24:41   3480s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.3813761.1
[08/27 00:24:41   3480s] ** GigaOpt Optimizer WNS Slack -4.475 TNS Slack -6252.193 Density 66.59
[08/27 00:24:41   3480s] 
[08/27 00:24:41   3480s] *** Finish pre-CTS Setup Fixing (cpu=0:06:05 real=0:01:46 mem=3355.0M) ***
[08/27 00:24:41   3480s] 
[08/27 00:24:41   3480s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.3813761.1
[08/27 00:24:41   3480s] TotalInstCnt at PhyDesignMc Destruction: 34,013
[08/27 00:24:41   3480s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3813761.7
[08/27 00:24:41   3480s] *** SetupOpt [finish] : cpu/real = 0:06:07.9/0:01:49.4 (3.4), totSession cpu/real = 0:58:01.0/0:17:38.5 (3.3), mem = 3145.6M
[08/27 00:24:41   3480s] 
[08/27 00:24:41   3480s] =============================================================================================
[08/27 00:24:41   3480s]  Step TAT Report for TnsOpt #1
[08/27 00:24:41   3480s] =============================================================================================
[08/27 00:24:41   3480s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/27 00:24:41   3480s] ---------------------------------------------------------------------------------------------
[08/27 00:24:41   3480s] [ AreaOpt                ]      1   0:00:00.8  (   0.7 % )     0:00:07.6 /  0:00:24.6    3.3
[08/27 00:24:41   3480s] [ RefinePlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 00:24:41   3480s] [ SlackTraversorInit     ]      3   0:00:00.7  (   0.6 % )     0:00:00.7 /  0:00:00.7    1.0
[08/27 00:24:41   3480s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.0
[08/27 00:24:41   3480s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 00:24:41   3480s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.1
[08/27 00:24:41   3480s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[08/27 00:24:41   3480s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 00:24:41   3480s] [ TransformInit          ]      1   0:00:02.4  (   2.2 % )     0:00:02.4 /  0:00:02.4    1.0
[08/27 00:24:41   3480s] [ OptSingleIteration     ]    667   0:00:02.4  (   2.2 % )     0:01:36.7 /  0:05:40.8    3.5
[08/27 00:24:41   3480s] [ OptGetWeight           ]   1121   0:00:01.3  (   1.2 % )     0:00:01.3 /  0:00:01.3    1.0
[08/27 00:24:41   3480s] [ OptEval                ]   1121   0:00:38.3  (  35.0 % )     0:00:38.3 /  0:02:53.7    4.5
[08/27 00:24:41   3480s] [ OptCommit              ]   1121   0:00:02.9  (   2.7 % )     0:00:02.9 /  0:00:02.8    1.0
[08/27 00:24:41   3480s] [ IncrTimingUpdate       ]    772   0:00:28.6  (  26.2 % )     0:00:28.6 /  0:01:44.5    3.7
[08/27 00:24:41   3480s] [ PostCommitDelayCalc    ]   1169   0:00:04.1  (   3.8 % )     0:00:04.1 /  0:00:14.6    3.5
[08/27 00:24:41   3480s] [ SetupOptGetWorkingSet  ]   1692   0:00:18.3  (  16.7 % )     0:00:18.3 /  0:00:38.0    2.1
[08/27 00:24:41   3480s] [ SetupOptGetActiveNode  ]   1692   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.0    0.8
[08/27 00:24:41   3480s] [ SetupOptSlackGraph     ]    663   0:00:00.8  (   0.7 % )     0:00:00.8 /  0:00:03.6    4.6
[08/27 00:24:41   3480s] [ MISC                   ]          0:00:08.2  (   7.5 % )     0:00:08.2 /  0:00:22.5    2.8
[08/27 00:24:41   3480s] ---------------------------------------------------------------------------------------------
[08/27 00:24:41   3480s]  TnsOpt #1 TOTAL                    0:01:49.4  ( 100.0 % )     0:01:49.4 /  0:06:07.9    3.4
[08/27 00:24:41   3480s] ---------------------------------------------------------------------------------------------
[08/27 00:24:41   3480s] 
[08/27 00:24:41   3480s] End: GigaOpt Optimization in TNS mode
[08/27 00:24:42   3481s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2812.6M
[08/27 00:24:42   3481s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.056, REAL:0.056, MEM:2812.6M
[08/27 00:24:42   3481s] 
[08/27 00:24:42   3481s] *** Start incrementalPlace ***
[08/27 00:24:42   3481s] User Input Parameters:
[08/27 00:24:42   3481s] - Congestion Driven    : On
[08/27 00:24:42   3481s] - Timing Driven        : On
[08/27 00:24:42   3481s] - Area-Violation Based : On
[08/27 00:24:42   3481s] - Start Rollback Level : -5
[08/27 00:24:42   3481s] - Legalized            : On
[08/27 00:24:42   3481s] - Window Based         : Off
[08/27 00:24:42   3481s] - eDen incr mode       : Off
[08/27 00:24:42   3481s] - Small incr mode      : Off
[08/27 00:24:42   3481s] 
[08/27 00:24:42   3481s] no activity file in design. spp won't run.
[08/27 00:24:42   3481s] Collecting buffer chain nets ...
[08/27 00:24:42   3481s] No Views given, use default active views for adaptive view pruning
[08/27 00:24:42   3481s] SKP will enable view:
[08/27 00:24:42   3481s]   func_view_wc
[08/27 00:24:42   3481s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2812.6M
[08/27 00:24:42   3481s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.023, REAL:0.023, MEM:2812.6M
[08/27 00:24:42   3481s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2812.6M
[08/27 00:24:42   3481s] Starting Early Global Route congestion estimation: mem = 2812.6M
[08/27 00:24:42   3481s] (I)       Started Loading and Dumping File ( Curr Mem: 2812.56 MB )
[08/27 00:24:42   3481s] (I)       Reading DB...
[08/27 00:24:42   3481s] (I)       Read data from FE... (mem=2812.6M)
[08/27 00:24:42   3481s] (I)       Read nodes and places... (mem=2812.6M)
[08/27 00:24:42   3482s] (I)       Done Read nodes and places (cpu=0.049s, mem=2827.4M)
[08/27 00:24:42   3482s] (I)       Read nets... (mem=2827.4M)
[08/27 00:24:42   3482s] (I)       Done Read nets (cpu=0.115s, mem=2834.9M)
[08/27 00:24:42   3482s] (I)       Done Read data from FE (cpu=0.163s, mem=2834.9M)
[08/27 00:24:42   3482s] (I)       before initializing RouteDB syMemory usage = 2834.9 MB
[08/27 00:24:42   3482s] (I)       == Non-default Options ==
[08/27 00:24:42   3482s] (I)       Maximum routing layer                              : 4
[08/27 00:24:42   3482s] (I)       Number threads                                     : 8
[08/27 00:24:42   3482s] (I)       Use non-blocking free Dbs wires                    : false
[08/27 00:24:42   3482s] (I)       Counted 50681 PG shapes. We will not process PG shapes layer by layer.
[08/27 00:24:42   3482s] (I)       Use row-based GCell size
[08/27 00:24:42   3482s] (I)       GCell unit size  : 3780
[08/27 00:24:42   3482s] (I)       GCell multiplier : 1
[08/27 00:24:42   3482s] (I)       build grid graph
[08/27 00:24:42   3482s] (I)       build grid graph start
[08/27 00:24:42   3482s] [NR-eGR] Track table information for default rule: 
[08/27 00:24:42   3482s] [NR-eGR] Metal1 has no routable track
[08/27 00:24:42   3482s] [NR-eGR] Metal2 has single uniform track structure
[08/27 00:24:42   3482s] [NR-eGR] Metal3 has single uniform track structure
[08/27 00:24:42   3482s] [NR-eGR] Metal4 has single uniform track structure
[08/27 00:24:42   3482s] (I)       build grid graph end
[08/27 00:24:42   3482s] (I)       ===========================================================================
[08/27 00:24:42   3482s] (I)       == Report All Rule Vias ==
[08/27 00:24:42   3482s] (I)       ===========================================================================
[08/27 00:24:42   3482s] (I)        Via Rule : (Default)
[08/27 00:24:42   3482s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/27 00:24:42   3482s] (I)       ---------------------------------------------------------------------------
[08/27 00:24:42   3482s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/27 00:24:42   3482s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/27 00:24:42   3482s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/27 00:24:42   3482s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/27 00:24:42   3482s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/27 00:24:42   3482s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/27 00:24:42   3482s] (I)       ===========================================================================
[08/27 00:24:42   3482s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2834.94 MB )
[08/27 00:24:42   3482s] (I)       Num PG vias on layer 2 : 0
[08/27 00:24:42   3482s] (I)       Num PG vias on layer 3 : 0
[08/27 00:24:42   3482s] (I)       Num PG vias on layer 4 : 0
[08/27 00:24:42   3482s] [NR-eGR] Read 62330 PG shapes
[08/27 00:24:42   3482s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2834.94 MB )
[08/27 00:24:42   3482s] [NR-eGR] #Routing Blockages  : 0
[08/27 00:24:42   3482s] [NR-eGR] #Instance Blockages : 7078
[08/27 00:24:42   3482s] [NR-eGR] #PG Blockages       : 62330
[08/27 00:24:42   3482s] [NR-eGR] #Halo Blockages     : 0
[08/27 00:24:42   3482s] [NR-eGR] #Boundary Blockages : 0
[08/27 00:24:42   3482s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/27 00:24:42   3482s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/27 00:24:42   3482s] (I)       readDataFromPlaceDB
[08/27 00:24:42   3482s] (I)       Read net information..
[08/27 00:24:42   3482s] [NR-eGR] Read numTotalNets=34671  numIgnoredNets=48
[08/27 00:24:42   3482s] (I)       Read testcase time = 0.013 seconds
[08/27 00:24:42   3482s] 
[08/27 00:24:42   3482s] (I)       early_global_route_priority property id does not exist.
[08/27 00:24:42   3482s] (I)       Start initializing grid graph
[08/27 00:24:42   3482s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/27 00:24:42   3482s] (I)       End initializing grid graph
[08/27 00:24:42   3482s] (I)       Model blockages into capacity
[08/27 00:24:42   3482s] (I)       Read Num Blocks=91338  Num Prerouted Wires=0  Num CS=0
[08/27 00:24:42   3482s] (I)       Started Modeling ( Curr Mem: 2842.60 MB )
[08/27 00:24:42   3482s] (I)       Layer 1 (H) : #blockages 59854 : #preroutes 0
[08/27 00:24:43   3482s] (I)       Layer 2 (V) : #blockages 20920 : #preroutes 0
[08/27 00:24:43   3482s] (I)       Layer 3 (H) : #blockages 10564 : #preroutes 0
[08/27 00:24:43   3482s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2842.60 MB )
[08/27 00:24:43   3482s] (I)       -- layer congestion ratio --
[08/27 00:24:43   3482s] (I)       Layer 1 : 0.100000
[08/27 00:24:43   3482s] (I)       Layer 2 : 0.700000
[08/27 00:24:43   3482s] (I)       Layer 3 : 0.700000
[08/27 00:24:43   3482s] (I)       Layer 4 : 0.700000
[08/27 00:24:43   3482s] (I)       ----------------------------
[08/27 00:24:43   3482s] (I)       Number of ignored nets = 48
[08/27 00:24:43   3482s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/27 00:24:43   3482s] (I)       Number of clock nets = 7.  Ignored: No
[08/27 00:24:43   3482s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/27 00:24:43   3482s] (I)       Number of special nets = 0.  Ignored: Yes
[08/27 00:24:43   3482s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/27 00:24:43   3482s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/27 00:24:43   3482s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/27 00:24:43   3482s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/27 00:24:43   3482s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/27 00:24:43   3482s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[08/27 00:24:43   3482s] (I)       Before initializing Early Global Route syMemory usage = 2842.6 MB
[08/27 00:24:43   3482s] (I)       Ndr track 0 does not exist
[08/27 00:24:43   3482s] (I)       ---------------------Grid Graph Info--------------------
[08/27 00:24:43   3482s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/27 00:24:43   3482s] (I)       Core area           : (389760, 390000) - (1450560, 1450020)
[08/27 00:24:43   3482s] (I)       Site width          :   480  (dbu)
[08/27 00:24:43   3482s] (I)       Row height          :  3780  (dbu)
[08/27 00:24:43   3482s] (I)       GCell width         :  3780  (dbu)
[08/27 00:24:43   3482s] (I)       GCell height        :  3780  (dbu)
[08/27 00:24:43   3482s] (I)       Grid                :   487   487     4
[08/27 00:24:43   3482s] (I)       Layer numbers       :     1     2     3     4
[08/27 00:24:43   3482s] (I)       Vertical capacity   :     0     0  3780     0
[08/27 00:24:43   3482s] (I)       Horizontal capacity :     0  3780     0  3780
[08/27 00:24:43   3482s] (I)       Default wire width  :   160   200   200   200
[08/27 00:24:43   3482s] (I)       Default wire space  :   180   210   210   210
[08/27 00:24:43   3482s] (I)       Default wire pitch  :   340   410   410   410
[08/27 00:24:43   3482s] (I)       Default pitch size  :   340   420   480   420
[08/27 00:24:43   3482s] (I)       First track coord   :     0   240   480   240
[08/27 00:24:43   3482s] (I)       Num tracks per GCell: 11.12  9.00  7.88  9.00
[08/27 00:24:43   3482s] (I)       Total num of tracks :     0  4381  3833  4381
[08/27 00:24:43   3482s] (I)       Num of masks        :     1     1     1     1
[08/27 00:24:43   3482s] (I)       Num of trim masks   :     0     0     0     0
[08/27 00:24:43   3482s] (I)       --------------------------------------------------------
[08/27 00:24:43   3482s] 
[08/27 00:24:43   3482s] [NR-eGR] ============ Routing rule table ============
[08/27 00:24:43   3482s] [NR-eGR] Rule id: 0  Nets: 34623 
[08/27 00:24:43   3482s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/27 00:24:43   3482s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/27 00:24:43   3482s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 00:24:43   3482s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 00:24:43   3482s] [NR-eGR] ========================================
[08/27 00:24:43   3482s] [NR-eGR] 
[08/27 00:24:43   3482s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/27 00:24:43   3482s] (I)       blocked tracks on layer2 : = 860900 / 2133547 (40.35%)
[08/27 00:24:43   3482s] (I)       blocked tracks on layer3 : = 762503 / 1866671 (40.85%)
[08/27 00:24:43   3482s] (I)       blocked tracks on layer4 : = 797679 / 2133547 (37.39%)
[08/27 00:24:43   3482s] (I)       After initializing Early Global Route syMemory usage = 2852.1 MB
[08/27 00:24:43   3482s] (I)       Finished Loading and Dumping File ( CPU: 0.30 sec, Real: 0.30 sec, Curr Mem: 2852.10 MB )
[08/27 00:24:43   3482s] (I)       Reset routing kernel
[08/27 00:24:43   3482s] (I)       Started Global Routing ( Curr Mem: 2852.10 MB )
[08/27 00:24:43   3482s] (I)       ============= Initialization =============
[08/27 00:24:43   3482s] (I)       totalPins=123756  totalGlobalPin=117462 (94.91%)
[08/27 00:24:43   3482s] (I)       Started Net group 1 ( Curr Mem: 2852.10 MB )
[08/27 00:24:43   3482s] (I)       Started Build MST ( Curr Mem: 2852.10 MB )
[08/27 00:24:43   3482s] (I)       Generate topology with 8 threads
[08/27 00:24:43   3482s] (I)       Finished Build MST ( CPU: 0.07 sec, Real: 0.02 sec, Curr Mem: 2864.10 MB )
[08/27 00:24:43   3482s] (I)       total 2D Cap : 3778667 = (2660004 H, 1118663 V)
[08/27 00:24:43   3482s] [NR-eGR] Layer group 1: route 34623 net(s) in layer range [2, 4]
[08/27 00:24:43   3482s] (I)       
[08/27 00:24:43   3482s] (I)       ============  Phase 1a Route ============
[08/27 00:24:43   3482s] (I)       Started Phase 1a ( Curr Mem: 2856.10 MB )
[08/27 00:24:43   3482s] (I)       Started Pattern routing ( Curr Mem: 2856.10 MB )
[08/27 00:24:43   3482s] (I)       Finished Pattern routing ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2856.10 MB )
[08/27 00:24:43   3482s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2856.10 MB )
[08/27 00:24:43   3482s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 172
[08/27 00:24:43   3482s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2856.10 MB )
[08/27 00:24:43   3482s] (I)       Usage: 440630 = (228045 H, 212585 V) = (8.57% H, 19.00% V) = (8.620e+05um H, 8.036e+05um V)
[08/27 00:24:43   3482s] (I)       Finished Phase 1a ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 2856.10 MB )
[08/27 00:24:43   3482s] (I)       
[08/27 00:24:43   3482s] (I)       ============  Phase 1b Route ============
[08/27 00:24:43   3482s] (I)       Started Phase 1b ( Curr Mem: 2856.10 MB )
[08/27 00:24:43   3482s] (I)       Started Monotonic routing ( Curr Mem: 2856.10 MB )
[08/27 00:24:43   3482s] (I)       Finished Monotonic routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2856.10 MB )
[08/27 00:24:43   3482s] (I)       Usage: 441591 = (228676 H, 212915 V) = (8.60% H, 19.03% V) = (8.644e+05um H, 8.048e+05um V)
[08/27 00:24:43   3482s] (I)       Overflow of layer group 1: 0.74% H + 2.91% V. EstWL: 1.669214e+06um
[08/27 00:24:43   3482s] (I)       Finished Phase 1b ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2856.10 MB )
[08/27 00:24:43   3482s] (I)       
[08/27 00:24:43   3482s] (I)       ============  Phase 1c Route ============
[08/27 00:24:43   3482s] (I)       Started Phase 1c ( Curr Mem: 2856.10 MB )
[08/27 00:24:43   3482s] (I)       Started Two level routing ( Curr Mem: 2856.10 MB )
[08/27 00:24:43   3482s] (I)       Level2 Grid: 98 x 98
[08/27 00:24:43   3482s] (I)       Started Two Level Routing ( Curr Mem: 2856.10 MB )
[08/27 00:24:43   3482s] (I)       Finished Two Level Routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2856.10 MB )
[08/27 00:24:43   3482s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2856.10 MB )
[08/27 00:24:43   3482s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2856.10 MB )
[08/27 00:24:43   3482s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2856.10 MB )
[08/27 00:24:43   3482s] (I)       Finished Two level routing ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 2856.10 MB )
[08/27 00:24:43   3482s] (I)       Usage: 445622 = (231971 H, 213651 V) = (8.72% H, 19.10% V) = (8.769e+05um H, 8.076e+05um V)
[08/27 00:24:43   3482s] (I)       Finished Phase 1c ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 2856.10 MB )
[08/27 00:24:43   3482s] (I)       
[08/27 00:24:43   3482s] (I)       ============  Phase 1d Route ============
[08/27 00:24:43   3482s] (I)       Started Phase 1d ( Curr Mem: 2856.10 MB )
[08/27 00:24:43   3482s] (I)       Started Detoured routing ( Curr Mem: 2856.10 MB )
[08/27 00:24:43   3482s] (I)       Finished Detoured routing ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2856.10 MB )
[08/27 00:24:43   3482s] (I)       Usage: 445635 = (231981 H, 213654 V) = (8.72% H, 19.10% V) = (8.769e+05um H, 8.076e+05um V)
[08/27 00:24:43   3482s] (I)       Finished Phase 1d ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2856.10 MB )
[08/27 00:24:43   3482s] (I)       
[08/27 00:24:43   3482s] (I)       ============  Phase 1e Route ============
[08/27 00:24:43   3482s] (I)       Started Phase 1e ( Curr Mem: 2856.10 MB )
[08/27 00:24:43   3482s] (I)       Started Route legalization ( Curr Mem: 2856.10 MB )
[08/27 00:24:43   3482s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2856.10 MB )
[08/27 00:24:43   3482s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2856.10 MB )
[08/27 00:24:43   3482s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2856.10 MB )
[08/27 00:24:43   3482s] (I)       Usage: 445635 = (231981 H, 213654 V) = (8.72% H, 19.10% V) = (8.769e+05um H, 8.076e+05um V)
[08/27 00:24:43   3482s] [NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 1.82% V. EstWL: 1.684500e+06um
[08/27 00:24:43   3482s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2856.10 MB )
[08/27 00:24:43   3482s] (I)       Started Layer assignment ( Curr Mem: 2856.10 MB )
[08/27 00:24:43   3482s] (I)       Current Layer assignment [Initialization] ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2856.10 MB )
[08/27 00:24:43   3482s] (I)       Running layer assignment with 8 threads
[08/27 00:24:43   3483s] (I)       Finished Layer assignment ( CPU: 0.69 sec, Real: 0.20 sec, Curr Mem: 2852.10 MB )
[08/27 00:24:43   3483s] (I)       Finished Net group 1 ( CPU: 1.08 sec, Real: 0.54 sec, Curr Mem: 2852.10 MB )
[08/27 00:24:43   3483s] (I)       
[08/27 00:24:43   3483s] (I)       ============  Phase 1l Route ============
[08/27 00:24:43   3483s] (I)       Started Phase 1l ( Curr Mem: 2852.10 MB )
[08/27 00:24:43   3483s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2852.10 MB )
[08/27 00:24:43   3483s] (I)       
[08/27 00:24:43   3483s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/27 00:24:43   3483s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[08/27 00:24:43   3483s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[08/27 00:24:43   3483s] [NR-eGR]       Layer              (1-4)             (5-8)            (9-12)           (13-14)    OverCon 
[08/27 00:24:43   3483s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/27 00:24:43   3483s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/27 00:24:43   3483s] [NR-eGR]  Metal2  (2)       206( 0.13%)        19( 0.01%)         1( 0.00%)         2( 0.00%)   ( 0.14%) 
[08/27 00:24:43   3483s] [NR-eGR]  Metal3  (3)      2828( 1.76%)         8( 0.00%)         0( 0.00%)         0( 0.00%)   ( 1.76%) 
[08/27 00:24:43   3483s] [NR-eGR]  Metal4  (4)        25( 0.02%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[08/27 00:24:43   3483s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/27 00:24:43   3483s] [NR-eGR] Total             3059( 0.63%)        27( 0.01%)         1( 0.00%)         2( 0.00%)   ( 0.64%) 
[08/27 00:24:43   3483s] [NR-eGR] 
[08/27 00:24:43   3483s] (I)       Finished Global Routing ( CPU: 1.10 sec, Real: 0.57 sec, Curr Mem: 2852.10 MB )
[08/27 00:24:43   3483s] (I)       total 2D Cap : 3796668 = (2676220 H, 1120448 V)
[08/27 00:24:43   3483s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.02% H + 1.76% V
[08/27 00:24:43   3483s] [NR-eGR] Overflow after Early Global Route 0.03% H + 2.01% V
[08/27 00:24:43   3483s] Early Global Route congestion estimation runtime: 1.43 seconds, mem = 2852.1M
[08/27 00:24:43   3483s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.426, REAL:0.892, MEM:2852.1M
[08/27 00:24:43   3483s] OPERPROF: Starting HotSpotCal at level 1, MEM:2852.1M
[08/27 00:24:43   3483s] [hotspot] +------------+---------------+---------------+
[08/27 00:24:43   3483s] [hotspot] |            |   max hotspot | total hotspot |
[08/27 00:24:43   3483s] [hotspot] +------------+---------------+---------------+
[08/27 00:24:43   3483s] [hotspot] | normalized |         23.34 |         51.41 |
[08/27 00:24:43   3483s] [hotspot] +------------+---------------+---------------+
[08/27 00:24:43   3483s] Local HotSpot Analysis: normalized max congestion hotspot area = 23.34, normalized total congestion hotspot area = 51.41 (area is in unit of 4 std-cell row bins)
[08/27 00:24:43   3483s] [hotspot] max/total 23.34/51.41, big hotspot (>10) total 20.98
[08/27 00:24:43   3483s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[08/27 00:24:43   3483s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:24:43   3483s] [hotspot] | top |            hotspot bbox             | hotspot score |
[08/27 00:24:43   3483s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:24:43   3483s] [hotspot] |  1  |   544.74   575.22   605.22   665.94 |       19.80   |
[08/27 00:24:43   3483s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:24:43   3483s] [hotspot] |  2  |  1240.26   877.62  1300.74   938.10 |        4.52   |
[08/27 00:24:43   3483s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:24:43   3483s] [hotspot] |  3  |   544.74   514.74   605.22   575.22 |        2.75   |
[08/27 00:24:43   3483s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:24:43   3483s] [hotspot] |  4  |   998.34   998.58  1058.82  1059.06 |        2.49   |
[08/27 00:24:43   3483s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:24:43   3483s] [hotspot] |  5  |  1210.02   938.10  1270.50   998.58 |        2.36   |
[08/27 00:24:43   3483s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:24:43   3483s] Top 5 hotspots total area: 31.93
[08/27 00:24:43   3483s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.021, REAL:0.013, MEM:2852.1M
[08/27 00:24:43   3483s] 
[08/27 00:24:43   3483s] === incrementalPlace Internal Loop 1 ===
[08/27 00:24:43   3483s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[08/27 00:24:43   3483s] OPERPROF: Starting IPInitSPData at level 1, MEM:2852.1M
[08/27 00:24:43   3483s] #spOpts: N=130 minPadR=1.1 
[08/27 00:24:43   3483s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2852.1M
[08/27 00:24:43   3483s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:24:43   3483s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.097, REAL:0.098, MEM:2852.1M
[08/27 00:24:43   3483s] OPERPROF:   Starting post-place ADS at level 2, MEM:2852.1M
[08/27 00:24:43   3483s] ADSU 0.674 -> 0.684. GS 30.240
[08/27 00:24:43   3483s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.075, REAL:0.076, MEM:2852.1M
[08/27 00:24:43   3483s] OPERPROF:   Starting spMPad at level 2, MEM:2852.1M
[08/27 00:24:43   3483s] OPERPROF:     Starting spContextMPad at level 3, MEM:2852.1M
[08/27 00:24:43   3483s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2852.1M
[08/27 00:24:43   3483s] OPERPROF:   Finished spMPad at level 2, CPU:0.013, REAL:0.013, MEM:2852.1M
[08/27 00:24:43   3483s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2852.1M
[08/27 00:24:43   3483s] no activity file in design. spp won't run.
[08/27 00:24:43   3483s] [spp] 0
[08/27 00:24:43   3483s] [adp] 0:1:1:3
[08/27 00:24:43   3483s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.015, REAL:0.015, MEM:2852.1M
[08/27 00:24:43   3483s] SP #FI/SF FL/PI 0/0 34013/0
[08/27 00:24:43   3483s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.258, REAL:0.259, MEM:2852.1M
[08/27 00:24:43   3483s] PP off. flexM 0
[08/27 00:24:43   3483s] OPERPROF: Starting CDPad at level 1, MEM:2852.1M
[08/27 00:24:43   3483s] 3DP is on.
[08/27 00:24:43   3483s] 3DP OF M2 0.003, M4 0.000. Diff 0
[08/27 00:24:43   3483s] 3DP DPT Adjust 0. 0.720, 0.755, delta 0.000. WS budget 1000.0000
[08/27 00:24:44   3484s] CDPadU 0.932 -> 0.999. R=0.696, N=34013, GS=3.780
[08/27 00:24:44   3484s] OPERPROF: Finished CDPad at level 1, CPU:0.615, REAL:0.162, MEM:2852.1M
[08/27 00:24:44   3484s] OPERPROF: Starting InitSKP at level 1, MEM:2852.1M
[08/27 00:24:44   3484s] no activity file in design. spp won't run.
[08/27 00:24:44   3487s] no activity file in design. spp won't run.
[08/27 00:24:46   3492s] *** Finished SKP initialization (cpu=0:00:08.0, real=0:00:02.0)***
[08/27 00:24:46   3492s] OPERPROF: Finished InitSKP at level 1, CPU:7.988, REAL:2.613, MEM:3125.6M
[08/27 00:24:46   3492s] NP #FI/FS/SF FL/PI: 6864/64/0 34013/0
[08/27 00:24:46   3492s] no activity file in design. spp won't run.
[08/27 00:24:46   3492s] 
[08/27 00:24:46   3492s] AB Est...
[08/27 00:24:46   3492s] OPERPROF: Starting npPlace at level 1, MEM:3136.5M
[08/27 00:24:46   3492s] OPERPROF: Finished npPlace at level 1, CPU:0.130, REAL:0.076, MEM:3192.4M
[08/27 00:24:46   3492s] Iteration  4: Skipped, with CDP Off
[08/27 00:24:46   3492s] 
[08/27 00:24:46   3492s] AB Est...
[08/27 00:24:46   3492s] OPERPROF: Starting npPlace at level 1, MEM:3224.4M
[08/27 00:24:47   3492s] OPERPROF: Finished npPlace at level 1, CPU:0.128, REAL:0.061, MEM:3192.4M
[08/27 00:24:47   3492s] Iteration  5: Skipped, with CDP Off
[08/27 00:24:47   3492s] 
[08/27 00:24:47   3492s] AB Est...
[08/27 00:24:47   3492s] OPERPROF: Starting npPlace at level 1, MEM:3224.4M
[08/27 00:24:47   3493s] OPERPROF: Finished npPlace at level 1, CPU:0.136, REAL:0.062, MEM:3192.4M
[08/27 00:24:47   3493s] Iteration  6: Skipped, with CDP Off
[08/27 00:24:47   3493s] OPERPROF: Starting npPlace at level 1, MEM:3320.4M
[08/27 00:24:47   3493s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[08/27 00:24:47   3493s] No instances found in the vector
[08/27 00:24:47   3493s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3224.4M, DRC: 0)
[08/27 00:24:47   3493s] 0 (out of 0) MH cells were successfully legalized.
[08/27 00:24:47   3493s] Starting Early Global Route supply map. mem = 3252.4M
[08/27 00:24:47   3493s] Finished Early Global Route supply map. mem = 3266.9M
[08/27 00:25:04   3566s] Iteration  7: Total net bbox = 1.194e+06 (5.86e+05 6.08e+05)
[08/27 00:25:04   3566s]               Est.  stn bbox = 1.449e+06 (7.14e+05 7.34e+05)
[08/27 00:25:04   3566s]               cpu = 0:01:13 real = 0:00:17.0 mem = 3379.1M
[08/27 00:25:04   3566s] OPERPROF: Finished npPlace at level 1, CPU:72.983, REAL:16.819, MEM:3283.1M
[08/27 00:25:04   3566s] no activity file in design. spp won't run.
[08/27 00:25:04   3566s] NP #FI/FS/SF FL/PI: 6864/64/0 34013/0
[08/27 00:25:04   3566s] no activity file in design. spp won't run.
[08/27 00:25:04   3566s] OPERPROF: Starting npPlace at level 1, MEM:3251.1M
[08/27 00:25:04   3566s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[08/27 00:25:04   3566s] No instances found in the vector
[08/27 00:25:04   3566s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3155.1M, DRC: 0)
[08/27 00:25:04   3566s] 0 (out of 0) MH cells were successfully legalized.
[08/27 00:25:23   3653s] Iteration  8: Total net bbox = 1.208e+06 (5.97e+05 6.12e+05)
[08/27 00:25:23   3653s]               Est.  stn bbox = 1.468e+06 (7.29e+05 7.39e+05)
[08/27 00:25:23   3653s]               cpu = 0:01:26 real = 0:00:19.0 mem = 3362.1M
[08/27 00:25:23   3653s] OPERPROF: Finished npPlace at level 1, CPU:86.101, REAL:18.948, MEM:3266.1M
[08/27 00:25:23   3653s] no activity file in design. spp won't run.
[08/27 00:25:23   3653s] NP #FI/FS/SF FL/PI: 6864/64/0 34013/0
[08/27 00:25:23   3653s] no activity file in design. spp won't run.
[08/27 00:25:23   3653s] OPERPROF: Starting npPlace at level 1, MEM:3234.1M
[08/27 00:25:23   3653s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[08/27 00:25:23   3653s] No instances found in the vector
[08/27 00:25:23   3653s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3138.1M, DRC: 0)
[08/27 00:25:23   3653s] 0 (out of 0) MH cells were successfully legalized.
[08/27 00:25:59   3832s] Iteration  9: Total net bbox = 1.229e+06 (6.07e+05 6.21e+05)
[08/27 00:25:59   3832s]               Est.  stn bbox = 1.493e+06 (7.42e+05 7.51e+05)
[08/27 00:25:59   3832s]               cpu = 0:02:59 real = 0:00:36.0 mem = 3364.6M
[08/27 00:25:59   3832s] OPERPROF: Finished npPlace at level 1, CPU:179.314, REAL:36.165, MEM:3268.6M
[08/27 00:26:00   3832s] no activity file in design. spp won't run.
[08/27 00:26:00   3833s] NP #FI/FS/SF FL/PI: 6864/64/0 34013/0
[08/27 00:26:00   3833s] no activity file in design. spp won't run.
[08/27 00:26:00   3833s] OPERPROF: Starting npPlace at level 1, MEM:3236.6M
[08/27 00:26:00   3833s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[08/27 00:26:00   3833s] No instances found in the vector
[08/27 00:26:00   3833s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3140.6M, DRC: 0)
[08/27 00:26:00   3833s] 0 (out of 0) MH cells were successfully legalized.
[08/27 00:26:55   4092s] Iteration 10: Total net bbox = 1.301e+06 (6.44e+05 6.58e+05)
[08/27 00:26:55   4092s]               Est.  stn bbox = 1.570e+06 (7.80e+05 7.89e+05)
[08/27 00:26:55   4092s]               cpu = 0:04:19 real = 0:00:55.0 mem = 3369.1M
[08/27 00:26:55   4092s] OPERPROF: Finished npPlace at level 1, CPU:259.379, REAL:54.714, MEM:3273.1M
[08/27 00:26:55   4092s] no activity file in design. spp won't run.
[08/27 00:26:55   4092s] NP #FI/FS/SF FL/PI: 6864/64/0 34013/0
[08/27 00:26:55   4093s] no activity file in design. spp won't run.
[08/27 00:26:55   4093s] OPERPROF: Starting npPlace at level 1, MEM:3241.1M
[08/27 00:26:55   4093s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[08/27 00:26:55   4093s] No instances found in the vector
[08/27 00:26:55   4093s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3145.1M, DRC: 0)
[08/27 00:26:55   4093s] 0 (out of 0) MH cells were successfully legalized.
[08/27 00:27:07   4140s] Iteration 11: Total net bbox = 1.326e+06 (6.52e+05 6.74e+05)
[08/27 00:27:07   4140s]               Est.  stn bbox = 1.591e+06 (7.88e+05 8.03e+05)
[08/27 00:27:07   4140s]               cpu = 0:00:47.1 real = 0:00:12.0 mem = 3369.5M
[08/27 00:27:07   4140s] OPERPROF: Finished npPlace at level 1, CPU:47.119, REAL:12.117, MEM:3273.5M
[08/27 00:27:07   4140s] Move report: Timing Driven Placement moves 34013 insts, mean move: 21.69 um, max move: 563.71 um
[08/27 00:27:07   4140s] 	Max move on inst (i_croc_soc/i_croc/gen_sram_bank[0].i_sram/ictc_preCTS_FE_OFC4659_gen_512x32xBx1_rdata64_31): (550.08, 544.98) --> (978.13, 680.63)
[08/27 00:27:07   4140s] no activity file in design. spp won't run.
[08/27 00:27:07   4140s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:3145.5M
[08/27 00:27:07   4140s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:3145.5M
[08/27 00:27:07   4140s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.008, REAL:0.008, MEM:3145.5M
[08/27 00:27:07   4140s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3145.5M
[08/27 00:27:07   4140s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.004, REAL:0.004, MEM:3145.5M
[08/27 00:27:07   4140s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.050, REAL:0.050, MEM:3145.5M
[08/27 00:27:07   4140s] 
[08/27 00:27:07   4140s] Finished Incremental Placement (cpu=0:10:57, real=0:02:24, mem=3145.5M)
[08/27 00:27:07   4140s] CongRepair sets shifter mode to gplace
[08/27 00:27:07   4140s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3145.5M
[08/27 00:27:07   4140s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3145.5M
[08/27 00:27:07   4140s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3145.5M
[08/27 00:27:07   4140s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 00:27:07   4140s] All LLGs are deleted
[08/27 00:27:07   4140s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:3145.5M
[08/27 00:27:07   4140s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:3145.5M
[08/27 00:27:07   4140s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3145.5M
[08/27 00:27:07   4140s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:3145.5M
[08/27 00:27:07   4140s] Core basic site is CoreSite
[08/27 00:27:07   4140s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:27:07   4140s] Fast DP-INIT is on for default
[08/27 00:27:07   4140s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 00:27:07   4140s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.123, REAL:0.037, MEM:3145.5M
[08/27 00:27:07   4140s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.154, REAL:0.069, MEM:3145.5M
[08/27 00:27:07   4140s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3145.5MB).
[08/27 00:27:07   4140s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.205, REAL:0.120, MEM:3145.5M
[08/27 00:27:07   4140s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.205, REAL:0.120, MEM:3145.5M
[08/27 00:27:07   4140s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3813761.7
[08/27 00:27:07   4140s] OPERPROF:   Starting RefinePlace at level 2, MEM:3145.5M
[08/27 00:27:07   4140s] *** Starting refinePlace (1:09:01 mem=3145.5M) ***
[08/27 00:27:07   4140s] Total net bbox length = 1.368e+06 (6.928e+05 6.757e+05) (ext = 4.325e+04)
[08/27 00:27:07   4140s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 00:27:07   4140s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3145.5M
[08/27 00:27:07   4140s] Starting refinePlace ...
[08/27 00:27:08   4141s] ** Cut row section cpu time 0:00:00.0.
[08/27 00:27:08   4141s]    Spread Effort: high, pre-route mode, useDDP on.
[08/27 00:27:08   4141s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.9, real=0:00:01.0, mem=3145.5MB) @(1:09:01 - 1:09:02).
[08/27 00:27:08   4141s] Move report: preRPlace moves 34013 insts, mean move: 2.33 um, max move: 45.47 um
[08/27 00:27:08   4141s] 	Max move on inst (i_croc_soc/i_croc/i_uart/_07914_): (974.87, 1381.20) --> (930.24, 1380.36)
[08/27 00:27:08   4141s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_nand3_1
[08/27 00:27:08   4141s] wireLenOptFixPriorityInst 0 inst fixed
[08/27 00:27:08   4141s] tweakage running in 8 threads.
[08/27 00:27:08   4141s] Placement tweakage begins.
[08/27 00:27:08   4142s] wire length = 1.675e+06
[08/27 00:27:09   4144s] wire length = 1.615e+06
[08/27 00:27:09   4144s] Placement tweakage ends.
[08/27 00:27:09   4144s] Move report: tweak moves 7292 insts, mean move: 5.23 um, max move: 36.96 um
[08/27 00:27:09   4144s] 	Max move on inst (i_croc_soc/i_croc/i_uart/ictc_preCTS_FE_OCPC5958_03191): (970.08, 1376.58) --> (933.12, 1376.58)
[08/27 00:27:09   4144s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.6, real=0:00:01.0, mem=3145.5MB) @(1:09:02 - 1:09:04).
[08/27 00:27:09   4144s] 
[08/27 00:27:09   4144s] Running Spiral MT with 8 threads  fetchWidth=196 
[08/27 00:27:10   4145s] Move report: legalization moves 128 insts, mean move: 5.06 um, max move: 18.06 um
[08/27 00:27:10   4145s] 	Max move on inst (i_croc_soc/i_croc/i_dmi_jtag/_1084_): (600.96, 473.16) --> (594.24, 484.50)
[08/27 00:27:10   4145s] [CPU] RefinePlace/Legalization (cpu=0:00:01.4, real=0:00:01.0, mem=3145.5MB) @(1:09:04 - 1:09:06).
[08/27 00:27:10   4145s] Move report: Detail placement moves 34013 insts, mean move: 3.08 um, max move: 50.00 um
[08/27 00:27:10   4145s] 	Max move on inst (i_croc_soc/i_croc/i_uart/ictc_preCTS_FE_OFC1093_01390): (1073.54, 1380.65) --> (1023.84, 1380.36)
[08/27 00:27:10   4145s] 	Runtime: CPU: 0:00:05.0 REAL: 0:00:03.0 MEM: 3145.5MB
[08/27 00:27:10   4145s] Statistics of distance of Instance movement in refine placement:
[08/27 00:27:10   4145s]   maximum (X+Y) =        50.00 um
[08/27 00:27:10   4145s]   inst (i_croc_soc/i_croc/i_uart/ictc_preCTS_FE_OFC1093_01390) with max move: (1073.54, 1380.65) -> (1023.84, 1380.36)
[08/27 00:27:10   4145s]   mean    (X+Y) =         3.08 um
[08/27 00:27:10   4145s] Summary Report:
[08/27 00:27:10   4145s] Instances move: 34013 (out of 34013 movable)
[08/27 00:27:10   4145s] Instances flipped: 0
[08/27 00:27:10   4145s] Mean displacement: 3.08 um
[08/27 00:27:10   4145s] Max displacement: 50.00 um (Instance: i_croc_soc/i_croc/i_uart/ictc_preCTS_FE_OFC1093_01390) (1073.54, 1380.65) -> (1023.84, 1380.36)
[08/27 00:27:10   4145s] 	Length: 8 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_buf_4
[08/27 00:27:10   4145s] Total instances moved : 34013
[08/27 00:27:10   4145s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:5.014, REAL:2.807, MEM:3145.5M
[08/27 00:27:10   4145s] Total net bbox length = 1.352e+06 (6.699e+05 6.822e+05) (ext = 4.311e+04)
[08/27 00:27:10   4145s] Runtime: CPU: 0:00:05.1 REAL: 0:00:03.0 MEM: 3145.5MB
[08/27 00:27:10   4145s] [CPU] RefinePlace/total (cpu=0:00:05.1, real=0:00:03.0, mem=3145.5MB) @(1:09:01 - 1:09:06).
[08/27 00:27:10   4145s] *** Finished refinePlace (1:09:06 mem=3145.5M) ***
[08/27 00:27:10   4145s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3813761.7
[08/27 00:27:10   4145s] OPERPROF:   Finished RefinePlace at level 2, CPU:5.132, REAL:2.926, MEM:3145.5M
[08/27 00:27:10   4146s] OPERPROF: Finished RefinePlace2 at level 1, CPU:5.454, REAL:3.076, MEM:3145.5M
[08/27 00:27:10   4146s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3145.5M
[08/27 00:27:10   4146s] Starting Early Global Route congestion estimation: mem = 3145.5M
[08/27 00:27:10   4146s] (I)       Started Loading and Dumping File ( Curr Mem: 3145.52 MB )
[08/27 00:27:10   4146s] (I)       Reading DB...
[08/27 00:27:10   4146s] (I)       Read data from FE... (mem=3145.5M)
[08/27 00:27:10   4146s] (I)       Read nodes and places... (mem=3145.5M)
[08/27 00:27:10   4146s] (I)       Done Read nodes and places (cpu=0.054s, mem=3145.5M)
[08/27 00:27:10   4146s] (I)       Read nets... (mem=3145.5M)
[08/27 00:27:10   4146s] (I)       Done Read nets (cpu=0.153s, mem=3145.5M)
[08/27 00:27:10   4146s] (I)       Done Read data from FE (cpu=0.207s, mem=3145.5M)
[08/27 00:27:10   4146s] (I)       before initializing RouteDB syMemory usage = 3145.5 MB
[08/27 00:27:10   4146s] (I)       == Non-default Options ==
[08/27 00:27:10   4146s] (I)       Maximum routing layer                              : 4
[08/27 00:27:10   4146s] (I)       Number threads                                     : 8
[08/27 00:27:10   4146s] (I)       Use non-blocking free Dbs wires                    : false
[08/27 00:27:10   4146s] (I)       Counted 50681 PG shapes. We will not process PG shapes layer by layer.
[08/27 00:27:10   4146s] (I)       Use row-based GCell size
[08/27 00:27:10   4146s] (I)       GCell unit size  : 3780
[08/27 00:27:10   4146s] (I)       GCell multiplier : 1
[08/27 00:27:10   4146s] (I)       build grid graph
[08/27 00:27:10   4146s] (I)       build grid graph start
[08/27 00:27:10   4146s] [NR-eGR] Track table information for default rule: 
[08/27 00:27:10   4146s] [NR-eGR] Metal1 has no routable track
[08/27 00:27:10   4146s] [NR-eGR] Metal2 has single uniform track structure
[08/27 00:27:10   4146s] [NR-eGR] Metal3 has single uniform track structure
[08/27 00:27:10   4146s] [NR-eGR] Metal4 has single uniform track structure
[08/27 00:27:10   4146s] (I)       build grid graph end
[08/27 00:27:10   4146s] (I)       ===========================================================================
[08/27 00:27:10   4146s] (I)       == Report All Rule Vias ==
[08/27 00:27:10   4146s] (I)       ===========================================================================
[08/27 00:27:10   4146s] (I)        Via Rule : (Default)
[08/27 00:27:10   4146s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/27 00:27:10   4146s] (I)       ---------------------------------------------------------------------------
[08/27 00:27:10   4146s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/27 00:27:10   4146s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/27 00:27:10   4146s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/27 00:27:10   4146s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/27 00:27:10   4146s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/27 00:27:10   4146s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/27 00:27:10   4146s] (I)       ===========================================================================
[08/27 00:27:10   4146s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 3145.52 MB )
[08/27 00:27:10   4146s] (I)       Num PG vias on layer 2 : 0
[08/27 00:27:10   4146s] (I)       Num PG vias on layer 3 : 0
[08/27 00:27:10   4146s] (I)       Num PG vias on layer 4 : 0
[08/27 00:27:10   4146s] [NR-eGR] Read 62330 PG shapes
[08/27 00:27:10   4146s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3145.52 MB )
[08/27 00:27:10   4146s] [NR-eGR] #Routing Blockages  : 0
[08/27 00:27:10   4146s] [NR-eGR] #Instance Blockages : 7078
[08/27 00:27:10   4146s] [NR-eGR] #PG Blockages       : 62330
[08/27 00:27:10   4146s] [NR-eGR] #Halo Blockages     : 0
[08/27 00:27:10   4146s] [NR-eGR] #Boundary Blockages : 0
[08/27 00:27:10   4146s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/27 00:27:10   4146s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/27 00:27:11   4146s] (I)       readDataFromPlaceDB
[08/27 00:27:11   4146s] (I)       Read net information..
[08/27 00:27:11   4146s] [NR-eGR] Read numTotalNets=34671  numIgnoredNets=48
[08/27 00:27:11   4146s] (I)       Read testcase time = 0.015 seconds
[08/27 00:27:11   4146s] 
[08/27 00:27:11   4146s] (I)       early_global_route_priority property id does not exist.
[08/27 00:27:11   4146s] (I)       Start initializing grid graph
[08/27 00:27:11   4146s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/27 00:27:11   4146s] (I)       End initializing grid graph
[08/27 00:27:11   4146s] (I)       Model blockages into capacity
[08/27 00:27:11   4146s] (I)       Read Num Blocks=91338  Num Prerouted Wires=0  Num CS=0
[08/27 00:27:11   4146s] (I)       Started Modeling ( Curr Mem: 3145.52 MB )
[08/27 00:27:11   4146s] (I)       Layer 1 (H) : #blockages 59854 : #preroutes 0
[08/27 00:27:11   4146s] (I)       Layer 2 (V) : #blockages 20920 : #preroutes 0
[08/27 00:27:11   4146s] (I)       Layer 3 (H) : #blockages 10564 : #preroutes 0
[08/27 00:27:11   4146s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3145.52 MB )
[08/27 00:27:11   4146s] (I)       -- layer congestion ratio --
[08/27 00:27:11   4146s] (I)       Layer 1 : 0.100000
[08/27 00:27:11   4146s] (I)       Layer 2 : 0.700000
[08/27 00:27:11   4146s] (I)       Layer 3 : 0.700000
[08/27 00:27:11   4146s] (I)       Layer 4 : 0.700000
[08/27 00:27:11   4146s] (I)       ----------------------------
[08/27 00:27:11   4146s] (I)       Number of ignored nets = 48
[08/27 00:27:11   4146s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/27 00:27:11   4146s] (I)       Number of clock nets = 7.  Ignored: No
[08/27 00:27:11   4146s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/27 00:27:11   4146s] (I)       Number of special nets = 0.  Ignored: Yes
[08/27 00:27:11   4146s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/27 00:27:11   4146s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/27 00:27:11   4146s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/27 00:27:11   4146s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/27 00:27:11   4146s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/27 00:27:11   4146s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[08/27 00:27:11   4146s] (I)       Before initializing Early Global Route syMemory usage = 3145.5 MB
[08/27 00:27:11   4146s] (I)       Ndr track 0 does not exist
[08/27 00:27:11   4146s] (I)       ---------------------Grid Graph Info--------------------
[08/27 00:27:11   4146s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/27 00:27:11   4146s] (I)       Core area           : (389760, 390000) - (1450560, 1450020)
[08/27 00:27:11   4146s] (I)       Site width          :   480  (dbu)
[08/27 00:27:11   4146s] (I)       Row height          :  3780  (dbu)
[08/27 00:27:11   4146s] (I)       GCell width         :  3780  (dbu)
[08/27 00:27:11   4146s] (I)       GCell height        :  3780  (dbu)
[08/27 00:27:11   4146s] (I)       Grid                :   487   487     4
[08/27 00:27:11   4146s] (I)       Layer numbers       :     1     2     3     4
[08/27 00:27:11   4146s] (I)       Vertical capacity   :     0     0  3780     0
[08/27 00:27:11   4146s] (I)       Horizontal capacity :     0  3780     0  3780
[08/27 00:27:11   4146s] (I)       Default wire width  :   160   200   200   200
[08/27 00:27:11   4146s] (I)       Default wire space  :   180   210   210   210
[08/27 00:27:11   4146s] (I)       Default wire pitch  :   340   410   410   410
[08/27 00:27:11   4146s] (I)       Default pitch size  :   340   420   480   420
[08/27 00:27:11   4146s] (I)       First track coord   :     0   240   480   240
[08/27 00:27:11   4146s] (I)       Num tracks per GCell: 11.12  9.00  7.88  9.00
[08/27 00:27:11   4146s] (I)       Total num of tracks :     0  4381  3833  4381
[08/27 00:27:11   4146s] (I)       Num of masks        :     1     1     1     1
[08/27 00:27:11   4146s] (I)       Num of trim masks   :     0     0     0     0
[08/27 00:27:11   4146s] (I)       --------------------------------------------------------
[08/27 00:27:11   4146s] 
[08/27 00:27:11   4146s] [NR-eGR] ============ Routing rule table ============
[08/27 00:27:11   4146s] [NR-eGR] Rule id: 0  Nets: 34623 
[08/27 00:27:11   4146s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/27 00:27:11   4146s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/27 00:27:11   4146s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 00:27:11   4146s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 00:27:11   4146s] [NR-eGR] ========================================
[08/27 00:27:11   4146s] [NR-eGR] 
[08/27 00:27:11   4146s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/27 00:27:11   4146s] (I)       blocked tracks on layer2 : = 860888 / 2133547 (40.35%)
[08/27 00:27:11   4146s] (I)       blocked tracks on layer3 : = 762503 / 1866671 (40.85%)
[08/27 00:27:11   4146s] (I)       blocked tracks on layer4 : = 797679 / 2133547 (37.39%)
[08/27 00:27:11   4146s] (I)       After initializing Early Global Route syMemory usage = 3145.5 MB
[08/27 00:27:11   4146s] (I)       Finished Loading and Dumping File ( CPU: 0.44 sec, Real: 0.44 sec, Curr Mem: 3145.52 MB )
[08/27 00:27:11   4146s] (I)       Reset routing kernel
[08/27 00:27:11   4146s] (I)       Started Global Routing ( Curr Mem: 3145.52 MB )
[08/27 00:27:11   4146s] (I)       ============= Initialization =============
[08/27 00:27:11   4146s] (I)       totalPins=123756  totalGlobalPin=119937 (96.91%)
[08/27 00:27:11   4146s] (I)       Started Net group 1 ( Curr Mem: 3145.52 MB )
[08/27 00:27:11   4146s] (I)       Started Build MST ( Curr Mem: 3145.52 MB )
[08/27 00:27:11   4146s] (I)       Generate topology with 8 threads
[08/27 00:27:11   4146s] (I)       Finished Build MST ( CPU: 0.07 sec, Real: 0.02 sec, Curr Mem: 3157.52 MB )
[08/27 00:27:11   4146s] (I)       total 2D Cap : 3778763 = (2660100 H, 1118663 V)
[08/27 00:27:11   4146s] [NR-eGR] Layer group 1: route 34623 net(s) in layer range [2, 4]
[08/27 00:27:11   4146s] (I)       
[08/27 00:27:11   4146s] (I)       ============  Phase 1a Route ============
[08/27 00:27:11   4146s] (I)       Started Phase 1a ( Curr Mem: 3145.52 MB )
[08/27 00:27:11   4146s] (I)       Started Pattern routing ( Curr Mem: 3145.52 MB )
[08/27 00:27:11   4146s] (I)       Finished Pattern routing ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 3145.52 MB )
[08/27 00:27:11   4146s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3145.52 MB )
[08/27 00:27:11   4146s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 179
[08/27 00:27:11   4146s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3145.52 MB )
[08/27 00:27:11   4146s] (I)       Usage: 434419 = (225306 H, 209113 V) = (8.47% H, 18.69% V) = (8.517e+05um H, 7.904e+05um V)
[08/27 00:27:11   4146s] (I)       Finished Phase 1a ( CPU: 0.20 sec, Real: 0.20 sec, Curr Mem: 3145.52 MB )
[08/27 00:27:11   4146s] (I)       
[08/27 00:27:11   4146s] (I)       ============  Phase 1b Route ============
[08/27 00:27:11   4146s] (I)       Started Phase 1b ( Curr Mem: 3145.52 MB )
[08/27 00:27:11   4146s] (I)       Started Monotonic routing ( Curr Mem: 3145.52 MB )
[08/27 00:27:11   4146s] (I)       Finished Monotonic routing ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3145.52 MB )
[08/27 00:27:11   4146s] (I)       Usage: 435217 = (225829 H, 209388 V) = (8.49% H, 18.72% V) = (8.536e+05um H, 7.915e+05um V)
[08/27 00:27:11   4146s] (I)       Overflow of layer group 1: 0.76% H + 2.61% V. EstWL: 1.645120e+06um
[08/27 00:27:11   4146s] (I)       Finished Phase 1b ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3145.52 MB )
[08/27 00:27:11   4146s] (I)       
[08/27 00:27:11   4146s] (I)       ============  Phase 1c Route ============
[08/27 00:27:11   4146s] (I)       Started Phase 1c ( Curr Mem: 3145.52 MB )
[08/27 00:27:11   4146s] (I)       Started Two level routing ( Curr Mem: 3145.52 MB )
[08/27 00:27:11   4146s] (I)       Level2 Grid: 98 x 98
[08/27 00:27:11   4146s] (I)       Started Two Level Routing ( Curr Mem: 3145.52 MB )
[08/27 00:27:11   4146s] (I)       Finished Two Level Routing ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3145.52 MB )
[08/27 00:27:11   4146s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 3145.52 MB )
[08/27 00:27:11   4146s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3145.52 MB )
[08/27 00:27:11   4146s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3145.52 MB )
[08/27 00:27:11   4146s] (I)       Finished Two level routing ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 3145.52 MB )
[08/27 00:27:11   4146s] (I)       Usage: 439224 = (229148 H, 210076 V) = (8.61% H, 18.78% V) = (8.662e+05um H, 7.941e+05um V)
[08/27 00:27:11   4146s] (I)       Finished Phase 1c ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 3145.52 MB )
[08/27 00:27:11   4146s] (I)       
[08/27 00:27:11   4146s] (I)       ============  Phase 1d Route ============
[08/27 00:27:11   4146s] (I)       Started Phase 1d ( Curr Mem: 3145.52 MB )
[08/27 00:27:11   4146s] (I)       Started Detoured routing ( Curr Mem: 3145.52 MB )
[08/27 00:27:11   4147s] (I)       Finished Detoured routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3145.52 MB )
[08/27 00:27:11   4147s] (I)       Usage: 439228 = (229148 H, 210080 V) = (8.61% H, 18.78% V) = (8.662e+05um H, 7.941e+05um V)
[08/27 00:27:11   4147s] (I)       Finished Phase 1d ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3145.52 MB )
[08/27 00:27:11   4147s] (I)       
[08/27 00:27:11   4147s] (I)       ============  Phase 1e Route ============
[08/27 00:27:11   4147s] (I)       Started Phase 1e ( Curr Mem: 3145.52 MB )
[08/27 00:27:11   4147s] (I)       Started Route legalization ( Curr Mem: 3145.52 MB )
[08/27 00:27:11   4147s] (I)       Started Legalize Blockage Violations ( Curr Mem: 3145.52 MB )
[08/27 00:27:11   4147s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3145.52 MB )
[08/27 00:27:11   4147s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3145.52 MB )
[08/27 00:27:11   4147s] (I)       Usage: 439228 = (229148 H, 210080 V) = (8.61% H, 18.78% V) = (8.662e+05um H, 7.941e+05um V)
[08/27 00:27:11   4147s] [NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 1.72% V. EstWL: 1.660282e+06um
[08/27 00:27:11   4147s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3145.52 MB )
[08/27 00:27:11   4147s] (I)       Started Layer assignment ( Curr Mem: 3145.52 MB )
[08/27 00:27:11   4147s] (I)       Current Layer assignment [Initialization] ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3145.52 MB )
[08/27 00:27:11   4147s] (I)       Running layer assignment with 8 threads
[08/27 00:27:11   4147s] (I)       Finished Layer assignment ( CPU: 0.65 sec, Real: 0.20 sec, Curr Mem: 3145.52 MB )
[08/27 00:27:11   4147s] (I)       Finished Net group 1 ( CPU: 1.19 sec, Real: 0.69 sec, Curr Mem: 3145.52 MB )
[08/27 00:27:11   4147s] (I)       
[08/27 00:27:11   4147s] (I)       ============  Phase 1l Route ============
[08/27 00:27:11   4147s] (I)       Started Phase 1l ( Curr Mem: 3145.52 MB )
[08/27 00:27:11   4147s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3145.52 MB )
[08/27 00:27:11   4147s] (I)       
[08/27 00:27:11   4147s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/27 00:27:11   4147s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[08/27 00:27:11   4147s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[08/27 00:27:11   4147s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[08/27 00:27:11   4147s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/27 00:27:11   4147s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/27 00:27:11   4147s] [NR-eGR]  Metal2  (2)       159( 0.10%)        40( 0.02%)        19( 0.01%)         1( 0.00%)   ( 0.14%) 
[08/27 00:27:11   4147s] [NR-eGR]  Metal3  (3)      2422( 1.51%)       171( 0.11%)        13( 0.01%)         0( 0.00%)   ( 1.62%) 
[08/27 00:27:11   4147s] [NR-eGR]  Metal4  (4)        20( 0.01%)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[08/27 00:27:11   4147s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/27 00:27:11   4147s] [NR-eGR] Total             2601( 0.54%)       213( 0.04%)        32( 0.01%)         1( 0.00%)   ( 0.59%) 
[08/27 00:27:11   4147s] [NR-eGR] 
[08/27 00:27:11   4147s] (I)       Finished Global Routing ( CPU: 1.22 sec, Real: 0.73 sec, Curr Mem: 3145.52 MB )
[08/27 00:27:11   4147s] (I)       total 2D Cap : 3796761 = (2676313 H, 1120448 V)
[08/27 00:27:11   4147s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.02% H + 1.62% V
[08/27 00:27:11   4147s] [NR-eGR] Overflow after Early Global Route 0.03% H + 1.85% V
[08/27 00:27:11   4147s] Early Global Route congestion estimation runtime: 1.69 seconds, mem = 3145.5M
[08/27 00:27:11   4147s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.694, REAL:1.201, MEM:3145.5M
[08/27 00:27:11   4147s] OPERPROF: Starting HotSpotCal at level 1, MEM:3145.5M
[08/27 00:27:11   4147s] [hotspot] +------------+---------------+---------------+
[08/27 00:27:11   4147s] [hotspot] |            |   max hotspot | total hotspot |
[08/27 00:27:11   4147s] [hotspot] +------------+---------------+---------------+
[08/27 00:27:11   4147s] [hotspot] | normalized |         19.02 |         39.67 |
[08/27 00:27:11   4147s] [hotspot] +------------+---------------+---------------+
[08/27 00:27:11   4147s] Local HotSpot Analysis: normalized max congestion hotspot area = 19.02, normalized total congestion hotspot area = 39.67 (area is in unit of 4 std-cell row bins)
[08/27 00:27:11   4147s] [hotspot] max/total 19.02/39.67, big hotspot (>10) total 21.64
[08/27 00:27:11   4147s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[08/27 00:27:11   4147s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:27:11   4147s] [hotspot] | top |            hotspot bbox             | hotspot score |
[08/27 00:27:11   4147s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:27:11   4147s] [hotspot] |  1  |   544.74   605.46   605.22   665.94 |       13.64   |
[08/27 00:27:11   4147s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:27:11   4147s] [hotspot] |  2  |   544.74   544.98   605.22   605.46 |        5.44   |
[08/27 00:27:11   4147s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:27:11   4147s] [hotspot] |  3  |   756.42   786.90   816.90   847.38 |        4.00   |
[08/27 00:27:11   4147s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:27:11   4147s] [hotspot] |  4  |   877.38   938.10   937.86   998.58 |        3.02   |
[08/27 00:27:11   4147s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:27:11   4147s] [hotspot] |  5  |   544.74   665.94   605.22   726.42 |        2.03   |
[08/27 00:27:11   4147s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:27:11   4147s] Top 5 hotspots total area: 28.13
[08/27 00:27:11   4147s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.028, REAL:0.019, MEM:3145.5M
[08/27 00:27:11   4147s] 
[08/27 00:27:11   4147s] === incrementalPlace Internal Loop 2 ===
[08/27 00:27:11   4147s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[08/27 00:27:11   4147s] OPERPROF: Starting IPInitSPData at level 1, MEM:3145.5M
[08/27 00:27:11   4147s] #spOpts: N=130 minPadR=1.1 
[08/27 00:27:11   4147s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3145.5M
[08/27 00:27:11   4147s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:27:12   4147s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.119, REAL:0.120, MEM:3145.5M
[08/27 00:27:12   4147s] OPERPROF:   Starting post-place ADS at level 2, MEM:3145.5M
[08/27 00:27:12   4148s] ADSU 0.674 -> 0.685. GS 30.240
[08/27 00:27:12   4148s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.082, REAL:0.083, MEM:3145.5M
[08/27 00:27:12   4148s] OPERPROF:   Starting spMPad at level 2, MEM:3145.5M
[08/27 00:27:12   4148s] OPERPROF:     Starting spContextMPad at level 3, MEM:3145.5M
[08/27 00:27:12   4148s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:3145.5M
[08/27 00:27:12   4148s] OPERPROF:   Finished spMPad at level 2, CPU:0.016, REAL:0.016, MEM:3145.5M
[08/27 00:27:12   4148s] OPERPROF:   Starting spInitNetWt at level 2, MEM:3145.5M
[08/27 00:27:12   4148s] no activity file in design. spp won't run.
[08/27 00:27:12   4148s] [spp] 0
[08/27 00:27:12   4148s] [adp] 0:1:1:3
[08/27 00:27:12   4148s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.018, REAL:0.018, MEM:3145.5M
[08/27 00:27:12   4148s] SP #FI/SF FL/PI 0/0 34013/0
[08/27 00:27:12   4148s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.301, REAL:0.303, MEM:3145.5M
[08/27 00:27:12   4148s] OPERPROF: Starting CDPad at level 1, MEM:3145.5M
[08/27 00:27:12   4148s] 3DP is on.
[08/27 00:27:12   4148s] 3DP OF M2 0.003, M4 0.000. Diff 0
[08/27 00:27:12   4148s] 3DP DPT Adjust 0. 0.709, 0.744, delta 0.000. WS budget 1000.0000
[08/27 00:27:12   4148s] CDPadU 1.003 -> 1.005. R=0.697, N=34013, GS=3.780
[08/27 00:27:12   4148s] OPERPROF: Finished CDPad at level 1, CPU:0.625, REAL:0.174, MEM:3145.5M
[08/27 00:27:12   4148s] NP #FI/FS/SF FL/PI: 6864/64/0 34013/0
[08/27 00:27:12   4149s] no activity file in design. spp won't run.
[08/27 00:27:12   4149s] 
[08/27 00:27:12   4149s] AB Est...
[08/27 00:27:12   4149s] OPERPROF: Starting npPlace at level 1, MEM:3145.5M
[08/27 00:27:12   4149s] OPERPROF: Finished npPlace at level 1, CPU:0.131, REAL:0.074, MEM:3163.3M
[08/27 00:27:12   4149s] Iteration  4: Skipped, with CDP Off
[08/27 00:27:12   4149s] 
[08/27 00:27:12   4149s] AB Est...
[08/27 00:27:12   4149s] OPERPROF: Starting npPlace at level 1, MEM:3195.3M
[08/27 00:27:12   4149s] OPERPROF: Finished npPlace at level 1, CPU:0.121, REAL:0.055, MEM:3163.3M
[08/27 00:27:12   4149s] Iteration  5: Skipped, with CDP Off
[08/27 00:27:12   4149s] 
[08/27 00:27:12   4149s] AB Est...
[08/27 00:27:12   4149s] OPERPROF: Starting npPlace at level 1, MEM:3195.3M
[08/27 00:27:12   4149s] OPERPROF: Finished npPlace at level 1, CPU:0.125, REAL:0.056, MEM:3163.3M
[08/27 00:27:13   4149s] Iteration  6: Skipped, with CDP Off
[08/27 00:27:13   4149s] 
[08/27 00:27:13   4149s] AB Est...
[08/27 00:27:13   4149s] OPERPROF: Starting npPlace at level 1, MEM:3195.3M
[08/27 00:27:13   4149s] OPERPROF: Finished npPlace at level 1, CPU:0.124, REAL:0.060, MEM:3163.3M
[08/27 00:27:13   4150s] Iteration  7: Skipped, with CDP Off
[08/27 00:27:13   4150s] 
[08/27 00:27:13   4150s] AB Est...
[08/27 00:27:13   4150s] OPERPROF: Starting npPlace at level 1, MEM:3195.3M
[08/27 00:27:13   4150s] AB param 99.8% (33956/34013).
[08/27 00:27:13   4150s] OPERPROF: Finished npPlace at level 1, CPU:0.129, REAL:0.070, MEM:3163.3M
[08/27 00:27:13   4150s] AB WA 1.00. HSB #SP 0
[08/27 00:27:13   4150s] AB Full.
[08/27 00:27:13   4150s] OPERPROF: Starting npPlace at level 1, MEM:3291.3M
[08/27 00:27:13   4150s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[08/27 00:27:13   4150s] No instances found in the vector
[08/27 00:27:13   4150s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3195.3M, DRC: 0)
[08/27 00:27:13   4150s] 0 (out of 0) MH cells were successfully legalized.
[08/27 00:27:25   4204s] Iteration  8: Total net bbox = 1.230e+06 (6.06e+05 6.24e+05)
[08/27 00:27:25   4204s]               Est.  stn bbox = 1.490e+06 (7.39e+05 7.52e+05)
[08/27 00:27:25   4204s]               cpu = 0:00:54.4 real = 0:00:12.0 mem = 3382.7M
[08/27 00:27:25   4204s] OPERPROF: Finished npPlace at level 1, CPU:54.433, REAL:11.921, MEM:3286.7M
[08/27 00:27:25   4205s] no activity file in design. spp won't run.
[08/27 00:27:25   4205s] NP #FI/FS/SF FL/PI: 6864/64/0 34013/0
[08/27 00:27:25   4205s] no activity file in design. spp won't run.
[08/27 00:27:25   4205s] OPERPROF: Starting npPlace at level 1, MEM:3254.7M
[08/27 00:27:25   4205s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[08/27 00:27:25   4205s] No instances found in the vector
[08/27 00:27:25   4205s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3158.7M, DRC: 0)
[08/27 00:27:25   4205s] 0 (out of 0) MH cells were successfully legalized.
[08/27 00:27:48   4320s] Iteration  9: Total net bbox = 1.202e+06 (5.95e+05 6.07e+05)
[08/27 00:27:48   4320s]               Est.  stn bbox = 1.461e+06 (7.27e+05 7.34e+05)
[08/27 00:27:48   4320s]               cpu = 0:01:55 real = 0:00:23.0 mem = 3383.2M
[08/27 00:27:48   4320s] OPERPROF: Finished npPlace at level 1, CPU:115.012, REAL:23.261, MEM:3287.2M
[08/27 00:27:49   4320s] no activity file in design. spp won't run.
[08/27 00:27:49   4320s] NP #FI/FS/SF FL/PI: 6864/64/0 34013/0
[08/27 00:27:49   4320s] no activity file in design. spp won't run.
[08/27 00:27:49   4321s] OPERPROF: Starting npPlace at level 1, MEM:3255.2M
[08/27 00:27:49   4321s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[08/27 00:27:49   4321s] No instances found in the vector
[08/27 00:27:49   4321s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3159.2M, DRC: 0)
[08/27 00:27:49   4321s] 0 (out of 0) MH cells were successfully legalized.
[08/27 00:28:55   4635s] Iteration 10: Total net bbox = 1.305e+06 (6.44e+05 6.61e+05)
[08/27 00:28:55   4635s]               Est.  stn bbox = 1.574e+06 (7.81e+05 7.94e+05)
[08/27 00:28:55   4635s]               cpu = 0:05:14 real = 0:01:06 mem = 3390.9M
[08/27 00:28:55   4635s] OPERPROF: Finished npPlace at level 1, CPU:314.544, REAL:66.334, MEM:3294.9M
[08/27 00:28:55   4635s] no activity file in design. spp won't run.
[08/27 00:28:55   4635s] NP #FI/FS/SF FL/PI: 6864/64/0 34013/0
[08/27 00:28:55   4635s] no activity file in design. spp won't run.
[08/27 00:28:56   4636s] OPERPROF: Starting npPlace at level 1, MEM:3262.9M
[08/27 00:28:56   4636s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[08/27 00:28:56   4636s] No instances found in the vector
[08/27 00:28:56   4636s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3166.9M, DRC: 0)
[08/27 00:28:56   4636s] 0 (out of 0) MH cells were successfully legalized.
[08/27 00:29:07   4682s] Iteration 11: Total net bbox = 1.330e+06 (6.53e+05 6.77e+05)
[08/27 00:29:08   4682s]               Est.  stn bbox = 1.596e+06 (7.89e+05 8.07e+05)
[08/27 00:29:08   4682s]               cpu = 0:00:46.2 real = 0:00:12.0 mem = 3391.8M
[08/27 00:29:08   4682s] OPERPROF: Finished npPlace at level 1, CPU:46.286, REAL:11.962, MEM:3295.8M
[08/27 00:29:08   4682s] Move report: Timing Driven Placement moves 34013 insts, mean move: 11.75 um, max move: 143.90 um
[08/27 00:29:08   4682s] 	Max move on inst (i_croc_soc/i_croc/i_dm_top.i_dm_top/ictc_preCTS_FE_OFC323_dmi_req_16): (498.24, 794.46) --> (617.04, 819.55)
[08/27 00:29:08   4682s] no activity file in design. spp won't run.
[08/27 00:29:08   4682s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:3167.8M
[08/27 00:29:08   4682s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:3167.8M
[08/27 00:29:08   4682s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.007, REAL:0.007, MEM:3167.8M
[08/27 00:29:08   4682s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3167.8M
[08/27 00:29:08   4682s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.002, REAL:0.002, MEM:3167.8M
[08/27 00:29:08   4682s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.043, REAL:0.044, MEM:3167.8M
[08/27 00:29:08   4682s] 
[08/27 00:29:08   4682s] Finished Incremental Placement (cpu=0:08:55, real=0:01:57, mem=3167.8M)
[08/27 00:29:08   4682s] CongRepair sets shifter mode to gplace
[08/27 00:29:08   4682s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3167.8M
[08/27 00:29:08   4682s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3167.8M
[08/27 00:29:08   4682s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3167.8M
[08/27 00:29:08   4682s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 00:29:08   4682s] All LLGs are deleted
[08/27 00:29:08   4682s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:3167.8M
[08/27 00:29:08   4682s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:3167.8M
[08/27 00:29:08   4682s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3167.8M
[08/27 00:29:08   4682s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:3167.8M
[08/27 00:29:08   4682s] Core basic site is CoreSite
[08/27 00:29:08   4682s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:29:08   4682s] Fast DP-INIT is on for default
[08/27 00:29:08   4682s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 00:29:08   4682s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.126, REAL:0.033, MEM:3167.8M
[08/27 00:29:08   4682s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.151, REAL:0.059, MEM:3167.8M
[08/27 00:29:08   4682s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3167.8MB).
[08/27 00:29:08   4682s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.195, REAL:0.103, MEM:3167.8M
[08/27 00:29:08   4682s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.195, REAL:0.103, MEM:3167.8M
[08/27 00:29:08   4682s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3813761.8
[08/27 00:29:08   4682s] OPERPROF:   Starting RefinePlace at level 2, MEM:3167.8M
[08/27 00:29:08   4682s] *** Starting refinePlace (1:18:03 mem=3167.8M) ***
[08/27 00:29:08   4682s] Total net bbox length = 1.373e+06 (6.941e+05 6.791e+05) (ext = 4.347e+04)
[08/27 00:29:08   4682s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 00:29:08   4682s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3167.8M
[08/27 00:29:08   4682s] Starting refinePlace ...
[08/27 00:29:08   4683s] ** Cut row section cpu time 0:00:00.0.
[08/27 00:29:08   4683s]    Spread Effort: high, pre-route mode, useDDP on.
[08/27 00:29:08   4683s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.9, real=0:00:00.0, mem=3167.8MB) @(1:18:03 - 1:18:04).
[08/27 00:29:08   4683s] Move report: preRPlace moves 34013 insts, mean move: 2.39 um, max move: 35.65 um
[08/27 00:29:08   4683s] 	Max move on inst (i_croc_soc/i_croc/i_uart/_08743_): (1183.73, 1400.30) --> (1149.12, 1399.26)
[08/27 00:29:08   4683s] 	Length: 21 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_mux4_1
[08/27 00:29:08   4683s] wireLenOptFixPriorityInst 0 inst fixed
[08/27 00:29:08   4683s] tweakage running in 8 threads.
[08/27 00:29:08   4683s] Placement tweakage begins.
[08/27 00:29:08   4684s] wire length = 1.677e+06
[08/27 00:29:10   4686s] wire length = 1.617e+06
[08/27 00:29:10   4686s] Placement tweakage ends.
[08/27 00:29:10   4686s] Move report: tweak moves 7566 insts, mean move: 5.13 um, max move: 36.48 um
[08/27 00:29:10   4686s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_OFC1976_3801): (1009.92, 941.88) --> (973.44, 941.88)
[08/27 00:29:10   4686s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.6, real=0:00:02.0, mem=3167.8MB) @(1:18:04 - 1:18:07).
[08/27 00:29:10   4686s] 
[08/27 00:29:10   4686s] Running Spiral MT with 8 threads  fetchWidth=196 
[08/27 00:29:10   4687s] Move report: legalization moves 204 insts, mean move: 5.98 um, max move: 23.52 um
[08/27 00:29:10   4687s] 	Max move on inst (i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap.i_dft_tck_mux/i_mux): (602.88, 439.14) --> (579.36, 439.14)
[08/27 00:29:10   4687s] [CPU] RefinePlace/Legalization (cpu=0:00:01.4, real=0:00:00.0, mem=3167.8MB) @(1:18:07 - 1:18:08).
[08/27 00:29:10   4687s] Move report: Detail placement moves 34013 insts, mean move: 3.13 um, max move: 43.92 um
[08/27 00:29:10   4687s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_i/dscratch0_q_6__reg): (1112.34, 1270.20) --> (1068.96, 1270.74)
[08/27 00:29:10   4687s] 	Runtime: CPU: 0:00:05.0 REAL: 0:00:02.0 MEM: 3167.8MB
[08/27 00:29:10   4687s] Statistics of distance of Instance movement in refine placement:
[08/27 00:29:10   4687s]   maximum (X+Y) =        43.92 um
[08/27 00:29:10   4687s]   inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_i/dscratch0_q_6__reg) with max move: (1112.34, 1270.2) -> (1068.96, 1270.74)
[08/27 00:29:10   4687s]   mean    (X+Y) =         3.13 um
[08/27 00:29:10   4687s] Summary Report:
[08/27 00:29:10   4687s] Instances move: 34013 (out of 34013 movable)
[08/27 00:29:10   4687s] Instances flipped: 0
[08/27 00:29:10   4687s] Mean displacement: 3.13 um
[08/27 00:29:10   4687s] Max displacement: 43.92 um (Instance: i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_i/dscratch0_q_6__reg) (1112.34, 1270.2) -> (1068.96, 1270.74)
[08/27 00:29:10   4687s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/27 00:29:10   4687s] Total instances moved : 34013
[08/27 00:29:10   4687s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:4.974, REAL:2.648, MEM:3167.8M
[08/27 00:29:10   4687s] Total net bbox length = 1.356e+06 (6.693e+05 6.867e+05) (ext = 4.330e+04)
[08/27 00:29:10   4687s] Runtime: CPU: 0:00:05.0 REAL: 0:00:02.0 MEM: 3167.8MB
[08/27 00:29:10   4687s] [CPU] RefinePlace/total (cpu=0:00:05.0, real=0:00:02.0, mem=3167.8MB) @(1:18:03 - 1:18:08).
[08/27 00:29:10   4687s] *** Finished refinePlace (1:18:08 mem=3167.8M) ***
[08/27 00:29:10   4687s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3813761.8
[08/27 00:29:10   4687s] OPERPROF:   Finished RefinePlace at level 2, CPU:5.064, REAL:2.739, MEM:3167.8M
[08/27 00:29:11   4688s] OPERPROF: Finished RefinePlace2 at level 1, CPU:5.370, REAL:2.869, MEM:3167.8M
[08/27 00:29:11   4688s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3167.8M
[08/27 00:29:11   4688s] Starting Early Global Route congestion estimation: mem = 3167.8M
[08/27 00:29:11   4688s] (I)       Started Loading and Dumping File ( Curr Mem: 3167.79 MB )
[08/27 00:29:11   4688s] (I)       Reading DB...
[08/27 00:29:11   4688s] (I)       Read data from FE... (mem=3167.8M)
[08/27 00:29:11   4688s] (I)       Read nodes and places... (mem=3167.8M)
[08/27 00:29:11   4688s] (I)       Done Read nodes and places (cpu=0.046s, mem=3167.8M)
[08/27 00:29:11   4688s] (I)       Read nets... (mem=3167.8M)
[08/27 00:29:11   4688s] (I)       Done Read nets (cpu=0.131s, mem=3167.8M)
[08/27 00:29:11   4688s] (I)       Done Read data from FE (cpu=0.177s, mem=3167.8M)
[08/27 00:29:11   4688s] (I)       before initializing RouteDB syMemory usage = 3167.8 MB
[08/27 00:29:11   4688s] (I)       == Non-default Options ==
[08/27 00:29:11   4688s] (I)       Maximum routing layer                              : 4
[08/27 00:29:11   4688s] (I)       Number threads                                     : 8
[08/27 00:29:11   4688s] (I)       Use non-blocking free Dbs wires                    : false
[08/27 00:29:11   4688s] (I)       Counted 50681 PG shapes. We will not process PG shapes layer by layer.
[08/27 00:29:11   4688s] (I)       Use row-based GCell size
[08/27 00:29:11   4688s] (I)       GCell unit size  : 3780
[08/27 00:29:11   4688s] (I)       GCell multiplier : 1
[08/27 00:29:11   4688s] (I)       build grid graph
[08/27 00:29:11   4688s] (I)       build grid graph start
[08/27 00:29:11   4688s] [NR-eGR] Track table information for default rule: 
[08/27 00:29:11   4688s] [NR-eGR] Metal1 has no routable track
[08/27 00:29:11   4688s] [NR-eGR] Metal2 has single uniform track structure
[08/27 00:29:11   4688s] [NR-eGR] Metal3 has single uniform track structure
[08/27 00:29:11   4688s] [NR-eGR] Metal4 has single uniform track structure
[08/27 00:29:11   4688s] (I)       build grid graph end
[08/27 00:29:11   4688s] (I)       ===========================================================================
[08/27 00:29:11   4688s] (I)       == Report All Rule Vias ==
[08/27 00:29:11   4688s] (I)       ===========================================================================
[08/27 00:29:11   4688s] (I)        Via Rule : (Default)
[08/27 00:29:11   4688s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/27 00:29:11   4688s] (I)       ---------------------------------------------------------------------------
[08/27 00:29:11   4688s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/27 00:29:11   4688s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/27 00:29:11   4688s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/27 00:29:11   4688s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/27 00:29:11   4688s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/27 00:29:11   4688s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/27 00:29:11   4688s] (I)       ===========================================================================
[08/27 00:29:11   4688s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 3167.79 MB )
[08/27 00:29:11   4688s] (I)       Num PG vias on layer 2 : 0
[08/27 00:29:11   4688s] (I)       Num PG vias on layer 3 : 0
[08/27 00:29:11   4688s] (I)       Num PG vias on layer 4 : 0
[08/27 00:29:11   4688s] [NR-eGR] Read 62330 PG shapes
[08/27 00:29:11   4688s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3167.79 MB )
[08/27 00:29:11   4688s] [NR-eGR] #Routing Blockages  : 0
[08/27 00:29:11   4688s] [NR-eGR] #Instance Blockages : 7078
[08/27 00:29:11   4688s] [NR-eGR] #PG Blockages       : 62330
[08/27 00:29:11   4688s] [NR-eGR] #Halo Blockages     : 0
[08/27 00:29:11   4688s] [NR-eGR] #Boundary Blockages : 0
[08/27 00:29:11   4688s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/27 00:29:11   4688s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/27 00:29:11   4688s] (I)       readDataFromPlaceDB
[08/27 00:29:11   4688s] (I)       Read net information..
[08/27 00:29:11   4688s] [NR-eGR] Read numTotalNets=34671  numIgnoredNets=48
[08/27 00:29:11   4688s] (I)       Read testcase time = 0.011 seconds
[08/27 00:29:11   4688s] 
[08/27 00:29:11   4688s] (I)       early_global_route_priority property id does not exist.
[08/27 00:29:11   4688s] (I)       Start initializing grid graph
[08/27 00:29:11   4688s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/27 00:29:11   4688s] (I)       End initializing grid graph
[08/27 00:29:11   4688s] (I)       Model blockages into capacity
[08/27 00:29:11   4688s] (I)       Read Num Blocks=91338  Num Prerouted Wires=0  Num CS=0
[08/27 00:29:11   4688s] (I)       Started Modeling ( Curr Mem: 3167.79 MB )
[08/27 00:29:11   4688s] (I)       Layer 1 (H) : #blockages 59854 : #preroutes 0
[08/27 00:29:11   4688s] (I)       Layer 2 (V) : #blockages 20920 : #preroutes 0
[08/27 00:29:11   4688s] (I)       Layer 3 (H) : #blockages 10564 : #preroutes 0
[08/27 00:29:11   4688s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3167.79 MB )
[08/27 00:29:11   4688s] (I)       -- layer congestion ratio --
[08/27 00:29:11   4688s] (I)       Layer 1 : 0.100000
[08/27 00:29:11   4688s] (I)       Layer 2 : 0.700000
[08/27 00:29:11   4688s] (I)       Layer 3 : 0.700000
[08/27 00:29:11   4688s] (I)       Layer 4 : 0.700000
[08/27 00:29:11   4688s] (I)       ----------------------------
[08/27 00:29:11   4688s] (I)       Number of ignored nets = 48
[08/27 00:29:11   4688s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/27 00:29:11   4688s] (I)       Number of clock nets = 7.  Ignored: No
[08/27 00:29:11   4688s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/27 00:29:11   4688s] (I)       Number of special nets = 0.  Ignored: Yes
[08/27 00:29:11   4688s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/27 00:29:11   4688s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/27 00:29:11   4688s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/27 00:29:11   4688s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/27 00:29:11   4688s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/27 00:29:11   4688s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[08/27 00:29:11   4688s] (I)       Before initializing Early Global Route syMemory usage = 3167.8 MB
[08/27 00:29:11   4688s] (I)       Ndr track 0 does not exist
[08/27 00:29:11   4688s] (I)       ---------------------Grid Graph Info--------------------
[08/27 00:29:11   4688s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/27 00:29:11   4688s] (I)       Core area           : (389760, 390000) - (1450560, 1450020)
[08/27 00:29:11   4688s] (I)       Site width          :   480  (dbu)
[08/27 00:29:11   4688s] (I)       Row height          :  3780  (dbu)
[08/27 00:29:11   4688s] (I)       GCell width         :  3780  (dbu)
[08/27 00:29:11   4688s] (I)       GCell height        :  3780  (dbu)
[08/27 00:29:11   4688s] (I)       Grid                :   487   487     4
[08/27 00:29:11   4688s] (I)       Layer numbers       :     1     2     3     4
[08/27 00:29:11   4688s] (I)       Vertical capacity   :     0     0  3780     0
[08/27 00:29:11   4688s] (I)       Horizontal capacity :     0  3780     0  3780
[08/27 00:29:11   4688s] (I)       Default wire width  :   160   200   200   200
[08/27 00:29:11   4688s] (I)       Default wire space  :   180   210   210   210
[08/27 00:29:11   4688s] (I)       Default wire pitch  :   340   410   410   410
[08/27 00:29:11   4688s] (I)       Default pitch size  :   340   420   480   420
[08/27 00:29:11   4688s] (I)       First track coord   :     0   240   480   240
[08/27 00:29:11   4688s] (I)       Num tracks per GCell: 11.12  9.00  7.88  9.00
[08/27 00:29:11   4688s] (I)       Total num of tracks :     0  4381  3833  4381
[08/27 00:29:11   4688s] (I)       Num of masks        :     1     1     1     1
[08/27 00:29:11   4688s] (I)       Num of trim masks   :     0     0     0     0
[08/27 00:29:11   4688s] (I)       --------------------------------------------------------
[08/27 00:29:11   4688s] 
[08/27 00:29:11   4688s] [NR-eGR] ============ Routing rule table ============
[08/27 00:29:11   4688s] [NR-eGR] Rule id: 0  Nets: 34623 
[08/27 00:29:11   4688s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/27 00:29:11   4688s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/27 00:29:11   4688s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 00:29:11   4688s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 00:29:11   4688s] [NR-eGR] ========================================
[08/27 00:29:11   4688s] [NR-eGR] 
[08/27 00:29:11   4688s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/27 00:29:11   4688s] (I)       blocked tracks on layer2 : = 860841 / 2133547 (40.35%)
[08/27 00:29:11   4688s] (I)       blocked tracks on layer3 : = 762503 / 1866671 (40.85%)
[08/27 00:29:11   4688s] (I)       blocked tracks on layer4 : = 797679 / 2133547 (37.39%)
[08/27 00:29:11   4688s] (I)       After initializing Early Global Route syMemory usage = 3167.8 MB
[08/27 00:29:11   4688s] (I)       Finished Loading and Dumping File ( CPU: 0.35 sec, Real: 0.35 sec, Curr Mem: 3167.79 MB )
[08/27 00:29:11   4688s] (I)       Reset routing kernel
[08/27 00:29:11   4688s] (I)       Started Global Routing ( Curr Mem: 3167.79 MB )
[08/27 00:29:11   4688s] (I)       ============= Initialization =============
[08/27 00:29:11   4688s] (I)       totalPins=123756  totalGlobalPin=119635 (96.67%)
[08/27 00:29:11   4688s] (I)       Started Net group 1 ( Curr Mem: 3167.79 MB )
[08/27 00:29:11   4688s] (I)       Started Build MST ( Curr Mem: 3167.79 MB )
[08/27 00:29:11   4688s] (I)       Generate topology with 8 threads
[08/27 00:29:11   4688s] (I)       Finished Build MST ( CPU: 0.07 sec, Real: 0.02 sec, Curr Mem: 3179.79 MB )
[08/27 00:29:11   4688s] (I)       total 2D Cap : 3778738 = (2660075 H, 1118663 V)
[08/27 00:29:11   4688s] [NR-eGR] Layer group 1: route 34623 net(s) in layer range [2, 4]
[08/27 00:29:11   4688s] (I)       
[08/27 00:29:11   4688s] (I)       ============  Phase 1a Route ============
[08/27 00:29:11   4688s] (I)       Started Phase 1a ( Curr Mem: 3171.79 MB )
[08/27 00:29:11   4688s] (I)       Started Pattern routing ( Curr Mem: 3171.79 MB )
[08/27 00:29:11   4688s] (I)       Finished Pattern routing ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 3171.79 MB )
[08/27 00:29:11   4688s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3171.79 MB )
[08/27 00:29:11   4688s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 179
[08/27 00:29:11   4688s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3171.79 MB )
[08/27 00:29:11   4688s] (I)       Usage: 435192 = (225145 H, 210047 V) = (8.46% H, 18.78% V) = (8.510e+05um H, 7.940e+05um V)
[08/27 00:29:11   4688s] (I)       Finished Phase 1a ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 3171.79 MB )
[08/27 00:29:11   4688s] (I)       
[08/27 00:29:11   4688s] (I)       ============  Phase 1b Route ============
[08/27 00:29:11   4688s] (I)       Started Phase 1b ( Curr Mem: 3171.79 MB )
[08/27 00:29:11   4688s] (I)       Started Monotonic routing ( Curr Mem: 3171.79 MB )
[08/27 00:29:11   4688s] (I)       Finished Monotonic routing ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3171.79 MB )
[08/27 00:29:11   4688s] (I)       Usage: 436059 = (225731 H, 210328 V) = (8.49% H, 18.80% V) = (8.533e+05um H, 7.950e+05um V)
[08/27 00:29:11   4688s] (I)       Overflow of layer group 1: 0.76% H + 2.60% V. EstWL: 1.648303e+06um
[08/27 00:29:11   4688s] (I)       Finished Phase 1b ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3171.79 MB )
[08/27 00:29:11   4688s] (I)       
[08/27 00:29:11   4688s] (I)       ============  Phase 1c Route ============
[08/27 00:29:11   4688s] (I)       Started Phase 1c ( Curr Mem: 3171.79 MB )
[08/27 00:29:11   4688s] (I)       Started Two level routing ( Curr Mem: 3171.79 MB )
[08/27 00:29:11   4688s] (I)       Level2 Grid: 98 x 98
[08/27 00:29:11   4688s] (I)       Started Two Level Routing ( Curr Mem: 3171.79 MB )
[08/27 00:29:11   4688s] (I)       Finished Two Level Routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3171.79 MB )
[08/27 00:29:11   4688s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 3171.79 MB )
[08/27 00:29:11   4688s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3171.79 MB )
[08/27 00:29:11   4688s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3171.79 MB )
[08/27 00:29:11   4688s] (I)       Finished Two level routing ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3171.79 MB )
[08/27 00:29:11   4688s] (I)       Usage: 439832 = (228788 H, 211044 V) = (8.60% H, 18.87% V) = (8.648e+05um H, 7.977e+05um V)
[08/27 00:29:11   4688s] (I)       Finished Phase 1c ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3171.79 MB )
[08/27 00:29:11   4688s] (I)       
[08/27 00:29:11   4688s] (I)       ============  Phase 1d Route ============
[08/27 00:29:11   4688s] (I)       Started Phase 1d ( Curr Mem: 3171.79 MB )
[08/27 00:29:11   4688s] (I)       Started Detoured routing ( Curr Mem: 3171.79 MB )
[08/27 00:29:11   4688s] (I)       Finished Detoured routing ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 3171.79 MB )
[08/27 00:29:11   4688s] (I)       Usage: 439846 = (228792 H, 211054 V) = (8.60% H, 18.87% V) = (8.648e+05um H, 7.978e+05um V)
[08/27 00:29:11   4688s] (I)       Finished Phase 1d ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 3171.79 MB )
[08/27 00:29:11   4688s] (I)       
[08/27 00:29:11   4688s] (I)       ============  Phase 1e Route ============
[08/27 00:29:11   4688s] (I)       Started Phase 1e ( Curr Mem: 3171.79 MB )
[08/27 00:29:11   4688s] (I)       Started Route legalization ( Curr Mem: 3171.79 MB )
[08/27 00:29:11   4688s] (I)       Started Legalize Blockage Violations ( Curr Mem: 3171.79 MB )
[08/27 00:29:11   4688s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3171.79 MB )
[08/27 00:29:11   4688s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3171.79 MB )
[08/27 00:29:11   4688s] (I)       Usage: 439846 = (228792 H, 211054 V) = (8.60% H, 18.87% V) = (8.648e+05um H, 7.978e+05um V)
[08/27 00:29:11   4688s] [NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 1.68% V. EstWL: 1.662618e+06um
[08/27 00:29:11   4688s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3171.79 MB )
[08/27 00:29:11   4688s] (I)       Started Layer assignment ( Curr Mem: 3171.79 MB )
[08/27 00:29:11   4688s] (I)       Current Layer assignment [Initialization] ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3171.79 MB )
[08/27 00:29:11   4688s] (I)       Running layer assignment with 8 threads
[08/27 00:29:12   4689s] (I)       Finished Layer assignment ( CPU: 0.64 sec, Real: 0.20 sec, Curr Mem: 3167.79 MB )
[08/27 00:29:12   4689s] (I)       Finished Net group 1 ( CPU: 1.12 sec, Real: 0.63 sec, Curr Mem: 3167.79 MB )
[08/27 00:29:12   4689s] (I)       
[08/27 00:29:12   4689s] (I)       ============  Phase 1l Route ============
[08/27 00:29:12   4689s] (I)       Started Phase 1l ( Curr Mem: 3167.79 MB )
[08/27 00:29:12   4689s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3167.79 MB )
[08/27 00:29:12   4689s] (I)       
[08/27 00:29:12   4689s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/27 00:29:12   4689s] [NR-eGR]                        OverCon           OverCon           OverCon            
[08/27 00:29:12   4689s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[08/27 00:29:12   4689s] [NR-eGR]       Layer              (1-4)             (5-8)            (9-11)    OverCon 
[08/27 00:29:12   4689s] [NR-eGR] --------------------------------------------------------------------------------
[08/27 00:29:12   4689s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/27 00:29:12   4689s] [NR-eGR]  Metal2  (2)       131( 0.08%)        14( 0.01%)         7( 0.00%)   ( 0.09%) 
[08/27 00:29:12   4689s] [NR-eGR]  Metal3  (3)      2559( 1.59%)         1( 0.00%)         0( 0.00%)   ( 1.59%) 
[08/27 00:29:12   4689s] [NR-eGR]  Metal4  (4)        32( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[08/27 00:29:12   4689s] [NR-eGR] --------------------------------------------------------------------------------
[08/27 00:29:12   4689s] [NR-eGR] Total             2722( 0.56%)        15( 0.00%)         7( 0.00%)   ( 0.57%) 
[08/27 00:29:12   4689s] [NR-eGR] 
[08/27 00:29:12   4689s] (I)       Finished Global Routing ( CPU: 1.15 sec, Real: 0.65 sec, Curr Mem: 3167.79 MB )
[08/27 00:29:12   4689s] (I)       total 2D Cap : 3796795 = (2676347 H, 1120448 V)
[08/27 00:29:12   4689s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.02% H + 1.59% V
[08/27 00:29:12   4689s] [NR-eGR] Overflow after Early Global Route 0.03% H + 1.79% V
[08/27 00:29:12   4689s] Early Global Route congestion estimation runtime: 1.53 seconds, mem = 3167.8M
[08/27 00:29:12   4689s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.526, REAL:1.033, MEM:3167.8M
[08/27 00:29:12   4689s] OPERPROF: Starting HotSpotCal at level 1, MEM:3167.8M
[08/27 00:29:12   4689s] [hotspot] +------------+---------------+---------------+
[08/27 00:29:12   4689s] [hotspot] |            |   max hotspot | total hotspot |
[08/27 00:29:12   4689s] [hotspot] +------------+---------------+---------------+
[08/27 00:29:12   4689s] [hotspot] | normalized |         16.07 |         42.23 |
[08/27 00:29:12   4689s] [hotspot] +------------+---------------+---------------+
[08/27 00:29:12   4689s] Local HotSpot Analysis: normalized max congestion hotspot area = 16.07, normalized total congestion hotspot area = 42.23 (area is in unit of 4 std-cell row bins)
[08/27 00:29:12   4689s] [hotspot] max/total 16.07/42.23, big hotspot (>10) total 19.02
[08/27 00:29:12   4689s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[08/27 00:29:12   4689s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:29:12   4689s] [hotspot] | top |            hotspot bbox             | hotspot score |
[08/27 00:29:12   4689s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:29:12   4689s] [hotspot] |  1  |   544.74   605.46   605.22   696.18 |       16.39   |
[08/27 00:29:12   4689s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:29:12   4689s] [hotspot] |  2  |   544.74   544.98   605.22   605.46 |        4.66   |
[08/27 00:29:12   4689s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:29:12   4689s] [hotspot] |  3  |  1391.46   514.74  1451.94   575.22 |        2.49   |
[08/27 00:29:12   4689s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:29:12   4689s] [hotspot] |  4  |  1058.82   877.62  1119.30   938.10 |        2.36   |
[08/27 00:29:12   4689s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:29:12   4689s] [hotspot] |  5  |   937.86  1059.06   998.34  1119.54 |        2.36   |
[08/27 00:29:12   4689s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:29:12   4689s] Top 5 hotspots total area: 28.26
[08/27 00:29:12   4689s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.024, REAL:0.015, MEM:3167.8M
[08/27 00:29:12   4689s] 
[08/27 00:29:12   4689s] === incrementalPlace Internal Loop 3 ===
[08/27 00:29:12   4689s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[08/27 00:29:12   4689s] OPERPROF: Starting IPInitSPData at level 1, MEM:3167.8M
[08/27 00:29:12   4689s] #spOpts: N=130 minPadR=1.1 
[08/27 00:29:12   4689s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3167.8M
[08/27 00:29:12   4689s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:29:12   4689s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.119, REAL:0.119, MEM:3167.8M
[08/27 00:29:12   4689s] OPERPROF:   Starting post-place ADS at level 2, MEM:3167.8M
[08/27 00:29:12   4689s] ADSU 0.674 -> 0.684. GS 30.240
[08/27 00:29:12   4689s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.088, REAL:0.089, MEM:3167.8M
[08/27 00:29:12   4689s] OPERPROF:   Starting spMPad at level 2, MEM:3167.8M
[08/27 00:29:12   4689s] OPERPROF:     Starting spContextMPad at level 3, MEM:3167.8M
[08/27 00:29:12   4689s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:3167.8M
[08/27 00:29:12   4689s] OPERPROF:   Finished spMPad at level 2, CPU:0.016, REAL:0.016, MEM:3167.8M
[08/27 00:29:12   4689s] OPERPROF:   Starting spInitNetWt at level 2, MEM:3167.8M
[08/27 00:29:12   4689s] no activity file in design. spp won't run.
[08/27 00:29:12   4689s] [spp] 0
[08/27 00:29:12   4689s] [adp] 0:1:1:3
[08/27 00:29:12   4689s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.015, REAL:0.016, MEM:3167.8M
[08/27 00:29:12   4689s] SP #FI/SF FL/PI 0/0 34013/0
[08/27 00:29:12   4689s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.305, REAL:0.307, MEM:3167.8M
[08/27 00:29:12   4689s] OPERPROF: Starting CDPad at level 1, MEM:3167.8M
[08/27 00:29:12   4689s] 3DP is on.
[08/27 00:29:12   4689s] 3DP OF M2 0.002, M4 0.000. Diff 0
[08/27 00:29:12   4690s] 3DP DPT Adjust 0. 0.712, 0.747, delta 0.000. WS budget 1000.0000
[08/27 00:29:12   4690s] CDPadU 1.006 -> 1.006. R=0.696, N=34013, GS=3.780
[08/27 00:29:12   4690s] OPERPROF: Finished CDPad at level 1, CPU:0.636, REAL:0.177, MEM:3167.8M
[08/27 00:29:12   4690s] NP #FI/FS/SF FL/PI: 6864/64/0 34013/0
[08/27 00:29:12   4690s] no activity file in design. spp won't run.
[08/27 00:29:12   4690s] 
[08/27 00:29:12   4690s] AB Est...
[08/27 00:29:12   4690s] OPERPROF: Starting npPlace at level 1, MEM:3167.8M
[08/27 00:29:12   4691s] OPERPROF: Finished npPlace at level 1, CPU:0.130, REAL:0.074, MEM:3185.6M
[08/27 00:29:13   4691s] Iteration  4: Skipped, with CDP Off
[08/27 00:29:13   4691s] 
[08/27 00:29:13   4691s] AB Est...
[08/27 00:29:13   4691s] OPERPROF: Starting npPlace at level 1, MEM:3217.6M
[08/27 00:29:13   4691s] OPERPROF: Finished npPlace at level 1, CPU:0.123, REAL:0.056, MEM:3185.6M
[08/27 00:29:13   4691s] Iteration  5: Skipped, with CDP Off
[08/27 00:29:13   4691s] 
[08/27 00:29:13   4691s] AB Est...
[08/27 00:29:13   4691s] OPERPROF: Starting npPlace at level 1, MEM:3217.6M
[08/27 00:29:13   4691s] OPERPROF: Finished npPlace at level 1, CPU:0.127, REAL:0.056, MEM:3185.6M
[08/27 00:29:13   4691s] Iteration  6: Skipped, with CDP Off
[08/27 00:29:13   4691s] 
[08/27 00:29:13   4691s] AB Est...
[08/27 00:29:13   4691s] OPERPROF: Starting npPlace at level 1, MEM:3217.6M
[08/27 00:29:13   4691s] OPERPROF: Finished npPlace at level 1, CPU:0.123, REAL:0.060, MEM:3185.6M
[08/27 00:29:13   4691s] Iteration  7: Skipped, with CDP Off
[08/27 00:29:13   4691s] 
[08/27 00:29:13   4691s] AB Est...
[08/27 00:29:13   4691s] OPERPROF: Starting npPlace at level 1, MEM:3217.6M
[08/27 00:29:13   4691s] AB param 99.8% (33936/34013).
[08/27 00:29:13   4691s] OPERPROF: Finished npPlace at level 1, CPU:0.118, REAL:0.065, MEM:3185.6M
[08/27 00:29:13   4692s] AB WA 1.00. HSB #SP 0
[08/27 00:29:13   4692s] AB Full.
[08/27 00:29:13   4692s] OPERPROF: Starting npPlace at level 1, MEM:3313.6M
[08/27 00:29:13   4692s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[08/27 00:29:13   4692s] No instances found in the vector
[08/27 00:29:13   4692s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3217.6M, DRC: 0)
[08/27 00:29:13   4692s] 0 (out of 0) MH cells were successfully legalized.
[08/27 00:29:24   4743s] Iteration  8: Total net bbox = 1.235e+06 (6.07e+05 6.27e+05)
[08/27 00:29:24   4743s]               Est.  stn bbox = 1.496e+06 (7.39e+05 7.56e+05)
[08/27 00:29:24   4743s]               cpu = 0:00:51.4 real = 0:00:11.0 mem = 3394.6M
[08/27 00:29:24   4743s] OPERPROF: Finished npPlace at level 1, CPU:51.420, REAL:11.318, MEM:3298.6M
[08/27 00:29:24   4743s] no activity file in design. spp won't run.
[08/27 00:29:24   4743s] NP #FI/FS/SF FL/PI: 6864/64/0 34013/0
[08/27 00:29:25   4744s] no activity file in design. spp won't run.
[08/27 00:29:25   4744s] OPERPROF: Starting npPlace at level 1, MEM:3266.6M
[08/27 00:29:25   4744s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[08/27 00:29:25   4744s] No instances found in the vector
[08/27 00:29:25   4744s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3170.6M, DRC: 0)
[08/27 00:29:25   4744s] 0 (out of 0) MH cells were successfully legalized.
[08/27 00:29:48   4861s] Iteration  9: Total net bbox = 1.207e+06 (5.97e+05 6.11e+05)
[08/27 00:29:48   4861s]               Est.  stn bbox = 1.467e+06 (7.29e+05 7.38e+05)
[08/27 00:29:48   4861s]               cpu = 0:01:57 real = 0:00:23.0 mem = 3399.1M
[08/27 00:29:48   4861s] OPERPROF: Finished npPlace at level 1, CPU:117.334, REAL:23.587, MEM:3291.1M
[08/27 00:29:48   4861s] no activity file in design. spp won't run.
[08/27 00:29:48   4861s] NP #FI/FS/SF FL/PI: 6864/64/0 34013/0
[08/27 00:29:48   4861s] no activity file in design. spp won't run.
[08/27 00:29:49   4862s] OPERPROF: Starting npPlace at level 1, MEM:3259.1M
[08/27 00:29:49   4862s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[08/27 00:29:49   4862s] No instances found in the vector
[08/27 00:29:49   4862s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3167.1M, DRC: 0)
[08/27 00:29:49   4862s] 0 (out of 0) MH cells were successfully legalized.
[08/27 00:30:53   5164s] Iteration 10: Total net bbox = 1.307e+06 (6.45e+05 6.62e+05)
[08/27 00:30:53   5164s]               Est.  stn bbox = 1.577e+06 (7.82e+05 7.95e+05)
[08/27 00:30:53   5164s]               cpu = 0:05:03 real = 0:01:04 mem = 3402.7M
[08/27 00:30:53   5164s] OPERPROF: Finished npPlace at level 1, CPU:302.852, REAL:63.975, MEM:3306.7M
[08/27 00:30:53   5165s] no activity file in design. spp won't run.
[08/27 00:30:53   5165s] NP #FI/FS/SF FL/PI: 6864/64/0 34013/0
[08/27 00:30:53   5165s] no activity file in design. spp won't run.
[08/27 00:30:53   5165s] OPERPROF: Starting npPlace at level 1, MEM:3274.7M
[08/27 00:30:53   5165s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[08/27 00:30:53   5165s] No instances found in the vector
[08/27 00:30:53   5165s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3178.7M, DRC: 0)
[08/27 00:30:53   5165s] 0 (out of 0) MH cells were successfully legalized.
[08/27 00:31:05   5213s] Iteration 11: Total net bbox = 1.333e+06 (6.54e+05 6.79e+05)
[08/27 00:31:05   5213s]               Est.  stn bbox = 1.600e+06 (7.90e+05 8.09e+05)
[08/27 00:31:05   5213s]               cpu = 0:00:47.7 real = 0:00:12.0 mem = 3405.1M
[08/27 00:31:05   5213s] OPERPROF: Finished npPlace at level 1, CPU:47.751, REAL:12.233, MEM:3309.1M
[08/27 00:31:05   5213s] Move report: Timing Driven Placement moves 34013 insts, mean move: 9.49 um, max move: 111.67 um
[08/27 00:31:05   5213s] 	Max move on inst (i_croc_soc/i_croc/_7279_): (760.80, 1070.40) --> (753.71, 1174.97)
[08/27 00:31:05   5213s] no activity file in design. spp won't run.
[08/27 00:31:05   5213s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:3181.1M
[08/27 00:31:05   5213s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:3181.1M
[08/27 00:31:05   5213s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.008, REAL:0.009, MEM:3181.1M
[08/27 00:31:05   5213s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3181.1M
[08/27 00:31:05   5213s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.004, REAL:0.004, MEM:3181.1M
[08/27 00:31:05   5213s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.051, REAL:0.052, MEM:3181.1M
[08/27 00:31:05   5213s] 
[08/27 00:31:05   5213s] Finished Incremental Placement (cpu=0:08:44, real=0:01:53, mem=3181.1M)
[08/27 00:31:05   5213s] CongRepair sets shifter mode to gplace
[08/27 00:31:05   5213s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3181.1M
[08/27 00:31:05   5213s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3181.1M
[08/27 00:31:05   5213s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3181.1M
[08/27 00:31:05   5213s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 00:31:05   5213s] All LLGs are deleted
[08/27 00:31:05   5213s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:3181.1M
[08/27 00:31:05   5213s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:3181.1M
[08/27 00:31:05   5213s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3181.1M
[08/27 00:31:05   5213s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:3181.1M
[08/27 00:31:05   5213s] Core basic site is CoreSite
[08/27 00:31:05   5213s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:31:05   5213s] Fast DP-INIT is on for default
[08/27 00:31:05   5213s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 00:31:05   5213s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.139, REAL:0.042, MEM:3181.1M
[08/27 00:31:06   5213s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.173, REAL:0.077, MEM:3181.1M
[08/27 00:31:06   5213s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=3181.1MB).
[08/27 00:31:06   5213s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.231, REAL:0.135, MEM:3181.1M
[08/27 00:31:06   5213s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.231, REAL:0.135, MEM:3181.1M
[08/27 00:31:06   5213s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3813761.9
[08/27 00:31:06   5213s] OPERPROF:   Starting RefinePlace at level 2, MEM:3181.1M
[08/27 00:31:06   5213s] *** Starting refinePlace (1:26:54 mem=3181.1M) ***
[08/27 00:31:06   5213s] Total net bbox length = 1.376e+06 (6.951e+05 6.808e+05) (ext = 4.378e+04)
[08/27 00:31:06   5213s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 00:31:06   5213s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3181.1M
[08/27 00:31:06   5213s] Starting refinePlace ...
[08/27 00:31:06   5213s] ** Cut row section cpu time 0:00:00.0.
[08/27 00:31:06   5213s]    Spread Effort: high, pre-route mode, useDDP on.
[08/27 00:31:06   5214s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.9, real=0:00:00.0, mem=3181.1MB) @(1:26:54 - 1:26:55).
[08/27 00:31:06   5214s] Move report: preRPlace moves 34013 insts, mean move: 2.51 um, max move: 32.21 um
[08/27 00:31:06   5214s] 	Max move on inst (i_croc_soc/i_croc/i_uart/_07351_): (1185.09, 1385.66) --> (1154.40, 1384.14)
[08/27 00:31:06   5214s] 	Length: 10 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_mux2_1
[08/27 00:31:06   5214s] wireLenOptFixPriorityInst 0 inst fixed
[08/27 00:31:06   5214s] tweakage running in 8 threads.
[08/27 00:31:06   5214s] Placement tweakage begins.
[08/27 00:31:06   5215s] wire length = 1.683e+06
[08/27 00:31:08   5217s] wire length = 1.623e+06
[08/27 00:31:08   5217s] Placement tweakage ends.
[08/27 00:31:08   5217s] Move report: tweak moves 7617 insts, mean move: 5.15 um, max move: 35.04 um
[08/27 00:31:08   5217s] 	Max move on inst (i_croc_soc/i_croc/i_gpio/ictc_preCTS_FE_OFC674_gen_gpios_18__serial_d): (1009.92, 1403.04) --> (974.88, 1403.04)
[08/27 00:31:08   5217s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.9, real=0:00:02.0, mem=3196.8MB) @(1:26:55 - 1:26:58).
[08/27 00:31:08   5217s] 
[08/27 00:31:08   5217s] Running Spiral MT with 8 threads  fetchWidth=196 
[08/27 00:31:09   5219s] Move report: legalization moves 334 insts, mean move: 5.36 um, max move: 28.80 um
[08/27 00:31:09   5219s] 	Max move on inst (i_croc_soc/i_croc/i_dmi_jtag/_1121_): (604.32, 492.06) --> (575.52, 492.06)
[08/27 00:31:09   5219s] [CPU] RefinePlace/Legalization (cpu=0:00:01.5, real=0:00:01.0, mem=3196.8MB) @(1:26:58 - 1:26:59).
[08/27 00:31:09   5219s] Move report: Detail placement moves 34013 insts, mean move: 3.24 um, max move: 49.49 um
[08/27 00:31:09   5219s] 	Max move on inst (i_croc_soc/i_croc/i_uart/i_apb_uart.UART_RXFF.iFIFOMem_427__reg): (1188.33, 1383.46) --> (1139.52, 1384.14)
[08/27 00:31:09   5219s] 	Runtime: CPU: 0:00:05.3 REAL: 0:00:03.0 MEM: 3196.8MB
[08/27 00:31:09   5219s] Statistics of distance of Instance movement in refine placement:
[08/27 00:31:09   5219s]   maximum (X+Y) =        49.49 um
[08/27 00:31:09   5219s]   inst (i_croc_soc/i_croc/i_uart/i_apb_uart.UART_RXFF.iFIFOMem_427__reg) with max move: (1188.33, 1383.46) -> (1139.52, 1384.14)
[08/27 00:31:09   5219s]   mean    (X+Y) =         3.24 um
[08/27 00:31:09   5219s] Summary Report:
[08/27 00:31:09   5219s] Instances move: 34013 (out of 34013 movable)
[08/27 00:31:09   5219s] Instances flipped: 0
[08/27 00:31:09   5219s] Mean displacement: 3.24 um
[08/27 00:31:09   5219s] Max displacement: 49.49 um (Instance: i_croc_soc/i_croc/i_uart/i_apb_uart.UART_RXFF.iFIFOMem_427__reg) (1188.33, 1383.46) -> (1139.52, 1384.14)
[08/27 00:31:09   5219s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/27 00:31:09   5219s] Total instances moved : 34013
[08/27 00:31:09   5219s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:5.354, REAL:3.066, MEM:3196.8M
[08/27 00:31:09   5219s] Total net bbox length = 1.361e+06 (6.731e+05 6.876e+05) (ext = 4.358e+04)
[08/27 00:31:09   5219s] Runtime: CPU: 0:00:05.4 REAL: 0:00:03.0 MEM: 3196.8MB
[08/27 00:31:09   5219s] [CPU] RefinePlace/total (cpu=0:00:05.4, real=0:00:03.0, mem=3196.8MB) @(1:26:54 - 1:26:59).
[08/27 00:31:09   5219s] *** Finished refinePlace (1:26:59 mem=3196.8M) ***
[08/27 00:31:09   5219s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3813761.9
[08/27 00:31:09   5219s] OPERPROF:   Finished RefinePlace at level 2, CPU:5.465, REAL:3.178, MEM:3196.8M
[08/27 00:31:09   5219s] OPERPROF: Finished RefinePlace2 at level 1, CPU:5.818, REAL:3.344, MEM:3196.8M
[08/27 00:31:09   5219s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3196.8M
[08/27 00:31:09   5219s] Starting Early Global Route congestion estimation: mem = 3196.8M
[08/27 00:31:09   5219s] (I)       Started Loading and Dumping File ( Curr Mem: 3196.83 MB )
[08/27 00:31:09   5219s] (I)       Reading DB...
[08/27 00:31:09   5219s] (I)       Read data from FE... (mem=3196.8M)
[08/27 00:31:09   5219s] (I)       Read nodes and places... (mem=3196.8M)
[08/27 00:31:09   5219s] (I)       Done Read nodes and places (cpu=0.051s, mem=3196.8M)
[08/27 00:31:09   5219s] (I)       Read nets... (mem=3196.8M)
[08/27 00:31:09   5219s] (I)       Done Read nets (cpu=0.133s, mem=3196.8M)
[08/27 00:31:09   5219s] (I)       Done Read data from FE (cpu=0.184s, mem=3196.8M)
[08/27 00:31:09   5219s] (I)       before initializing RouteDB syMemory usage = 3196.8 MB
[08/27 00:31:09   5219s] (I)       == Non-default Options ==
[08/27 00:31:09   5219s] (I)       Maximum routing layer                              : 4
[08/27 00:31:09   5219s] (I)       Number threads                                     : 8
[08/27 00:31:09   5219s] (I)       Use non-blocking free Dbs wires                    : false
[08/27 00:31:09   5219s] (I)       Counted 50681 PG shapes. We will not process PG shapes layer by layer.
[08/27 00:31:09   5219s] (I)       Use row-based GCell size
[08/27 00:31:09   5219s] (I)       GCell unit size  : 3780
[08/27 00:31:09   5219s] (I)       GCell multiplier : 1
[08/27 00:31:09   5219s] (I)       build grid graph
[08/27 00:31:09   5219s] (I)       build grid graph start
[08/27 00:31:09   5219s] [NR-eGR] Track table information for default rule: 
[08/27 00:31:09   5219s] [NR-eGR] Metal1 has no routable track
[08/27 00:31:09   5219s] [NR-eGR] Metal2 has single uniform track structure
[08/27 00:31:09   5219s] [NR-eGR] Metal3 has single uniform track structure
[08/27 00:31:09   5219s] [NR-eGR] Metal4 has single uniform track structure
[08/27 00:31:09   5219s] (I)       build grid graph end
[08/27 00:31:09   5219s] (I)       ===========================================================================
[08/27 00:31:09   5219s] (I)       == Report All Rule Vias ==
[08/27 00:31:09   5219s] (I)       ===========================================================================
[08/27 00:31:09   5219s] (I)        Via Rule : (Default)
[08/27 00:31:09   5219s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/27 00:31:09   5219s] (I)       ---------------------------------------------------------------------------
[08/27 00:31:09   5219s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/27 00:31:09   5219s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/27 00:31:09   5219s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/27 00:31:09   5219s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/27 00:31:09   5219s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/27 00:31:09   5219s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/27 00:31:09   5219s] (I)       ===========================================================================
[08/27 00:31:09   5219s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 3196.83 MB )
[08/27 00:31:09   5219s] (I)       Num PG vias on layer 2 : 0
[08/27 00:31:09   5219s] (I)       Num PG vias on layer 3 : 0
[08/27 00:31:09   5219s] (I)       Num PG vias on layer 4 : 0
[08/27 00:31:09   5219s] [NR-eGR] Read 62330 PG shapes
[08/27 00:31:09   5219s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3196.83 MB )
[08/27 00:31:09   5219s] [NR-eGR] #Routing Blockages  : 0
[08/27 00:31:09   5219s] [NR-eGR] #Instance Blockages : 7078
[08/27 00:31:09   5219s] [NR-eGR] #PG Blockages       : 62330
[08/27 00:31:09   5219s] [NR-eGR] #Halo Blockages     : 0
[08/27 00:31:09   5219s] [NR-eGR] #Boundary Blockages : 0
[08/27 00:31:09   5219s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/27 00:31:09   5219s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/27 00:31:09   5219s] (I)       readDataFromPlaceDB
[08/27 00:31:09   5219s] (I)       Read net information..
[08/27 00:31:09   5219s] [NR-eGR] Read numTotalNets=34671  numIgnoredNets=48
[08/27 00:31:09   5219s] (I)       Read testcase time = 0.011 seconds
[08/27 00:31:09   5219s] 
[08/27 00:31:09   5219s] (I)       early_global_route_priority property id does not exist.
[08/27 00:31:09   5219s] (I)       Start initializing grid graph
[08/27 00:31:09   5219s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/27 00:31:09   5219s] (I)       End initializing grid graph
[08/27 00:31:09   5219s] (I)       Model blockages into capacity
[08/27 00:31:09   5219s] (I)       Read Num Blocks=91338  Num Prerouted Wires=0  Num CS=0
[08/27 00:31:09   5219s] (I)       Started Modeling ( Curr Mem: 3196.83 MB )
[08/27 00:31:09   5219s] (I)       Layer 1 (H) : #blockages 59854 : #preroutes 0
[08/27 00:31:09   5219s] (I)       Layer 2 (V) : #blockages 20920 : #preroutes 0
[08/27 00:31:09   5219s] (I)       Layer 3 (H) : #blockages 10564 : #preroutes 0
[08/27 00:31:09   5219s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3196.83 MB )
[08/27 00:31:09   5219s] (I)       -- layer congestion ratio --
[08/27 00:31:09   5219s] (I)       Layer 1 : 0.100000
[08/27 00:31:09   5219s] (I)       Layer 2 : 0.700000
[08/27 00:31:09   5219s] (I)       Layer 3 : 0.700000
[08/27 00:31:09   5219s] (I)       Layer 4 : 0.700000
[08/27 00:31:09   5219s] (I)       ----------------------------
[08/27 00:31:09   5219s] (I)       Number of ignored nets = 48
[08/27 00:31:09   5219s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/27 00:31:09   5219s] (I)       Number of clock nets = 7.  Ignored: No
[08/27 00:31:09   5219s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/27 00:31:09   5219s] (I)       Number of special nets = 0.  Ignored: Yes
[08/27 00:31:09   5219s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/27 00:31:09   5219s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/27 00:31:09   5219s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/27 00:31:09   5219s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/27 00:31:09   5219s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/27 00:31:09   5219s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[08/27 00:31:09   5219s] (I)       Before initializing Early Global Route syMemory usage = 3196.8 MB
[08/27 00:31:09   5219s] (I)       Ndr track 0 does not exist
[08/27 00:31:09   5219s] (I)       ---------------------Grid Graph Info--------------------
[08/27 00:31:09   5219s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/27 00:31:09   5219s] (I)       Core area           : (389760, 390000) - (1450560, 1450020)
[08/27 00:31:09   5219s] (I)       Site width          :   480  (dbu)
[08/27 00:31:09   5219s] (I)       Row height          :  3780  (dbu)
[08/27 00:31:09   5219s] (I)       GCell width         :  3780  (dbu)
[08/27 00:31:09   5219s] (I)       GCell height        :  3780  (dbu)
[08/27 00:31:09   5219s] (I)       Grid                :   487   487     4
[08/27 00:31:09   5219s] (I)       Layer numbers       :     1     2     3     4
[08/27 00:31:09   5219s] (I)       Vertical capacity   :     0     0  3780     0
[08/27 00:31:09   5219s] (I)       Horizontal capacity :     0  3780     0  3780
[08/27 00:31:09   5219s] (I)       Default wire width  :   160   200   200   200
[08/27 00:31:09   5219s] (I)       Default wire space  :   180   210   210   210
[08/27 00:31:09   5219s] (I)       Default wire pitch  :   340   410   410   410
[08/27 00:31:09   5219s] (I)       Default pitch size  :   340   420   480   420
[08/27 00:31:09   5219s] (I)       First track coord   :     0   240   480   240
[08/27 00:31:09   5219s] (I)       Num tracks per GCell: 11.12  9.00  7.88  9.00
[08/27 00:31:09   5219s] (I)       Total num of tracks :     0  4381  3833  4381
[08/27 00:31:09   5219s] (I)       Num of masks        :     1     1     1     1
[08/27 00:31:09   5219s] (I)       Num of trim masks   :     0     0     0     0
[08/27 00:31:09   5219s] (I)       --------------------------------------------------------
[08/27 00:31:09   5219s] 
[08/27 00:31:09   5219s] [NR-eGR] ============ Routing rule table ============
[08/27 00:31:09   5219s] [NR-eGR] Rule id: 0  Nets: 34623 
[08/27 00:31:09   5219s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/27 00:31:09   5219s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/27 00:31:09   5219s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 00:31:09   5219s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 00:31:09   5219s] [NR-eGR] ========================================
[08/27 00:31:09   5219s] [NR-eGR] 
[08/27 00:31:09   5219s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/27 00:31:09   5219s] (I)       blocked tracks on layer2 : = 860934 / 2133547 (40.35%)
[08/27 00:31:09   5219s] (I)       blocked tracks on layer3 : = 762503 / 1866671 (40.85%)
[08/27 00:31:09   5219s] (I)       blocked tracks on layer4 : = 797679 / 2133547 (37.39%)
[08/27 00:31:09   5219s] (I)       After initializing Early Global Route syMemory usage = 3196.8 MB
[08/27 00:31:09   5219s] (I)       Finished Loading and Dumping File ( CPU: 0.37 sec, Real: 0.37 sec, Curr Mem: 3196.83 MB )
[08/27 00:31:09   5219s] (I)       Reset routing kernel
[08/27 00:31:09   5219s] (I)       Started Global Routing ( Curr Mem: 3196.83 MB )
[08/27 00:31:09   5219s] (I)       ============= Initialization =============
[08/27 00:31:09   5219s] (I)       totalPins=123756  totalGlobalPin=119441 (96.51%)
[08/27 00:31:09   5219s] (I)       Started Net group 1 ( Curr Mem: 3196.83 MB )
[08/27 00:31:09   5219s] (I)       Started Build MST ( Curr Mem: 3196.83 MB )
[08/27 00:31:09   5219s] (I)       Generate topology with 8 threads
[08/27 00:31:09   5219s] (I)       Finished Build MST ( CPU: 0.07 sec, Real: 0.02 sec, Curr Mem: 3208.83 MB )
[08/27 00:31:09   5219s] (I)       total 2D Cap : 3778625 = (2659962 H, 1118663 V)
[08/27 00:31:09   5219s] [NR-eGR] Layer group 1: route 34623 net(s) in layer range [2, 4]
[08/27 00:31:09   5219s] (I)       
[08/27 00:31:09   5219s] (I)       ============  Phase 1a Route ============
[08/27 00:31:09   5219s] (I)       Started Phase 1a ( Curr Mem: 3200.83 MB )
[08/27 00:31:09   5219s] (I)       Started Pattern routing ( Curr Mem: 3200.83 MB )
[08/27 00:31:09   5219s] (I)       Finished Pattern routing ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 3200.83 MB )
[08/27 00:31:09   5219s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3200.83 MB )
[08/27 00:31:09   5220s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 179
[08/27 00:31:09   5220s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3200.83 MB )
[08/27 00:31:09   5220s] (I)       Usage: 436867 = (226374 H, 210493 V) = (8.51% H, 18.82% V) = (8.557e+05um H, 7.957e+05um V)
[08/27 00:31:09   5220s] (I)       Finished Phase 1a ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 3200.83 MB )
[08/27 00:31:09   5220s] (I)       
[08/27 00:31:09   5220s] (I)       ============  Phase 1b Route ============
[08/27 00:31:09   5220s] (I)       Started Phase 1b ( Curr Mem: 3200.83 MB )
[08/27 00:31:09   5220s] (I)       Started Monotonic routing ( Curr Mem: 3200.83 MB )
[08/27 00:31:09   5220s] (I)       Finished Monotonic routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3200.83 MB )
[08/27 00:31:09   5220s] (I)       Usage: 437696 = (226951 H, 210745 V) = (8.53% H, 18.84% V) = (8.579e+05um H, 7.966e+05um V)
[08/27 00:31:09   5220s] (I)       Overflow of layer group 1: 0.75% H + 2.56% V. EstWL: 1.654491e+06um
[08/27 00:31:09   5220s] (I)       Finished Phase 1b ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3200.83 MB )
[08/27 00:31:09   5220s] (I)       
[08/27 00:31:09   5220s] (I)       ============  Phase 1c Route ============
[08/27 00:31:09   5220s] (I)       Started Phase 1c ( Curr Mem: 3200.83 MB )
[08/27 00:31:09   5220s] (I)       Started Two level routing ( Curr Mem: 3200.83 MB )
[08/27 00:31:09   5220s] (I)       Level2 Grid: 98 x 98
[08/27 00:31:09   5220s] (I)       Started Two Level Routing ( Curr Mem: 3200.83 MB )
[08/27 00:31:10   5220s] (I)       Finished Two Level Routing ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3200.83 MB )
[08/27 00:31:10   5220s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 3200.83 MB )
[08/27 00:31:10   5220s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3200.83 MB )
[08/27 00:31:10   5220s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3200.83 MB )
[08/27 00:31:10   5220s] (I)       Finished Two level routing ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 3200.83 MB )
[08/27 00:31:10   5220s] (I)       Usage: 441584 = (230160 H, 211424 V) = (8.65% H, 18.90% V) = (8.700e+05um H, 7.992e+05um V)
[08/27 00:31:10   5220s] (I)       Finished Phase 1c ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 3200.83 MB )
[08/27 00:31:10   5220s] (I)       
[08/27 00:31:10   5220s] (I)       ============  Phase 1d Route ============
[08/27 00:31:10   5220s] (I)       Started Phase 1d ( Curr Mem: 3200.83 MB )
[08/27 00:31:10   5220s] (I)       Started Detoured routing ( Curr Mem: 3200.83 MB )
[08/27 00:31:10   5220s] (I)       Finished Detoured routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3200.83 MB )
[08/27 00:31:10   5220s] (I)       Usage: 441585 = (230163 H, 211422 V) = (8.65% H, 18.90% V) = (8.700e+05um H, 7.992e+05um V)
[08/27 00:31:10   5220s] (I)       Finished Phase 1d ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3200.83 MB )
[08/27 00:31:10   5220s] (I)       
[08/27 00:31:10   5220s] (I)       ============  Phase 1e Route ============
[08/27 00:31:10   5220s] (I)       Started Phase 1e ( Curr Mem: 3200.83 MB )
[08/27 00:31:10   5220s] (I)       Started Route legalization ( Curr Mem: 3200.83 MB )
[08/27 00:31:10   5220s] (I)       Started Legalize Blockage Violations ( Curr Mem: 3200.83 MB )
[08/27 00:31:10   5220s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3200.83 MB )
[08/27 00:31:10   5220s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3200.83 MB )
[08/27 00:31:10   5220s] (I)       Usage: 441585 = (230163 H, 211422 V) = (8.65% H, 18.90% V) = (8.700e+05um H, 7.992e+05um V)
[08/27 00:31:10   5220s] [NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 1.60% V. EstWL: 1.669191e+06um
[08/27 00:31:10   5220s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3200.83 MB )
[08/27 00:31:10   5220s] (I)       Started Layer assignment ( Curr Mem: 3200.83 MB )
[08/27 00:31:10   5220s] (I)       Current Layer assignment [Initialization] ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3200.83 MB )
[08/27 00:31:10   5220s] (I)       Running layer assignment with 8 threads
[08/27 00:31:10   5220s] (I)       Finished Layer assignment ( CPU: 0.68 sec, Real: 0.21 sec, Curr Mem: 3196.83 MB )
[08/27 00:31:10   5220s] (I)       Finished Net group 1 ( CPU: 1.18 sec, Real: 0.67 sec, Curr Mem: 3196.83 MB )
[08/27 00:31:10   5220s] (I)       
[08/27 00:31:10   5220s] (I)       ============  Phase 1l Route ============
[08/27 00:31:10   5220s] (I)       Started Phase 1l ( Curr Mem: 3196.83 MB )
[08/27 00:31:10   5220s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3196.83 MB )
[08/27 00:31:10   5220s] (I)       
[08/27 00:31:10   5220s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/27 00:31:10   5220s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[08/27 00:31:10   5220s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[08/27 00:31:10   5220s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-8)    OverCon 
[08/27 00:31:10   5220s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/27 00:31:10   5220s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/27 00:31:10   5220s] [NR-eGR]  Metal2  (2)       158( 0.10%)        33( 0.02%)         8( 0.00%)         5( 0.00%)   ( 0.13%) 
[08/27 00:31:10   5220s] [NR-eGR]  Metal3  (3)      2300( 1.43%)       120( 0.07%)         1( 0.00%)         0( 0.00%)   ( 1.51%) 
[08/27 00:31:10   5220s] [NR-eGR]  Metal4  (4)        28( 0.02%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[08/27 00:31:10   5220s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/27 00:31:10   5220s] [NR-eGR] Total             2486( 0.52%)       154( 0.03%)         9( 0.00%)         5( 0.00%)   ( 0.55%) 
[08/27 00:31:10   5220s] [NR-eGR] 
[08/27 00:31:10   5220s] (I)       Finished Global Routing ( CPU: 1.21 sec, Real: 0.70 sec, Curr Mem: 3196.83 MB )
[08/27 00:31:10   5220s] (I)       total 2D Cap : 3796670 = (2676222 H, 1120448 V)
[08/27 00:31:10   5220s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.02% H + 1.50% V
[08/27 00:31:10   5220s] [NR-eGR] Overflow after Early Global Route 0.02% H + 1.69% V
[08/27 00:31:10   5220s] Early Global Route congestion estimation runtime: 1.62 seconds, mem = 3196.8M
[08/27 00:31:10   5220s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.622, REAL:1.112, MEM:3196.8M
[08/27 00:31:10   5220s] OPERPROF: Starting HotSpotCal at level 1, MEM:3196.8M
[08/27 00:31:10   5220s] [hotspot] +------------+---------------+---------------+
[08/27 00:31:10   5220s] [hotspot] |            |   max hotspot | total hotspot |
[08/27 00:31:10   5220s] [hotspot] +------------+---------------+---------------+
[08/27 00:31:10   5220s] [hotspot] | normalized |         10.89 |         25.05 |
[08/27 00:31:10   5220s] [hotspot] +------------+---------------+---------------+
[08/27 00:31:10   5220s] Local HotSpot Analysis: normalized max congestion hotspot area = 10.89, normalized total congestion hotspot area = 25.05 (area is in unit of 4 std-cell row bins)
[08/27 00:31:10   5220s] [hotspot] max/total 10.89/25.05, big hotspot (>10) total 9.84
[08/27 00:31:10   5221s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[08/27 00:31:10   5221s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:31:10   5221s] [hotspot] | top |            hotspot bbox             | hotspot score |
[08/27 00:31:10   5221s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:31:10   5221s] [hotspot] |  1  |   544.74   605.46   605.22   665.94 |        9.05   |
[08/27 00:31:10   5221s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:31:10   5221s] [hotspot] |  2  |   786.66   968.34   847.14  1028.82 |        3.41   |
[08/27 00:31:10   5221s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:31:10   5221s] [hotspot] |  3  |   544.74   514.74   605.22   575.22 |        1.57   |
[08/27 00:31:10   5221s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:31:10   5221s] [hotspot] |  4  |   544.74   665.94   605.22   726.42 |        1.57   |
[08/27 00:31:10   5221s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:31:10   5221s] [hotspot] |  5  |   998.34   877.62  1058.82   938.10 |        1.05   |
[08/27 00:31:10   5221s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:31:10   5221s] Top 5 hotspots total area: 16.66
[08/27 00:31:10   5221s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.026, REAL:0.017, MEM:3196.8M
[08/27 00:31:10   5221s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3196.8M
[08/27 00:31:10   5221s] Starting Early Global Route wiring: mem = 3196.8M
[08/27 00:31:10   5221s] (I)       ============= track Assignment ============
[08/27 00:31:10   5221s] (I)       Started Extract Global 3D Wires ( Curr Mem: 3196.83 MB )
[08/27 00:31:10   5221s] (I)       Finished Extract Global 3D Wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3196.83 MB )
[08/27 00:31:10   5221s] (I)       Started Track Assignment ( Curr Mem: 3196.83 MB )
[08/27 00:31:10   5221s] (I)       Initialize Track Assignment ( max pin layer : 8 )
[08/27 00:31:10   5221s] (I)       Running track assignment with 8 threads
[08/27 00:31:10   5221s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3196.83 MB )
[08/27 00:31:10   5221s] (I)       Run Multi-thread track assignment
[08/27 00:31:10   5222s] (I)       Finished Track Assignment ( CPU: 0.87 sec, Real: 0.15 sec, Curr Mem: 3196.83 MB )
[08/27 00:31:10   5222s] [NR-eGR] Started Export DB wires ( Curr Mem: 3196.83 MB )
[08/27 00:31:10   5222s] [NR-eGR] Started Export all nets ( Curr Mem: 3196.83 MB )
[08/27 00:31:10   5222s] [NR-eGR] Finished Export all nets ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 3196.83 MB )
[08/27 00:31:10   5222s] [NR-eGR] Started Set wire vias ( Curr Mem: 3196.83 MB )
[08/27 00:31:10   5222s] [NR-eGR] Finished Set wire vias ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3196.83 MB )
[08/27 00:31:10   5222s] [NR-eGR] Finished Export DB wires ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 3196.83 MB )
[08/27 00:31:10   5222s] [NR-eGR] --------------------------------------------------------------------------
[08/27 00:31:10   5222s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 117592
[08/27 00:31:10   5222s] [NR-eGR] Metal2  (2H) length: 5.694881e+05um, number of vias: 196615
[08/27 00:31:10   5222s] [NR-eGR] Metal3  (3V) length: 8.264079e+05um, number of vias: 14860
[08/27 00:31:10   5222s] [NR-eGR] Metal4  (4H) length: 3.501200e+05um, number of vias: 0
[08/27 00:31:10   5222s] [NR-eGR] Total length: 1.746016e+06um, number of vias: 329067
[08/27 00:31:10   5222s] [NR-eGR] --------------------------------------------------------------------------
[08/27 00:31:10   5222s] [NR-eGR] Total eGR-routed clock nets wire length: 5.156194e+04um 
[08/27 00:31:10   5222s] [NR-eGR] --------------------------------------------------------------------------
[08/27 00:31:10   5222s] Early Global Route wiring runtime: 1.39 seconds, mem = 3196.8M
[08/27 00:31:10   5222s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:1.391, REAL:0.599, MEM:3196.8M
[08/27 00:31:11   5222s] 0 delay mode for cte disabled.
[08/27 00:31:11   5222s] SKP cleared!
[08/27 00:31:11   5222s] 
[08/27 00:31:11   5222s] *** Finished incrementalPlace (cpu=0:29:01, real=0:06:29)***
[08/27 00:31:11   5222s] All LLGs are deleted
[08/27 00:31:11   5222s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2908.8M
[08/27 00:31:11   5222s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.021, REAL:0.021, MEM:2908.8M
[08/27 00:31:11   5222s] Start to check current routing status for nets...
[08/27 00:31:11   5222s] All nets are already routed correctly.
[08/27 00:31:11   5222s] End to check current routing status for nets (mem=2908.8M)
[08/27 00:31:11   5222s] Extraction called for design 'croc_chip' of instances=40941 and nets=40775 using extraction engine 'preRoute' .
[08/27 00:31:11   5222s] PreRoute RC Extraction called for design croc_chip.
[08/27 00:31:11   5222s] RC Extraction called in multi-corner(1) mode.
[08/27 00:31:11   5222s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/27 00:31:11   5222s] Type 'man IMPEXT-6197' for more detail.
[08/27 00:31:11   5222s] RCMode: PreRoute
[08/27 00:31:11   5222s]       RC Corner Indexes            0   
[08/27 00:31:11   5222s] Capacitance Scaling Factor   : 1.00000 
[08/27 00:31:11   5222s] Resistance Scaling Factor    : 1.00000 
[08/27 00:31:11   5222s] Clock Cap. Scaling Factor    : 1.00000 
[08/27 00:31:11   5222s] Clock Res. Scaling Factor    : 1.00000 
[08/27 00:31:11   5222s] Shrink Factor                : 1.00000
[08/27 00:31:11   5222s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/27 00:31:11   5222s] LayerId::1 widthSet size::1
[08/27 00:31:11   5222s] LayerId::2 widthSet size::1
[08/27 00:31:11   5222s] LayerId::3 widthSet size::1
[08/27 00:31:11   5222s] LayerId::4 widthSet size::1
[08/27 00:31:11   5222s] LayerId::5 widthSet size::1
[08/27 00:31:11   5222s] LayerId::6 widthSet size::1
[08/27 00:31:11   5222s] LayerId::7 widthSet size::1
[08/27 00:31:11   5222s] Updating RC grid for preRoute extraction ...
[08/27 00:31:11   5222s] Initializing multi-corner resistance tables ...
[08/27 00:31:11   5222s] {RT default_rc_corner 0 4 4 0}
[08/27 00:31:11   5222s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.298196 ; uaWl: 1.000000 ; uaWlH: 0.200525 ; aWlH: 0.000000 ; Pmax: 0.832400 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[08/27 00:31:11   5223s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 2908.832M)
[08/27 00:31:13   5224s] Compute RC Scale Done ...
[08/27 00:31:13   5224s] **optDesign ... cpu = 1:08:29, real = 0:15:55, mem = 1838.5M, totSessionCpu=1:27:04 **
[08/27 00:31:13   5224s] #################################################################################
[08/27 00:31:13   5224s] # Design Stage: PreRoute
[08/27 00:31:13   5224s] # Design Name: croc_chip
[08/27 00:31:13   5224s] # Design Mode: 130nm
[08/27 00:31:13   5224s] # Analysis Mode: MMMC OCV 
[08/27 00:31:13   5224s] # Parasitics Mode: No SPEF/RCDB
[08/27 00:31:13   5224s] # Signoff Settings: SI Off 
[08/27 00:31:13   5224s] #################################################################################
[08/27 00:31:13   5226s] Topological Sorting (REAL = 0:00:00.0, MEM = 2788.6M, InitMEM = 2783.3M)
[08/27 00:31:13   5226s] Calculate early delays in OCV mode...
[08/27 00:31:13   5226s] Calculate late delays in OCV mode...
[08/27 00:31:13   5226s] Start delay calculation (fullDC) (8 T). (MEM=2788.56)
[08/27 00:31:13   5226s] End AAE Lib Interpolated Model. (MEM=2813.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/27 00:31:15   5234s] Total number of fetched objects 39532
[08/27 00:31:15   5234s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[08/27 00:31:15   5234s] End delay calculation. (MEM=3157.13 CPU=0:00:06.5 REAL=0:00:01.0)
[08/27 00:31:15   5234s] End delay calculation (fullDC). (MEM=3157.13 CPU=0:00:07.9 REAL=0:00:02.0)
[08/27 00:31:15   5234s] *** CDM Built up (cpu=0:00:09.8  real=0:00:02.0  mem= 3157.1M) ***
[08/27 00:31:15   5236s] *** Timing NOT met, worst failing slack is -5.021
[08/27 00:31:15   5236s] *** Check timing (0:00:00.1)
[08/27 00:31:15   5236s] Deleting Lib Analyzer.
[08/27 00:31:15   5236s] Begin: GigaOpt Optimization in WNS mode
[08/27 00:31:15   5236s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 8 -preCTS -ftns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 2 -effTgtSlackCoef 1 -nativePathGroupFlow -usefulSkew
[08/27 00:31:15   5236s] Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
[08/27 00:31:15   5236s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/27 00:31:15   5236s] *info: 48 skip_routing nets excluded.
[08/27 00:31:15   5236s] Info: 48 io nets excluded
[08/27 00:31:15   5236s] Info: 7 clock nets excluded from IPO operation.
[08/27 00:31:15   5236s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:27:16.2/0:24:12.5 (3.6), mem = 3157.1M
[08/27 00:31:15   5236s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3813761.8
[08/27 00:31:15   5236s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/27 00:31:15   5236s] ### Creating PhyDesignMc. totSessionCpu=1:27:16 mem=3157.1M
[08/27 00:31:15   5236s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/27 00:31:15   5236s] OPERPROF: Starting DPlace-Init at level 1, MEM:3157.1M
[08/27 00:31:15   5236s] #spOpts: N=130 minPadR=1.1 
[08/27 00:31:15   5236s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3157.1M
[08/27 00:31:15   5236s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3157.1M
[08/27 00:31:15   5236s] Core basic site is CoreSite
[08/27 00:31:15   5236s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:31:15   5236s] Fast DP-INIT is on for default
[08/27 00:31:15   5236s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 00:31:15   5236s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.179, REAL:0.043, MEM:3189.1M
[08/27 00:31:15   5236s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.202, REAL:0.066, MEM:3189.1M
[08/27 00:31:15   5236s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3189.1MB).
[08/27 00:31:15   5236s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.257, REAL:0.121, MEM:3189.1M
[08/27 00:31:16   5236s] TotalInstCnt at PhyDesignMc Initialization: 34,013
[08/27 00:31:16   5236s] ### Creating PhyDesignMc, finished. totSessionCpu=1:27:17 mem=3189.1M
[08/27 00:31:16   5236s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 00:31:16   5236s] 
[08/27 00:31:16   5236s] Creating Lib Analyzer ...
[08/27 00:31:16   5236s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 00:31:16   5236s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[08/27 00:31:16   5236s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/27 00:31:16   5236s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[08/27 00:31:16   5236s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[08/27 00:31:16   5236s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[08/27 00:31:16   5236s] 
[08/27 00:31:16   5236s] {RT default_rc_corner 0 4 4 0}
[08/27 00:31:16   5237s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:27:17 mem=3189.1M
[08/27 00:31:16   5237s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:27:17 mem=3189.1M
[08/27 00:31:16   5237s] Creating Lib Analyzer, finished. 
[08/27 00:31:16   5237s] 
[08/27 00:31:16   5237s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.8500} 
[08/27 00:31:16   5237s] ### Creating LA Mngr. totSessionCpu=1:27:17 mem=3189.1M
[08/27 00:31:16   5237s] ### Creating LA Mngr, finished. totSessionCpu=1:27:17 mem=3189.1M
[08/27 00:31:19   5241s] *info: 2 don't touch nets excluded
[08/27 00:31:19   5241s] *info: 48 io nets excluded
[08/27 00:31:19   5241s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/27 00:31:19   5241s] *info: 7 clock nets excluded
[08/27 00:31:19   5241s] *info: 2 special nets excluded.
[08/27 00:31:19   5241s] *info: 48 skip_routing nets excluded.
[08/27 00:31:19   5241s] *info: 32 multi-driver nets excluded.
[08/27 00:31:19   5241s] *info: 1275 no-driver nets excluded.
[08/27 00:31:20   5241s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.3813761.2
[08/27 00:31:20   5241s] PathGroup :  in2out  TargetSlack : 0.0384 
[08/27 00:31:20   5241s] PathGroup :  in2reg  TargetSlack : 0.0384 
[08/27 00:31:20   5241s] PathGroup :  mem2reg  TargetSlack : 0.0384 
[08/27 00:31:20   5241s] PathGroup :  reg2mem  TargetSlack : 0.0384 
[08/27 00:31:20   5241s] PathGroup :  reg2out  TargetSlack : 0.0384 
[08/27 00:31:20   5241s] PathGroup :  reg2reg  TargetSlack : 0.0384 
[08/27 00:31:20   5242s] ** GigaOpt Optimizer WNS Slack -5.021 TNS Slack -8137.520 Density 66.59
[08/27 00:31:20   5242s] Optimizer WNS Pass 0
[08/27 00:31:20   5242s] OptDebug: Start of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS -4.516 TNS -21.732; mem2reg* WNS -0.440 TNS -2.533; reg2mem* WNS -1.275 TNS -109.455; reg2reg* WNS -5.021 TNS -8006.333; HEPG WNS -5.021 TNS -8115.788; all paths WNS -5.021 TNS -8137.520
[08/27 00:31:20   5242s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[08/27 00:31:20   5242s] Info: End MT loop @oiCellDelayCachingJob.
[08/27 00:31:20   5242s] Active Path Group: mem2reg reg2mem reg2reg  
[08/27 00:31:20   5242s] +--------+---------+---------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:31:20   5242s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/27 00:31:20   5242s] +--------+---------+---------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:31:20   5242s] |  -5.021|   -5.021|-8115.788|-8137.520|    66.59%|   0:00:00.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:31:20   5242s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:31:21   5243s] |  -4.957|   -4.957|-7944.951|-7966.682|    66.59%|   0:00:01.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:31:21   5243s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:31:21   5244s] |  -4.875|   -4.875|-7657.015|-7678.747|    66.59%|   0:00:00.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:31:21   5244s] |        |         |         |         |          |            |        |            |         | 95__reg/D                                          |
[08/27 00:31:21   5245s] |  -4.826|   -4.826|-7651.034|-7672.765|    66.59%|   0:00:00.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:31:21   5245s] |        |         |         |         |          |            |        |            |         | 95__reg/D                                          |
[08/27 00:31:21   5245s] |  -4.777|   -4.777|-7557.313|-7579.044|    66.59%|   0:00:00.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:31:21   5245s] |        |         |         |         |          |            |        |            |         | 95__reg/D                                          |
[08/27 00:31:21   5246s] |  -4.735|   -4.735|-7502.452|-7524.183|    66.59%|   0:00:00.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:31:21   5246s] |        |         |         |         |          |            |        |            |         | 95__reg/D                                          |
[08/27 00:31:22   5247s] |  -4.692|   -4.692|-7372.961|-7394.692|    66.59%|   0:00:01.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:31:22   5247s] |        |         |         |         |          |            |        |            |         | 95__reg/D                                          |
[08/27 00:31:22   5247s] |  -4.671|   -4.671|-7283.242|-7304.974|    66.60%|   0:00:00.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:31:22   5247s] |        |         |         |         |          |            |        |            |         | 95__reg/D                                          |
[08/27 00:31:22   5248s] |  -4.622|   -4.622|-7226.575|-7248.306|    66.60%|   0:00:00.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:31:22   5248s] |        |         |         |         |          |            |        |            |         | 95__reg/D                                          |
[08/27 00:31:22   5249s] |  -4.567|   -4.567|-7163.142|-7184.874|    66.60%|   0:00:00.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:31:22   5249s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:31:23   5250s] |  -4.517|   -4.517|-7036.410|-7058.142|    66.61%|   0:00:01.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:31:23   5250s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:31:23   5251s] |  -4.480|   -4.516|-6909.147|-6930.878|    66.61%|   0:00:00.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:31:23   5251s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:31:23   5252s] |  -4.437|   -4.516|-6813.138|-6834.870|    66.62%|   0:00:00.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:31:23   5252s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:31:23   5253s] |  -4.398|   -4.516|-6713.559|-6735.290|    66.62%|   0:00:00.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:31:23   5253s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:31:24   5254s] |  -4.358|   -4.516|-6593.284|-6615.016|    66.63%|   0:00:01.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:31:24   5254s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:31:24   5254s] |  -4.358|   -4.516|-6577.369|-6599.101|    66.63%|   0:00:00.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:31:24   5254s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:31:24   5255s] |  -4.334|   -4.516|-6535.103|-6556.834|    66.64%|   0:00:00.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:31:24   5255s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:31:24   5256s] |  -4.314|   -4.516|-6464.600|-6486.332|    66.65%|   0:00:00.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:31:24   5256s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:31:24   5257s] |  -4.293|   -4.516|-6406.771|-6428.503|    66.66%|   0:00:00.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:31:24   5257s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:31:25   5258s] |  -4.283|   -4.516|-6375.555|-6397.286|    66.67%|   0:00:01.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:31:25   5258s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:31:25   5259s] |  -4.264|   -4.516|-6322.513|-6344.245|    66.68%|   0:00:00.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:31:25   5259s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:31:25   5260s] |  -4.244|   -4.516|-6259.810|-6281.541|    66.69%|   0:00:00.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:31:25   5260s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:31:25   5261s] |  -4.239|   -4.516|-6245.794|-6267.526|    66.70%|   0:00:00.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:31:25   5261s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:31:26   5262s] |  -4.219|   -4.516|-6189.626|-6211.358|    66.70%|   0:00:01.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:31:26   5262s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:31:26   5263s] |  -4.208|   -4.516|-6130.502|-6152.234|    66.72%|   0:00:00.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:31:26   5263s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:31:27   5264s] |  -4.176|   -4.516|-6070.571|-6092.302|    66.73%|   0:00:01.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:31:27   5264s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:31:27   5266s] |  -4.122|   -4.516|-5975.888|-5997.619|    66.74%|   0:00:00.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:31:27   5266s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:31:27   5267s] |  -4.090|   -4.516|-5888.013|-5909.744|    66.74%|   0:00:00.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:31:27   5267s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:31:27   5268s] |  -4.014|   -4.516|-5840.730|-5862.462|    66.75%|   0:00:00.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:31:27   5268s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:31:28   5270s] |  -3.996|   -4.516|-5793.342|-5815.074|    66.77%|   0:00:01.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:31:28   5270s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:31:28   5271s] |  -3.993|   -4.516|-5785.263|-5806.995|    66.78%|   0:00:00.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:31:28   5271s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:31:28   5272s] |  -3.960|   -4.516|-5691.653|-5713.384|    66.79%|   0:00:00.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:31:28   5272s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:31:29   5273s] |  -3.924|   -4.494|-5590.788|-5612.499|    66.80%|   0:00:01.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:31:29   5273s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:31:29   5275s] |  -3.883|   -4.488|-5567.661|-5589.365|    66.82%|   0:00:00.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:31:29   5275s] |        |         |         |         |          |            |        |            |         | 95__reg/D                                          |
[08/27 00:31:30   5277s] |  -3.855|   -4.488|-5567.263|-5588.966|    66.83%|   0:00:01.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:31:30   5277s] |        |         |         |         |          |            |        |            |         | 95__reg/D                                          |
[08/27 00:31:30   5278s] |  -3.829|   -4.488|-5505.254|-5526.958|    66.83%|   0:00:00.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:31:30   5278s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:31:30   5279s] |  -3.783|   -4.488|-5457.878|-5479.582|    66.83%|   0:00:00.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:31:30   5279s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1898__reg/D                          |
[08/27 00:31:30   5280s] |  -3.754|   -4.488|-5455.812|-5477.516|    66.84%|   0:00:00.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:31:30   5280s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:31:31   5282s] |  -3.731|   -4.488|-5393.052|-5414.755|    66.84%|   0:00:01.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:31:31   5282s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:31:31   5283s] |  -3.692|   -4.488|-5302.725|-5324.428|    66.85%|   0:00:00.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:31:31   5283s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:31:31   5283s] |  -3.662|   -4.488|-5287.410|-5309.114|    66.85%|   0:00:00.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:31:31   5283s] |        |         |         |         |          |            |        |            |         | 95__reg/D                                          |
[08/27 00:31:31   5284s] |  -3.626|   -4.488|-5282.805|-5304.508|    66.86%|   0:00:00.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:31:31   5284s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:31:32   5285s] |  -3.589|   -4.488|-5280.776|-5302.480|    66.86%|   0:00:01.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:31:32   5285s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:31:32   5286s] |  -3.544|   -4.488|-5204.920|-5226.624|    66.88%|   0:00:00.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:31:32   5286s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1901__reg/D                          |
[08/27 00:31:32   5287s] |  -3.527|   -4.472|-5179.736|-5201.424|    66.90%|   0:00:00.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:31:32   5287s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1901__reg/D                          |
[08/27 00:31:33   5288s] |  -3.502|   -4.472|-5099.937|-5121.625|    66.90%|   0:00:01.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:31:33   5288s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1901__reg/D                          |
[08/27 00:31:33   5290s] |  -3.482|   -4.472|-5058.000|-5079.688|    66.94%|   0:00:00.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:31:33   5290s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1901__reg/D                          |
[08/27 00:31:33   5291s] |  -3.462|   -4.472|-4976.801|-4998.489|    66.95%|   0:00:00.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:31:33   5291s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1901__reg/D                          |
[08/27 00:31:34   5293s] |  -3.441|   -4.472|-4939.682|-4961.370|    66.99%|   0:00:01.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:31:34   5293s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1901__reg/D                          |
[08/27 00:31:34   5295s] |  -3.412|   -4.359|-4854.315|-4875.890|    67.01%|   0:00:00.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:31:34   5295s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1901__reg/D                          |
[08/27 00:31:35   5297s] |  -3.393|   -4.359|-4817.649|-4839.224|    67.05%|   0:00:01.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:31:35   5297s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1901__reg/D                          |
[08/27 00:31:35   5299s] |  -3.359|   -4.359|-4733.004|-4754.579|    67.08%|   0:00:00.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:31:35   5299s] |        |         |         |         |          |            |        |            |         | 95__reg/D                                          |
[08/27 00:31:35   5301s] |  -3.339|   -4.359|-4662.225|-4683.799|    67.10%|   0:00:00.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:31:35   5301s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1901__reg/D                          |
[08/27 00:31:36   5304s] |  -3.331|   -4.359|-4637.765|-4659.340|    67.14%|   0:00:01.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:31:36   5304s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1901__reg/D                          |
[08/27 00:31:36   5306s] |  -3.312|   -4.359|-4581.001|-4602.576|    67.17%|   0:00:00.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:31:36   5306s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1901__reg/D                          |
[08/27 00:31:37   5310s] |  -3.265|   -4.359|-4658.442|-4680.017|    67.20%|   0:00:01.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:31:37   5310s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:31:37   5310s] |  -3.228|   -4.359|-4648.819|-4670.394|    67.20%|   0:00:00.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:31:37   5310s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:31:38   5311s] |  -3.186|   -4.359|-4641.454|-4663.029|    67.20%|   0:00:01.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:31:38   5311s] |        |         |         |         |          |            |        |            |         | 95__reg/D                                          |
[08/27 00:31:38   5313s] |  -3.164|   -4.359|-4613.954|-4635.528|    67.24%|   0:00:00.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:31:38   5313s] |        |         |         |         |          |            |        |            |         | 95__reg/D                                          |
[08/27 00:31:39   5315s] |  -3.123|   -4.359|-4638.590|-4660.165|    67.26%|   0:00:01.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:31:39   5315s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:31:39   5317s] |  -3.077|   -4.359|-4589.283|-4610.857|    67.27%|   0:00:00.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:31:39   5317s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1869__reg/D                          |
[08/27 00:31:39   5318s] |  -3.045|   -4.278|-4542.010|-4563.503|    67.29%|   0:00:00.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:31:39   5318s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:31:40   5319s] |  -3.007|   -4.274|-4499.903|-4521.393|    67.31%|   0:00:01.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:31:40   5319s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:31:40   5322s] |  -2.992|   -4.274|-4472.847|-4494.336|    67.32%|   0:00:00.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:31:40   5322s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1896__reg/D                          |
[08/27 00:31:41   5324s] |  -2.968|   -4.274|-4459.789|-4481.279|    67.34%|   0:00:01.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:31:41   5324s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1896__reg/D                          |
[08/27 00:31:41   5326s] |  -2.951|   -4.274|-4417.370|-4438.859|    67.36%|   0:00:00.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:31:41   5326s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1896__reg/D                          |
[08/27 00:31:41   5328s] |  -2.933|   -4.274|-4393.900|-4415.390|    67.37%|   0:00:00.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:31:41   5328s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1896__reg/D                          |
[08/27 00:31:42   5330s] |  -2.913|   -4.274|-4367.671|-4389.161|    67.39%|   0:00:01.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:31:42   5330s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1901__reg/D                          |
[08/27 00:31:43   5333s] |  -2.874|   -4.274|-4227.192|-4248.682|    67.41%|   0:00:01.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:31:43   5333s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:31:43   5334s] |  -2.799|   -4.274|-4159.061|-4180.550|    67.41%|   0:00:00.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:31:43   5334s] |        |         |         |         |          |            |        |            |         | 95__reg/D                                          |
[08/27 00:31:44   5336s] |  -2.767|   -4.274|-4139.616|-4161.105|    67.43%|   0:00:01.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:31:44   5336s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_61__reg/D           |
[08/27 00:31:44   5337s] |  -2.746|   -4.274|-4105.199|-4126.688|    67.43%|   0:00:00.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:31:44   5337s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1901__reg/D                          |
[08/27 00:31:44   5340s] |  -2.740|   -4.096|-4087.842|-4109.154|    67.45%|   0:00:00.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:31:44   5340s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_61__reg/D           |
[08/27 00:31:45   5342s] |  -2.729|   -4.096|-3989.374|-4010.686|    67.46%|   0:00:01.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:31:45   5342s] |        |         |         |         |          |            |        |            |         | 95__reg/D                                          |
[08/27 00:31:45   5342s] |  -2.702|   -4.096|-3982.669|-4003.981|    67.46%|   0:00:00.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:31:45   5342s] |        |         |         |         |          |            |        |            |         | 95__reg/D                                          |
[08/27 00:31:45   5343s] |  -2.678|   -4.096|-3980.410|-4001.722|    67.47%|   0:00:00.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:31:45   5343s] |        |         |         |         |          |            |        |            |         | 95__reg/D                                          |
[08/27 00:31:45   5343s] |  -2.652|   -4.096|-3980.396|-4001.708|    67.47%|   0:00:00.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:31:45   5343s] |        |         |         |         |          |            |        |            |         | 95__reg/D                                          |
[08/27 00:31:46   5345s] |  -2.639|   -4.096|-3957.305|-3978.617|    67.48%|   0:00:01.0| 3397.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:31:46   5345s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_61__reg/D           |
[08/27 00:31:46   5347s] |  -2.631|   -4.096|-3948.456|-3969.768|    67.50%|   0:00:00.0| 3416.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:31:46   5347s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_15__reg/D           |
[08/27 00:31:47   5349s] |  -2.615|   -4.096|-3915.080|-3936.392|    67.51%|   0:00:01.0| 3416.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:31:47   5349s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_61__reg/D           |
[08/27 00:31:47   5351s] |  -2.605|   -4.096|-3901.708|-3923.020|    67.54%|   0:00:00.0| 3416.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:31:47   5351s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_61__reg/D           |
[08/27 00:31:47   5352s] |  -2.589|   -4.096|-3854.147|-3875.459|    67.56%|   0:00:00.0| 3416.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:31:47   5352s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_61__reg/D           |
[08/27 00:31:48   5357s] |  -2.585|   -4.094|-3843.844|-3865.154|    67.58%|   0:00:01.0| 3435.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:31:48   5357s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_61__reg/D           |
[08/27 00:31:49   5359s] |  -2.567|   -4.095|-3832.645|-3853.956|    67.60%|   0:00:01.0| 3435.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:31:49   5359s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1891__reg/D                          |
[08/27 00:31:49   5361s] |  -2.550|   -4.099|-3796.633|-3817.948|    67.61%|   0:00:00.0| 3435.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:31:49   5361s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1892__reg/D                          |
[08/27 00:31:50   5365s] |  -2.541|   -4.099|-3770.341|-3791.656|    67.63%|   0:00:01.0| 3435.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:31:50   5365s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1892__reg/D                          |
[08/27 00:31:50   5368s] |  -2.539|   -4.099|-3764.973|-3786.289|    67.64%|   0:00:00.0| 3435.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:31:50   5368s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1892__reg/D                          |
[08/27 00:31:51   5368s] |  -2.527|   -4.099|-3733.625|-3754.941|    67.65%|   0:00:01.0| 3435.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:31:51   5368s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1892__reg/D                          |
[08/27 00:31:51   5373s] |  -2.513|   -4.099|-3696.012|-3717.328|    67.68%|   0:00:00.0| 3435.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:31:51   5373s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1892__reg/D                          |
[08/27 00:31:52   5373s] |  -2.479|   -4.099|-3644.554|-3665.870|    67.68%|   0:00:01.0| 3435.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:31:52   5373s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1892__reg/D                          |
[08/27 00:31:52   5374s] |  -2.456|   -4.099|-3644.423|-3665.738|    67.68%|   0:00:00.0| 3435.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:31:52   5374s] |        |         |         |         |          |            |        |            |         | 91__reg/D                                          |
[08/27 00:31:53   5377s] |  -2.441|   -4.099|-3616.954|-3638.269|    67.72%|   0:00:01.0| 3435.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:31:53   5377s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1897__reg/D                          |
[08/27 00:31:53   5380s] |  -2.413|   -4.099|-3709.114|-3730.429|    67.75%|   0:00:00.0| 3435.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:31:53   5380s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:31:53   5381s] |  -2.389|   -4.099|-3710.933|-3732.248|    67.75%|   0:00:00.0| 3435.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:31:53   5381s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1897__reg/D                          |
[08/27 00:31:54   5382s] |  -2.365|   -4.099|-3654.604|-3675.920|    67.76%|   0:00:01.0| 3435.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:31:54   5382s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1897__reg/D                          |
[08/27 00:31:54   5384s] |  -2.337|   -4.099|-3605.671|-3626.987|    67.75%|   0:00:00.0| 3435.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:31:54   5384s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_55__reg/D           |
[08/27 00:31:54   5386s] |  -2.315|   -4.099|-3575.773|-3597.088|    67.76%|   0:00:00.0| 3435.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:31:54   5386s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:31:55   5388s] |  -2.284|   -4.099|-3528.001|-3549.316|    67.77%|   0:00:01.0| 3435.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:31:55   5388s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_55__reg/D           |
[08/27 00:31:56   5393s] |  -2.266|   -4.099|-3481.860|-3503.175|    67.80%|   0:00:01.0| 3435.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:31:56   5393s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_55__reg/D           |
[08/27 00:31:57   5399s] |  -2.243|   -4.099|-3408.453|-3429.768|    67.84%|   0:00:01.0| 3435.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:31:57   5399s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:31:57   5401s] |  -2.231|   -4.099|-3402.038|-3423.353|    67.85%|   0:00:00.0| 3435.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:31:57   5401s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:31:58   5403s] |  -2.205|   -4.099|-3377.401|-3398.717|    67.86%|   0:00:01.0| 3435.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:31:58   5403s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:31:58   5406s] |  -2.198|   -4.099|-3373.592|-3394.907|    67.87%|   0:00:00.0| 3435.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:31:58   5406s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:31:59   5407s] |  -2.180|   -4.099|-3347.668|-3368.983|    67.87%|   0:00:01.0| 3435.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:31:59   5407s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:31:59   5408s] |  -2.157|   -4.099|-3311.992|-3333.307|    67.87%|   0:00:00.0| 3435.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:31:59   5408s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:31:59   5412s] |  -2.136|   -4.076|-3305.008|-3326.300|    67.90%|   0:00:00.0| 3435.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:32:00   5412s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1897__reg/D                          |
[08/27 00:32:00   5415s] |  -2.103|   -4.076|-3233.817|-3255.110|    67.91%|   0:00:00.0| 3435.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:32:00   5415s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:32:01   5417s] |  -2.087|   -4.076|-3202.506|-3223.798|    67.92%|   0:00:01.0| 3435.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:32:01   5417s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:32:01   5419s] |  -2.056|   -4.076|-3155.540|-3176.833|    67.93%|   0:00:00.0| 3435.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:32:01   5419s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:32:02   5423s] |  -2.034|   -4.076|-3100.619|-3121.911|    67.94%|   0:00:01.0| 3481.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:32:02   5423s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:32:03   5426s] |  -2.025|   -4.076|-3094.543|-3115.835|    67.94%|   0:00:01.0| 3481.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:32:03   5426s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1892__reg/D                          |
[08/27 00:32:03   5428s] |  -2.006|   -4.076|-3065.788|-3087.080|    67.95%|   0:00:00.0| 3481.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:32:03   5428s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1892__reg/D                          |
[08/27 00:32:03   5430s] |  -1.986|   -4.076|-3045.318|-3066.610|    67.96%|   0:00:00.0| 3481.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:32:03   5430s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:32:04   5432s] |  -1.962|   -4.076|-2988.986|-3010.278|    67.98%|   0:00:01.0| 3481.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:32:04   5432s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:32:05   5437s] |  -1.939|   -3.966|-2953.608|-2974.790|    68.01%|   0:00:01.0| 3481.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:32:05   5437s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:32:05   5440s] |  -1.918|   -3.966|-2921.233|-2942.415|    68.02%|   0:00:00.0| 3481.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:32:05   5440s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:32:06   5442s] |  -1.897|   -3.966|-2870.385|-2891.567|    68.03%|   0:00:01.0| 3481.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:32:06   5442s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/27 00:32:06   5444s] |  -1.883|   -3.966|-2863.464|-2884.646|    68.05%|   0:00:00.0| 3481.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:32:06   5444s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1892__reg/D                          |
[08/27 00:32:06   5445s] |  -1.865|   -3.966|-2861.050|-2882.232|    68.06%|   0:00:00.0| 3481.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:32:06   5445s] |        |         |         |         |          |            |        |            |         | 91__reg/D                                          |
[08/27 00:32:07   5447s] |  -1.849|   -3.966|-2839.748|-2860.930|    68.08%|   0:00:01.0| 3481.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:32:07   5447s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1897__reg/D                          |
[08/27 00:32:08   5451s] |  -1.837|   -3.966|-2807.020|-2828.202|    68.09%|   0:00:01.0| 3481.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:32:08   5451s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1896__reg/D                          |
[08/27 00:32:08   5455s] |  -1.816|   -3.966|-2741.883|-2763.065|    68.12%|   0:00:00.0| 3481.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:32:08   5455s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:32:09   5461s] |  -1.801|   -3.966|-2711.743|-2732.925|    68.13%|   0:00:01.0| 3481.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:32:09   5461s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1896__reg/D                          |
[08/27 00:32:10   5463s] |  -1.782|   -3.966|-2669.938|-2691.120|    68.14%|   0:00:01.0| 3481.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:32:10   5463s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1896__reg/D                          |
[08/27 00:32:10   5465s] |  -1.768|   -3.966|-2631.369|-2652.551|    68.15%|   0:00:00.0| 3481.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:32:10   5465s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1896__reg/D                          |
[08/27 00:32:11   5468s] |  -1.758|   -3.966|-2584.897|-2606.080|    68.17%|   0:00:01.0| 3481.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:32:11   5468s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1896__reg/D                          |
[08/27 00:32:11   5469s] |  -1.734|   -3.966|-2518.705|-2539.887|    68.18%|   0:00:00.0| 3481.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:32:11   5469s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1896__reg/D                          |
[08/27 00:32:12   5472s] |  -1.721|   -3.964|-2490.691|-2511.871|    68.19%|   0:00:01.0| 3481.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:32:12   5472s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1896__reg/D                          |
[08/27 00:32:12   5475s] |  -1.716|   -3.964|-2478.298|-2499.479|    68.21%|   0:00:00.0| 3481.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:32:12   5475s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1896__reg/D                          |
[08/27 00:32:13   5477s] |  -1.691|   -3.964|-2443.782|-2464.962|    68.22%|   0:00:01.0| 3481.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:32:13   5477s] |        |         |         |         |          |            |        |            |         | 86__reg/D                                          |
[08/27 00:32:14   5482s] |  -1.676|   -3.964|-2412.675|-2433.855|    68.23%|   0:00:01.0| 3481.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:32:14   5482s] |        |         |         |         |          |            |        |            |         | 86__reg/D                                          |
[08/27 00:32:15   5484s] |  -1.648|   -3.964|-2374.313|-2395.494|    68.23%|   0:00:01.0| 3481.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:32:15   5484s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1907__reg/D                          |
[08/27 00:32:15   5488s] |  -1.632|   -3.964|-2346.306|-2367.486|    68.25%|   0:00:00.0| 3481.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:32:15   5488s] |        |         |         |         |          |            |        |            |         | 86__reg/D                                          |
[08/27 00:32:16   5492s] |  -1.623|   -3.964|-2339.296|-2360.476|    68.26%|   0:00:01.0| 3481.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:32:16   5492s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/27 00:32:16   5494s] |  -1.595|   -3.964|-2302.181|-2323.360|    68.29%|   0:00:00.0| 3481.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:32:16   5494s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 00:32:17   5498s] |  -1.587|   -3.964|-2297.265|-2318.445|    68.31%|   0:00:01.0| 3481.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:32:17   5498s] |        |         |         |         |          |            |        |            |         | 90__reg/D                                          |
[08/27 00:32:18   5500s] |  -1.575|   -3.964|-2290.623|-2311.803|    68.33%|   0:00:01.0| 3481.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:32:18   5500s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1901__reg/D                          |
[08/27 00:32:18   5501s] |  -1.561|   -3.964|-2288.704|-2309.883|    68.34%|   0:00:00.0| 3481.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:32:18   5501s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:32:18   5502s] |  -1.541|   -3.964|-2288.844|-2310.024|    68.34%|   0:00:00.0| 3481.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_lo_i.target_reac |
[08/27 00:32:18   5502s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/27 00:32:19   5504s] |  -1.513|   -3.964|-2234.459|-2255.638|    68.36%|   0:00:01.0| 3481.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:32:19   5504s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1905__reg/D                          |
[08/27 00:32:19   5505s] |  -1.482|   -3.965|-2198.455|-2219.636|    68.38%|   0:00:00.0| 3481.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:32:19   5505s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 00:32:20   5510s] |  -1.462|   -3.966|-2190.358|-2211.539|    68.42%|   0:00:01.0| 3481.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:32:20   5510s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:32:20   5512s] |  -1.443|   -3.966|-2132.853|-2154.034|    68.43%|   0:00:00.0| 3481.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:32:20   5512s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1905__reg/D                          |
[08/27 00:32:21   5515s] |  -1.426|   -3.966|-2123.881|-2145.062|    68.44%|   0:00:01.0| 3481.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:32:21   5515s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1907__reg/D                          |
[08/27 00:32:23   5522s] |  -1.413|   -3.966|-2108.919|-2130.100|    68.48%|   0:00:02.0| 3481.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:32:23   5522s] |        |         |         |         |          |            |        |            |         | 84__reg/D                                          |
[08/27 00:32:23   5524s] |  -1.390|   -3.966|-2093.518|-2114.699|    68.49%|   0:00:00.0| 3481.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i.target_reac |
[08/27 00:32:23   5524s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/27 00:32:24   5528s] |  -1.381|   -3.966|-2066.723|-2087.905|    68.51%|   0:00:01.0| 3481.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:32:24   5528s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 00:32:24   5529s] |  -1.370|   -3.966|-2078.978|-2100.159|    68.52%|   0:00:00.0| 3481.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:32:24   5529s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1903__reg/D                          |
[08/27 00:32:25   5531s] |  -1.352|   -3.939|-2044.328|-2065.482|    68.53%|   0:00:01.0| 3481.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:32:25   5531s] |        |         |         |         |          |            |        |            |         | 82__reg/D                                          |
[08/27 00:32:26   5536s] |  -1.341|   -3.934|-1968.517|-1989.667|    68.55%|   0:00:01.0| 3481.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:32:26   5536s] |        |         |         |         |          |            |        |            |         | 68__reg/D                                          |
[08/27 00:32:26   5538s] |  -1.324|   -3.930|-1927.368|-1948.514|    68.57%|   0:00:00.0| 3481.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:32:26   5538s] |        |         |         |         |          |            |        |            |         | 68__reg/D                                          |
[08/27 00:32:27   5542s] |  -1.303|   -3.886|-1892.320|-1913.422|    68.61%|   0:00:01.0| 3481.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:32:27   5542s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_26__reg/D           |
[08/27 00:32:28   5544s] |  -1.283|   -3.886|-1852.670|-1873.772|    68.62%|   0:00:01.0| 3481.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:32:28   5544s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1866__reg/D                          |
[08/27 00:32:28   5549s] |  -1.270|   -3.887|-1836.366|-1857.469|    68.64%|   0:00:00.0| 3481.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:32:28   5549s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1906__reg/D                          |
[08/27 00:32:29   5552s] |  -1.245|   -3.886|-1799.419|-1820.521|    68.67%|   0:00:01.0| 3481.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:32:29   5552s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1917__reg/D                          |
[08/27 00:32:30   5556s] |  -1.231|   -3.886|-1783.122|-1804.224|    68.70%|   0:00:01.0| 3481.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:32:30   5556s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1869__reg/D                          |
[08/27 00:32:32   5565s] |  -1.218|   -3.886|-1774.334|-1795.436|    68.73%|   0:00:02.0| 3571.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:32:32   5565s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 00:32:32   5569s] |  -1.208|   -3.886|-1755.442|-1776.544|    68.75%|   0:00:00.0| 3571.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:32:32   5569s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:32:33   5572s] |  -1.205|   -3.886|-1748.508|-1769.610|    68.76%|   0:00:01.0| 3571.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:32:33   5572s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:32:33   5574s] |  -1.189|   -3.886|-1727.189|-1748.291|    68.78%|   0:00:00.0| 3571.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:32:33   5574s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:32:34   5578s] |  -1.166|   -3.787|-1697.251|-1718.254|    68.79%|   0:00:01.0| 3571.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:32:34   5578s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1918__reg/D                          |
[08/27 00:32:35   5583s] |  -1.156|   -3.787|-1687.904|-1708.907|    68.82%|   0:00:01.0| 3571.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:32:35   5583s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:32:36   5588s] |  -1.145|   -3.787|-1727.037|-1748.041|    68.85%|   0:00:01.0| 3571.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:32:36   5588s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:32:37   5592s] |  -1.140|   -3.787|-1723.594|-1744.597|    68.88%|   0:00:01.0| 3571.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:32:37   5592s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:32:38   5596s] |  -1.136|   -3.712|-1707.694|-1728.622|    68.90%|   0:00:01.0| 3571.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:32:38   5596s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:32:38   5599s] |  -1.133|   -3.712|-1701.354|-1722.282|    68.91%|   0:00:00.0| 3571.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:32:38   5599s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:32:39   5603s] |  -1.130|   -3.712|-1694.293|-1715.221|    68.93%|   0:00:01.0| 3571.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:32:39   5603s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:32:41   5609s] |  -1.125|   -3.713|-1683.689|-1704.618|    68.94%|   0:00:02.0| 3564.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:32:41   5609s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:32:41   5612s] |  -1.124|   -3.713|-1680.462|-1701.391|    68.95%|   0:00:00.0| 3564.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:32:41   5612s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:32:44   5626s] |  -1.123|   -3.714|-1674.945|-1695.875|    69.06%|   0:00:03.0| 3564.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:32:44   5626s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:32:45   5633s] |  -1.123|   -3.715|-1674.139|-1695.069|    69.15%|   0:00:01.0| 3583.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:32:45   5633s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:32:47   5639s] |  -1.123|   -3.717|-1670.985|-1691.918|    69.21%|   0:00:02.0| 3583.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:32:47   5639s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:32:47   5641s] |  -1.123|   -3.717|-1670.980|-1691.913|    69.24%|   0:00:00.0| 3583.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:32:47   5641s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:32:48   5643s] |  -1.120|   -3.717|-1664.498|-1685.430|    69.26%|   0:00:01.0| 3583.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:32:48   5643s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:32:48   5645s] |  -1.120|   -3.717|-1663.710|-1684.643|    69.26%|   0:00:00.0| 3583.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:32:48   5645s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:32:49   5647s] |  -1.120|   -3.717|-1663.176|-1684.109|    69.28%|   0:00:01.0| 3583.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:32:49   5647s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:32:50   5651s] |  -1.120|   -3.717|-1663.176|-1684.109|    69.30%|   0:00:01.0| 3583.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:32:50   5651s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:32:50   5651s] +--------+---------+---------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:32:50   5651s] 
[08/27 00:32:50   5651s] *** Finish Core Optimize Step (cpu=0:06:49 real=0:01:30 mem=3583.9M) ***
[08/27 00:32:50   5651s] Active Path Group: mem2reg reg2mem  
[08/27 00:32:50   5651s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:32:50   5651s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/27 00:32:50   5651s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:32:50   5651s] |  -0.234|   -3.717|  -0.894|-1684.109|    69.30%|   0:00:00.0| 3583.9M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:32:50   5651s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_16__reg/D                       |
[08/27 00:32:51   5653s] |   0.043|   -3.717|   0.000|-1677.280|    69.31%|   0:00:01.0| 3583.9M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:32:51   5653s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_18__reg/D                       |
[08/27 00:32:51   5653s] |   0.043|   -3.717|   0.000|-1677.280|    69.31%|   0:00:00.0| 3583.9M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:32:51   5653s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_18__reg/D                       |
[08/27 00:32:51   5653s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:32:51   5653s] 
[08/27 00:32:51   5653s] *** Finish Core Optimize Step (cpu=0:00:02.3 real=0:00:01.0 mem=3583.9M) ***
[08/27 00:32:51   5653s] Active Path Group: in2out in2reg reg2out default 
[08/27 00:32:51   5653s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:32:51   5653s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/27 00:32:51   5653s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:32:51   5653s] |  -3.717|   -3.717| -20.933|-1677.280|    69.31%|   0:00:00.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:32:52   5657s] |  -3.079|   -3.079| -20.295|-1677.431|    69.33%|   0:00:01.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:32:52   5657s] |  -3.055|   -3.055| -20.271|-1677.407|    69.34%|   0:00:00.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:32:52   5658s] |  -3.042|   -3.042| -20.258|-1677.387|    69.34%|   0:00:00.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:32:52   5658s] |  -3.016|   -3.016| -20.232|-1677.361|    69.34%|   0:00:00.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:32:53   5659s] |  -2.995|   -2.995| -20.211|-1677.340|    69.34%|   0:00:01.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:32:53   5659s] |  -2.968|   -2.968| -20.184|-1677.313|    69.35%|   0:00:00.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:32:53   5659s] |  -2.964|   -2.964| -20.180|-1677.309|    69.35%|   0:00:00.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:32:53   5659s] |  -2.931|   -2.931| -20.147|-1677.276|    69.35%|   0:00:00.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:32:53   5660s] |  -2.903|   -2.903| -20.119|-1677.248|    69.36%|   0:00:00.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:32:53   5660s] |  -2.768|   -2.768| -19.984|-1677.114|    69.36%|   0:00:00.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:32:53   5660s] |  -2.740|   -2.740| -19.956|-1677.087|    69.36%|   0:00:00.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:32:53   5661s] |  -2.710|   -2.710| -19.926|-1677.056|    69.36%|   0:00:00.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:32:53   5661s] |  -2.661|   -2.661| -19.877|-1677.008|    69.36%|   0:00:00.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:32:53   5661s] |  -2.652|   -2.652| -19.868|-1676.999|    69.37%|   0:00:00.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:32:53   5661s] |  -2.627|   -2.627| -19.843|-1676.974|    69.36%|   0:00:00.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:32:53   5661s] |  -2.600|   -2.600| -19.816|-1676.947|    69.37%|   0:00:00.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:32:53   5662s] |  -2.580|   -2.580| -19.796|-1676.927|    69.36%|   0:00:00.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:32:54   5662s] |  -2.573|   -2.573| -19.789|-1676.920|    69.37%|   0:00:01.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:32:54   5662s] |  -2.552|   -2.552| -19.768|-1676.898|    69.37%|   0:00:00.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:32:54   5663s] |  -2.530|   -2.530| -19.746|-1676.877|    69.37%|   0:00:00.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:32:54   5664s] |  -2.435|   -2.435| -19.651|-1676.774|    69.38%|   0:00:00.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:32:54   5664s] |  -2.353|   -2.353| -19.569|-1676.691|    69.38%|   0:00:00.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:32:54   5664s] |  -2.321|   -2.321| -19.537|-1676.659|    69.38%|   0:00:00.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:32:54   5665s] |  -2.214|   -2.214| -19.430|-1676.552|    69.38%|   0:00:00.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:32:55   5665s] |  -2.172|   -2.172| -19.388|-1676.510|    69.38%|   0:00:01.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:32:55   5666s] |  -2.149|   -2.149| -19.365|-1676.487|    69.38%|   0:00:00.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:32:55   5666s] |  -2.128|   -2.128| -19.344|-1676.466|    69.38%|   0:00:00.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:32:55   5667s] |  -2.105|   -2.105| -19.321|-1676.443|    69.39%|   0:00:00.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:32:55   5668s] |  -2.062|   -2.062| -19.278|-1676.400|    69.39%|   0:00:00.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:32:55   5669s] |  -2.035|   -2.035| -19.251|-1676.372|    69.40%|   0:00:00.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:32:56   5669s] |  -2.010|   -2.010| -19.226|-1676.348|    69.40%|   0:00:01.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:32:56   5670s] |  -1.991|   -1.991| -19.206|-1676.328|    69.41%|   0:00:00.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:32:56   5671s] |  -1.893|   -1.893| -19.109|-1676.231|    69.41%|   0:00:00.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:32:56   5671s] |  -1.785|   -1.785| -19.001|-1676.123|    69.41%|   0:00:00.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:32:56   5672s] |  -1.746|   -1.746| -18.962|-1676.084|    69.41%|   0:00:00.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:32:57   5673s] |  -1.739|   -1.739| -18.955|-1674.199|    69.43%|   0:00:01.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:32:57   5674s] |  -1.722|   -1.722| -18.937|-1674.182|    69.43%|   0:00:00.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:32:57   5674s] |  -1.709|   -1.709| -18.925|-1674.170|    69.43%|   0:00:00.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:32:57   5675s] |  -1.700|   -1.700| -18.916|-1674.161|    69.43%|   0:00:00.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:32:57   5676s] |  -1.658|   -1.658| -18.874|-1674.118|    69.43%|   0:00:00.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:32:57   5676s] |  -1.633|   -1.633| -18.849|-1674.094|    69.43%|   0:00:00.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:32:58   5676s] |  -1.612|   -1.612| -18.828|-1674.073|    69.43%|   0:00:01.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:32:58   5678s] |  -1.605|   -1.605| -18.821|-1674.066|    69.44%|   0:00:00.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:32:58   5679s] |  -1.604|   -1.604| -18.820|-1675.475|    69.44%|   0:00:00.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:32:58   5679s] |  -1.581|   -1.581| -18.796|-1675.452|    69.44%|   0:00:00.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:32:58   5680s] |  -1.570|   -1.570| -18.786|-1675.441|    69.45%|   0:00:00.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:32:59   5681s] |  -1.567|   -1.567| -18.783|-1675.438|    69.45%|   0:00:01.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:32:59   5682s] |  -1.548|   -1.548| -18.764|-1675.419|    69.45%|   0:00:00.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:32:59   5682s] |  -1.535|   -1.535| -18.750|-1675.445|    69.46%|   0:00:00.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:32:59   5683s] |  -1.523|   -1.523| -18.739|-1675.612|    69.46%|   0:00:00.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:32:59   5684s] |  -1.513|   -1.513| -18.729|-1675.601|    69.48%|   0:00:00.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:32:59   5684s] |  -1.497|   -1.497| -18.713|-1675.585|    69.48%|   0:00:00.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:33:00   5686s] |  -1.495|   -1.495| -18.711|-1675.591|    69.48%|   0:00:01.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:33:00   5687s] |  -1.483|   -1.483| -18.699|-1675.159|    69.49%|   0:00:00.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:33:00   5688s] |  -1.471|   -1.471| -18.687|-1675.147|    69.49%|   0:00:00.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:33:01   5689s] |  -1.468|   -1.468| -18.684|-1675.145|    69.49%|   0:00:01.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:33:01   5690s] |  -1.456|   -1.456| -18.671|-1675.132|    69.50%|   0:00:00.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:33:01   5692s] |  -1.449|   -1.449| -18.665|-1711.594|    69.50%|   0:00:00.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:33:01   5693s] |  -1.444|   -1.444| -18.660|-1711.589|    69.50%|   0:00:00.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:33:02   5694s] |  -1.436|   -1.436| -18.652|-1712.060|    69.49%|   0:00:01.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:33:02   5695s] |  -1.421|   -1.421| -18.637|-1702.755|    69.50%|   0:00:00.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:33:02   5697s] |  -1.417|   -1.417| -18.633|-1704.537|    69.51%|   0:00:00.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:33:03   5699s] |  -1.408|   -1.408| -18.624|-1704.108|    69.51%|   0:00:01.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:33:03   5700s] |  -1.398|   -1.398| -18.614|-1704.337|    69.51%|   0:00:00.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:33:03   5701s] |  -1.390|   -1.390| -18.606|-1704.329|    69.52%|   0:00:00.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:33:03   5703s] |  -1.388|   -1.388| -18.604|-1704.327|    69.53%|   0:00:00.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:33:04   5704s] |  -1.381|   -1.381| -18.597|-1704.320|    69.53%|   0:00:01.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:33:04   5706s] |  -1.375|   -1.375| -18.591|-1686.914|    69.53%|   0:00:00.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:33:04   5707s] |  -1.365|   -1.365| -18.580|-1686.904|    69.53%|   0:00:00.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:33:05   5710s] |  -1.361|   -1.361| -18.577|-1686.900|    69.54%|   0:00:01.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:33:05   5712s] |  -1.361|   -1.361| -18.576|-1686.900|    69.54%|   0:00:00.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:33:06   5715s] |  -1.361|   -1.361| -18.576|-1683.002|    69.56%|   0:00:01.0| 3583.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:33:06   5715s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:33:06   5715s] 
[08/27 00:33:06   5715s] *** Finish Core Optimize Step (cpu=0:01:02 real=0:00:15.0 mem=3583.9M) ***
[08/27 00:33:06   5715s] 
[08/27 00:33:06   5715s] *** Finished Optimize Step Cumulative (cpu=0:07:53 real=0:01:46 mem=3583.9M) ***
[08/27 00:33:06   5715s] OptDebug: End of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS -1.361 TNS -18.576; mem2reg* WNS 0.043 TNS 0.000; reg2mem* WNS 0.074 TNS 0.000; reg2reg* WNS -1.124 TNS -1664.425; HEPG WNS -1.124 TNS -1664.425; all paths WNS -1.361 TNS -1683.002
[08/27 00:33:06   5715s] ** GigaOpt Optimizer WNS Slack -1.361 TNS Slack -1683.002 Density 69.56
[08/27 00:33:06   5715s] Placement Snapshot: Density distribution:
[08/27 00:33:06   5715s] [1.00 -  +++]: 0 (0.00%)
[08/27 00:33:06   5715s] [0.95 - 1.00]: 0 (0.00%)
[08/27 00:33:06   5715s] [0.90 - 0.95]: 0 (0.00%)
[08/27 00:33:06   5715s] [0.85 - 0.90]: 3 (0.46%)
[08/27 00:33:06   5715s] [0.80 - 0.85]: 7 (1.06%)
[08/27 00:33:06   5715s] [0.75 - 0.80]: 17 (2.58%)
[08/27 00:33:06   5715s] [0.70 - 0.75]: 9 (1.37%)
[08/27 00:33:06   5715s] [0.65 - 0.70]: 31 (4.71%)
[08/27 00:33:06   5715s] [0.60 - 0.65]: 22 (3.34%)
[08/27 00:33:06   5715s] [0.55 - 0.60]: 17 (2.58%)
[08/27 00:33:06   5715s] [0.50 - 0.55]: 17 (2.58%)
[08/27 00:33:06   5715s] [0.45 - 0.50]: 29 (4.41%)
[08/27 00:33:06   5715s] [0.40 - 0.45]: 32 (4.86%)
[08/27 00:33:06   5715s] [0.35 - 0.40]: 46 (6.99%)
[08/27 00:33:06   5715s] [0.30 - 0.35]: 60 (9.12%)
[08/27 00:33:06   5715s] [0.25 - 0.30]: 88 (13.37%)
[08/27 00:33:06   5715s] [0.20 - 0.25]: 115 (17.48%)
[08/27 00:33:06   5715s] [0.15 - 0.20]: 96 (14.59%)
[08/27 00:33:06   5715s] [0.10 - 0.15]: 42 (6.38%)
[08/27 00:33:06   5715s] [0.05 - 0.10]: 20 (3.04%)
[08/27 00:33:06   5715s] [0.00 - 0.05]: 7 (1.06%)
[08/27 00:33:06   5715s] Begin: Area Reclaim Optimization
[08/27 00:33:06   5715s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:35:15.6/0:26:03.2 (3.7), mem = 3583.9M
[08/27 00:33:07   5716s] Reclaim Optimization WNS Slack -1.361  TNS Slack -1683.002 Density 69.56
[08/27 00:33:07   5716s] +----------+---------+--------+---------+------------+--------+
[08/27 00:33:07   5716s] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[08/27 00:33:07   5716s] +----------+---------+--------+---------+------------+--------+
[08/27 00:33:07   5716s] |    69.56%|        -|  -1.361|-1683.002|   0:00:00.0| 3583.9M|
[08/27 00:33:07   5716s] #optDebug: <stH: 3.7800 MiSeL: 84.8240>
[08/27 00:33:10   5727s] |    69.16%|      394|  -1.361|-1670.688|   0:00:03.0| 3583.9M|
[08/27 00:33:18   5757s] |    68.86%|      876|  -1.354|-1702.696|   0:00:08.0| 3583.9M|
[08/27 00:33:18   5757s] |    68.86%|        4|  -1.354|-1702.694|   0:00:00.0| 3583.9M|
[08/27 00:33:19   5758s] |    68.86%|        0|  -1.354|-1702.694|   0:00:01.0| 3583.9M|
[08/27 00:33:19   5758s] +----------+---------+--------+---------+------------+--------+
[08/27 00:33:19   5758s] Reclaim Optimization End WNS Slack -1.354  TNS Slack -1702.694 Density 68.86
[08/27 00:33:19   5758s] 
[08/27 00:33:19   5758s] ** Summary: Restruct = 0 Buffer Deletion = 347 Declone = 58 Resize = 654 **
[08/27 00:33:19   5758s] --------------------------------------------------------------
[08/27 00:33:19   5758s] |                                   | Total     | Sequential |
[08/27 00:33:19   5758s] --------------------------------------------------------------
[08/27 00:33:19   5758s] | Num insts resized                 |     651  |      33    |
[08/27 00:33:19   5758s] | Num insts undone                  |     225  |       1    |
[08/27 00:33:19   5758s] | Num insts Downsized               |     651  |      33    |
[08/27 00:33:19   5758s] | Num insts Samesized               |       0  |       0    |
[08/27 00:33:19   5758s] | Num insts Upsized                 |       0  |       0    |
[08/27 00:33:19   5758s] | Num multiple commits+uncommits    |       5  |       -    |
[08/27 00:33:19   5758s] --------------------------------------------------------------
[08/27 00:33:19   5758s] End: Core Area Reclaim Optimization (cpu = 0:00:42.5) (real = 0:00:13.0) **
[08/27 00:33:19   5758s] *** AreaOpt [finish] : cpu/real = 0:00:42.5/0:00:12.7 (3.4), totSession cpu/real = 1:35:58.0/0:26:15.9 (3.7), mem = 3583.9M
[08/27 00:33:19   5758s] 
[08/27 00:33:19   5758s] =============================================================================================
[08/27 00:33:19   5758s]  Step TAT Report for AreaOpt #3
[08/27 00:33:19   5758s] =============================================================================================
[08/27 00:33:19   5758s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/27 00:33:19   5758s] ---------------------------------------------------------------------------------------------
[08/27 00:33:19   5758s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.9 % )     0:00:00.2 /  0:00:00.2    1.0
[08/27 00:33:19   5758s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 00:33:19   5758s] [ OptSingleIteration     ]      4   0:00:00.3  (   2.6 % )     0:00:11.5 /  0:00:41.4    3.6
[08/27 00:33:19   5758s] [ OptGetWeight           ]    591   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.4
[08/27 00:33:19   5758s] [ OptEval                ]    591   0:00:01.7  (  13.3 % )     0:00:01.7 /  0:00:09.1    5.4
[08/27 00:33:19   5758s] [ OptCommit              ]    591   0:00:00.4  (   3.1 % )     0:00:00.4 /  0:00:00.4    0.9
[08/27 00:33:19   5758s] [ IncrTimingUpdate       ]    292   0:00:08.1  (  63.8 % )     0:00:08.1 /  0:00:28.4    3.5
[08/27 00:33:19   5758s] [ PostCommitDelayCalc    ]    656   0:00:01.0  (   8.3 % )     0:00:01.0 /  0:00:03.2    3.0
[08/27 00:33:19   5758s] [ MISC                   ]          0:00:00.9  (   6.9 % )     0:00:00.9 /  0:00:00.9    1.0
[08/27 00:33:19   5758s] ---------------------------------------------------------------------------------------------
[08/27 00:33:19   5758s]  AreaOpt #3 TOTAL                   0:00:12.7  ( 100.0 % )     0:00:12.7 /  0:00:42.5    3.4
[08/27 00:33:19   5758s] ---------------------------------------------------------------------------------------------
[08/27 00:33:19   5758s] 
[08/27 00:33:19   5758s] End: Area Reclaim Optimization (cpu=0:00:42, real=0:00:13, mem=3466.93M, totSessionCpu=1:35:58).
[08/27 00:33:19   5758s] Placement Snapshot: Density distribution:
[08/27 00:33:19   5758s] [1.00 -  +++]: 0 (0.00%)
[08/27 00:33:19   5758s] [0.95 - 1.00]: 0 (0.00%)
[08/27 00:33:19   5758s] [0.90 - 0.95]: 0 (0.00%)
[08/27 00:33:19   5758s] [0.85 - 0.90]: 4 (0.61%)
[08/27 00:33:19   5758s] [0.80 - 0.85]: 7 (1.06%)
[08/27 00:33:19   5758s] [0.75 - 0.80]: 16 (2.43%)
[08/27 00:33:19   5758s] [0.70 - 0.75]: 14 (2.13%)
[08/27 00:33:19   5758s] [0.65 - 0.70]: 32 (4.86%)
[08/27 00:33:19   5758s] [0.60 - 0.65]: 20 (3.04%)
[08/27 00:33:19   5758s] [0.55 - 0.60]: 15 (2.28%)
[08/27 00:33:19   5758s] [0.50 - 0.55]: 21 (3.19%)
[08/27 00:33:19   5758s] [0.45 - 0.50]: 27 (4.10%)
[08/27 00:33:19   5758s] [0.40 - 0.45]: 34 (5.17%)
[08/27 00:33:19   5758s] [0.35 - 0.40]: 46 (6.99%)
[08/27 00:33:19   5758s] [0.30 - 0.35]: 65 (9.88%)
[08/27 00:33:19   5758s] [0.25 - 0.30]: 88 (13.37%)
[08/27 00:33:19   5758s] [0.20 - 0.25]: 110 (16.72%)
[08/27 00:33:19   5758s] [0.15 - 0.20]: 98 (14.89%)
[08/27 00:33:19   5758s] [0.10 - 0.15]: 37 (5.62%)
[08/27 00:33:19   5758s] [0.05 - 0.10]: 17 (2.58%)
[08/27 00:33:19   5758s] [0.00 - 0.05]: 7 (1.06%)
[08/27 00:33:19   5758s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.3813761.2
[08/27 00:33:19   5758s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3466.9M
[08/27 00:33:19   5758s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3466.9M
[08/27 00:33:19   5758s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3466.9M
[08/27 00:33:19   5758s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.053, REAL:0.054, MEM:3466.9M
[08/27 00:33:19   5758s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.104, REAL:0.105, MEM:3466.9M
[08/27 00:33:19   5758s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.104, REAL:0.105, MEM:3466.9M
[08/27 00:33:19   5758s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3813761.10
[08/27 00:33:19   5758s] OPERPROF: Starting RefinePlace at level 1, MEM:3466.9M
[08/27 00:33:19   5758s] *** Starting refinePlace (1:35:58 mem=3466.9M) ***
[08/27 00:33:19   5758s] Total net bbox length = 1.407e+06 (6.967e+05 7.105e+05) (ext = 4.357e+04)
[08/27 00:33:19   5758s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 00:33:19   5758s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 00:33:19   5758s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:3466.9M
[08/27 00:33:19   5758s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3466.9M
[08/27 00:33:19   5758s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.020, REAL:0.020, MEM:3466.9M
[08/27 00:33:19   5758s] default core: bins with density > 0.750 = 43.11 % ( 338 / 784 )
[08/27 00:33:19   5758s] Density distribution unevenness ratio = 12.350%
[08/27 00:33:19   5758s] RPlace IncrNP: Rollback Lev = -3
[08/27 00:33:19   5758s] RPlace: Density =1.068354, incremental np is triggered.
[08/27 00:33:19   5758s] OPERPROF:     Starting spMPad at level 3, MEM:3466.9M
[08/27 00:33:19   5758s] OPERPROF:       Starting spContextMPad at level 4, MEM:3466.9M
[08/27 00:33:19   5758s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:3466.9M
[08/27 00:33:19   5758s] OPERPROF:     Finished spMPad at level 3, CPU:0.006, REAL:0.006, MEM:3466.9M
[08/27 00:33:19   5758s] nrCritNet: 1.97% ( 827 / 41886 ) cutoffSlk: -1149.9ps stdDelay: 38.4ps
[08/27 00:33:19   5758s] incrNP running in 8 threads.
[08/27 00:33:19   5758s] OPERPROF:     Starting npMain at level 3, MEM:3466.9M
[08/27 00:33:19   5758s] incrNP th 1.000, 0.100
[08/27 00:33:19   5758s] limitMaxMove -1, priorityInstMaxMove 7
[08/27 00:33:19   5758s] SP #FI/SF FL/PI 0/32301 3595/501
[08/27 00:33:19   5758s] OPERPROF:       Starting npPlace at level 4, MEM:3597.7M
[08/27 00:33:19   5759s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[08/27 00:33:19   5759s] No instances found in the vector
[08/27 00:33:19   5759s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3523.7M, DRC: 0)
[08/27 00:33:19   5759s] 0 (out of 0) MH cells were successfully legalized.
[08/27 00:33:20   5761s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[08/27 00:33:20   5761s] No instances found in the vector
[08/27 00:33:20   5761s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3752.6M, DRC: 0)
[08/27 00:33:20   5761s] 0 (out of 0) MH cells were successfully legalized.
[08/27 00:33:20   5762s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[08/27 00:33:20   5762s] No instances found in the vector
[08/27 00:33:20   5762s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3752.6M, DRC: 0)
[08/27 00:33:20   5762s] 0 (out of 0) MH cells were successfully legalized.
[08/27 00:33:21   5763s] OPERPROF:       Finished npPlace at level 4, CPU:4.184, REAL:1.292, MEM:3657.6M
[08/27 00:33:21   5763s] OPERPROF:     Finished npMain at level 3, CPU:4.655, REAL:1.545, MEM:3529.6M
[08/27 00:33:21   5763s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3529.6M
[08/27 00:33:21   5763s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.024, REAL:0.025, MEM:3529.6M
[08/27 00:33:21   5763s] default core: bins with density > 0.750 = 43.88 % ( 344 / 784 )
[08/27 00:33:21   5763s] Density distribution unevenness ratio = 11.745%
[08/27 00:33:21   5763s] RPlace postIncrNP: Density = 1.068354 -> 0.984615.
[08/27 00:33:21   5763s] RPlace postIncrNP Info: Density distribution changes:
[08/27 00:33:21   5763s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[08/27 00:33:21   5763s] [1.05 - 1.10] :	 2 (0.26%) -> 0 (0.00%)
[08/27 00:33:21   5763s] [1.00 - 1.05] :	 4 (0.51%) -> 0 (0.00%)
[08/27 00:33:21   5763s] [0.95 - 1.00] :	 12 (1.53%) -> 5 (0.64%)
[08/27 00:33:21   5763s] [0.90 - 0.95] :	 28 (3.57%) -> 24 (3.06%)
[08/27 00:33:21   5763s] [0.85 - 0.90] :	 99 (12.63%) -> 103 (13.14%)
[08/27 00:33:21   5763s] [0.80 - 0.85] :	 108 (13.78%) -> 131 (16.71%)
[08/27 00:33:21   5763s] [CPU] RefinePlace/IncrNP (cpu=0:00:04.9, real=0:00:02.0, mem=3529.6MB) @(1:35:58 - 1:36:03).
[08/27 00:33:21   5763s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:4.948, REAL:1.840, MEM:3529.6M
[08/27 00:33:21   5763s] Move report: incrNP moves 4072 insts, mean move: 15.62 um, max move: 212.82 um
[08/27 00:33:21   5763s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_RC_3552_0): (1158.72, 809.58) --> (1085.76, 949.44)
[08/27 00:33:21   5763s] Move report: Timing Driven Placement moves 4072 insts, mean move: 15.62 um, max move: 212.82 um
[08/27 00:33:21   5763s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_RC_3552_0): (1158.72, 809.58) --> (1085.76, 949.44)
[08/27 00:33:21   5763s] 	Runtime: CPU: 0:00:05.0 REAL: 0:00:02.0 MEM: 3529.6MB
[08/27 00:33:21   5763s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3529.6M
[08/27 00:33:21   5763s] Starting refinePlace ...
[08/27 00:33:21   5763s] ** Cut row section cpu time 0:00:00.0.
[08/27 00:33:21   5763s]    Spread Effort: high, pre-route mode, useDDP on.
[08/27 00:33:21   5764s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.0, real=0:00:00.0, mem=3529.6MB) @(1:36:03 - 1:36:04).
[08/27 00:33:21   5764s] Move report: preRPlace moves 7228 insts, mean move: 2.52 um, max move: 21.12 um
[08/27 00:33:21   5764s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/ictc_preCTS_FE_RC_3809_0): (1307.04, 764.22) --> (1285.92, 764.22)
[08/27 00:33:21   5764s] 	Length: 11 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_mux2_2
[08/27 00:33:21   5764s] Move report: Detail placement moves 7228 insts, mean move: 2.52 um, max move: 21.12 um
[08/27 00:33:21   5764s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/ictc_preCTS_FE_RC_3809_0): (1307.04, 764.22) --> (1285.92, 764.22)
[08/27 00:33:21   5764s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:00.0 MEM: 3529.6MB
[08/27 00:33:21   5764s] Statistics of distance of Instance movement in refine placement:
[08/27 00:33:21   5764s]   maximum (X+Y) =       214.26 um
[08/27 00:33:21   5764s]   inst (i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_RC_3552_0) with max move: (1158.72, 809.58) -> (1084.32, 949.44)
[08/27 00:33:21   5764s]   mean    (X+Y) =         8.57 um
[08/27 00:33:21   5764s] Total instances flipped for legalization: 32
[08/27 00:33:21   5764s] Summary Report:
[08/27 00:33:21   5764s] Instances move: 9169 (out of 36397 movable)
[08/27 00:33:21   5764s] Instances flipped: 32
[08/27 00:33:21   5764s] Mean displacement: 8.57 um
[08/27 00:33:21   5764s] Max displacement: 214.26 um (Instance: i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_RC_3552_0) (1158.72, 809.58) -> (1084.32, 949.44)
[08/27 00:33:21   5764s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_inv_2
[08/27 00:33:21   5764s] Total instances moved : 9169
[08/27 00:33:21   5764s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.989, REAL:0.390, MEM:3529.6M
[08/27 00:33:21   5764s] Total net bbox length = 1.416e+06 (7.060e+05 7.097e+05) (ext = 4.357e+04)
[08/27 00:33:21   5764s] Runtime: CPU: 0:00:06.0 REAL: 0:00:02.0 MEM: 3529.6MB
[08/27 00:33:21   5764s] [CPU] RefinePlace/total (cpu=0:00:06.0, real=0:00:02.0, mem=3529.6MB) @(1:35:58 - 1:36:04).
[08/27 00:33:21   5764s] *** Finished refinePlace (1:36:04 mem=3529.6M) ***
[08/27 00:33:21   5764s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3813761.10
[08/27 00:33:21   5764s] OPERPROF: Finished RefinePlace at level 1, CPU:6.055, REAL:2.349, MEM:3529.6M
[08/27 00:33:22   5764s] *** maximum move = 214.26 um ***
[08/27 00:33:22   5764s] *** Finished re-routing un-routed nets (3529.6M) ***
[08/27 00:33:22   5766s] TotalInstCnt at stopUpdate before init: 36,397
[08/27 00:33:22   5766s] OPERPROF: Starting DPlace-Init at level 1, MEM:3529.6M
[08/27 00:33:22   5766s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 00:33:22   5766s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3529.6M
[08/27 00:33:22   5766s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:33:22   5766s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.031, REAL:0.032, MEM:3529.6M
[08/27 00:33:22   5766s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3529.6MB).
[08/27 00:33:22   5766s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.092, REAL:0.092, MEM:3529.6M
[08/27 00:33:22   5766s] TotalInstCnt at stopUpdate after init: 36,397
[08/27 00:33:22   5766s] 
[08/27 00:33:22   5766s] *** Finish Physical Update (cpu=0:00:08.3 real=0:00:03.0 mem=3529.6M) ***
[08/27 00:33:22   5766s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.3813761.2
[08/27 00:33:23   5766s] ** GigaOpt Optimizer WNS Slack -1.354 TNS Slack -2044.435 Density 68.86
[08/27 00:33:23   5766s] Skipped Place ECO bump recovery (WNS opt)
[08/27 00:33:23   5766s] Optimizer WNS Pass 1
[08/27 00:33:23   5766s] OptDebug: Start of Optimizer WNS Pass 1: in2out in2reg reg2out default* WNS -1.354 TNS -18.570; mem2reg* WNS 0.012 TNS 0.000; reg2mem* WNS -0.055 TNS -0.055; reg2reg* WNS -1.262 TNS -2025.810; HEPG WNS -1.262 TNS -2025.865; all paths WNS -1.354 TNS -2044.435
[08/27 00:33:23   5767s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[08/27 00:33:23   5767s] Info: End MT loop @oiCellDelayCachingJob.
[08/27 00:33:23   5767s] Active Path Group: mem2reg reg2mem reg2reg  
[08/27 00:33:23   5767s] +--------+---------+---------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:33:23   5767s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/27 00:33:23   5767s] +--------+---------+---------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:33:23   5767s] |  -1.262|   -1.354|-2025.865|-2044.435|    68.86%|   0:00:00.0| 3529.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:33:23   5767s] |        |         |         |         |          |            |        |            |         | 72__reg/D                                          |
[08/27 00:33:24   5768s] |  -1.217|   -1.354|-1920.390|-1938.959|    68.87%|   0:00:01.0| 3529.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:33:24   5768s] |        |         |         |         |          |            |        |            |         | 72__reg/D                                          |
[08/27 00:33:24   5770s] |  -1.192|   -1.354|-1867.669|-1886.239|    68.87%|   0:00:00.0| 3529.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:33:24   5770s] |        |         |         |         |          |            |        |            |         | 72__reg/D                                          |
[08/27 00:33:26   5776s] |  -1.166|   -1.429|-1815.104|-1833.749|    68.86%|   0:00:02.0| 3586.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:33:26   5776s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1892__reg/D                          |
[08/27 00:33:26   5778s] |  -1.152|   -1.429|-1780.053|-1798.698|    68.87%|   0:00:00.0| 3586.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:33:26   5778s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1892__reg/D                          |
[08/27 00:33:27   5779s] |  -1.131|   -1.429|-1731.815|-1750.460|    68.87%|   0:00:01.0| 3586.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:33:27   5779s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1892__reg/D                          |
[08/27 00:33:27   5781s] |  -1.112|   -1.429|-1687.687|-1706.331|    68.89%|   0:00:00.0| 3586.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:33:27   5781s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1892__reg/D                          |
[08/27 00:33:28   5786s] |  -1.098|   -1.429|-1671.665|-1690.309|    68.90%|   0:00:01.0| 3586.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:33:28   5786s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:33:28   5787s] |  -1.077|   -1.429|-1626.373|-1645.018|    68.91%|   0:00:00.0| 3586.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:33:28   5787s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:33:29   5791s] |  -1.058|   -1.429|-1580.068|-1598.712|    68.93%|   0:00:01.0| 3586.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:33:29   5791s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:33:30   5796s] |  -1.049|   -1.474|-1566.418|-1585.108|    68.94%|   0:00:01.0| 3625.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:33:30   5796s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1892__reg/D                          |
[08/27 00:33:31   5800s] |  -1.025|   -1.474|-1526.582|-1545.272|    68.96%|   0:00:01.0| 3663.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:33:31   5800s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1892__reg/D                          |
[08/27 00:33:32   5804s] |  -1.021|   -1.474|-1517.407|-1536.096|    68.99%|   0:00:01.0| 3663.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:33:32   5804s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1892__reg/D                          |
[08/27 00:33:32   5805s] |  -0.989|   -1.474|-1457.854|-1476.543|    68.99%|   0:00:00.0| 3663.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:33:32   5805s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1892__reg/D                          |
[08/27 00:33:33   5809s] |  -0.972|   -1.473|-1437.296|-1455.984|    69.02%|   0:00:01.0| 3663.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:33:33   5809s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1892__reg/D                          |
[08/27 00:33:33   5813s] |  -0.948|   -1.473|-1408.820|-1427.509|    69.03%|   0:00:00.0| 3663.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:33:33   5813s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1892__reg/D                          |
[08/27 00:33:34   5816s] |  -0.931|   -1.473|-1375.073|-1393.762|    69.04%|   0:00:01.0| 3663.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:33:34   5816s] |        |         |         |         |          |            |        |            |         | 82__reg/D                                          |
[08/27 00:33:34   5819s] |  -0.916|   -1.473|-1346.108|-1364.797|    69.05%|   0:00:00.0| 3663.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:33:34   5819s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1892__reg/D                          |
[08/27 00:33:35   5824s] |  -0.911|   -1.474|-1335.240|-1353.931|    69.08%|   0:00:01.0| 3663.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:33:35   5824s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1892__reg/D                          |
[08/27 00:33:36   5827s] |  -0.906|   -1.474|-1345.557|-1364.248|    69.09%|   0:00:01.0| 3663.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:33:36   5827s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_26__reg/D           |
[08/27 00:33:36   5829s] |  -0.887|   -1.474|-1304.831|-1323.522|    69.10%|   0:00:00.0| 3663.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:33:36   5829s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1894__reg/D                          |
[08/27 00:33:39   5846s] |  -0.875|   -1.474|-1282.219|-1300.909|    69.12%|   0:00:03.0| 3720.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:33:39   5846s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:33:40   5854s] |  -0.869|   -1.475|-1269.018|-1287.709|    69.15%|   0:00:01.0| 3720.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:33:40   5854s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:33:41   5857s] |  -0.860|   -1.475|-1246.202|-1264.893|    69.14%|   0:00:01.0| 3720.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:33:41   5857s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:33:44   5871s] |  -0.857|   -1.475|-1241.177|-1259.869|    69.13%|   0:00:03.0| 3717.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:33:44   5871s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:33:45   5877s] |  -0.850|   -1.475|-1222.040|-1240.731|    69.15%|   0:00:01.0| 3717.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:33:45   5877s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:33:45   5879s] |  -0.850|   -1.475|-1222.033|-1240.724|    69.15%|   0:00:00.0| 3717.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:33:45   5879s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:33:45   5879s] |  -0.849|   -1.475|-1219.849|-1238.540|    69.15%|   0:00:00.0| 3717.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:33:45   5879s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:33:46   5881s] |  -0.849|   -1.475|-1219.849|-1238.540|    69.15%|   0:00:01.0| 3717.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:33:46   5881s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:33:48   5892s] |  -0.849|   -1.475|-1215.824|-1234.515|    69.22%|   0:00:02.0| 3717.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:33:48   5892s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:33:49   5897s] |  -0.849|   -1.480|-1214.478|-1233.174|    69.25%|   0:00:01.0| 3717.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:33:49   5897s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:33:50   5902s] |  -0.849|   -1.480|-1216.094|-1234.790|    69.29%|   0:00:01.0| 3717.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:33:50   5902s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:33:50   5902s] +--------+---------+---------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:33:50   5902s] 
[08/27 00:33:50   5902s] *** Finish Core Optimize Step (cpu=0:02:15 real=0:00:27.0 mem=3717.4M) ***
[08/27 00:33:50   5902s] Active Path Group: mem2reg reg2mem  
[08/27 00:33:50   5902s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:33:50   5902s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/27 00:33:50   5902s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:33:50   5902s] |   0.012|   -1.480|   0.000|-1234.790|    69.29%|   0:00:00.0| 3717.4M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:33:50   5902s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_17__reg/D                       |
[08/27 00:33:51   5902s] |   0.043|   -1.480|   0.000|-1234.790|    69.29%|   0:00:01.0| 3717.4M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:33:51   5902s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_17__reg/D                       |
[08/27 00:33:51   5902s] |   0.043|   -1.480|   0.000|-1234.790|    69.29%|   0:00:00.0| 3717.4M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:33:51   5902s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_17__reg/D                       |
[08/27 00:33:51   5902s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:33:51   5902s] 
[08/27 00:33:51   5902s] *** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:01.0 mem=3717.4M) ***
[08/27 00:33:51   5902s] Active Path Group: in2out in2reg reg2out default 
[08/27 00:33:51   5903s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:33:51   5903s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/27 00:33:51   5903s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:33:51   5903s] |  -1.480|   -1.480| -18.696|-1234.790|    69.29%|   0:00:00.0| 3717.4M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:33:53   5911s] |  -1.275|   -1.275| -18.491|-1234.628|    69.31%|   0:00:02.0| 3717.4M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:33:53   5913s] |  -1.269|   -1.269| -18.485|-1234.623|    69.31%|   0:00:00.0| 3717.4M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:33:54   5915s] |  -1.269|   -1.269| -18.485|-1234.622|    69.32%|   0:00:01.0| 3717.4M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:33:54   5915s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:33:54   5915s] 
[08/27 00:33:54   5915s] *** Finish Core Optimize Step (cpu=0:00:12.5 real=0:00:03.0 mem=3717.4M) ***
[08/27 00:33:54   5915s] 
[08/27 00:33:54   5915s] *** Finished Optimize Step Cumulative (cpu=0:02:28 real=0:00:31.0 mem=3717.4M) ***
[08/27 00:33:54   5915s] OptDebug: End of Optimizer WNS Pass 1: in2out in2reg reg2out default* WNS -1.269 TNS -18.485; mem2reg* WNS 0.043 TNS 0.000; reg2mem* WNS 0.140 TNS 0.000; reg2reg* WNS -0.849 TNS -1216.138; HEPG WNS -0.849 TNS -1216.138; all paths WNS -1.269 TNS -1234.622
[08/27 00:33:54   5915s] ** GigaOpt Optimizer WNS Slack -1.269 TNS Slack -1234.622 Density 69.32
[08/27 00:33:54   5915s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.3813761.3
[08/27 00:33:54   5915s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3717.4M
[08/27 00:33:54   5915s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3717.4M
[08/27 00:33:54   5915s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3717.4M
[08/27 00:33:54   5915s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.052, REAL:0.052, MEM:3717.4M
[08/27 00:33:54   5915s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.098, REAL:0.099, MEM:3717.4M
[08/27 00:33:54   5915s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.099, REAL:0.099, MEM:3717.4M
[08/27 00:33:54   5915s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3813761.11
[08/27 00:33:54   5915s] OPERPROF: Starting RefinePlace at level 1, MEM:3717.4M
[08/27 00:33:54   5915s] *** Starting refinePlace (1:38:36 mem=3717.4M) ***
[08/27 00:33:54   5915s] Total net bbox length = 1.421e+06 (7.091e+05 7.124e+05) (ext = 4.357e+04)
[08/27 00:33:54   5915s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 00:33:54   5915s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 00:33:54   5915s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:3717.4M
[08/27 00:33:54   5915s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3717.4M
[08/27 00:33:54   5915s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.018, REAL:0.018, MEM:3717.4M
[08/27 00:33:54   5915s] default core: bins with density > 0.750 = 44.13 % ( 346 / 784 )
[08/27 00:33:54   5915s] Density distribution unevenness ratio = 11.552%
[08/27 00:33:54   5915s] RPlace IncrNP Skipped
[08/27 00:33:54   5915s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3717.4MB) @(1:38:36 - 1:38:36).
[08/27 00:33:54   5915s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.024, REAL:0.024, MEM:3717.4M
[08/27 00:33:54   5915s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 00:33:54   5915s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3717.4MB
[08/27 00:33:54   5915s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3717.4M
[08/27 00:33:54   5915s] Starting refinePlace ...
[08/27 00:33:54   5916s] ** Cut row section cpu time 0:00:00.0.
[08/27 00:33:54   5916s]    Spread Effort: high, pre-route mode, useDDP on.
[08/27 00:33:54   5916s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.8, real=0:00:00.0, mem=3717.4MB) @(1:38:36 - 1:38:37).
[08/27 00:33:54   5916s] Move report: preRPlace moves 3444 insts, mean move: 2.54 um, max move: 32.16 um
[08/27 00:33:54   5916s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_compressed_i_3__reg): (1191.36, 813.36) --> (1159.20, 813.36)
[08/27 00:33:54   5916s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/27 00:33:54   5916s] Move report: Detail placement moves 3444 insts, mean move: 2.54 um, max move: 32.16 um
[08/27 00:33:54   5916s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_compressed_i_3__reg): (1191.36, 813.36) --> (1159.20, 813.36)
[08/27 00:33:54   5916s] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 3717.4MB
[08/27 00:33:54   5916s] Statistics of distance of Instance movement in refine placement:
[08/27 00:33:54   5916s]   maximum (X+Y) =        32.16 um
[08/27 00:33:54   5916s]   inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_compressed_i_3__reg) with max move: (1191.36, 813.36) -> (1159.2, 813.36)
[08/27 00:33:54   5916s]   mean    (X+Y) =         2.54 um
[08/27 00:33:54   5916s] Summary Report:
[08/27 00:33:54   5916s] Instances move: 3444 (out of 36812 movable)
[08/27 00:33:54   5916s] Instances flipped: 0
[08/27 00:33:54   5916s] Mean displacement: 2.54 um
[08/27 00:33:54   5916s] Max displacement: 32.16 um (Instance: i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_compressed_i_3__reg) (1191.36, 813.36) -> (1159.2, 813.36)
[08/27 00:33:54   5916s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/27 00:33:54   5916s] Total instances moved : 3444
[08/27 00:33:54   5916s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.872, REAL:0.346, MEM:3717.4M
[08/27 00:33:54   5916s] Total net bbox length = 1.428e+06 (7.148e+05 7.130e+05) (ext = 4.357e+04)
[08/27 00:33:54   5916s] Runtime: CPU: 0:00:01.0 REAL: 0:00:00.0 MEM: 3717.4MB
[08/27 00:33:54   5916s] [CPU] RefinePlace/total (cpu=0:00:01.0, real=0:00:00.0, mem=3717.4MB) @(1:38:36 - 1:38:37).
[08/27 00:33:54   5916s] *** Finished refinePlace (1:38:37 mem=3717.4M) ***
[08/27 00:33:54   5916s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3813761.11
[08/27 00:33:54   5916s] OPERPROF: Finished RefinePlace at level 1, CPU:1.017, REAL:0.492, MEM:3717.4M
[08/27 00:33:55   5917s] *** maximum move = 32.16 um ***
[08/27 00:33:55   5917s] *** Finished re-routing un-routed nets (3717.4M) ***
[08/27 00:33:55   5917s] TotalInstCnt at stopUpdate before init: 36,812
[08/27 00:33:55   5917s] OPERPROF: Starting DPlace-Init at level 1, MEM:3717.4M
[08/27 00:33:55   5917s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 00:33:55   5917s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3717.4M
[08/27 00:33:55   5917s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:33:55   5917s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.037, REAL:0.038, MEM:3717.4M
[08/27 00:33:55   5917s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3717.4MB).
[08/27 00:33:55   5917s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.103, REAL:0.105, MEM:3717.4M
[08/27 00:33:55   5918s] TotalInstCnt at stopUpdate after init: 36,812
[08/27 00:33:55   5918s] 
[08/27 00:33:55   5918s] *** Finish Physical Update (cpu=0:00:02.6 real=0:00:01.0 mem=3717.4M) ***
[08/27 00:33:55   5918s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.3813761.3
[08/27 00:33:56   5918s] ** GigaOpt Optimizer WNS Slack -1.269 TNS Slack -1239.820 Density 69.32
[08/27 00:33:56   5918s] Skipped Place ECO bump recovery (WNS opt)
[08/27 00:33:56   5918s] Optimizer WNS Pass 2
[08/27 00:33:56   5918s] OptDebug: Start of Optimizer WNS Pass 2: in2out in2reg reg2out default* WNS -1.269 TNS -18.485; mem2reg* WNS 0.043 TNS 0.000; reg2mem* WNS 0.140 TNS 0.000; reg2reg* WNS -0.882 TNS -1221.335; HEPG WNS -0.882 TNS -1221.335; all paths WNS -1.269 TNS -1239.820
[08/27 00:33:56   5918s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[08/27 00:33:56   5918s] Info: End MT loop @oiCellDelayCachingJob.
[08/27 00:33:56   5918s] Active Path Group: mem2reg reg2mem reg2reg  
[08/27 00:33:56   5918s] +--------+---------+---------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:33:56   5918s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/27 00:33:56   5918s] +--------+---------+---------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:33:56   5918s] |  -0.882|   -1.269|-1221.335|-1239.820|    69.32%|   0:00:00.0| 3717.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:33:56   5918s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_45__reg/D           |
[08/27 00:33:57   5922s] |  -0.847|   -1.357|-1202.149|-1220.722|    69.33%|   0:00:01.0| 3717.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:33:57   5922s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_45__reg/D           |
[08/27 00:34:01   5947s] |  -0.830|   -1.357|-1172.524|-1191.097|    69.34%|   0:00:04.0| 3717.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:34:01   5947s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:34:03   5961s] |  -0.824|   -1.356|-1157.359|-1175.931|    69.35%|   0:00:02.0| 3717.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:34:03   5961s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:34:06   5977s] |  -0.821|   -1.357|-1150.718|-1169.291|    69.37%|   0:00:03.0| 3836.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:34:06   5977s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:34:06   5980s] |  -0.811|   -1.357|-1129.768|-1148.341|    69.37%|   0:00:00.0| 3836.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:34:06   5980s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:34:09   5995s] |  -0.808|   -1.357|-1124.041|-1142.614|    69.39%|   0:00:03.0| 3836.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:34:09   5995s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:34:10   6002s] |  -0.808|   -1.357|-1116.688|-1135.261|    69.41%|   0:00:01.0| 3836.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:34:10   6002s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:34:10   6003s] |  -0.808|   -1.357|-1116.291|-1134.864|    69.41%|   0:00:00.0| 3836.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:34:10   6003s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:34:15   6037s] |  -0.807|   -1.357|-1106.491|-1125.064|    69.40%|   0:00:05.0| 3836.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:34:15   6037s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:34:16   6044s] |  -0.807|   -1.357|-1106.465|-1125.038|    69.43%|   0:00:01.0| 3836.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:34:16   6044s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:34:18   6051s] |  -0.804|   -1.355|-1099.369|-1117.940|    69.45%|   0:00:02.0| 3836.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:34:18   6051s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:34:18   6054s] |  -0.803|   -1.355|-1096.215|-1114.786|    69.46%|   0:00:00.0| 3836.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:34:18   6054s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:34:20   6061s] |  -0.803|   -1.355|-1096.177|-1114.749|    69.47%|   0:00:02.0| 3836.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:34:20   6061s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:34:22   6073s] |  -0.803|   -1.372|-1092.948|-1111.536|    69.61%|   0:00:02.0| 3836.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:34:22   6073s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:34:22   6073s] |  -0.803|   -1.373|-1092.948|-1111.536|    69.61%|   0:00:00.0| 3836.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:34:22   6073s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:34:22   6073s] +--------+---------+---------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:34:22   6073s] 
[08/27 00:34:22   6073s] *** Finish Core Optimize Step (cpu=0:02:35 real=0:00:26.0 mem=3836.9M) ***
[08/27 00:34:22   6073s] Active Path Group: in2out in2reg reg2out default 
[08/27 00:34:22   6073s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:34:22   6073s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/27 00:34:22   6073s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:34:22   6073s] |  -1.373|   -1.373| -18.588|-1111.536|    69.61%|   0:00:00.0| 3836.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:34:25   6084s] |  -1.227|   -1.227| -18.443|-1143.103|    69.62%|   0:00:03.0| 3836.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:34:25   6086s] |  -1.225|   -1.225| -18.441|-1143.101|    69.62%|   0:00:00.0| 3836.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:34:26   6090s] |  -1.225|   -1.225| -18.441|-1142.468|    69.63%|   0:00:01.0| 3836.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:34:26   6090s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:34:26   6090s] 
[08/27 00:34:26   6090s] *** Finish Core Optimize Step (cpu=0:00:16.5 real=0:00:04.0 mem=3836.9M) ***
[08/27 00:34:26   6090s] 
[08/27 00:34:26   6090s] *** Finished Optimize Step Cumulative (cpu=0:02:51 real=0:00:30.0 mem=3836.9M) ***
[08/27 00:34:26   6090s] OptDebug: End of Optimizer WNS Pass 2: in2out in2reg reg2out default* WNS -1.225 TNS -18.441; mem2reg* WNS 0.043 TNS 0.000; reg2mem* WNS 0.173 TNS 0.000; reg2reg* WNS -0.818 TNS -1124.027; HEPG WNS -0.818 TNS -1124.027; all paths WNS -1.225 TNS -1142.468
[08/27 00:34:26   6090s] ** GigaOpt Optimizer WNS Slack -1.225 TNS Slack -1142.468 Density 69.63
[08/27 00:34:26   6090s] Placement Snapshot: Density distribution:
[08/27 00:34:26   6090s] [1.00 -  +++]: 0 (0.00%)
[08/27 00:34:26   6090s] [0.95 - 1.00]: 0 (0.00%)
[08/27 00:34:26   6090s] [0.90 - 0.95]: 0 (0.00%)
[08/27 00:34:26   6090s] [0.85 - 0.90]: 3 (0.46%)
[08/27 00:34:26   6090s] [0.80 - 0.85]: 7 (1.06%)
[08/27 00:34:26   6090s] [0.75 - 0.80]: 16 (2.43%)
[08/27 00:34:26   6090s] [0.70 - 0.75]: 8 (1.22%)
[08/27 00:34:26   6090s] [0.65 - 0.70]: 26 (3.95%)
[08/27 00:34:26   6090s] [0.60 - 0.65]: 23 (3.50%)
[08/27 00:34:26   6090s] [0.55 - 0.60]: 17 (2.58%)
[08/27 00:34:26   6090s] [0.50 - 0.55]: 22 (3.34%)
[08/27 00:34:26   6090s] [0.45 - 0.50]: 27 (4.10%)
[08/27 00:34:26   6090s] [0.40 - 0.45]: 29 (4.41%)
[08/27 00:34:26   6090s] [0.35 - 0.40]: 46 (6.99%)
[08/27 00:34:26   6090s] [0.30 - 0.35]: 66 (10.03%)
[08/27 00:34:26   6090s] [0.25 - 0.30]: 90 (13.68%)
[08/27 00:34:26   6090s] [0.20 - 0.25]: 109 (16.57%)
[08/27 00:34:26   6090s] [0.15 - 0.20]: 110 (16.72%)
[08/27 00:34:26   6090s] [0.10 - 0.15]: 46 (6.99%)
[08/27 00:34:26   6090s] [0.05 - 0.10]: 13 (1.98%)
[08/27 00:34:26   6090s] [0.00 - 0.05]: 0 (0.00%)
[08/27 00:34:26   6090s] Begin: Area Reclaim Optimization
[08/27 00:34:26   6090s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:41:30.3/0:27:23.3 (3.7), mem = 3836.9M
[08/27 00:34:27   6091s] Reclaim Optimization WNS Slack -1.225  TNS Slack -1142.468 Density 69.63
[08/27 00:34:27   6091s] +----------+---------+--------+---------+------------+--------+
[08/27 00:34:27   6091s] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[08/27 00:34:27   6091s] +----------+---------+--------+---------+------------+--------+
[08/27 00:34:27   6091s] |    69.63%|        -|  -1.225|-1142.468|   0:00:00.0| 3836.9M|
[08/27 00:34:27   6091s] #optDebug: <stH: 3.7800 MiSeL: 84.8240>
[08/27 00:34:29   6100s] |    69.45%|      177|  -1.224|-1140.367|   0:00:02.0| 3836.9M|
[08/27 00:34:35   6123s] |    69.29%|      602|  -1.215|-1229.320|   0:00:06.0| 3836.9M|
[08/27 00:34:36   6123s] |    69.29%|        1|  -1.215|-1229.320|   0:00:01.0| 3836.9M|
[08/27 00:34:36   6124s] |    69.29%|        0|  -1.215|-1229.320|   0:00:00.0| 3836.9M|
[08/27 00:34:36   6124s] +----------+---------+--------+---------+------------+--------+
[08/27 00:34:36   6124s] Reclaim Optimization End WNS Slack -1.215  TNS Slack -1229.320 Density 69.29
[08/27 00:34:36   6124s] 
[08/27 00:34:36   6124s] ** Summary: Restruct = 0 Buffer Deletion = 136 Declone = 53 Resize = 361 **
[08/27 00:34:36   6124s] --------------------------------------------------------------
[08/27 00:34:36   6124s] |                                   | Total     | Sequential |
[08/27 00:34:36   6124s] --------------------------------------------------------------
[08/27 00:34:36   6124s] | Num insts resized                 |     361  |       1    |
[08/27 00:34:36   6124s] | Num insts undone                  |     241  |       0    |
[08/27 00:34:36   6124s] | Num insts Downsized               |     361  |       1    |
[08/27 00:34:36   6124s] | Num insts Samesized               |       0  |       0    |
[08/27 00:34:36   6124s] | Num insts Upsized                 |       0  |       0    |
[08/27 00:34:36   6124s] | Num multiple commits+uncommits    |       2  |       -    |
[08/27 00:34:36   6124s] --------------------------------------------------------------
[08/27 00:34:36   6124s] End: Core Area Reclaim Optimization (cpu = 0:00:33.9) (real = 0:00:10.0) **
[08/27 00:34:36   6124s] *** AreaOpt [finish] : cpu/real = 0:00:33.9/0:00:09.8 (3.5), totSession cpu/real = 1:42:04.3/0:27:33.1 (3.7), mem = 3836.9M
[08/27 00:34:36   6124s] 
[08/27 00:34:36   6124s] =============================================================================================
[08/27 00:34:36   6124s]  Step TAT Report for AreaOpt #4
[08/27 00:34:36   6124s] =============================================================================================
[08/27 00:34:36   6124s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/27 00:34:36   6124s] ---------------------------------------------------------------------------------------------
[08/27 00:34:36   6124s] [ SlackTraversorInit     ]      1   0:00:00.2  (   2.3 % )     0:00:00.2 /  0:00:00.2    1.0
[08/27 00:34:36   6124s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 00:34:36   6124s] [ OptSingleIteration     ]      4   0:00:00.3  (   2.7 % )     0:00:08.7 /  0:00:32.8    3.8
[08/27 00:34:36   6124s] [ OptGetWeight           ]    509   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.3
[08/27 00:34:36   6124s] [ OptEval                ]    509   0:00:01.5  (  15.3 % )     0:00:01.5 /  0:00:08.7    5.8
[08/27 00:34:36   6124s] [ OptCommit              ]    509   0:00:00.2  (   2.3 % )     0:00:00.2 /  0:00:00.2    0.8
[08/27 00:34:36   6124s] [ IncrTimingUpdate       ]    217   0:00:05.9  (  60.5 % )     0:00:05.9 /  0:00:21.6    3.6
[08/27 00:34:36   6124s] [ PostCommitDelayCalc    ]    570   0:00:00.7  (   7.3 % )     0:00:00.7 /  0:00:02.0    2.8
[08/27 00:34:36   6124s] [ MISC                   ]          0:00:00.9  (   9.4 % )     0:00:00.9 /  0:00:00.9    1.0
[08/27 00:34:36   6124s] ---------------------------------------------------------------------------------------------
[08/27 00:34:36   6124s]  AreaOpt #4 TOTAL                   0:00:09.8  ( 100.0 % )     0:00:09.8 /  0:00:33.9    3.5
[08/27 00:34:36   6124s] ---------------------------------------------------------------------------------------------
[08/27 00:34:36   6124s] 
[08/27 00:34:36   6124s] End: Area Reclaim Optimization (cpu=0:00:34, real=0:00:10, mem=3538.89M, totSessionCpu=1:42:04).
[08/27 00:34:36   6124s] Placement Snapshot: Density distribution:
[08/27 00:34:36   6124s] [1.00 -  +++]: 0 (0.00%)
[08/27 00:34:36   6124s] [0.95 - 1.00]: 0 (0.00%)
[08/27 00:34:36   6124s] [0.90 - 0.95]: 0 (0.00%)
[08/27 00:34:36   6124s] [0.85 - 0.90]: 3 (0.46%)
[08/27 00:34:36   6124s] [0.80 - 0.85]: 7 (1.06%)
[08/27 00:34:36   6124s] [0.75 - 0.80]: 16 (2.43%)
[08/27 00:34:36   6124s] [0.70 - 0.75]: 11 (1.67%)
[08/27 00:34:36   6124s] [0.65 - 0.70]: 24 (3.65%)
[08/27 00:34:36   6124s] [0.60 - 0.65]: 25 (3.80%)
[08/27 00:34:36   6124s] [0.55 - 0.60]: 18 (2.74%)
[08/27 00:34:36   6124s] [0.50 - 0.55]: 20 (3.04%)
[08/27 00:34:36   6124s] [0.45 - 0.50]: 28 (4.26%)
[08/27 00:34:36   6124s] [0.40 - 0.45]: 28 (4.26%)
[08/27 00:34:36   6124s] [0.35 - 0.40]: 50 (7.60%)
[08/27 00:34:36   6124s] [0.30 - 0.35]: 64 (9.73%)
[08/27 00:34:36   6124s] [0.25 - 0.30]: 92 (13.98%)
[08/27 00:34:36   6124s] [0.20 - 0.25]: 108 (16.41%)
[08/27 00:34:36   6124s] [0.15 - 0.20]: 106 (16.11%)
[08/27 00:34:36   6124s] [0.10 - 0.15]: 46 (6.99%)
[08/27 00:34:36   6124s] [0.05 - 0.10]: 12 (1.82%)
[08/27 00:34:36   6124s] [0.00 - 0.05]: 0 (0.00%)
[08/27 00:34:36   6124s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.3813761.4
[08/27 00:34:36   6124s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3538.9M
[08/27 00:34:36   6124s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3538.9M
[08/27 00:34:36   6124s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3538.9M
[08/27 00:34:36   6124s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.057, REAL:0.057, MEM:3538.9M
[08/27 00:34:36   6124s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.109, REAL:0.110, MEM:3538.9M
[08/27 00:34:36   6124s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.109, REAL:0.110, MEM:3538.9M
[08/27 00:34:36   6124s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3813761.12
[08/27 00:34:36   6124s] OPERPROF: Starting RefinePlace at level 1, MEM:3538.9M
[08/27 00:34:36   6124s] *** Starting refinePlace (1:42:05 mem=3538.9M) ***
[08/27 00:34:36   6124s] Total net bbox length = 1.436e+06 (7.189e+05 7.168e+05) (ext = 4.357e+04)
[08/27 00:34:36   6124s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 00:34:36   6124s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 00:34:36   6124s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:3538.9M
[08/27 00:34:36   6124s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3538.9M
[08/27 00:34:36   6124s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.018, REAL:0.018, MEM:3538.9M
[08/27 00:34:36   6124s] default core: bins with density > 0.750 = 43.88 % ( 344 / 784 )
[08/27 00:34:36   6124s] Density distribution unevenness ratio = 11.570%
[08/27 00:34:36   6124s] RPlace IncrNP Skipped
[08/27 00:34:36   6124s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3538.9MB) @(1:42:05 - 1:42:05).
[08/27 00:34:36   6124s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.023, REAL:0.024, MEM:3538.9M
[08/27 00:34:36   6124s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 00:34:36   6124s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3538.9MB
[08/27 00:34:36   6124s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3538.9M
[08/27 00:34:36   6124s] Starting refinePlace ...
[08/27 00:34:36   6124s] ** Cut row section cpu time 0:00:00.0.
[08/27 00:34:36   6124s]    Spread Effort: high, pre-route mode, useDDP on.
[08/27 00:34:37   6125s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.9, real=0:00:00.0, mem=3546.5MB) @(1:42:05 - 1:42:06).
[08/27 00:34:37   6125s] Move report: preRPlace moves 3078 insts, mean move: 2.44 um, max move: 23.52 um
[08/27 00:34:37   6125s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/rf_reg_56__reg): (1302.24, 866.28) --> (1278.72, 866.28)
[08/27 00:34:37   6125s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/27 00:34:37   6125s] Move report: Detail placement moves 3078 insts, mean move: 2.44 um, max move: 23.52 um
[08/27 00:34:37   6125s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/rf_reg_56__reg): (1302.24, 866.28) --> (1278.72, 866.28)
[08/27 00:34:37   6125s] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 3546.5MB
[08/27 00:34:37   6125s] Statistics of distance of Instance movement in refine placement:
[08/27 00:34:37   6125s]   maximum (X+Y) =        23.52 um
[08/27 00:34:37   6125s]   inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/rf_reg_56__reg) with max move: (1302.24, 866.28) -> (1278.72, 866.28)
[08/27 00:34:37   6125s]   mean    (X+Y) =         2.44 um
[08/27 00:34:37   6125s] Summary Report:
[08/27 00:34:37   6125s] Instances move: 3078 (out of 36972 movable)
[08/27 00:34:37   6125s] Instances flipped: 0
[08/27 00:34:37   6125s] Mean displacement: 2.44 um
[08/27 00:34:37   6125s] Max displacement: 23.52 um (Instance: i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/rf_reg_56__reg) (1302.24, 866.28) -> (1278.72, 866.28)
[08/27 00:34:37   6125s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/27 00:34:37   6125s] Total instances moved : 3078
[08/27 00:34:37   6125s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.912, REAL:0.378, MEM:3546.5M
[08/27 00:34:37   6125s] Total net bbox length = 1.441e+06 (7.234e+05 7.174e+05) (ext = 4.357e+04)
[08/27 00:34:37   6125s] Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 3546.5MB
[08/27 00:34:37   6125s] [CPU] RefinePlace/total (cpu=0:00:01.0, real=0:00:01.0, mem=3546.5MB) @(1:42:05 - 1:42:06).
[08/27 00:34:37   6125s] *** Finished refinePlace (1:42:06 mem=3546.5M) ***
[08/27 00:34:37   6125s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3813761.12
[08/27 00:34:37   6125s] OPERPROF: Finished RefinePlace at level 1, CPU:1.071, REAL:0.538, MEM:3546.5M
[08/27 00:34:37   6126s] *** maximum move = 23.52 um ***
[08/27 00:34:37   6126s] *** Finished re-routing un-routed nets (3546.5M) ***
[08/27 00:34:37   6126s] TotalInstCnt at stopUpdate before init: 36,972
[08/27 00:34:37   6126s] OPERPROF: Starting DPlace-Init at level 1, MEM:3546.5M
[08/27 00:34:37   6126s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 00:34:37   6126s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3546.5M
[08/27 00:34:37   6126s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:34:37   6126s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.028, REAL:0.028, MEM:3546.5M
[08/27 00:34:37   6126s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3546.5MB).
[08/27 00:34:37   6126s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.081, REAL:0.081, MEM:3546.5M
[08/27 00:34:37   6126s] TotalInstCnt at stopUpdate after init: 36,972
[08/27 00:34:37   6126s] 
[08/27 00:34:37   6126s] *** Finish Physical Update (cpu=0:00:02.2 real=0:00:01.0 mem=3546.5M) ***
[08/27 00:34:37   6126s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.3813761.4
[08/27 00:34:38   6126s] ** GigaOpt Optimizer WNS Slack -1.215 TNS Slack -1229.509 Density 69.29
[08/27 00:34:38   6126s] Skipped Place ECO bump recovery (WNS opt)
[08/27 00:34:38   6126s] Optimizer WNS Pass 3
[08/27 00:34:38   6126s] OptDebug: Start of Optimizer WNS Pass 3: in2out in2reg reg2out default* WNS -1.215 TNS -18.431; mem2reg* WNS 0.011 TNS 0.000; reg2mem* WNS 0.223 TNS 0.000; reg2reg* WNS -0.858 TNS -1211.078; HEPG WNS -0.858 TNS -1211.078; all paths WNS -1.215 TNS -1229.509
[08/27 00:34:38   6127s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[08/27 00:34:38   6127s] Info: End MT loop @oiCellDelayCachingJob.
[08/27 00:34:38   6127s] Active Path Group: mem2reg reg2mem reg2reg  
[08/27 00:34:38   6127s] +--------+---------+---------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:34:38   6127s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/27 00:34:38   6127s] +--------+---------+---------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:34:38   6127s] |  -0.858|   -1.215|-1211.078|-1229.509|    69.29%|   0:00:00.0| 3546.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:34:38   6127s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:34:39   6128s] |  -0.809|   -1.215|-1107.503|-1125.934|    69.28%|   0:00:01.0| 3546.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:34:39   6128s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:34:39   6133s] |  -0.797|   -1.215|-1102.184|-1120.615|    69.29%|   0:00:00.0| 3565.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:34:39   6133s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:34:40   6134s] |  -0.775|   -1.215|-1054.850|-1073.281|    69.29%|   0:00:01.0| 3565.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:34:40   6134s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:34:41   6145s] |  -0.762|   -1.215|-1029.982|-1048.413|    69.29%|   0:00:01.0| 3641.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:34:41   6145s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:34:44   6162s] |  -0.753|   -1.215|-1022.440|-1040.871|    69.30%|   0:00:03.0| 3661.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:34:44   6162s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:34:45   6168s] |  -0.748|   -1.215|-1013.850|-1032.281|    69.31%|   0:00:01.0| 3661.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:34:45   6168s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:34:46   6171s] |  -0.745|   -1.215|-1007.020|-1025.451|    69.31%|   0:00:01.0| 3661.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:34:46   6171s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:34:52   6211s] |  -0.745|   -1.240|-1005.074|-1023.529|    69.36%|   0:00:06.0| 3661.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:34:52   6211s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:34:53   6219s] |  -0.745|   -1.270|-1004.999|-1023.485|    69.39%|   0:00:01.0| 3661.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:34:53   6219s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:34:53   6220s] |  -0.745|   -1.270|-1004.993|-1023.479|    69.39%|   0:00:00.0| 3661.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:34:53   6220s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:34:53   6220s] Starting generalSmallTnsOpt
[08/27 00:34:54   6221s] Ending generalSmallTnsOpt End
[08/27 00:34:54   6221s] Analyzing useful skew in preCTS mode ...
[08/27 00:34:54   6221s] The view delay ratios are: (func_view_wc 1) (func_view_bc 0.470388)
[08/27 00:34:54   6221s] skewClock is  advancing: -31.6ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_0__reg/CLK
[08/27 00:34:54   6221s] skewClock is  advancing: -99.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_12__reg/CLK
[08/27 00:34:54   6221s] skewClock is  advancing: -85.6ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_30__reg/CLK
[08/27 00:34:54   6221s] skewClock is  advancing: -81.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_20__reg/CLK
[08/27 00:34:54   6221s] skewClock is  advancing: -92.6ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_3__reg/CLK
[08/27 00:34:54   6221s] skewClock is  advancing: -41.6ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_1__reg/CLK
[08/27 00:34:54   6221s] skewClock is  advancing: -47.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_2__reg/CLK
[08/27 00:34:54   6221s] skewClock is  advancing: -43.1ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_6__reg/CLK
[08/27 00:34:54   6221s] skewClock is  advancing: -129.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_valid_i_reg/CLK
[08/27 00:34:54   6221s] skewClock is  advancing: -33.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_4__reg/CLK
[08/27 00:34:54   6221s] skewClock is  advancing: -51.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_13__reg/CLK
[08/27 00:34:54   6221s] skewClock is  advancing: -59.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_14__reg/CLK
[08/27 00:34:54   6221s] skewClock is  advancing: -60.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_27__reg/CLK
[08/27 00:34:54   6221s] skewClock is  advancing: -43.1ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_5__reg/CLK
[08/27 00:34:54   6221s] skewClock is  advancing: -50ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_21__reg/CLK
[08/27 00:34:54   6221s] skewClock is  advancing: -57.1ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_22__reg/CLK
[08/27 00:34:54   6221s] skewClock is  advancing: -36.6ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_25__reg/CLK
[08/27 00:34:54   6221s] skewClock is  advancing: -64.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_26__reg/CLK
[08/27 00:34:54   6221s] skewClock is  advancing: -103.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_17__reg/CLK
[08/27 00:34:54   6221s] skewClock is  advancing: -57.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_31__reg/CLK
[08/27 00:34:54   6221s] skewClock is  advancing: -101.5ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_16__reg/CLK
[08/27 00:34:54   6221s] skewClock is  advancing: -41.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_15__reg/CLK
[08/27 00:34:54   6221s] skewClock is  advancing: -15ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_0__reg/CLK
[08/27 00:34:54   6221s] skewClock is  advancing: -14.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_1__reg/CLK
[08/27 00:34:54   6221s] skewClock is  advancing: -15ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_30__reg/CLK
[08/27 00:34:54   6221s] skewClock is  advancing: -15ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_4__reg/CLK
[08/27 00:34:54   6221s] skewClock is  advancing: -14.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_12__reg/CLK
[08/27 00:34:54   6221s] skewClock is  advancing: -15ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_2__reg/CLK
[08/27 00:34:54   6221s] skewClock is  advancing: -14.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_6__reg/CLK
[08/27 00:34:54   6221s] skewClock is  advancing: -15ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_20__reg/CLK
[08/27 00:34:54   6221s] skewClock is  advancing: -14.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_13__reg/CLK
[08/27 00:34:54   6221s] skewClock is  advancing: -14.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_3__reg/CLK
[08/27 00:34:54   6221s] skewClock is  advancing: -15ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_5__reg/CLK
[08/27 00:34:54   6221s] skewClock is  advancing: -14.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_14__reg/CLK
[08/27 00:34:54   6221s] skewClock is  advancing: -15ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_27__reg/CLK
[08/27 00:34:54   6221s] skewClock is  advancing: -14.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_21__reg/CLK
[08/27 00:34:54   6221s] skewClock is  advancing: -15ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_25__reg/CLK
[08/27 00:34:54   6221s] skewClock is  advancing: -14.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_22__reg/CLK
[08/27 00:34:54   6221s] skewClock is  advancing: -14.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_valid_i_reg/CLK
[08/27 00:34:54   6221s] skewClock is  advancing: -14.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_26__reg/CLK
[08/27 00:34:54   6221s] skewClock is  advancing: -14.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_31__reg/CLK
[08/27 00:34:54   6221s] skewClock is  advancing: -14.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_17__reg/CLK
[08/27 00:34:54   6221s] skewClock is  advancing: -15ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_16__reg/CLK
[08/27 00:34:54   6221s] skewClock is  advancing: -14.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_15__reg/CLK
[08/27 00:34:54   6221s] Finish useful skew analysis
[08/27 00:34:54   6223s] |  -0.694|   -1.215| -903.031| -921.462|    69.39%|   0:00:01.0| 3661.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:34:54   6223s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:34:55   6225s] |  -0.681|   -1.215| -877.344| -895.775|    69.39%|   0:00:01.0| 3661.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:34:55   6225s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:34:55   6227s] |  -0.677|   -1.266| -868.862| -887.344|    69.39%|   0:00:00.0| 3661.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:34:55   6227s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:34:56   6229s] |  -0.675|   -1.266| -864.624| -883.106|    69.39%|   0:00:01.0| 3661.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:34:56   6229s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:34:57   6234s] |  -0.668|   -1.266| -849.716| -868.197|    69.40%|   0:00:01.0| 3661.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:34:57   6234s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:34:58   6237s] |  -0.665|   -1.266| -844.291| -862.773|    69.40%|   0:00:01.0| 3661.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:34:58   6237s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:34:59   6247s] |  -0.664|   -1.266| -842.076| -860.558|    69.40%|   0:00:01.0| 3661.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:34:59   6247s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:35:00   6249s] |  -0.660|   -1.266| -833.227| -851.708|    69.41%|   0:00:01.0| 3661.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:35:00   6249s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:35:01   6254s] |  -0.658|   -1.316| -829.814| -848.346|    69.41%|   0:00:01.0| 3661.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:35:01   6254s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:35:01   6256s] |  -0.658|   -1.316| -829.813| -848.345|    69.42%|   0:00:00.0| 3661.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:35:01   6256s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:35:03   6270s] Starting generalSmallTnsOpt
[08/27 00:35:04   6271s] |  -0.658|   -1.361| -829.555| -848.132|    69.58%|   0:00:03.0| 3661.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:35:04   6271s] |        |         |         |         |          |            |        |            |         | ntroller_i.instr_i_15__reg/D                       |
[08/27 00:35:04   6271s] |  -0.658|   -1.361| -829.541| -848.118|    69.58%|   0:00:00.0| 3661.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:35:04   6271s] |        |         |         |         |          |            |        |            |         | ntroller_i.instr_i_15__reg/D                       |
[08/27 00:35:04   6272s] Ending generalSmallTnsOpt End
[08/27 00:35:04   6272s] Analyzing useful skew in preCTS mode ...
[08/27 00:35:04   6272s] skewClock is  advancing: -18.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_0__reg/CLK
[08/27 00:35:04   6272s] skewClock is  advancing: -70.6ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_28__reg/CLK
[08/27 00:35:04   6272s] skewClock is  advancing: -77.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_29__reg/CLK
[08/27 00:35:04   6272s] skewClock is  advancing: -23.5ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_21__reg/CLK
[08/27 00:35:04   6272s] skewClock is  advancing: -20.1ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_4__reg/CLK
[08/27 00:35:04   6272s] skewClock is  advancing: -30.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_6__reg/CLK
[08/27 00:35:04   6272s] skewClock is  advancing: -21ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_31__reg/CLK
[08/27 00:35:04   6272s] skewClock is  advancing: -27.6ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_5__reg/CLK
[08/27 00:35:04   6272s] skewClock is  advancing: -56.5ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_24__reg/CLK
[08/27 00:35:04   6272s] skewClock is  advancing: -23.1ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_1__reg/CLK
[08/27 00:35:04   6272s] skewClock is  advancing: -16.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_26__reg/CLK
[08/27 00:35:04   6272s] skewClock is  advancing: -36.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_12__reg/CLK
[08/27 00:35:04   6272s] skewClock is  advancing: -23.1ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_2__reg/CLK
[08/27 00:35:04   6272s] skewClock is  advancing: -17.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_3__reg/CLK
[08/27 00:35:04   6272s] skewClock is  advancing: -36.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_13__reg/CLK
[08/27 00:35:04   6272s] skewClock is  advancing: -35.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_14__reg/CLK
[08/27 00:35:04   6272s] skewClock is  advancing: -33.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_20__reg/CLK
[08/27 00:35:04   6272s] skewClock is  advancing: -15.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_27__reg/CLK
[08/27 00:35:04   6272s] skewClock is  advancing: -87.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_25__reg/CLK
[08/27 00:35:04   6272s] skewClock is  advancing: -22.1ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_22__reg/CLK
[08/27 00:35:04   6272s] skewClock is  advancing: -29.1ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_valid_i_reg/CLK
[08/27 00:35:04   6272s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.id_fsm_q_reg/CLK
[08/27 00:35:04   6272s] skewClock is  advancing: -19.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_17__reg/CLK
[08/27 00:35:04   6272s] skewClock is  advancing: -30.5ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_16__reg/CLK
[08/27 00:35:04   6272s] skewClock is  advancing: -61.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_19__reg/CLK
[08/27 00:35:04   6272s] skewClock is  advancing: -66.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_15__reg/CLK
[08/27 00:35:04   6272s] skewClock is  advancing: -155ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.load_store_unit_i.ls_fsm_cs_2__reg/CLK
[08/27 00:35:05   6273s] skewClock is  advancing: -16.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_0__reg/CLK
[08/27 00:35:05   6273s] skewClock is  advancing: -16.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_21__reg/CLK
[08/27 00:35:05   6273s] skewClock is  advancing: -16.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_28__reg/CLK
[08/27 00:35:05   6273s] skewClock is  advancing: -16.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_29__reg/CLK
[08/27 00:35:05   6273s] skewClock is  advancing: -19.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_23__reg/CLK
[08/27 00:35:05   6273s] skewClock is  advancing: -16.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_4__reg/CLK
[08/27 00:35:05   6273s] skewClock is  advancing: -16.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_31__reg/CLK
[08/27 00:35:05   6273s] skewClock is  advancing: -16.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_6__reg/CLK
[08/27 00:35:05   6273s] skewClock is  advancing: -16.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_5__reg/CLK
[08/27 00:35:05   6273s] skewClock is  advancing: -20.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_30__reg/CLK
[08/27 00:35:05   6273s] skewClock is  advancing: -16.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_1__reg/CLK
[08/27 00:35:05   6273s] skewClock is  advancing: -16.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_26__reg/CLK
[08/27 00:35:05   6273s] skewClock is  advancing: -16.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_2__reg/CLK
[08/27 00:35:05   6273s] skewClock is  advancing: -16.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_24__reg/CLK
[08/27 00:35:05   6273s] skewClock is  advancing: -16.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_12__reg/CLK
[08/27 00:35:05   6273s] skewClock is  advancing: -16.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_3__reg/CLK
[08/27 00:35:05   6273s] skewClock is  advancing: -16.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_27__reg/CLK
[08/27 00:35:05   6273s] skewClock is  advancing: -16.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_13__reg/CLK
[08/27 00:35:05   6273s] skewClock is  advancing: -16.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_14__reg/CLK
[08/27 00:35:05   6273s] skewClock is  advancing: -16.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_20__reg/CLK
[08/27 00:35:05   6273s] skewClock is  advancing: -16.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_22__reg/CLK
[08/27 00:35:05   6273s] skewClock is  advancing: -16.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_valid_i_reg/CLK
[08/27 00:35:05   6273s] skewClock is  advancing: -16.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_25__reg/CLK
[08/27 00:35:05   6273s] skewClock is  advancing: -16.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_17__reg/CLK
[08/27 00:35:05   6273s] skewClock is  advancing: -16.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_16__reg/CLK
[08/27 00:35:05   6273s] skewClock is  advancing: -16.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_19__reg/CLK
[08/27 00:35:05   6273s] skewClock is  advancing: -16.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_15__reg/CLK
[08/27 00:35:05   6273s] skewClock is  advancing: -16.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.load_store_unit_i.ls_fsm_cs_2__reg/CLK
[08/27 00:35:05   6273s] Finish useful skew analysis
[08/27 00:35:05   6275s] |  -0.604|   -1.276| -724.358| -742.850|    69.58%|   0:00:01.0| 3661.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:35:05   6275s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:35:06   6277s] |  -0.598|   -1.276| -710.877| -729.369|    69.58%|   0:00:01.0| 3661.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:35:06   6277s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:35:07   6284s] |  -0.598|   -1.325| -710.759| -729.300|    69.62%|   0:00:01.0| 3661.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:35:07   6284s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:35:07   6286s] |  -0.598|   -1.323| -710.710| -729.248|    69.65%|   0:00:00.0| 3661.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:35:07   6286s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:35:08   6286s] Starting generalSmallTnsOpt
[08/27 00:35:08   6287s] Ending generalSmallTnsOpt End
[08/27 00:35:08   6287s] Analyzing useful skew in preCTS mode ...
[08/27 00:35:08   6287s] skewClock is  advancing: -16.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_0__reg/CLK
[08/27 00:35:08   6287s] skewClock is  advancing: -12.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_21__reg/CLK
[08/27 00:35:08   6287s] skewClock is  advancing: -13.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_28__reg/CLK
[08/27 00:35:08   6287s] skewClock is  advancing: -13.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_29__reg/CLK
[08/27 00:35:08   6287s] skewClock is  advancing: -17.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_14__reg/CLK
[08/27 00:35:08   6287s] skewClock is  advancing: -17.5ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_13__reg/CLK
[08/27 00:35:08   6287s] skewClock is  advancing: -17.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_12__reg/CLK
[08/27 00:35:08   6287s] skewClock is  advancing: -13.5ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_1__reg/CLK
[08/27 00:35:08   6287s] skewClock is  advancing: -35.5ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_30__reg/CLK
[08/27 00:35:08   6287s] skewClock is  advancing: -16ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_2__reg/CLK
[08/27 00:35:08   6287s] skewClock is  advancing: -10.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_3__reg/CLK
[08/27 00:35:08   6287s] skewClock is  advancing: -17.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_27__reg/CLK
[08/27 00:35:08   6287s] skewClock is  advancing: -18.1ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_18__reg/CLK
[08/27 00:35:08   6287s] skewClock is  advancing: -13.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_20__reg/CLK
[08/27 00:35:08   6287s] skewClock is  advancing: -12.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_valid_i_reg/CLK
[08/27 00:35:08   6287s] skewClock is  advancing: -17.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_25__reg/CLK
[08/27 00:35:08   6287s] skewClock is  advancing: -13.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_19__reg/CLK
[08/27 00:35:08   6287s] skewClock is  advancing: -34.6ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_15__reg/CLK
[08/27 00:35:08   6287s] skewClock is  advancing: -194.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.load_store_unit_i.ls_fsm_cs_1__reg/CLK
[08/27 00:35:08   6287s] skewClock is  advancing: -243.5ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.load_store_unit_i.handle_misaligned_q_reg/CLK
[08/27 00:35:08   6287s] skewClock is  advancing: -158.6ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.load_store_unit_i.ls_fsm_cs_0__reg/CLK
[08/27 00:35:08   6287s] skewClock is  advancing: -12.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_31__reg/CLK
[08/27 00:35:08   6287s] skewClock is  advancing: -10ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_5__reg/CLK
[08/27 00:35:08   6287s] skewClock is  advancing: -12ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_22__reg/CLK
[08/27 00:35:08   6287s] Finish useful skew analysis
[08/27 00:35:08   6288s] |  -0.584|   -1.323| -685.183| -703.721|    69.64%|   0:00:01.0| 3661.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:35:08   6288s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:35:10   6294s] |  -0.584|   -1.322| -683.920| -702.459|    69.64%|   0:00:02.0| 3661.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:35:10   6294s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:35:10   6296s] |  -0.584|   -1.322| -683.883| -702.421|    69.65%|   0:00:00.0| 3661.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:35:10   6296s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:35:10   6297s] Starting generalSmallTnsOpt
[08/27 00:35:10   6297s] Ending generalSmallTnsOpt End
[08/27 00:35:10   6297s] Analyzing useful skew in preCTS mode ...
[08/27 00:35:10   6297s] skewClock is  advancing: -12.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_4__reg/CLK
[08/27 00:35:10   6297s] skewClock is  advancing: -10.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_13__reg/CLK
[08/27 00:35:10   6297s] skewClock is  advancing: -16.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_6__reg/CLK
[08/27 00:35:10   6297s] skewClock is  advancing: -11.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_valid_i_reg/CLK
[08/27 00:35:10   6297s] skewClock is  advancing: -13.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_25__reg/CLK
[08/27 00:35:10   6297s] skewClock is  advancing: -13.1ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_16__reg/CLK
[08/27 00:35:10   6297s] Finish useful skew analysis
[08/27 00:35:11   6299s] |  -0.584|   -1.323| -683.940| -702.478|    69.65%|   0:00:01.0| 3661.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:35:11   6299s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:35:11   6299s] +--------+---------+---------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:35:11   6299s] 
[08/27 00:35:11   6299s] *** Finish Core Optimize Step (cpu=0:02:52 real=0:00:33.0 mem=3661.0M) ***
[08/27 00:35:11   6299s] Active Path Group: mem2reg reg2mem  
[08/27 00:35:11   6299s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:35:11   6299s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/27 00:35:11   6299s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:35:11   6299s] |  -0.193|   -1.323|  -0.641| -702.478|    69.65%|   0:00:00.0| 3661.0M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:35:11   6299s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_15__reg/D                       |
[08/27 00:35:12   6301s] |   0.027|   -1.322|   0.000| -702.478|    69.66%|   0:00:01.0| 3661.0M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:35:12   6301s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_17__reg/D                       |
[08/27 00:35:12   6301s] |   0.049|   -1.322|   0.000| -702.478|    69.66%|   0:00:00.0| 3661.0M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:35:12   6301s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_16__reg/D                       |
[08/27 00:35:12   6301s] |   0.049|   -1.323|   0.000| -702.478|    69.66%|   0:00:00.0| 3661.0M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:35:12   6301s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_16__reg/D                       |
[08/27 00:35:12   6301s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:35:12   6301s] 
[08/27 00:35:12   6301s] *** Finish Core Optimize Step (cpu=0:00:02.1 real=0:00:01.0 mem=3661.0M) ***
[08/27 00:35:12   6301s] Active Path Group: in2out in2reg reg2out default 
[08/27 00:35:12   6301s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:35:12   6301s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/27 00:35:12   6301s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:35:12   6301s] |  -1.323|   -1.323| -18.538| -702.478|    69.66%|   0:00:00.0| 3661.0M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:35:14   6310s] |  -1.046|   -1.046| -18.262| -702.202|    69.68%|   0:00:02.0| 3661.0M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:35:14   6311s] |  -1.043|   -1.043| -18.259| -702.198|    69.68%|   0:00:00.0| 3661.0M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:35:14   6311s] |  -1.030|   -1.030| -18.246| -702.186|    69.68%|   0:00:00.0| 3661.0M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:35:15   6315s] |  -1.030|   -1.030| -18.246| -702.186|    69.69%|   0:00:01.0| 3661.0M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:35:15   6316s] |  -1.030|   -1.030| -18.246| -702.185|    69.69%|   0:00:00.0| 3661.0M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:35:15   6316s] Starting generalSmallTnsOpt
[08/27 00:35:15   6316s] Ending generalSmallTnsOpt End
[08/27 00:35:15   6316s] Analyzing useful skew in preCTS mode ...
[08/27 00:35:15   6316s] skewClock is  advancing: -11.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_14__reg/CLK
[08/27 00:35:15   6316s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file.reg2hw_197__reg/CLK
[08/27 00:35:15   6316s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file.reg2hw_43__reg/CLK
[08/27 00:35:15   6316s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file.reg2hw_190__reg/CLK
[08/27 00:35:15   6316s] skewClock is  advancing: -19.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_31__reg/CLK
[08/27 00:35:15   6316s] skewClock is  advancing: -26.6ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_26__reg/CLK
[08/27 00:35:15   6316s] skewClock is  advancing: -23.5ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_3__reg/CLK
[08/27 00:35:15   6316s] skewClock is  advancing: -14.1ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_20__reg/CLK
[08/27 00:35:15   6316s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file.reg2hw_106__reg/CLK
[08/27 00:35:15   6316s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file.reg2hw_99__reg/CLK
[08/27 00:35:15   6316s] skewClock is  advancing: -15.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_28__reg/CLK
[08/27 00:35:15   6316s] skewClock is  advancing: -16ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_29__reg/CLK
[08/27 00:35:15   6316s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file.reg2hw_92__reg/CLK
[08/27 00:35:15   6316s] skewClock is  advancing: -11.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_27__reg/CLK
[08/27 00:35:15   6316s] skewClock is  advancing: -21ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_2__reg/CLK
[08/27 00:35:15   6316s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file.reg2hw_85__reg/CLK
[08/27 00:35:15   6316s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file.reg2hw_183__reg/CLK
[08/27 00:35:15   6316s] skewClock is  advancing: -35.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_30__reg/CLK
[08/27 00:35:15   6316s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file.reg2hw_50__reg/CLK
[08/27 00:35:15   6316s] skewClock is  advancing: -13.1ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_24__reg/CLK
[08/27 00:35:15   6316s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file.reg2hw_176__reg/CLK
[08/27 00:35:15   6316s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file.reg2hw_57__reg/CLK
[08/27 00:35:15   6316s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file.reg2hw_141__reg/CLK
[08/27 00:35:15   6316s] skewClock is  advancing: -13.6ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_18__reg/CLK
[08/27 00:35:15   6316s] skewClock is  advancing: -19.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_valid_i_reg/CLK
[08/27 00:35:15   6316s] skewClock is  advancing: -11.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_17__reg/CLK
[08/27 00:35:15   6316s] skewClock is  advancing: -13.5ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_19__reg/CLK
[08/27 00:35:15   6316s] skewClock is  advancing: -13.5ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_15__reg/CLK
[08/27 00:35:15   6316s] skewClock is  advancing: -17.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.load_store_unit_i.ls_fsm_cs_2__reg/CLK
[08/27 00:35:15   6316s] skewClock is  advancing: -12.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.load_store_unit_i.ls_fsm_cs_0__reg/CLK
[08/27 00:35:15   6316s] skewClock is  advancing: -13ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.load_store_unit_i.ls_fsm_cs_1__reg/CLK
[08/27 00:35:15   6316s] skewClock is  advancing: -13.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_0__reg/CLK
[08/27 00:35:15   6316s] skewClock is  advancing: -10.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_4__reg/CLK
[08/27 00:35:15   6316s] skewClock is  advancing: -11.1ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_6__reg/CLK
[08/27 00:35:15   6316s] skewClock is  advancing: -14.6ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_22__reg/CLK
[08/27 00:35:15   6316s] skewClock is  advancing: -19.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_21__reg/CLK
[08/27 00:35:15   6316s] skewClock is  advancing: -15.5ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_12__reg/CLK
[08/27 00:35:15   6316s] skewClock is  advancing: -11.5ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_25__reg/CLK
[08/27 00:35:15   6316s] skewClock is  advancing: -11ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_16__reg/CLK
[08/27 00:35:16   6316s] Finish useful skew analysis
[08/27 00:35:16   6317s] |  -1.020|   -1.020| -18.236| -674.852|    69.69%|   0:00:01.0| 3661.0M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:35:16   6318s] Starting generalSmallTnsOpt
[08/27 00:35:16   6318s] Ending generalSmallTnsOpt End
[08/27 00:35:16   6318s] Analyzing useful skew in preCTS mode ...
[08/27 00:35:16   6318s] skewClock is  advancing: -14.1ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_13__reg/CLK
[08/27 00:35:16   6318s] skewClock is  advancing: -12.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_1__reg/CLK
[08/27 00:35:16   6318s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file.reg2hw_120__reg/CLK
[08/27 00:35:16   6318s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file.reg2hw_211__reg/CLK
[08/27 00:35:16   6318s] Finish useful skew analysis
[08/27 00:35:16   6318s] |  -1.020|   -1.020| -18.235| -674.878|    69.70%|   0:00:00.0| 3661.0M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:35:16   6318s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:35:16   6318s] 
[08/27 00:35:16   6318s] *** Finish Core Optimize Step (cpu=0:00:17.2 real=0:00:04.0 mem=3661.0M) ***
[08/27 00:35:16   6318s] 
[08/27 00:35:16   6318s] *** Finished Optimize Step Cumulative (cpu=0:03:11 real=0:00:38.0 mem=3661.0M) ***
[08/27 00:35:16   6318s] OptDebug: End of Optimizer WNS Pass 3: in2out in2reg reg2out default* WNS -1.020 TNS -18.235; mem2reg* WNS 0.036 TNS 0.000; reg2mem* WNS 0.504 TNS 0.000; reg2reg* WNS -0.570 TNS -656.643; HEPG WNS -0.570 TNS -656.643; all paths WNS -1.020 TNS -674.878
[08/27 00:35:16   6318s] ** GigaOpt Optimizer WNS Slack -1.020 TNS Slack -674.878 Density 69.70
[08/27 00:35:16   6318s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.3813761.5
[08/27 00:35:16   6318s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3661.0M
[08/27 00:35:16   6318s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3661.0M
[08/27 00:35:16   6318s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3661.0M
[08/27 00:35:16   6318s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.052, REAL:0.053, MEM:3661.0M
[08/27 00:35:16   6318s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.101, REAL:0.102, MEM:3661.0M
[08/27 00:35:16   6318s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.101, REAL:0.102, MEM:3661.0M
[08/27 00:35:16   6318s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3813761.13
[08/27 00:35:16   6318s] OPERPROF: Starting RefinePlace at level 1, MEM:3661.0M
[08/27 00:35:16   6318s] *** Starting refinePlace (1:45:19 mem=3661.0M) ***
[08/27 00:35:16   6318s] Total net bbox length = 1.448e+06 (7.274e+05 7.210e+05) (ext = 4.357e+04)
[08/27 00:35:16   6318s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 00:35:16   6318s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 00:35:16   6318s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:3661.0M
[08/27 00:35:16   6318s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3661.0M
[08/27 00:35:16   6318s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.018, REAL:0.018, MEM:3661.0M
[08/27 00:35:16   6318s] default core: bins with density > 0.750 = 44.77 % ( 351 / 784 )
[08/27 00:35:16   6318s] Density distribution unevenness ratio = 11.497%
[08/27 00:35:16   6318s] RPlace IncrNP: Rollback Lev = -3
[08/27 00:35:16   6318s] RPlace: Density =1.022785, incremental np is triggered.
[08/27 00:35:16   6318s] OPERPROF:     Starting spMPad at level 3, MEM:3661.0M
[08/27 00:35:16   6318s] OPERPROF:       Starting spContextMPad at level 4, MEM:3661.0M
[08/27 00:35:16   6318s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:3661.0M
[08/27 00:35:16   6318s] OPERPROF:     Finished spMPad at level 3, CPU:0.006, REAL:0.006, MEM:3661.0M
[08/27 00:35:17   6319s] nrCritNet: 2.00% ( 857 / 42862 ) cutoffSlk: -608.4ps stdDelay: 38.4ps
[08/27 00:35:17   6319s] incrNP running in 8 threads.
[08/27 00:35:17   6319s] OPERPROF:     Starting npMain at level 3, MEM:3661.0M
[08/27 00:35:17   6319s] incrNP th 1.000, 0.100
[08/27 00:35:17   6319s] limitMaxMove -1, priorityInstMaxMove 7
[08/27 00:35:17   6319s] SP #FI/SF FL/PI 0/35998 1284/91
[08/27 00:35:17   6319s] OPERPROF:       Starting npPlace at level 4, MEM:3757.0M
[08/27 00:35:17   6319s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[08/27 00:35:17   6319s] No instances found in the vector
[08/27 00:35:17   6319s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3661.0M, DRC: 0)
[08/27 00:35:17   6319s] 0 (out of 0) MH cells were successfully legalized.
[08/27 00:35:17   6320s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[08/27 00:35:17   6320s] No instances found in the vector
[08/27 00:35:17   6320s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3885.0M, DRC: 0)
[08/27 00:35:17   6320s] 0 (out of 0) MH cells were successfully legalized.
[08/27 00:35:18   6321s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[08/27 00:35:18   6321s] No instances found in the vector
[08/27 00:35:18   6321s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3885.0M, DRC: 0)
[08/27 00:35:18   6321s] 0 (out of 0) MH cells were successfully legalized.
[08/27 00:35:18   6322s] OPERPROF:       Finished npPlace at level 4, CPU:2.903, REAL:1.234, MEM:3789.0M
[08/27 00:35:18   6322s] OPERPROF:     Finished npMain at level 3, CPU:3.358, REAL:1.484, MEM:3661.0M
[08/27 00:35:18   6322s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3661.0M
[08/27 00:35:18   6322s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.020, REAL:0.021, MEM:3661.0M
[08/27 00:35:18   6322s] default core: bins with density > 0.750 = 44.90 % ( 352 / 784 )
[08/27 00:35:18   6322s] Density distribution unevenness ratio = 11.384%
[08/27 00:35:18   6322s] RPlace postIncrNP: Density = 1.022785 -> 0.961538.
[08/27 00:35:18   6322s] RPlace postIncrNP Info: Density distribution changes:
[08/27 00:35:18   6322s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[08/27 00:35:18   6322s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[08/27 00:35:18   6322s] [1.00 - 1.05] :	 2 (0.26%) -> 0 (0.00%)
[08/27 00:35:18   6322s] [0.95 - 1.00] :	 5 (0.64%) -> 5 (0.64%)
[08/27 00:35:18   6322s] [0.90 - 0.95] :	 33 (4.21%) -> 33 (4.21%)
[08/27 00:35:18   6322s] [0.85 - 0.90] :	 108 (13.78%) -> 107 (13.65%)
[08/27 00:35:18   6322s] [0.80 - 0.85] :	 124 (15.82%) -> 124 (15.82%)
[08/27 00:35:18   6322s] [CPU] RefinePlace/IncrNP (cpu=0:00:03.6, real=0:00:02.0, mem=3661.0MB) @(1:45:19 - 1:45:23).
[08/27 00:35:18   6322s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:3.645, REAL:1.774, MEM:3661.0M
[08/27 00:35:18   6322s] Move report: incrNP moves 1358 insts, mean move: 19.70 um, max move: 106.08 um
[08/27 00:35:18   6322s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/ictc_preCTS_FE_RC_7902_0): (1243.68, 934.32) --> (1259.04, 843.60)
[08/27 00:35:18   6322s] Move report: Timing Driven Placement moves 1358 insts, mean move: 19.70 um, max move: 106.08 um
[08/27 00:35:18   6322s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/ictc_preCTS_FE_RC_7902_0): (1243.68, 934.32) --> (1259.04, 843.60)
[08/27 00:35:18   6322s] 	Runtime: CPU: 0:00:03.7 REAL: 0:00:02.0 MEM: 3661.0MB
[08/27 00:35:18   6322s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3661.0M
[08/27 00:35:18   6322s] Starting refinePlace ...
[08/27 00:35:18   6322s] ** Cut row section cpu time 0:00:00.0.
[08/27 00:35:18   6322s]    Spread Effort: high, pre-route mode, useDDP on.
[08/27 00:35:19   6323s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.8, real=0:00:01.0, mem=3661.0MB) @(1:45:23 - 1:45:23).
[08/27 00:35:19   6323s] Move report: preRPlace moves 3842 insts, mean move: 2.29 um, max move: 24.96 um
[08/27 00:35:19   6323s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/rf_reg_994__reg): (1224.00, 1108.20) --> (1199.04, 1108.20)
[08/27 00:35:19   6323s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/27 00:35:19   6323s] Move report: Detail placement moves 3842 insts, mean move: 2.29 um, max move: 24.96 um
[08/27 00:35:19   6323s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/rf_reg_994__reg): (1224.00, 1108.20) --> (1199.04, 1108.20)
[08/27 00:35:19   6323s] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 3661.0MB
[08/27 00:35:19   6323s] Statistics of distance of Instance movement in refine placement:
[08/27 00:35:19   6323s]   maximum (X+Y) =       106.08 um
[08/27 00:35:19   6323s]   inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/ictc_preCTS_FE_RC_7902_0) with max move: (1243.68, 934.32) -> (1259.04, 843.6)
[08/27 00:35:19   6323s]   mean    (X+Y) =         7.62 um
[08/27 00:35:19   6323s] Total instances flipped for legalization: 4
[08/27 00:35:19   6323s] Summary Report:
[08/27 00:35:19   6323s] Instances move: 4549 (out of 37373 movable)
[08/27 00:35:19   6323s] Instances flipped: 4
[08/27 00:35:19   6323s] Mean displacement: 7.62 um
[08/27 00:35:19   6323s] Max displacement: 106.08 um (Instance: i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/ictc_preCTS_FE_RC_7902_0) (1243.68, 934.32) -> (1259.04, 843.6)
[08/27 00:35:19   6323s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_inv_2
[08/27 00:35:19   6323s] Total instances moved : 4549
[08/27 00:35:19   6323s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.814, REAL:0.320, MEM:3661.0M
[08/27 00:35:19   6323s] Total net bbox length = 1.450e+06 (7.305e+05 7.192e+05) (ext = 4.357e+04)
[08/27 00:35:19   6323s] Runtime: CPU: 0:00:04.6 REAL: 0:00:03.0 MEM: 3661.0MB
[08/27 00:35:19   6323s] [CPU] RefinePlace/total (cpu=0:00:04.6, real=0:00:03.0, mem=3661.0MB) @(1:45:19 - 1:45:23).
[08/27 00:35:19   6323s] *** Finished refinePlace (1:45:23 mem=3661.0M) ***
[08/27 00:35:19   6323s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3813761.13
[08/27 00:35:19   6323s] OPERPROF: Finished RefinePlace at level 1, CPU:4.573, REAL:2.209, MEM:3661.0M
[08/27 00:35:19   6323s] *** maximum move = 106.08 um ***
[08/27 00:35:19   6323s] *** Finished re-routing un-routed nets (3661.0M) ***
[08/27 00:35:19   6324s] TotalInstCnt at stopUpdate before init: 37,373
[08/27 00:35:19   6324s] OPERPROF: Starting DPlace-Init at level 1, MEM:3661.0M
[08/27 00:35:19   6324s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 00:35:19   6324s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3661.0M
[08/27 00:35:19   6324s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:35:19   6324s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.026, REAL:0.026, MEM:3661.0M
[08/27 00:35:19   6324s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3661.0MB).
[08/27 00:35:19   6324s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.075, REAL:0.076, MEM:3661.0M
[08/27 00:35:19   6324s] TotalInstCnt at stopUpdate after init: 37,373
[08/27 00:35:19   6324s] 
[08/27 00:35:19   6324s] *** Finish Physical Update (cpu=0:00:06.3 real=0:00:03.0 mem=3661.0M) ***
[08/27 00:35:19   6324s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.3813761.5
[08/27 00:35:20   6325s] ** GigaOpt Optimizer WNS Slack -1.020 TNS Slack -983.750 Density 69.70
[08/27 00:35:20   6325s] Skipped Place ECO bump recovery (WNS opt)
[08/27 00:35:20   6325s] Optimizer WNS Pass 4
[08/27 00:35:20   6325s] OptDebug: Start of Optimizer WNS Pass 4: in2out in2reg reg2out default* WNS -1.020 TNS -18.235; mem2reg* WNS 0.036 TNS 0.000; reg2mem* WNS 0.356 TNS 0.000; reg2reg* WNS -0.722 TNS -965.515; HEPG WNS -0.722 TNS -965.515; all paths WNS -1.020 TNS -983.750
[08/27 00:35:20   6325s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[08/27 00:35:20   6325s] Info: End MT loop @oiCellDelayCachingJob.
[08/27 00:35:20   6325s] Active Path Group: mem2reg reg2mem reg2reg  
[08/27 00:35:20   6325s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:35:20   6325s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/27 00:35:20   6325s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:35:20   6325s] |  -0.722|   -1.020|-965.515| -983.750|    69.70%|   0:00:00.0| 3661.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:35:20   6325s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:35:20   6326s] |  -0.675|   -1.020|-871.289| -889.525|    69.70%|   0:00:00.0| 3661.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:35:20   6326s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:35:21   6327s] |  -0.652|   -1.020|-826.315| -844.551|    69.70%|   0:00:01.0| 3661.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:35:21   6327s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:35:21   6328s] |  -0.625|   -1.020|-772.485| -790.720|    69.71%|   0:00:00.0| 3661.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:35:21   6328s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:35:22   6333s] |  -0.613|   -1.020|-747.636| -765.871|    69.71%|   0:00:01.0| 3661.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:35:22   6333s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:35:23   6335s] |  -0.593|   -1.020|-708.478| -726.714|    69.71%|   0:00:01.0| 3661.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:35:23   6335s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:35:23   6340s] |  -0.582|   -1.020|-686.179| -704.414|    69.73%|   0:00:00.0| 3661.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:35:23   6340s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:35:25   6347s] |  -0.573|   -1.020|-669.054| -687.289|    69.73%|   0:00:02.0| 3661.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:35:25   6347s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:35:26   6357s] |  -0.561|   -1.020|-644.302| -662.537|    69.72%|   0:00:01.0| 3661.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:35:26   6357s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:35:27   6365s] |  -0.555|   -1.020|-633.717| -651.952|    69.72%|   0:00:01.0| 3718.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:35:27   6365s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:35:29   6374s] |  -0.550|   -1.020|-623.948| -642.183|    69.74%|   0:00:02.0| 3718.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:35:29   6374s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:35:30   6380s] |  -0.548|   -1.020|-619.831| -638.066|    69.76%|   0:00:01.0| 3718.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:35:30   6380s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:35:31   6384s] |  -0.548|   -1.020|-619.821| -638.056|    69.76%|   0:00:01.0| 3718.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:35:31   6384s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:35:33   6396s] |  -0.553|   -1.020|-617.850| -636.086|    69.86%|   0:00:02.0| 3718.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:35:33   6396s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:35:34   6400s] |  -0.546|   -1.020|-609.610| -627.846|    69.92%|   0:00:01.0| 3718.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:35:34   6400s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:35:34   6402s] |  -0.540|   -1.020|-598.352| -616.588|    69.92%|   0:00:00.0| 3718.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:35:34   6402s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:35:35   6410s] |  -0.538|   -1.020|-596.808| -615.044|    69.96%|   0:00:01.0| 3718.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:35:35   6410s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:35:36   6413s] |  -0.538|   -1.020|-596.780| -615.016|    69.99%|   0:00:01.0| 3718.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:35:36   6413s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:35:37   6415s] |  -0.538|   -1.020|-596.647| -614.883|    70.02%|   0:00:01.0| 3718.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:35:37   6415s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:35:37   6415s] Starting generalSmallTnsOpt
[08/27 00:35:37   6416s] |  -0.538|   -1.020|-595.899| -614.135|    70.01%|   0:00:00.0| 3718.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:35:37   6416s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_4__reg/D                        |
[08/27 00:35:37   6417s] Ending generalSmallTnsOpt End
[08/27 00:35:37   6417s] Analyzing useful skew in preCTS mode ...
[08/27 00:35:38   6417s] skewClock is  advancing: -32.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_0__reg/CLK
[08/27 00:35:38   6417s] skewClock is  advancing: -47.6ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_4__reg/CLK
[08/27 00:35:38   6417s] skewClock is  advancing: -49.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_5__reg/CLK
[08/27 00:35:38   6417s] skewClock is  advancing: -68.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_14__reg/CLK
[08/27 00:35:38   6417s] skewClock is  advancing: -39.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_21__reg/CLK
[08/27 00:35:38   6417s] skewClock is  advancing: -60.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_13__reg/CLK
[08/27 00:35:38   6417s] skewClock is  advancing: -56ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_6__reg/CLK
[08/27 00:35:38   6417s] skewClock is  advancing: -38.6ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_22__reg/CLK
[08/27 00:35:38   6417s] skewClock is  advancing: -33.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_20__reg/CLK
[08/27 00:35:38   6417s] skewClock is  advancing: -19.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_3__reg/CLK
[08/27 00:35:38   6417s] skewClock is  advancing: -46.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_31__reg/CLK
[08/27 00:35:38   6417s] skewClock is  advancing: -47.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_26__reg/CLK
[08/27 00:35:38   6417s] skewClock is  advancing: -23ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_23__reg/CLK
[08/27 00:35:38   6417s] skewClock is  advancing: -39.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_1__reg/CLK
[08/27 00:35:38   6417s] skewClock is  advancing: -79.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_27__reg/CLK
[08/27 00:35:38   6417s] skewClock is  advancing: -44.5ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_28__reg/CLK
[08/27 00:35:38   6417s] skewClock is  advancing: -56.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_29__reg/CLK
[08/27 00:35:38   6417s] skewClock is  advancing: -45.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_2__reg/CLK
[08/27 00:35:38   6417s] skewClock is  advancing: -28.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_12__reg/CLK
[08/27 00:35:38   6417s] skewClock is  advancing: -46ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_24__reg/CLK
[08/27 00:35:38   6417s] skewClock is  advancing: -56.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_18__reg/CLK
[08/27 00:35:38   6417s] skewClock is  advancing: -65.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_30__reg/CLK
[08/27 00:35:38   6417s] skewClock is  advancing: -24.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_25__reg/CLK
[08/27 00:35:38   6417s] skewClock is  advancing: -26.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_15__reg/CLK
[08/27 00:35:38   6417s] skewClock is  advancing: -20.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_17__reg/CLK
[08/27 00:35:38   6417s] skewClock is  advancing: -34.5ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_16__reg/CLK
[08/27 00:35:38   6417s] skewClock is  advancing: -43.6ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_19__reg/CLK
[08/27 00:35:38   6417s] skewClock is  advancing: -85.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.load_store_unit_i.ls_fsm_cs_2__reg/CLK
[08/27 00:35:38   6417s] skewClock is  advancing: -87.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.load_store_unit_i.ls_fsm_cs_0__reg/CLK
[08/27 00:35:38   6417s] skewClock is  advancing: -87.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.load_store_unit_i.ls_fsm_cs_1__reg/CLK
[08/27 00:35:38   6417s] skewClock is  advancing: -56.5ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.load_store_unit_i.handle_misaligned_q_reg/CLK
[08/27 00:35:38   6418s] skewClock is  advancing: -20.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_0__reg/CLK
[08/27 00:35:38   6418s] skewClock is  advancing: -20.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_4__reg/CLK
[08/27 00:35:38   6418s] skewClock is  advancing: -20.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_21__reg/CLK
[08/27 00:35:38   6418s] skewClock is  advancing: -20.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_5__reg/CLK
[08/27 00:35:38   6418s] skewClock is  advancing: -20.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_3__reg/CLK
[08/27 00:35:38   6418s] skewClock is  advancing: -20.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_22__reg/CLK
[08/27 00:35:38   6418s] skewClock is  advancing: -20.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_20__reg/CLK
[08/27 00:35:38   6418s] skewClock is  advancing: -20.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_23__reg/CLK
[08/27 00:35:38   6418s] skewClock is  advancing: -20.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_6__reg/CLK
[08/27 00:35:38   6418s] skewClock is  advancing: -20.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_14__reg/CLK
[08/27 00:35:38   6418s] skewClock is  advancing: -20.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_13__reg/CLK
[08/27 00:35:38   6418s] skewClock is  advancing: -20.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_1__reg/CLK
[08/27 00:35:38   6418s] skewClock is  advancing: -20.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_31__reg/CLK
[08/27 00:35:38   6418s] skewClock is  advancing: -20.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_26__reg/CLK
[08/27 00:35:38   6418s] skewClock is  advancing: -20.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_12__reg/CLK
[08/27 00:35:38   6418s] skewClock is  advancing: -20.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_28__reg/CLK
[08/27 00:35:38   6418s] skewClock is  advancing: -20.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_2__reg/CLK
[08/27 00:35:38   6418s] skewClock is  advancing: -20.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_29__reg/CLK
[08/27 00:35:38   6418s] skewClock is  advancing: -20.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_24__reg/CLK
[08/27 00:35:38   6418s] skewClock is  advancing: -20.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_27__reg/CLK
[08/27 00:35:38   6418s] skewClock is  advancing: -20.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_18__reg/CLK
[08/27 00:35:38   6418s] skewClock is  advancing: -20.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_25__reg/CLK
[08/27 00:35:38   6418s] skewClock is  advancing: -20.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_30__reg/CLK
[08/27 00:35:38   6418s] skewClock is  advancing: -16.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_valid_i_reg/CLK
[08/27 00:35:38   6418s] skewClock is  advancing: -20.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_15__reg/CLK
[08/27 00:35:38   6418s] skewClock is  advancing: -20.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_17__reg/CLK
[08/27 00:35:38   6418s] skewClock is  advancing: -20.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_16__reg/CLK
[08/27 00:35:38   6418s] skewClock is  advancing: -20.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_19__reg/CLK
[08/27 00:35:38   6418s] skewClock is  advancing: -20.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.load_store_unit_i.ls_fsm_cs_2__reg/CLK
[08/27 00:35:38   6418s] skewClock is  advancing: -20.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.load_store_unit_i.ls_fsm_cs_0__reg/CLK
[08/27 00:35:38   6418s] Finish useful skew analysis
[08/27 00:35:38   6420s] |  -0.477|   -0.952|-482.451| -500.620|    70.01%|   0:00:01.0| 3718.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:35:38   6420s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:35:39   6423s] |  -0.471|   -0.952|-471.328| -489.496|    70.01%|   0:00:01.0| 3718.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:35:39   6423s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:35:40   6427s] |  -0.471|   -0.952|-470.764| -488.932|    70.01%|   0:00:01.0| 3718.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:35:40   6427s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:35:42   6437s] Starting generalSmallTnsOpt
[08/27 00:35:42   6437s] Ending generalSmallTnsOpt End
[08/27 00:35:42   6437s] Analyzing useful skew in preCTS mode ...
[08/27 00:35:42   6438s] skewClock is  advancing: -11.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_0__reg/CLK
[08/27 00:35:42   6438s] skewClock is  advancing: -11.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_4__reg/CLK
[08/27 00:35:42   6438s] skewClock is  advancing: -11.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_21__reg/CLK
[08/27 00:35:42   6438s] skewClock is  advancing: -11.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_5__reg/CLK
[08/27 00:35:42   6438s] skewClock is  advancing: -10ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_22__reg/CLK
[08/27 00:35:42   6438s] skewClock is  advancing: -11ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_20__reg/CLK
[08/27 00:35:42   6438s] skewClock is  advancing: -11.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_1__reg/CLK
[08/27 00:35:42   6438s] skewClock is  advancing: -11.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_6__reg/CLK
[08/27 00:35:42   6438s] skewClock is  advancing: -11.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_14__reg/CLK
[08/27 00:35:42   6438s] skewClock is  advancing: -13.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_13__reg/CLK
[08/27 00:35:42   6438s] skewClock is  advancing: -11.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_31__reg/CLK
[08/27 00:35:42   6438s] skewClock is  advancing: -11.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_26__reg/CLK
[08/27 00:35:42   6438s] skewClock is  advancing: -13.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_12__reg/CLK
[08/27 00:35:42   6438s] skewClock is  advancing: -11.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_28__reg/CLK
[08/27 00:35:42   6438s] skewClock is  advancing: -11.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_29__reg/CLK
[08/27 00:35:42   6438s] skewClock is  advancing: -10.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_24__reg/CLK
[08/27 00:35:42   6438s] skewClock is  advancing: -11.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_27__reg/CLK
[08/27 00:35:42   6438s] skewClock is  advancing: -23.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_16__reg/CLK
[08/27 00:35:42   6438s] skewClock is  advancing: -15.1ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_30__reg/CLK
[08/27 00:35:42   6438s] skewClock is  advancing: -14.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_15__reg/CLK
[08/27 00:35:42   6438s] skewClock is  advancing: -13.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_valid_i_reg/CLK
[08/27 00:35:42   6438s] skewClock is  advancing: -13.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.load_store_unit_i.ls_fsm_cs_0__reg/CLK
[08/27 00:35:42   6438s] skewClock is  advancing: -13.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_3__reg/CLK
[08/27 00:35:42   6438s] skewClock is  advancing: -14ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_23__reg/CLK
[08/27 00:35:42   6438s] skewClock is  advancing: -12.6ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_2__reg/CLK
[08/27 00:35:42   6438s] skewClock is  advancing: -10.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_18__reg/CLK
[08/27 00:35:42   6438s] skewClock is  advancing: -11.5ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_25__reg/CLK
[08/27 00:35:42   6438s] skewClock is  advancing: -10.6ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_17__reg/CLK
[08/27 00:35:42   6438s] Finish useful skew analysis
[08/27 00:35:43   6438s] |  -0.460|   -0.950|-449.822| -467.988|    70.09%|   0:00:03.0| 3718.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:35:43   6438s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:35:43   6441s] |  -0.460|   -0.950|-449.813| -467.979|    70.10%|   0:00:00.0| 3718.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:35:43   6441s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:35:43   6442s] Starting generalSmallTnsOpt
[08/27 00:35:43   6442s] Ending generalSmallTnsOpt End
[08/27 00:35:44   6442s] Analyzing useful skew in preCTS mode ...
[08/27 00:35:44   6442s] skewClock is  advancing: -16.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_23__reg/CLK
[08/27 00:35:44   6442s] skewClock is  advancing: -17.6ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_17__reg/CLK
[08/27 00:35:44   6442s] Finish useful skew analysis
[08/27 00:35:44   6444s] |  -0.460|   -0.950|-449.975| -468.141|    70.11%|   0:00:01.0| 3718.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:35:44   6444s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:35:44   6444s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:35:44   6444s] 
[08/27 00:35:44   6444s] *** Finish Core Optimize Step (cpu=0:01:59 real=0:00:24.0 mem=3718.2M) ***
[08/27 00:35:44   6444s] Active Path Group: mem2reg reg2mem  
[08/27 00:35:44   6444s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:35:44   6444s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/27 00:35:44   6444s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:35:44   6444s] |  -0.143|   -0.950|  -0.276| -468.141|    70.11%|   0:00:00.0| 3718.2M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:35:44   6444s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_16__reg/D                       |
[08/27 00:35:45   6445s] |   0.003|   -0.950|   0.000| -468.141|    70.12%|   0:00:01.0| 3718.2M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:35:45   6445s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_17__reg/D                       |
[08/27 00:35:45   6446s] |   0.032|   -0.950|   0.000| -468.141|    70.12%|   0:00:00.0| 3718.2M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:35:45   6446s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_17__reg/D                       |
[08/27 00:35:45   6446s] |   0.052|   -0.950|   0.000| -468.141|    70.13%|   0:00:00.0| 3718.2M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:35:45   6446s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_3__reg/D                        |
[08/27 00:35:45   6446s] |   0.052|   -0.950|   0.000| -468.141|    70.13%|   0:00:00.0| 3718.2M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:35:45   6446s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_3__reg/D                        |
[08/27 00:35:45   6446s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:35:45   6446s] 
[08/27 00:35:45   6446s] *** Finish Core Optimize Step (cpu=0:00:01.9 real=0:00:01.0 mem=3718.2M) ***
[08/27 00:35:45   6446s] Active Path Group: in2out in2reg reg2out default 
[08/27 00:35:45   6446s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:35:45   6446s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/27 00:35:45   6446s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:35:45   6446s] |  -0.950|   -0.950| -18.166| -468.141|    70.13%|   0:00:00.0| 3718.2M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:35:46   6453s] Starting generalSmallTnsOpt
[08/27 00:35:46   6453s] Ending generalSmallTnsOpt End
[08/27 00:35:46   6453s] Analyzing useful skew in preCTS mode ...
[08/27 00:35:47   6453s] skewClock is  advancing: -11.5ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_4__reg/CLK
[08/27 00:35:47   6453s] skewClock is  advancing: -15.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_5__reg/CLK
[08/27 00:35:47   6453s] skewClock is  advancing: -11.5ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_0__reg/CLK
[08/27 00:35:47   6453s] skewClock is  advancing: -11.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_1__reg/CLK
[08/27 00:35:47   6453s] skewClock is  advancing: -11.5ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_31__reg/CLK
[08/27 00:35:47   6453s] skewClock is  advancing: -11.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_6__reg/CLK
[08/27 00:35:47   6453s] skewClock is  advancing: -11.5ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_14__reg/CLK
[08/27 00:35:47   6453s] skewClock is  advancing: -11.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_21__reg/CLK
[08/27 00:35:47   6453s] skewClock is  advancing: -11.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_28__reg/CLK
[08/27 00:35:47   6453s] skewClock is  advancing: -11.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_20__reg/CLK
[08/27 00:35:47   6453s] skewClock is  advancing: -11.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_13__reg/CLK
[08/27 00:35:47   6453s] skewClock is  advancing: -11.5ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_29__reg/CLK
[08/27 00:35:47   6453s] skewClock is  advancing: -12.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_12__reg/CLK
[08/27 00:35:47   6453s] skewClock is  advancing: -11.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_26__reg/CLK
[08/27 00:35:47   6453s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file.reg2hw_36__reg/CLK
[08/27 00:35:47   6453s] skewClock is  advancing: -11.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_27__reg/CLK
[08/27 00:35:47   6453s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file.reg2hw_134__reg/CLK
[08/27 00:35:47   6453s] skewClock is  advancing: -11.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_16__reg/CLK
[08/27 00:35:47   6453s] skewClock is  advancing: -11.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_15__reg/CLK
[08/27 00:35:47   6453s] skewClock is  advancing: -11.5ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_valid_i_reg/CLK
[08/27 00:35:47   6454s] skewClock is  advancing: -11.5ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_23__reg/CLK
[08/27 00:35:47   6454s] skewClock is  advancing: -12.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_3__reg/CLK
[08/27 00:35:47   6454s] skewClock is  advancing: -20.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_22__reg/CLK
[08/27 00:35:47   6454s] skewClock is  advancing: -13ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_2__reg/CLK
[08/27 00:35:47   6454s] skewClock is  advancing: -13ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_18__reg/CLK
[08/27 00:35:47   6454s] skewClock is  advancing: -12.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_25__reg/CLK
[08/27 00:35:47   6454s] skewClock is  advancing: -16.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_17__reg/CLK
[08/27 00:35:47   6454s] skewClock is  advancing: -19.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_19__reg/CLK
[08/27 00:35:47   6454s] Finish useful skew analysis
[08/27 00:35:47   6455s] |  -0.930|   -0.930| -18.146| -447.022|    70.15%|   0:00:02.0| 3718.2M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:35:47   6455s] Starting generalSmallTnsOpt
[08/27 00:35:47   6455s] Ending generalSmallTnsOpt End
[08/27 00:35:47   6455s] Analyzing useful skew in preCTS mode ...
[08/27 00:35:47   6455s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file.reg2hw_218__reg/CLK
[08/27 00:35:47   6455s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file.reg2hw_148__reg/CLK
[08/27 00:35:47   6455s] Finish useful skew analysis
[08/27 00:35:47   6455s] |  -0.930|   -0.930| -18.145| -447.022|    70.15%|   0:00:00.0| 3718.2M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:35:47   6455s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:35:47   6455s] 
[08/27 00:35:47   6455s] *** Finish Core Optimize Step (cpu=0:00:08.9 real=0:00:02.0 mem=3718.2M) ***
[08/27 00:35:47   6455s] 
[08/27 00:35:47   6455s] *** Finished Optimize Step Cumulative (cpu=0:02:10 real=0:00:27.0 mem=3718.2M) ***
[08/27 00:35:47   6455s] OptDebug: End of Optimizer WNS Pass 4: in2out in2reg reg2out default* WNS -0.930 TNS -18.145; mem2reg* WNS 0.040 TNS 0.000; reg2mem* WNS 0.629 TNS 0.000; reg2reg* WNS -0.448 TNS -428.877; HEPG WNS -0.448 TNS -428.877; all paths WNS -0.930 TNS -447.022
[08/27 00:35:47   6455s] ** GigaOpt Optimizer WNS Slack -0.930 TNS Slack -447.022 Density 70.15
[08/27 00:35:47   6455s] Placement Snapshot: Density distribution:
[08/27 00:35:47   6455s] [1.00 -  +++]: 0 (0.00%)
[08/27 00:35:47   6455s] [0.95 - 1.00]: 0 (0.00%)
[08/27 00:35:47   6455s] [0.90 - 0.95]: 2 (0.30%)
[08/27 00:35:47   6455s] [0.85 - 0.90]: 3 (0.46%)
[08/27 00:35:47   6455s] [0.80 - 0.85]: 7 (1.06%)
[08/27 00:35:47   6455s] [0.75 - 0.80]: 13 (1.98%)
[08/27 00:35:47   6455s] [0.70 - 0.75]: 11 (1.67%)
[08/27 00:35:47   6455s] [0.65 - 0.70]: 16 (2.43%)
[08/27 00:35:47   6455s] [0.60 - 0.65]: 25 (3.80%)
[08/27 00:35:47   6455s] [0.55 - 0.60]: 19 (2.89%)
[08/27 00:35:47   6455s] [0.50 - 0.55]: 21 (3.19%)
[08/27 00:35:47   6455s] [0.45 - 0.50]: 27 (4.10%)
[08/27 00:35:47   6455s] [0.40 - 0.45]: 29 (4.41%)
[08/27 00:35:47   6455s] [0.35 - 0.40]: 42 (6.38%)
[08/27 00:35:47   6455s] [0.30 - 0.35]: 70 (10.64%)
[08/27 00:35:47   6455s] [0.25 - 0.30]: 89 (13.53%)
[08/27 00:35:47   6455s] [0.20 - 0.25]: 110 (16.72%)
[08/27 00:35:47   6455s] [0.15 - 0.20]: 103 (15.65%)
[08/27 00:35:47   6455s] [0.10 - 0.15]: 56 (8.51%)
[08/27 00:35:47   6455s] [0.05 - 0.10]: 13 (1.98%)
[08/27 00:35:47   6455s] [0.00 - 0.05]: 2 (0.30%)
[08/27 00:35:47   6455s] Begin: Area Reclaim Optimization
[08/27 00:35:47   6455s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:47:35.3/0:28:44.4 (3.7), mem = 3718.2M
[08/27 00:35:48   6455s] Reclaim Optimization WNS Slack -0.930  TNS Slack -447.022 Density 70.15
[08/27 00:35:48   6455s] +----------+---------+--------+--------+------------+--------+
[08/27 00:35:48   6455s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[08/27 00:35:48   6455s] +----------+---------+--------+--------+------------+--------+
[08/27 00:35:48   6455s] |    70.15%|        -|  -0.930|-447.022|   0:00:00.0| 3718.2M|
[08/27 00:35:48   6455s] #optDebug: <stH: 3.7800 MiSeL: 84.8240>
[08/27 00:35:50   6465s] |    69.94%|      217|  -0.930|-498.491|   0:00:02.0| 3718.2M|
[08/27 00:35:57   6489s] |    69.69%|      734|  -0.919|-624.418|   0:00:07.0| 3718.2M|
[08/27 00:35:57   6489s] |    69.69%|        0|  -0.919|-624.418|   0:00:00.0| 3718.2M|
[08/27 00:35:57   6489s] +----------+---------+--------+--------+------------+--------+
[08/27 00:35:57   6489s] Reclaim Optimization End WNS Slack -0.919  TNS Slack -624.418 Density 69.69
[08/27 00:35:57   6489s] 
[08/27 00:35:57   6489s] ** Summary: Restruct = 0 Buffer Deletion = 174 Declone = 54 Resize = 500 **
[08/27 00:35:57   6489s] --------------------------------------------------------------
[08/27 00:35:57   6489s] |                                   | Total     | Sequential |
[08/27 00:35:57   6489s] --------------------------------------------------------------
[08/27 00:35:57   6489s] | Num insts resized                 |     500  |       4    |
[08/27 00:35:57   6489s] | Num insts undone                  |     234  |       0    |
[08/27 00:35:57   6489s] | Num insts Downsized               |     500  |       4    |
[08/27 00:35:57   6489s] | Num insts Samesized               |       0  |       0    |
[08/27 00:35:57   6489s] | Num insts Upsized                 |       0  |       0    |
[08/27 00:35:57   6489s] | Num multiple commits+uncommits    |       0  |       -    |
[08/27 00:35:57   6489s] --------------------------------------------------------------
[08/27 00:35:57   6489s] End: Core Area Reclaim Optimization (cpu = 0:00:34.1) (real = 0:00:10.0) **
[08/27 00:35:57   6489s] *** AreaOpt [finish] : cpu/real = 0:00:34.1/0:00:09.6 (3.6), totSession cpu/real = 1:48:09.4/0:28:54.0 (3.7), mem = 3718.2M
[08/27 00:35:57   6489s] 
[08/27 00:35:57   6489s] =============================================================================================
[08/27 00:35:57   6489s]  Step TAT Report for AreaOpt #5
[08/27 00:35:57   6489s] =============================================================================================
[08/27 00:35:57   6489s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/27 00:35:57   6489s] ---------------------------------------------------------------------------------------------
[08/27 00:35:57   6489s] [ SlackTraversorInit     ]      1   0:00:00.2  (   2.3 % )     0:00:00.2 /  0:00:00.2    1.0
[08/27 00:35:57   6489s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 00:35:57   6489s] [ OptSingleIteration     ]      3   0:00:00.2  (   2.5 % )     0:00:08.7 /  0:00:33.2    3.8
[08/27 00:35:57   6489s] [ OptGetWeight           ]    417   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.5
[08/27 00:35:57   6489s] [ OptEval                ]    417   0:00:01.4  (  15.0 % )     0:00:01.4 /  0:00:08.5    5.9
[08/27 00:35:57   6489s] [ OptCommit              ]    417   0:00:00.2  (   2.5 % )     0:00:00.2 /  0:00:00.2    1.0
[08/27 00:35:57   6489s] [ IncrTimingUpdate       ]    212   0:00:06.0  (  63.0 % )     0:00:06.0 /  0:00:22.0    3.6
[08/27 00:35:57   6489s] [ PostCommitDelayCalc    ]    475   0:00:00.7  (   7.2 % )     0:00:00.7 /  0:00:02.1    3.1
[08/27 00:35:57   6489s] [ MISC                   ]          0:00:00.7  (   7.5 % )     0:00:00.7 /  0:00:00.7    1.0
[08/27 00:35:57   6489s] ---------------------------------------------------------------------------------------------
[08/27 00:35:57   6489s]  AreaOpt #5 TOTAL                   0:00:09.6  ( 100.0 % )     0:00:09.6 /  0:00:34.1    3.6
[08/27 00:35:57   6489s] ---------------------------------------------------------------------------------------------
[08/27 00:35:57   6489s] 
[08/27 00:35:57   6489s] End: Area Reclaim Optimization (cpu=0:00:34, real=0:00:10, mem=3537.21M, totSessionCpu=1:48:09).
[08/27 00:35:57   6489s] Placement Snapshot: Density distribution:
[08/27 00:35:57   6489s] [1.00 -  +++]: 0 (0.00%)
[08/27 00:35:57   6489s] [0.95 - 1.00]: 0 (0.00%)
[08/27 00:35:57   6489s] [0.90 - 0.95]: 2 (0.30%)
[08/27 00:35:57   6489s] [0.85 - 0.90]: 3 (0.46%)
[08/27 00:35:57   6489s] [0.80 - 0.85]: 7 (1.06%)
[08/27 00:35:57   6489s] [0.75 - 0.80]: 13 (1.98%)
[08/27 00:35:57   6489s] [0.70 - 0.75]: 11 (1.67%)
[08/27 00:35:57   6489s] [0.65 - 0.70]: 19 (2.89%)
[08/27 00:35:57   6489s] [0.60 - 0.65]: 23 (3.50%)
[08/27 00:35:57   6489s] [0.55 - 0.60]: 20 (3.04%)
[08/27 00:35:57   6489s] [0.50 - 0.55]: 22 (3.34%)
[08/27 00:35:57   6489s] [0.45 - 0.50]: 25 (3.80%)
[08/27 00:35:57   6489s] [0.40 - 0.45]: 33 (5.02%)
[08/27 00:35:57   6489s] [0.35 - 0.40]: 45 (6.84%)
[08/27 00:35:57   6489s] [0.30 - 0.35]: 71 (10.79%)
[08/27 00:35:57   6489s] [0.25 - 0.30]: 87 (13.22%)
[08/27 00:35:57   6489s] [0.20 - 0.25]: 110 (16.72%)
[08/27 00:35:57   6489s] [0.15 - 0.20]: 103 (15.65%)
[08/27 00:35:57   6489s] [0.10 - 0.15]: 50 (7.60%)
[08/27 00:35:57   6489s] [0.05 - 0.10]: 12 (1.82%)
[08/27 00:35:57   6489s] [0.00 - 0.05]: 2 (0.30%)
[08/27 00:35:57   6489s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.3813761.6
[08/27 00:35:57   6489s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3537.2M
[08/27 00:35:57   6489s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3537.2M
[08/27 00:35:57   6489s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3537.2M
[08/27 00:35:57   6489s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.060, REAL:0.060, MEM:3537.2M
[08/27 00:35:57   6489s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.115, REAL:0.116, MEM:3537.2M
[08/27 00:35:57   6489s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.115, REAL:0.116, MEM:3537.2M
[08/27 00:35:57   6489s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3813761.14
[08/27 00:35:57   6489s] OPERPROF: Starting RefinePlace at level 1, MEM:3537.2M
[08/27 00:35:57   6489s] *** Starting refinePlace (1:48:10 mem=3537.2M) ***
[08/27 00:35:57   6489s] Total net bbox length = 1.455e+06 (7.336e+05 7.218e+05) (ext = 4.357e+04)
[08/27 00:35:57   6489s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 00:35:57   6489s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 00:35:57   6489s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:3537.2M
[08/27 00:35:57   6489s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3537.2M
[08/27 00:35:57   6489s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.027, REAL:0.027, MEM:3537.2M
[08/27 00:35:57   6489s] default core: bins with density > 0.750 = 44.13 % ( 346 / 784 )
[08/27 00:35:57   6489s] Density distribution unevenness ratio = 11.442%
[08/27 00:35:57   6489s] RPlace IncrNP: Rollback Lev = -3
[08/27 00:35:57   6489s] RPlace: Density =1.013924, incremental np is triggered.
[08/27 00:35:57   6489s] OPERPROF:     Starting spMPad at level 3, MEM:3537.2M
[08/27 00:35:57   6489s] OPERPROF:       Starting spContextMPad at level 4, MEM:3537.2M
[08/27 00:35:57   6489s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:3537.2M
[08/27 00:35:57   6489s] OPERPROF:     Finished spMPad at level 3, CPU:0.006, REAL:0.006, MEM:3537.2M
[08/27 00:35:57   6490s] nrCritNet: 2.00% ( 860 / 43045 ) cutoffSlk: -557.0ps stdDelay: 38.4ps
[08/27 00:35:57   6490s] incrNP running in 8 threads.
[08/27 00:35:57   6490s] OPERPROF:     Starting npMain at level 3, MEM:3537.2M
[08/27 00:35:57   6490s] incrNP th 1.000, 0.100
[08/27 00:35:57   6490s] limitMaxMove -1, priorityInstMaxMove 7
[08/27 00:35:57   6490s] SP #FI/SF FL/PI 0/35809 1513/234
[08/27 00:35:57   6490s] OPERPROF:       Starting npPlace at level 4, MEM:3667.2M
[08/27 00:35:57   6490s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[08/27 00:35:57   6490s] No instances found in the vector
[08/27 00:35:57   6490s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3575.2M, DRC: 0)
[08/27 00:35:57   6490s] 0 (out of 0) MH cells were successfully legalized.
[08/27 00:35:58   6491s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[08/27 00:35:58   6491s] No instances found in the vector
[08/27 00:35:58   6491s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3799.2M, DRC: 0)
[08/27 00:35:58   6491s] 0 (out of 0) MH cells were successfully legalized.
[08/27 00:35:58   6492s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[08/27 00:35:58   6492s] No instances found in the vector
[08/27 00:35:58   6492s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3799.2M, DRC: 0)
[08/27 00:35:58   6492s] 0 (out of 0) MH cells were successfully legalized.
[08/27 00:35:59   6493s] OPERPROF:       Finished npPlace at level 4, CPU:2.880, REAL:1.160, MEM:3703.2M
[08/27 00:35:59   6493s] OPERPROF:     Finished npMain at level 3, CPU:3.317, REAL:1.398, MEM:3575.2M
[08/27 00:35:59   6493s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3575.2M
[08/27 00:35:59   6493s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.018, REAL:0.018, MEM:3575.2M
[08/27 00:35:59   6493s] default core: bins with density > 0.750 = 44.52 % ( 349 / 784 )
[08/27 00:35:59   6493s] Density distribution unevenness ratio = 11.263%
[08/27 00:35:59   6493s] RPlace postIncrNP: Density = 1.013924 -> 0.992308.
[08/27 00:35:59   6493s] RPlace postIncrNP Info: Density distribution changes:
[08/27 00:35:59   6493s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[08/27 00:35:59   6493s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[08/27 00:35:59   6493s] [1.00 - 1.05] :	 1 (0.13%) -> 0 (0.00%)
[08/27 00:35:59   6493s] [0.95 - 1.00] :	 6 (0.77%) -> 4 (0.51%)
[08/27 00:35:59   6493s] [0.90 - 0.95] :	 32 (4.08%) -> 27 (3.44%)
[08/27 00:35:59   6493s] [0.85 - 0.90] :	 111 (14.16%) -> 111 (14.16%)
[08/27 00:35:59   6493s] [0.80 - 0.85] :	 119 (15.18%) -> 124 (15.82%)
[08/27 00:35:59   6493s] [CPU] RefinePlace/IncrNP (cpu=0:00:03.6, real=0:00:02.0, mem=3575.2MB) @(1:48:10 - 1:48:13).
[08/27 00:35:59   6493s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:3.640, REAL:1.724, MEM:3575.2M
[08/27 00:35:59   6493s] Move report: incrNP moves 1734 insts, mean move: 16.02 um, max move: 175.02 um
[08/27 00:35:59   6493s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/ictc_preCTS_FE_RC_6974_0): (1280.16, 964.56) --> (1353.12, 1066.62)
[08/27 00:35:59   6493s] Move report: Timing Driven Placement moves 1734 insts, mean move: 16.02 um, max move: 175.02 um
[08/27 00:35:59   6493s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/ictc_preCTS_FE_RC_6974_0): (1280.16, 964.56) --> (1353.12, 1066.62)
[08/27 00:35:59   6493s] 	Runtime: CPU: 0:00:03.6 REAL: 0:00:02.0 MEM: 3575.2MB
[08/27 00:35:59   6493s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3575.2M
[08/27 00:35:59   6493s] Starting refinePlace ...
[08/27 00:35:59   6493s] ** Cut row section cpu time 0:00:00.0.
[08/27 00:35:59   6493s]    Spread Effort: high, pre-route mode, useDDP on.
[08/27 00:35:59   6494s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.8, real=0:00:00.0, mem=3575.2MB) @(1:48:13 - 1:48:14).
[08/27 00:35:59   6494s] Move report: preRPlace moves 3671 insts, mean move: 2.49 um, max move: 25.44 um
[08/27 00:35:59   6494s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/_6820_): (1299.36, 1043.94) --> (1273.92, 1043.94)
[08/27 00:35:59   6494s] 	Length: 10 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_mux2_1
[08/27 00:35:59   6494s] Move report: Detail placement moves 3671 insts, mean move: 2.49 um, max move: 25.44 um
[08/27 00:35:59   6494s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/_6820_): (1299.36, 1043.94) --> (1273.92, 1043.94)
[08/27 00:35:59   6494s] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 3575.2MB
[08/27 00:35:59   6494s] Statistics of distance of Instance movement in refine placement:
[08/27 00:35:59   6494s]   maximum (X+Y) =       175.02 um
[08/27 00:35:59   6494s]   inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/ictc_preCTS_FE_RC_6974_0) with max move: (1280.16, 964.56) -> (1353.12, 1066.62)
[08/27 00:35:59   6494s]   mean    (X+Y) =         8.12 um
[08/27 00:35:59   6494s] Total instances flipped for legalization: 22
[08/27 00:35:59   6494s] Summary Report:
[08/27 00:35:59   6494s] Instances move: 4365 (out of 37556 movable)
[08/27 00:35:59   6494s] Instances flipped: 22
[08/27 00:35:59   6494s] Mean displacement: 8.12 um
[08/27 00:35:59   6494s] Max displacement: 175.02 um (Instance: i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/ictc_preCTS_FE_RC_6974_0) (1280.16, 964.56) -> (1353.12, 1066.62)
[08/27 00:35:59   6494s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_inv_2
[08/27 00:35:59   6494s] Total instances moved : 4365
[08/27 00:35:59   6494s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.870, REAL:0.331, MEM:3575.2M
[08/27 00:35:59   6494s] Total net bbox length = 1.454e+06 (7.345e+05 7.200e+05) (ext = 4.357e+04)
[08/27 00:35:59   6494s] Runtime: CPU: 0:00:04.6 REAL: 0:00:02.0 MEM: 3575.2MB
[08/27 00:35:59   6494s] [CPU] RefinePlace/total (cpu=0:00:04.6, real=0:00:02.0, mem=3575.2MB) @(1:48:10 - 1:48:14).
[08/27 00:35:59   6494s] *** Finished refinePlace (1:48:14 mem=3575.2M) ***
[08/27 00:35:59   6494s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3813761.14
[08/27 00:35:59   6494s] OPERPROF: Finished RefinePlace at level 1, CPU:4.637, REAL:2.183, MEM:3575.2M
[08/27 00:35:59   6494s] *** maximum move = 175.02 um ***
[08/27 00:36:00   6494s] *** Finished re-routing un-routed nets (3575.2M) ***
[08/27 00:36:00   6495s] TotalInstCnt at stopUpdate before init: 37,556
[08/27 00:36:00   6495s] OPERPROF: Starting DPlace-Init at level 1, MEM:3575.2M
[08/27 00:36:00   6495s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 00:36:00   6495s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3575.2M
[08/27 00:36:00   6495s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:36:00   6495s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.025, REAL:0.025, MEM:3575.2M
[08/27 00:36:00   6495s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3575.2MB).
[08/27 00:36:00   6495s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.071, MEM:3575.2M
[08/27 00:36:00   6495s] TotalInstCnt at stopUpdate after init: 37,556
[08/27 00:36:00   6495s] 
[08/27 00:36:00   6495s] *** Finish Physical Update (cpu=0:00:06.5 real=0:00:03.0 mem=3575.2M) ***
[08/27 00:36:00   6495s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.3813761.6
[08/27 00:36:00   6496s] ** GigaOpt Optimizer WNS Slack -0.955 TNS Slack -703.834 Density 69.69
[08/27 00:36:00   6496s] Skipped Place ECO bump recovery (WNS opt)
[08/27 00:36:00   6496s] Optimizer WNS Pass 5
[08/27 00:36:00   6496s] OptDebug: Start of Optimizer WNS Pass 5: in2out in2reg reg2out default* WNS -0.955 TNS -18.171; mem2reg* WNS 0.003 TNS 0.000; reg2mem* WNS 0.327 TNS 0.000; reg2reg* WNS -0.564 TNS -685.663; HEPG WNS -0.564 TNS -685.663; all paths WNS -0.955 TNS -703.834
[08/27 00:36:01   6496s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[08/27 00:36:01   6496s] Info: End MT loop @oiCellDelayCachingJob.
[08/27 00:36:01   6496s] Active Path Group: mem2reg reg2mem reg2reg  
[08/27 00:36:01   6496s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:36:01   6496s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/27 00:36:01   6496s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:36:01   6496s] |  -0.564|   -0.955|-685.663| -703.834|    69.69%|   0:00:00.0| 3575.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:36:01   6496s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_4__reg/D                        |
[08/27 00:36:02   6502s] |  -0.552|   -1.042|-662.659| -680.916|    69.69%|   0:00:01.0| 3632.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:36:02   6502s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_4__reg/D                        |
[08/27 00:36:02   6503s] |  -0.523|   -1.042|-604.141| -622.399|    69.70%|   0:00:00.0| 3632.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:36:02   6503s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_4__reg/D                        |
[08/27 00:36:03   6505s] |  -0.507|   -1.013|-573.126| -591.355|    69.70%|   0:00:01.0| 3632.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:36:03   6505s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_4__reg/D                        |
[08/27 00:36:03   6507s] |  -0.488|   -1.013|-532.431| -550.659|    69.70%|   0:00:00.0| 3632.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:36:03   6507s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:36:03   6508s] |  -0.484|   -1.013|-524.765| -542.993|    69.70%|   0:00:00.0| 3632.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:36:03   6508s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:36:04   6511s] |  -0.459|   -0.989|-480.710| -498.915|    69.69%|   0:00:01.0| 3632.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:36:04   6511s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_4__reg/D                        |
[08/27 00:36:05   6514s] |  -0.447|   -0.991|-457.822| -476.028|    69.70%|   0:00:01.0| 3632.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:36:05   6514s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_4__reg/D                        |
[08/27 00:36:06   6525s] |  -0.434|   -1.161|-431.062| -449.439|    69.70%|   0:00:01.0| 3689.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:36:06   6525s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:36:08   6535s] |  -0.424|   -1.161|-416.128| -434.505|    69.69%|   0:00:02.0| 3689.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:36:08   6535s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:36:10   6547s] |  -0.424|   -1.161|-416.099| -434.476|    69.69%|   0:00:02.0| 3746.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:36:10   6547s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:36:11   6550s] |  -0.424|   -1.161|-416.038| -434.415|    69.70%|   0:00:01.0| 3746.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:36:11   6550s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:36:15   6584s] |  -0.426|   -1.161|-379.109| -397.487|    69.74%|   0:00:04.0| 3746.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:36:15   6584s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:36:17   6591s] |  -0.425|   -1.162|-373.169| -391.547|    69.76%|   0:00:02.0| 3746.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:36:17   6591s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:36:17   6593s] |  -0.424|   -1.131|-370.651| -388.998|    69.76%|   0:00:00.0| 3746.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:36:17   6593s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:36:17   6593s] Starting generalSmallTnsOpt
[08/27 00:36:18   6594s] Ending generalSmallTnsOpt End
[08/27 00:36:18   6594s] Analyzing useful skew in preCTS mode ...
[08/27 00:36:18   6594s] skewClock is  advancing: -41.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_0__reg/CLK
[08/27 00:36:18   6594s] skewClock is  advancing: -41.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_21__reg/CLK
[08/27 00:36:18   6594s] skewClock is  advancing: -99.1ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_23__reg/CLK
[08/27 00:36:18   6594s] skewClock is  advancing: -30.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_5__reg/CLK
[08/27 00:36:18   6594s] skewClock is  advancing: -40.1ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_1__reg/CLK
[08/27 00:36:18   6594s] skewClock is  advancing: -11.6ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_3__reg/CLK
[08/27 00:36:18   6594s] skewClock is  advancing: -15.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_13__reg/CLK
[08/27 00:36:18   6594s] skewClock is  advancing: -30.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_6__reg/CLK
[08/27 00:36:18   6594s] skewClock is  advancing: -32.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_14__reg/CLK
[08/27 00:36:18   6594s] skewClock is  advancing: -29.6ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_4__reg/CLK
[08/27 00:36:18   6594s] skewClock is  advancing: -45.6ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_31__reg/CLK
[08/27 00:36:18   6594s] skewClock is  advancing: -25ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_12__reg/CLK
[08/27 00:36:18   6594s] skewClock is  advancing: -45ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_26__reg/CLK
[08/27 00:36:18   6594s] skewClock is  advancing: -38.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_22__reg/CLK
[08/27 00:36:18   6594s] skewClock is  advancing: -35.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_29__reg/CLK
[08/27 00:36:18   6594s] skewClock is  advancing: -39.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_28__reg/CLK
[08/27 00:36:18   6594s] skewClock is  advancing: -32.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_27__reg/CLK
[08/27 00:36:18   6594s] skewClock is  advancing: -34.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_24__reg/CLK
[08/27 00:36:18   6594s] skewClock is  advancing: -49.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_20__reg/CLK
[08/27 00:36:18   6594s] skewClock is  advancing: -22.6ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_18__reg/CLK
[08/27 00:36:18   6594s] skewClock is  advancing: -20.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_25__reg/CLK
[08/27 00:36:18   6594s] skewClock is  advancing: -17.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_valid_i_reg/CLK
[08/27 00:36:18   6594s] skewClock is  advancing: -31.5ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_17__reg/CLK
[08/27 00:36:18   6594s] skewClock is  advancing: -22.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_16__reg/CLK
[08/27 00:36:18   6594s] skewClock is  advancing: -43ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_19__reg/CLK
[08/27 00:36:18   6594s] skewClock is  advancing: -73.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/rf_reg_42__reg/CLK
[08/27 00:36:18   6595s] skewClock is  advancing: -12.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_0__reg/CLK
[08/27 00:36:18   6595s] skewClock is  advancing: -12.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_21__reg/CLK
[08/27 00:36:18   6595s] skewClock is  advancing: -12.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_23__reg/CLK
[08/27 00:36:18   6595s] skewClock is  advancing: -12.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_5__reg/CLK
[08/27 00:36:18   6595s] skewClock is  advancing: -14.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_2__reg/CLK
[08/27 00:36:18   6595s] skewClock is  advancing: -12.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_3__reg/CLK
[08/27 00:36:18   6595s] skewClock is  advancing: -12.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_1__reg/CLK
[08/27 00:36:18   6595s] skewClock is  advancing: -12.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_13__reg/CLK
[08/27 00:36:18   6595s] skewClock is  advancing: -12.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_6__reg/CLK
[08/27 00:36:18   6595s] skewClock is  advancing: -12.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_4__reg/CLK
[08/27 00:36:18   6595s] skewClock is  advancing: -12.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_31__reg/CLK
[08/27 00:36:18   6595s] skewClock is  advancing: -12.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_26__reg/CLK
[08/27 00:36:18   6595s] skewClock is  advancing: -12.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_29__reg/CLK
[08/27 00:36:18   6595s] skewClock is  advancing: -12.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_22__reg/CLK
[08/27 00:36:18   6595s] skewClock is  advancing: -12.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_28__reg/CLK
[08/27 00:36:18   6595s] skewClock is  advancing: -12.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_18__reg/CLK
[08/27 00:36:18   6595s] skewClock is  advancing: -12.1ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_25__reg/CLK
[08/27 00:36:18   6595s] skewClock is  advancing: -14.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_15__reg/CLK
[08/27 00:36:18   6595s] skewClock is  advancing: -12.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_24__reg/CLK
[08/27 00:36:18   6595s] skewClock is  advancing: -12.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_17__reg/CLK
[08/27 00:36:18   6595s] skewClock is  advancing: -12.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_19__reg/CLK
[08/27 00:36:18   6595s] skewClock is  advancing: -12.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/rf_reg_42__reg/CLK
[08/27 00:36:18   6595s] Finish useful skew analysis
[08/27 00:36:19   6602s] |  -0.377|   -1.077|-289.349| -307.642|    69.76%|   0:00:02.0| 3746.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:36:19   6602s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:36:22   6615s] |  -0.376|   -1.077|-288.062| -306.354|    69.79%|   0:00:03.0| 3746.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:36:22   6615s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:36:23   6625s] |  -0.376|   -1.077|-292.419| -310.712|    69.87%|   0:00:01.0| 3746.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:36:23   6625s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:36:24   6628s] |  -0.376|   -1.074|-292.396| -310.686|    69.91%|   0:00:01.0| 3746.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:36:24   6628s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:36:24   6628s] Starting generalSmallTnsOpt
[08/27 00:36:25   6629s] Ending generalSmallTnsOpt End
[08/27 00:36:25   6629s] Analyzing useful skew in preCTS mode ...
[08/27 00:36:25   6629s] skewClock is  advancing: -10.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_21__reg/CLK
[08/27 00:36:25   6629s] skewClock is  advancing: -12.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_23__reg/CLK
[08/27 00:36:25   6629s] skewClock is  advancing: -10.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_6__reg/CLK
[08/27 00:36:25   6629s] skewClock is  advancing: -17.1ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_15__reg/CLK
[08/27 00:36:25   6629s] skewClock is  advancing: -41.5ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/rf_reg_586__reg/CLK
[08/27 00:36:25   6629s] skewClock is  advancing: -40.5ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/rf_reg_106__reg/CLK
[08/27 00:36:25   6630s] Finish useful skew analysis
[08/27 00:36:25   6630s] |  -0.375|   -1.064|-291.683| -309.963|    69.91%|   0:00:01.0| 3746.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:36:25   6630s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:36:25   6632s] |  -0.375|   -1.064|-291.565| -309.844|    69.93%|   0:00:00.0| 3746.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:36:25   6632s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:36:26   6634s] |  -0.375|   -1.064|-291.565| -309.844|    69.95%|   0:00:01.0| 3746.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:36:26   6634s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:36:26   6634s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:36:26   6634s] 
[08/27 00:36:26   6634s] *** Finish Core Optimize Step (cpu=0:02:18 real=0:00:25.0 mem=3746.9M) ***
[08/27 00:36:26   6635s] Active Path Group: mem2reg reg2mem  
[08/27 00:36:26   6635s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:36:26   6635s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/27 00:36:26   6635s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:36:26   6635s] |  -0.050|   -1.064|  -0.139| -309.844|    69.95%|   0:00:00.0| 3746.9M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:36:26   6635s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_28__reg/D                       |
[08/27 00:36:27   6636s] |   0.056|   -1.064|   0.000| -309.844|    69.97%|   0:00:01.0| 3746.9M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:36:27   6636s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_15__reg/D                       |
[08/27 00:36:27   6636s] |   0.056|   -1.064|   0.000| -309.844|    69.97%|   0:00:00.0| 3746.9M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:36:27   6636s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_15__reg/D                       |
[08/27 00:36:27   6636s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:36:27   6636s] 
[08/27 00:36:27   6636s] *** Finish Core Optimize Step (cpu=0:00:01.1 real=0:00:01.0 mem=3746.9M) ***
[08/27 00:36:27   6636s] Active Path Group: in2out in2reg reg2out default 
[08/27 00:36:27   6636s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:36:27   6636s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/27 00:36:27   6636s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:36:27   6636s] |  -1.064|   -1.064| -18.280| -309.844|    69.97%|   0:00:00.0| 3746.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:36:27   6638s] |  -0.979|   -0.979| -18.195| -309.759|    69.97%|   0:00:00.0| 3746.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:36:28   6638s] |  -0.967|   -0.967| -18.183| -309.747|    69.97%|   0:00:01.0| 3746.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:36:28   6639s] |  -0.942|   -0.942| -18.158| -309.722|    69.97%|   0:00:00.0| 3746.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:36:28   6639s] |  -0.906|   -0.906| -18.122| -309.687|    69.97%|   0:00:00.0| 3746.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:36:28   6640s] |  -0.906|   -0.906| -18.122| -309.686|    69.97%|   0:00:00.0| 3746.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:36:28   6641s] |  -0.892|   -0.892| -18.108| -309.672|    69.98%|   0:00:00.0| 3746.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:36:28   6641s] |  -0.885|   -0.885| -18.101| -309.665|    69.97%|   0:00:00.0| 3746.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:36:28   6642s] |  -0.872|   -0.872| -18.088| -309.652|    69.98%|   0:00:00.0| 3746.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:36:29   6644s] |  -0.867|   -0.867| -18.083| -309.648|    69.98%|   0:00:01.0| 3746.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:36:30   6647s] Starting generalSmallTnsOpt
[08/27 00:36:30   6647s] Ending generalSmallTnsOpt End
[08/27 00:36:30   6647s] Analyzing useful skew in preCTS mode ...
[08/27 00:36:30   6647s] skewClock is  advancing: -15.1ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_6__reg/CLK
[08/27 00:36:30   6647s] skewClock is  advancing: -24ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_3__reg/CLK
[08/27 00:36:30   6647s] skewClock is  advancing: -10.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_22__reg/CLK
[08/27 00:36:30   6647s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file.reg2hw_113__reg/CLK
[08/27 00:36:30   6647s] skewClock is  advancing: -16.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_2__reg/CLK
[08/27 00:36:30   6647s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_dmi_jtag/td_o_reg/CLK
[08/27 00:36:30   6647s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file.reg2hw_155__reg/CLK
[08/27 00:36:30   6647s] skewClock is  advancing: -10.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_28__reg/CLK
[08/27 00:36:30   6647s] skewClock is  advancing: -10.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_29__reg/CLK
[08/27 00:36:30   6647s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file.reg2hw_64__reg/CLK
[08/27 00:36:30   6647s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file.reg2hw_71__reg/CLK
[08/27 00:36:30   6647s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file.reg2hw_162__reg/CLK
[08/27 00:36:30   6647s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file.reg2hw_15__reg/CLK
[08/27 00:36:30   6647s] skewClock is  advancing: -250.9ps, i_croc_soc/i_croc/i_timer/s_cfg_lo_reg_31__reg/CLK
[08/27 00:36:30   6647s] skewClock is  advancing: -14.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_4__reg/CLK
[08/27 00:36:30   6647s] skewClock is  advancing: -13.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_5__reg/CLK
[08/27 00:36:30   6647s] skewClock is  advancing: -14.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_1__reg/CLK
[08/27 00:36:30   6647s] skewClock is  advancing: -14.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_0__reg/CLK
[08/27 00:36:30   6647s] skewClock is  advancing: -11.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_19__reg/CLK
[08/27 00:36:30   6647s] Finish useful skew analysis
[08/27 00:36:30   6648s] |  -0.856|   -0.856| -17.771| -309.491|    69.99%|   0:00:01.0| 3746.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:36:30   6648s] Starting generalSmallTnsOpt
[08/27 00:36:30   6648s] Ending generalSmallTnsOpt End
[08/27 00:36:30   6648s] Analyzing useful skew in preCTS mode ...
[08/27 00:36:30   6648s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file.reg2hw_78__reg/CLK
[08/27 00:36:30   6648s] Finish useful skew analysis
[08/27 00:36:30   6648s] |  -0.856|   -0.856| -17.771| -309.492|    70.00%|   0:00:00.0| 3746.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:36:30   6648s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:36:30   6648s] 
[08/27 00:36:30   6648s] *** Finish Core Optimize Step (cpu=0:00:12.6 real=0:00:03.0 mem=3746.9M) ***
[08/27 00:36:30   6648s] 
[08/27 00:36:30   6648s] *** Finished Optimize Step Cumulative (cpu=0:02:32 real=0:00:29.0 mem=3746.9M) ***
[08/27 00:36:30   6648s] OptDebug: End of Optimizer WNS Pass 5: in2out in2reg reg2out default* WNS -0.856 TNS -17.771; mem2reg* WNS 0.047 TNS 0.000; reg2mem* WNS 0.515 TNS 0.000; reg2reg* WNS -0.375 TNS -291.720; HEPG WNS -0.375 TNS -291.720; all paths WNS -0.856 TNS -309.492
[08/27 00:36:30   6648s] ** GigaOpt Optimizer WNS Slack -0.856 TNS Slack -309.492 Density 70.00
[08/27 00:36:30   6648s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.3813761.7
[08/27 00:36:30   6649s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3746.9M
[08/27 00:36:30   6649s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3746.9M
[08/27 00:36:30   6649s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3746.9M
[08/27 00:36:30   6649s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.051, REAL:0.052, MEM:3746.9M
[08/27 00:36:30   6649s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.097, REAL:0.098, MEM:3746.9M
[08/27 00:36:30   6649s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.098, REAL:0.098, MEM:3746.9M
[08/27 00:36:30   6649s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3813761.15
[08/27 00:36:30   6649s] OPERPROF: Starting RefinePlace at level 1, MEM:3746.9M
[08/27 00:36:30   6649s] *** Starting refinePlace (1:50:49 mem=3746.9M) ***
[08/27 00:36:30   6649s] Total net bbox length = 1.459e+06 (7.361e+05 7.230e+05) (ext = 4.357e+04)
[08/27 00:36:30   6649s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 00:36:30   6649s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 00:36:30   6649s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:3746.9M
[08/27 00:36:30   6649s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3746.9M
[08/27 00:36:30   6649s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.018, REAL:0.018, MEM:3746.9M
[08/27 00:36:30   6649s] default core: bins with density > 0.750 = 44.64 % ( 350 / 784 )
[08/27 00:36:30   6649s] Density distribution unevenness ratio = 11.217%
[08/27 00:36:30   6649s] RPlace IncrNP Skipped
[08/27 00:36:30   6649s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3746.9MB) @(1:50:49 - 1:50:49).
[08/27 00:36:30   6649s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.023, REAL:0.024, MEM:3746.9M
[08/27 00:36:30   6649s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 00:36:30   6649s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3746.9MB
[08/27 00:36:30   6649s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3746.9M
[08/27 00:36:30   6649s] Starting refinePlace ...
[08/27 00:36:31   6649s] ** Cut row section cpu time 0:00:00.0.
[08/27 00:36:31   6649s]    Spread Effort: high, pre-route mode, useDDP on.
[08/27 00:36:31   6650s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.8, real=0:00:01.0, mem=3746.9MB) @(1:50:49 - 1:50:50).
[08/27 00:36:31   6650s] Move report: preRPlace moves 3245 insts, mean move: 2.63 um, max move: 23.94 um
[08/27 00:36:31   6650s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_OCPC7756_1882): (1183.20, 1149.78) --> (1163.04, 1146.00)
[08/27 00:36:31   6650s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_buf_1
[08/27 00:36:31   6650s] wireLenOptFixPriorityInst 0 inst fixed
[08/27 00:36:31   6650s] 
[08/27 00:36:31   6650s] Running Spiral MT with 8 threads  fetchWidth=196 
[08/27 00:36:32   6651s] Move report: legalization moves 4 insts, mean move: 3.58 um, max move: 4.32 um
[08/27 00:36:32   6651s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/ictc_preCTS_FE_RC_8964_0): (1419.84, 665.94) --> (1424.16, 665.94)
[08/27 00:36:32   6651s] [CPU] RefinePlace/Legalization (cpu=0:00:01.4, real=0:00:01.0, mem=3746.9MB) @(1:50:50 - 1:50:51).
[08/27 00:36:32   6651s] Move report: Detail placement moves 3249 insts, mean move: 2.64 um, max move: 23.94 um
[08/27 00:36:32   6651s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_OCPC7756_1882): (1183.20, 1149.78) --> (1163.04, 1146.00)
[08/27 00:36:32   6651s] 	Runtime: CPU: 0:00:02.2 REAL: 0:00:02.0 MEM: 3746.9MB
[08/27 00:36:32   6651s] Statistics of distance of Instance movement in refine placement:
[08/27 00:36:32   6651s]   maximum (X+Y) =        23.94 um
[08/27 00:36:32   6651s]   inst (i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_OCPC7756_1882) with max move: (1183.2, 1149.78) -> (1163.04, 1146)
[08/27 00:36:32   6651s]   mean    (X+Y) =         2.64 um
[08/27 00:36:32   6651s] Total instances flipped for legalization: 2436
[08/27 00:36:32   6651s] Summary Report:
[08/27 00:36:32   6651s] Instances move: 3249 (out of 37842 movable)
[08/27 00:36:32   6651s] Instances flipped: 2436
[08/27 00:36:32   6651s] Mean displacement: 2.64 um
[08/27 00:36:32   6651s] Max displacement: 23.94 um (Instance: i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_OCPC7756_1882) (1183.2, 1149.78) -> (1163.04, 1146)
[08/27 00:36:32   6651s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_buf_1
[08/27 00:36:32   6651s] Total instances moved : 3249
[08/27 00:36:32   6651s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.234, REAL:1.228, MEM:3746.9M
[08/27 00:36:32   6651s] Total net bbox length = 1.465e+06 (7.419e+05 7.235e+05) (ext = 4.357e+04)
[08/27 00:36:32   6651s] Runtime: CPU: 0:00:02.4 REAL: 0:00:02.0 MEM: 3746.9MB
[08/27 00:36:32   6651s] [CPU] RefinePlace/total (cpu=0:00:02.4, real=0:00:02.0, mem=3746.9MB) @(1:50:49 - 1:50:52).
[08/27 00:36:32   6651s] *** Finished refinePlace (1:50:52 mem=3746.9M) ***
[08/27 00:36:32   6651s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3813761.15
[08/27 00:36:32   6651s] OPERPROF: Finished RefinePlace at level 1, CPU:2.375, REAL:1.370, MEM:3746.9M
[08/27 00:36:32   6652s] *** maximum move = 23.94 um ***
[08/27 00:36:32   6652s] *** Finished re-routing un-routed nets (3746.9M) ***
[08/27 00:36:32   6652s] TotalInstCnt at stopUpdate before init: 37,842
[08/27 00:36:32   6652s] OPERPROF: Starting DPlace-Init at level 1, MEM:3746.9M
[08/27 00:36:32   6652s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 00:36:32   6652s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3746.9M
[08/27 00:36:32   6652s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:36:32   6652s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.061, MEM:3746.9M
[08/27 00:36:32   6652s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3746.9MB).
[08/27 00:36:32   6652s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.136, REAL:0.137, MEM:3746.9M
[08/27 00:36:33   6652s] TotalInstCnt at stopUpdate after init: 37,842
[08/27 00:36:33   6652s] 
[08/27 00:36:33   6652s] *** Finish Physical Update (cpu=0:00:04.0 real=0:00:03.0 mem=3746.9M) ***
[08/27 00:36:33   6652s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.3813761.7
[08/27 00:36:33   6653s] ** GigaOpt Optimizer WNS Slack -0.856 TNS Slack -338.275 Density 70.00
[08/27 00:36:33   6653s] Recovering Place ECO bump
[08/27 00:36:33   6653s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[08/27 00:36:33   6653s] Info: End MT loop @oiCellDelayCachingJob.
[08/27 00:36:33   6653s] Active Path Group: mem2reg reg2mem reg2reg  
[08/27 00:36:33   6653s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:36:33   6653s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/27 00:36:33   6653s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:36:33   6653s] |  -0.391|   -0.856|-320.504| -338.275|    70.00%|   0:00:00.0| 3746.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:36:33   6653s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_3__reg/D                        |
[08/27 00:36:34   6655s] |  -0.370|   -0.856|-285.308| -303.079|    70.00%|   0:00:01.0| 3746.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:36:34   6655s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:36:35   6665s] |  -0.364|   -0.856|-273.999| -291.771|    70.00%|   0:00:01.0| 3746.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:36:35   6665s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:36:36   6668s] |  -0.364|   -0.901|-274.009| -291.826|    70.01%|   0:00:01.0| 3746.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:36:36   6668s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:36:36   6668s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:36:36   6668s] 
[08/27 00:36:36   6668s] *** Finish Core Optimize Step (cpu=0:00:15.0 real=0:00:03.0 mem=3746.9M) ***
[08/27 00:36:36   6668s] Active Path Group: in2out in2reg reg2out default 
[08/27 00:36:36   6668s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:36:36   6668s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/27 00:36:36   6668s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:36:36   6668s] |  -0.901|   -0.901| -17.817| -291.826|    70.01%|   0:00:00.0| 3746.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:36:37   6670s] |  -0.858|   -0.858| -17.774| -291.783|    70.01%|   0:00:01.0| 3746.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:36:37   6670s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:36:37   6670s] 
[08/27 00:36:37   6670s] *** Finish Core Optimize Step (cpu=0:00:01.7 real=0:00:01.0 mem=3746.9M) ***
[08/27 00:36:37   6670s] 
[08/27 00:36:37   6670s] *** Finished Optimize Step Cumulative (cpu=0:00:16.8 real=0:00:04.0 mem=3746.9M) ***
[08/27 00:36:37   6670s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3746.9M
[08/27 00:36:37   6670s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3746.9M
[08/27 00:36:37   6670s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3746.9M
[08/27 00:36:37   6670s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.055, REAL:0.056, MEM:3746.9M
[08/27 00:36:37   6670s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.117, REAL:0.119, MEM:3746.9M
[08/27 00:36:37   6670s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.118, REAL:0.119, MEM:3746.9M
[08/27 00:36:37   6670s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3813761.16
[08/27 00:36:37   6670s] OPERPROF: Starting RefinePlace at level 1, MEM:3746.9M
[08/27 00:36:37   6670s] *** Starting refinePlace (1:51:11 mem=3746.9M) ***
[08/27 00:36:37   6670s] Total net bbox length = 1.466e+06 (7.420e+05 7.236e+05) (ext = 4.357e+04)
[08/27 00:36:37   6670s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 00:36:37   6670s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3746.9M
[08/27 00:36:37   6670s] Starting refinePlace ...
[08/27 00:36:37   6671s] 
[08/27 00:36:37   6671s] Running Spiral MT with 8 threads  fetchWidth=196 
[08/27 00:36:38   6672s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 00:36:38   6672s] [CPU] RefinePlace/Legalization (cpu=0:00:01.4, real=0:00:01.0, mem=3746.9MB) @(1:51:11 - 1:51:12).
[08/27 00:36:38   6672s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 00:36:38   6672s] 	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 3746.9MB
[08/27 00:36:38   6672s] Statistics of distance of Instance movement in refine placement:
[08/27 00:36:38   6672s]   maximum (X+Y) =         0.00 um
[08/27 00:36:38   6672s]   mean    (X+Y) =         0.00 um
[08/27 00:36:38   6672s] Summary Report:
[08/27 00:36:38   6672s] Instances move: 0 (out of 37849 movable)
[08/27 00:36:38   6672s] Instances flipped: 0
[08/27 00:36:38   6672s] Mean displacement: 0.00 um
[08/27 00:36:38   6672s] Max displacement: 0.00 um 
[08/27 00:36:38   6672s] Total instances moved : 0
[08/27 00:36:38   6672s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.423, REAL:0.897, MEM:3746.9M
[08/27 00:36:38   6672s] Total net bbox length = 1.466e+06 (7.420e+05 7.236e+05) (ext = 4.357e+04)
[08/27 00:36:38   6672s] Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 3746.9MB
[08/27 00:36:38   6672s] [CPU] RefinePlace/total (cpu=0:00:01.5, real=0:00:01.0, mem=3746.9MB) @(1:51:11 - 1:51:12).
[08/27 00:36:38   6672s] *** Finished refinePlace (1:51:12 mem=3746.9M) ***
[08/27 00:36:38   6672s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3813761.16
[08/27 00:36:38   6672s] OPERPROF: Finished RefinePlace at level 1, CPU:1.553, REAL:1.028, MEM:3746.9M
[08/27 00:36:38   6672s] *** maximum move = 0.00 um ***
[08/27 00:36:38   6672s] *** Finished re-routing un-routed nets (3746.9M) ***
[08/27 00:36:38   6672s] OPERPROF: Starting DPlace-Init at level 1, MEM:3746.9M
[08/27 00:36:38   6672s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3746.9M
[08/27 00:36:38   6672s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.043, REAL:0.043, MEM:3746.9M
[08/27 00:36:38   6672s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.090, MEM:3746.9M
[08/27 00:36:39   6673s] 
[08/27 00:36:39   6673s] *** Finish Physical Update (cpu=0:00:02.7 real=0:00:02.0 mem=3746.9M) ***
[08/27 00:36:39   6673s] ** GigaOpt Optimizer WNS Slack -0.858 TNS Slack -291.783 Density 70.01
[08/27 00:36:39   6673s] 
[08/27 00:36:39   6673s] *** Finish pre-CTS Setup Fixing (cpu=0:23:52 real=0:05:19 mem=3746.9M) ***
[08/27 00:36:39   6673s] 
[08/27 00:36:39   6673s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.3813761.2
[08/27 00:36:39   6673s] TotalInstCnt at PhyDesignMc Destruction: 37,849
[08/27 00:36:39   6673s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3813761.8
[08/27 00:36:39   6673s] *** SetupOpt [finish] : cpu/real = 0:23:57.4/0:05:23.8 (4.4), totSession cpu/real = 1:51:13.6/0:29:36.3 (3.8), mem = 3028.0M
[08/27 00:36:39   6673s] 
[08/27 00:36:39   6673s] =============================================================================================
[08/27 00:36:39   6673s]  Step TAT Report for WnsOpt #1
[08/27 00:36:39   6673s] =============================================================================================
[08/27 00:36:39   6673s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/27 00:36:39   6673s] ---------------------------------------------------------------------------------------------
[08/27 00:36:39   6673s] [ SkewClock              ]     15   0:00:02.7  (   0.8 % )     0:00:02.7 /  0:00:06.8    2.5
[08/27 00:36:39   6673s] [ AreaOpt                ]      3   0:00:02.5  (   0.8 % )     0:00:32.1 /  0:01:50.5    3.4
[08/27 00:36:39   6673s] [ RefinePlace            ]      7   0:00:17.6  (   5.4 % )     0:00:17.9 /  0:00:32.7    1.8
[08/27 00:36:39   6673s] [ SlackTraversorInit     ]     11   0:00:03.2  (   1.0 % )     0:00:03.2 /  0:00:04.3    1.3
[08/27 00:36:39   6673s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[08/27 00:36:39   6673s] [ PowerInterfaceInit     ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 00:36:39   6673s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   0.1 % )     0:00:00.3 /  0:00:00.5    1.5
[08/27 00:36:39   6673s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.0 % )     0:00:00.5 /  0:00:00.5    1.0
[08/27 00:36:39   6673s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 00:36:39   6673s] [ TransformInit          ]      1   0:00:03.5  (   1.1 % )     0:00:03.5 /  0:00:04.6    1.3
[08/27 00:36:39   6673s] [ SmallTnsOpt            ]     15   0:00:00.0  (   0.0 % )     0:00:03.1 /  0:00:07.2    2.3
[08/27 00:36:39   6673s] [ OptSingleIteration     ]    653   0:00:03.5  (   1.1 % )     0:04:42.2 /  0:22:45.4    4.8
[08/27 00:36:39   6673s] [ OptGetWeight           ]   2159   0:00:05.0  (   1.5 % )     0:00:05.0 /  0:00:05.0    1.0
[08/27 00:36:39   6673s] [ OptEval                ]   2159   0:02:43.6  (  50.5 % )     0:02:43.6 /  0:16:32.3    6.1
[08/27 00:36:39   6673s] [ OptCommit              ]   2159   0:00:07.9  (   2.4 % )     0:00:07.9 /  0:00:07.8    1.0
[08/27 00:36:39   6673s] [ IncrTimingUpdate       ]   1345   0:01:09.6  (  21.5 % )     0:01:09.6 /  0:04:28.4    3.9
[08/27 00:36:39   6673s] [ PostCommitDelayCalc    ]   2350   0:00:09.5  (   2.9 % )     0:00:09.5 /  0:00:34.0    3.6
[08/27 00:36:39   6673s] [ SetupOptGetWorkingSet  ]   1776   0:00:22.4  (   6.9 % )     0:00:22.4 /  0:00:50.7    2.3
[08/27 00:36:39   6673s] [ SetupOptGetActiveNode  ]   1776   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    2.1
[08/27 00:36:39   6673s] [ SetupOptSlackGraph     ]    642   0:00:01.6  (   0.5 % )     0:00:01.6 /  0:00:07.1    4.5
[08/27 00:36:39   6673s] [ MISC                   ]          0:00:10.3  (   3.2 % )     0:00:10.3 /  0:00:17.6    1.7
[08/27 00:36:39   6673s] ---------------------------------------------------------------------------------------------
[08/27 00:36:39   6673s]  WnsOpt #1 TOTAL                    0:05:23.8  ( 100.0 % )     0:05:23.8 /  0:23:57.4    4.4
[08/27 00:36:39   6673s] ---------------------------------------------------------------------------------------------
[08/27 00:36:39   6673s] 
[08/27 00:36:39   6673s] End: GigaOpt Optimization in WNS mode
[08/27 00:36:39   6673s] *** Timing NOT met, worst failing slack is -0.858
[08/27 00:36:39   6673s] *** Check timing (0:00:00.0)
[08/27 00:36:39   6673s] *** Timing NOT met, worst failing slack is -0.858
[08/27 00:36:39   6673s] *** Check timing (0:00:00.0)
[08/27 00:36:39   6673s] Deleting Lib Analyzer.
[08/27 00:36:39   6673s] Begin: GigaOpt Optimization in TNS mode
[08/27 00:36:39   6673s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/27 00:36:39   6673s] ### Creating PhyDesignMc. totSessionCpu=1:51:14 mem=2991.0M
[08/27 00:36:39   6673s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/27 00:36:39   6673s] OPERPROF: Starting DPlace-Init at level 1, MEM:2991.0M
[08/27 00:36:39   6673s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 00:36:39   6673s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2991.0M
[08/27 00:36:39   6673s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:36:39   6673s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.030, MEM:2991.0M
[08/27 00:36:39   6673s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2991.0MB).
[08/27 00:36:39   6673s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.084, REAL:0.084, MEM:2991.0M
[08/27 00:36:39   6673s] TotalInstCnt at PhyDesignMc Initialization: 37,849
[08/27 00:36:39   6673s] ### Creating PhyDesignMc, finished. totSessionCpu=1:51:14 mem=2991.0M
[08/27 00:36:39   6674s] TotalInstCnt at PhyDesignMc Destruction: 37,849
[08/27 00:36:40   6674s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.92 -maxLocalDensityForHardenOpt 0.92 -numThreads 8 -preCTS -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -ftns -integratedAreaOpt -ipoTgtSlackCoef 2 -effTgtSlackCoef 1
[08/27 00:36:40   6674s] Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
[08/27 00:36:40   6674s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/27 00:36:40   6674s] *info: 48 skip_routing nets excluded.
[08/27 00:36:40   6674s] Info: 48 io nets excluded
[08/27 00:36:40   6674s] Info: 7 clock nets excluded from IPO operation.
[08/27 00:36:40   6674s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:51:14.5/0:29:37.0 (3.8), mem = 2991.0M
[08/27 00:36:40   6674s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3813761.9
[08/27 00:36:40   6674s] PhyDesignGrid: maxLocalDensity 0.92, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/27 00:36:40   6674s] ### Creating PhyDesignMc. totSessionCpu=1:51:14 mem=2991.0M
[08/27 00:36:40   6674s] OPERPROF: Starting DPlace-Init at level 1, MEM:2991.0M
[08/27 00:36:40   6674s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 00:36:40   6674s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2991.0M
[08/27 00:36:40   6674s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:36:40   6674s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.029, REAL:0.029, MEM:2991.0M
[08/27 00:36:40   6674s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2991.0MB).
[08/27 00:36:40   6674s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.074, REAL:0.075, MEM:2991.0M
[08/27 00:36:40   6674s] TotalInstCnt at PhyDesignMc Initialization: 37,849
[08/27 00:36:40   6674s] ### Creating PhyDesignMc, finished. totSessionCpu=1:51:15 mem=2991.0M
[08/27 00:36:40   6674s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 00:36:40   6674s] 
[08/27 00:36:40   6674s] Creating Lib Analyzer ...
[08/27 00:36:40   6674s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 00:36:40   6674s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[08/27 00:36:40   6674s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/27 00:36:40   6674s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[08/27 00:36:40   6674s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[08/27 00:36:40   6674s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[08/27 00:36:40   6674s] 
[08/27 00:36:40   6674s] {RT default_rc_corner 0 4 4 0}
[08/27 00:36:40   6675s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:51:15 mem=2993.0M
[08/27 00:36:40   6675s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:51:15 mem=2993.0M
[08/27 00:36:40   6675s] Creating Lib Analyzer, finished. 
[08/27 00:36:40   6675s] 
[08/27 00:36:40   6675s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.8500} 
[08/27 00:36:40   6675s] ### Creating LA Mngr. totSessionCpu=1:51:15 mem=2993.0M
[08/27 00:36:40   6675s] ### Creating LA Mngr, finished. totSessionCpu=1:51:15 mem=2993.0M
[08/27 00:36:42   6676s] *info: 2 don't touch nets excluded
[08/27 00:36:42   6676s] *info: 48 io nets excluded
[08/27 00:36:42   6676s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/27 00:36:42   6676s] *info: 7 clock nets excluded
[08/27 00:36:42   6676s] *info: 2 special nets excluded.
[08/27 00:36:42   6676s] *info: 48 skip_routing nets excluded.
[08/27 00:36:42   6676s] *info: 32 multi-driver nets excluded.
[08/27 00:36:42   6676s] *info: 1279 no-driver nets excluded.
[08/27 00:36:43   6677s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.3813761.3
[08/27 00:36:43   6677s] PathGroup :  in2out  TargetSlack : 0.0384 
[08/27 00:36:43   6677s] PathGroup :  in2reg  TargetSlack : 0.0384 
[08/27 00:36:43   6677s] PathGroup :  mem2reg  TargetSlack : 0.0384 
[08/27 00:36:43   6677s] PathGroup :  reg2mem  TargetSlack : 0.0384 
[08/27 00:36:43   6677s] PathGroup :  reg2out  TargetSlack : 0.0384 
[08/27 00:36:43   6677s] PathGroup :  reg2reg  TargetSlack : 0.0384 
[08/27 00:36:43   6677s] ** GigaOpt Optimizer WNS Slack -0.858 TNS Slack -291.783 Density 70.01
[08/27 00:36:43   6677s] Optimizer TNS Opt
[08/27 00:36:43   6677s] OptDebug: Start of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -0.858 TNS -17.774; mem2reg* WNS 0.056 TNS 0.000; reg2mem* WNS 0.521 TNS 0.000; reg2reg* WNS -0.364 TNS -274.009; HEPG WNS -0.364 TNS -274.009; all paths WNS -0.858 TNS -291.783
[08/27 00:36:43   6677s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[08/27 00:36:43   6677s] Info: End MT loop @oiCellDelayCachingJob.
[08/27 00:36:43   6677s] Active Path Group: reg2reg  
[08/27 00:36:43   6678s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:36:43   6678s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/27 00:36:43   6678s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:36:43   6678s] |  -0.364|   -0.858|-274.009| -291.783|    70.01%|   0:00:00.0| 3202.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:36:43   6678s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:36:45   6686s] |  -0.355|   -0.858|-256.587| -274.361|    70.01%|   0:00:02.0| 3526.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:36:45   6686s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/27 00:36:46   6698s] |  -0.344|   -0.858|-250.458| -268.232|    70.02%|   0:00:01.0| 3644.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:36:46   6698s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_15__reg/D                       |
[08/27 00:36:47   6701s] |  -0.334|   -0.872|-248.186| -265.974|    70.03%|   0:00:01.0| 3644.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:36:47   6701s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_15__reg/D                       |
[08/27 00:36:48   6707s] |  -0.330|   -0.872|-247.359| -265.147|    70.03%|   0:00:01.0| 3644.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:36:48   6707s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1917__reg/D                          |
[08/27 00:36:48   6710s] |  -0.330|   -0.872|-193.658| -211.446|    70.03%|   0:00:00.0| 3644.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:36:48   6710s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1917__reg/D                          |
[08/27 00:36:49   6711s] |  -0.330|   -0.872|-193.455| -211.243|    70.04%|   0:00:01.0| 3644.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:36:49   6711s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1917__reg/D                          |
[08/27 00:36:50   6718s] |  -0.330|   -0.872|-185.895| -203.683|    70.04%|   0:00:01.0| 3644.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:36:50   6718s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_23__reg/D           |
[08/27 00:36:50   6718s] |  -0.330|   -0.872|-185.884| -203.672|    70.04%|   0:00:00.0| 3644.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:36:50   6718s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_23__reg/D           |
[08/27 00:36:50   6719s] |  -0.330|   -0.872|-185.742| -203.530|    70.05%|   0:00:00.0| 3644.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:36:50   6719s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_23__reg/D           |
[08/27 00:36:50   6720s] |  -0.330|   -0.872|-185.599| -203.387|    70.05%|   0:00:00.0| 3644.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:36:50   6720s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_23__reg/D           |
[08/27 00:36:51   6727s] |  -0.330|   -0.872|-173.753| -191.541|    70.06%|   0:00:01.0| 3644.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:36:51   6727s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_2__reg/D                        |
[08/27 00:36:52   6728s] |  -0.330|   -0.872|-173.718| -191.506|    70.06%|   0:00:01.0| 3644.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:36:52   6728s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_2__reg/D                        |
[08/27 00:36:52   6729s] |  -0.330|   -0.872|-173.557| -191.345|    70.07%|   0:00:00.0| 3644.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:36:52   6729s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_2__reg/D                        |
[08/27 00:36:52   6729s] |  -0.330|   -0.872|-173.529| -191.317|    70.07%|   0:00:00.0| 3644.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:36:52   6729s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_2__reg/D                        |
[08/27 00:36:52   6730s] |  -0.330|   -0.872|-173.486| -191.274|    70.07%|   0:00:00.0| 3644.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:36:52   6730s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_2__reg/D                        |
[08/27 00:36:53   6734s] |  -0.330|   -0.872|-153.612| -171.400|    70.08%|   0:00:01.0| 3644.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:36:53   6734s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1902__reg/D                          |
[08/27 00:36:53   6734s] |  -0.330|   -0.872|-153.504| -171.292|    70.08%|   0:00:00.0| 3644.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:36:53   6734s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1901__reg/D                          |
[08/27 00:36:53   6735s] |  -0.330|   -0.872|-153.200| -170.988|    70.08%|   0:00:00.0| 3644.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:36:53   6735s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1901__reg/D                          |
[08/27 00:36:53   6736s] |  -0.330|   -0.872|-153.189| -170.977|    70.08%|   0:00:00.0| 3644.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:36:53   6736s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1901__reg/D                          |
[08/27 00:36:53   6736s] |  -0.330|   -0.872|-153.114| -170.902|    70.09%|   0:00:00.0| 3644.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:36:53   6736s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1901__reg/D                          |
[08/27 00:36:54   6738s] |  -0.330|   -0.872|-152.340| -170.128|    70.10%|   0:00:01.0| 3644.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:36:54   6738s] |        |         |        |         |          |            |        |            |         | 91__reg/D                                          |
[08/27 00:36:54   6739s] |  -0.330|   -0.872|-152.241| -170.029|    70.10%|   0:00:00.0| 3644.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:36:54   6739s] |        |         |        |         |          |            |        |            |         | 92__reg/D                                          |
[08/27 00:36:54   6740s] |  -0.330|   -0.872|-150.551| -168.339|    70.11%|   0:00:00.0| 3644.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:36:54   6740s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1888__reg/D                          |
[08/27 00:36:55   6741s] |  -0.330|   -0.872|-147.874| -165.662|    70.12%|   0:00:01.0| 3644.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:36:55   6741s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1888__reg/D                          |
[08/27 00:36:55   6741s] |  -0.330|   -0.872|-147.851| -165.639|    70.12%|   0:00:00.0| 3644.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:36:55   6741s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1888__reg/D                          |
[08/27 00:36:56   6747s] |  -0.328|   -0.872|-113.842| -131.630|    70.12%|   0:00:01.0| 3644.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:36:56   6747s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1857__reg/D                          |
[08/27 00:36:56   6747s] |  -0.328|   -0.872|-113.782| -131.570|    70.13%|   0:00:00.0| 3644.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:36:56   6747s] |        |         |        |         |          |            |        |            |         | 123__reg/D                                         |
[08/27 00:36:56   6752s] |  -0.329|   -0.872|-110.326| -128.114|    70.14%|   0:00:00.0| 3644.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:36:56   6752s] |        |         |        |         |          |            |        |            |         | 86__reg/D                                          |
[08/27 00:36:57   6752s] |  -0.329|   -0.872|-110.311| -128.099|    70.14%|   0:00:01.0| 3644.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:36:57   6752s] |        |         |        |         |          |            |        |            |         | 86__reg/D                                          |
[08/27 00:36:57   6754s] |  -0.329|   -0.872|-109.597| -127.385|    70.15%|   0:00:00.0| 3644.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:36:57   6754s] |        |         |        |         |          |            |        |            |         | 106__reg/D                                         |
[08/27 00:36:57   6756s] |  -0.329|   -0.872| -90.693| -108.481|    70.17%|   0:00:00.0| 3644.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:36:57   6756s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_compressed_i_0__reg/D             |
[08/27 00:36:57   6757s] |  -0.328|   -0.872| -90.688| -108.476|    70.17%|   0:00:00.0| 3644.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:36:57   6757s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_compressed_i_0__reg/D             |
[08/27 00:36:58   6758s] |  -0.328|   -0.872| -89.082| -106.870|    70.18%|   0:00:01.0| 3644.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:36:58   6758s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_compressed_i_0__reg/D             |
[08/27 00:36:58   6761s] |  -0.328|   -0.872| -67.776|  -85.564|    70.18%|   0:00:00.0| 3644.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:36:58   6761s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_compressed_i_2__reg/D             |
[08/27 00:36:59   6762s] |  -0.328|   -0.872| -66.998|  -84.786|    70.19%|   0:00:01.0| 3644.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:36:59   6762s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_compressed_i_2__reg/D             |
[08/27 00:36:59   6762s] |  -0.328|   -0.872| -66.930|  -84.718|    70.20%|   0:00:00.0| 3644.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:36:59   6762s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_compressed_i_2__reg/D             |
[08/27 00:36:59   6765s] |  -0.328|   -0.872| -62.312|  -80.100|    70.21%|   0:00:00.0| 3644.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:36:59   6765s] |        |         |        |         |          |            |        |            |         | 114__reg/D                                         |
[08/27 00:36:59   6765s] |  -0.328|   -0.872| -62.263|  -80.051|    70.22%|   0:00:00.0| 3644.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:36:59   6765s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_483__reg/D                               |
[08/27 00:37:00   6768s] |  -0.328|   -0.872| -61.103|  -78.891|    70.23%|   0:00:01.0| 3644.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:37:00   6768s] |        |         |        |         |          |            |        |            |         | 122__reg/D                                         |
[08/27 00:37:00   6768s] |  -0.328|   -0.872| -60.764|  -78.552|    70.23%|   0:00:00.0| 3644.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:37:00   6768s] |        |         |        |         |          |            |        |            |         | 122__reg/D                                         |
[08/27 00:37:01   6771s] |  -0.328|   -0.872| -59.249|  -77.037|    70.25%|   0:00:01.0| 3628.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_lo_i.target_reac |
[08/27 00:37:01   6771s] |        |         |        |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/27 00:37:01   6772s] |  -0.328|   -0.872| -59.246|  -77.034|    70.25%|   0:00:00.0| 3628.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_lo_i.target_reac |
[08/27 00:37:01   6772s] |        |         |        |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/27 00:37:01   6773s] |  -0.328|   -0.872| -59.245|  -77.033|    70.25%|   0:00:00.0| 3628.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_lo_i.target_reac |
[08/27 00:37:01   6773s] |        |         |        |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/27 00:37:01   6773s] |  -0.328|   -0.872| -59.238|  -77.026|    70.25%|   0:00:00.0| 3628.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_lo_i.target_reac |
[08/27 00:37:01   6773s] |        |         |        |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/27 00:37:01   6774s] |  -0.328|   -0.872| -59.237|  -77.025|    70.25%|   0:00:00.0| 3628.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_lo_i.target_reac |
[08/27 00:37:01   6774s] |        |         |        |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/27 00:37:02   6775s] |  -0.328|   -0.872| -57.756|  -75.544|    70.25%|   0:00:01.0| 3628.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:37:02   6775s] |        |         |        |         |          |            |        |            |         | 122__reg/D                                         |
[08/27 00:37:02   6776s] |  -0.328|   -0.872| -57.633|  -75.421|    70.25%|   0:00:00.0| 3628.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:37:02   6776s] |        |         |        |         |          |            |        |            |         | 122__reg/D                                         |
[08/27 00:37:02   6776s] |  -0.328|   -0.872| -57.592|  -75.380|    70.26%|   0:00:00.0| 3628.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:37:02   6776s] |        |         |        |         |          |            |        |            |         | 122__reg/D                                         |
[08/27 00:37:03   6780s] |  -0.328|   -0.872| -56.127|  -73.915|    70.27%|   0:00:01.0| 3628.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:37:03   6780s] |        |         |        |         |          |            |        |            |         | 114__reg/D                                         |
[08/27 00:37:03   6783s] |  -0.328|   -0.872| -55.354|  -73.142|    70.28%|   0:00:00.0| 3628.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:37:03   6783s] |        |         |        |         |          |            |        |            |         | 114__reg/D                                         |
[08/27 00:37:04   6785s] |  -0.328|   -0.872| -54.853|  -72.641|    70.29%|   0:00:01.0| 3628.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:37:04   6785s] |        |         |        |         |          |            |        |            |         | 114__reg/D                                         |
[08/27 00:37:05   6791s] |  -0.329|   -0.872| -54.389|  -72.177|    70.32%|   0:00:01.0| 3628.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:37:05   6791s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_268__reg/D                               |
[08/27 00:37:05   6792s] |  -0.329|   -0.872| -54.209|  -71.997|    70.32%|   0:00:00.0| 3628.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:37:05   6792s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_268__reg/D                               |
[08/27 00:37:06   6795s] |  -0.329|   -0.872| -53.766|  -71.554|    70.34%|   0:00:01.0| 3628.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:37:06   6795s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_153__reg/D                               |
[08/27 00:37:06   6796s] |  -0.329|   -0.872| -53.550|  -71.338|    70.35%|   0:00:00.0| 3628.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:37:06   6796s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_153__reg/D                               |
[08/27 00:37:07   6801s] |  -0.329|   -0.872| -53.501|  -71.289|    70.35%|   0:00:01.0| 3628.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:37:07   6801s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_153__reg/D                               |
[08/27 00:37:07   6801s] |  -0.329|   -0.872| -53.495|  -71.283|    70.35%|   0:00:00.0| 3628.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:37:07   6801s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_153__reg/D                               |
[08/27 00:37:07   6802s] |  -0.329|   -0.872| -53.490|  -71.278|    70.36%|   0:00:00.0| 3628.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:37:07   6802s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_153__reg/D                               |
[08/27 00:37:08   6812s] |  -0.329|   -0.872| -53.274|  -71.062|    70.39%|   0:00:01.0| 3628.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:37:08   6812s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_825__reg/D                               |
[08/27 00:37:09   6813s] |  -0.329|   -0.872| -53.141|  -70.929|    70.40%|   0:00:01.0| 3628.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:37:09   6813s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_136__reg/D                               |
[08/27 00:37:09   6814s] |  -0.329|   -0.872| -52.523|  -70.311|    70.40%|   0:00:00.0| 3628.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:37:09   6814s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1859__reg/D                          |
[08/27 00:37:10   6817s] |  -0.329|   -0.872| -52.293|  -70.081|    70.41%|   0:00:01.0| 3628.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:37:10   6817s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1858__reg/D                          |
[08/27 00:37:10   6818s] |  -0.329|   -0.872| -52.293|  -70.081|    70.41%|   0:00:00.0| 3628.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:37:10   6818s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_compressed_i_9__reg/D             |
[08/27 00:37:10   6820s] |  -0.329|   -0.872| -52.293|  -70.081|    70.42%|   0:00:00.0| 3628.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:37:10   6820s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1917__reg/D                          |
[08/27 00:37:10   6820s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:37:10   6820s] 
[08/27 00:37:10   6820s] *** Finish Core Optimize Step (cpu=0:02:22 real=0:00:27.0 mem=3628.3M) ***
[08/27 00:37:10   6820s] 
[08/27 00:37:10   6820s] *** Finished Optimize Step Cumulative (cpu=0:02:22 real=0:00:27.0 mem=3628.3M) ***
[08/27 00:37:10   6820s] OptDebug: End of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -0.872 TNS -17.788; mem2reg* WNS 0.058 TNS 0.000; reg2mem* WNS 0.521 TNS 0.000; reg2reg* WNS -0.329 TNS -52.293; HEPG WNS -0.329 TNS -52.293; all paths WNS -0.872 TNS -70.081
[08/27 00:37:10   6820s] ** GigaOpt Optimizer WNS Slack -0.872 TNS Slack -70.081 Density 70.42
[08/27 00:37:10   6820s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.3813761.8
[08/27 00:37:10   6820s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3628.3M
[08/27 00:37:10   6820s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3628.3M
[08/27 00:37:10   6820s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3628.3M
[08/27 00:37:11   6820s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.049, REAL:0.049, MEM:3628.3M
[08/27 00:37:11   6820s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.097, REAL:0.098, MEM:3628.3M
[08/27 00:37:11   6820s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.097, REAL:0.098, MEM:3628.3M
[08/27 00:37:11   6820s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3813761.17
[08/27 00:37:11   6820s] OPERPROF: Starting RefinePlace at level 1, MEM:3628.3M
[08/27 00:37:11   6820s] *** Starting refinePlace (1:53:40 mem=3628.3M) ***
[08/27 00:37:11   6820s] Total net bbox length = 1.485e+06 (7.506e+05 7.344e+05) (ext = 4.357e+04)
[08/27 00:37:11   6820s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 00:37:11   6820s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 00:37:11   6820s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:3628.3M
[08/27 00:37:11   6820s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3628.3M
[08/27 00:37:11   6820s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.019, REAL:0.019, MEM:3628.3M
[08/27 00:37:11   6820s] default core: bins with density > 0.750 = 45.15 % ( 354 / 784 )
[08/27 00:37:11   6820s] Density distribution unevenness ratio = 11.208%
[08/27 00:37:11   6820s] RPlace IncrNP: Rollback Lev = -3
[08/27 00:37:11   6820s] RPlace: Density =1.101266, incremental np is triggered.
[08/27 00:37:11   6820s] OPERPROF:     Starting spMPad at level 3, MEM:3628.3M
[08/27 00:37:11   6820s] OPERPROF:       Starting spContextMPad at level 4, MEM:3628.3M
[08/27 00:37:11   6820s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:3628.3M
[08/27 00:37:11   6820s] OPERPROF:     Finished spMPad at level 3, CPU:0.006, REAL:0.006, MEM:3628.3M
[08/27 00:37:11   6820s] nrCritNet: 1.99% ( 870 / 43730 ) cutoffSlk: -375.1ps stdDelay: 38.4ps
[08/27 00:37:11   6820s] incrNP running in 8 threads.
[08/27 00:37:11   6820s] OPERPROF:     Starting npMain at level 3, MEM:3628.3M
[08/27 00:37:11   6820s] incrNP th 1.000, 0.100
[08/27 00:37:11   6821s] limitMaxMove -1, priorityInstMaxMove 7
[08/27 00:37:11   6821s] SP #FI/SF FL/PI 0/36069 1960/212
[08/27 00:37:11   6821s] OPERPROF:       Starting npPlace at level 4, MEM:3724.3M
[08/27 00:37:11   6821s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[08/27 00:37:11   6821s] No instances found in the vector
[08/27 00:37:11   6821s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3628.3M, DRC: 0)
[08/27 00:37:11   6821s] 0 (out of 0) MH cells were successfully legalized.
[08/27 00:37:12   6823s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[08/27 00:37:12   6823s] No instances found in the vector
[08/27 00:37:12   6823s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3852.3M, DRC: 0)
[08/27 00:37:12   6823s] 0 (out of 0) MH cells were successfully legalized.
[08/27 00:37:12   6823s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[08/27 00:37:12   6823s] No instances found in the vector
[08/27 00:37:12   6823s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3852.3M, DRC: 0)
[08/27 00:37:12   6823s] 0 (out of 0) MH cells were successfully legalized.
[08/27 00:37:12   6824s] OPERPROF:       Finished npPlace at level 4, CPU:3.499, REAL:1.392, MEM:3756.3M
[08/27 00:37:13   6824s] OPERPROF:     Finished npMain at level 3, CPU:3.953, REAL:1.626, MEM:3628.3M
[08/27 00:37:13   6824s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3628.3M
[08/27 00:37:13   6824s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.021, REAL:0.022, MEM:3628.3M
[08/27 00:37:13   6824s] default core: bins with density > 0.750 = 45.66 % ( 358 / 784 )
[08/27 00:37:13   6824s] Density distribution unevenness ratio = 10.975%
[08/27 00:37:13   6824s] RPlace postIncrNP: Density = 1.101266 -> 0.989744.
[08/27 00:37:13   6824s] RPlace postIncrNP Info: Density distribution changes:
[08/27 00:37:13   6824s] [1.10+      ] :	 1 (0.13%) -> 0 (0.00%)
[08/27 00:37:13   6824s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[08/27 00:37:13   6824s] [1.00 - 1.05] :	 3 (0.38%) -> 0 (0.00%)
[08/27 00:37:13   6824s] [0.95 - 1.00] :	 8 (1.02%) -> 7 (0.89%)
[08/27 00:37:13   6824s] [0.90 - 0.95] :	 33 (4.21%) -> 30 (3.83%)
[08/27 00:37:13   6824s] [0.85 - 0.90] :	 120 (15.31%) -> 122 (15.56%)
[08/27 00:37:13   6824s] [0.80 - 0.85] :	 111 (14.16%) -> 114 (14.54%)
[08/27 00:37:13   6824s] [CPU] RefinePlace/IncrNP (cpu=0:00:04.2, real=0:00:02.0, mem=3628.3MB) @(1:53:41 - 1:53:45).
[08/27 00:37:13   6824s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:4.234, REAL:1.909, MEM:3628.3M
[08/27 00:37:13   6824s] Move report: incrNP moves 2145 insts, mean move: 15.01 um, max move: 162.48 um
[08/27 00:37:13   6824s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/ictc_preCTS_FE_OCPC7552_FE_OFN4066_n): (1252.80, 949.44) --> (1339.68, 1025.04)
[08/27 00:37:13   6824s] Move report: Timing Driven Placement moves 2145 insts, mean move: 15.01 um, max move: 162.48 um
[08/27 00:37:13   6824s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/ictc_preCTS_FE_OCPC7552_FE_OFN4066_n): (1252.80, 949.44) --> (1339.68, 1025.04)
[08/27 00:37:13   6824s] 	Runtime: CPU: 0:00:04.2 REAL: 0:00:02.0 MEM: 3628.3MB
[08/27 00:37:13   6824s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3628.3M
[08/27 00:37:13   6824s] Starting refinePlace ...
[08/27 00:37:13   6824s] ** Cut row section cpu time 0:00:00.0.
[08/27 00:37:13   6824s]    Spread Effort: high, pre-route mode, useDDP on.
[08/27 00:37:13   6825s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.9, real=0:00:00.0, mem=3628.3MB) @(1:53:45 - 1:53:46).
[08/27 00:37:13   6825s] Move report: preRPlace moves 4392 insts, mean move: 3.41 um, max move: 28.32 um
[08/27 00:37:13   6825s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_RC_9235_0): (1076.16, 1142.22) --> (1047.84, 1142.22)
[08/27 00:37:13   6825s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_inv_2
[08/27 00:37:13   6825s] wireLenOptFixPriorityInst 5270 inst fixed
[08/27 00:37:13   6825s] tweakage running in 8 threads.
[08/27 00:37:13   6825s] Placement tweakage begins.
[08/27 00:37:13   6825s] wire length = 1.748e+06
[08/27 00:37:14   6827s] wire length = 1.719e+06
[08/27 00:37:14   6827s] Placement tweakage ends.
[08/27 00:37:14   6827s] Move report: tweak moves 7648 insts, mean move: 4.15 um, max move: 24.48 um
[08/27 00:37:14   6827s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_OCPC7369_FE_OFN2301_2060): (1132.32, 828.48) --> (1156.80, 828.48)
[08/27 00:37:14   6827s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.0, real=0:00:01.0, mem=3628.3MB) @(1:53:46 - 1:53:48).
[08/27 00:37:14   6827s] 
[08/27 00:37:14   6827s] Running Spiral MT with 8 threads  fetchWidth=196 
[08/27 00:37:15   6829s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 00:37:15   6829s] [CPU] RefinePlace/Legalization (cpu=0:00:01.5, real=0:00:01.0, mem=3628.3MB) @(1:53:48 - 1:53:49).
[08/27 00:37:15   6829s] Move report: Detail placement moves 10095 insts, mean move: 4.22 um, max move: 28.32 um
[08/27 00:37:15   6829s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_RC_9235_0): (1076.16, 1142.22) --> (1047.84, 1142.22)
[08/27 00:37:15   6829s] 	Runtime: CPU: 0:00:04.5 REAL: 0:00:02.0 MEM: 3628.3MB
[08/27 00:37:15   6829s] Statistics of distance of Instance movement in refine placement:
[08/27 00:37:15   6829s]   maximum (X+Y) =       164.88 um
[08/27 00:37:15   6829s]   inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/ictc_preCTS_FE_OCPC7552_FE_OFN4066_n) with max move: (1252.8, 949.44) -> (1342.08, 1025.04)
[08/27 00:37:15   6829s]   mean    (X+Y) =         6.61 um
[08/27 00:37:15   6829s] Total instances flipped for legalization: 2973
[08/27 00:37:15   6829s] Summary Report:
[08/27 00:37:15   6829s] Instances move: 10836 (out of 38241 movable)
[08/27 00:37:15   6829s] Instances flipped: 2973
[08/27 00:37:15   6829s] Mean displacement: 6.61 um
[08/27 00:37:15   6829s] Max displacement: 164.88 um (Instance: i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/ictc_preCTS_FE_OCPC7552_FE_OFN4066_n) (1252.8, 949.44) -> (1342.08, 1025.04)
[08/27 00:37:15   6829s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_inv_4
[08/27 00:37:15   6829s] Total instances moved : 10836
[08/27 00:37:15   6829s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:4.483, REAL:2.516, MEM:3628.3M
[08/27 00:37:15   6829s] Total net bbox length = 1.462e+06 (7.291e+05 7.325e+05) (ext = 4.358e+04)
[08/27 00:37:15   6829s] Runtime: CPU: 0:00:08.8 REAL: 0:00:04.0 MEM: 3628.3MB
[08/27 00:37:15   6829s] [CPU] RefinePlace/total (cpu=0:00:08.8, real=0:00:04.0, mem=3628.3MB) @(1:53:40 - 1:53:49).
[08/27 00:37:15   6829s] *** Finished refinePlace (1:53:49 mem=3628.3M) ***
[08/27 00:37:15   6829s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3813761.17
[08/27 00:37:15   6829s] OPERPROF: Finished RefinePlace at level 1, CPU:8.843, REAL:4.553, MEM:3628.3M
[08/27 00:37:16   6829s] *** maximum move = 164.88 um ***
[08/27 00:37:16   6829s] *** Finished re-routing un-routed nets (3628.3M) ***
[08/27 00:37:16   6831s] TotalInstCnt at stopUpdate before init: 38,241
[08/27 00:37:16   6831s] OPERPROF: Starting DPlace-Init at level 1, MEM:3628.3M
[08/27 00:37:16   6831s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 00:37:16   6831s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3628.3M
[08/27 00:37:16   6831s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:37:16   6831s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.058, REAL:0.059, MEM:3628.3M
[08/27 00:37:16   6831s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3628.3MB).
[08/27 00:37:16   6831s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.126, REAL:0.127, MEM:3628.3M
[08/27 00:37:16   6831s] TotalInstCnt at stopUpdate after init: 38,241
[08/27 00:37:16   6831s] 
[08/27 00:37:16   6831s] *** Finish Physical Update (cpu=0:00:11.3 real=0:00:06.0 mem=3628.3M) ***
[08/27 00:37:16   6831s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.3813761.8
[08/27 00:37:17   6832s] ** GigaOpt Optimizer WNS Slack -0.925 TNS Slack -83.953 Density 70.42
[08/27 00:37:17   6832s] 
[08/27 00:37:17   6832s] *** Finish pre-CTS Setup Fixing (cpu=0:02:34 real=0:00:34.0 mem=3628.3M) ***
[08/27 00:37:17   6832s] 
[08/27 00:37:17   6832s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.3813761.3
[08/27 00:37:17   6832s] TotalInstCnt at PhyDesignMc Destruction: 38,241
[08/27 00:37:17   6832s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3813761.9
[08/27 00:37:17   6832s] *** SetupOpt [finish] : cpu/real = 0:02:37.8/0:00:37.1 (4.3), totSession cpu/real = 1:53:52.3/0:30:14.1 (3.8), mem = 3004.9M
[08/27 00:37:17   6832s] 
[08/27 00:37:17   6832s] =============================================================================================
[08/27 00:37:17   6832s]  Step TAT Report for TnsOpt #2
[08/27 00:37:17   6832s] =============================================================================================
[08/27 00:37:17   6832s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/27 00:37:17   6832s] ---------------------------------------------------------------------------------------------
[08/27 00:37:17   6832s] [ RefinePlace            ]      1   0:00:05.8  (  15.7 % )     0:00:06.0 /  0:00:11.3    1.9
[08/27 00:37:17   6832s] [ SlackTraversorInit     ]      2   0:00:00.6  (   1.5 % )     0:00:00.6 /  0:00:00.8    1.5
[08/27 00:37:17   6832s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   0.8 % )     0:00:00.3 /  0:00:00.3    1.0
[08/27 00:37:17   6832s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 00:37:17   6832s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   0.7 % )     0:00:00.3 /  0:00:00.3    1.0
[08/27 00:37:17   6832s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.3 % )     0:00:00.4 /  0:00:00.4    1.1
[08/27 00:37:17   6832s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 00:37:17   6832s] [ TransformInit          ]      1   0:00:02.4  (   6.3 % )     0:00:02.4 /  0:00:02.3    1.0
[08/27 00:37:17   6832s] [ OptSingleIteration     ]     87   0:00:00.4  (   1.0 % )     0:00:26.0 /  0:02:18.7    5.3
[08/27 00:37:17   6832s] [ OptGetWeight           ]     87   0:00:00.5  (   1.4 % )     0:00:00.5 /  0:00:00.5    1.0
[08/27 00:37:17   6832s] [ OptEval                ]     87   0:00:17.3  (  46.7 % )     0:00:17.3 /  0:01:56.1    6.7
[08/27 00:37:17   6832s] [ OptCommit              ]     87   0:00:00.6  (   1.7 % )     0:00:00.6 /  0:00:00.6    1.0
[08/27 00:37:17   6832s] [ IncrTimingUpdate       ]     83   0:00:03.1  (   8.4 % )     0:00:03.1 /  0:00:11.0    3.5
[08/27 00:37:17   6832s] [ PostCommitDelayCalc    ]     88   0:00:01.0  (   2.7 % )     0:00:01.0 /  0:00:03.2    3.2
[08/27 00:37:17   6832s] [ SetupOptGetWorkingSet  ]    261   0:00:03.0  (   8.0 % )     0:00:03.0 /  0:00:06.6    2.2
[08/27 00:37:17   6832s] [ SetupOptGetActiveNode  ]    261   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 00:37:17   6832s] [ SetupOptSlackGraph     ]     87   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.9    4.6
[08/27 00:37:17   6832s] [ MISC                   ]          0:00:01.5  (   4.1 % )     0:00:01.5 /  0:00:03.9    2.5
[08/27 00:37:17   6832s] ---------------------------------------------------------------------------------------------
[08/27 00:37:17   6832s]  TnsOpt #2 TOTAL                    0:00:37.1  ( 100.0 % )     0:00:37.1 /  0:02:37.8    4.3
[08/27 00:37:17   6832s] ---------------------------------------------------------------------------------------------
[08/27 00:37:17   6832s] 
[08/27 00:37:17   6832s] End: GigaOpt Optimization in TNS mode
[08/27 00:37:17   6832s] 
[08/27 00:37:17   6832s] *** Start incrementalPlace ***
[08/27 00:37:17   6832s] User Input Parameters:
[08/27 00:37:17   6832s] - Congestion Driven    : On
[08/27 00:37:17   6832s] - Timing Driven        : On
[08/27 00:37:17   6832s] - Area-Violation Based : On
[08/27 00:37:17   6832s] - Start Rollback Level : -5
[08/27 00:37:17   6832s] - Legalized            : On
[08/27 00:37:17   6832s] - Window Based         : Off
[08/27 00:37:17   6832s] - eDen incr mode       : Off
[08/27 00:37:17   6832s] - Small incr mode      : Off
[08/27 00:37:17   6832s] 
[08/27 00:37:17   6832s] no activity file in design. spp won't run.
[08/27 00:37:17   6832s] Collecting buffer chain nets ...
[08/27 00:37:17   6832s] No Views given, use default active views for adaptive view pruning
[08/27 00:37:17   6832s] SKP will enable view:
[08/27 00:37:17   6832s]   func_view_wc
[08/27 00:37:17   6832s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3004.9M
[08/27 00:37:17   6832s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.030, REAL:0.030, MEM:3004.9M
[08/27 00:37:17   6832s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3004.9M
[08/27 00:37:17   6832s] Starting Early Global Route congestion estimation: mem = 3004.9M
[08/27 00:37:17   6832s] (I)       Started Loading and Dumping File ( Curr Mem: 3004.89 MB )
[08/27 00:37:17   6832s] (I)       Reading DB...
[08/27 00:37:17   6832s] (I)       Read data from FE... (mem=3004.9M)
[08/27 00:37:17   6832s] (I)       Read nodes and places... (mem=3004.9M)
[08/27 00:37:17   6832s] (I)       Done Read nodes and places (cpu=0.063s, mem=3019.8M)
[08/27 00:37:17   6832s] (I)       Read nets... (mem=3019.8M)
[08/27 00:37:17   6832s] (I)       Done Read nets (cpu=0.173s, mem=3035.3M)
[08/27 00:37:17   6832s] (I)       Done Read data from FE (cpu=0.237s, mem=3035.3M)
[08/27 00:37:17   6832s] (I)       before initializing RouteDB syMemory usage = 3035.3 MB
[08/27 00:37:17   6832s] (I)       == Non-default Options ==
[08/27 00:37:17   6832s] (I)       Maximum routing layer                              : 4
[08/27 00:37:17   6832s] (I)       Number threads                                     : 8
[08/27 00:37:17   6832s] (I)       Use non-blocking free Dbs wires                    : false
[08/27 00:37:17   6832s] (I)       Counted 50681 PG shapes. We will not process PG shapes layer by layer.
[08/27 00:37:17   6832s] (I)       Use row-based GCell size
[08/27 00:37:17   6832s] (I)       GCell unit size  : 3780
[08/27 00:37:17   6832s] (I)       GCell multiplier : 1
[08/27 00:37:17   6832s] (I)       build grid graph
[08/27 00:37:17   6832s] (I)       build grid graph start
[08/27 00:37:17   6832s] [NR-eGR] Track table information for default rule: 
[08/27 00:37:17   6832s] [NR-eGR] Metal1 has no routable track
[08/27 00:37:17   6832s] [NR-eGR] Metal2 has single uniform track structure
[08/27 00:37:17   6832s] [NR-eGR] Metal3 has single uniform track structure
[08/27 00:37:17   6832s] [NR-eGR] Metal4 has single uniform track structure
[08/27 00:37:17   6832s] (I)       build grid graph end
[08/27 00:37:17   6832s] (I)       ===========================================================================
[08/27 00:37:17   6832s] (I)       == Report All Rule Vias ==
[08/27 00:37:17   6832s] (I)       ===========================================================================
[08/27 00:37:17   6832s] (I)        Via Rule : (Default)
[08/27 00:37:17   6832s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/27 00:37:17   6832s] (I)       ---------------------------------------------------------------------------
[08/27 00:37:17   6832s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/27 00:37:17   6832s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/27 00:37:17   6832s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/27 00:37:17   6832s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/27 00:37:17   6832s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/27 00:37:17   6832s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/27 00:37:17   6832s] (I)       ===========================================================================
[08/27 00:37:17   6832s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 3035.27 MB )
[08/27 00:37:17   6832s] (I)       Num PG vias on layer 2 : 0
[08/27 00:37:17   6832s] (I)       Num PG vias on layer 3 : 0
[08/27 00:37:17   6832s] (I)       Num PG vias on layer 4 : 0
[08/27 00:37:17   6832s] [NR-eGR] Read 62330 PG shapes
[08/27 00:37:17   6832s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3035.27 MB )
[08/27 00:37:17   6832s] [NR-eGR] #Routing Blockages  : 0
[08/27 00:37:17   6832s] [NR-eGR] #Instance Blockages : 7051
[08/27 00:37:17   6832s] [NR-eGR] #PG Blockages       : 62330
[08/27 00:37:17   6832s] [NR-eGR] #Halo Blockages     : 0
[08/27 00:37:17   6832s] [NR-eGR] #Boundary Blockages : 0
[08/27 00:37:17   6832s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/27 00:37:17   6832s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/27 00:37:17   6832s] (I)       readDataFromPlaceDB
[08/27 00:37:17   6832s] (I)       Read net information..
[08/27 00:37:17   6832s] [NR-eGR] Read numTotalNets=38899  numIgnoredNets=48
[08/27 00:37:17   6832s] (I)       Read testcase time = 0.021 seconds
[08/27 00:37:17   6832s] 
[08/27 00:37:17   6832s] (I)       early_global_route_priority property id does not exist.
[08/27 00:37:17   6832s] (I)       Start initializing grid graph
[08/27 00:37:17   6832s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/27 00:37:17   6832s] (I)       End initializing grid graph
[08/27 00:37:17   6832s] (I)       Model blockages into capacity
[08/27 00:37:17   6832s] (I)       Read Num Blocks=91311  Num Prerouted Wires=0  Num CS=0
[08/27 00:37:17   6832s] (I)       Started Modeling ( Curr Mem: 3043.87 MB )
[08/27 00:37:17   6832s] (I)       Layer 1 (H) : #blockages 59827 : #preroutes 0
[08/27 00:37:17   6832s] (I)       Layer 2 (V) : #blockages 20920 : #preroutes 0
[08/27 00:37:17   6832s] (I)       Layer 3 (H) : #blockages 10564 : #preroutes 0
[08/27 00:37:17   6832s] (I)       Finished Modeling ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3043.87 MB )
[08/27 00:37:17   6832s] (I)       -- layer congestion ratio --
[08/27 00:37:17   6832s] (I)       Layer 1 : 0.100000
[08/27 00:37:17   6832s] (I)       Layer 2 : 0.700000
[08/27 00:37:17   6832s] (I)       Layer 3 : 0.700000
[08/27 00:37:17   6832s] (I)       Layer 4 : 0.700000
[08/27 00:37:17   6832s] (I)       ----------------------------
[08/27 00:37:17   6832s] (I)       Number of ignored nets = 48
[08/27 00:37:17   6832s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/27 00:37:17   6832s] (I)       Number of clock nets = 7.  Ignored: No
[08/27 00:37:17   6832s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/27 00:37:17   6832s] (I)       Number of special nets = 0.  Ignored: Yes
[08/27 00:37:17   6832s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/27 00:37:17   6832s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/27 00:37:17   6832s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/27 00:37:17   6832s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/27 00:37:17   6832s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/27 00:37:17   6832s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[08/27 00:37:17   6832s] (I)       Before initializing Early Global Route syMemory usage = 3043.9 MB
[08/27 00:37:17   6832s] (I)       Ndr track 0 does not exist
[08/27 00:37:17   6832s] (I)       ---------------------Grid Graph Info--------------------
[08/27 00:37:17   6832s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/27 00:37:17   6832s] (I)       Core area           : (389760, 390000) - (1450560, 1450020)
[08/27 00:37:17   6832s] (I)       Site width          :   480  (dbu)
[08/27 00:37:17   6832s] (I)       Row height          :  3780  (dbu)
[08/27 00:37:17   6832s] (I)       GCell width         :  3780  (dbu)
[08/27 00:37:17   6832s] (I)       GCell height        :  3780  (dbu)
[08/27 00:37:17   6832s] (I)       Grid                :   487   487     4
[08/27 00:37:17   6832s] (I)       Layer numbers       :     1     2     3     4
[08/27 00:37:17   6832s] (I)       Vertical capacity   :     0     0  3780     0
[08/27 00:37:17   6832s] (I)       Horizontal capacity :     0  3780     0  3780
[08/27 00:37:17   6832s] (I)       Default wire width  :   160   200   200   200
[08/27 00:37:17   6832s] (I)       Default wire space  :   180   210   210   210
[08/27 00:37:17   6832s] (I)       Default wire pitch  :   340   410   410   410
[08/27 00:37:17   6832s] (I)       Default pitch size  :   340   420   480   420
[08/27 00:37:17   6832s] (I)       First track coord   :     0   240   480   240
[08/27 00:37:17   6832s] (I)       Num tracks per GCell: 11.12  9.00  7.88  9.00
[08/27 00:37:17   6832s] (I)       Total num of tracks :     0  4381  3833  4381
[08/27 00:37:17   6832s] (I)       Num of masks        :     1     1     1     1
[08/27 00:37:17   6832s] (I)       Num of trim masks   :     0     0     0     0
[08/27 00:37:17   6832s] (I)       --------------------------------------------------------
[08/27 00:37:17   6832s] 
[08/27 00:37:17   6832s] [NR-eGR] ============ Routing rule table ============
[08/27 00:37:17   6832s] [NR-eGR] Rule id: 0  Nets: 38851 
[08/27 00:37:17   6832s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/27 00:37:17   6832s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/27 00:37:17   6832s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 00:37:17   6832s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 00:37:17   6832s] [NR-eGR] ========================================
[08/27 00:37:17   6832s] [NR-eGR] 
[08/27 00:37:17   6832s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/27 00:37:17   6832s] (I)       blocked tracks on layer2 : = 861064 / 2133547 (40.36%)
[08/27 00:37:17   6832s] (I)       blocked tracks on layer3 : = 762503 / 1866671 (40.85%)
[08/27 00:37:17   6832s] (I)       blocked tracks on layer4 : = 797679 / 2133547 (37.39%)
[08/27 00:37:17   6832s] (I)       After initializing Early Global Route syMemory usage = 3053.4 MB
[08/27 00:37:17   6832s] (I)       Finished Loading and Dumping File ( CPU: 0.44 sec, Real: 0.44 sec, Curr Mem: 3053.37 MB )
[08/27 00:37:17   6832s] (I)       Reset routing kernel
[08/27 00:37:17   6832s] (I)       Started Global Routing ( Curr Mem: 3053.37 MB )
[08/27 00:37:17   6832s] (I)       ============= Initialization =============
[08/27 00:37:17   6832s] (I)       totalPins=133305  totalGlobalPin=126932 (95.22%)
[08/27 00:37:17   6832s] (I)       Started Net group 1 ( Curr Mem: 3053.37 MB )
[08/27 00:37:17   6832s] (I)       Started Build MST ( Curr Mem: 3053.37 MB )
[08/27 00:37:17   6832s] (I)       Generate topology with 8 threads
[08/27 00:37:17   6832s] (I)       Finished Build MST ( CPU: 0.07 sec, Real: 0.01 sec, Curr Mem: 3065.37 MB )
[08/27 00:37:18   6832s] (I)       total 2D Cap : 3778574 = (2659911 H, 1118663 V)
[08/27 00:37:18   6833s] [NR-eGR] Layer group 1: route 38851 net(s) in layer range [2, 4]
[08/27 00:37:18   6833s] (I)       
[08/27 00:37:18   6833s] (I)       ============  Phase 1a Route ============
[08/27 00:37:18   6833s] (I)       Started Phase 1a ( Curr Mem: 3057.37 MB )
[08/27 00:37:18   6833s] (I)       Started Pattern routing ( Curr Mem: 3057.37 MB )
[08/27 00:37:18   6833s] (I)       Finished Pattern routing ( CPU: 0.14 sec, Real: 0.15 sec, Curr Mem: 3057.37 MB )
[08/27 00:37:18   6833s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3057.37 MB )
[08/27 00:37:18   6833s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 177
[08/27 00:37:18   6833s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3057.37 MB )
[08/27 00:37:18   6833s] (I)       Usage: 460948 = (239896 H, 221052 V) = (9.02% H, 19.76% V) = (9.068e+05um H, 8.356e+05um V)
[08/27 00:37:18   6833s] (I)       Finished Phase 1a ( CPU: 0.19 sec, Real: 0.20 sec, Curr Mem: 3057.37 MB )
[08/27 00:37:18   6833s] (I)       
[08/27 00:37:18   6833s] (I)       ============  Phase 1b Route ============
[08/27 00:37:18   6833s] (I)       Started Phase 1b ( Curr Mem: 3057.37 MB )
[08/27 00:37:18   6833s] (I)       Started Monotonic routing ( Curr Mem: 3057.37 MB )
[08/27 00:37:18   6833s] (I)       Finished Monotonic routing ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3057.37 MB )
[08/27 00:37:18   6833s] (I)       Usage: 461950 = (240572 H, 221378 V) = (9.04% H, 19.79% V) = (9.094e+05um H, 8.368e+05um V)
[08/27 00:37:18   6833s] (I)       Overflow of layer group 1: 0.77% H + 3.27% V. EstWL: 1.746171e+06um
[08/27 00:37:18   6833s] (I)       Finished Phase 1b ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3057.37 MB )
[08/27 00:37:18   6833s] (I)       
[08/27 00:37:18   6833s] (I)       ============  Phase 1c Route ============
[08/27 00:37:18   6833s] (I)       Started Phase 1c ( Curr Mem: 3057.37 MB )
[08/27 00:37:18   6833s] (I)       Started Two level routing ( Curr Mem: 3057.37 MB )
[08/27 00:37:18   6833s] (I)       Level2 Grid: 98 x 98
[08/27 00:37:18   6833s] (I)       Started Two Level Routing ( Curr Mem: 3057.37 MB )
[08/27 00:37:18   6833s] (I)       Finished Two Level Routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3057.37 MB )
[08/27 00:37:18   6833s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 3057.37 MB )
[08/27 00:37:18   6833s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3057.37 MB )
[08/27 00:37:18   6833s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3057.37 MB )
[08/27 00:37:18   6833s] (I)       Finished Two level routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3057.37 MB )
[08/27 00:37:18   6833s] (I)       Usage: 465853 = (243760 H, 222093 V) = (9.16% H, 19.85% V) = (9.214e+05um H, 8.395e+05um V)
[08/27 00:37:18   6833s] (I)       Finished Phase 1c ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3057.37 MB )
[08/27 00:37:18   6833s] (I)       
[08/27 00:37:18   6833s] (I)       ============  Phase 1d Route ============
[08/27 00:37:18   6833s] (I)       Started Phase 1d ( Curr Mem: 3057.37 MB )
[08/27 00:37:18   6833s] (I)       Started Detoured routing ( Curr Mem: 3057.37 MB )
[08/27 00:37:18   6833s] (I)       Finished Detoured routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3057.37 MB )
[08/27 00:37:18   6833s] (I)       Usage: 465863 = (243760 H, 222103 V) = (9.16% H, 19.85% V) = (9.214e+05um H, 8.395e+05um V)
[08/27 00:37:18   6833s] (I)       Finished Phase 1d ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3057.37 MB )
[08/27 00:37:18   6833s] (I)       
[08/27 00:37:18   6833s] (I)       ============  Phase 1e Route ============
[08/27 00:37:18   6833s] (I)       Started Phase 1e ( Curr Mem: 3057.37 MB )
[08/27 00:37:18   6833s] (I)       Started Route legalization ( Curr Mem: 3057.37 MB )
[08/27 00:37:18   6833s] (I)       Started Legalize Blockage Violations ( Curr Mem: 3057.37 MB )
[08/27 00:37:18   6833s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3057.37 MB )
[08/27 00:37:18   6833s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3057.37 MB )
[08/27 00:37:18   6833s] (I)       Usage: 465863 = (243760 H, 222103 V) = (9.16% H, 19.85% V) = (9.214e+05um H, 8.395e+05um V)
[08/27 00:37:18   6833s] [NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 2.39% V. EstWL: 1.760962e+06um
[08/27 00:37:18   6833s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3057.37 MB )
[08/27 00:37:18   6833s] (I)       Started Layer assignment ( Curr Mem: 3057.37 MB )
[08/27 00:37:18   6833s] (I)       Current Layer assignment [Initialization] ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3057.37 MB )
[08/27 00:37:18   6833s] (I)       Running layer assignment with 8 threads
[08/27 00:37:18   6834s] (I)       Finished Layer assignment ( CPU: 0.80 sec, Real: 0.23 sec, Curr Mem: 3053.37 MB )
[08/27 00:37:18   6834s] (I)       Finished Net group 1 ( CPU: 1.29 sec, Real: 0.66 sec, Curr Mem: 3053.37 MB )
[08/27 00:37:18   6834s] (I)       
[08/27 00:37:18   6834s] (I)       ============  Phase 1l Route ============
[08/27 00:37:18   6834s] (I)       Started Phase 1l ( Curr Mem: 3053.37 MB )
[08/27 00:37:18   6834s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3053.37 MB )
[08/27 00:37:18   6834s] (I)       
[08/27 00:37:18   6834s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/27 00:37:18   6834s] [NR-eGR]                        OverCon           OverCon           OverCon            
[08/27 00:37:18   6834s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[08/27 00:37:18   6834s] [NR-eGR]       Layer              (1-4)             (5-8)             (9-9)    OverCon 
[08/27 00:37:18   6834s] [NR-eGR] --------------------------------------------------------------------------------
[08/27 00:37:18   6834s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/27 00:37:18   6834s] [NR-eGR]  Metal2  (2)       232( 0.14%)         9( 0.01%)         4( 0.00%)   ( 0.15%) 
[08/27 00:37:18   6834s] [NR-eGR]  Metal3  (3)      3561( 2.21%)        14( 0.01%)         0( 0.00%)   ( 2.22%) 
[08/27 00:37:18   6834s] [NR-eGR]  Metal4  (4)        41( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[08/27 00:37:18   6834s] [NR-eGR] --------------------------------------------------------------------------------
[08/27 00:37:18   6834s] [NR-eGR] Total             3834( 0.79%)        23( 0.00%)         4( 0.00%)   ( 0.80%) 
[08/27 00:37:18   6834s] [NR-eGR] 
[08/27 00:37:18   6834s] (I)       Finished Global Routing ( CPU: 1.32 sec, Real: 0.69 sec, Curr Mem: 3053.37 MB )
[08/27 00:37:18   6834s] (I)       total 2D Cap : 3796612 = (2676164 H, 1120448 V)
[08/27 00:37:18   6834s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.02% H + 2.22% V
[08/27 00:37:18   6834s] [NR-eGR] Overflow after Early Global Route 0.03% H + 2.58% V
[08/27 00:37:18   6834s] Early Global Route congestion estimation runtime: 1.78 seconds, mem = 3053.4M
[08/27 00:37:18   6834s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.784, REAL:1.157, MEM:3053.4M
[08/27 00:37:18   6834s] OPERPROF: Starting HotSpotCal at level 1, MEM:3053.4M
[08/27 00:37:18   6834s] [hotspot] +------------+---------------+---------------+
[08/27 00:37:18   6834s] [hotspot] |            |   max hotspot | total hotspot |
[08/27 00:37:18   6834s] [hotspot] +------------+---------------+---------------+
[08/27 00:37:18   6834s] [hotspot] | normalized |         35.34 |        132.79 |
[08/27 00:37:18   6834s] [hotspot] +------------+---------------+---------------+
[08/27 00:37:18   6834s] Local HotSpot Analysis: normalized max congestion hotspot area = 35.34, normalized total congestion hotspot area = 132.79 (area is in unit of 4 std-cell row bins)
[08/27 00:37:18   6834s] [hotspot] max/total 35.34/132.79, big hotspot (>10) total 68.79
[08/27 00:37:18   6834s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[08/27 00:37:18   6834s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:37:18   6834s] [hotspot] | top |            hotspot bbox             | hotspot score |
[08/27 00:37:18   6834s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:37:18   6834s] [hotspot] |  1  |   544.74   544.98   605.22   696.18 |       28.07   |
[08/27 00:37:18   6834s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:37:18   6834s] [hotspot] |  2  |  1149.54   998.58  1210.02  1059.06 |       13.51   |
[08/27 00:37:18   6834s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:37:18   6834s] [hotspot] |  3  |   816.90  1028.82   877.38  1089.30 |        6.62   |
[08/27 00:37:18   6834s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:37:18   6834s] [hotspot] |  4  |  1179.78   847.38  1240.26   907.86 |        5.38   |
[08/27 00:37:18   6834s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:37:18   6834s] [hotspot] |  5  |  1149.54  1059.06  1210.02  1119.54 |        5.18   |
[08/27 00:37:18   6834s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:37:18   6834s] Top 5 hotspots total area: 58.75
[08/27 00:37:18   6834s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.025, REAL:0.016, MEM:3053.4M
[08/27 00:37:18   6834s] 
[08/27 00:37:18   6834s] === incrementalPlace Internal Loop 1 ===
[08/27 00:37:18   6834s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[08/27 00:37:18   6834s] OPERPROF: Starting IPInitSPData at level 1, MEM:3053.4M
[08/27 00:37:18   6834s] #spOpts: N=130 minPadR=1.1 
[08/27 00:37:18   6834s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3053.4M
[08/27 00:37:18   6834s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:37:18   6834s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.132, REAL:0.133, MEM:3053.4M
[08/27 00:37:18   6834s] OPERPROF:   Starting post-place ADS at level 2, MEM:3053.4M
[08/27 00:37:18   6834s] ADSU 0.713 -> 0.732. GS 30.240
[08/27 00:37:18   6834s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.080, REAL:0.080, MEM:3053.4M
[08/27 00:37:18   6834s] OPERPROF:   Starting spMPad at level 2, MEM:3053.4M
[08/27 00:37:18   6834s] OPERPROF:     Starting spContextMPad at level 3, MEM:3053.4M
[08/27 00:37:18   6834s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:3053.4M
[08/27 00:37:18   6834s] OPERPROF:   Finished spMPad at level 2, CPU:0.018, REAL:0.018, MEM:3053.4M
[08/27 00:37:19   6834s] OPERPROF:   Starting spInitNetWt at level 2, MEM:3053.4M
[08/27 00:37:19   6834s] no activity file in design. spp won't run.
[08/27 00:37:19   6834s] [spp] 0
[08/27 00:37:19   6834s] [adp] 0:1:1:3
[08/27 00:37:19   6834s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.018, REAL:0.018, MEM:3053.4M
[08/27 00:37:19   6834s] SP #FI/SF FL/PI 0/0 38241/0
[08/27 00:37:19   6834s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.330, REAL:0.333, MEM:3053.4M
[08/27 00:37:19   6834s] PP off. flexM 0
[08/27 00:37:19   6834s] OPERPROF: Starting CDPad at level 1, MEM:3053.4M
[08/27 00:37:19   6834s] 3DP is on.
[08/27 00:37:19   6834s] 3DP OF M2 0.003, M4 0.000. Diff 0
[08/27 00:37:19   6834s] 3DP DPT Adjust 1. 0.802, 0.787, delta 0.015. WS budget 1000.0000
[08/27 00:37:19   6835s] CDPadU 0.967 -> 1.009. R=0.745, N=38241, GS=3.780
[08/27 00:37:19   6835s] OPERPROF: Finished CDPad at level 1, CPU:0.626, REAL:0.160, MEM:3053.4M
[08/27 00:37:19   6835s] OPERPROF: Starting InitSKP at level 1, MEM:3053.4M
[08/27 00:37:19   6835s] no activity file in design. spp won't run.
[08/27 00:37:19   6838s] no activity file in design. spp won't run.
[08/27 00:37:22   6843s] *** Finished SKP initialization (cpu=0:00:08.4, real=0:00:03.0)***
[08/27 00:37:22   6843s] OPERPROF: Finished InitSKP at level 1, CPU:8.404, REAL:2.903, MEM:3322.1M
[08/27 00:37:22   6843s] NP #FI/FS/SF FL/PI: 6864/64/0 38241/0
[08/27 00:37:22   6843s] no activity file in design. spp won't run.
[08/27 00:37:22   6843s] 
[08/27 00:37:22   6843s] AB Est...
[08/27 00:37:22   6843s] OPERPROF: Starting npPlace at level 1, MEM:3334.1M
[08/27 00:37:22   6843s] OPERPROF: Finished npPlace at level 1, CPU:0.142, REAL:0.076, MEM:3396.5M
[08/27 00:37:22   6844s] Iteration  4: Skipped, with CDP Off
[08/27 00:37:22   6844s] 
[08/27 00:37:22   6844s] AB Est...
[08/27 00:37:22   6844s] OPERPROF: Starting npPlace at level 1, MEM:3428.5M
[08/27 00:37:22   6844s] OPERPROF: Finished npPlace at level 1, CPU:0.132, REAL:0.059, MEM:3396.5M
[08/27 00:37:22   6844s] Iteration  5: Skipped, with CDP Off
[08/27 00:37:22   6844s] 
[08/27 00:37:22   6844s] AB Est...
[08/27 00:37:22   6844s] OPERPROF: Starting npPlace at level 1, MEM:3428.5M
[08/27 00:37:22   6844s] OPERPROF: Finished npPlace at level 1, CPU:0.138, REAL:0.061, MEM:3396.5M
[08/27 00:37:22   6844s] Iteration  6: Skipped, with CDP Off
[08/27 00:37:22   6844s] OPERPROF: Starting npPlace at level 1, MEM:3524.5M
[08/27 00:37:22   6844s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[08/27 00:37:22   6844s] No instances found in the vector
[08/27 00:37:22   6844s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3428.5M, DRC: 0)
[08/27 00:37:22   6844s] 0 (out of 0) MH cells were successfully legalized.
[08/27 00:37:22   6844s] Starting Early Global Route supply map. mem = 3460.0M
[08/27 00:37:23   6845s] Finished Early Global Route supply map. mem = 3477.5M
[08/27 00:37:30   6883s] Iteration  7: Total net bbox = 1.219e+06 (6.02e+05 6.17e+05)
[08/27 00:37:30   6883s]               Est.  stn bbox = 1.465e+06 (7.28e+05 7.36e+05)
[08/27 00:37:30   6883s]               cpu = 0:00:39.1 real = 0:00:08.0 mem = 3579.3M
[08/27 00:37:30   6883s] OPERPROF: Finished npPlace at level 1, CPU:39.152, REAL:7.331, MEM:3483.3M
[08/27 00:37:30   6884s] no activity file in design. spp won't run.
[08/27 00:37:30   6884s] NP #FI/FS/SF FL/PI: 6864/64/0 38241/0
[08/27 00:37:30   6884s] no activity file in design. spp won't run.
[08/27 00:37:30   6884s] OPERPROF: Starting npPlace at level 1, MEM:3451.3M
[08/27 00:37:30   6884s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[08/27 00:37:30   6884s] No instances found in the vector
[08/27 00:37:30   6884s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3355.3M, DRC: 0)
[08/27 00:37:30   6884s] 0 (out of 0) MH cells were successfully legalized.
[08/27 00:37:38   6930s] Iteration  8: Total net bbox = 1.232e+06 (6.11e+05 6.20e+05)
[08/27 00:37:38   6930s]               Est.  stn bbox = 1.483e+06 (7.41e+05 7.41e+05)
[08/27 00:37:38   6930s]               cpu = 0:00:45.5 real = 0:00:08.0 mem = 3564.3M
[08/27 00:37:38   6930s] OPERPROF: Finished npPlace at level 1, CPU:45.577, REAL:7.694, MEM:3468.3M
[08/27 00:37:38   6930s] no activity file in design. spp won't run.
[08/27 00:37:38   6930s] NP #FI/FS/SF FL/PI: 6864/64/0 38241/0
[08/27 00:37:38   6930s] no activity file in design. spp won't run.
[08/27 00:37:38   6930s] OPERPROF: Starting npPlace at level 1, MEM:3436.3M
[08/27 00:37:38   6930s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[08/27 00:37:38   6930s] No instances found in the vector
[08/27 00:37:38   6930s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3340.3M, DRC: 0)
[08/27 00:37:38   6930s] 0 (out of 0) MH cells were successfully legalized.
[08/27 00:37:52   7022s] Iteration  9: Total net bbox = 1.225e+06 (6.10e+05 6.15e+05)
[08/27 00:37:52   7022s]               Est.  stn bbox = 1.476e+06 (7.41e+05 7.36e+05)
[08/27 00:37:52   7022s]               cpu = 0:01:31 real = 0:00:14.0 mem = 3568.4M
[08/27 00:37:52   7022s] OPERPROF: Finished npPlace at level 1, CPU:91.534, REAL:14.439, MEM:3472.4M
[08/27 00:37:52   7022s] no activity file in design. spp won't run.
[08/27 00:37:52   7022s] NP #FI/FS/SF FL/PI: 6864/64/0 38241/0
[08/27 00:37:53   7022s] no activity file in design. spp won't run.
[08/27 00:37:53   7022s] OPERPROF: Starting npPlace at level 1, MEM:3440.4M
[08/27 00:37:53   7022s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[08/27 00:37:53   7022s] No instances found in the vector
[08/27 00:37:53   7022s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3344.4M, DRC: 0)
[08/27 00:37:53   7022s] 0 (out of 0) MH cells were successfully legalized.
[08/27 00:38:19   7179s] Iteration 10: Total net bbox = 1.290e+06 (6.41e+05 6.48e+05)
[08/27 00:38:19   7179s]               Est.  stn bbox = 1.544e+06 (7.74e+05 7.70e+05)
[08/27 00:38:19   7179s]               cpu = 0:02:37 real = 0:00:26.0 mem = 3570.4M
[08/27 00:38:19   7179s] OPERPROF: Finished npPlace at level 1, CPU:156.998, REAL:26.275, MEM:3474.4M
[08/27 00:38:19   7179s] no activity file in design. spp won't run.
[08/27 00:38:19   7179s] NP #FI/FS/SF FL/PI: 6864/64/0 38241/0
[08/27 00:38:19   7179s] no activity file in design. spp won't run.
[08/27 00:38:19   7180s] OPERPROF: Starting npPlace at level 1, MEM:3442.4M
[08/27 00:38:19   7180s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[08/27 00:38:19   7180s] No instances found in the vector
[08/27 00:38:19   7180s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3346.4M, DRC: 0)
[08/27 00:38:19   7180s] 0 (out of 0) MH cells were successfully legalized.
[08/27 00:38:22   7192s] Iteration 11: Total net bbox = 1.321e+06 (6.52e+05 6.69e+05)
[08/27 00:38:22   7192s]               Est.  stn bbox = 1.572e+06 (7.82e+05 7.90e+05)
[08/27 00:38:22   7192s]               cpu = 0:00:11.9 real = 0:00:03.0 mem = 3574.4M
[08/27 00:38:22   7192s] OPERPROF: Finished npPlace at level 1, CPU:12.003, REAL:2.679, MEM:3478.4M
[08/27 00:38:22   7192s] Move report: Timing Driven Placement moves 38241 insts, mean move: 35.72 um, max move: 474.07 um
[08/27 00:38:22   7192s] 	Max move on inst (i_croc_soc/i_croc/gen_sram_bank[0].i_sram/ictc_preCTS_FE_OCPC7061_gen_512x32xBx1_rdata64_28): (603.36, 544.98) --> (942.31, 680.10)
[08/27 00:38:22   7192s] no activity file in design. spp won't run.
[08/27 00:38:22   7192s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:3350.4M
[08/27 00:38:22   7192s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:3350.4M
[08/27 00:38:22   7192s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.007, REAL:0.008, MEM:3350.4M
[08/27 00:38:22   7192s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3350.4M
[08/27 00:38:22   7192s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.003, REAL:0.003, MEM:3350.4M
[08/27 00:38:22   7192s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.054, REAL:0.055, MEM:3350.4M
[08/27 00:38:22   7192s] 
[08/27 00:38:22   7192s] Finished Incremental Placement (cpu=0:05:58, real=0:01:04, mem=3350.4M)
[08/27 00:38:22   7192s] CongRepair sets shifter mode to gplace
[08/27 00:38:22   7192s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3350.4M
[08/27 00:38:22   7192s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3350.4M
[08/27 00:38:22   7192s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3350.4M
[08/27 00:38:22   7192s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 00:38:22   7192s] All LLGs are deleted
[08/27 00:38:22   7192s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:3350.4M
[08/27 00:38:22   7192s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:3350.4M
[08/27 00:38:22   7192s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3350.4M
[08/27 00:38:22   7192s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:3350.4M
[08/27 00:38:22   7192s] Core basic site is CoreSite
[08/27 00:38:22   7192s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:38:22   7192s] Fast DP-INIT is on for default
[08/27 00:38:22   7192s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 00:38:22   7192s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.136, REAL:0.044, MEM:3350.4M
[08/27 00:38:22   7192s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.172, REAL:0.080, MEM:3350.4M
[08/27 00:38:22   7192s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3350.4MB).
[08/27 00:38:22   7192s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.232, REAL:0.141, MEM:3350.4M
[08/27 00:38:22   7192s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.232, REAL:0.141, MEM:3350.4M
[08/27 00:38:22   7192s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3813761.18
[08/27 00:38:22   7192s] OPERPROF:   Starting RefinePlace at level 2, MEM:3350.4M
[08/27 00:38:22   7192s] *** Starting refinePlace (1:59:53 mem=3350.4M) ***
[08/27 00:38:22   7192s] Total net bbox length = 1.368e+06 (6.958e+05 6.722e+05) (ext = 4.452e+04)
[08/27 00:38:22   7192s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 00:38:22   7192s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3350.4M
[08/27 00:38:22   7192s] Starting refinePlace ...
[08/27 00:38:23   7192s] ** Cut row section cpu time 0:00:00.0.
[08/27 00:38:23   7192s]    Spread Effort: high, pre-route mode, useDDP on.
[08/27 00:38:23   7193s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.0, real=0:00:01.0, mem=3350.4MB) @(1:59:53 - 1:59:54).
[08/27 00:38:23   7193s] Move report: preRPlace moves 38241 insts, mean move: 2.58 um, max move: 49.44 um
[08/27 00:38:23   7193s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_i/_5245_): (1097.02, 1314.49) --> (1049.76, 1312.32)
[08/27 00:38:23   7193s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_nand2b_1
[08/27 00:38:23   7193s] wireLenOptFixPriorityInst 0 inst fixed
[08/27 00:38:23   7193s] tweakage running in 8 threads.
[08/27 00:38:23   7193s] Placement tweakage begins.
[08/27 00:38:23   7194s] wire length = 1.672e+06
[08/27 00:38:24   7196s] wire length = 1.607e+06
[08/27 00:38:25   7196s] Placement tweakage ends.
[08/27 00:38:25   7196s] Move report: tweak moves 8525 insts, mean move: 4.69 um, max move: 31.20 um
[08/27 00:38:25   7196s] 	Max move on inst (i_croc_soc/i_croc/i_dm_top.i_dm_top/ictc_preCTS_FE_OFC71_i_rstgen_i_rstgen_bypass_rst_no): (528.00, 692.40) --> (496.80, 692.40)
[08/27 00:38:25   7196s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.9, real=0:00:02.0, mem=3350.4MB) @(1:59:54 - 1:59:57).
[08/27 00:38:25   7196s] 
[08/27 00:38:25   7196s] Running Spiral MT with 8 threads  fetchWidth=196 
[08/27 00:38:25   7198s] Move report: legalization moves 665 insts, mean move: 5.64 um, max move: 29.82 um
[08/27 00:38:25   7198s] 	Max move on inst (i_croc_soc/i_croc/i_uart/_08702_): (1364.16, 1357.68) --> (1360.80, 1331.22)
[08/27 00:38:25   7198s] [CPU] RefinePlace/Legalization (cpu=0:00:01.4, real=0:00:00.0, mem=3350.4MB) @(1:59:57 - 1:59:58).
[08/27 00:38:25   7198s] Move report: Detail placement moves 38241 insts, mean move: 3.21 um, max move: 49.60 um
[08/27 00:38:25   7198s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_i/_5409_): (1041.99, 1310.15) --> (994.56, 1312.32)
[08/27 00:38:25   7198s] 	Runtime: CPU: 0:00:05.3 REAL: 0:00:03.0 MEM: 3350.4MB
[08/27 00:38:25   7198s] Statistics of distance of Instance movement in refine placement:
[08/27 00:38:25   7198s]   maximum (X+Y) =        49.60 um
[08/27 00:38:25   7198s]   inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_i/_5409_) with max move: (1041.99, 1310.15) -> (994.56, 1312.32)
[08/27 00:38:25   7198s]   mean    (X+Y) =         3.21 um
[08/27 00:38:25   7198s] Summary Report:
[08/27 00:38:25   7198s] Instances move: 38241 (out of 38241 movable)
[08/27 00:38:25   7198s] Instances flipped: 0
[08/27 00:38:25   7198s] Mean displacement: 3.21 um
[08/27 00:38:25   7198s] Max displacement: 49.60 um (Instance: i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_i/_5409_) (1041.99, 1310.15) -> (994.56, 1312.32)
[08/27 00:38:25   7198s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_and2_2
[08/27 00:38:25   7198s] Total instances moved : 38241
[08/27 00:38:25   7198s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:5.324, REAL:2.907, MEM:3350.4M
[08/27 00:38:25   7198s] Total net bbox length = 1.362e+06 (6.799e+05 6.824e+05) (ext = 4.430e+04)
[08/27 00:38:25   7198s] Runtime: CPU: 0:00:05.4 REAL: 0:00:03.0 MEM: 3350.4MB
[08/27 00:38:25   7198s] [CPU] RefinePlace/total (cpu=0:00:05.4, real=0:00:03.0, mem=3350.4MB) @(1:59:53 - 1:59:58).
[08/27 00:38:25   7198s] *** Finished refinePlace (1:59:58 mem=3350.4M) ***
[08/27 00:38:25   7198s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3813761.18
[08/27 00:38:25   7198s] OPERPROF:   Finished RefinePlace at level 2, CPU:5.462, REAL:3.047, MEM:3350.4M
[08/27 00:38:25   7198s] OPERPROF: Finished RefinePlace2 at level 1, CPU:5.800, REAL:3.216, MEM:3350.4M
[08/27 00:38:25   7198s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3350.4M
[08/27 00:38:25   7198s] Starting Early Global Route congestion estimation: mem = 3350.4M
[08/27 00:38:25   7198s] (I)       Started Loading and Dumping File ( Curr Mem: 3350.37 MB )
[08/27 00:38:25   7198s] (I)       Reading DB...
[08/27 00:38:25   7198s] (I)       Read data from FE... (mem=3350.4M)
[08/27 00:38:25   7198s] (I)       Read nodes and places... (mem=3350.4M)
[08/27 00:38:26   7198s] (I)       Done Read nodes and places (cpu=0.064s, mem=3350.4M)
[08/27 00:38:26   7198s] (I)       Read nets... (mem=3350.4M)
[08/27 00:38:26   7198s] (I)       Done Read nets (cpu=0.219s, mem=3350.4M)
[08/27 00:38:26   7198s] (I)       Done Read data from FE (cpu=0.284s, mem=3350.4M)
[08/27 00:38:26   7198s] (I)       before initializing RouteDB syMemory usage = 3350.4 MB
[08/27 00:38:26   7198s] (I)       == Non-default Options ==
[08/27 00:38:26   7198s] (I)       Maximum routing layer                              : 4
[08/27 00:38:26   7198s] (I)       Number threads                                     : 8
[08/27 00:38:26   7198s] (I)       Use non-blocking free Dbs wires                    : false
[08/27 00:38:26   7198s] (I)       Counted 50681 PG shapes. We will not process PG shapes layer by layer.
[08/27 00:38:26   7198s] (I)       Use row-based GCell size
[08/27 00:38:26   7198s] (I)       GCell unit size  : 3780
[08/27 00:38:26   7198s] (I)       GCell multiplier : 1
[08/27 00:38:26   7198s] (I)       build grid graph
[08/27 00:38:26   7198s] (I)       build grid graph start
[08/27 00:38:26   7198s] [NR-eGR] Track table information for default rule: 
[08/27 00:38:26   7198s] [NR-eGR] Metal1 has no routable track
[08/27 00:38:26   7198s] [NR-eGR] Metal2 has single uniform track structure
[08/27 00:38:26   7198s] [NR-eGR] Metal3 has single uniform track structure
[08/27 00:38:26   7198s] [NR-eGR] Metal4 has single uniform track structure
[08/27 00:38:26   7198s] (I)       build grid graph end
[08/27 00:38:26   7198s] (I)       ===========================================================================
[08/27 00:38:26   7198s] (I)       == Report All Rule Vias ==
[08/27 00:38:26   7198s] (I)       ===========================================================================
[08/27 00:38:26   7198s] (I)        Via Rule : (Default)
[08/27 00:38:26   7198s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/27 00:38:26   7198s] (I)       ---------------------------------------------------------------------------
[08/27 00:38:26   7198s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/27 00:38:26   7198s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/27 00:38:26   7198s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/27 00:38:26   7198s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/27 00:38:26   7198s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/27 00:38:26   7198s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/27 00:38:26   7198s] (I)       ===========================================================================
[08/27 00:38:26   7198s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 3350.37 MB )
[08/27 00:38:26   7198s] (I)       Num PG vias on layer 2 : 0
[08/27 00:38:26   7198s] (I)       Num PG vias on layer 3 : 0
[08/27 00:38:26   7198s] (I)       Num PG vias on layer 4 : 0
[08/27 00:38:26   7198s] [NR-eGR] Read 62330 PG shapes
[08/27 00:38:26   7198s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3350.37 MB )
[08/27 00:38:26   7198s] [NR-eGR] #Routing Blockages  : 0
[08/27 00:38:26   7198s] [NR-eGR] #Instance Blockages : 7051
[08/27 00:38:26   7198s] [NR-eGR] #PG Blockages       : 62330
[08/27 00:38:26   7198s] [NR-eGR] #Halo Blockages     : 0
[08/27 00:38:26   7198s] [NR-eGR] #Boundary Blockages : 0
[08/27 00:38:26   7198s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/27 00:38:26   7198s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/27 00:38:26   7198s] (I)       readDataFromPlaceDB
[08/27 00:38:26   7198s] (I)       Read net information..
[08/27 00:38:26   7198s] [NR-eGR] Read numTotalNets=38899  numIgnoredNets=48
[08/27 00:38:26   7198s] (I)       Read testcase time = 0.018 seconds
[08/27 00:38:26   7198s] 
[08/27 00:38:26   7198s] (I)       early_global_route_priority property id does not exist.
[08/27 00:38:26   7198s] (I)       Start initializing grid graph
[08/27 00:38:26   7198s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/27 00:38:26   7198s] (I)       End initializing grid graph
[08/27 00:38:26   7198s] (I)       Model blockages into capacity
[08/27 00:38:26   7198s] (I)       Read Num Blocks=91311  Num Prerouted Wires=0  Num CS=0
[08/27 00:38:26   7198s] (I)       Started Modeling ( Curr Mem: 3350.37 MB )
[08/27 00:38:26   7198s] (I)       Layer 1 (H) : #blockages 59827 : #preroutes 0
[08/27 00:38:26   7198s] (I)       Layer 2 (V) : #blockages 20920 : #preroutes 0
[08/27 00:38:26   7198s] (I)       Layer 3 (H) : #blockages 10564 : #preroutes 0
[08/27 00:38:26   7198s] (I)       Finished Modeling ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3350.37 MB )
[08/27 00:38:26   7198s] (I)       -- layer congestion ratio --
[08/27 00:38:26   7198s] (I)       Layer 1 : 0.100000
[08/27 00:38:26   7198s] (I)       Layer 2 : 0.700000
[08/27 00:38:26   7198s] (I)       Layer 3 : 0.700000
[08/27 00:38:26   7198s] (I)       Layer 4 : 0.700000
[08/27 00:38:26   7198s] (I)       ----------------------------
[08/27 00:38:26   7198s] (I)       Number of ignored nets = 48
[08/27 00:38:26   7198s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/27 00:38:26   7198s] (I)       Number of clock nets = 7.  Ignored: No
[08/27 00:38:26   7198s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/27 00:38:26   7198s] (I)       Number of special nets = 0.  Ignored: Yes
[08/27 00:38:26   7198s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/27 00:38:26   7198s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/27 00:38:26   7198s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/27 00:38:26   7198s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/27 00:38:26   7198s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/27 00:38:26   7198s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[08/27 00:38:26   7198s] (I)       Before initializing Early Global Route syMemory usage = 3350.4 MB
[08/27 00:38:26   7198s] (I)       Ndr track 0 does not exist
[08/27 00:38:26   7198s] (I)       ---------------------Grid Graph Info--------------------
[08/27 00:38:26   7198s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/27 00:38:26   7198s] (I)       Core area           : (389760, 390000) - (1450560, 1450020)
[08/27 00:38:26   7198s] (I)       Site width          :   480  (dbu)
[08/27 00:38:26   7198s] (I)       Row height          :  3780  (dbu)
[08/27 00:38:26   7198s] (I)       GCell width         :  3780  (dbu)
[08/27 00:38:26   7198s] (I)       GCell height        :  3780  (dbu)
[08/27 00:38:26   7198s] (I)       Grid                :   487   487     4
[08/27 00:38:26   7198s] (I)       Layer numbers       :     1     2     3     4
[08/27 00:38:26   7198s] (I)       Vertical capacity   :     0     0  3780     0
[08/27 00:38:26   7198s] (I)       Horizontal capacity :     0  3780     0  3780
[08/27 00:38:26   7198s] (I)       Default wire width  :   160   200   200   200
[08/27 00:38:26   7198s] (I)       Default wire space  :   180   210   210   210
[08/27 00:38:26   7198s] (I)       Default wire pitch  :   340   410   410   410
[08/27 00:38:26   7198s] (I)       Default pitch size  :   340   420   480   420
[08/27 00:38:26   7198s] (I)       First track coord   :     0   240   480   240
[08/27 00:38:26   7198s] (I)       Num tracks per GCell: 11.12  9.00  7.88  9.00
[08/27 00:38:26   7198s] (I)       Total num of tracks :     0  4381  3833  4381
[08/27 00:38:26   7198s] (I)       Num of masks        :     1     1     1     1
[08/27 00:38:26   7198s] (I)       Num of trim masks   :     0     0     0     0
[08/27 00:38:26   7198s] (I)       --------------------------------------------------------
[08/27 00:38:26   7198s] 
[08/27 00:38:26   7198s] [NR-eGR] ============ Routing rule table ============
[08/27 00:38:26   7198s] [NR-eGR] Rule id: 0  Nets: 38851 
[08/27 00:38:26   7198s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/27 00:38:26   7198s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/27 00:38:26   7198s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 00:38:26   7198s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 00:38:26   7198s] [NR-eGR] ========================================
[08/27 00:38:26   7198s] [NR-eGR] 
[08/27 00:38:26   7198s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/27 00:38:26   7198s] (I)       blocked tracks on layer2 : = 860707 / 2133547 (40.34%)
[08/27 00:38:26   7198s] (I)       blocked tracks on layer3 : = 762503 / 1866671 (40.85%)
[08/27 00:38:26   7198s] (I)       blocked tracks on layer4 : = 797679 / 2133547 (37.39%)
[08/27 00:38:26   7198s] (I)       After initializing Early Global Route syMemory usage = 3350.4 MB
[08/27 00:38:26   7198s] (I)       Finished Loading and Dumping File ( CPU: 0.53 sec, Real: 0.54 sec, Curr Mem: 3350.37 MB )
[08/27 00:38:26   7198s] (I)       Reset routing kernel
[08/27 00:38:26   7198s] (I)       Started Global Routing ( Curr Mem: 3350.37 MB )
[08/27 00:38:26   7198s] (I)       ============= Initialization =============
[08/27 00:38:26   7198s] (I)       totalPins=133305  totalGlobalPin=127297 (95.49%)
[08/27 00:38:26   7198s] (I)       Started Net group 1 ( Curr Mem: 3350.37 MB )
[08/27 00:38:26   7198s] (I)       Started Build MST ( Curr Mem: 3350.37 MB )
[08/27 00:38:26   7198s] (I)       Generate topology with 8 threads
[08/27 00:38:26   7198s] (I)       Finished Build MST ( CPU: 0.06 sec, Real: 0.01 sec, Curr Mem: 3362.37 MB )
[08/27 00:38:26   7198s] (I)       total 2D Cap : 3778853 = (2660190 H, 1118663 V)
[08/27 00:38:26   7198s] [NR-eGR] Layer group 1: route 38851 net(s) in layer range [2, 4]
[08/27 00:38:26   7198s] (I)       
[08/27 00:38:26   7198s] (I)       ============  Phase 1a Route ============
[08/27 00:38:26   7198s] (I)       Started Phase 1a ( Curr Mem: 3350.37 MB )
[08/27 00:38:26   7198s] (I)       Started Pattern routing ( Curr Mem: 3350.37 MB )
[08/27 00:38:26   7199s] (I)       Finished Pattern routing ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 3350.37 MB )
[08/27 00:38:26   7199s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3350.37 MB )
[08/27 00:38:26   7199s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 179
[08/27 00:38:26   7199s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3350.37 MB )
[08/27 00:38:26   7199s] (I)       Usage: 433508 = (226145 H, 207363 V) = (8.50% H, 18.54% V) = (8.548e+05um H, 7.838e+05um V)
[08/27 00:38:26   7199s] (I)       Finished Phase 1a ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 3350.37 MB )
[08/27 00:38:26   7199s] (I)       
[08/27 00:38:26   7199s] (I)       ============  Phase 1b Route ============
[08/27 00:38:26   7199s] (I)       Started Phase 1b ( Curr Mem: 3350.37 MB )
[08/27 00:38:26   7199s] (I)       Started Monotonic routing ( Curr Mem: 3350.37 MB )
[08/27 00:38:26   7199s] (I)       Finished Monotonic routing ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3350.37 MB )
[08/27 00:38:26   7199s] (I)       Usage: 434310 = (226681 H, 207629 V) = (8.52% H, 18.56% V) = (8.569e+05um H, 7.848e+05um V)
[08/27 00:38:26   7199s] (I)       Overflow of layer group 1: 0.78% H + 2.42% V. EstWL: 1.641692e+06um
[08/27 00:38:26   7199s] (I)       Finished Phase 1b ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 3350.37 MB )
[08/27 00:38:26   7199s] (I)       
[08/27 00:38:26   7199s] (I)       ============  Phase 1c Route ============
[08/27 00:38:26   7199s] (I)       Started Phase 1c ( Curr Mem: 3350.37 MB )
[08/27 00:38:26   7199s] (I)       Started Two level routing ( Curr Mem: 3350.37 MB )
[08/27 00:38:26   7199s] (I)       Level2 Grid: 98 x 98
[08/27 00:38:26   7199s] (I)       Started Two Level Routing ( Curr Mem: 3350.37 MB )
[08/27 00:38:26   7199s] (I)       Finished Two Level Routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3350.37 MB )
[08/27 00:38:26   7199s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 3350.37 MB )
[08/27 00:38:26   7199s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3350.37 MB )
[08/27 00:38:26   7199s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3350.37 MB )
[08/27 00:38:26   7199s] (I)       Finished Two level routing ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 3350.37 MB )
[08/27 00:38:26   7199s] (I)       Usage: 438431 = (230049 H, 208382 V) = (8.65% H, 18.63% V) = (8.696e+05um H, 7.877e+05um V)
[08/27 00:38:26   7199s] (I)       Finished Phase 1c ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 3350.37 MB )
[08/27 00:38:26   7199s] (I)       
[08/27 00:38:26   7199s] (I)       ============  Phase 1d Route ============
[08/27 00:38:26   7199s] (I)       Started Phase 1d ( Curr Mem: 3350.37 MB )
[08/27 00:38:26   7199s] (I)       Started Detoured routing ( Curr Mem: 3350.37 MB )
[08/27 00:38:27   7199s] (I)       Finished Detoured routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3350.37 MB )
[08/27 00:38:27   7199s] (I)       Usage: 438431 = (230049 H, 208382 V) = (8.65% H, 18.63% V) = (8.696e+05um H, 7.877e+05um V)
[08/27 00:38:27   7199s] (I)       Finished Phase 1d ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3350.37 MB )
[08/27 00:38:27   7199s] (I)       
[08/27 00:38:27   7199s] (I)       ============  Phase 1e Route ============
[08/27 00:38:27   7199s] (I)       Started Phase 1e ( Curr Mem: 3350.37 MB )
[08/27 00:38:27   7199s] (I)       Started Route legalization ( Curr Mem: 3350.37 MB )
[08/27 00:38:27   7199s] (I)       Started Legalize Blockage Violations ( Curr Mem: 3350.37 MB )
[08/27 00:38:27   7199s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3350.37 MB )
[08/27 00:38:27   7199s] (I)       Finished Route legalization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3350.37 MB )
[08/27 00:38:27   7199s] (I)       Usage: 438431 = (230049 H, 208382 V) = (8.65% H, 18.63% V) = (8.696e+05um H, 7.877e+05um V)
[08/27 00:38:27   7199s] [NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 1.56% V. EstWL: 1.657269e+06um
[08/27 00:38:27   7199s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3350.37 MB )
[08/27 00:38:27   7199s] (I)       Started Layer assignment ( Curr Mem: 3350.37 MB )
[08/27 00:38:27   7199s] (I)       Current Layer assignment [Initialization] ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3350.37 MB )
[08/27 00:38:27   7199s] (I)       Running layer assignment with 8 threads
[08/27 00:38:27   7200s] (I)       Finished Layer assignment ( CPU: 0.72 sec, Real: 0.23 sec, Curr Mem: 3350.37 MB )
[08/27 00:38:27   7200s] (I)       Finished Net group 1 ( CPU: 1.36 sec, Real: 0.82 sec, Curr Mem: 3350.37 MB )
[08/27 00:38:27   7200s] (I)       
[08/27 00:38:27   7200s] (I)       ============  Phase 1l Route ============
[08/27 00:38:27   7200s] (I)       Started Phase 1l ( Curr Mem: 3350.37 MB )
[08/27 00:38:27   7200s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3350.37 MB )
[08/27 00:38:27   7200s] (I)       
[08/27 00:38:27   7200s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/27 00:38:27   7200s] [NR-eGR]                        OverCon           OverCon           OverCon            
[08/27 00:38:27   7200s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[08/27 00:38:27   7200s] [NR-eGR]       Layer              (1-4)             (5-8)             (9-9)    OverCon 
[08/27 00:38:27   7200s] [NR-eGR] --------------------------------------------------------------------------------
[08/27 00:38:27   7200s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/27 00:38:27   7200s] [NR-eGR]  Metal2  (2)       184( 0.11%)        16( 0.01%)         4( 0.00%)   ( 0.13%) 
[08/27 00:38:27   7200s] [NR-eGR]  Metal3  (3)      2422( 1.51%)         2( 0.00%)         0( 0.00%)   ( 1.51%) 
[08/27 00:38:27   7200s] [NR-eGR]  Metal4  (4)        29( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[08/27 00:38:27   7200s] [NR-eGR] --------------------------------------------------------------------------------
[08/27 00:38:27   7200s] [NR-eGR] Total             2635( 0.55%)        18( 0.00%)         4( 0.00%)   ( 0.55%) 
[08/27 00:38:27   7200s] [NR-eGR] 
[08/27 00:38:27   7200s] (I)       Finished Global Routing ( CPU: 1.39 sec, Real: 0.86 sec, Curr Mem: 3350.37 MB )
[08/27 00:38:27   7200s] (I)       total 2D Cap : 3796767 = (2676319 H, 1120448 V)
[08/27 00:38:27   7200s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.02% H + 1.51% V
[08/27 00:38:27   7200s] [NR-eGR] Overflow after Early Global Route 0.03% H + 1.71% V
[08/27 00:38:27   7200s] Early Global Route congestion estimation runtime: 1.96 seconds, mem = 3350.4M
[08/27 00:38:27   7200s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.963, REAL:1.432, MEM:3350.4M
[08/27 00:38:27   7200s] OPERPROF: Starting HotSpotCal at level 1, MEM:3350.4M
[08/27 00:38:27   7200s] [hotspot] +------------+---------------+---------------+
[08/27 00:38:27   7200s] [hotspot] |            |   max hotspot | total hotspot |
[08/27 00:38:27   7200s] [hotspot] +------------+---------------+---------------+
[08/27 00:38:27   7200s] [hotspot] | normalized |         18.16 |         34.43 |
[08/27 00:38:27   7200s] [hotspot] +------------+---------------+---------------+
[08/27 00:38:27   7200s] Local HotSpot Analysis: normalized max congestion hotspot area = 18.16, normalized total congestion hotspot area = 34.43 (area is in unit of 4 std-cell row bins)
[08/27 00:38:27   7200s] [hotspot] max/total 18.16/34.43, big hotspot (>10) total 16.07
[08/27 00:38:27   7200s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[08/27 00:38:27   7200s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:38:27   7200s] [hotspot] | top |            hotspot bbox             | hotspot score |
[08/27 00:38:27   7200s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:38:27   7200s] [hotspot] |  1  |   544.74   605.46   605.22   665.94 |       12.07   |
[08/27 00:38:27   7200s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:38:27   7200s] [hotspot] |  2  |   544.74   544.98   605.22   605.46 |        5.77   |
[08/27 00:38:27   7200s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:38:27   7200s] [hotspot] |  3  |   544.74   665.94   605.22   726.42 |        2.43   |
[08/27 00:38:27   7200s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:38:27   7200s] [hotspot] |  4  |  1089.06   726.42  1149.54   786.90 |        2.10   |
[08/27 00:38:27   7200s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:38:27   7200s] [hotspot] |  5  |   816.90   786.90   877.38   847.38 |        1.05   |
[08/27 00:38:27   7200s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:38:27   7200s] Top 5 hotspots total area: 23.41
[08/27 00:38:27   7200s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.032, REAL:0.023, MEM:3350.4M
[08/27 00:38:27   7200s] 
[08/27 00:38:27   7200s] === incrementalPlace Internal Loop 2 ===
[08/27 00:38:27   7200s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[08/27 00:38:27   7200s] OPERPROF: Starting IPInitSPData at level 1, MEM:3350.4M
[08/27 00:38:27   7200s] #spOpts: N=130 minPadR=1.1 
[08/27 00:38:27   7200s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3350.4M
[08/27 00:38:27   7200s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:38:27   7200s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.158, REAL:0.159, MEM:3350.4M
[08/27 00:38:27   7200s] OPERPROF:   Starting post-place ADS at level 2, MEM:3350.4M
[08/27 00:38:27   7200s] ADSU 0.713 -> 0.729. GS 30.240
[08/27 00:38:27   7200s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.116, REAL:0.117, MEM:3350.4M
[08/27 00:38:27   7200s] OPERPROF:   Starting spMPad at level 2, MEM:3350.4M
[08/27 00:38:27   7200s] OPERPROF:     Starting spContextMPad at level 3, MEM:3350.4M
[08/27 00:38:27   7200s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:3350.4M
[08/27 00:38:27   7200s] OPERPROF:   Finished spMPad at level 2, CPU:0.021, REAL:0.022, MEM:3350.4M
[08/27 00:38:27   7200s] OPERPROF:   Starting spInitNetWt at level 2, MEM:3350.4M
[08/27 00:38:27   7200s] no activity file in design. spp won't run.
[08/27 00:38:27   7200s] [spp] 0
[08/27 00:38:27   7200s] [adp] 0:1:1:3
[08/27 00:38:27   7200s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.022, REAL:0.022, MEM:3350.4M
[08/27 00:38:27   7200s] SP #FI/SF FL/PI 0/0 38241/0
[08/27 00:38:27   7200s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.422, REAL:0.426, MEM:3350.4M
[08/27 00:38:27   7200s] OPERPROF: Starting CDPad at level 1, MEM:3350.4M
[08/27 00:38:27   7200s] 3DP is on.
[08/27 00:38:27   7200s] 3DP OF M2 0.003, M4 0.000. Diff 0
[08/27 00:38:27   7200s] 3DP DPT Adjust 0. 0.712, 0.747, delta 0.000. WS budget 1000.0000
[08/27 00:38:28   7201s] CDPadU 1.012 -> 1.007. R=0.742, N=38241, GS=3.780
[08/27 00:38:28   7201s] OPERPROF: Finished CDPad at level 1, CPU:0.602, REAL:0.169, MEM:3350.4M
[08/27 00:38:28   7201s] NP #FI/FS/SF FL/PI: 6864/64/0 38241/0
[08/27 00:38:28   7201s] no activity file in design. spp won't run.
[08/27 00:38:28   7201s] 
[08/27 00:38:28   7201s] AB Est...
[08/27 00:38:28   7201s] OPERPROF: Starting npPlace at level 1, MEM:3350.4M
[08/27 00:38:28   7201s] OPERPROF: Finished npPlace at level 1, CPU:0.135, REAL:0.074, MEM:3374.4M
[08/27 00:38:28   7201s] Iteration  4: Skipped, with CDP Off
[08/27 00:38:28   7201s] 
[08/27 00:38:28   7201s] AB Est...
[08/27 00:38:28   7201s] OPERPROF: Starting npPlace at level 1, MEM:3406.4M
[08/27 00:38:28   7201s] OPERPROF: Finished npPlace at level 1, CPU:0.125, REAL:0.058, MEM:3374.4M
[08/27 00:38:28   7202s] Iteration  5: Skipped, with CDP Off
[08/27 00:38:28   7202s] 
[08/27 00:38:28   7202s] AB Est...
[08/27 00:38:28   7202s] OPERPROF: Starting npPlace at level 1, MEM:3406.4M
[08/27 00:38:28   7202s] OPERPROF: Finished npPlace at level 1, CPU:0.152, REAL:0.062, MEM:3374.4M
[08/27 00:38:28   7202s] Iteration  6: Skipped, with CDP Off
[08/27 00:38:28   7202s] 
[08/27 00:38:28   7202s] AB Est...
[08/27 00:38:28   7202s] OPERPROF: Starting npPlace at level 1, MEM:3406.4M
[08/27 00:38:28   7202s] OPERPROF: Finished npPlace at level 1, CPU:0.139, REAL:0.067, MEM:3374.4M
[08/27 00:38:28   7202s] Iteration  7: Skipped, with CDP Off
[08/27 00:38:28   7202s] 
[08/27 00:38:28   7202s] AB Est...
[08/27 00:38:28   7202s] OPERPROF: Starting npPlace at level 1, MEM:3406.4M
[08/27 00:38:28   7202s] AB param 99.8% (38159/38241).
[08/27 00:38:28   7202s] OPERPROF: Finished npPlace at level 1, CPU:0.134, REAL:0.075, MEM:3374.4M
[08/27 00:38:28   7202s] AB WA 1.00. HSB #SP 0
[08/27 00:38:28   7202s] AB Full.
[08/27 00:38:28   7203s] OPERPROF: Starting npPlace at level 1, MEM:3502.4M
[08/27 00:38:28   7203s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[08/27 00:38:28   7203s] No instances found in the vector
[08/27 00:38:28   7203s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3406.4M, DRC: 0)
[08/27 00:38:28   7203s] 0 (out of 0) MH cells were successfully legalized.
[08/27 00:38:33   7229s] Iteration  8: Total net bbox = 1.243e+06 (6.18e+05 6.25e+05)
[08/27 00:38:33   7229s]               Est.  stn bbox = 1.495e+06 (7.48e+05 7.46e+05)
[08/27 00:38:33   7229s]               cpu = 0:00:25.9 real = 0:00:05.0 mem = 3582.5M
[08/27 00:38:33   7229s] OPERPROF: Finished npPlace at level 1, CPU:25.920, REAL:4.658, MEM:3486.5M
[08/27 00:38:33   7229s] no activity file in design. spp won't run.
[08/27 00:38:33   7229s] NP #FI/FS/SF FL/PI: 6864/64/0 38241/0
[08/27 00:38:33   7229s] no activity file in design. spp won't run.
[08/27 00:38:33   7229s] OPERPROF: Starting npPlace at level 1, MEM:3454.5M
[08/27 00:38:34   7229s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[08/27 00:38:34   7229s] No instances found in the vector
[08/27 00:38:34   7229s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3358.5M, DRC: 0)
[08/27 00:38:34   7229s] 0 (out of 0) MH cells were successfully legalized.
[08/27 00:38:45   7299s] Iteration  9: Total net bbox = 1.233e+06 (6.14e+05 6.19e+05)
[08/27 00:38:45   7299s]               Est.  stn bbox = 1.485e+06 (7.45e+05 7.40e+05)
[08/27 00:38:45   7299s]               cpu = 0:01:10 real = 0:00:12.0 mem = 3585.5M
[08/27 00:38:45   7299s] OPERPROF: Finished npPlace at level 1, CPU:70.126, REAL:11.154, MEM:3489.5M
[08/27 00:38:45   7299s] no activity file in design. spp won't run.
[08/27 00:38:45   7299s] NP #FI/FS/SF FL/PI: 6864/64/0 38241/0
[08/27 00:38:45   7299s] no activity file in design. spp won't run.
[08/27 00:38:45   7300s] OPERPROF: Starting npPlace at level 1, MEM:3457.5M
[08/27 00:38:45   7300s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[08/27 00:38:45   7300s] No instances found in the vector
[08/27 00:38:45   7300s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3361.5M, DRC: 0)
[08/27 00:38:45   7300s] 0 (out of 0) MH cells were successfully legalized.
[08/27 00:39:05   7417s] Iteration 10: Total net bbox = 1.258e+06 (6.28e+05 6.31e+05)
[08/27 00:39:05   7417s]               Est.  stn bbox = 1.508e+06 (7.58e+05 7.51e+05)
[08/27 00:39:05   7417s]               cpu = 0:01:57 real = 0:00:20.0 mem = 3588.5M
[08/27 00:39:05   7417s] OPERPROF: Finished npPlace at level 1, CPU:117.003, REAL:19.779, MEM:3492.5M
[08/27 00:39:05   7417s] no activity file in design. spp won't run.
[08/27 00:39:05   7417s] NP #FI/FS/SF FL/PI: 6864/64/0 38241/0
[08/27 00:39:05   7417s] no activity file in design. spp won't run.
[08/27 00:39:05   7417s] OPERPROF: Starting npPlace at level 1, MEM:3460.5M
[08/27 00:39:05   7417s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[08/27 00:39:05   7417s] No instances found in the vector
[08/27 00:39:05   7417s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3364.5M, DRC: 0)
[08/27 00:39:05   7417s] 0 (out of 0) MH cells were successfully legalized.
[08/27 00:39:09   7433s] Iteration 11: Total net bbox = 1.302e+06 (6.44e+05 6.58e+05)
[08/27 00:39:09   7433s]               Est.  stn bbox = 1.549e+06 (7.73e+05 7.77e+05)
[08/27 00:39:09   7433s]               cpu = 0:00:15.9 real = 0:00:04.0 mem = 3591.5M
[08/27 00:39:09   7433s] OPERPROF: Finished npPlace at level 1, CPU:15.984, REAL:3.375, MEM:3495.5M
[08/27 00:39:09   7434s] Move report: Timing Driven Placement moves 38241 insts, mean move: 15.56 um, max move: 205.43 um
[08/27 00:39:09   7434s] 	Max move on inst (i_croc_soc/i_croc/i_gpio/_0972_): (1251.84, 1437.06) --> (1053.97, 1444.62)
[08/27 00:39:09   7434s] no activity file in design. spp won't run.
[08/27 00:39:09   7434s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:3367.5M
[08/27 00:39:09   7434s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:3367.5M
[08/27 00:39:09   7434s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.007, REAL:0.007, MEM:3367.5M
[08/27 00:39:09   7434s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3367.5M
[08/27 00:39:09   7434s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.002, REAL:0.002, MEM:3367.5M
[08/27 00:39:09   7434s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.042, REAL:0.042, MEM:3367.5M
[08/27 00:39:09   7434s] 
[08/27 00:39:09   7434s] Finished Incremental Placement (cpu=0:03:54, real=0:00:42.0, mem=3367.5M)
[08/27 00:39:09   7434s] CongRepair sets shifter mode to gplace
[08/27 00:39:09   7434s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3367.5M
[08/27 00:39:09   7434s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3367.5M
[08/27 00:39:09   7434s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3367.5M
[08/27 00:39:09   7434s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 00:39:09   7434s] All LLGs are deleted
[08/27 00:39:09   7434s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:3367.5M
[08/27 00:39:09   7434s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:3367.5M
[08/27 00:39:09   7434s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3367.5M
[08/27 00:39:09   7434s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:3367.5M
[08/27 00:39:09   7434s] Core basic site is CoreSite
[08/27 00:39:09   7434s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:39:09   7434s] Fast DP-INIT is on for default
[08/27 00:39:09   7434s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 00:39:09   7434s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.168, REAL:0.041, MEM:3367.5M
[08/27 00:39:09   7434s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.196, REAL:0.070, MEM:3367.5M
[08/27 00:39:09   7434s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3367.5MB).
[08/27 00:39:09   7434s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.248, REAL:0.122, MEM:3367.5M
[08/27 00:39:09   7434s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.248, REAL:0.122, MEM:3367.5M
[08/27 00:39:09   7434s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3813761.19
[08/27 00:39:09   7434s] OPERPROF:   Starting RefinePlace at level 2, MEM:3367.5M
[08/27 00:39:09   7434s] *** Starting refinePlace (2:03:54 mem=3367.5M) ***
[08/27 00:39:09   7434s] Total net bbox length = 1.351e+06 (6.893e+05 6.612e+05) (ext = 4.473e+04)
[08/27 00:39:09   7434s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 00:39:09   7434s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3367.5M
[08/27 00:39:09   7434s] Starting refinePlace ...
[08/27 00:39:09   7434s] ** Cut row section cpu time 0:00:00.0.
[08/27 00:39:09   7434s]    Spread Effort: high, pre-route mode, useDDP on.
[08/27 00:39:09   7435s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.9, real=0:00:00.0, mem=3367.5MB) @(2:03:54 - 2:03:55).
[08/27 00:39:09   7435s] Move report: preRPlace moves 38241 insts, mean move: 2.76 um, max move: 40.16 um
[08/27 00:39:09   7435s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_i/mhpmcounter_1893__reg): (1066.38, 1356.70) --> (1027.20, 1357.68)
[08/27 00:39:09   7435s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/27 00:39:09   7435s] wireLenOptFixPriorityInst 0 inst fixed
[08/27 00:39:09   7435s] tweakage running in 8 threads.
[08/27 00:39:09   7435s] Placement tweakage begins.
[08/27 00:39:10   7435s] wire length = 1.662e+06
[08/27 00:39:11   7438s] wire length = 1.596e+06
[08/27 00:39:11   7438s] Placement tweakage ends.
[08/27 00:39:11   7438s] Move report: tweak moves 8837 insts, mean move: 4.74 um, max move: 29.28 um
[08/27 00:39:11   7438s] 	Max move on inst (i_croc_soc/i_croc/i_uart/_10613_): (814.56, 1384.14) --> (843.84, 1384.14)
[08/27 00:39:11   7438s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.9, real=0:00:02.0, mem=3367.5MB) @(2:03:55 - 2:03:58).
[08/27 00:39:11   7438s] 
[08/27 00:39:11   7438s] Running Spiral MT with 8 threads  fetchWidth=196 
[08/27 00:39:12   7439s] Move report: legalization moves 196 insts, mean move: 6.03 um, max move: 26.46 um
[08/27 00:39:12   7439s] 	Max move on inst (i_croc_soc/i_croc/i_uart/_06572_): (616.32, 1365.24) --> (616.32, 1338.78)
[08/27 00:39:12   7439s] [CPU] RefinePlace/Legalization (cpu=0:00:01.5, real=0:00:01.0, mem=3367.5MB) @(2:03:58 - 2:04:00).
[08/27 00:39:12   7439s] Move report: Detail placement moves 38241 insts, mean move: 3.30 um, max move: 57.32 um
[08/27 00:39:12   7439s] 	Max move on inst (i_croc_soc/i_croc/i_uart/i_apb_uart.UART_TXFF.iFIFOMem_189__reg): (701.60, 1396.00) --> (758.40, 1395.48)
[08/27 00:39:12   7439s] 	Runtime: CPU: 0:00:05.4 REAL: 0:00:03.0 MEM: 3367.5MB
[08/27 00:39:12   7439s] Statistics of distance of Instance movement in refine placement:
[08/27 00:39:12   7439s]   maximum (X+Y) =        57.32 um
[08/27 00:39:12   7439s]   inst (i_croc_soc/i_croc/i_uart/i_apb_uart.UART_TXFF.iFIFOMem_189__reg) with max move: (701.6, 1396) -> (758.4, 1395.48)
[08/27 00:39:12   7439s]   mean    (X+Y) =         3.30 um
[08/27 00:39:12   7439s] Summary Report:
[08/27 00:39:12   7439s] Instances move: 38241 (out of 38241 movable)
[08/27 00:39:12   7439s] Instances flipped: 0
[08/27 00:39:12   7439s] Mean displacement: 3.30 um
[08/27 00:39:12   7439s] Max displacement: 57.32 um (Instance: i_croc_soc/i_croc/i_uart/i_apb_uart.UART_TXFF.iFIFOMem_189__reg) (701.6, 1396) -> (758.4, 1395.48)
[08/27 00:39:12   7439s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/27 00:39:12   7439s] Total instances moved : 38241
[08/27 00:39:12   7439s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:5.407, REAL:2.840, MEM:3367.5M
[08/27 00:39:12   7439s] Total net bbox length = 1.348e+06 (6.770e+05 6.711e+05) (ext = 4.457e+04)
[08/27 00:39:12   7439s] Runtime: CPU: 0:00:05.5 REAL: 0:00:03.0 MEM: 3367.5MB
[08/27 00:39:12   7439s] [CPU] RefinePlace/total (cpu=0:00:05.5, real=0:00:03.0, mem=3367.5MB) @(2:03:54 - 2:04:00).
[08/27 00:39:12   7439s] *** Finished refinePlace (2:04:00 mem=3367.5M) ***
[08/27 00:39:12   7439s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3813761.19
[08/27 00:39:12   7439s] OPERPROF:   Finished RefinePlace at level 2, CPU:5.510, REAL:2.944, MEM:3367.5M
[08/27 00:39:12   7439s] OPERPROF: Finished RefinePlace2 at level 1, CPU:5.868, REAL:3.094, MEM:3367.5M
[08/27 00:39:12   7439s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3367.5M
[08/27 00:39:12   7439s] Starting Early Global Route congestion estimation: mem = 3367.5M
[08/27 00:39:12   7439s] (I)       Started Loading and Dumping File ( Curr Mem: 3367.48 MB )
[08/27 00:39:12   7439s] (I)       Reading DB...
[08/27 00:39:12   7439s] (I)       Read data from FE... (mem=3367.5M)
[08/27 00:39:12   7439s] (I)       Read nodes and places... (mem=3367.5M)
[08/27 00:39:12   7440s] (I)       Done Read nodes and places (cpu=0.047s, mem=3367.5M)
[08/27 00:39:12   7440s] (I)       Read nets... (mem=3367.5M)
[08/27 00:39:12   7440s] (I)       Done Read nets (cpu=0.130s, mem=3367.5M)
[08/27 00:39:12   7440s] (I)       Done Read data from FE (cpu=0.178s, mem=3367.5M)
[08/27 00:39:12   7440s] (I)       before initializing RouteDB syMemory usage = 3367.5 MB
[08/27 00:39:12   7440s] (I)       == Non-default Options ==
[08/27 00:39:12   7440s] (I)       Maximum routing layer                              : 4
[08/27 00:39:12   7440s] (I)       Number threads                                     : 8
[08/27 00:39:12   7440s] (I)       Use non-blocking free Dbs wires                    : false
[08/27 00:39:12   7440s] (I)       Counted 50681 PG shapes. We will not process PG shapes layer by layer.
[08/27 00:39:12   7440s] (I)       Use row-based GCell size
[08/27 00:39:12   7440s] (I)       GCell unit size  : 3780
[08/27 00:39:12   7440s] (I)       GCell multiplier : 1
[08/27 00:39:12   7440s] (I)       build grid graph
[08/27 00:39:12   7440s] (I)       build grid graph start
[08/27 00:39:12   7440s] [NR-eGR] Track table information for default rule: 
[08/27 00:39:12   7440s] [NR-eGR] Metal1 has no routable track
[08/27 00:39:12   7440s] [NR-eGR] Metal2 has single uniform track structure
[08/27 00:39:12   7440s] [NR-eGR] Metal3 has single uniform track structure
[08/27 00:39:12   7440s] [NR-eGR] Metal4 has single uniform track structure
[08/27 00:39:12   7440s] (I)       build grid graph end
[08/27 00:39:12   7440s] (I)       ===========================================================================
[08/27 00:39:12   7440s] (I)       == Report All Rule Vias ==
[08/27 00:39:12   7440s] (I)       ===========================================================================
[08/27 00:39:12   7440s] (I)        Via Rule : (Default)
[08/27 00:39:12   7440s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/27 00:39:12   7440s] (I)       ---------------------------------------------------------------------------
[08/27 00:39:12   7440s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/27 00:39:12   7440s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/27 00:39:12   7440s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/27 00:39:12   7440s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/27 00:39:12   7440s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/27 00:39:12   7440s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/27 00:39:12   7440s] (I)       ===========================================================================
[08/27 00:39:12   7440s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 3367.48 MB )
[08/27 00:39:12   7440s] (I)       Num PG vias on layer 2 : 0
[08/27 00:39:12   7440s] (I)       Num PG vias on layer 3 : 0
[08/27 00:39:12   7440s] (I)       Num PG vias on layer 4 : 0
[08/27 00:39:12   7440s] [NR-eGR] Read 62330 PG shapes
[08/27 00:39:12   7440s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3367.48 MB )
[08/27 00:39:12   7440s] [NR-eGR] #Routing Blockages  : 0
[08/27 00:39:12   7440s] [NR-eGR] #Instance Blockages : 7051
[08/27 00:39:12   7440s] [NR-eGR] #PG Blockages       : 62330
[08/27 00:39:12   7440s] [NR-eGR] #Halo Blockages     : 0
[08/27 00:39:12   7440s] [NR-eGR] #Boundary Blockages : 0
[08/27 00:39:12   7440s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/27 00:39:12   7440s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/27 00:39:12   7440s] (I)       readDataFromPlaceDB
[08/27 00:39:12   7440s] (I)       Read net information..
[08/27 00:39:12   7440s] [NR-eGR] Read numTotalNets=38899  numIgnoredNets=48
[08/27 00:39:12   7440s] (I)       Read testcase time = 0.013 seconds
[08/27 00:39:12   7440s] 
[08/27 00:39:12   7440s] (I)       early_global_route_priority property id does not exist.
[08/27 00:39:12   7440s] (I)       Start initializing grid graph
[08/27 00:39:12   7440s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/27 00:39:12   7440s] (I)       End initializing grid graph
[08/27 00:39:12   7440s] (I)       Model blockages into capacity
[08/27 00:39:12   7440s] (I)       Read Num Blocks=91311  Num Prerouted Wires=0  Num CS=0
[08/27 00:39:12   7440s] (I)       Started Modeling ( Curr Mem: 3367.48 MB )
[08/27 00:39:12   7440s] (I)       Layer 1 (H) : #blockages 59827 : #preroutes 0
[08/27 00:39:12   7440s] (I)       Layer 2 (V) : #blockages 20920 : #preroutes 0
[08/27 00:39:12   7440s] (I)       Layer 3 (H) : #blockages 10564 : #preroutes 0
[08/27 00:39:12   7440s] (I)       Finished Modeling ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3367.48 MB )
[08/27 00:39:12   7440s] (I)       -- layer congestion ratio --
[08/27 00:39:12   7440s] (I)       Layer 1 : 0.100000
[08/27 00:39:12   7440s] (I)       Layer 2 : 0.700000
[08/27 00:39:12   7440s] (I)       Layer 3 : 0.700000
[08/27 00:39:12   7440s] (I)       Layer 4 : 0.700000
[08/27 00:39:12   7440s] (I)       ----------------------------
[08/27 00:39:12   7440s] (I)       Number of ignored nets = 48
[08/27 00:39:12   7440s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/27 00:39:12   7440s] (I)       Number of clock nets = 7.  Ignored: No
[08/27 00:39:12   7440s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/27 00:39:12   7440s] (I)       Number of special nets = 0.  Ignored: Yes
[08/27 00:39:12   7440s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/27 00:39:12   7440s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/27 00:39:12   7440s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/27 00:39:12   7440s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/27 00:39:12   7440s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/27 00:39:12   7440s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[08/27 00:39:12   7440s] (I)       Before initializing Early Global Route syMemory usage = 3367.5 MB
[08/27 00:39:12   7440s] (I)       Ndr track 0 does not exist
[08/27 00:39:12   7440s] (I)       ---------------------Grid Graph Info--------------------
[08/27 00:39:12   7440s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/27 00:39:12   7440s] (I)       Core area           : (389760, 390000) - (1450560, 1450020)
[08/27 00:39:12   7440s] (I)       Site width          :   480  (dbu)
[08/27 00:39:12   7440s] (I)       Row height          :  3780  (dbu)
[08/27 00:39:12   7440s] (I)       GCell width         :  3780  (dbu)
[08/27 00:39:12   7440s] (I)       GCell height        :  3780  (dbu)
[08/27 00:39:12   7440s] (I)       Grid                :   487   487     4
[08/27 00:39:12   7440s] (I)       Layer numbers       :     1     2     3     4
[08/27 00:39:12   7440s] (I)       Vertical capacity   :     0     0  3780     0
[08/27 00:39:12   7440s] (I)       Horizontal capacity :     0  3780     0  3780
[08/27 00:39:12   7440s] (I)       Default wire width  :   160   200   200   200
[08/27 00:39:12   7440s] (I)       Default wire space  :   180   210   210   210
[08/27 00:39:12   7440s] (I)       Default wire pitch  :   340   410   410   410
[08/27 00:39:12   7440s] (I)       Default pitch size  :   340   420   480   420
[08/27 00:39:12   7440s] (I)       First track coord   :     0   240   480   240
[08/27 00:39:12   7440s] (I)       Num tracks per GCell: 11.12  9.00  7.88  9.00
[08/27 00:39:12   7440s] (I)       Total num of tracks :     0  4381  3833  4381
[08/27 00:39:12   7440s] (I)       Num of masks        :     1     1     1     1
[08/27 00:39:12   7440s] (I)       Num of trim masks   :     0     0     0     0
[08/27 00:39:12   7440s] (I)       --------------------------------------------------------
[08/27 00:39:12   7440s] 
[08/27 00:39:12   7440s] [NR-eGR] ============ Routing rule table ============
[08/27 00:39:12   7440s] [NR-eGR] Rule id: 0  Nets: 38851 
[08/27 00:39:12   7440s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/27 00:39:12   7440s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/27 00:39:12   7440s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 00:39:12   7440s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 00:39:12   7440s] [NR-eGR] ========================================
[08/27 00:39:12   7440s] [NR-eGR] 
[08/27 00:39:12   7440s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/27 00:39:12   7440s] (I)       blocked tracks on layer2 : = 860910 / 2133547 (40.35%)
[08/27 00:39:12   7440s] (I)       blocked tracks on layer3 : = 762503 / 1866671 (40.85%)
[08/27 00:39:12   7440s] (I)       blocked tracks on layer4 : = 797679 / 2133547 (37.39%)
[08/27 00:39:12   7440s] (I)       After initializing Early Global Route syMemory usage = 3367.5 MB
[08/27 00:39:12   7440s] (I)       Finished Loading and Dumping File ( CPU: 0.34 sec, Real: 0.35 sec, Curr Mem: 3367.48 MB )
[08/27 00:39:12   7440s] (I)       Reset routing kernel
[08/27 00:39:12   7440s] (I)       Started Global Routing ( Curr Mem: 3367.48 MB )
[08/27 00:39:12   7440s] (I)       ============= Initialization =============
[08/27 00:39:12   7440s] (I)       totalPins=133305  totalGlobalPin=127123 (95.36%)
[08/27 00:39:12   7440s] (I)       Started Net group 1 ( Curr Mem: 3367.48 MB )
[08/27 00:39:12   7440s] (I)       Started Build MST ( Curr Mem: 3367.48 MB )
[08/27 00:39:12   7440s] (I)       Generate topology with 8 threads
[08/27 00:39:12   7440s] (I)       Finished Build MST ( CPU: 0.05 sec, Real: 0.01 sec, Curr Mem: 3379.48 MB )
[08/27 00:39:12   7440s] (I)       total 2D Cap : 3778685 = (2660022 H, 1118663 V)
[08/27 00:39:12   7440s] [NR-eGR] Layer group 1: route 38851 net(s) in layer range [2, 4]
[08/27 00:39:12   7440s] (I)       
[08/27 00:39:12   7440s] (I)       ============  Phase 1a Route ============
[08/27 00:39:12   7440s] (I)       Started Phase 1a ( Curr Mem: 3371.48 MB )
[08/27 00:39:12   7440s] (I)       Started Pattern routing ( Curr Mem: 3371.48 MB )
[08/27 00:39:12   7440s] (I)       Finished Pattern routing ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 3371.48 MB )
[08/27 00:39:12   7440s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3371.48 MB )
[08/27 00:39:12   7440s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 179
[08/27 00:39:12   7440s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3371.48 MB )
[08/27 00:39:12   7440s] (I)       Usage: 430012 = (225554 H, 204458 V) = (8.48% H, 18.28% V) = (8.526e+05um H, 7.729e+05um V)
[08/27 00:39:12   7440s] (I)       Finished Phase 1a ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 3371.48 MB )
[08/27 00:39:12   7440s] (I)       
[08/27 00:39:12   7440s] (I)       ============  Phase 1b Route ============
[08/27 00:39:12   7440s] (I)       Started Phase 1b ( Curr Mem: 3371.48 MB )
[08/27 00:39:12   7440s] (I)       Started Monotonic routing ( Curr Mem: 3371.48 MB )
[08/27 00:39:12   7440s] (I)       Finished Monotonic routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3371.48 MB )
[08/27 00:39:12   7440s] (I)       Usage: 430807 = (226064 H, 204743 V) = (8.50% H, 18.30% V) = (8.545e+05um H, 7.739e+05um V)
[08/27 00:39:12   7440s] (I)       Overflow of layer group 1: 0.73% H + 2.40% V. EstWL: 1.628450e+06um
[08/27 00:39:12   7440s] (I)       Finished Phase 1b ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3371.48 MB )
[08/27 00:39:12   7440s] (I)       
[08/27 00:39:12   7440s] (I)       ============  Phase 1c Route ============
[08/27 00:39:12   7440s] (I)       Started Phase 1c ( Curr Mem: 3371.48 MB )
[08/27 00:39:12   7440s] (I)       Started Two level routing ( Curr Mem: 3371.48 MB )
[08/27 00:39:12   7440s] (I)       Level2 Grid: 98 x 98
[08/27 00:39:12   7440s] (I)       Started Two Level Routing ( Curr Mem: 3371.48 MB )
[08/27 00:39:13   7440s] (I)       Finished Two Level Routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3371.48 MB )
[08/27 00:39:13   7440s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 3371.48 MB )
[08/27 00:39:13   7440s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3371.48 MB )
[08/27 00:39:13   7440s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3371.48 MB )
[08/27 00:39:13   7440s] (I)       Finished Two level routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3371.48 MB )
[08/27 00:39:13   7440s] (I)       Usage: 434742 = (229246 H, 205496 V) = (8.62% H, 18.37% V) = (8.665e+05um H, 7.768e+05um V)
[08/27 00:39:13   7440s] (I)       Finished Phase 1c ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3371.48 MB )
[08/27 00:39:13   7440s] (I)       
[08/27 00:39:13   7440s] (I)       ============  Phase 1d Route ============
[08/27 00:39:13   7440s] (I)       Started Phase 1d ( Curr Mem: 3371.48 MB )
[08/27 00:39:13   7440s] (I)       Started Detoured routing ( Curr Mem: 3371.48 MB )
[08/27 00:39:13   7440s] (I)       Finished Detoured routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3371.48 MB )
[08/27 00:39:13   7440s] (I)       Usage: 434750 = (229246 H, 205504 V) = (8.62% H, 18.37% V) = (8.665e+05um H, 7.768e+05um V)
[08/27 00:39:13   7440s] (I)       Finished Phase 1d ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3371.48 MB )
[08/27 00:39:13   7440s] (I)       
[08/27 00:39:13   7440s] (I)       ============  Phase 1e Route ============
[08/27 00:39:13   7440s] (I)       Started Phase 1e ( Curr Mem: 3371.48 MB )
[08/27 00:39:13   7440s] (I)       Started Route legalization ( Curr Mem: 3371.48 MB )
[08/27 00:39:13   7440s] (I)       Started Legalize Blockage Violations ( Curr Mem: 3371.48 MB )
[08/27 00:39:13   7440s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3371.48 MB )
[08/27 00:39:13   7440s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3371.48 MB )
[08/27 00:39:13   7440s] (I)       Usage: 434750 = (229246 H, 205504 V) = (8.62% H, 18.37% V) = (8.665e+05um H, 7.768e+05um V)
[08/27 00:39:13   7440s] [NR-eGR] Early Global Route overflow of layer group 1: 0.03% H + 1.53% V. EstWL: 1.643355e+06um
[08/27 00:39:13   7440s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3371.48 MB )
[08/27 00:39:13   7440s] (I)       Started Layer assignment ( Curr Mem: 3371.48 MB )
[08/27 00:39:13   7440s] (I)       Current Layer assignment [Initialization] ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3371.48 MB )
[08/27 00:39:13   7440s] (I)       Running layer assignment with 8 threads
[08/27 00:39:13   7441s] (I)       Finished Layer assignment ( CPU: 0.75 sec, Real: 0.22 sec, Curr Mem: 3367.48 MB )
[08/27 00:39:13   7441s] (I)       Finished Net group 1 ( CPU: 1.17 sec, Real: 0.59 sec, Curr Mem: 3367.48 MB )
[08/27 00:39:13   7441s] (I)       
[08/27 00:39:13   7441s] (I)       ============  Phase 1l Route ============
[08/27 00:39:13   7441s] (I)       Started Phase 1l ( Curr Mem: 3367.48 MB )
[08/27 00:39:13   7441s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3367.48 MB )
[08/27 00:39:13   7441s] (I)       
[08/27 00:39:13   7441s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/27 00:39:13   7441s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[08/27 00:39:13   7441s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[08/27 00:39:13   7441s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[08/27 00:39:13   7441s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/27 00:39:13   7441s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/27 00:39:13   7441s] [NR-eGR]  Metal2  (2)       100( 0.06%)        28( 0.02%)        11( 0.01%)         4( 0.00%)   ( 0.09%) 
[08/27 00:39:13   7441s] [NR-eGR]  Metal3  (3)      2262( 1.41%)       131( 0.08%)         3( 0.00%)         0( 0.00%)   ( 1.49%) 
[08/27 00:39:13   7441s] [NR-eGR]  Metal4  (4)        21( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[08/27 00:39:13   7441s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/27 00:39:13   7441s] [NR-eGR] Total             2383( 0.49%)       159( 0.03%)        14( 0.00%)         4( 0.00%)   ( 0.53%) 
[08/27 00:39:13   7441s] [NR-eGR] 
[08/27 00:39:13   7441s] (I)       Finished Global Routing ( CPU: 1.20 sec, Real: 0.62 sec, Curr Mem: 3367.48 MB )
[08/27 00:39:13   7441s] (I)       total 2D Cap : 3796772 = (2676324 H, 1120448 V)
[08/27 00:39:13   7441s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.01% H + 1.49% V
[08/27 00:39:13   7441s] [NR-eGR] Overflow after Early Global Route 0.02% H + 1.67% V
[08/27 00:39:13   7441s] Early Global Route congestion estimation runtime: 1.57 seconds, mem = 3367.5M
[08/27 00:39:13   7441s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.573, REAL:0.999, MEM:3367.5M
[08/27 00:39:13   7441s] OPERPROF: Starting HotSpotCal at level 1, MEM:3367.5M
[08/27 00:39:13   7441s] [hotspot] +------------+---------------+---------------+
[08/27 00:39:13   7441s] [hotspot] |            |   max hotspot | total hotspot |
[08/27 00:39:13   7441s] [hotspot] +------------+---------------+---------------+
[08/27 00:39:13   7441s] [hotspot] | normalized |          4.07 |         18.62 |
[08/27 00:39:13   7441s] [hotspot] +------------+---------------+---------------+
[08/27 00:39:13   7441s] Local HotSpot Analysis: normalized max congestion hotspot area = 4.07, normalized total congestion hotspot area = 18.62 (area is in unit of 4 std-cell row bins)
[08/27 00:39:13   7441s] [hotspot] max/total 4.07/18.62, big hotspot (>10) total 3.28
[08/27 00:39:13   7441s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[08/27 00:39:13   7441s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:39:13   7441s] [hotspot] | top |            hotspot bbox             | hotspot score |
[08/27 00:39:13   7441s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:39:13   7441s] [hotspot] |  1  |   544.74   605.46   605.22   665.94 |        2.89   |
[08/27 00:39:13   7441s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:39:13   7441s] [hotspot] |  2  |   574.98   514.74   635.46   575.22 |        2.49   |
[08/27 00:39:13   7441s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:39:13   7441s] [hotspot] |  3  |   877.38  1210.26   937.86  1270.74 |        2.36   |
[08/27 00:39:13   7441s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:39:13   7441s] [hotspot] |  4  |   484.26   907.86   544.74   968.34 |        2.10   |
[08/27 00:39:13   7441s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:39:13   7441s] [hotspot] |  5  |  1089.06  1149.78  1149.54  1210.26 |        2.10   |
[08/27 00:39:13   7441s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:39:13   7441s] Top 5 hotspots total area: 11.93
[08/27 00:39:13   7441s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.028, REAL:0.018, MEM:3367.5M
[08/27 00:39:13   7441s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3367.5M
[08/27 00:39:13   7441s] Starting Early Global Route wiring: mem = 3367.5M
[08/27 00:39:13   7441s] (I)       ============= track Assignment ============
[08/27 00:39:13   7441s] (I)       Started Extract Global 3D Wires ( Curr Mem: 3367.48 MB )
[08/27 00:39:13   7441s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3367.48 MB )
[08/27 00:39:13   7441s] (I)       Started Track Assignment ( Curr Mem: 3367.48 MB )
[08/27 00:39:13   7441s] (I)       Initialize Track Assignment ( max pin layer : 8 )
[08/27 00:39:13   7441s] (I)       Running track assignment with 8 threads
[08/27 00:39:13   7441s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3367.48 MB )
[08/27 00:39:13   7441s] (I)       Run Multi-thread track assignment
[08/27 00:39:13   7442s] (I)       Finished Track Assignment ( CPU: 0.97 sec, Real: 0.16 sec, Curr Mem: 3367.48 MB )
[08/27 00:39:13   7442s] [NR-eGR] Started Export DB wires ( Curr Mem: 3367.48 MB )
[08/27 00:39:13   7442s] [NR-eGR] Started Export all nets ( Curr Mem: 3367.48 MB )
[08/27 00:39:13   7442s] [NR-eGR] Finished Export all nets ( CPU: 0.17 sec, Real: 0.18 sec, Curr Mem: 3367.48 MB )
[08/27 00:39:13   7442s] [NR-eGR] Started Set wire vias ( Curr Mem: 3367.48 MB )
[08/27 00:39:13   7442s] [NR-eGR] Finished Set wire vias ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3367.48 MB )
[08/27 00:39:13   7442s] [NR-eGR] Finished Export DB wires ( CPU: 0.24 sec, Real: 0.25 sec, Curr Mem: 3367.48 MB )
[08/27 00:39:13   7442s] [NR-eGR] --------------------------------------------------------------------------
[08/27 00:39:13   7442s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 127168
[08/27 00:39:13   7442s] [NR-eGR] Metal2  (2H) length: 5.602493e+05um, number of vias: 204953
[08/27 00:39:13   7442s] [NR-eGR] Metal3  (3V) length: 8.058644e+05um, number of vias: 15601
[08/27 00:39:13   7442s] [NR-eGR] Metal4  (4H) length: 3.580899e+05um, number of vias: 0
[08/27 00:39:13   7442s] [NR-eGR] Total length: 1.724204e+06um, number of vias: 347722
[08/27 00:39:13   7442s] [NR-eGR] --------------------------------------------------------------------------
[08/27 00:39:13   7442s] [NR-eGR] Total eGR-routed clock nets wire length: 5.108268e+04um 
[08/27 00:39:13   7442s] [NR-eGR] --------------------------------------------------------------------------
[08/27 00:39:13   7443s] Early Global Route wiring runtime: 1.48 seconds, mem = 3367.5M
[08/27 00:39:13   7443s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:1.478, REAL:0.580, MEM:3367.5M
[08/27 00:39:13   7443s] 0 delay mode for cte disabled.
[08/27 00:39:13   7443s] SKP cleared!
[08/27 00:39:13   7443s] 
[08/27 00:39:13   7443s] *** Finished incrementalPlace (cpu=0:10:11, real=0:01:56)***
[08/27 00:39:14   7443s] All LLGs are deleted
[08/27 00:39:14   7443s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3079.5M
[08/27 00:39:14   7443s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.017, REAL:0.017, MEM:3079.5M
[08/27 00:39:14   7443s] Start to check current routing status for nets...
[08/27 00:39:14   7443s] All nets are already routed correctly.
[08/27 00:39:14   7443s] End to check current routing status for nets (mem=3079.5M)
[08/27 00:39:14   7443s] Extraction called for design 'croc_chip' of instances=45169 and nets=45007 using extraction engine 'preRoute' .
[08/27 00:39:14   7443s] PreRoute RC Extraction called for design croc_chip.
[08/27 00:39:14   7443s] RC Extraction called in multi-corner(1) mode.
[08/27 00:39:14   7443s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/27 00:39:14   7443s] Type 'man IMPEXT-6197' for more detail.
[08/27 00:39:14   7443s] RCMode: PreRoute
[08/27 00:39:14   7443s]       RC Corner Indexes            0   
[08/27 00:39:14   7443s] Capacitance Scaling Factor   : 1.00000 
[08/27 00:39:14   7443s] Resistance Scaling Factor    : 1.00000 
[08/27 00:39:14   7443s] Clock Cap. Scaling Factor    : 1.00000 
[08/27 00:39:14   7443s] Clock Res. Scaling Factor    : 1.00000 
[08/27 00:39:14   7443s] Shrink Factor                : 1.00000
[08/27 00:39:14   7443s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/27 00:39:14   7443s] LayerId::1 widthSet size::1
[08/27 00:39:14   7443s] LayerId::2 widthSet size::1
[08/27 00:39:14   7443s] LayerId::3 widthSet size::1
[08/27 00:39:14   7443s] LayerId::4 widthSet size::1
[08/27 00:39:14   7443s] LayerId::5 widthSet size::1
[08/27 00:39:14   7443s] LayerId::6 widthSet size::1
[08/27 00:39:14   7443s] LayerId::7 widthSet size::1
[08/27 00:39:14   7443s] Updating RC grid for preRoute extraction ...
[08/27 00:39:14   7443s] Initializing multi-corner resistance tables ...
[08/27 00:39:14   7443s] {RT default_rc_corner 0 4 4 0}
[08/27 00:39:14   7443s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.295326 ; uaWl: 1.000000 ; uaWlH: 0.207684 ; aWlH: 0.000000 ; Pmax: 0.833700 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[08/27 00:39:14   7443s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 3079.480M)
[08/27 00:39:16   7445s] Compute RC Scale Done ...
[08/27 00:39:16   7445s] **optDesign ... cpu = 1:45:30, real = 0:23:58, mem = 1928.3M, totSessionCpu=2:04:05 **
[08/27 00:39:16   7445s] #################################################################################
[08/27 00:39:16   7445s] # Design Stage: PreRoute
[08/27 00:39:16   7445s] # Design Name: croc_chip
[08/27 00:39:16   7445s] # Design Mode: 130nm
[08/27 00:39:16   7445s] # Analysis Mode: MMMC OCV 
[08/27 00:39:16   7445s] # Parasitics Mode: No SPEF/RCDB
[08/27 00:39:16   7445s] # Signoff Settings: SI Off 
[08/27 00:39:16   7445s] #################################################################################
[08/27 00:39:16   7447s] Topological Sorting (REAL = 0:00:00.0, MEM = 2962.5M, InitMEM = 2956.7M)
[08/27 00:39:16   7447s] Calculate early delays in OCV mode...
[08/27 00:39:16   7447s] Calculate late delays in OCV mode...
[08/27 00:39:16   7447s] Start delay calculation (fullDC) (8 T). (MEM=2962.54)
[08/27 00:39:17   7447s] End AAE Lib Interpolated Model. (MEM=2987.69 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/27 00:39:18   7455s] Total number of fetched objects 43760
[08/27 00:39:18   7456s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[08/27 00:39:18   7456s] End delay calculation. (MEM=3318.17 CPU=0:00:06.9 REAL=0:00:01.0)
[08/27 00:39:18   7456s] End delay calculation (fullDC). (MEM=3318.17 CPU=0:00:08.6 REAL=0:00:02.0)
[08/27 00:39:18   7456s] *** CDM Built up (cpu=0:00:10.8  real=0:00:02.0  mem= 3318.2M) ***
[08/27 00:39:19   7459s] Deleting Lib Analyzer.
[08/27 00:39:19   7459s] Begin: GigaOpt DRV Optimization
[08/27 00:39:19   7459s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 8 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS
[08/27 00:39:19   7459s] Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
[08/27 00:39:19   7459s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/27 00:39:19   7459s] *info: 48 skip_routing nets excluded.
[08/27 00:39:19   7459s] Info: 48 io nets excluded
[08/27 00:39:19   7459s] Info: 7 clock nets excluded from IPO operation.
[08/27 00:39:19   7459s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:04:19.3/0:32:16.3 (3.9), mem = 3350.2M
[08/27 00:39:19   7459s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3813761.10
[08/27 00:39:19   7459s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/27 00:39:19   7459s] ### Creating PhyDesignMc. totSessionCpu=2:04:19 mem=3350.2M
[08/27 00:39:19   7459s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/27 00:39:19   7459s] OPERPROF: Starting DPlace-Init at level 1, MEM:3350.2M
[08/27 00:39:19   7459s] #spOpts: N=130 minPadR=1.1 
[08/27 00:39:19   7459s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3350.2M
[08/27 00:39:19   7459s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3350.2M
[08/27 00:39:19   7459s] Core basic site is CoreSite
[08/27 00:39:19   7459s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:39:19   7459s] Fast DP-INIT is on for default
[08/27 00:39:19   7459s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 00:39:19   7459s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.163, REAL:0.043, MEM:3350.2M
[08/27 00:39:19   7459s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.191, REAL:0.072, MEM:3350.2M
[08/27 00:39:19   7459s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3350.2MB).
[08/27 00:39:19   7459s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.249, REAL:0.130, MEM:3350.2M
[08/27 00:39:19   7459s] TotalInstCnt at PhyDesignMc Initialization: 38,241
[08/27 00:39:19   7459s] ### Creating PhyDesignMc, finished. totSessionCpu=2:04:20 mem=3350.2M
[08/27 00:39:19   7459s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 00:39:20   7460s] 
[08/27 00:39:20   7460s] Creating Lib Analyzer ...
[08/27 00:39:20   7460s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 00:39:20   7460s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[08/27 00:39:20   7460s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/27 00:39:20   7460s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[08/27 00:39:20   7460s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[08/27 00:39:20   7460s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[08/27 00:39:20   7460s] 
[08/27 00:39:20   7460s] {RT default_rc_corner 0 4 4 0}
[08/27 00:39:20   7460s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=2:04:20 mem=3350.2M
[08/27 00:39:20   7460s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=2:04:20 mem=3350.2M
[08/27 00:39:20   7460s] Creating Lib Analyzer, finished. 
[08/27 00:39:20   7460s] 
[08/27 00:39:20   7460s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[08/27 00:39:20   7460s] ### Creating LA Mngr. totSessionCpu=2:04:20 mem=3350.2M
[08/27 00:39:20   7460s] ### Creating LA Mngr, finished. totSessionCpu=2:04:20 mem=3350.2M
[08/27 00:39:22   7464s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/27 00:39:22   7464s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[08/27 00:39:22   7464s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/27 00:39:22   7464s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[08/27 00:39:22   7464s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/27 00:39:22   7464s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[08/27 00:39:22   7464s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/27 00:39:22   7464s] Info: violation cost 305.266266 (cap = 0.071660, tran = 305.194611, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/27 00:39:22   7464s] |   311|  1334|    -5.06|    40|    72|   -15.02|  1452|  1452|     0|     0|    -3.71| -6265.72|       0|       0|       0|  70.42|          |         |
[08/27 00:39:23   7468s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[08/27 00:39:23   7468s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/27 00:39:23   7468s] Info: violation cost 133.515610 (cap = 0.000000, tran = 133.515610, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/27 00:39:23   7468s] |    49|   235|    -5.06|    39|    71|   -15.02|  1455|  1455|     0|     0|    -2.76| -4896.20|     181|      43|      88|  70.69| 0:00:01.0|  3558.1M|
[08/27 00:39:23   7468s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[08/27 00:39:23   7468s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/27 00:39:23   7468s] Info: violation cost 133.317612 (cap = 0.000000, tran = 133.317612, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/27 00:39:23   7468s] |    48|   233|    -5.06|    39|    71|   -15.02|  1455|  1455|     0|     0|    -2.76| -4898.09|       2|       0|       0|  70.69| 0:00:00.0|  3558.1M|
[08/27 00:39:24   7469s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[08/27 00:39:24   7469s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/27 00:39:24   7469s] Info: violation cost 23.724749 (cap = 0.000000, tran = 23.724749, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/27 00:39:24   7469s] |    51|   118|    -5.06|    39|    71|   -15.02|  1463|  1463|     0|     0|    -2.76| -4984.66|      16|       0|       1|  70.72| 0:00:01.0|  3558.1M|
[08/27 00:39:24   7469s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[08/27 00:39:24   7469s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/27 00:39:24   7469s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/27 00:39:24   7469s] |    46|    92|    -5.06|    39|    71|   -15.02|  1463|  1463|     0|     0|    -2.76| -4984.66|       1|       4|       2|  70.72| 0:00:00.0|  3558.1M|
[08/27 00:39:24   7469s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/27 00:39:24   7469s] 
[08/27 00:39:24   7469s] ###############################################################################
[08/27 00:39:24   7469s] #
[08/27 00:39:24   7469s] #  Large fanout net report:  
[08/27 00:39:24   7469s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[08/27 00:39:24   7469s] #     - current density: 70.72
[08/27 00:39:24   7469s] #
[08/27 00:39:24   7469s] #  List of high fanout nets:
[08/27 00:39:24   7469s] #
[08/27 00:39:24   7469s] ###############################################################################
[08/27 00:39:24   7469s] 
[08/27 00:39:24   7469s] 
[08/27 00:39:24   7469s] =======================================================================
[08/27 00:39:24   7469s]                 Reasons for remaining drv violations
[08/27 00:39:24   7469s] =======================================================================
[08/27 00:39:24   7469s] *info: Total 46 net(s) have violations which can't be fixed by DRV optimization.
[08/27 00:39:24   7469s] 
[08/27 00:39:24   7469s] MultiBuffering failure reasons
[08/27 00:39:24   7469s] ------------------------------------------------
[08/27 00:39:24   7469s] *info:    32 net(s): Could not be fixed because it is multi driver net.
[08/27 00:39:24   7469s] *info:    14 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[08/27 00:39:24   7469s] 
[08/27 00:39:24   7469s] 
[08/27 00:39:24   7469s] *** Finish DRV Fixing (cpu=0:00:05.7 real=0:00:02.0 mem=3558.1M) ***
[08/27 00:39:24   7469s] 
[08/27 00:39:24   7469s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3558.1M
[08/27 00:39:24   7469s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3558.1M
[08/27 00:39:24   7469s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3558.1M
[08/27 00:39:24   7469s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.074, REAL:0.074, MEM:3558.1M
[08/27 00:39:24   7469s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.153, REAL:0.155, MEM:3558.1M
[08/27 00:39:24   7469s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.153, REAL:0.155, MEM:3558.1M
[08/27 00:39:24   7469s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3813761.20
[08/27 00:39:24   7469s] OPERPROF: Starting RefinePlace at level 1, MEM:3558.1M
[08/27 00:39:24   7469s] *** Starting refinePlace (2:04:30 mem=3558.1M) ***
[08/27 00:39:24   7469s] Total net bbox length = 1.371e+06 (6.969e+05 6.737e+05) (ext = 4.425e+04)
[08/27 00:39:24   7469s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 00:39:24   7469s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3558.1M
[08/27 00:39:24   7469s] Starting refinePlace ...
[08/27 00:39:24   7470s] ** Cut row section cpu time 0:00:00.0.
[08/27 00:39:24   7470s]    Spread Effort: high, pre-route mode, useDDP on.
[08/27 00:39:24   7470s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.9, real=0:00:00.0, mem=3558.1MB) @(2:04:30 - 2:04:31).
[08/27 00:39:24   7470s] Move report: preRPlace moves 915 insts, mean move: 2.84 um, max move: 23.04 um
[08/27 00:39:24   7470s] 	Max move on inst (i_croc_soc/i_croc/i_uart/ictc_preCTS_FE_OFC134_i_rstgen_i_rstgen_bypass_rst_no): (540.96, 1406.82) --> (517.92, 1406.82)
[08/27 00:39:24   7470s] 	Length: 8 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_buf_4
[08/27 00:39:24   7470s] wireLenOptFixPriorityInst 0 inst fixed
[08/27 00:39:25   7471s] 
[08/27 00:39:25   7471s] Running Spiral MT with 8 threads  fetchWidth=196 
[08/27 00:39:25   7472s] Move report: legalization moves 17 insts, mean move: 5.50 um, max move: 14.40 um
[08/27 00:39:25   7472s] 	Max move on inst (i_croc_soc/i_croc/gen_sram_bank[0].i_sram/ictc_preCTS_FE_OFC7860_n): (605.76, 552.54) --> (591.36, 552.54)
[08/27 00:39:25   7472s] [CPU] RefinePlace/Legalization (cpu=0:00:01.5, real=0:00:01.0, mem=3561.2MB) @(2:04:31 - 2:04:32).
[08/27 00:39:25   7472s] Move report: Detail placement moves 925 insts, mean move: 2.91 um, max move: 23.04 um
[08/27 00:39:25   7472s] 	Max move on inst (i_croc_soc/i_croc/i_uart/ictc_preCTS_FE_OFC134_i_rstgen_i_rstgen_bypass_rst_no): (540.96, 1406.82) --> (517.92, 1406.82)
[08/27 00:39:25   7472s] 	Runtime: CPU: 0:00:02.5 REAL: 0:00:01.0 MEM: 3561.2MB
[08/27 00:39:25   7472s] Statistics of distance of Instance movement in refine placement:
[08/27 00:39:25   7472s]   maximum (X+Y) =        23.04 um
[08/27 00:39:25   7472s]   inst (i_croc_soc/i_croc/i_uart/ictc_preCTS_FE_OFC134_i_rstgen_i_rstgen_bypass_rst_no) with max move: (540.96, 1406.82) -> (517.92, 1406.82)
[08/27 00:39:25   7472s]   mean    (X+Y) =         2.91 um
[08/27 00:39:25   7472s] Summary Report:
[08/27 00:39:25   7472s] Instances move: 925 (out of 38488 movable)
[08/27 00:39:25   7472s] Instances flipped: 0
[08/27 00:39:25   7472s] Mean displacement: 2.91 um
[08/27 00:39:25   7472s] Max displacement: 23.04 um (Instance: i_croc_soc/i_croc/i_uart/ictc_preCTS_FE_OFC134_i_rstgen_i_rstgen_bypass_rst_no) (540.96, 1406.82) -> (517.92, 1406.82)
[08/27 00:39:25   7472s] 	Length: 8 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_buf_4
[08/27 00:39:25   7472s] Total instances moved : 925
[08/27 00:39:25   7472s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.546, REAL:1.421, MEM:3561.2M
[08/27 00:39:25   7472s] Total net bbox length = 1.373e+06 (6.992e+05 6.738e+05) (ext = 4.425e+04)
[08/27 00:39:25   7472s] Runtime: CPU: 0:00:02.6 REAL: 0:00:01.0 MEM: 3561.2MB
[08/27 00:39:25   7472s] [CPU] RefinePlace/total (cpu=0:00:02.6, real=0:00:01.0, mem=3561.2MB) @(2:04:30 - 2:04:32).
[08/27 00:39:25   7472s] *** Finished refinePlace (2:04:32 mem=3561.2M) ***
[08/27 00:39:25   7472s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3813761.20
[08/27 00:39:25   7472s] OPERPROF: Finished RefinePlace at level 1, CPU:2.671, REAL:1.547, MEM:3561.2M
[08/27 00:39:26   7472s] *** maximum move = 23.04 um ***
[08/27 00:39:26   7472s] *** Finished re-routing un-routed nets (3561.2M) ***
[08/27 00:39:26   7472s] OPERPROF: Starting DPlace-Init at level 1, MEM:3561.2M
[08/27 00:39:26   7472s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3561.2M
[08/27 00:39:26   7473s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.046, REAL:0.046, MEM:3561.2M
[08/27 00:39:26   7473s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.094, REAL:0.095, MEM:3561.2M
[08/27 00:39:26   7473s] 
[08/27 00:39:26   7473s] *** Finish Physical Update (cpu=0:00:03.9 real=0:00:02.0 mem=3561.2M) ***
[08/27 00:39:26   7473s] TotalInstCnt at PhyDesignMc Destruction: 38,488
[08/27 00:39:26   7473s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3813761.10
[08/27 00:39:26   7473s] *** DrvOpt [finish] : cpu/real = 0:00:14.1/0:00:07.3 (1.9), totSession cpu/real = 2:04:33.4/0:32:23.6 (3.8), mem = 3353.2M
[08/27 00:39:26   7473s] 
[08/27 00:39:26   7473s] =============================================================================================
[08/27 00:39:26   7473s]  Step TAT Report for DrvOpt #4
[08/27 00:39:26   7473s] =============================================================================================
[08/27 00:39:26   7473s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/27 00:39:26   7473s] ---------------------------------------------------------------------------------------------
[08/27 00:39:26   7473s] [ RefinePlace            ]      1   0:00:02.5  (  34.1 % )     0:00:02.5 /  0:00:03.9    1.5
[08/27 00:39:26   7473s] [ SlackTraversorInit     ]      1   0:00:00.2  (   3.3 % )     0:00:00.2 /  0:00:00.3    1.0
[08/27 00:39:26   7473s] [ LibAnalyzerInit        ]      1   0:00:00.4  (   4.9 % )     0:00:00.4 /  0:00:00.4    1.0
[08/27 00:39:26   7473s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 00:39:26   7473s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   5.5 % )     0:00:00.4 /  0:00:00.5    1.3
[08/27 00:39:26   7473s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   2.1 % )     0:00:00.5 /  0:00:00.5    1.1
[08/27 00:39:26   7473s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 00:39:26   7473s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.1 % )     0:00:01.2 /  0:00:04.3    3.6
[08/27 00:39:26   7473s] [ OptGetWeight           ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 00:39:26   7473s] [ OptEval                ]      5   0:00:00.5  (   6.8 % )     0:00:00.5 /  0:00:02.0    4.0
[08/27 00:39:26   7473s] [ OptCommit              ]      5   0:00:00.2  (   2.0 % )     0:00:00.2 /  0:00:00.2    1.0
[08/27 00:39:26   7473s] [ IncrTimingUpdate       ]      5   0:00:00.3  (   4.7 % )     0:00:00.3 /  0:00:01.5    4.2
[08/27 00:39:26   7473s] [ PostCommitDelayCalc    ]      6   0:00:00.2  (   2.6 % )     0:00:00.2 /  0:00:00.7    3.7
[08/27 00:39:26   7473s] [ DrvFindVioNets         ]      5   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.5    5.1
[08/27 00:39:26   7473s] [ DrvComputeSummary      ]      5   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.5    3.5
[08/27 00:39:26   7473s] [ MISC                   ]          0:00:02.3  (  30.8 % )     0:00:02.3 /  0:00:03.8    1.6
[08/27 00:39:26   7473s] ---------------------------------------------------------------------------------------------
[08/27 00:39:26   7473s]  DrvOpt #4 TOTAL                    0:00:07.4  ( 100.0 % )     0:00:07.4 /  0:00:14.2    1.9
[08/27 00:39:26   7473s] ---------------------------------------------------------------------------------------------
[08/27 00:39:26   7473s] 
[08/27 00:39:26   7473s] End: GigaOpt DRV Optimization
[08/27 00:39:26   7473s] GigaOpt DRV: restore maxLocalDensity to 0.98
[08/27 00:39:26   7473s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3007.2M
[08/27 00:39:26   7473s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.028, REAL:0.028, MEM:3007.2M
[08/27 00:39:27   7474s] 
------------------------------------------------------------
     Summary (cpu=0.24min real=0.12min mem=3007.2M)                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.765  | -2.765  | -0.615  | -1.121  |   N/A   |  6.748  | -0.286  | -0.772  |
|           TNS (ns):| -4984.7 | -4950.1 | -16.313 | -1.626  |   N/A   |  0.000  | -0.654  | -16.597 |
|    Violating Paths:|  2858   |  2714   |   32    |    2    |   N/A   |    0    |    5    |   110   |
|          All Paths:|  10633  |  10066  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.122   |    169 (169)     |
|   max_tran     |      0 (0)       |   0.000    |     40 (80)      |
|   max_fanout   |   1463 (1463)    |    -63     |   1465 (1465)    |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.721%
Routing Overflow: 0.02% H and 1.67% V
------------------------------------------------------------
**optDesign ... cpu = 1:46:00, real = 0:24:09, mem = 2118.6M, totSessionCpu=2:04:35 **
[08/27 00:39:27   7474s] OPERPROF: Starting HotSpotCal at level 1, MEM:3006.7M
[08/27 00:39:27   7474s] [hotspot] +------------+---------------+---------------+
[08/27 00:39:27   7474s] [hotspot] |            |   max hotspot | total hotspot |
[08/27 00:39:27   7474s] [hotspot] +------------+---------------+---------------+
[08/27 00:39:27   7474s] [hotspot] | normalized |          8.33 |         21.44 |
[08/27 00:39:27   7474s] [hotspot] +------------+---------------+---------------+
[08/27 00:39:27   7474s] Local HotSpot Analysis: normalized max congestion hotspot area = 8.33, normalized total congestion hotspot area = 21.44 (area is in unit of 4 std-cell row bins)
[08/27 00:39:27   7474s] [hotspot] max/total 8.33/21.44, big hotspot (>10) total 7.54
[08/27 00:39:27   7474s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[08/27 00:39:27   7474s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:39:27   7474s] [hotspot] | top |            hotspot bbox             | hotspot score |
[08/27 00:39:27   7474s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:39:27   7474s] [hotspot] |  1  |   544.74   605.46   605.22   665.94 |        4.13   |
[08/27 00:39:27   7474s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:39:27   7474s] [hotspot] |  2  |   574.98   544.98   635.46   605.46 |        3.80   |
[08/27 00:39:27   7474s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:39:27   7474s] [hotspot] |  3  |   877.38  1210.26   937.86  1270.74 |        2.36   |
[08/27 00:39:27   7474s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:39:27   7474s] [hotspot] |  4  |   484.26   907.86   544.74   968.34 |        2.10   |
[08/27 00:39:27   7474s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:39:27   7474s] [hotspot] |  5  |  1089.06  1149.78  1149.54  1210.26 |        2.10   |
[08/27 00:39:27   7474s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:39:27   7474s] Top 5 hotspots total area: 14.49
[08/27 00:39:27   7474s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.024, REAL:0.014, MEM:3008.2M
[08/27 00:39:27   7474s] *** Timing NOT met, worst failing slack is -2.765
[08/27 00:39:27   7474s] *** Check timing (0:00:00.0)
[08/27 00:39:27   7474s] Deleting Lib Analyzer.
[08/27 00:39:27   7474s] Begin: GigaOpt Optimization in WNS mode
[08/27 00:39:27   7474s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 8 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
[08/27 00:39:27   7474s] Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
[08/27 00:39:27   7474s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/27 00:39:27   7474s] *info: 48 skip_routing nets excluded.
[08/27 00:39:27   7474s] Info: 48 io nets excluded
[08/27 00:39:27   7475s] Info: 7 clock nets excluded from IPO operation.
[08/27 00:39:27   7475s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:04:35.1/0:32:24.4 (3.8), mem = 3008.2M
[08/27 00:39:27   7475s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3813761.11
[08/27 00:39:27   7475s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/27 00:39:27   7475s] ### Creating PhyDesignMc. totSessionCpu=2:04:35 mem=3008.2M
[08/27 00:39:27   7475s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/27 00:39:27   7475s] OPERPROF: Starting DPlace-Init at level 1, MEM:3008.2M
[08/27 00:39:27   7475s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 00:39:27   7475s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3008.2M
[08/27 00:39:27   7475s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:39:27   7475s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.028, REAL:0.028, MEM:3008.2M
[08/27 00:39:27   7475s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3008.2MB).
[08/27 00:39:27   7475s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.078, REAL:0.078, MEM:3008.2M
[08/27 00:39:27   7475s] TotalInstCnt at PhyDesignMc Initialization: 38,488
[08/27 00:39:27   7475s] ### Creating PhyDesignMc, finished. totSessionCpu=2:04:35 mem=3008.2M
[08/27 00:39:27   7475s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 00:39:27   7475s] 
[08/27 00:39:27   7475s] Creating Lib Analyzer ...
[08/27 00:39:27   7475s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 00:39:27   7475s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[08/27 00:39:27   7475s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/27 00:39:27   7475s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[08/27 00:39:27   7475s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[08/27 00:39:27   7475s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[08/27 00:39:27   7475s] 
[08/27 00:39:27   7475s] {RT default_rc_corner 0 4 4 0}
[08/27 00:39:28   7475s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=2:04:36 mem=3008.2M
[08/27 00:39:28   7475s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=2:04:36 mem=3008.2M
[08/27 00:39:28   7475s] Creating Lib Analyzer, finished. 
[08/27 00:39:28   7475s] 
[08/27 00:39:28   7475s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.8500} 
[08/27 00:39:28   7475s] ### Creating LA Mngr. totSessionCpu=2:04:36 mem=3008.2M
[08/27 00:39:28   7475s] ### Creating LA Mngr, finished. totSessionCpu=2:04:36 mem=3008.2M
[08/27 00:39:29   7477s] *info: 2 don't touch nets excluded
[08/27 00:39:29   7477s] *info: 48 io nets excluded
[08/27 00:39:29   7477s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/27 00:39:29   7477s] *info: 7 clock nets excluded
[08/27 00:39:29   7477s] *info: 2 special nets excluded.
[08/27 00:39:29   7477s] *info: 48 skip_routing nets excluded.
[08/27 00:39:29   7477s] *info: 32 multi-driver nets excluded.
[08/27 00:39:29   7477s] *info: 1279 no-driver nets excluded.
[08/27 00:39:30   7478s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.3813761.4
[08/27 00:39:30   7478s] PathGroup :  in2out  TargetSlack : 0.0384 
[08/27 00:39:30   7478s] PathGroup :  in2reg  TargetSlack : 0.0384 
[08/27 00:39:30   7478s] PathGroup :  mem2reg  TargetSlack : 0.0384 
[08/27 00:39:30   7478s] PathGroup :  reg2mem  TargetSlack : 0.0384 
[08/27 00:39:30   7478s] PathGroup :  reg2out  TargetSlack : 0.0384 
[08/27 00:39:30   7478s] PathGroup :  reg2reg  TargetSlack : 0.0384 
[08/27 00:39:30   7478s] ** GigaOpt Optimizer WNS Slack -2.765 TNS Slack -4984.661 Density 70.72
[08/27 00:39:30   7478s] Optimizer WNS Pass 0
[08/27 00:39:30   7478s] OptDebug: Start of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS -1.121 TNS -17.939; mem2reg* WNS -0.286 TNS -0.654; reg2mem* WNS -0.772 TNS -16.597; reg2reg* WNS -2.765 TNS -4950.124; HEPG WNS -2.765 TNS -4966.721; all paths WNS -2.765 TNS -4984.661
[08/27 00:39:31   7478s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[08/27 00:39:31   7478s] Info: End MT loop @oiCellDelayCachingJob.
[08/27 00:39:31   7478s] Active Path Group: mem2reg reg2mem reg2reg  
[08/27 00:39:31   7478s] +--------+---------+---------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:39:31   7478s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/27 00:39:31   7478s] +--------+---------+---------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:39:31   7478s] |  -2.765|   -2.765|-4966.721|-4984.661|    70.72%|   0:00:00.0| 3217.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:39:31   7478s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_38__reg/D           |
[08/27 00:39:31   7479s] |  -2.703|   -2.703|-4800.717|-4818.656|    70.72%|   0:00:00.0| 3524.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:39:31   7479s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_38__reg/D           |
[08/27 00:39:31   7480s] |  -2.636|   -2.636|-4615.604|-4633.543|    70.72%|   0:00:00.0| 3525.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:39:31   7480s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_38__reg/D           |
[08/27 00:39:32   7480s] |  -2.616|   -2.616|-4560.367|-4578.307|    70.73%|   0:00:01.0| 3525.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:39:32   7480s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_38__reg/D           |
[08/27 00:39:32   7481s] |  -2.566|   -2.566|-4430.483|-4448.422|    70.73%|   0:00:00.0| 3525.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:39:32   7481s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_38__reg/D           |
[08/27 00:39:32   7482s] |  -2.551|   -2.551|-4378.916|-4396.855|    70.73%|   0:00:00.0| 3530.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:39:32   7482s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_38__reg/D           |
[08/27 00:39:32   7482s] |  -2.465|   -2.465|-4313.526|-4331.466|    70.73%|   0:00:00.0| 3530.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:39:32   7482s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_38__reg/D           |
[08/27 00:39:32   7483s] |  -2.429|   -2.429|-4246.491|-4264.430|    70.73%|   0:00:00.0| 3532.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:39:32   7483s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_38__reg/D           |
[08/27 00:39:33   7484s] |  -2.366|   -2.366|-4205.121|-4223.061|    70.73%|   0:00:01.0| 3532.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:39:33   7484s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_38__reg/D           |
[08/27 00:39:33   7485s] |  -2.323|   -2.323|-4141.477|-4159.416|    70.73%|   0:00:00.0| 3536.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:39:33   7485s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1918__reg/D                          |
[08/27 00:39:33   7486s] |  -2.273|   -2.273|-4061.382|-4079.321|    70.74%|   0:00:00.0| 3536.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:39:33   7486s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_17__reg/D           |
[08/27 00:39:33   7487s] |  -2.251|   -2.251|-4001.632|-4019.572|    70.74%|   0:00:00.0| 3536.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:39:33   7487s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_17__reg/D           |
[08/27 00:39:34   7488s] |  -2.229|   -2.229|-3943.033|-3960.972|    70.76%|   0:00:01.0| 3536.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:39:34   7488s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_17__reg/D           |
[08/27 00:39:34   7489s] |  -2.208|   -2.208|-3887.889|-3905.828|    70.76%|   0:00:00.0| 3536.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:39:34   7489s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_17__reg/D           |
[08/27 00:39:34   7490s] |  -2.188|   -2.188|-3832.114|-3850.054|    70.78%|   0:00:00.0| 3536.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:39:34   7490s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_17__reg/D           |
[08/27 00:39:34   7492s] |  -2.146|   -2.146|-3782.116|-3800.055|    70.80%|   0:00:00.0| 3536.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:39:34   7492s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_43__reg/D           |
[08/27 00:39:35   7492s] |  -2.116|   -2.116|-3788.663|-3806.602|    70.80%|   0:00:01.0| 3536.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:39:35   7492s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_17__reg/D           |
[08/27 00:39:35   7493s] |  -2.069|   -2.069|-3676.257|-3694.197|    70.80%|   0:00:00.0| 3536.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:39:35   7493s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_17__reg/D           |
[08/27 00:39:35   7494s] |  -1.919|   -1.919|-3282.372|-3300.311|    70.80%|   0:00:00.0| 3536.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:39:35   7494s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_17__reg/D           |
[08/27 00:39:35   7495s] |  -1.879|   -1.879|-3176.710|-3194.650|    70.80%|   0:00:00.0| 3536.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:39:35   7495s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_17__reg/D           |
[08/27 00:39:35   7495s] |  -1.848|   -1.848|-3169.286|-3187.225|    70.80%|   0:00:00.0| 3536.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:39:35   7495s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_17__reg/D           |
[08/27 00:39:36   7496s] |  -1.794|   -1.794|-3024.572|-3042.512|    70.80%|   0:00:01.0| 3536.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:39:36   7496s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_17__reg/D           |
[08/27 00:39:36   7497s] |  -1.762|   -1.762|-2950.256|-2968.196|    70.81%|   0:00:00.0| 3539.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:39:36   7497s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_17__reg/D           |
[08/27 00:39:36   7497s] |  -1.721|   -1.721|-2846.773|-2864.712|    70.81%|   0:00:00.0| 3539.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:39:36   7497s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_17__reg/D           |
[08/27 00:39:36   7498s] |  -1.696|   -1.696|-2776.258|-2794.197|    70.81%|   0:00:00.0| 3539.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:39:36   7498s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_17__reg/D           |
[08/27 00:39:36   7499s] |  -1.657|   -1.657|-2685.452|-2703.392|    70.81%|   0:00:00.0| 3539.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:39:36   7499s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_43__reg/D           |
[08/27 00:39:37   7500s] |  -1.636|   -1.636|-2630.162|-2648.102|    70.81%|   0:00:01.0| 3539.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:39:37   7500s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_43__reg/D           |
[08/27 00:39:37   7500s] |  -1.615|   -1.615|-2579.001|-2596.940|    70.81%|   0:00:00.0| 3539.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:39:37   7500s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_43__reg/D           |
[08/27 00:39:37   7501s] |  -1.597|   -1.597|-2528.536|-2546.476|    70.81%|   0:00:00.0| 3539.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:39:37   7501s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_43__reg/D           |
[08/27 00:39:37   7502s] |  -1.584|   -1.584|-2512.010|-2529.950|    70.82%|   0:00:00.0| 3539.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:39:37   7502s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_43__reg/D           |
[08/27 00:39:38   7503s] |  -1.569|   -1.569|-2477.414|-2495.354|    70.82%|   0:00:01.0| 3539.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:39:38   7503s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_43__reg/D           |
[08/27 00:39:38   7504s] |  -1.543|   -1.543|-2423.885|-2441.824|    70.82%|   0:00:00.0| 3539.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:39:38   7504s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_43__reg/D           |
[08/27 00:39:38   7505s] |  -1.528|   -1.528|-2392.278|-2410.217|    70.83%|   0:00:00.0| 3539.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:39:38   7505s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_43__reg/D           |
[08/27 00:39:38   7506s] |  -1.506|   -1.506|-2349.740|-2367.680|    70.85%|   0:00:00.0| 3539.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:39:38   7506s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_43__reg/D           |
[08/27 00:39:39   7507s] |  -1.459|   -1.459|-2287.044|-2304.983|    70.85%|   0:00:01.0| 3539.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:39:39   7507s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_43__reg/D           |
[08/27 00:39:39   7507s] |  -1.418|   -1.418|-2237.829|-2255.768|    70.85%|   0:00:00.0| 3539.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:39:39   7507s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_43__reg/D           |
[08/27 00:39:39   7508s] |  -1.385|   -1.385|-2182.106|-2200.046|    70.85%|   0:00:00.0| 3539.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:39:39   7508s] |        |         |         |         |          |            |        |            |         | ntroller_i.instr_i_14__reg/D                       |
[08/27 00:39:39   7510s] |  -1.364|   -1.364|-2036.017|-2053.957|    70.86%|   0:00:00.0| 3539.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:39:39   7510s] |        |         |         |         |          |            |        |            |         | ntroller_i.instr_i_14__reg/D                       |
[08/27 00:39:40   7511s] |  -1.343|   -1.343|-2005.243|-2023.182|    70.87%|   0:00:01.0| 3539.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:39:40   7511s] |        |         |         |         |          |            |        |            |         | ntroller_i.instr_i_14__reg/D                       |
[08/27 00:39:40   7513s] |  -1.334|   -1.334|-1973.414|-1991.354|    70.88%|   0:00:00.0| 3539.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:39:40   7513s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_43__reg/D           |
[08/27 00:39:40   7514s] |  -1.313|   -1.313|-1937.018|-1954.957|    70.89%|   0:00:00.0| 3539.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:39:40   7514s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_43__reg/D           |
[08/27 00:39:41   7516s] |  -1.295|   -1.295|-1881.053|-1898.993|    70.90%|   0:00:01.0| 3539.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:39:41   7516s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_43__reg/D           |
[08/27 00:39:41   7518s] |  -1.282|   -1.282|-1852.247|-1870.187|    70.92%|   0:00:00.0| 3539.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:39:41   7518s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_43__reg/D           |
[08/27 00:39:42   7520s] |  -1.263|   -1.263|-1805.111|-1823.050|    70.95%|   0:00:01.0| 3539.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:39:42   7520s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_43__reg/D           |
[08/27 00:39:43   7523s] |  -1.234|   -1.234|-1742.066|-1760.005|    70.98%|   0:00:01.0| 3596.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:39:43   7523s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_43__reg/D           |
[08/27 00:39:44   7525s] |  -1.215|   -1.215|-1714.428|-1732.368|    70.98%|   0:00:01.0| 3654.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:39:44   7525s] |        |         |         |         |          |            |        |            |         | ntroller_i.instr_i_14__reg/D                       |
[08/27 00:39:44   7527s] |  -1.176|   -1.176|-1677.403|-1695.342|    70.99%|   0:00:00.0| 3654.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:39:44   7527s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_43__reg/D           |
[08/27 00:39:45   7529s] |  -1.154|   -1.154|-1637.590|-1655.529|    71.01%|   0:00:01.0| 3654.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:39:45   7529s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_43__reg/D           |
[08/27 00:39:45   7531s] |  -1.137|   -1.137|-1589.831|-1607.770|    71.06%|   0:00:00.0| 3654.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:39:45   7531s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_43__reg/D           |
[08/27 00:39:46   7533s] |  -1.105|   -1.121|-1553.128|-1571.068|    71.07%|   0:00:01.0| 3654.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:39:46   7533s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_17__reg/D           |
[08/27 00:39:46   7535s] |  -1.080|   -1.121|-1496.936|-1514.875|    71.10%|   0:00:00.0| 3654.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:39:46   7535s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_17__reg/D           |
[08/27 00:39:47   7537s] |  -1.059|   -1.121|-1444.695|-1462.635|    71.11%|   0:00:01.0| 3654.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:39:47   7537s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_17__reg/D           |
[08/27 00:39:47   7539s] |  -1.033|   -1.121|-1376.019|-1393.958|    71.13%|   0:00:00.0| 3654.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:39:47   7539s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_17__reg/D           |
[08/27 00:39:47   7541s] |  -1.018|   -1.121|-1340.295|-1358.235|    71.14%|   0:00:00.0| 3654.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:39:47   7541s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_17__reg/D           |
[08/27 00:39:48   7544s] |  -0.997|   -1.121|-1307.888|-1325.828|    71.17%|   0:00:01.0| 3654.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:39:48   7544s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_17__reg/D           |
[08/27 00:39:49   7546s] |  -0.990|   -1.121|-1296.027|-1313.967|    71.20%|   0:00:01.0| 3654.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:39:49   7546s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_17__reg/D           |
[08/27 00:39:49   7548s] |  -0.970|   -1.121|-1259.101|-1277.041|    71.20%|   0:00:00.0| 3654.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:39:49   7548s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_17__reg/D           |
[08/27 00:39:50   7555s] |  -0.954|   -1.121|-1201.068|-1219.007|    71.26%|   0:00:01.0| 3673.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:39:50   7555s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_17__reg/D           |
[08/27 00:39:50   7555s] |  -0.908|   -1.121|-1143.130|-1161.069|    71.26%|   0:00:00.0| 3673.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:39:50   7555s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_17__reg/D           |
[08/27 00:39:50   7556s] |  -0.881|   -1.121|-1109.931|-1127.871|    71.26%|   0:00:00.0| 3673.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:39:50   7556s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_17__reg/D           |
[08/27 00:39:51   7558s] |  -0.859|   -1.121|-1045.004|-1062.944|    71.28%|   0:00:01.0| 3673.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:39:51   7558s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_17__reg/D           |
[08/27 00:39:51   7560s] |  -0.830|   -1.121|-1002.705|-1020.644|    71.28%|   0:00:00.0| 3673.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:39:51   7560s] |        |         |         |         |          |            |        |            |         | 81__reg/D                                          |
[08/27 00:39:52   7561s] |  -0.811|   -1.121| -994.503|-1012.442|    71.29%|   0:00:01.0| 3673.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i.target_reac |
[08/27 00:39:52   7561s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/27 00:39:52   7563s] |  -0.791|   -1.121| -972.563| -990.502|    71.30%|   0:00:00.0| 3673.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:39:52   7563s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_17__reg/D           |
[08/27 00:39:53   7567s] |  -0.773|   -1.121| -936.311| -954.250|    71.29%|   0:00:01.0| 3673.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:39:53   7567s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_57__reg/D           |
[08/27 00:39:53   7569s] |  -0.752|   -1.121| -921.563| -939.503|    71.31%|   0:00:00.0| 3673.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i.target_reac |
[08/27 00:39:53   7569s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/27 00:39:54   7571s] |  -0.733|   -1.121| -906.646| -924.585|    71.34%|   0:00:01.0| 3673.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i.target_reac |
[08/27 00:39:54   7571s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/27 00:39:54   7574s] |  -0.715|   -1.121| -901.270| -919.209|    71.35%|   0:00:00.0| 3673.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:39:54   7574s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_57__reg/D           |
[08/27 00:39:54   7575s] |  -0.692|   -1.121| -875.242| -893.182|    71.36%|   0:00:00.0| 3673.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:39:54   7575s] |        |         |         |         |          |            |        |            |         | ntroller_i.instr_i_24__reg/D                       |
[08/27 00:39:55   7578s] |  -0.696|   -1.121| -802.986| -820.925|    71.37%|   0:00:01.0| 3673.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:39:55   7578s] |        |         |         |         |          |            |        |            |         | ntroller_i.instr_i_25__reg/D                       |
[08/27 00:39:55   7579s] |  -0.669|   -1.121| -803.062| -821.002|    71.38%|   0:00:00.0| 3673.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:39:55   7579s] |        |         |         |         |          |            |        |            |         | 70__reg/D                                          |
[08/27 00:39:56   7584s] |  -0.638|   -1.121| -768.966| -786.905|    71.39%|   0:00:01.0| 3673.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i.target_reac |
[08/27 00:39:56   7584s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/27 00:39:58   7592s] |  -0.617|   -1.121| -739.128| -757.068|    71.42%|   0:00:02.0| 3711.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:39:58   7592s] |        |         |         |         |          |            |        |            |         | ntroller_i.instr_i_2__reg/D                        |
[08/27 00:39:59   7595s] |  -0.598|   -1.121| -711.571| -729.511|    71.42%|   0:00:01.0| 3711.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i.target_reac |
[08/27 00:39:59   7595s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/27 00:39:59   7597s] |  -0.584|   -1.121| -714.634| -732.574|    71.44%|   0:00:00.0| 3711.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:39:59   7597s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1892__reg/D                          |
[08/27 00:40:00   7599s] |  -0.573|   -1.121| -716.889| -734.829|    71.46%|   0:00:01.0| 3711.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:40:00   7599s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_33__reg/D           |
[08/27 00:40:00   7602s] |  -0.564|   -1.121| -699.933| -717.873|    71.45%|   0:00:00.0| 3711.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_lo_i.target_reac |
[08/27 00:40:00   7602s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/27 00:40:01   7604s] |  -0.547|   -1.121| -661.948| -679.887|    71.45%|   0:00:01.0| 3711.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i.target_reac |
[08/27 00:40:01   7604s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/27 00:40:01   7608s] |  -0.533|   -1.121| -648.717| -666.656|    71.49%|   0:00:00.0| 3711.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i.target_reac |
[08/27 00:40:01   7608s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/27 00:40:02   7610s] |  -0.521|   -1.121| -642.289| -660.229|    71.49%|   0:00:01.0| 3711.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:40:02   7610s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_33__reg/D           |
[08/27 00:40:03   7613s] |  -0.500|   -1.121| -627.017| -644.956|    71.52%|   0:00:01.0| 3711.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:40:03   7613s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1918__reg/D                          |
[08/27 00:40:03   7617s] |  -0.491|   -1.121| -605.898| -623.838|    71.53%|   0:00:00.0| 3711.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:40:03   7617s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_33__reg/D           |
[08/27 00:40:04   7621s] |  -0.482|   -1.121| -583.320| -601.259|    71.53%|   0:00:01.0| 3711.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:40:04   7621s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_49__reg/D           |
[08/27 00:40:05   7625s] |  -0.480|   -1.121| -582.028| -599.967|    71.53%|   0:00:01.0| 3711.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:40:05   7625s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_60__reg/D           |
[08/27 00:40:05   7626s] |  -0.476|   -1.121| -581.978| -599.917|    71.53%|   0:00:00.0| 3711.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:40:05   7626s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_42__reg/D           |
[08/27 00:40:05   7627s] |  -0.476|   -1.121| -574.364| -592.303|    71.54%|   0:00:00.0| 3711.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:40:05   7627s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_42__reg/D           |
[08/27 00:40:05   7627s] |  -0.476|   -1.121| -574.354| -592.294|    71.54%|   0:00:00.0| 3711.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:40:05   7627s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_42__reg/D           |
[08/27 00:40:07   7638s] |  -0.476|   -1.121| -530.291| -548.230|    71.72%|   0:00:02.0| 3711.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:40:07   7638s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_42__reg/D           |
[08/27 00:40:08   7642s] |  -0.476|   -1.121| -519.980| -537.920|    71.82%|   0:00:01.0| 3711.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:40:08   7642s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_42__reg/D           |
[08/27 00:40:09   7648s] |  -0.471|   -1.121| -525.279| -543.218|    71.84%|   0:00:01.0| 3711.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:40:09   7648s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_42__reg/D           |
[08/27 00:40:09   7648s] |  -0.469|   -1.121| -525.192| -543.131|    71.84%|   0:00:00.0| 3711.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:40:09   7648s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_42__reg/D           |
[08/27 00:40:10   7649s] |  -0.467|   -1.121| -525.479| -543.419|    71.84%|   0:00:01.0| 3711.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:40:10   7649s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_17__reg/D           |
[08/27 00:40:10   7651s] |  -0.467|   -1.121| -525.474| -543.413|    71.84%|   0:00:00.0| 3711.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:40:10   7651s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_17__reg/D           |
[08/27 00:40:11   7654s] |  -0.467|   -1.121| -509.108| -527.048|    71.88%|   0:00:01.0| 3711.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:40:11   7654s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_17__reg/D           |
[08/27 00:40:11   7655s] |  -0.465|   -1.121| -508.966| -526.905|    71.89%|   0:00:00.0| 3711.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:40:11   7655s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_17__reg/D           |
[08/27 00:40:11   7656s] |  -0.465|   -1.121| -508.930| -526.870|    71.90%|   0:00:00.0| 3711.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:40:11   7656s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_17__reg/D           |
[08/27 00:40:12   7658s] |  -0.465|   -1.121| -508.930| -526.870|    71.91%|   0:00:01.0| 3711.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:40:12   7658s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_17__reg/D           |
[08/27 00:40:12   7658s] +--------+---------+---------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:40:12   7658s] 
[08/27 00:40:12   7658s] *** Finish Core Optimize Step (cpu=0:03:00 real=0:00:41.0 mem=3711.2M) ***
[08/27 00:40:12   7658s] Active Path Group: mem2reg reg2mem  
[08/27 00:40:12   7658s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:40:12   7658s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/27 00:40:12   7658s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:40:12   7658s] |  -0.252|   -1.121|  -0.601| -526.870|    71.91%|   0:00:00.0| 3711.2M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:40:12   7658s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_20__reg/D                       |
[08/27 00:40:13   7659s] |   0.025|   -1.121|   0.000| -526.870|    71.91%|   0:00:01.0| 3711.2M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:40:13   7659s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_17__reg/D                       |
[08/27 00:40:13   7659s] |   0.045|   -1.121|   0.000| -526.866|    71.91%|   0:00:00.0| 3711.2M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:40:13   7659s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_20__reg/D                       |
[08/27 00:40:13   7659s] |   0.045|   -1.121|   0.000| -526.866|    71.91%|   0:00:00.0| 3711.2M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:40:13   7659s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_20__reg/D                       |
[08/27 00:40:13   7659s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:40:13   7659s] 
[08/27 00:40:13   7659s] *** Finish Core Optimize Step (cpu=0:00:01.2 real=0:00:01.0 mem=3711.2M) ***
[08/27 00:40:13   7660s] Active Path Group: in2out in2reg reg2out default 
[08/27 00:40:13   7660s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:40:13   7660s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/27 00:40:13   7660s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:40:13   7660s] |  -1.121|   -1.121| -17.939| -526.866|    71.91%|   0:00:00.0| 3711.2M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:40:13   7662s] |  -0.992|   -0.992| -17.810| -526.737|    71.92%|   0:00:00.0| 3711.2M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:40:14   7663s] |  -0.956|   -0.956| -17.774| -526.701|    71.93%|   0:00:01.0| 3711.2M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:40:14   7663s] |  -0.930|   -0.930| -17.748| -526.675|    71.92%|   0:00:00.0| 3711.2M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:40:14   7663s] |  -0.914|   -0.914| -17.732| -526.659|    71.93%|   0:00:00.0| 3711.2M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:40:14   7664s] |  -0.900|   -0.900| -17.718| -526.645|    71.92%|   0:00:00.0| 3711.2M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:40:14   7664s] |  -0.884|   -0.884| -17.702| -526.629|    71.93%|   0:00:00.0| 3711.2M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:40:14   7665s] |  -0.868|   -0.868| -17.686| -526.613|    71.93%|   0:00:00.0| 3711.2M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:40:14   7666s] |  -0.848|   -0.848| -17.666| -526.593|    71.93%|   0:00:00.0| 3711.2M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:40:15   7667s] |  -0.832|   -0.832| -17.650| -526.579|    71.93%|   0:00:01.0| 3711.2M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:40:15   7668s] |  -0.817|   -0.817| -17.635| -526.564|    71.94%|   0:00:00.0| 3711.2M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:40:15   7668s] |  -0.797|   -0.797| -17.615| -526.544|    71.94%|   0:00:00.0| 3711.2M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:40:15   7669s] |  -0.778|   -0.778| -17.596| -526.525|    71.94%|   0:00:00.0| 3711.2M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:40:15   7670s] |  -0.773|   -0.773| -17.591| -526.520|    71.94%|   0:00:00.0| 3711.2M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:40:16   7671s] |  -0.771|   -0.771| -17.589| -526.518|    71.94%|   0:00:01.0| 3711.2M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:40:16   7673s] |  -0.771|   -0.771| -17.589| -526.518|    71.97%|   0:00:00.0| 3709.2M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:40:16   7673s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:40:16   7673s] 
[08/27 00:40:16   7673s] *** Finish Core Optimize Step (cpu=0:00:13.5 real=0:00:03.0 mem=3709.2M) ***
[08/27 00:40:16   7673s] 
[08/27 00:40:16   7673s] *** Finished Optimize Step Cumulative (cpu=0:03:15 real=0:00:45.0 mem=3709.2M) ***
[08/27 00:40:16   7673s] OptDebug: End of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS -0.771 TNS -17.589; mem2reg* WNS 0.045 TNS 0.000; reg2mem* WNS 0.331 TNS 0.000; reg2reg* WNS -0.465 TNS -508.929; HEPG WNS -0.465 TNS -508.929; all paths WNS -0.771 TNS -526.518
[08/27 00:40:16   7673s] ** GigaOpt Optimizer WNS Slack -0.771 TNS Slack -526.518 Density 71.97
[08/27 00:40:16   7673s] Placement Snapshot: Density distribution:
[08/27 00:40:16   7673s] [1.00 -  +++]: 0 (0.00%)
[08/27 00:40:16   7673s] [0.95 - 1.00]: 1 (0.15%)
[08/27 00:40:16   7673s] [0.90 - 0.95]: 1 (0.15%)
[08/27 00:40:16   7673s] [0.85 - 0.90]: 0 (0.00%)
[08/27 00:40:16   7673s] [0.80 - 0.85]: 8 (1.22%)
[08/27 00:40:16   7673s] [0.75 - 0.80]: 8 (1.22%)
[08/27 00:40:16   7673s] [0.70 - 0.75]: 6 (0.91%)
[08/27 00:40:16   7673s] [0.65 - 0.70]: 17 (2.58%)
[08/27 00:40:16   7673s] [0.60 - 0.65]: 9 (1.37%)
[08/27 00:40:16   7673s] [0.55 - 0.60]: 15 (2.28%)
[08/27 00:40:16   7673s] [0.50 - 0.55]: 25 (3.80%)
[08/27 00:40:16   7673s] [0.45 - 0.50]: 32 (4.86%)
[08/27 00:40:16   7673s] [0.40 - 0.45]: 28 (4.26%)
[08/27 00:40:16   7673s] [0.35 - 0.40]: 46 (6.99%)
[08/27 00:40:16   7673s] [0.30 - 0.35]: 68 (10.33%)
[08/27 00:40:16   7673s] [0.25 - 0.30]: 100 (15.20%)
[08/27 00:40:16   7673s] [0.20 - 0.25]: 109 (16.57%)
[08/27 00:40:16   7673s] [0.15 - 0.20]: 105 (15.96%)
[08/27 00:40:16   7673s] [0.10 - 0.15]: 61 (9.27%)
[08/27 00:40:16   7673s] [0.05 - 0.10]: 17 (2.58%)
[08/27 00:40:16   7673s] [0.00 - 0.05]: 2 (0.30%)
[08/27 00:40:16   7673s] Begin: Area Reclaim Optimization
[08/27 00:40:16   7673s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:07:53.6/0:33:13.5 (3.8), mem = 3709.2M
[08/27 00:40:17   7674s] Reclaim Optimization WNS Slack -0.771  TNS Slack -526.518 Density 71.97
[08/27 00:40:17   7674s] +----------+---------+--------+--------+------------+--------+
[08/27 00:40:17   7674s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[08/27 00:40:17   7674s] +----------+---------+--------+--------+------------+--------+
[08/27 00:40:17   7674s] |    71.97%|        -|  -0.771|-526.518|   0:00:00.0| 3709.2M|
[08/27 00:40:17   7674s] #optDebug: <stH: 3.7800 MiSeL: 84.8240>
[08/27 00:40:21   7689s] |    71.36%|      639|  -0.769|-460.487|   0:00:04.0| 3709.2M|
[08/27 00:40:30   7720s] |    70.94%|     1297|  -0.769|-572.131|   0:00:09.0| 3709.2M|
[08/27 00:40:30   7720s] |    70.94%|        5|  -0.769|-572.130|   0:00:00.0| 3709.2M|
[08/27 00:40:30   7720s] |    70.94%|        0|  -0.769|-572.130|   0:00:00.0| 3709.2M|
[08/27 00:40:30   7720s] +----------+---------+--------+--------+------------+--------+
[08/27 00:40:30   7720s] Reclaim Optimization End WNS Slack -0.769  TNS Slack -572.130 Density 70.94
[08/27 00:40:30   7720s] 
[08/27 00:40:30   7720s] ** Summary: Restruct = 0 Buffer Deletion = 575 Declone = 73 Resize = 935 **
[08/27 00:40:30   7720s] --------------------------------------------------------------
[08/27 00:40:30   7720s] |                                   | Total     | Sequential |
[08/27 00:40:30   7720s] --------------------------------------------------------------
[08/27 00:40:30   7720s] | Num insts resized                 |     930  |      22    |
[08/27 00:40:30   7720s] | Num insts undone                  |     367  |       0    |
[08/27 00:40:30   7720s] | Num insts Downsized               |     930  |      22    |
[08/27 00:40:30   7720s] | Num insts Samesized               |       0  |       0    |
[08/27 00:40:30   7720s] | Num insts Upsized                 |       0  |       0    |
[08/27 00:40:30   7720s] | Num multiple commits+uncommits    |       5  |       -    |
[08/27 00:40:30   7720s] --------------------------------------------------------------
[08/27 00:40:30   7720s] End: Core Area Reclaim Optimization (cpu = 0:00:47.4) (real = 0:00:14.0) **
[08/27 00:40:30   7720s] *** AreaOpt [finish] : cpu/real = 0:00:47.4/0:00:14.0 (3.4), totSession cpu/real = 2:08:41.0/0:33:27.5 (3.8), mem = 3709.2M
[08/27 00:40:30   7720s] 
[08/27 00:40:30   7720s] =============================================================================================
[08/27 00:40:30   7720s]  Step TAT Report for AreaOpt #6
[08/27 00:40:30   7720s] =============================================================================================
[08/27 00:40:30   7720s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/27 00:40:30   7720s] ---------------------------------------------------------------------------------------------
[08/27 00:40:30   7720s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.6 % )     0:00:00.2 /  0:00:00.2    1.0
[08/27 00:40:30   7720s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 00:40:30   7720s] [ OptSingleIteration     ]      4   0:00:00.4  (   2.5 % )     0:00:12.9 /  0:00:46.3    3.6
[08/27 00:40:30   7720s] [ OptGetWeight           ]    620   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[08/27 00:40:30   7720s] [ OptEval                ]    620   0:00:01.9  (  13.2 % )     0:00:01.9 /  0:00:10.6    5.7
[08/27 00:40:30   7720s] [ OptCommit              ]    620   0:00:00.6  (   4.0 % )     0:00:00.6 /  0:00:00.6    1.0
[08/27 00:40:30   7720s] [ IncrTimingUpdate       ]    321   0:00:08.9  (  63.4 % )     0:00:08.9 /  0:00:31.1    3.5
[08/27 00:40:30   7720s] [ PostCommitDelayCalc    ]    689   0:00:01.2  (   8.4 % )     0:00:01.2 /  0:00:03.6    3.0
[08/27 00:40:30   7720s] [ MISC                   ]          0:00:00.9  (   6.6 % )     0:00:00.9 /  0:00:00.9    1.0
[08/27 00:40:30   7720s] ---------------------------------------------------------------------------------------------
[08/27 00:40:30   7720s]  AreaOpt #6 TOTAL                   0:00:14.0  ( 100.0 % )     0:00:14.0 /  0:00:47.4    3.4
[08/27 00:40:30   7720s] ---------------------------------------------------------------------------------------------
[08/27 00:40:30   7720s] 
[08/27 00:40:30   7720s] End: Area Reclaim Optimization (cpu=0:00:47, real=0:00:14, mem=3567.22M, totSessionCpu=2:08:41).
[08/27 00:40:30   7720s] Placement Snapshot: Density distribution:
[08/27 00:40:30   7720s] [1.00 -  +++]: 0 (0.00%)
[08/27 00:40:30   7720s] [0.95 - 1.00]: 1 (0.15%)
[08/27 00:40:30   7720s] [0.90 - 0.95]: 1 (0.15%)
[08/27 00:40:30   7720s] [0.85 - 0.90]: 1 (0.15%)
[08/27 00:40:30   7720s] [0.80 - 0.85]: 8 (1.22%)
[08/27 00:40:30   7720s] [0.75 - 0.80]: 7 (1.06%)
[08/27 00:40:30   7720s] [0.70 - 0.75]: 8 (1.22%)
[08/27 00:40:30   7720s] [0.65 - 0.70]: 18 (2.74%)
[08/27 00:40:30   7720s] [0.60 - 0.65]: 11 (1.67%)
[08/27 00:40:30   7720s] [0.55 - 0.60]: 19 (2.89%)
[08/27 00:40:30   7720s] [0.50 - 0.55]: 25 (3.80%)
[08/27 00:40:30   7720s] [0.45 - 0.50]: 29 (4.41%)
[08/27 00:40:30   7720s] [0.40 - 0.45]: 32 (4.86%)
[08/27 00:40:30   7720s] [0.35 - 0.40]: 49 (7.45%)
[08/27 00:40:30   7720s] [0.30 - 0.35]: 70 (10.64%)
[08/27 00:40:30   7720s] [0.25 - 0.30]: 97 (14.74%)
[08/27 00:40:30   7720s] [0.20 - 0.25]: 115 (17.48%)
[08/27 00:40:30   7720s] [0.15 - 0.20]: 100 (15.20%)
[08/27 00:40:30   7720s] [0.10 - 0.15]: 56 (8.51%)
[08/27 00:40:30   7720s] [0.05 - 0.10]: 9 (1.37%)
[08/27 00:40:30   7720s] [0.00 - 0.05]: 2 (0.30%)
[08/27 00:40:30   7721s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.3813761.9
[08/27 00:40:30   7721s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3567.2M
[08/27 00:40:30   7721s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3567.2M
[08/27 00:40:30   7721s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3567.2M
[08/27 00:40:30   7721s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.059, REAL:0.060, MEM:3567.2M
[08/27 00:40:30   7721s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.116, REAL:0.117, MEM:3567.2M
[08/27 00:40:30   7721s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.116, REAL:0.117, MEM:3567.2M
[08/27 00:40:30   7721s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3813761.21
[08/27 00:40:30   7721s] OPERPROF: Starting RefinePlace at level 1, MEM:3567.2M
[08/27 00:40:30   7721s] *** Starting refinePlace (2:08:41 mem=3567.2M) ***
[08/27 00:40:30   7721s] Total net bbox length = 1.389e+06 (7.093e+05 6.798e+05) (ext = 4.397e+04)
[08/27 00:40:31   7721s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 00:40:31   7721s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 00:40:31   7721s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:3567.2M
[08/27 00:40:31   7721s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3567.2M
[08/27 00:40:31   7721s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.021, REAL:0.021, MEM:3567.2M
[08/27 00:40:31   7721s] default core: bins with density > 0.750 = 42.73 % ( 335 / 784 )
[08/27 00:40:31   7721s] Density distribution unevenness ratio = 10.407%
[08/27 00:40:31   7721s] RPlace IncrNP: Rollback Lev = -3
[08/27 00:40:31   7721s] RPlace: Density =1.065823, incremental np is triggered.
[08/27 00:40:31   7721s] OPERPROF:     Starting spMPad at level 3, MEM:3567.2M
[08/27 00:40:31   7721s] OPERPROF:       Starting spContextMPad at level 4, MEM:3567.2M
[08/27 00:40:31   7721s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:3567.2M
[08/27 00:40:31   7721s] OPERPROF:     Finished spMPad at level 3, CPU:0.010, REAL:0.010, MEM:3567.2M
[08/27 00:40:31   7721s] nrCritNet: 2.00% ( 888 / 44492 ) cutoffSlk: -520.6ps stdDelay: 38.4ps
[08/27 00:40:31   7721s] incrNP running in 8 threads.
[08/27 00:40:31   7721s] OPERPROF:     Starting npMain at level 3, MEM:3567.2M
[08/27 00:40:31   7721s] incrNP th 1.000, 0.100
[08/27 00:40:31   7722s] limitMaxMove -1, priorityInstMaxMove 7
[08/27 00:40:31   7722s] SP #FI/SF FL/PI 0/38105 856/42
[08/27 00:40:31   7722s] OPERPROF:       Starting npPlace at level 4, MEM:3698.1M
[08/27 00:40:31   7722s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[08/27 00:40:31   7722s] No instances found in the vector
[08/27 00:40:31   7722s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3606.1M, DRC: 0)
[08/27 00:40:31   7722s] 0 (out of 0) MH cells were successfully legalized.
[08/27 00:40:31   7723s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[08/27 00:40:31   7723s] No instances found in the vector
[08/27 00:40:31   7723s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3832.5M, DRC: 0)
[08/27 00:40:31   7723s] 0 (out of 0) MH cells were successfully legalized.
[08/27 00:40:32   7723s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[08/27 00:40:32   7723s] No instances found in the vector
[08/27 00:40:32   7723s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3832.5M, DRC: 0)
[08/27 00:40:32   7723s] 0 (out of 0) MH cells were successfully legalized.
[08/27 00:40:32   7724s] OPERPROF:       Finished npPlace at level 4, CPU:2.198, REAL:0.916, MEM:3736.5M
[08/27 00:40:32   7724s] OPERPROF:     Finished npMain at level 3, CPU:2.719, REAL:1.211, MEM:3608.5M
[08/27 00:40:32   7724s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3608.5M
[08/27 00:40:32   7724s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.018, REAL:0.018, MEM:3608.5M
[08/27 00:40:32   7724s] default core: bins with density > 0.750 = 43.49 % ( 341 / 784 )
[08/27 00:40:32   7724s] Density distribution unevenness ratio = 10.355%
[08/27 00:40:32   7724s] RPlace postIncrNP: Density = 1.065823 -> 0.988462.
[08/27 00:40:32   7724s] RPlace postIncrNP Info: Density distribution changes:
[08/27 00:40:32   7724s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[08/27 00:40:32   7724s] [1.05 - 1.10] :	 1 (0.13%) -> 0 (0.00%)
[08/27 00:40:32   7724s] [1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[08/27 00:40:32   7724s] [0.95 - 1.00] :	 10 (1.28%) -> 10 (1.28%)
[08/27 00:40:32   7724s] [0.90 - 0.95] :	 39 (4.97%) -> 38 (4.85%)
[08/27 00:40:32   7724s] [0.85 - 0.90] :	 101 (12.88%) -> 99 (12.63%)
[08/27 00:40:32   7724s] [0.80 - 0.85] :	 106 (13.52%) -> 107 (13.65%)
[08/27 00:40:32   7724s] [CPU] RefinePlace/IncrNP (cpu=0:00:03.1, real=0:00:01.0, mem=3608.5MB) @(2:08:41 - 2:08:45).
[08/27 00:40:32   7724s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:3.093, REAL:1.588, MEM:3608.5M
[08/27 00:40:32   7724s] Move report: incrNP moves 878 insts, mean move: 10.40 um, max move: 74.94 um
[08/27 00:40:32   7724s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_RC_10526_0): (1123.20, 768.00) --> (1171.68, 794.46)
[08/27 00:40:32   7724s] Move report: Timing Driven Placement moves 878 insts, mean move: 10.40 um, max move: 74.94 um
[08/27 00:40:32   7724s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_RC_10526_0): (1123.20, 768.00) --> (1171.68, 794.46)
[08/27 00:40:32   7724s] 	Runtime: CPU: 0:00:03.1 REAL: 0:00:01.0 MEM: 3608.5MB
[08/27 00:40:32   7724s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3608.5M
[08/27 00:40:32   7724s] Starting refinePlace ...
[08/27 00:40:32   7724s] ** Cut row section cpu time 0:00:00.0.
[08/27 00:40:32   7724s]    Spread Effort: high, pre-route mode, useDDP on.
[08/27 00:40:32   7725s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.8, real=0:00:00.0, mem=3608.5MB) @(2:08:45 - 2:08:45).
[08/27 00:40:32   7725s] Move report: preRPlace moves 5669 insts, mean move: 2.63 um, max move: 34.02 um
[08/27 00:40:32   7725s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_OCPC7058_FE_RN_2336_0): (1144.80, 866.28) --> (1114.56, 870.06)
[08/27 00:40:32   7725s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_inv_4
[08/27 00:40:33   7725s] Move report: Detail placement moves 5669 insts, mean move: 2.63 um, max move: 34.02 um
[08/27 00:40:33   7725s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_OCPC7058_FE_RN_2336_0): (1144.80, 866.28) --> (1114.56, 870.06)
[08/27 00:40:33   7725s] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 3608.5MB
[08/27 00:40:33   7725s] Statistics of distance of Instance movement in refine placement:
[08/27 00:40:33   7725s]   maximum (X+Y) =        73.02 um
[08/27 00:40:33   7725s]   inst (i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_RC_10526_0) with max move: (1123.2, 768) -> (1169.76, 794.46)
[08/27 00:40:33   7725s]   mean    (X+Y) =         3.84 um
[08/27 00:40:33   7725s] Total instances flipped for legalization: 15
[08/27 00:40:33   7725s] Summary Report:
[08/27 00:40:33   7725s] Instances move: 6092 (out of 39003 movable)
[08/27 00:40:33   7725s] Instances flipped: 15
[08/27 00:40:33   7725s] Mean displacement: 3.84 um
[08/27 00:40:33   7725s] Max displacement: 73.02 um (Instance: i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_RC_10526_0) (1123.2, 768) -> (1169.76, 794.46)
[08/27 00:40:33   7725s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_inv_2
[08/27 00:40:33   7725s] Total instances moved : 6092
[08/27 00:40:33   7725s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.883, REAL:0.374, MEM:3608.5M
[08/27 00:40:33   7725s] Total net bbox length = 1.399e+06 (7.185e+05 6.806e+05) (ext = 4.397e+04)
[08/27 00:40:33   7725s] Runtime: CPU: 0:00:04.1 REAL: 0:00:03.0 MEM: 3608.5MB
[08/27 00:40:33   7725s] [CPU] RefinePlace/total (cpu=0:00:04.1, real=0:00:03.0, mem=3608.5MB) @(2:08:41 - 2:08:45).
[08/27 00:40:33   7725s] *** Finished refinePlace (2:08:45 mem=3608.5M) ***
[08/27 00:40:33   7725s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3813761.21
[08/27 00:40:33   7725s] OPERPROF: Finished RefinePlace at level 1, CPU:4.113, REAL:2.101, MEM:3608.5M
[08/27 00:40:33   7725s] *** maximum move = 73.02 um ***
[08/27 00:40:33   7725s] *** Finished re-routing un-routed nets (3608.5M) ***
[08/27 00:40:33   7726s] TotalInstCnt at stopUpdate before init: 39,003
[08/27 00:40:33   7726s] OPERPROF: Starting DPlace-Init at level 1, MEM:3608.5M
[08/27 00:40:33   7726s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 00:40:33   7726s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3608.5M
[08/27 00:40:33   7726s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:40:33   7726s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.029, REAL:0.030, MEM:3608.5M
[08/27 00:40:33   7726s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3608.5MB).
[08/27 00:40:33   7726s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.083, REAL:0.084, MEM:3608.5M
[08/27 00:40:33   7726s] TotalInstCnt at stopUpdate after init: 39,003
[08/27 00:40:33   7726s] 
[08/27 00:40:33   7726s] *** Finish Physical Update (cpu=0:00:05.7 real=0:00:03.0 mem=3608.5M) ***
[08/27 00:40:33   7726s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.3813761.9
[08/27 00:40:34   7727s] ** GigaOpt Optimizer WNS Slack -0.769 TNS Slack -573.643 Density 70.94
[08/27 00:40:34   7727s] Skipped Place ECO bump recovery (WNS opt)
[08/27 00:40:34   7727s] Optimizer WNS Pass 1
[08/27 00:40:34   7727s] OptDebug: Start of Optimizer WNS Pass 1: in2out in2reg reg2out default* WNS -0.769 TNS -17.587; mem2reg* WNS -0.001 TNS -0.001; reg2mem* WNS 0.285 TNS 0.000; reg2reg* WNS -0.573 TNS -556.056; HEPG WNS -0.573 TNS -556.056; all paths WNS -0.769 TNS -573.643
[08/27 00:40:34   7727s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[08/27 00:40:34   7727s] Info: End MT loop @oiCellDelayCachingJob.
[08/27 00:40:34   7727s] Active Path Group: mem2reg reg2mem reg2reg  
[08/27 00:40:34   7727s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:40:34   7727s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/27 00:40:34   7727s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:40:34   7727s] |  -0.573|   -0.769|-556.056| -573.643|    70.94%|   0:00:00.0| 3608.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:40:34   7727s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_17__reg/D           |
[08/27 00:40:35   7729s] |  -0.514|   -0.769|-527.253| -544.841|    70.94%|   0:00:01.0| 3608.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:40:35   7729s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_17__reg/D           |
[08/27 00:40:35   7732s] |  -0.503|   -0.769|-520.114| -537.701|    70.95%|   0:00:00.0| 3646.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:40:35   7732s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_17__reg/D           |
[08/27 00:40:36   7734s] |  -0.488|   -0.769|-497.247| -514.835|    70.95%|   0:00:01.0| 3646.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:40:36   7734s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_17__reg/D           |
[08/27 00:40:36   7736s] |  -0.463|   -0.769|-449.888| -467.475|    70.95%|   0:00:00.0| 3646.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:40:36   7736s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_17__reg/D           |
[08/27 00:40:37   7738s] |  -0.443|   -0.769|-449.389| -466.977|    70.95%|   0:00:01.0| 3646.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i.target_reac |
[08/27 00:40:37   7738s] |        |         |        |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/27 00:40:37   7740s] |  -0.423|   -0.769|-418.248| -435.835|    70.95%|   0:00:00.0| 3646.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_lo_i.target_reac |
[08/27 00:40:37   7740s] |        |         |        |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/27 00:40:37   7742s] |  -0.405|   -0.769|-383.755| -401.343|    70.97%|   0:00:00.0| 3646.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_lo_i.target_reac |
[08/27 00:40:37   7742s] |        |         |        |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/27 00:40:38   7745s] |  -0.389|   -0.769|-357.632| -375.220|    70.98%|   0:00:01.0| 3646.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_lo_i.target_reac |
[08/27 00:40:38   7745s] |        |         |        |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/27 00:40:39   7749s] |  -0.387|   -0.769|-364.436| -382.023|    71.00%|   0:00:01.0| 3646.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_lo_i.target_reac |
[08/27 00:40:39   7749s] |        |         |        |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/27 00:40:39   7750s] |  -0.382|   -0.769|-345.392| -362.979|    71.00%|   0:00:00.0| 3646.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_lo_i.target_reac |
[08/27 00:40:39   7750s] |        |         |        |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/27 00:40:40   7752s] |  -0.357|   -0.769|-306.575| -324.163|    71.02%|   0:00:01.0| 3646.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:40:40   7752s] |        |         |        |         |          |            |        |            |         | 73__reg/D                                          |
[08/27 00:40:41   7757s] |  -0.344|   -0.769|-279.995| -297.582|    71.04%|   0:00:01.0| 3665.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_lo_i.target_reac |
[08/27 00:40:41   7757s] |        |         |        |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/27 00:40:43   7772s] |  -0.339|   -0.769|-272.134| -289.721|    71.06%|   0:00:02.0| 3684.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:40:43   7772s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_7__reg/D            |
[08/27 00:40:44   7776s] |  -0.329|   -0.769|-264.373| -281.960|    71.07%|   0:00:01.0| 3684.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:40:44   7776s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.err_q_0__reg/D              |
[08/27 00:40:45   7782s] |  -0.315|   -0.769|-236.829| -254.417|    71.09%|   0:00:01.0| 3684.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:40:45   7782s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_7__reg/D            |
[08/27 00:40:46   7791s] |  -0.314|   -0.782|-234.183| -251.783|    71.12%|   0:00:01.0| 3684.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:40:46   7791s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_7__reg/D            |
[08/27 00:40:48   7799s] |  -0.312|   -0.782|-229.845| -247.445|    71.15%|   0:00:02.0| 3818.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:40:48   7799s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_7__reg/D            |
[08/27 00:40:48   7803s] |  -0.311|   -0.782|-228.719| -246.319|    71.15%|   0:00:00.0| 3818.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:40:48   7803s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_7__reg/D            |
[08/27 00:40:52   7823s] |  -0.312|   -0.782|-201.806| -219.406|    71.33%|   0:00:04.0| 3818.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:40:52   7823s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_7__reg/D            |
[08/27 00:40:52   7824s] |  -0.312|   -0.782|-201.304| -218.904|    71.32%|   0:00:00.0| 3818.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:40:52   7824s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_7__reg/D            |
[08/27 00:40:53   7829s] |  -0.312|   -0.782|-201.291| -218.891|    71.43%|   0:00:01.0| 3818.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:40:53   7829s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_7__reg/D            |
[08/27 00:40:54   7831s] |  -0.312|   -0.782|-201.281| -218.881|    71.45%|   0:00:01.0| 3818.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:40:54   7831s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_7__reg/D            |
[08/27 00:40:54   7831s] |  -0.312|   -0.782|-201.281| -218.881|    71.45%|   0:00:00.0| 3818.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:40:54   7831s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_7__reg/D            |
[08/27 00:40:54   7831s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:40:54   7831s] 
[08/27 00:40:54   7831s] *** Finish Core Optimize Step (cpu=0:01:44 real=0:00:20.0 mem=3818.4M) ***
[08/27 00:40:54   7831s] Active Path Group: mem2reg reg2mem  
[08/27 00:40:54   7831s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:40:54   7831s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/27 00:40:54   7831s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:40:54   7831s] |  -0.001|   -0.782|  -0.001| -218.881|    71.45%|   0:00:00.0| 3818.4M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:40:54   7831s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_28__reg/D                       |
[08/27 00:40:54   7831s] |   0.026|   -0.782|   0.000| -218.881|    71.46%|   0:00:00.0| 3818.4M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:40:54   7831s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_17__reg/D                       |
[08/27 00:40:54   7831s] |   0.048|   -0.782|   0.000| -218.881|    71.46%|   0:00:00.0| 3818.4M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:40:54   7831s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_17__reg/D                       |
[08/27 00:40:54   7831s] |   0.048|   -0.782|   0.000| -218.881|    71.46%|   0:00:00.0| 3818.4M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:40:54   7831s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_17__reg/D                       |
[08/27 00:40:54   7831s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:40:54   7831s] 
[08/27 00:40:54   7831s] *** Finish Core Optimize Step (cpu=0:00:00.7 real=0:00:00.0 mem=3818.4M) ***
[08/27 00:40:54   7832s] Active Path Group: in2out in2reg reg2out default 
[08/27 00:40:54   7832s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:40:54   7832s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/27 00:40:54   7832s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:40:54   7832s] |  -0.782|   -0.782| -17.600| -218.881|    71.46%|   0:00:00.0| 3818.4M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:40:56   7840s] |  -0.756|   -0.756| -17.574| -218.857|    71.45%|   0:00:02.0| 3818.4M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:40:56   7840s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:40:56   7840s] 
[08/27 00:40:56   7840s] *** Finish Core Optimize Step (cpu=0:00:08.0 real=0:00:02.0 mem=3818.4M) ***
[08/27 00:40:56   7840s] 
[08/27 00:40:56   7840s] *** Finished Optimize Step Cumulative (cpu=0:01:53 real=0:00:22.0 mem=3818.4M) ***
[08/27 00:40:56   7840s] OptDebug: End of Optimizer WNS Pass 1: in2out in2reg reg2out default* WNS -0.756 TNS -17.574; mem2reg* WNS 0.048 TNS 0.000; reg2mem* WNS 0.431 TNS 0.000; reg2reg* WNS -0.312 TNS -201.282; HEPG WNS -0.312 TNS -201.282; all paths WNS -0.756 TNS -218.857
[08/27 00:40:56   7840s] ** GigaOpt Optimizer WNS Slack -0.756 TNS Slack -218.857 Density 71.45
[08/27 00:40:56   7840s] Placement Snapshot: Density distribution:
[08/27 00:40:56   7840s] [1.00 -  +++]: 0 (0.00%)
[08/27 00:40:56   7840s] [0.95 - 1.00]: 1 (0.15%)
[08/27 00:40:56   7840s] [0.90 - 0.95]: 1 (0.15%)
[08/27 00:40:56   7840s] [0.85 - 0.90]: 2 (0.30%)
[08/27 00:40:56   7840s] [0.80 - 0.85]: 7 (1.06%)
[08/27 00:40:56   7840s] [0.75 - 0.80]: 8 (1.22%)
[08/27 00:40:56   7840s] [0.70 - 0.75]: 6 (0.91%)
[08/27 00:40:56   7840s] [0.65 - 0.70]: 16 (2.43%)
[08/27 00:40:56   7840s] [0.60 - 0.65]: 13 (1.98%)
[08/27 00:40:56   7840s] [0.55 - 0.60]: 16 (2.43%)
[08/27 00:40:56   7840s] [0.50 - 0.55]: 25 (3.80%)
[08/27 00:40:56   7840s] [0.45 - 0.50]: 28 (4.26%)
[08/27 00:40:56   7840s] [0.40 - 0.45]: 29 (4.41%)
[08/27 00:40:56   7840s] [0.35 - 0.40]: 43 (6.53%)
[08/27 00:40:56   7840s] [0.30 - 0.35]: 73 (11.09%)
[08/27 00:40:56   7840s] [0.25 - 0.30]: 98 (14.89%)
[08/27 00:40:56   7840s] [0.20 - 0.25]: 115 (17.48%)
[08/27 00:40:56   7840s] [0.15 - 0.20]: 105 (15.96%)
[08/27 00:40:56   7840s] [0.10 - 0.15]: 64 (9.73%)
[08/27 00:40:56   7840s] [0.05 - 0.10]: 7 (1.06%)
[08/27 00:40:56   7840s] [0.00 - 0.05]: 1 (0.15%)
[08/27 00:40:56   7840s] Begin: Area Reclaim Optimization
[08/27 00:40:56   7840s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:10:40.1/0:33:53.1 (3.9), mem = 3818.4M
[08/27 00:40:57   7840s] Reclaim Optimization WNS Slack -0.756  TNS Slack -218.857 Density 71.45
[08/27 00:40:57   7840s] +----------+---------+--------+--------+------------+--------+
[08/27 00:40:57   7840s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[08/27 00:40:57   7840s] +----------+---------+--------+--------+------------+--------+
[08/27 00:40:57   7840s] |    71.45%|        -|  -0.756|-218.857|   0:00:00.0| 3818.4M|
[08/27 00:40:57   7841s] #optDebug: <stH: 3.7800 MiSeL: 84.8240>
[08/27 00:40:59   7850s] |    71.25%|      208|  -0.756|-200.072|   0:00:02.0| 3818.4M|
[08/27 00:41:06   7873s] |    71.10%|      707|  -0.750|-378.756|   0:00:07.0| 3818.4M|
[08/27 00:41:06   7874s] |    71.10%|        1|  -0.750|-378.756|   0:00:00.0| 3818.4M|
[08/27 00:41:06   7874s] |    71.10%|        0|  -0.750|-378.756|   0:00:00.0| 3818.4M|
[08/27 00:41:06   7874s] +----------+---------+--------+--------+------------+--------+
[08/27 00:41:06   7874s] Reclaim Optimization End WNS Slack -0.750  TNS Slack -378.756 Density 71.10
[08/27 00:41:06   7874s] 
[08/27 00:41:06   7874s] ** Summary: Restruct = 0 Buffer Deletion = 163 Declone = 51 Resize = 378 **
[08/27 00:41:06   7874s] --------------------------------------------------------------
[08/27 00:41:06   7874s] |                                   | Total     | Sequential |
[08/27 00:41:06   7874s] --------------------------------------------------------------
[08/27 00:41:06   7874s] | Num insts resized                 |     377  |       1    |
[08/27 00:41:06   7874s] | Num insts undone                  |     330  |       0    |
[08/27 00:41:06   7874s] | Num insts Downsized               |     377  |       1    |
[08/27 00:41:06   7874s] | Num insts Samesized               |       0  |       0    |
[08/27 00:41:06   7874s] | Num insts Upsized                 |       0  |       0    |
[08/27 00:41:06   7874s] | Num multiple commits+uncommits    |       1  |       -    |
[08/27 00:41:06   7874s] --------------------------------------------------------------
[08/27 00:41:06   7874s] End: Core Area Reclaim Optimization (cpu = 0:00:34.6) (real = 0:00:10.0) **
[08/27 00:41:06   7874s] *** AreaOpt [finish] : cpu/real = 0:00:34.6/0:00:10.1 (3.4), totSession cpu/real = 2:11:14.7/0:34:03.2 (3.9), mem = 3818.4M
[08/27 00:41:06   7874s] 
[08/27 00:41:06   7874s] =============================================================================================
[08/27 00:41:06   7874s]  Step TAT Report for AreaOpt #7
[08/27 00:41:06   7874s] =============================================================================================
[08/27 00:41:06   7874s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/27 00:41:06   7874s] ---------------------------------------------------------------------------------------------
[08/27 00:41:06   7874s] [ SlackTraversorInit     ]      1   0:00:00.3  (   3.1 % )     0:00:00.3 /  0:00:00.3    1.0
[08/27 00:41:06   7874s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 00:41:06   7874s] [ OptSingleIteration     ]      4   0:00:00.3  (   2.8 % )     0:00:08.7 /  0:00:33.2    3.8
[08/27 00:41:06   7874s] [ OptGetWeight           ]    534   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[08/27 00:41:06   7874s] [ OptEval                ]    534   0:00:01.6  (  15.7 % )     0:00:01.6 /  0:00:09.5    5.9
[08/27 00:41:06   7874s] [ OptCommit              ]    534   0:00:00.2  (   2.4 % )     0:00:00.2 /  0:00:00.2    0.9
[08/27 00:41:06   7874s] [ IncrTimingUpdate       ]    237   0:00:05.9  (  58.7 % )     0:00:05.9 /  0:00:21.2    3.6
[08/27 00:41:06   7874s] [ PostCommitDelayCalc    ]    603   0:00:00.6  (   6.4 % )     0:00:00.6 /  0:00:01.8    2.8
[08/27 00:41:06   7874s] [ MISC                   ]          0:00:01.1  (  10.7 % )     0:00:01.1 /  0:00:01.1    1.0
[08/27 00:41:06   7874s] ---------------------------------------------------------------------------------------------
[08/27 00:41:06   7874s]  AreaOpt #7 TOTAL                   0:00:10.1  ( 100.0 % )     0:00:10.1 /  0:00:34.6    3.4
[08/27 00:41:06   7874s] ---------------------------------------------------------------------------------------------
[08/27 00:41:06   7874s] 
[08/27 00:41:06   7874s] End: Area Reclaim Optimization (cpu=0:00:35, real=0:00:10, mem=3613.41M, totSessionCpu=2:11:15).
[08/27 00:41:06   7874s] Placement Snapshot: Density distribution:
[08/27 00:41:06   7874s] [1.00 -  +++]: 0 (0.00%)
[08/27 00:41:06   7874s] [0.95 - 1.00]: 1 (0.15%)
[08/27 00:41:06   7874s] [0.90 - 0.95]: 1 (0.15%)
[08/27 00:41:06   7874s] [0.85 - 0.90]: 2 (0.30%)
[08/27 00:41:06   7874s] [0.80 - 0.85]: 7 (1.06%)
[08/27 00:41:06   7874s] [0.75 - 0.80]: 8 (1.22%)
[08/27 00:41:06   7874s] [0.70 - 0.75]: 7 (1.06%)
[08/27 00:41:06   7874s] [0.65 - 0.70]: 19 (2.89%)
[08/27 00:41:06   7874s] [0.60 - 0.65]: 11 (1.67%)
[08/27 00:41:06   7874s] [0.55 - 0.60]: 14 (2.13%)
[08/27 00:41:06   7874s] [0.50 - 0.55]: 27 (4.10%)
[08/27 00:41:06   7874s] [0.45 - 0.50]: 29 (4.41%)
[08/27 00:41:06   7874s] [0.40 - 0.45]: 30 (4.56%)
[08/27 00:41:06   7874s] [0.35 - 0.40]: 42 (6.38%)
[08/27 00:41:06   7874s] [0.30 - 0.35]: 74 (11.25%)
[08/27 00:41:06   7874s] [0.25 - 0.30]: 102 (15.50%)
[08/27 00:41:06   7874s] [0.20 - 0.25]: 112 (17.02%)
[08/27 00:41:06   7874s] [0.15 - 0.20]: 107 (16.26%)
[08/27 00:41:06   7874s] [0.10 - 0.15]: 58 (8.81%)
[08/27 00:41:06   7874s] [0.05 - 0.10]: 6 (0.91%)
[08/27 00:41:06   7874s] [0.00 - 0.05]: 1 (0.15%)
[08/27 00:41:06   7874s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.3813761.10
[08/27 00:41:06   7874s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3613.4M
[08/27 00:41:06   7874s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3613.4M
[08/27 00:41:06   7874s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3613.4M
[08/27 00:41:06   7875s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.067, REAL:0.068, MEM:3613.4M
[08/27 00:41:06   7875s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.133, REAL:0.135, MEM:3613.4M
[08/27 00:41:06   7875s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.134, REAL:0.135, MEM:3613.4M
[08/27 00:41:06   7875s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3813761.22
[08/27 00:41:06   7875s] OPERPROF: Starting RefinePlace at level 1, MEM:3613.4M
[08/27 00:41:06   7875s] *** Starting refinePlace (2:11:15 mem=3613.4M) ***
[08/27 00:41:06   7875s] Total net bbox length = 1.404e+06 (7.209e+05 6.834e+05) (ext = 4.397e+04)
[08/27 00:41:06   7875s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 00:41:06   7875s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 00:41:06   7875s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:3613.4M
[08/27 00:41:06   7875s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3613.4M
[08/27 00:41:06   7875s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.028, REAL:0.028, MEM:3613.4M
[08/27 00:41:06   7875s] default core: bins with density > 0.750 = 44.13 % ( 346 / 784 )
[08/27 00:41:06   7875s] Density distribution unevenness ratio = 10.325%
[08/27 00:41:06   7875s] RPlace IncrNP Skipped
[08/27 00:41:06   7875s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3613.4MB) @(2:11:15 - 2:11:15).
[08/27 00:41:06   7875s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.036, REAL:0.037, MEM:3613.4M
[08/27 00:41:06   7875s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 00:41:06   7875s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3613.4MB
[08/27 00:41:06   7875s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3613.4M
[08/27 00:41:06   7875s] Starting refinePlace ...
[08/27 00:41:07   7875s] ** Cut row section cpu time 0:00:00.0.
[08/27 00:41:07   7875s]    Spread Effort: high, pre-route mode, useDDP on.
[08/27 00:41:07   7876s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.9, real=0:00:01.0, mem=3621.5MB) @(2:11:15 - 2:11:16).
[08/27 00:41:07   7876s] Move report: preRPlace moves 3562 insts, mean move: 2.91 um, max move: 27.36 um
[08/27 00:41:07   7876s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/rf_reg_163__reg): (1293.60, 783.12) --> (1266.24, 783.12)
[08/27 00:41:07   7876s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/27 00:41:07   7876s] Move report: Detail placement moves 3562 insts, mean move: 2.91 um, max move: 27.36 um
[08/27 00:41:07   7876s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/rf_reg_163__reg): (1293.60, 783.12) --> (1266.24, 783.12)
[08/27 00:41:07   7876s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 3621.5MB
[08/27 00:41:07   7876s] Statistics of distance of Instance movement in refine placement:
[08/27 00:41:07   7876s]   maximum (X+Y) =        27.36 um
[08/27 00:41:07   7876s]   inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/rf_reg_163__reg) with max move: (1293.6, 783.12) -> (1266.24, 783.12)
[08/27 00:41:07   7876s]   mean    (X+Y) =         2.91 um
[08/27 00:41:07   7876s] Summary Report:
[08/27 00:41:07   7876s] Instances move: 3562 (out of 39189 movable)
[08/27 00:41:07   7876s] Instances flipped: 0
[08/27 00:41:07   7876s] Mean displacement: 2.91 um
[08/27 00:41:07   7876s] Max displacement: 27.36 um (Instance: i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/rf_reg_163__reg) (1293.6, 783.12) -> (1266.24, 783.12)
[08/27 00:41:07   7876s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/27 00:41:07   7876s] Total instances moved : 3562
[08/27 00:41:07   7876s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.966, REAL:0.412, MEM:3621.5M
[08/27 00:41:07   7876s] Total net bbox length = 1.413e+06 (7.286e+05 6.840e+05) (ext = 4.397e+04)
[08/27 00:41:07   7876s] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 3621.5MB
[08/27 00:41:07   7876s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=3621.5MB) @(2:11:15 - 2:11:16).
[08/27 00:41:07   7876s] *** Finished refinePlace (2:11:16 mem=3621.5M) ***
[08/27 00:41:07   7876s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3813761.22
[08/27 00:41:07   7876s] OPERPROF: Finished RefinePlace at level 1, CPU:1.158, REAL:0.606, MEM:3621.5M
[08/27 00:41:07   7876s] *** maximum move = 27.36 um ***
[08/27 00:41:07   7876s] *** Finished re-routing un-routed nets (3621.5M) ***
[08/27 00:41:07   7876s] TotalInstCnt at stopUpdate before init: 39,189
[08/27 00:41:07   7876s] OPERPROF: Starting DPlace-Init at level 1, MEM:3621.5M
[08/27 00:41:07   7876s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 00:41:07   7876s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3621.5M
[08/27 00:41:07   7876s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:41:07   7876s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.027, REAL:0.027, MEM:3621.5M
[08/27 00:41:07   7876s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3621.5MB).
[08/27 00:41:07   7876s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.077, REAL:0.077, MEM:3621.5M
[08/27 00:41:08   7877s] TotalInstCnt at stopUpdate after init: 39,189
[08/27 00:41:08   7877s] 
[08/27 00:41:08   7877s] *** Finish Physical Update (cpu=0:00:02.4 real=0:00:02.0 mem=3621.5M) ***
[08/27 00:41:08   7877s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.3813761.10
[08/27 00:41:08   7877s] ** GigaOpt Optimizer WNS Slack -0.750 TNS Slack -378.804 Density 71.10
[08/27 00:41:08   7877s] Skipped Place ECO bump recovery (WNS opt)
[08/27 00:41:08   7877s] Optimizer WNS Pass 2
[08/27 00:41:08   7877s] OptDebug: Start of Optimizer WNS Pass 2: in2out in2reg reg2out default* WNS -0.750 TNS -17.568; mem2reg* WNS 0.018 TNS 0.000; reg2mem* WNS 0.347 TNS 0.000; reg2reg* WNS -0.389 TNS -361.236; HEPG WNS -0.389 TNS -361.236; all paths WNS -0.750 TNS -378.804
[08/27 00:41:08   7877s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[08/27 00:41:08   7877s] Info: End MT loop @oiCellDelayCachingJob.
[08/27 00:41:08   7877s] Active Path Group: mem2reg reg2mem reg2reg  
[08/27 00:41:08   7877s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:41:08   7877s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/27 00:41:08   7877s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:41:08   7877s] |  -0.389|   -0.750|-361.236| -378.804|    71.10%|   0:00:00.0| 3621.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:41:08   7877s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_7__reg/D            |
[08/27 00:41:09   7878s] |  -0.343|   -0.750|-266.081| -283.649|    71.10%|   0:00:01.0| 3621.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:41:09   7878s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_7__reg/D            |
[08/27 00:41:09   7880s] |  -0.313|   -0.750|-206.070| -223.637|    71.10%|   0:00:00.0| 3621.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:41:09   7880s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_7__reg/D            |
[08/27 00:41:09   7881s] |  -0.295|   -0.750|-172.601| -190.169|    71.10%|   0:00:00.0| 3621.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:41:09   7881s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_7__reg/D            |
[08/27 00:41:10   7886s] |  -0.280|   -0.750|-146.091| -163.659|    71.11%|   0:00:01.0| 3640.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:41:10   7886s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_7__reg/D            |
[08/27 00:41:13   7908s] |  -0.269|   -0.750|-134.151| -151.719|    71.12%|   0:00:03.0| 3752.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:41:13   7908s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_39__reg/D           |
[08/27 00:41:16   7923s] |  -0.260|   -0.750|-131.138| -148.705|    71.12%|   0:00:03.0| 3855.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:41:16   7923s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_39__reg/D           |
[08/27 00:41:16   7926s] |  -0.260|   -0.750|-130.984| -148.552|    71.12%|   0:00:00.0| 3855.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:41:16   7926s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_39__reg/D           |
[08/27 00:41:16   7926s] |  -0.260|   -0.750|-130.625| -148.193|    71.12%|   0:00:00.0| 3855.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:41:16   7926s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_39__reg/D           |
[08/27 00:41:21   7960s] |  -0.260|   -0.827|-128.363| -146.009|    71.16%|   0:00:05.0| 3855.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:41:21   7960s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_39__reg/D           |
[08/27 00:41:24   7974s] |  -0.261|   -0.828|-129.398| -147.043|    71.19%|   0:00:03.0| 3855.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:41:24   7974s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_39__reg/D           |
[08/27 00:41:24   7974s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:41:24   7974s] 
[08/27 00:41:24   7974s] *** Finish Core Optimize Step (cpu=0:01:37 real=0:00:16.0 mem=3855.4M) ***
[08/27 00:41:24   7974s] Active Path Group: mem2reg reg2mem  
[08/27 00:41:24   7974s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:41:24   7974s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/27 00:41:24   7974s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:41:24   7974s] |   0.026|   -0.828|   0.000| -147.043|    71.19%|   0:00:00.0| 3855.4M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:41:24   7974s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_17__reg/D                       |
[08/27 00:41:24   7974s] |   0.048|   -0.827|   0.000| -147.043|    71.19%|   0:00:00.0| 3855.4M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:41:24   7974s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_17__reg/D                       |
[08/27 00:41:24   7974s] |   0.048|   -0.828|   0.000| -147.043|    71.19%|   0:00:00.0| 3855.4M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:41:24   7974s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_17__reg/D                       |
[08/27 00:41:24   7974s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:41:24   7974s] 
[08/27 00:41:24   7974s] *** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=3855.4M) ***
[08/27 00:41:24   7974s] Active Path Group: in2out in2reg reg2out default 
[08/27 00:41:24   7975s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:41:25   7975s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/27 00:41:25   7975s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:41:25   7975s] |  -0.828|   -0.828| -17.645| -147.043|    71.19%|   0:00:01.0| 3855.4M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:41:26   7982s] |  -0.749|   -0.749| -17.567| -146.965|    71.20%|   0:00:01.0| 3855.4M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:41:26   7982s] |  -0.749|   -0.749| -17.567| -146.965|    71.20%|   0:00:00.0| 3855.4M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:41:26   7982s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:41:26   7982s] 
[08/27 00:41:26   7982s] *** Finish Core Optimize Step (cpu=0:00:07.7 real=0:00:02.0 mem=3855.4M) ***
[08/27 00:41:26   7982s] 
[08/27 00:41:26   7982s] *** Finished Optimize Step Cumulative (cpu=0:01:45 real=0:00:18.0 mem=3855.4M) ***
[08/27 00:41:26   7982s] OptDebug: End of Optimizer WNS Pass 2: in2out in2reg reg2out default* WNS -0.749 TNS -17.567; mem2reg* WNS 0.048 TNS 0.000; reg2mem* WNS 0.464 TNS 0.000; reg2reg* WNS -0.261 TNS -129.397; HEPG WNS -0.261 TNS -129.397; all paths WNS -0.749 TNS -146.965
[08/27 00:41:26   7982s] ** GigaOpt Optimizer WNS Slack -0.749 TNS Slack -146.965 Density 71.20
[08/27 00:41:26   7982s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.3813761.11
[08/27 00:41:26   7982s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3855.4M
[08/27 00:41:26   7982s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3855.4M
[08/27 00:41:26   7982s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3855.4M
[08/27 00:41:26   7982s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.053, REAL:0.053, MEM:3855.4M
[08/27 00:41:26   7983s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.104, REAL:0.105, MEM:3855.4M
[08/27 00:41:26   7983s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.105, REAL:0.105, MEM:3855.4M
[08/27 00:41:26   7983s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3813761.23
[08/27 00:41:26   7983s] OPERPROF: Starting RefinePlace at level 1, MEM:3855.4M
[08/27 00:41:26   7983s] *** Starting refinePlace (2:13:03 mem=3855.4M) ***
[08/27 00:41:26   7983s] Total net bbox length = 1.415e+06 (7.298e+05 6.855e+05) (ext = 4.397e+04)
[08/27 00:41:26   7983s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 00:41:26   7983s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 00:41:26   7983s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:3855.4M
[08/27 00:41:26   7983s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3855.4M
[08/27 00:41:26   7983s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.019, REAL:0.019, MEM:3855.4M
[08/27 00:41:26   7983s] default core: bins with density > 0.750 = 44.52 % ( 349 / 784 )
[08/27 00:41:26   7983s] Density distribution unevenness ratio = 10.297%
[08/27 00:41:26   7983s] RPlace IncrNP Skipped
[08/27 00:41:26   7983s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3855.4MB) @(2:13:03 - 2:13:03).
[08/27 00:41:26   7983s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.025, REAL:0.025, MEM:3855.4M
[08/27 00:41:26   7983s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 00:41:26   7983s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3855.4MB
[08/27 00:41:26   7983s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3855.4M
[08/27 00:41:26   7983s] Starting refinePlace ...
[08/27 00:41:27   7983s] ** Cut row section cpu time 0:00:00.0.
[08/27 00:41:27   7983s]    Spread Effort: high, pre-route mode, useDDP on.
[08/27 00:41:27   7983s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.8, real=0:00:01.0, mem=3855.4MB) @(2:13:03 - 2:13:04).
[08/27 00:41:27   7983s] Move report: preRPlace moves 2568 insts, mean move: 2.93 um, max move: 25.92 um
[08/27 00:41:27   7983s] 	Max move on inst (i_croc_soc/i_croc/i_uart/_06705_): (754.56, 1293.42) --> (728.64, 1293.42)
[08/27 00:41:27   7983s] 	Length: 10 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_mux2_1
[08/27 00:41:27   7983s] Move report: Detail placement moves 2568 insts, mean move: 2.93 um, max move: 25.92 um
[08/27 00:41:27   7983s] 	Max move on inst (i_croc_soc/i_croc/i_uart/_06705_): (754.56, 1293.42) --> (728.64, 1293.42)
[08/27 00:41:27   7983s] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 3855.4MB
[08/27 00:41:27   7983s] Statistics of distance of Instance movement in refine placement:
[08/27 00:41:27   7983s]   maximum (X+Y) =        25.92 um
[08/27 00:41:27   7983s]   inst (i_croc_soc/i_croc/i_uart/_06705_) with max move: (754.56, 1293.42) -> (728.64, 1293.42)
[08/27 00:41:27   7983s]   mean    (X+Y) =         2.93 um
[08/27 00:41:27   7983s] Summary Report:
[08/27 00:41:27   7983s] Instances move: 2568 (out of 39267 movable)
[08/27 00:41:27   7983s] Instances flipped: 0
[08/27 00:41:27   7983s] Mean displacement: 2.93 um
[08/27 00:41:27   7983s] Max displacement: 25.92 um (Instance: i_croc_soc/i_croc/i_uart/_06705_) (754.56, 1293.42) -> (728.64, 1293.42)
[08/27 00:41:27   7983s] 	Length: 10 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_mux2_1
[08/27 00:41:27   7983s] Total instances moved : 2568
[08/27 00:41:27   7983s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.862, REAL:0.339, MEM:3855.4M
[08/27 00:41:27   7984s] Total net bbox length = 1.422e+06 (7.357e+05 6.860e+05) (ext = 4.397e+04)
[08/27 00:41:27   7984s] Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 3855.4MB
[08/27 00:41:27   7984s] [CPU] RefinePlace/total (cpu=0:00:01.0, real=0:00:01.0, mem=3855.4MB) @(2:13:03 - 2:13:04).
[08/27 00:41:27   7984s] *** Finished refinePlace (2:13:04 mem=3855.4M) ***
[08/27 00:41:27   7984s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3813761.23
[08/27 00:41:27   7984s] OPERPROF: Finished RefinePlace at level 1, CPU:1.006, REAL:0.483, MEM:3855.4M
[08/27 00:41:27   7984s] *** maximum move = 25.92 um ***
[08/27 00:41:27   7984s] *** Finished re-routing un-routed nets (3855.4M) ***
[08/27 00:41:27   7984s] TotalInstCnt at stopUpdate before init: 39,267
[08/27 00:41:27   7984s] OPERPROF: Starting DPlace-Init at level 1, MEM:3855.4M
[08/27 00:41:27   7984s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 00:41:27   7984s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3855.4M
[08/27 00:41:27   7984s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:41:27   7984s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.025, REAL:0.025, MEM:3855.4M
[08/27 00:41:27   7984s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3855.4MB).
[08/27 00:41:27   7984s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.074, REAL:0.074, MEM:3855.4M
[08/27 00:41:28   7985s] TotalInstCnt at stopUpdate after init: 39,267
[08/27 00:41:28   7985s] 
[08/27 00:41:28   7985s] *** Finish Physical Update (cpu=0:00:02.4 real=0:00:02.0 mem=3855.4M) ***
[08/27 00:41:28   7985s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.3813761.11
[08/27 00:41:28   7985s] ** GigaOpt Optimizer WNS Slack -0.749 TNS Slack -150.393 Density 71.20
[08/27 00:41:28   7985s] Optimizer WNS Pass 3
[08/27 00:41:28   7985s] OptDebug: Start of Optimizer WNS Pass 3: in2out in2reg reg2out default* WNS -0.749 TNS -17.567; mem2reg* WNS 0.048 TNS 0.000; reg2mem* WNS 0.463 TNS 0.000; reg2reg* WNS -0.267 TNS -132.826; HEPG WNS -0.267 TNS -132.826; all paths WNS -0.749 TNS -150.393
[08/27 00:41:28   7985s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[08/27 00:41:28   7985s] Info: End MT loop @oiCellDelayCachingJob.
[08/27 00:41:28   7985s] Active Path Group: mem2reg reg2mem reg2reg  
[08/27 00:41:28   7985s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:41:28   7985s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/27 00:41:28   7985s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:41:28   7985s] |  -0.267|   -0.749|-132.826| -150.393|    71.20%|   0:00:00.0| 3855.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:41:28   7985s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_39__reg/D           |
[08/27 00:41:30   7993s] |  -0.263|   -0.749|-127.249| -144.816|    71.20%|   0:00:02.0| 3855.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:41:30   7993s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_39__reg/D           |
[08/27 00:41:30   7995s] |  -0.262|   -0.749|-125.724| -143.291|    71.20%|   0:00:00.0| 3855.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:41:30   7995s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_39__reg/D           |
[08/27 00:41:31   8004s] |  -0.244|   -0.749|-102.424| -119.991|    71.20%|   0:00:01.0| 3967.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:41:31   8004s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_39__reg/D           |
[08/27 00:41:34   8019s] |  -0.236|   -0.749| -92.116| -109.683|    71.21%|   0:00:03.0| 3967.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:41:34   8019s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_39__reg/D           |
[08/27 00:41:34   8022s] |  -0.227|   -0.749| -86.268| -103.836|    71.21%|   0:00:00.0| 3967.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:41:34   8022s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_39__reg/D           |
[08/27 00:41:35   8028s] |  -0.227|   -0.749| -84.535| -102.103|    71.22%|   0:00:01.0| 3967.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:41:35   8028s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_39__reg/D           |
[08/27 00:41:35   8029s] |  -0.227|   -0.749| -84.471| -102.038|    71.22%|   0:00:00.0| 3967.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:41:35   8029s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_39__reg/D           |
[08/27 00:41:40   8065s] |  -0.230|   -0.749| -66.791|  -84.359|    71.25%|   0:00:05.0| 3967.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:41:40   8065s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_39__reg/D           |
[08/27 00:41:42   8072s] |  -0.227|   -0.749| -63.922|  -81.490|    71.27%|   0:00:02.0| 3967.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:41:42   8072s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_39__reg/D           |
[08/27 00:41:42   8073s] Starting generalSmallTnsOpt
[08/27 00:41:42   8073s] |  -0.227|   -0.749| -63.918|  -81.485|    71.27%|   0:00:00.0| 3967.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:41:42   8073s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_15__reg/D                       |
[08/27 00:41:43   8074s] Ending generalSmallTnsOpt End
[08/27 00:41:43   8074s] Analyzing useful skew in preCTS mode ...
[08/27 00:41:43   8074s] skewClock is  advancing: -20.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_4__reg/CLK
[08/27 00:41:43   8074s] skewClock is  advancing: -14.6ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_29__reg/CLK
[08/27 00:41:43   8074s] skewClock is  advancing: -11.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_22__reg/CLK
[08/27 00:41:43   8074s] skewClock is  advancing: -13ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_26__reg/CLK
[08/27 00:41:43   8074s] skewClock is  advancing: -24.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_23__reg/CLK
[08/27 00:41:43   8074s] skewClock is  advancing: -15.5ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_21__reg/CLK
[08/27 00:41:43   8074s] skewClock is  advancing: -19.6ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_24__reg/CLK
[08/27 00:41:43   8074s] skewClock is  advancing: -100.1ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/rf_reg_33__reg/CLK
[08/27 00:41:43   8074s] skewClock is  advancing: -66.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/rf_reg_42__reg/CLK
[08/27 00:41:43   8074s] skewClock is  advancing: -45.5ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/rf_reg_106__reg/CLK
[08/27 00:41:43   8074s] skewClock is  advancing: -43.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/rf_reg_586__reg/CLK
[08/27 00:41:43   8074s] Finish useful skew analysis
[08/27 00:41:44   8079s] |  -0.227|   -0.749| -64.147|  -81.715|    71.28%|   0:00:02.0| 3967.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:41:44   8079s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_39__reg/D           |
[08/27 00:41:44   8079s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:41:44   8079s] 
[08/27 00:41:44   8079s] *** Finish Core Optimize Step (cpu=0:01:33 real=0:00:16.0 mem=3967.9M) ***
[08/27 00:41:44   8079s] Active Path Group: in2out in2reg reg2out default 
[08/27 00:41:44   8079s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:41:44   8079s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/27 00:41:44   8079s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:41:44   8079s] |  -0.749|   -0.749| -17.567|  -81.715|    71.28%|   0:00:00.0| 3967.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:41:45   8083s] Starting generalSmallTnsOpt
[08/27 00:41:45   8084s] Ending generalSmallTnsOpt End
[08/27 00:41:45   8084s] Analyzing useful skew in preCTS mode ...
[08/27 00:41:45   8084s] skewClock is  advancing: -17ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_0__reg/CLK
[08/27 00:41:45   8084s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file.reg2hw_169__reg/CLK
[08/27 00:41:45   8084s] skewClock is  advancing: -12.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_5__reg/CLK
[08/27 00:41:45   8084s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file.reg2hw_204__reg/CLK
[08/27 00:41:45   8084s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file.reg2hw_127__reg/CLK
[08/27 00:41:45   8084s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file.reg2hw_29__reg/CLK
[08/27 00:41:45   8084s] skewClock is  advancing: -21.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.controller_i.instr_i_24__reg/CLK
[08/27 00:41:45   8084s] skewClock is  advancing: -49.1ps, i_croc_soc/i_croc/i_timer/s_cfg_lo_reg_31__reg/CLK
[08/27 00:41:45   8084s] Finish useful skew analysis
[08/27 00:41:45   8084s] |  -0.749|   -0.749| -17.567|  -81.766|    71.28%|   0:00:01.0| 3967.9M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:41:45   8084s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:41:45   8084s] 
[08/27 00:41:45   8084s] *** Finish Core Optimize Step (cpu=0:00:05.0 real=0:00:01.0 mem=3967.9M) ***
[08/27 00:41:45   8084s] 
[08/27 00:41:45   8084s] *** Finished Optimize Step Cumulative (cpu=0:01:39 real=0:00:17.0 mem=3967.9M) ***
[08/27 00:41:45   8084s] OptDebug: End of Optimizer WNS Pass 3: in2out in2reg reg2out default* WNS -0.749 TNS -17.567; mem2reg* WNS 0.048 TNS 0.000; reg2mem* WNS 0.487 TNS 0.000; reg2reg* WNS -0.227 TNS -64.199; HEPG WNS -0.227 TNS -64.199; all paths WNS -0.749 TNS -81.766
[08/27 00:41:45   8084s] ** GigaOpt Optimizer WNS Slack -0.749 TNS Slack -81.766 Density 71.28
[08/27 00:41:45   8084s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.3813761.12
[08/27 00:41:45   8084s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3967.9M
[08/27 00:41:45   8084s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3967.9M
[08/27 00:41:45   8084s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3967.9M
[08/27 00:41:45   8084s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.053, REAL:0.053, MEM:3967.9M
[08/27 00:41:45   8084s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.105, REAL:0.106, MEM:3967.9M
[08/27 00:41:45   8084s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.105, REAL:0.106, MEM:3967.9M
[08/27 00:41:45   8084s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3813761.24
[08/27 00:41:45   8084s] OPERPROF: Starting RefinePlace at level 1, MEM:3967.9M
[08/27 00:41:45   8084s] *** Starting refinePlace (2:14:45 mem=3967.9M) ***
[08/27 00:41:45   8084s] Total net bbox length = 1.424e+06 (7.365e+05 6.872e+05) (ext = 4.397e+04)
[08/27 00:41:45   8084s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 00:41:45   8084s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 00:41:45   8084s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:3967.9M
[08/27 00:41:45   8084s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3967.9M
[08/27 00:41:45   8084s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.019, REAL:0.019, MEM:3967.9M
[08/27 00:41:45   8084s] default core: bins with density > 0.750 = 44.77 % ( 351 / 784 )
[08/27 00:41:45   8084s] Density distribution unevenness ratio = 10.272%
[08/27 00:41:45   8084s] RPlace IncrNP Skipped
[08/27 00:41:45   8084s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3967.9MB) @(2:14:45 - 2:14:45).
[08/27 00:41:45   8084s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.025, REAL:0.025, MEM:3967.9M
[08/27 00:41:45   8084s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 00:41:45   8084s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3967.9MB
[08/27 00:41:45   8084s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3967.9M
[08/27 00:41:45   8084s] Starting refinePlace ...
[08/27 00:41:45   8084s] ** Cut row section cpu time 0:00:00.0.
[08/27 00:41:45   8084s]    Spread Effort: high, pre-route mode, useDDP on.
[08/27 00:41:46   8085s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.9, real=0:00:01.0, mem=3967.9MB) @(2:14:45 - 2:14:46).
[08/27 00:41:46   8085s] Move report: preRPlace moves 1887 insts, mean move: 3.22 um, max move: 23.04 um
[08/27 00:41:46   8085s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_RC_10945_0): (1178.88, 915.42) --> (1155.84, 915.42)
[08/27 00:41:46   8085s] 	Length: 7 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_nor2b_2
[08/27 00:41:46   8085s] wireLenOptFixPriorityInst 0 inst fixed
[08/27 00:41:46   8085s] 
[08/27 00:41:46   8085s] Running Spiral MT with 8 threads  fetchWidth=196 
[08/27 00:41:46   8087s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 00:41:46   8087s] [CPU] RefinePlace/Legalization (cpu=0:00:01.4, real=0:00:00.0, mem=3967.9MB) @(2:14:46 - 2:14:47).
[08/27 00:41:46   8087s] Move report: Detail placement moves 1887 insts, mean move: 3.22 um, max move: 23.04 um
[08/27 00:41:46   8087s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_RC_10945_0): (1178.88, 915.42) --> (1155.84, 915.42)
[08/27 00:41:46   8087s] 	Runtime: CPU: 0:00:02.4 REAL: 0:00:01.0 MEM: 3967.9MB
[08/27 00:41:46   8087s] Statistics of distance of Instance movement in refine placement:
[08/27 00:41:46   8087s]   maximum (X+Y) =        23.04 um
[08/27 00:41:46   8087s]   inst (i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_RC_10945_0) with max move: (1178.88, 915.42) -> (1155.84, 915.42)
[08/27 00:41:46   8087s]   mean    (X+Y) =         3.22 um
[08/27 00:41:46   8087s] Total instances flipped for legalization: 840
[08/27 00:41:46   8087s] Summary Report:
[08/27 00:41:46   8087s] Instances move: 1887 (out of 39325 movable)
[08/27 00:41:46   8087s] Instances flipped: 840
[08/27 00:41:46   8087s] Mean displacement: 3.22 um
[08/27 00:41:46   8087s] Max displacement: 23.04 um (Instance: i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_RC_10945_0) (1178.88, 915.42) -> (1155.84, 915.42)
[08/27 00:41:46   8087s] 	Length: 7 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_nor2b_2
[08/27 00:41:46   8087s] Total instances moved : 1887
[08/27 00:41:46   8087s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.392, REAL:1.285, MEM:3967.9M
[08/27 00:41:47   8087s] Total net bbox length = 1.428e+06 (7.403e+05 6.874e+05) (ext = 4.397e+04)
[08/27 00:41:47   8087s] Runtime: CPU: 0:00:02.5 REAL: 0:00:01.0 MEM: 3967.9MB
[08/27 00:41:47   8087s] [CPU] RefinePlace/total (cpu=0:00:02.5, real=0:00:01.0, mem=3967.9MB) @(2:14:45 - 2:14:47).
[08/27 00:41:47   8087s] *** Finished refinePlace (2:14:47 mem=3967.9M) ***
[08/27 00:41:47   8087s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3813761.24
[08/27 00:41:47   8087s] OPERPROF: Finished RefinePlace at level 1, CPU:2.535, REAL:1.429, MEM:3967.9M
[08/27 00:41:47   8087s] *** maximum move = 23.04 um ***
[08/27 00:41:47   8087s] *** Finished re-routing un-routed nets (3967.9M) ***
[08/27 00:41:47   8087s] TotalInstCnt at stopUpdate before init: 39,325
[08/27 00:41:47   8087s] OPERPROF: Starting DPlace-Init at level 1, MEM:3967.9M
[08/27 00:41:47   8087s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 00:41:47   8087s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3967.9M
[08/27 00:41:47   8087s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:41:47   8087s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.055, REAL:0.055, MEM:3967.9M
[08/27 00:41:47   8087s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3967.9MB).
[08/27 00:41:47   8087s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.117, REAL:0.118, MEM:3967.9M
[08/27 00:41:47   8088s] TotalInstCnt at stopUpdate after init: 39,325
[08/27 00:41:47   8088s] 
[08/27 00:41:47   8088s] *** Finish Physical Update (cpu=0:00:03.9 real=0:00:02.0 mem=3967.9M) ***
[08/27 00:41:47   8088s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.3813761.12
[08/27 00:41:48   8088s] ** GigaOpt Optimizer WNS Slack -0.749 TNS Slack -81.802 Density 71.28
[08/27 00:41:48   8088s] 
[08/27 00:41:48   8088s] *** Finish pre-CTS Setup Fixing (cpu=0:10:10 real=0:02:18 mem=3967.9M) ***
[08/27 00:41:48   8088s] 
[08/27 00:41:48   8088s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.3813761.4
[08/27 00:41:48   8088s] TotalInstCnt at PhyDesignMc Destruction: 39,325
[08/27 00:41:48   8088s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3813761.11
[08/27 00:41:48   8088s] *** SetupOpt [finish] : cpu/real = 0:10:13.7/0:02:20.8 (4.4), totSession cpu/real = 2:14:48.8/0:34:45.2 (3.9), mem = 3162.5M
[08/27 00:41:48   8088s] 
[08/27 00:41:48   8088s] =============================================================================================
[08/27 00:41:48   8088s]  Step TAT Report for WnsOpt #2
[08/27 00:41:48   8088s] =============================================================================================
[08/27 00:41:48   8088s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/27 00:41:48   8088s] ---------------------------------------------------------------------------------------------
[08/27 00:41:48   8088s] [ SkewClock              ]      2   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.4    1.6
[08/27 00:41:48   8088s] [ AreaOpt                ]      2   0:00:02.0  (   1.4 % )     0:00:24.1 /  0:01:21.9    3.4
[08/27 00:41:48   8088s] [ RefinePlace            ]      4   0:00:08.8  (   6.2 % )     0:00:08.8 /  0:00:14.5    1.6
[08/27 00:41:48   8088s] [ SlackTraversorInit     ]      7   0:00:02.0  (   1.4 % )     0:00:02.0 /  0:00:02.4    1.2
[08/27 00:41:48   8088s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[08/27 00:41:48   8088s] [ PowerInterfaceInit     ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 00:41:48   8088s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[08/27 00:41:48   8088s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[08/27 00:41:48   8088s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 00:41:48   8088s] [ TransformInit          ]      1   0:00:02.4  (   1.7 % )     0:00:02.4 /  0:00:02.4    1.0
[08/27 00:41:48   8088s] [ SmallTnsOpt            ]      2   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:01.0    3.3
[08/27 00:41:48   8088s] [ OptSingleIteration     ]    247   0:00:01.7  (   1.2 % )     0:01:59.8 /  0:09:43.6    4.9
[08/27 00:41:48   8088s] [ OptGetWeight           ]   1393   0:00:02.5  (   1.8 % )     0:00:02.5 /  0:00:02.4    1.0
[08/27 00:41:48   8088s] [ OptEval                ]   1393   0:01:01.7  (  43.9 % )     0:01:01.7 /  0:06:39.0    6.5
[08/27 00:41:48   8088s] [ OptCommit              ]   1393   0:00:03.8  (   2.7 % )     0:00:03.8 /  0:00:03.8    1.0
[08/27 00:41:48   8088s] [ IncrTimingUpdate       ]    796   0:00:35.9  (  25.5 % )     0:00:35.9 /  0:02:19.1    3.9
[08/27 00:41:48   8088s] [ PostCommitDelayCalc    ]   1535   0:00:04.3  (   3.1 % )     0:00:04.3 /  0:00:14.0    3.2
[08/27 00:41:48   8088s] [ SetupOptGetWorkingSet  ]    680   0:00:09.3  (   6.6 % )     0:00:09.3 /  0:00:20.8    2.2
[08/27 00:41:48   8088s] [ SetupOptGetActiveNode  ]    680   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.2
[08/27 00:41:48   8088s] [ SetupOptSlackGraph     ]    239   0:00:00.6  (   0.4 % )     0:00:00.6 /  0:00:02.9    4.6
[08/27 00:41:48   8088s] [ MISC                   ]          0:00:04.8  (   3.4 % )     0:00:04.8 /  0:00:07.8    1.6
[08/27 00:41:48   8088s] ---------------------------------------------------------------------------------------------
[08/27 00:41:48   8088s]  WnsOpt #2 TOTAL                    0:02:20.8  ( 100.0 % )     0:02:20.8 /  0:10:13.7    4.4
[08/27 00:41:48   8088s] ---------------------------------------------------------------------------------------------
[08/27 00:41:48   8088s] 
[08/27 00:41:48   8088s] End: GigaOpt Optimization in WNS mode
[08/27 00:41:48   8088s] *** Timing NOT met, worst failing slack is -0.749
[08/27 00:41:48   8088s] *** Check timing (0:00:00.0)
[08/27 00:41:48   8088s] Deleting Lib Analyzer.
[08/27 00:41:48   8088s] Begin: GigaOpt Optimization in TNS mode
[08/27 00:41:48   8088s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/27 00:41:48   8088s] ### Creating PhyDesignMc. totSessionCpu=2:14:49 mem=3073.5M
[08/27 00:41:48   8088s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/27 00:41:48   8088s] OPERPROF: Starting DPlace-Init at level 1, MEM:3073.5M
[08/27 00:41:48   8088s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 00:41:48   8088s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3073.5M
[08/27 00:41:48   8088s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:41:48   8089s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.032, REAL:0.032, MEM:3073.5M
[08/27 00:41:48   8089s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3073.5MB).
[08/27 00:41:48   8089s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.088, REAL:0.089, MEM:3073.5M
[08/27 00:41:48   8089s] TotalInstCnt at PhyDesignMc Initialization: 39,325
[08/27 00:41:48   8089s] ### Creating PhyDesignMc, finished. totSessionCpu=2:14:49 mem=3073.5M
[08/27 00:41:48   8089s] TotalInstCnt at PhyDesignMc Destruction: 39,325
[08/27 00:41:49   8089s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.92 -maxLocalDensityForHardenOpt 0.92 -numThreads 8 -preCTS -pgMode all -nativePathGroupFlow -wtns -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[08/27 00:41:49   8089s] Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
[08/27 00:41:49   8089s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/27 00:41:49   8089s] *info: 48 skip_routing nets excluded.
[08/27 00:41:49   8089s] Info: 48 io nets excluded
[08/27 00:41:49   8089s] Info: 7 clock nets excluded from IPO operation.
[08/27 00:41:49   8089s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:14:49.8/0:34:46.0 (3.9), mem = 3073.5M
[08/27 00:41:49   8089s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3813761.12
[08/27 00:41:49   8089s] PhyDesignGrid: maxLocalDensity 0.92, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/27 00:41:49   8089s] ### Creating PhyDesignMc. totSessionCpu=2:14:50 mem=3073.5M
[08/27 00:41:49   8089s] OPERPROF: Starting DPlace-Init at level 1, MEM:3073.5M
[08/27 00:41:49   8089s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 00:41:49   8089s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3073.5M
[08/27 00:41:49   8089s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:41:49   8089s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.035, REAL:0.035, MEM:3073.5M
[08/27 00:41:49   8089s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3073.5MB).
[08/27 00:41:49   8089s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.094, REAL:0.095, MEM:3073.5M
[08/27 00:41:49   8090s] TotalInstCnt at PhyDesignMc Initialization: 39,325
[08/27 00:41:49   8090s] ### Creating PhyDesignMc, finished. totSessionCpu=2:14:50 mem=3073.5M
[08/27 00:41:49   8090s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 00:41:49   8090s] 
[08/27 00:41:49   8090s] Creating Lib Analyzer ...
[08/27 00:41:49   8090s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 00:41:49   8090s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[08/27 00:41:49   8090s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/27 00:41:49   8090s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[08/27 00:41:49   8090s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[08/27 00:41:49   8090s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[08/27 00:41:49   8090s] 
[08/27 00:41:49   8090s] {RT default_rc_corner 0 4 4 0}
[08/27 00:41:49   8090s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=2:14:51 mem=3075.5M
[08/27 00:41:49   8090s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=2:14:51 mem=3075.5M
[08/27 00:41:49   8090s] Creating Lib Analyzer, finished. 
[08/27 00:41:49   8090s] 
[08/27 00:41:49   8090s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.8500} 
[08/27 00:41:49   8090s] ### Creating LA Mngr. totSessionCpu=2:14:51 mem=3075.5M
[08/27 00:41:49   8090s] ### Creating LA Mngr, finished. totSessionCpu=2:14:51 mem=3075.5M
[08/27 00:41:51   8092s] *info: 2 don't touch nets excluded
[08/27 00:41:51   8092s] *info: 48 io nets excluded
[08/27 00:41:51   8092s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/27 00:41:51   8092s] *info: 7 clock nets excluded
[08/27 00:41:51   8092s] *info: 2 special nets excluded.
[08/27 00:41:51   8092s] *info: 48 skip_routing nets excluded.
[08/27 00:41:51   8092s] *info: 32 multi-driver nets excluded.
[08/27 00:41:51   8092s] *info: 1282 no-driver nets excluded.
[08/27 00:41:52   8093s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.3813761.5
[08/27 00:41:52   8093s] PathGroup :  in2out  TargetSlack : 0.0384 
[08/27 00:41:52   8093s] PathGroup :  in2reg  TargetSlack : 0.0384 
[08/27 00:41:52   8093s] PathGroup :  mem2reg  TargetSlack : 0.0384 
[08/27 00:41:52   8093s] PathGroup :  reg2mem  TargetSlack : 0.0384 
[08/27 00:41:52   8093s] PathGroup :  reg2out  TargetSlack : 0.0384 
[08/27 00:41:52   8093s] PathGroup :  reg2reg  TargetSlack : 0.0384 
[08/27 00:41:52   8093s] ** GigaOpt Optimizer WNS Slack -0.749 TNS Slack -81.802 Density 71.28
[08/27 00:41:52   8093s] Optimizer TNS Opt
[08/27 00:41:52   8093s] OptDebug: Start of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -0.749 TNS -17.567; mem2reg* WNS 0.046 TNS 0.000; reg2mem* WNS 0.487 TNS 0.000; reg2reg* WNS -0.227 TNS -64.236; HEPG WNS -0.227 TNS -64.236; all paths WNS -0.749 TNS -81.802
[08/27 00:41:52   8093s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[08/27 00:41:52   8093s] Info: End MT loop @oiCellDelayCachingJob.
[08/27 00:41:52   8093s] Active Path Group: reg2reg  
[08/27 00:41:53   8093s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:41:53   8093s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/27 00:41:53   8093s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:41:53   8093s] |  -0.227|   -0.749| -64.236|  -81.802|    71.28%|   0:00:01.0| 3284.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:41:53   8093s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_39__reg/D           |
[08/27 00:41:55   8104s] |  -0.222|   -0.749| -59.505|  -77.072|    71.28%|   0:00:02.0| 3876.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:41:55   8104s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_39__reg/D           |
[08/27 00:41:57   8118s] |  -0.214|   -0.749| -53.106|  -70.673|    71.28%|   0:00:02.0| 3876.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:41:57   8118s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_39__reg/D           |
[08/27 00:41:58   8126s] |  -0.211|   -0.749| -49.557|  -67.124|    71.28%|   0:00:01.0| 3876.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:41:58   8126s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_39__reg/D           |
[08/27 00:42:00   8138s] |  -0.212|   -0.749| -49.151|  -66.718|    71.29%|   0:00:02.0| 3876.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:42:00   8138s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_40__reg/D           |
[08/27 00:42:02   8148s] |  -0.212|   -0.749| -47.066|  -64.633|    71.32%|   0:00:02.0| 3876.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:42:02   8148s] |        |         |        |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 00:42:02   8150s] |  -0.212|   -0.749| -37.434|  -55.001|    71.33%|   0:00:00.0| 3876.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:42:02   8150s] |        |         |        |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 00:42:03   8150s] |  -0.212|   -0.749| -37.381|  -54.948|    71.34%|   0:00:01.0| 3876.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:42:03   8150s] |        |         |        |         |          |            |        |            |         | 83__reg/D                                          |
[08/27 00:42:03   8153s] |  -0.212|   -0.749| -35.181|  -52.748|    71.35%|   0:00:00.0| 3876.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:42:03   8153s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_27__reg/D                       |
[08/27 00:42:03   8153s] |  -0.212|   -0.749| -35.172|  -52.739|    71.35%|   0:00:00.0| 3876.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:42:03   8153s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_27__reg/D                       |
[08/27 00:42:03   8154s] |  -0.212|   -0.749| -33.371|  -50.938|    71.36%|   0:00:00.0| 3876.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:42:03   8154s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_27__reg/D                       |
[08/27 00:42:03   8154s] |  -0.212|   -0.749| -33.065|  -50.632|    71.36%|   0:00:00.0| 3876.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:42:03   8154s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_27__reg/D                       |
[08/27 00:42:04   8158s] |  -0.212|   -0.749| -28.047|  -45.614|    71.39%|   0:00:01.0| 3876.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:42:04   8158s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_18__reg/D                       |
[08/27 00:42:04   8158s] |  -0.212|   -0.749| -28.035|  -45.602|    71.39%|   0:00:00.0| 3876.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.id_stage_i.co |
[08/27 00:42:04   8158s] |        |         |        |         |          |            |        |            |         | ntroller_i.instr_i_18__reg/D                       |
[08/27 00:42:05   8160s] |  -0.212|   -0.749| -27.525|  -45.092|    71.39%|   0:00:01.0| 3876.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:42:05   8160s] |        |         |        |         |          |            |        |            |         | 99__reg/D                                          |
[08/27 00:42:05   8160s] |  -0.212|   -0.749| -27.507|  -45.074|    71.39%|   0:00:00.0| 3876.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:42:05   8160s] |        |         |        |         |          |            |        |            |         | 99__reg/D                                          |
[08/27 00:42:05   8160s] |  -0.212|   -0.749| -27.449|  -45.016|    71.39%|   0:00:00.0| 3876.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:42:05   8160s] |        |         |        |         |          |            |        |            |         | 99__reg/D                                          |
[08/27 00:42:05   8163s] |  -0.212|   -0.749| -26.050|  -43.617|    71.39%|   0:00:00.0| 3876.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:42:05   8163s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1892__reg/D                          |
[08/27 00:42:06   8164s] |  -0.212|   -0.749| -25.838|  -43.405|    71.40%|   0:00:01.0| 3876.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:42:06   8164s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1892__reg/D                          |
[08/27 00:42:06   8165s] |  -0.212|   -0.749| -25.768|  -43.335|    71.40%|   0:00:00.0| 3876.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.cs_registers_ |
[08/27 00:42:06   8165s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1892__reg/D                          |
[08/27 00:42:07   8168s] |  -0.212|   -0.749| -24.811|  -42.378|    71.42%|   0:00:01.0| 3876.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:42:07   8168s] |        |         |        |         |          |            |        |            |         | 116__reg/D                                         |
[08/27 00:42:07   8169s] |  -0.212|   -0.749| -24.700|  -42.267|    71.43%|   0:00:00.0| 3876.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:42:07   8169s] |        |         |        |         |          |            |        |            |         | 116__reg/D                                         |
[08/27 00:42:08   8174s] |  -0.212|   -0.749| -24.605|  -42.172|    71.44%|   0:00:01.0| 3876.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:42:08   8174s] |        |         |        |         |          |            |        |            |         | 116__reg/D                                         |
[08/27 00:42:08   8174s] |  -0.212|   -0.749| -24.591|  -42.158|    71.44%|   0:00:00.0| 3876.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:42:08   8174s] |        |         |        |         |          |            |        |            |         | 116__reg/D                                         |
[08/27 00:42:08   8175s] |  -0.212|   -0.749| -24.553|  -42.120|    71.44%|   0:00:00.0| 3876.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:42:08   8175s] |        |         |        |         |          |            |        |            |         | 116__reg/D                                         |
[08/27 00:42:09   8183s] |  -0.212|   -0.749| -22.780|  -40.347|    71.50%|   0:00:01.0| 3830.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file |
[08/27 00:42:09   8183s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_864__reg/D                               |
[08/27 00:42:09   8183s] |  -0.212|   -0.749| -22.632|  -40.199|    71.50%|   0:00:00.0| 3830.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:42:09   8183s] |        |         |        |         |          |            |        |            |         | 74__reg/D                                          |
[08/27 00:42:10   8185s] |  -0.212|   -0.749| -22.618|  -40.185|    71.51%|   0:00:01.0| 3830.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.crash_dump_o_ |
[08/27 00:42:10   8185s] |        |         |        |         |          |            |        |            |         | 74__reg/D                                          |
[08/27 00:42:11   8191s] |  -0.212|   -0.749| -22.595|  -40.161|    71.51%|   0:00:01.0| 3830.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top.i_dm_top/data_csrs_mem_ |
[08/27 00:42:11   8191s] |        |         |        |         |          |            |        |            |         | 35__reg/D                                          |
[08/27 00:42:12   8197s] |  -0.212|   -0.749| -22.670|  -40.237|    71.52%|   0:00:01.0| 3830.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex.if_stage_i.pr |
[08/27 00:42:12   8197s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i.fifo_i.rdata_q_39__reg/D           |
[08/27 00:42:12   8197s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:42:12   8197s] 
[08/27 00:42:12   8197s] *** Finish Core Optimize Step (cpu=0:01:44 real=0:00:20.0 mem=3830.3M) ***
[08/27 00:42:12   8197s] Active Path Group: in2out in2reg reg2out default 
[08/27 00:42:12   8197s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:42:12   8197s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/27 00:42:12   8197s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:42:12   8197s] |  -0.749|   -0.749| -17.567|  -40.237|    71.52%|   0:00:00.0| 3830.3M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:42:13   8198s] |  -0.749|   -0.749| -17.304|  -39.974|    71.52%|   0:00:01.0| 3830.3M|func_view_wc|   in2reg| i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q |
[08/27 00:42:13   8198s] |        |         |        |         |          |            |        |            |         | _0__reg/D                                          |
[08/27 00:42:13   8198s] |  -0.749|   -0.749| -17.288|  -39.958|    71.52%|   0:00:00.0| 3830.3M|func_view_wc|   in2reg| i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q |
[08/27 00:42:13   8198s] |        |         |        |         |          |            |        |            |         | _0__reg/D                                          |
[08/27 00:42:13   8199s] |  -0.749|   -0.749| -17.233|  -39.903|    71.52%|   0:00:00.0| 3830.3M|func_view_wc|   in2reg| i_croc_soc/i_croc/i_gpio/gen_gpios[23].i_sync/reg_ |
[08/27 00:42:13   8199s] |        |         |        |         |          |            |        |            |         | q_0__reg/D                                         |
[08/27 00:42:13   8199s] |  -0.749|   -0.749| -17.221|  -39.891|    71.52%|   0:00:00.0| 3830.3M|func_view_wc|   in2reg| i_croc_soc/i_croc/i_gpio/gen_gpios[23].i_sync/reg_ |
[08/27 00:42:13   8199s] |        |         |        |         |          |            |        |            |         | q_0__reg/D                                         |
[08/27 00:42:13   8199s] |  -0.749|   -0.749| -17.221|  -39.891|    71.52%|   0:00:00.0| 3830.3M|func_view_wc|  reg2out| status_o                                           |
[08/27 00:42:13   8199s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/27 00:42:13   8199s] 
[08/27 00:42:13   8199s] *** Finish Core Optimize Step (cpu=0:00:01.8 real=0:00:01.0 mem=3830.3M) ***
[08/27 00:42:13   8199s] 
[08/27 00:42:13   8199s] *** Finished Optimize Step Cumulative (cpu=0:01:46 real=0:00:21.0 mem=3830.3M) ***
[08/27 00:42:13   8199s] OptDebug: End of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -0.749 TNS -17.221; mem2reg* WNS 0.028 TNS 0.000; reg2mem* WNS 0.504 TNS 0.000; reg2reg* WNS -0.212 TNS -22.670; HEPG WNS -0.212 TNS -22.670; all paths WNS -0.749 TNS -39.891
[08/27 00:42:13   8199s] ** GigaOpt Optimizer WNS Slack -0.749 TNS Slack -39.891 Density 71.52
[08/27 00:42:13   8199s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.3813761.13
[08/27 00:42:13   8199s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3830.3M
[08/27 00:42:13   8199s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3830.3M
[08/27 00:42:13   8199s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3830.3M
[08/27 00:42:13   8199s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.061, REAL:0.061, MEM:3830.3M
[08/27 00:42:13   8199s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.119, REAL:0.120, MEM:3830.3M
[08/27 00:42:13   8199s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.119, REAL:0.120, MEM:3830.3M
[08/27 00:42:13   8199s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3813761.25
[08/27 00:42:13   8199s] OPERPROF: Starting RefinePlace at level 1, MEM:3830.3M
[08/27 00:42:13   8199s] *** Starting refinePlace (2:16:40 mem=3830.3M) ***
[08/27 00:42:13   8199s] Total net bbox length = 1.434e+06 (7.433e+05 6.906e+05) (ext = 4.281e+04)
[08/27 00:42:13   8199s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 00:42:13   8199s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 00:42:13   8199s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:3830.3M
[08/27 00:42:13   8199s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3830.3M
[08/27 00:42:13   8199s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.019, REAL:0.019, MEM:3830.3M
[08/27 00:42:13   8199s] default core: bins with density > 0.750 = 44.90 % ( 352 / 784 )
[08/27 00:42:13   8199s] Density distribution unevenness ratio = 10.281%
[08/27 00:42:13   8199s] RPlace IncrNP: Rollback Lev = -3
[08/27 00:42:13   8199s] RPlace: Density =1.111392, incremental np is triggered.
[08/27 00:42:13   8199s] OPERPROF:     Starting spMPad at level 3, MEM:3830.3M
[08/27 00:42:13   8199s] OPERPROF:       Starting spContextMPad at level 4, MEM:3830.3M
[08/27 00:42:13   8199s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:3830.3M
[08/27 00:42:13   8199s] OPERPROF:     Finished spMPad at level 3, CPU:0.006, REAL:0.006, MEM:3830.3M
[08/27 00:42:13   8199s] nrCritNet: 1.99% ( 896 / 45014 ) cutoffSlk: -249.6ps stdDelay: 38.4ps
[08/27 00:42:13   8199s] incrNP running in 8 threads.
[08/27 00:42:13   8199s] OPERPROF:     Starting npMain at level 3, MEM:3830.3M
[08/27 00:42:13   8199s] incrNP th 1.000, 0.100
[08/27 00:42:13   8200s] limitMaxMove -1, priorityInstMaxMove 7
[08/27 00:42:13   8200s] SP #FI/SF FL/PI 0/37931 1464/130
[08/27 00:42:14   8200s] OPERPROF:       Starting npPlace at level 4, MEM:3926.3M
[08/27 00:42:14   8200s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[08/27 00:42:14   8200s] No instances found in the vector
[08/27 00:42:14   8200s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3830.3M, DRC: 0)
[08/27 00:42:14   8200s] 0 (out of 0) MH cells were successfully legalized.
[08/27 00:42:14   8201s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[08/27 00:42:14   8201s] No instances found in the vector
[08/27 00:42:14   8201s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4054.3M, DRC: 0)
[08/27 00:42:14   8201s] 0 (out of 0) MH cells were successfully legalized.
[08/27 00:42:15   8202s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[08/27 00:42:15   8202s] No instances found in the vector
[08/27 00:42:15   8202s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4054.3M, DRC: 0)
[08/27 00:42:15   8202s] 0 (out of 0) MH cells were successfully legalized.
[08/27 00:42:15   8203s] OPERPROF:       Finished npPlace at level 4, CPU:3.106, REAL:1.329, MEM:3958.3M
[08/27 00:42:15   8203s] OPERPROF:     Finished npMain at level 3, CPU:3.559, REAL:1.563, MEM:3830.3M
[08/27 00:42:15   8203s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3830.3M
[08/27 00:42:15   8203s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.020, REAL:0.020, MEM:3830.3M
[08/27 00:42:15   8203s] default core: bins with density > 0.750 = 45.92 % ( 360 / 784 )
[08/27 00:42:15   8203s] Density distribution unevenness ratio = 10.164%
[08/27 00:42:15   8203s] RPlace postIncrNP: Density = 1.111392 -> 0.967949.
[08/27 00:42:15   8203s] RPlace postIncrNP Info: Density distribution changes:
[08/27 00:42:15   8203s] [1.10+      ] :	 1 (0.13%) -> 0 (0.00%)
[08/27 00:42:15   8203s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[08/27 00:42:15   8203s] [1.00 - 1.05] :	 1 (0.13%) -> 0 (0.00%)
[08/27 00:42:15   8203s] [0.95 - 1.00] :	 5 (0.64%) -> 5 (0.64%)
[08/27 00:42:15   8203s] [0.90 - 0.95] :	 39 (4.97%) -> 38 (4.85%)
[08/27 00:42:15   8203s] [0.85 - 0.90] :	 118 (15.05%) -> 112 (14.29%)
[08/27 00:42:15   8203s] [0.80 - 0.85] :	 106 (13.52%) -> 117 (14.92%)
[08/27 00:42:15   8203s] [CPU] RefinePlace/IncrNP (cpu=0:00:03.9, real=0:00:02.0, mem=3830.3MB) @(2:16:40 - 2:16:43).
[08/27 00:42:15   8203s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:3.850, REAL:1.856, MEM:3830.3M
[08/27 00:42:15   8203s] Move report: incrNP moves 1574 insts, mean move: 13.39 um, max move: 103.08 um
[08/27 00:42:15   8203s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/ictc_preCTS_FE_OCPC8362_n): (1256.64, 926.76) --> (1291.68, 994.80)
[08/27 00:42:15   8203s] Move report: Timing Driven Placement moves 1574 insts, mean move: 13.39 um, max move: 103.08 um
[08/27 00:42:15   8203s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/ictc_preCTS_FE_OCPC8362_n): (1256.64, 926.76) --> (1291.68, 994.80)
[08/27 00:42:15   8203s] 	Runtime: CPU: 0:00:03.9 REAL: 0:00:02.0 MEM: 3830.3MB
[08/27 00:42:15   8203s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3830.3M
[08/27 00:42:15   8203s] Starting refinePlace ...
[08/27 00:42:15   8203s] ** Cut row section cpu time 0:00:00.0.
[08/27 00:42:15   8203s]    Spread Effort: high, pre-route mode, useDDP on.
[08/27 00:42:15   8204s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.9, real=0:00:00.0, mem=3830.3MB) @(2:16:43 - 2:16:44).
[08/27 00:42:15   8204s] Move report: preRPlace moves 3631 insts, mean move: 3.14 um, max move: 34.98 um
[08/27 00:42:15   8204s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/ictc_preCTS_FE_RC_1310_0): (1188.48, 1157.34) --> (1157.28, 1153.56)
[08/27 00:42:15   8204s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_nand2_1
[08/27 00:42:15   8204s] wireLenOptFixPriorityInst 5270 inst fixed
[08/27 00:42:15   8204s] tweakage running in 8 threads.
[08/27 00:42:15   8204s] Placement tweakage begins.
[08/27 00:42:15   8204s] wire length = 1.693e+06
[08/27 00:42:17   8206s] wire length = 1.671e+06
[08/27 00:42:17   8206s] Placement tweakage ends.
[08/27 00:42:17   8206s] Move report: tweak moves 7022 insts, mean move: 4.01 um, max move: 27.84 um
[08/27 00:42:17   8206s] 	Max move on inst (i_croc_soc/i_croc/gen_sram_bank[0].i_sram/ictc_preCTS_FE_OFC8652_gen_512x32xBx1_rdata64_28): (815.52, 681.06) --> (843.36, 681.06)
[08/27 00:42:17   8206s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.2, real=0:00:02.0, mem=3830.3MB) @(2:16:44 - 2:16:47).
[08/27 00:42:17   8206s] 
[08/27 00:42:17   8206s] Running Spiral MT with 8 threads  fetchWidth=196 
[08/27 00:42:18   8208s] Move report: legalization moves 10 insts, mean move: 2.44 um, max move: 5.22 um
[08/27 00:42:18   8208s] 	Max move on inst (i_croc_soc/i_croc/i_uart/_08537_): (1064.64, 1395.48) --> (1066.08, 1391.70)
[08/27 00:42:18   8208s] [CPU] RefinePlace/Legalization (cpu=0:00:01.5, real=0:00:01.0, mem=3830.3MB) @(2:16:47 - 2:16:48).
[08/27 00:42:18   8208s] Move report: Detail placement moves 9213 insts, mean move: 4.00 um, max move: 34.98 um
[08/27 00:42:18   8208s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/ictc_preCTS_FE_RC_1310_0): (1188.48, 1157.34) --> (1157.28, 1153.56)
[08/27 00:42:18   8208s] 	Runtime: CPU: 0:00:04.7 REAL: 0:00:03.0 MEM: 3830.3MB
[08/27 00:42:18   8208s] Statistics of distance of Instance movement in refine placement:
[08/27 00:42:18   8208s]   maximum (X+Y) =       110.82 um
[08/27 00:42:18   8208s]   inst (i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/ictc_preCTS_FE_OCPC8361_n) with max move: (1256.64, 926.76) -> (1303.2, 991.02)
[08/27 00:42:18   8208s]   mean    (X+Y) =         5.72 um
[08/27 00:42:18   8208s] Total instances flipped for legalization: 2264
[08/27 00:42:18   8208s] Summary Report:
[08/27 00:42:18   8208s] Instances move: 9730 (out of 39525 movable)
[08/27 00:42:18   8208s] Instances flipped: 2264
[08/27 00:42:18   8208s] Mean displacement: 5.72 um
[08/27 00:42:18   8208s] Max displacement: 110.82 um (Instance: i_croc_soc/i_croc/i_core_wrap/i_ibex.register_file_i/ictc_preCTS_FE_OCPC8361_n) (1256.64, 926.76) -> (1303.2, 991.02)
[08/27 00:42:18   8208s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_inv_4
[08/27 00:42:18   8208s] Total instances moved : 9730
[08/27 00:42:18   8208s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:4.736, REAL:2.596, MEM:3830.3M
[08/27 00:42:18   8208s] Total net bbox length = 1.421e+06 (7.291e+05 6.922e+05) (ext = 4.284e+04)
[08/27 00:42:18   8208s] Runtime: CPU: 0:00:08.7 REAL: 0:00:05.0 MEM: 3830.3MB
[08/27 00:42:18   8208s] [CPU] RefinePlace/total (cpu=0:00:08.7, real=0:00:05.0, mem=3830.3MB) @(2:16:40 - 2:16:48).
[08/27 00:42:18   8208s] *** Finished refinePlace (2:16:48 mem=3830.3M) ***
[08/27 00:42:18   8208s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3813761.25
[08/27 00:42:18   8208s] OPERPROF: Finished RefinePlace at level 1, CPU:8.705, REAL:4.570, MEM:3830.3M
[08/27 00:42:18   8208s] *** maximum move = 110.82 um ***
[08/27 00:42:18   8208s] *** Finished re-routing un-routed nets (3830.3M) ***
[08/27 00:42:18   8209s] TotalInstCnt at stopUpdate before init: 39,525
[08/27 00:42:18   8209s] OPERPROF: Starting DPlace-Init at level 1, MEM:3830.3M
[08/27 00:42:18   8209s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 00:42:18   8209s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3830.3M
[08/27 00:42:18   8209s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:42:18   8209s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.044, REAL:0.044, MEM:3830.3M
[08/27 00:42:18   8209s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3830.3MB).
[08/27 00:42:18   8209s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.102, REAL:0.102, MEM:3830.3M
[08/27 00:42:19   8209s] TotalInstCnt at stopUpdate after init: 39,525
[08/27 00:42:19   8209s] 
[08/27 00:42:19   8209s] *** Finish Physical Update (cpu=0:00:10.7 real=0:00:06.0 mem=3830.3M) ***
[08/27 00:42:19   8209s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.3813761.13
[08/27 00:42:19   8210s] ** GigaOpt Optimizer WNS Slack -0.774 TNS Slack -54.458 Density 71.52
[08/27 00:42:19   8210s] 
[08/27 00:42:19   8210s] *** Finish pre-CTS Setup Fixing (cpu=0:01:57 real=0:00:27.0 mem=3830.3M) ***
[08/27 00:42:19   8210s] 
[08/27 00:42:19   8210s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.3813761.5
[08/27 00:42:19   8210s] TotalInstCnt at PhyDesignMc Destruction: 39,525
[08/27 00:42:19   8210s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3813761.12
[08/27 00:42:19   8210s] *** SetupOpt [finish] : cpu/real = 0:02:00.9/0:00:30.3 (4.0), totSession cpu/real = 2:16:50.7/0:35:16.3 (3.9), mem = 3099.9M
[08/27 00:42:19   8210s] 
[08/27 00:42:19   8210s] =============================================================================================
[08/27 00:42:19   8210s]  Step TAT Report for TnsOpt #3
[08/27 00:42:19   8210s] =============================================================================================
[08/27 00:42:19   8210s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/27 00:42:19   8210s] ---------------------------------------------------------------------------------------------
[08/27 00:42:19   8210s] [ RefinePlace            ]      1   0:00:05.7  (  18.7 % )     0:00:05.8 /  0:00:10.7    1.8
[08/27 00:42:19   8210s] [ SlackTraversorInit     ]      2   0:00:00.6  (   1.9 % )     0:00:00.6 /  0:00:00.8    1.5
[08/27 00:42:19   8210s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   0.9 % )     0:00:00.3 /  0:00:00.3    1.0
[08/27 00:42:19   8210s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 00:42:19   8210s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   1.1 % )     0:00:00.3 /  0:00:00.3    1.0
[08/27 00:42:19   8210s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.5 % )     0:00:00.4 /  0:00:00.5    1.1
[08/27 00:42:19   8210s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 00:42:19   8210s] [ TransformInit          ]      1   0:00:02.5  (   8.2 % )     0:00:02.5 /  0:00:02.4    1.0
[08/27 00:42:19   8210s] [ OptSingleIteration     ]     71   0:00:00.2  (   0.8 % )     0:00:19.5 /  0:01:43.3    5.3
[08/27 00:42:19   8210s] [ OptGetWeight           ]     71   0:00:00.5  (   1.5 % )     0:00:00.5 /  0:00:00.5    1.0
[08/27 00:42:19   8210s] [ OptEval                ]     71   0:00:13.8  (  45.6 % )     0:00:13.8 /  0:01:29.2    6.4
[08/27 00:42:19   8210s] [ OptCommit              ]     71   0:00:00.4  (   1.4 % )     0:00:00.4 /  0:00:00.4    1.0
[08/27 00:42:19   8210s] [ IncrTimingUpdate       ]     68   0:00:01.9  (   6.3 % )     0:00:01.9 /  0:00:06.5    3.4
[08/27 00:42:19   8210s] [ PostCommitDelayCalc    ]     72   0:00:00.8  (   2.5 % )     0:00:00.8 /  0:00:02.3    3.0
[08/27 00:42:19   8210s] [ SetupOptGetWorkingSet  ]    213   0:00:01.8  (   5.9 % )     0:00:01.8 /  0:00:04.1    2.3
[08/27 00:42:19   8210s] [ SetupOptGetActiveNode  ]    213   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 00:42:19   8210s] [ SetupOptSlackGraph     ]     71   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.6    4.3
[08/27 00:42:19   8210s] [ MISC                   ]          0:00:01.3  (   4.3 % )     0:00:01.3 /  0:00:02.9    2.2
[08/27 00:42:19   8210s] ---------------------------------------------------------------------------------------------
[08/27 00:42:19   8210s]  TnsOpt #3 TOTAL                    0:00:30.3  ( 100.0 % )     0:00:30.3 /  0:02:00.9    4.0
[08/27 00:42:19   8210s] ---------------------------------------------------------------------------------------------
[08/27 00:42:19   8210s] 
[08/27 00:42:19   8210s] End: GigaOpt Optimization in TNS mode
[08/27 00:42:19   8210s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[08/27 00:42:19   8211s] Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
[08/27 00:42:19   8211s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/27 00:42:19   8211s] *info: 48 skip_routing nets excluded.
[08/27 00:42:19   8211s] Info: 48 io nets excluded
[08/27 00:42:19   8211s] Info: 7 clock nets excluded from IPO operation.
[08/27 00:42:19   8211s] ### Creating LA Mngr. totSessionCpu=2:16:51 mem=3094.9M
[08/27 00:42:19   8211s] ### Creating LA Mngr, finished. totSessionCpu=2:16:51 mem=3094.9M
[08/27 00:42:19   8211s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/27 00:42:19   8211s] ### Creating PhyDesignMc. totSessionCpu=2:16:51 mem=3302.8M
[08/27 00:42:19   8211s] OPERPROF: Starting DPlace-Init at level 1, MEM:3302.8M
[08/27 00:42:19   8211s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 00:42:19   8211s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3302.8M
[08/27 00:42:19   8211s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:42:20   8211s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.030, MEM:3302.8M
[08/27 00:42:20   8211s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=3302.8MB).
[08/27 00:42:20   8211s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.080, MEM:3302.8M
[08/27 00:42:20   8211s] TotalInstCnt at PhyDesignMc Initialization: 39,525
[08/27 00:42:20   8211s] ### Creating PhyDesignMc, finished. totSessionCpu=2:16:51 mem=3302.8M
[08/27 00:42:20   8211s] Begin: Area Reclaim Optimization
[08/27 00:42:20   8211s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:16:51.4/0:35:17.0 (3.9), mem = 3302.8M
[08/27 00:42:20   8211s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3813761.13
[08/27 00:42:20   8211s] 
[08/27 00:42:20   8211s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[08/27 00:42:20   8211s] ### Creating LA Mngr. totSessionCpu=2:16:52 mem=3302.8M
[08/27 00:42:20   8211s] ### Creating LA Mngr, finished. totSessionCpu=2:16:52 mem=3302.8M
[08/27 00:42:20   8212s] Reclaim Optimization WNS Slack -0.774  TNS Slack -54.458 Density 71.52
[08/27 00:42:20   8212s] +----------+---------+--------+--------+------------+--------+
[08/27 00:42:20   8212s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[08/27 00:42:20   8212s] +----------+---------+--------+--------+------------+--------+
[08/27 00:42:20   8212s] |    71.52%|        -|  -0.774| -54.458|   0:00:00.0| 3302.8M|
[08/27 00:42:21   8212s] #optDebug: <stH: 3.7800 MiSeL: 84.8240>
[08/27 00:42:21   8212s] |    71.52%|        0|  -0.774| -54.458|   0:00:01.0| 3302.8M|
[08/27 00:42:23   8221s] |    71.23%|      242|  -0.772| -54.033|   0:00:02.0| 3610.4M|
[08/27 00:42:31   8252s] |    70.91%|     1080|  -0.772| -52.775|   0:00:08.0| 3610.4M|
[08/27 00:42:31   8252s] |    70.91%|       18|  -0.772| -52.768|   0:00:00.0| 3610.4M|
[08/27 00:42:32   8253s] |    70.91%|        0|  -0.772| -52.768|   0:00:01.0| 3610.4M|
[08/27 00:42:32   8253s] #optDebug: <stH: 3.7800 MiSeL: 84.8240>
[08/27 00:42:32   8253s] |    70.91%|        0|  -0.772| -52.768|   0:00:00.0| 3610.4M|
[08/27 00:42:32   8253s] +----------+---------+--------+--------+------------+--------+
[08/27 00:42:32   8253s] Reclaim Optimization End WNS Slack -0.772  TNS Slack -52.768 Density 70.91
[08/27 00:42:32   8253s] 
[08/27 00:42:32   8253s] ** Summary: Restruct = 0 Buffer Deletion = 148 Declone = 117 Resize = 802 **
[08/27 00:42:32   8253s] --------------------------------------------------------------
[08/27 00:42:32   8253s] |                                   | Total     | Sequential |
[08/27 00:42:32   8253s] --------------------------------------------------------------
[08/27 00:42:32   8253s] | Num insts resized                 |     796  |       1    |
[08/27 00:42:32   8253s] | Num insts undone                  |     296  |       0    |
[08/27 00:42:32   8253s] | Num insts Downsized               |     796  |       1    |
[08/27 00:42:32   8253s] | Num insts Samesized               |       0  |       0    |
[08/27 00:42:32   8253s] | Num insts Upsized                 |       0  |       0    |
[08/27 00:42:32   8253s] | Num multiple commits+uncommits    |       6  |       -    |
[08/27 00:42:32   8253s] --------------------------------------------------------------
[08/27 00:42:32   8253s] End: Core Area Reclaim Optimization (cpu = 0:00:42.0) (real = 0:00:12.0) **
[08/27 00:42:32   8253s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3610.4M
[08/27 00:42:32   8253s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3610.4M
[08/27 00:42:32   8253s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3610.4M
[08/27 00:42:32   8253s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.049, REAL:0.050, MEM:3610.4M
[08/27 00:42:32   8253s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.099, REAL:0.100, MEM:3610.4M
[08/27 00:42:32   8253s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.100, REAL:0.100, MEM:3610.4M
[08/27 00:42:32   8253s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3813761.26
[08/27 00:42:32   8253s] OPERPROF: Starting RefinePlace at level 1, MEM:3610.4M
[08/27 00:42:32   8253s] *** Starting refinePlace (2:17:34 mem=3610.4M) ***
[08/27 00:42:32   8253s] Total net bbox length = 1.419e+06 (7.285e+05 6.909e+05) (ext = 4.284e+04)
[08/27 00:42:32   8253s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 00:42:32   8253s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3610.4M
[08/27 00:42:32   8253s] Starting refinePlace ...
[08/27 00:42:32   8253s] 
[08/27 00:42:32   8253s] Running Spiral MT with 8 threads  fetchWidth=196 
[08/27 00:42:33   8255s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 00:42:33   8255s] [CPU] RefinePlace/Legalization (cpu=0:00:01.5, real=0:00:01.0, mem=3610.4MB) @(2:17:34 - 2:17:35).
[08/27 00:42:33   8255s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 00:42:33   8255s] 	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 3610.4MB
[08/27 00:42:33   8255s] Statistics of distance of Instance movement in refine placement:
[08/27 00:42:33   8255s]   maximum (X+Y) =         0.00 um
[08/27 00:42:33   8255s]   mean    (X+Y) =         0.00 um
[08/27 00:42:33   8255s] Summary Report:
[08/27 00:42:33   8255s] Instances move: 0 (out of 39260 movable)
[08/27 00:42:33   8255s] Instances flipped: 0
[08/27 00:42:33   8255s] Mean displacement: 0.00 um
[08/27 00:42:33   8255s] Max displacement: 0.00 um 
[08/27 00:42:33   8255s] Total instances moved : 0
[08/27 00:42:33   8255s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.534, REAL:0.966, MEM:3610.4M
[08/27 00:42:33   8255s] Total net bbox length = 1.419e+06 (7.285e+05 6.909e+05) (ext = 4.284e+04)
[08/27 00:42:33   8255s] Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 3610.4MB
[08/27 00:42:33   8255s] [CPU] RefinePlace/total (cpu=0:00:01.6, real=0:00:01.0, mem=3610.4MB) @(2:17:34 - 2:17:35).
[08/27 00:42:33   8255s] *** Finished refinePlace (2:17:35 mem=3610.4M) ***
[08/27 00:42:33   8255s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3813761.26
[08/27 00:42:33   8255s] OPERPROF: Finished RefinePlace at level 1, CPU:1.639, REAL:1.072, MEM:3610.4M
[08/27 00:42:33   8255s] *** maximum move = 0.00 um ***
[08/27 00:42:33   8255s] *** Finished re-routing un-routed nets (3610.4M) ***
[08/27 00:42:33   8256s] OPERPROF: Starting DPlace-Init at level 1, MEM:3610.4M
[08/27 00:42:34   8256s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3610.4M
[08/27 00:42:34   8256s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.051, REAL:0.052, MEM:3610.4M
[08/27 00:42:34   8256s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.114, REAL:0.115, MEM:3610.4M
[08/27 00:42:34   8256s] 
[08/27 00:42:34   8256s] *** Finish Physical Update (cpu=0:00:03.1 real=0:00:02.0 mem=3610.4M) ***
[08/27 00:42:34   8256s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3813761.13
[08/27 00:42:34   8256s] *** AreaOpt [finish] : cpu/real = 0:00:45.1/0:00:14.1 (3.2), totSession cpu/real = 2:17:36.5/0:35:31.1 (3.9), mem = 3610.4M
[08/27 00:42:34   8256s] 
[08/27 00:42:34   8256s] =============================================================================================
[08/27 00:42:34   8256s]  Step TAT Report for AreaOpt #8
[08/27 00:42:34   8256s] =============================================================================================
[08/27 00:42:34   8256s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/27 00:42:34   8256s] ---------------------------------------------------------------------------------------------
[08/27 00:42:34   8256s] [ RefinePlace            ]      1   0:00:02.1  (  15.1 % )     0:00:02.1 /  0:00:03.1    1.4
[08/27 00:42:34   8256s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.7 % )     0:00:00.2 /  0:00:00.2    1.0
[08/27 00:42:34   8256s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 00:42:34   8256s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.2    1.2
[08/27 00:42:34   8256s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 00:42:34   8256s] [ OptSingleIteration     ]      6   0:00:00.3  (   2.2 % )     0:00:10.4 /  0:00:40.4    3.9
[08/27 00:42:34   8256s] [ OptGetWeight           ]    497   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.7
[08/27 00:42:34   8256s] [ OptEval                ]    497   0:00:01.6  (  11.3 % )     0:00:01.6 /  0:00:09.7    6.0
[08/27 00:42:34   8256s] [ OptCommit              ]    497   0:00:00.3  (   2.2 % )     0:00:00.3 /  0:00:00.3    1.0
[08/27 00:42:34   8256s] [ IncrTimingUpdate       ]    248   0:00:07.3  (  51.6 % )     0:00:07.3 /  0:00:27.3    3.8
[08/27 00:42:34   8256s] [ PostCommitDelayCalc    ]    565   0:00:00.9  (   6.2 % )     0:00:00.9 /  0:00:02.6    3.0
[08/27 00:42:34   8256s] [ MISC                   ]          0:00:01.2  (   8.8 % )     0:00:01.2 /  0:00:01.3    1.0
[08/27 00:42:34   8256s] ---------------------------------------------------------------------------------------------
[08/27 00:42:34   8256s]  AreaOpt #8 TOTAL                   0:00:14.1  ( 100.0 % )     0:00:14.1 /  0:00:45.1    3.2
[08/27 00:42:34   8256s] ---------------------------------------------------------------------------------------------
[08/27 00:42:34   8256s] 
[08/27 00:42:34   8256s] TotalInstCnt at PhyDesignMc Destruction: 39,260
[08/27 00:42:34   8256s] End: Area Reclaim Optimization (cpu=0:00:45, real=0:00:14, mem=3098.45M, totSessionCpu=2:17:37).
[08/27 00:42:34   8257s] GigaOpt: WNS changes during reclaim: -0.125 -> -0.136 (bump 0.011, threshold 0.384) 1
[08/27 00:42:34   8257s] GigaOpt: TNS changes during reclaim: -54.458 -> -83.748 (bump -108.916, threshold 2.0) 1
[08/27 00:42:34   8257s] GigaOpt: TNS changes during reclaim: -54.458 -> -83.748 (bump 29.29, threshold 192.0) 1
[08/27 00:42:34   8257s] GigaOpt: TNS changes during reclaim: -37.211 -> -66.503 (bump -74.422, threshold 2.0) 1
[08/27 00:42:34   8257s] GigaOpt: TNS changes during reclaim: -54.458 -> -83.748 (bump 29.292, threshold 192.0) 1
[08/27 00:42:34   8257s] Begin: GigaOpt postEco DRV Optimization
[08/27 00:42:34   8257s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 8 -preCTS
[08/27 00:42:35   8257s] Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
[08/27 00:42:35   8257s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/27 00:42:35   8257s] *info: 48 skip_routing nets excluded.
[08/27 00:42:35   8257s] Info: 48 io nets excluded
[08/27 00:42:35   8257s] Info: 7 clock nets excluded from IPO operation.
[08/27 00:42:35   8257s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:17:37.3/0:35:31.9 (3.9), mem = 3098.4M
[08/27 00:42:35   8257s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3813761.14
[08/27 00:42:35   8257s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/27 00:42:35   8257s] ### Creating PhyDesignMc. totSessionCpu=2:17:37 mem=3098.4M
[08/27 00:42:35   8257s] OPERPROF: Starting DPlace-Init at level 1, MEM:3098.4M
[08/27 00:42:35   8257s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/27 00:42:35   8257s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3098.4M
[08/27 00:42:35   8257s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:42:35   8257s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.034, REAL:0.035, MEM:3098.4M
[08/27 00:42:35   8257s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3098.4MB).
[08/27 00:42:35   8257s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.089, REAL:0.089, MEM:3098.4M
[08/27 00:42:35   8257s] TotalInstCnt at PhyDesignMc Initialization: 39,260
[08/27 00:42:35   8257s] ### Creating PhyDesignMc, finished. totSessionCpu=2:17:38 mem=3098.4M
[08/27 00:42:35   8257s] 
[08/27 00:42:35   8257s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[08/27 00:42:35   8257s] ### Creating LA Mngr. totSessionCpu=2:17:38 mem=3098.4M
[08/27 00:42:35   8257s] ### Creating LA Mngr, finished. totSessionCpu=2:17:38 mem=3098.4M
[08/27 00:42:36   8259s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/27 00:42:36   8259s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[08/27 00:42:36   8259s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/27 00:42:36   8259s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[08/27 00:42:36   8259s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/27 00:42:36   8259s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[08/27 00:42:36   8260s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/27 00:42:36   8260s] Info: violation cost 4.613750 (cap = 0.000000, tran = 4.613750, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/27 00:42:36   8260s] |    64|   207|    -5.06|    39|    71|   -15.02|  1511|  1511|     0|     0|    -0.77|   -83.75|       0|       0|       0|  70.91|          |         |
[08/27 00:42:37   8261s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[08/27 00:42:37   8261s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/27 00:42:37   8261s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/27 00:42:37   8261s] |    45|    90|    -5.06|    39|    71|   -15.02|  1511|  1511|     0|     0|    -0.77|   -81.24|       8|       2|       9|  70.92| 0:00:01.0|  3620.8M|
[08/27 00:42:37   8261s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[08/27 00:42:37   8261s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/27 00:42:37   8261s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/27 00:42:37   8261s] |    45|    90|    -5.06|    39|    71|   -15.02|  1511|  1511|     0|     0|    -0.77|   -81.24|       0|       0|       0|  70.92| 0:00:00.0|  3620.8M|
[08/27 00:42:37   8261s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/27 00:42:37   8261s] 
[08/27 00:42:37   8261s] ###############################################################################
[08/27 00:42:37   8261s] #
[08/27 00:42:37   8261s] #  Large fanout net report:  
[08/27 00:42:37   8261s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[08/27 00:42:37   8261s] #     - current density: 70.92
[08/27 00:42:37   8261s] #
[08/27 00:42:37   8261s] #  List of high fanout nets:
[08/27 00:42:37   8261s] #
[08/27 00:42:37   8261s] ###############################################################################
[08/27 00:42:37   8261s] 
[08/27 00:42:37   8261s] 
[08/27 00:42:37   8261s] =======================================================================
[08/27 00:42:37   8261s]                 Reasons for remaining drv violations
[08/27 00:42:37   8261s] =======================================================================
[08/27 00:42:37   8261s] *info: Total 45 net(s) have violations which can't be fixed by DRV optimization.
[08/27 00:42:37   8261s] 
[08/27 00:42:37   8261s] MultiBuffering failure reasons
[08/27 00:42:37   8261s] ------------------------------------------------
[08/27 00:42:37   8261s] *info:    32 net(s): Could not be fixed because it is multi driver net.
[08/27 00:42:37   8261s] *info:    13 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[08/27 00:42:37   8261s] 
[08/27 00:42:37   8261s] 
[08/27 00:42:37   8261s] *** Finish DRV Fixing (cpu=0:00:01.8 real=0:00:01.0 mem=3620.8M) ***
[08/27 00:42:37   8261s] 
[08/27 00:42:37   8261s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3620.8M
[08/27 00:42:37   8261s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3620.8M
[08/27 00:42:37   8261s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3620.8M
[08/27 00:42:37   8261s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.062, REAL:0.062, MEM:3620.8M
[08/27 00:42:37   8261s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.136, REAL:0.137, MEM:3620.8M
[08/27 00:42:37   8261s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.136, REAL:0.137, MEM:3620.8M
[08/27 00:42:37   8261s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3813761.27
[08/27 00:42:37   8261s] OPERPROF: Starting RefinePlace at level 1, MEM:3620.8M
[08/27 00:42:37   8261s] *** Starting refinePlace (2:17:42 mem=3620.8M) ***
[08/27 00:42:37   8261s] Total net bbox length = 1.420e+06 (7.287e+05 6.909e+05) (ext = 4.284e+04)
[08/27 00:42:37   8261s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 00:42:37   8261s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3620.8M
[08/27 00:42:37   8261s] Starting refinePlace ...
[08/27 00:42:37   8261s] 
[08/27 00:42:37   8261s] Running Spiral MT with 8 threads  fetchWidth=196 
[08/27 00:42:38   8263s] Move report: legalization moves 29 insts, mean move: 4.16 um, max move: 13.44 um
[08/27 00:42:38   8263s] 	Max move on inst (i_croc_soc/i_croc/i_uart/ictc_preCTS_FE_RC_2283_0): (871.68, 1387.92) --> (885.12, 1387.92)
[08/27 00:42:38   8263s] [CPU] RefinePlace/Legalization (cpu=0:00:01.5, real=0:00:01.0, mem=3642.1MB) @(2:17:42 - 2:17:43).
[08/27 00:42:38   8263s] Move report: Detail placement moves 29 insts, mean move: 4.16 um, max move: 13.44 um
[08/27 00:42:38   8263s] 	Max move on inst (i_croc_soc/i_croc/i_uart/ictc_preCTS_FE_RC_2283_0): (871.68, 1387.92) --> (885.12, 1387.92)
[08/27 00:42:38   8263s] 	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 3642.1MB
[08/27 00:42:38   8263s] Statistics of distance of Instance movement in refine placement:
[08/27 00:42:38   8263s]   maximum (X+Y) =        13.44 um
[08/27 00:42:38   8263s]   inst (i_croc_soc/i_croc/i_uart/ictc_preCTS_FE_RC_2283_0) with max move: (871.68, 1387.92) -> (885.12, 1387.92)
[08/27 00:42:38   8263s]   mean    (X+Y) =         4.16 um
[08/27 00:42:38   8263s] Summary Report:
[08/27 00:42:38   8263s] Instances move: 29 (out of 39270 movable)
[08/27 00:42:38   8263s] Instances flipped: 0
[08/27 00:42:38   8263s] Mean displacement: 4.16 um
[08/27 00:42:38   8263s] Max displacement: 13.44 um (Instance: i_croc_soc/i_croc/i_uart/ictc_preCTS_FE_RC_2283_0) (871.68, 1387.92) -> (885.12, 1387.92)
[08/27 00:42:38   8263s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_inv_1
[08/27 00:42:38   8263s] Total instances moved : 29
[08/27 00:42:38   8263s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.599, REAL:1.040, MEM:3642.1M
[08/27 00:42:38   8263s] Total net bbox length = 1.420e+06 (7.288e+05 6.910e+05) (ext = 4.285e+04)
[08/27 00:42:38   8263s] Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 3642.1MB
[08/27 00:42:38   8263s] [CPU] RefinePlace/total (cpu=0:00:01.7, real=0:00:01.0, mem=3642.1MB) @(2:17:42 - 2:17:43).
[08/27 00:42:38   8263s] *** Finished refinePlace (2:17:43 mem=3642.1M) ***
[08/27 00:42:38   8263s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3813761.27
[08/27 00:42:38   8263s] OPERPROF: Finished RefinePlace at level 1, CPU:1.745, REAL:1.188, MEM:3642.1M
[08/27 00:42:38   8263s] *** maximum move = 13.44 um ***
[08/27 00:42:38   8263s] *** Finished re-routing un-routed nets (3642.1M) ***
[08/27 00:42:39   8263s] OPERPROF: Starting DPlace-Init at level 1, MEM:3642.1M
[08/27 00:42:39   8263s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3642.1M
[08/27 00:42:39   8264s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.045, REAL:0.045, MEM:3642.1M
[08/27 00:42:39   8264s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.097, REAL:0.097, MEM:3642.1M
[08/27 00:42:39   8264s] 
[08/27 00:42:39   8264s] *** Finish Physical Update (cpu=0:00:03.0 real=0:00:02.0 mem=3642.1M) ***
[08/27 00:42:39   8264s] TotalInstCnt at PhyDesignMc Destruction: 39,270
[08/27 00:42:39   8264s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3813761.14
[08/27 00:42:39   8264s] *** DrvOpt [finish] : cpu/real = 0:00:07.1/0:00:04.3 (1.6), totSession cpu/real = 2:17:44.4/0:35:36.2 (3.9), mem = 3434.2M
[08/27 00:42:39   8264s] 
[08/27 00:42:39   8264s] =============================================================================================
[08/27 00:42:39   8264s]  Step TAT Report for DrvOpt #5
[08/27 00:42:39   8264s] =============================================================================================
[08/27 00:42:39   8264s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/27 00:42:39   8264s] ---------------------------------------------------------------------------------------------
[08/27 00:42:39   8264s] [ RefinePlace            ]      1   0:00:02.2  (  49.1 % )     0:00:02.2 /  0:00:03.0    1.4
[08/27 00:42:39   8264s] [ SlackTraversorInit     ]      1   0:00:00.3  (   6.5 % )     0:00:00.3 /  0:00:00.3    1.0
[08/27 00:42:39   8264s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 00:42:39   8264s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   8.2 % )     0:00:00.4 /  0:00:00.4    1.0
[08/27 00:42:39   8264s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   3.1 % )     0:00:00.1 /  0:00:00.2    1.2
[08/27 00:42:39   8264s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 00:42:39   8264s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:00.2 /  0:00:00.6    3.4
[08/27 00:42:39   8264s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 00:42:39   8264s] [ OptEval                ]      3   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.2    4.9
[08/27 00:42:39   8264s] [ OptCommit              ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.6
[08/27 00:42:39   8264s] [ IncrTimingUpdate       ]      2   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.3    3.2
[08/27 00:42:39   8264s] [ PostCommitDelayCalc    ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.1    4.2
[08/27 00:42:39   8264s] [ DrvFindVioNets         ]      3   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.4    5.8
[08/27 00:42:39   8264s] [ DrvComputeSummary      ]      3   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.3    3.6
[08/27 00:42:39   8264s] [ MISC                   ]          0:00:01.1  (  25.5 % )     0:00:01.1 /  0:00:02.1    1.8
[08/27 00:42:39   8264s] ---------------------------------------------------------------------------------------------
[08/27 00:42:39   8264s]  DrvOpt #5 TOTAL                    0:00:04.4  ( 100.0 % )     0:00:04.4 /  0:00:07.2    1.6
[08/27 00:42:39   8264s] ---------------------------------------------------------------------------------------------
[08/27 00:42:39   8264s] 
[08/27 00:42:39   8264s] End: GigaOpt postEco DRV Optimization
[08/27 00:42:39   8264s] 
[08/27 00:42:39   8264s] Active setup views:
[08/27 00:42:39   8264s]  func_view_wc
[08/27 00:42:39   8264s]   Dominating endpoints: 0
[08/27 00:42:39   8264s]   Dominating TNS: -0.000
[08/27 00:42:39   8264s] 
[08/27 00:42:40   8265s] Extraction called for design 'croc_chip' of instances=46198 and nets=46039 using extraction engine 'preRoute' .
[08/27 00:42:40   8265s] PreRoute RC Extraction called for design croc_chip.
[08/27 00:42:40   8265s] RC Extraction called in multi-corner(1) mode.
[08/27 00:42:40   8265s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/27 00:42:40   8265s] Type 'man IMPEXT-6197' for more detail.
[08/27 00:42:40   8265s] RCMode: PreRoute
[08/27 00:42:40   8265s]       RC Corner Indexes            0   
[08/27 00:42:40   8265s] Capacitance Scaling Factor   : 1.00000 
[08/27 00:42:40   8265s] Resistance Scaling Factor    : 1.00000 
[08/27 00:42:40   8265s] Clock Cap. Scaling Factor    : 1.00000 
[08/27 00:42:40   8265s] Clock Res. Scaling Factor    : 1.00000 
[08/27 00:42:40   8265s] Shrink Factor                : 1.00000
[08/27 00:42:40   8265s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/27 00:42:40   8265s] RC Grid backup saved.
[08/27 00:42:40   8265s] LayerId::1 widthSet size::1
[08/27 00:42:40   8265s] LayerId::2 widthSet size::1
[08/27 00:42:40   8265s] LayerId::3 widthSet size::1
[08/27 00:42:40   8265s] LayerId::4 widthSet size::1
[08/27 00:42:40   8265s] LayerId::5 widthSet size::1
[08/27 00:42:40   8265s] LayerId::6 widthSet size::1
[08/27 00:42:40   8265s] LayerId::7 widthSet size::1
[08/27 00:42:40   8265s] Skipped RC grid update for preRoute extraction.
[08/27 00:42:40   8265s] Initializing multi-corner resistance tables ...
[08/27 00:42:40   8265s] {RT default_rc_corner 0 4 4 0}
[08/27 00:42:40   8265s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.295326 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.833700 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[08/27 00:42:40   8265s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 3409.566M)
[08/27 00:42:40   8265s] Skewing Data Summary (End_of_FINAL)
[08/27 00:42:41   8267s] --------------------------------------------------
[08/27 00:42:41   8267s]  Total skewed count:68   (Analysis view: func_view_wc)
[08/27 00:42:41   8267s]  Advancing count:68, Max:-300.0(ps) Min:-85.3(ps) Total:-19098.0(ps)
[08/27 00:42:41   8267s]  Delaying  count:0
[08/27 00:42:41   8267s] --------------------------------------------------
[08/27 00:42:41   8267s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3409.57 MB )
[08/27 00:42:41   8267s] (I)       Started Loading and Dumping File ( Curr Mem: 3409.57 MB )
[08/27 00:42:41   8267s] (I)       Reading DB...
[08/27 00:42:41   8267s] (I)       Read data from FE... (mem=3409.6M)
[08/27 00:42:41   8267s] (I)       Read nodes and places... (mem=3409.6M)
[08/27 00:42:41   8267s] (I)       Done Read nodes and places (cpu=0.064s, mem=3409.6M)
[08/27 00:42:41   8267s] (I)       Read nets... (mem=3409.6M)
[08/27 00:42:41   8267s] (I)       Done Read nets (cpu=0.145s, mem=3409.6M)
[08/27 00:42:41   8267s] (I)       Done Read data from FE (cpu=0.209s, mem=3409.6M)
[08/27 00:42:41   8267s] (I)       before initializing RouteDB syMemory usage = 3409.6 MB
[08/27 00:42:41   8267s] (I)       == Non-default Options ==
[08/27 00:42:41   8267s] (I)       Build term to term wires                           : false
[08/27 00:42:41   8267s] (I)       Maximum routing layer                              : 4
[08/27 00:42:41   8267s] (I)       Number threads                                     : 8
[08/27 00:42:41   8267s] (I)       Counted 50681 PG shapes. We will not process PG shapes layer by layer.
[08/27 00:42:41   8267s] (I)       Use row-based GCell size
[08/27 00:42:41   8267s] (I)       GCell unit size  : 3780
[08/27 00:42:41   8267s] (I)       GCell multiplier : 1
[08/27 00:42:41   8267s] (I)       build grid graph
[08/27 00:42:41   8267s] (I)       build grid graph start
[08/27 00:42:41   8267s] [NR-eGR] Track table information for default rule: 
[08/27 00:42:41   8267s] [NR-eGR] Metal1 has no routable track
[08/27 00:42:41   8267s] [NR-eGR] Metal2 has single uniform track structure
[08/27 00:42:41   8267s] [NR-eGR] Metal3 has single uniform track structure
[08/27 00:42:41   8267s] [NR-eGR] Metal4 has single uniform track structure
[08/27 00:42:41   8267s] (I)       build grid graph end
[08/27 00:42:41   8267s] (I)       ===========================================================================
[08/27 00:42:41   8267s] (I)       == Report All Rule Vias ==
[08/27 00:42:41   8267s] (I)       ===========================================================================
[08/27 00:42:41   8267s] (I)        Via Rule : (Default)
[08/27 00:42:41   8267s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/27 00:42:41   8267s] (I)       ---------------------------------------------------------------------------
[08/27 00:42:41   8267s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/27 00:42:41   8267s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/27 00:42:41   8267s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/27 00:42:41   8267s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/27 00:42:41   8267s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/27 00:42:41   8267s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/27 00:42:41   8267s] (I)       ===========================================================================
[08/27 00:42:41   8267s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 3409.57 MB )
[08/27 00:42:41   8267s] (I)       Num PG vias on layer 2 : 0
[08/27 00:42:41   8267s] (I)       Num PG vias on layer 3 : 0
[08/27 00:42:41   8267s] (I)       Num PG vias on layer 4 : 0
[08/27 00:42:41   8267s] [NR-eGR] Read 62330 PG shapes
[08/27 00:42:41   8267s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3409.57 MB )
[08/27 00:42:41   8267s] [NR-eGR] #Routing Blockages  : 0
[08/27 00:42:41   8267s] [NR-eGR] #Instance Blockages : 7028
[08/27 00:42:41   8267s] [NR-eGR] #PG Blockages       : 62330
[08/27 00:42:41   8267s] [NR-eGR] #Halo Blockages     : 0
[08/27 00:42:41   8267s] [NR-eGR] #Boundary Blockages : 0
[08/27 00:42:41   8267s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/27 00:42:41   8267s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/27 00:42:41   8267s] (I)       readDataFromPlaceDB
[08/27 00:42:41   8267s] (I)       Read net information..
[08/27 00:42:41   8267s] [NR-eGR] Read numTotalNets=39928  numIgnoredNets=48
[08/27 00:42:41   8267s] (I)       Read testcase time = 0.018 seconds
[08/27 00:42:41   8267s] 
[08/27 00:42:41   8267s] (I)       early_global_route_priority property id does not exist.
[08/27 00:42:41   8267s] (I)       Start initializing grid graph
[08/27 00:42:41   8267s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/27 00:42:41   8267s] (I)       End initializing grid graph
[08/27 00:42:41   8267s] (I)       Model blockages into capacity
[08/27 00:42:41   8267s] (I)       Read Num Blocks=91288  Num Prerouted Wires=0  Num CS=0
[08/27 00:42:41   8267s] (I)       Started Modeling ( Curr Mem: 3409.57 MB )
[08/27 00:42:41   8267s] (I)       Layer 1 (H) : #blockages 59804 : #preroutes 0
[08/27 00:42:41   8267s] (I)       Layer 2 (V) : #blockages 20920 : #preroutes 0
[08/27 00:42:41   8267s] (I)       Layer 3 (H) : #blockages 10564 : #preroutes 0
[08/27 00:42:41   8267s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3409.57 MB )
[08/27 00:42:41   8267s] (I)       -- layer congestion ratio --
[08/27 00:42:41   8267s] (I)       Layer 1 : 0.100000
[08/27 00:42:41   8267s] (I)       Layer 2 : 0.700000
[08/27 00:42:41   8267s] (I)       Layer 3 : 0.700000
[08/27 00:42:41   8267s] (I)       Layer 4 : 0.700000
[08/27 00:42:41   8267s] (I)       ----------------------------
[08/27 00:42:41   8267s] (I)       Number of ignored nets = 48
[08/27 00:42:41   8267s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/27 00:42:41   8267s] (I)       Number of clock nets = 7.  Ignored: No
[08/27 00:42:41   8267s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/27 00:42:41   8267s] (I)       Number of special nets = 0.  Ignored: Yes
[08/27 00:42:41   8267s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/27 00:42:41   8267s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/27 00:42:41   8267s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/27 00:42:41   8267s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/27 00:42:41   8267s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/27 00:42:41   8267s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[08/27 00:42:41   8267s] (I)       Before initializing Early Global Route syMemory usage = 3409.6 MB
[08/27 00:42:41   8267s] (I)       Ndr track 0 does not exist
[08/27 00:42:41   8267s] (I)       ---------------------Grid Graph Info--------------------
[08/27 00:42:41   8267s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/27 00:42:41   8267s] (I)       Core area           : (389760, 390000) - (1450560, 1450020)
[08/27 00:42:41   8267s] (I)       Site width          :   480  (dbu)
[08/27 00:42:41   8267s] (I)       Row height          :  3780  (dbu)
[08/27 00:42:41   8267s] (I)       GCell width         :  3780  (dbu)
[08/27 00:42:41   8267s] (I)       GCell height        :  3780  (dbu)
[08/27 00:42:41   8267s] (I)       Grid                :   487   487     4
[08/27 00:42:41   8267s] (I)       Layer numbers       :     1     2     3     4
[08/27 00:42:41   8267s] (I)       Vertical capacity   :     0     0  3780     0
[08/27 00:42:41   8267s] (I)       Horizontal capacity :     0  3780     0  3780
[08/27 00:42:41   8267s] (I)       Default wire width  :   160   200   200   200
[08/27 00:42:41   8267s] (I)       Default wire space  :   180   210   210   210
[08/27 00:42:41   8267s] (I)       Default wire pitch  :   340   410   410   410
[08/27 00:42:41   8267s] (I)       Default pitch size  :   340   420   480   420
[08/27 00:42:41   8267s] (I)       First track coord   :     0   240   480   240
[08/27 00:42:41   8267s] (I)       Num tracks per GCell: 11.12  9.00  7.88  9.00
[08/27 00:42:41   8267s] (I)       Total num of tracks :     0  4381  3833  4381
[08/27 00:42:41   8267s] (I)       Num of masks        :     1     1     1     1
[08/27 00:42:41   8267s] (I)       Num of trim masks   :     0     0     0     0
[08/27 00:42:41   8267s] (I)       --------------------------------------------------------
[08/27 00:42:41   8267s] 
[08/27 00:42:41   8267s] [NR-eGR] ============ Routing rule table ============
[08/27 00:42:41   8267s] [NR-eGR] Rule id: 0  Nets: 39880 
[08/27 00:42:41   8267s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/27 00:42:41   8267s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/27 00:42:41   8267s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 00:42:41   8267s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 00:42:41   8267s] [NR-eGR] ========================================
[08/27 00:42:41   8267s] [NR-eGR] 
[08/27 00:42:41   8267s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/27 00:42:41   8267s] (I)       blocked tracks on layer2 : = 860977 / 2133547 (40.35%)
[08/27 00:42:41   8267s] (I)       blocked tracks on layer3 : = 762503 / 1866671 (40.85%)
[08/27 00:42:41   8267s] (I)       blocked tracks on layer4 : = 797679 / 2133547 (37.39%)
[08/27 00:42:41   8267s] (I)       After initializing Early Global Route syMemory usage = 3409.6 MB
[08/27 00:42:41   8267s] (I)       Finished Loading and Dumping File ( CPU: 0.38 sec, Real: 0.38 sec, Curr Mem: 3409.57 MB )
[08/27 00:42:41   8267s] (I)       Reset routing kernel
[08/27 00:42:41   8267s] (I)       Started Global Routing ( Curr Mem: 3409.57 MB )
[08/27 00:42:41   8267s] (I)       ============= Initialization =============
[08/27 00:42:41   8267s] (I)       totalPins=135838  totalGlobalPin=128771 (94.80%)
[08/27 00:42:41   8267s] (I)       Started Net group 1 ( Curr Mem: 3409.57 MB )
[08/27 00:42:41   8267s] (I)       Started Build MST ( Curr Mem: 3409.57 MB )
[08/27 00:42:41   8267s] (I)       Generate topology with 8 threads
[08/27 00:42:41   8267s] (I)       Finished Build MST ( CPU: 0.07 sec, Real: 0.02 sec, Curr Mem: 3429.57 MB )
[08/27 00:42:41   8267s] (I)       total 2D Cap : 3778625 = (2659962 H, 1118663 V)
[08/27 00:42:41   8268s] [NR-eGR] Layer group 1: route 39880 net(s) in layer range [2, 4]
[08/27 00:42:41   8268s] (I)       
[08/27 00:42:41   8268s] (I)       ============  Phase 1a Route ============
[08/27 00:42:41   8268s] (I)       Started Phase 1a ( Curr Mem: 3410.30 MB )
[08/27 00:42:41   8268s] (I)       Started Pattern routing ( Curr Mem: 3410.30 MB )
[08/27 00:42:41   8268s] (I)       Finished Pattern routing ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 3410.30 MB )
[08/27 00:42:41   8268s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3410.30 MB )
[08/27 00:42:42   8268s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 165
[08/27 00:42:42   8268s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3410.30 MB )
[08/27 00:42:42   8268s] (I)       Usage: 446093 = (236710 H, 209383 V) = (8.90% H, 18.72% V) = (8.948e+05um H, 7.915e+05um V)
[08/27 00:42:42   8268s] (I)       Finished Phase 1a ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 3410.30 MB )
[08/27 00:42:42   8268s] (I)       
[08/27 00:42:42   8268s] (I)       ============  Phase 1b Route ============
[08/27 00:42:42   8268s] (I)       Started Phase 1b ( Curr Mem: 3410.30 MB )
[08/27 00:42:42   8268s] (I)       Started Monotonic routing ( Curr Mem: 3410.30 MB )
[08/27 00:42:42   8268s] (I)       Finished Monotonic routing ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3410.30 MB )
[08/27 00:42:42   8268s] (I)       Usage: 446934 = (237219 H, 209715 V) = (8.92% H, 18.75% V) = (8.967e+05um H, 7.927e+05um V)
[08/27 00:42:42   8268s] (I)       Overflow of layer group 1: 0.78% H + 2.70% V. EstWL: 1.689411e+06um
[08/27 00:42:42   8268s] (I)       Finished Phase 1b ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3410.30 MB )
[08/27 00:42:42   8268s] (I)       
[08/27 00:42:42   8268s] (I)       ============  Phase 1c Route ============
[08/27 00:42:42   8268s] (I)       Started Phase 1c ( Curr Mem: 3410.30 MB )
[08/27 00:42:42   8268s] (I)       Started Two level routing ( Curr Mem: 3410.30 MB )
[08/27 00:42:42   8268s] (I)       Level2 Grid: 98 x 98
[08/27 00:42:42   8268s] (I)       Started Two Level Routing ( Curr Mem: 3410.30 MB )
[08/27 00:42:42   8268s] (I)       Finished Two Level Routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3410.30 MB )
[08/27 00:42:42   8268s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 3410.30 MB )
[08/27 00:42:42   8268s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3410.30 MB )
[08/27 00:42:42   8268s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3410.30 MB )
[08/27 00:42:42   8268s] (I)       Finished Two level routing ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3410.30 MB )
[08/27 00:42:42   8268s] (I)       Usage: 450902 = (240454 H, 210448 V) = (9.04% H, 18.81% V) = (9.089e+05um H, 7.955e+05um V)
[08/27 00:42:42   8268s] (I)       Finished Phase 1c ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3410.30 MB )
[08/27 00:42:42   8268s] (I)       
[08/27 00:42:42   8268s] (I)       ============  Phase 1d Route ============
[08/27 00:42:42   8268s] (I)       Started Phase 1d ( Curr Mem: 3410.30 MB )
[08/27 00:42:42   8268s] (I)       Started Detoured routing ( Curr Mem: 3410.30 MB )
[08/27 00:42:42   8268s] (I)       Finished Detoured routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3410.30 MB )
[08/27 00:42:42   8268s] (I)       Usage: 450905 = (240459 H, 210446 V) = (9.04% H, 18.81% V) = (9.089e+05um H, 7.955e+05um V)
[08/27 00:42:42   8268s] (I)       Finished Phase 1d ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3410.30 MB )
[08/27 00:42:42   8268s] (I)       
[08/27 00:42:42   8268s] (I)       ============  Phase 1e Route ============
[08/27 00:42:42   8268s] (I)       Started Phase 1e ( Curr Mem: 3410.30 MB )
[08/27 00:42:42   8268s] (I)       Started Route legalization ( Curr Mem: 3410.30 MB )
[08/27 00:42:42   8268s] (I)       Started Legalize Blockage Violations ( Curr Mem: 3410.30 MB )
[08/27 00:42:42   8268s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3410.30 MB )
[08/27 00:42:42   8268s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3410.30 MB )
[08/27 00:42:42   8268s] (I)       Usage: 450905 = (240459 H, 210446 V) = (9.04% H, 18.81% V) = (9.089e+05um H, 7.955e+05um V)
[08/27 00:42:42   8268s] [NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 1.81% V. EstWL: 1.704421e+06um
[08/27 00:42:42   8268s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3410.30 MB )
[08/27 00:42:42   8268s] (I)       Started Layer assignment ( Curr Mem: 3410.30 MB )
[08/27 00:42:42   8268s] (I)       Current Layer assignment [Initialization] ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3410.30 MB )
[08/27 00:42:42   8268s] (I)       Running layer assignment with 8 threads
[08/27 00:42:42   8269s] (I)       Finished Layer assignment ( CPU: 0.65 sec, Real: 0.19 sec, Curr Mem: 3411.04 MB )
[08/27 00:42:42   8269s] (I)       Finished Net group 1 ( CPU: 1.12 sec, Real: 0.61 sec, Curr Mem: 3411.04 MB )
[08/27 00:42:42   8269s] (I)       
[08/27 00:42:42   8269s] (I)       ============  Phase 1l Route ============
[08/27 00:42:42   8269s] (I)       Started Phase 1l ( Curr Mem: 3411.04 MB )
[08/27 00:42:42   8269s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3411.04 MB )
[08/27 00:42:42   8269s] (I)       
[08/27 00:42:42   8269s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/27 00:42:42   8269s] [NR-eGR]                        OverCon           OverCon           OverCon            
[08/27 00:42:42   8269s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[08/27 00:42:42   8269s] [NR-eGR]       Layer              (1-4)             (5-8)             (9-9)    OverCon 
[08/27 00:42:42   8269s] [NR-eGR] --------------------------------------------------------------------------------
[08/27 00:42:42   8269s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/27 00:42:42   8269s] [NR-eGR]  Metal2  (2)       158( 0.10%)        17( 0.01%)         3( 0.00%)   ( 0.11%) 
[08/27 00:42:42   8269s] [NR-eGR]  Metal3  (3)      2856( 1.78%)         8( 0.00%)         0( 0.00%)   ( 1.78%) 
[08/27 00:42:42   8269s] [NR-eGR]  Metal4  (4)        43( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[08/27 00:42:42   8269s] [NR-eGR] --------------------------------------------------------------------------------
[08/27 00:42:42   8269s] [NR-eGR] Total             3057( 0.63%)        25( 0.01%)         3( 0.00%)   ( 0.64%) 
[08/27 00:42:42   8269s] [NR-eGR] 
[08/27 00:42:42   8269s] (I)       Finished Global Routing ( CPU: 1.15 sec, Real: 0.64 sec, Curr Mem: 3411.04 MB )
[08/27 00:42:42   8269s] (I)       total 2D Cap : 3796742 = (2676294 H, 1120448 V)
[08/27 00:42:42   8269s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.02% H + 1.78% V
[08/27 00:42:42   8269s] [NR-eGR] Overflow after Early Global Route 0.03% H + 2.02% V
[08/27 00:42:42   8269s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.56 sec, Real: 1.06 sec, Curr Mem: 3411.04 MB )
[08/27 00:42:42   8269s] OPERPROF: Starting HotSpotCal at level 1, MEM:3411.0M
[08/27 00:42:42   8269s] [hotspot] +------------+---------------+---------------+
[08/27 00:42:42   8269s] [hotspot] |            |   max hotspot | total hotspot |
[08/27 00:42:42   8269s] [hotspot] +------------+---------------+---------------+
[08/27 00:42:42   8269s] [hotspot] | normalized |          5.25 |         42.43 |
[08/27 00:42:42   8269s] [hotspot] +------------+---------------+---------------+
[08/27 00:42:42   8269s] Local HotSpot Analysis: normalized max congestion hotspot area = 5.25, normalized total congestion hotspot area = 42.43 (area is in unit of 4 std-cell row bins)
[08/27 00:42:42   8269s] [hotspot] max/total 5.25/42.43, big hotspot (>10) total 7.21
[08/27 00:42:42   8269s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[08/27 00:42:42   8269s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:42:42   8269s] [hotspot] | top |            hotspot bbox             | hotspot score |
[08/27 00:42:42   8269s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:42:42   8269s] [hotspot] |  1  |  1119.30   756.66  1179.78   817.14 |        5.25   |
[08/27 00:42:42   8269s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:42:42   8269s] [hotspot] |  2  |  1119.30   968.34  1179.78  1028.82 |        3.74   |
[08/27 00:42:42   8269s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:42:42   8269s] [hotspot] |  3  |   968.10  1240.50  1028.58  1300.98 |        3.61   |
[08/27 00:42:42   8269s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:42:42   8269s] [hotspot] |  4  |   484.26   907.86   544.74   968.34 |        3.28   |
[08/27 00:42:42   8269s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:42:42   8269s] [hotspot] |  5  |   544.74   544.98   605.22   605.46 |        3.15   |
[08/27 00:42:42   8269s] [hotspot] +-----+-------------------------------------+---------------+
[08/27 00:42:42   8269s] Top 5 hotspots total area: 19.02
[08/27 00:42:42   8269s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.026, REAL:0.017, MEM:3411.0M
[08/27 00:42:42   8269s] Starting delay calculation for Setup views
[08/27 00:42:42   8269s] #################################################################################
[08/27 00:42:42   8269s] # Design Stage: PreRoute
[08/27 00:42:42   8269s] # Design Name: croc_chip
[08/27 00:42:42   8269s] # Design Mode: 130nm
[08/27 00:42:42   8269s] # Analysis Mode: MMMC OCV 
[08/27 00:42:42   8269s] # Parasitics Mode: No SPEF/RCDB
[08/27 00:42:42   8269s] # Signoff Settings: SI Off 
[08/27 00:42:42   8269s] #################################################################################
[08/27 00:42:42   8269s] Topological Sorting (REAL = 0:00:00.0, MEM = 3409.0M, InitMEM = 3409.0M)
[08/27 00:42:42   8270s] Calculate early delays in OCV mode...
[08/27 00:42:42   8270s] Calculate late delays in OCV mode...
[08/27 00:42:42   8270s] Start delay calculation (fullDC) (8 T). (MEM=3409.04)
[08/27 00:42:43   8270s] End AAE Lib Interpolated Model. (MEM=3434.19 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/27 00:42:44   8278s] Total number of fetched objects 44789
[08/27 00:42:44   8278s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[08/27 00:42:44   8278s] End delay calculation. (MEM=3421.27 CPU=0:00:06.8 REAL=0:00:01.0)
[08/27 00:42:44   8278s] End delay calculation (fullDC). (MEM=3421.27 CPU=0:00:08.4 REAL=0:00:02.0)
[08/27 00:42:44   8278s] *** CDM Built up (cpu=0:00:09.5  real=0:00:02.0  mem= 3421.3M) ***
[08/27 00:42:44   8280s] *** Done Building Timing Graph (cpu=0:00:11.1 real=0:00:02.0 totSessionCpu=2:18:00 mem=3421.3M)
[08/27 00:42:44   8280s] Reported timing to dir ./timingReports
[08/27 00:42:44   8280s] **optDesign ... cpu = 1:59:25, real = 0:27:26, mem = 2158.5M, totSessionCpu=2:18:00 **
[08/27 00:42:44   8280s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3073.3M
[08/27 00:42:45   8280s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.044, REAL:0.044, MEM:3073.3M
[08/27 00:42:47   8283s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.774  | -0.337  | -0.615  | -0.774  |   N/A   |  6.748  |  0.006  |  0.381  |
|           TNS (ns):| -79.162 | -61.917 | -15.967 | -1.279  |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|  1061   |  1027   |   32    |    2    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10633  |  10066  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.122   |    169 (169)     |
|   max_tran     |      0 (0)       |   0.000    |     39 (78)      |
|   max_fanout   |   1511 (1511)    |    -63     |   1513 (1513)    |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.920%
Routing Overflow: 0.03% H and 2.02% V
------------------------------------------------------------
**optDesign ... cpu = 1:59:28, real = 0:27:29, mem = 2152.4M, totSessionCpu=2:18:03 **
[08/27 00:42:47   8283s] *** Finished optDesign ***
[08/27 00:42:47   8283s] 
[08/27 00:42:47   8283s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  1:59:46 real=  0:27:36)
[08/27 00:42:47   8283s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:04.8 real=0:00:02.8)
[08/27 00:42:47   8283s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=  0:01:33 real=0:00:24.5)
[08/27 00:42:47   8283s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=  0:01:07 real=0:00:21.9)
[08/27 00:42:47   8283s] 	OPT_RUNTIME:            rePlace (count =  3): (cpu=  1:08:58 real=  0:14:56)
[08/27 00:42:47   8283s] 	OPT_RUNTIME:                tns (count =  3): (cpu=  0:10:47 real=  0:02:57)
[08/27 00:42:47   8283s] 	OPT_RUNTIME:                wns (count =  2): (cpu=  0:34:11 real=  0:07:45)
[08/27 00:42:47   8283s] Info: pop threads available for lower-level modules during optimization.
[08/27 00:42:47   8283s] Deleting Lib Analyzer.
[08/27 00:42:47   8283s] clean pInstBBox. size 0
[08/27 00:42:47   8283s]  *** Writing scheduling file: 'scheduling_file.cts.3813761' ***
[08/27 00:42:47   8283s] All LLGs are deleted
[08/27 00:42:47   8283s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3106.5M
[08/27 00:42:47   8283s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.002, REAL:0.002, MEM:3106.5M
[08/27 00:42:47   8283s] Deleting Cell Server ...
[08/27 00:42:47   8283s] #optDebug: fT-D <X 1 0 0 0>
[08/27 00:42:47   8283s] VSMManager cleared!
[08/27 00:42:47   8283s] **DIAG[/icd/cm_t1nb_001/INNOVUS201/Rel/20.10/main/lnx86_64_opt/20.10-p004_1/fe/src/sp/spTestCmds.c:1454:spiEndCacheCMUCmd]: Failed to end chaching CMU. Caching is not started yet.
[08/27 00:42:47   8283s] **place_opt_design ... cpu = 2:16:39, real = 0:32:26, mem = 3052.5M **
[08/27 00:42:47   8283s] *** Finished GigaPlace ***
[08/27 00:42:47   8283s] 
[08/27 00:42:47   8283s] *** Summary of all messages that are not suppressed in this session:
[08/27 00:42:47   8283s] Severity  ID               Count  Summary                                  
[08/27 00:42:47   8283s] WARNING   IMPEXT-6197          6  The Cap table file is not specified. Thi...
[08/27 00:42:47   8283s] WARNING   IMPESI-3194        696  Unable to interpolate for instance '%s' ...
[08/27 00:42:47   8283s] WARNING   IMPESI-3199        696  Unable to find proper library binding be...
[08/27 00:42:47   8283s] ERROR     IMPSP-100            7  Initialize non-Free memory pool <%s>.    
[08/27 00:42:47   8283s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[08/27 00:42:47   8283s] WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
[08/27 00:42:47   8283s] WARNING   IMPTR-2104           1  Layer %s: Pitch=%d is less than min widt...
[08/27 00:42:47   8283s] WARNING   IMPTR-2108           1  For layer M%d, the gaps of %d out of %d ...
[08/27 00:42:47   8283s] *** Message Summary: 1403 warning(s), 7 error(s)
[08/27 00:42:47   8283s] 
[08/27 00:42:47   8283s] 
[08/27 00:42:47   8283s] =============================================================================================
[08/27 00:42:47   8283s]  Final TAT Report for place_opt_design
[08/27 00:42:47   8283s] =============================================================================================
[08/27 00:42:47   8283s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/27 00:42:47   8283s] ---------------------------------------------------------------------------------------------
[08/27 00:42:47   8283s] [ WnsOpt                 ]      2   0:06:18.7  (  19.5 % )     0:07:44.6 /  0:34:11.2    4.4
[08/27 00:42:47   8283s] [ TnsOpt                 ]      3   0:02:37.5  (   8.1 % )     0:02:56.9 /  0:10:46.6    3.7
[08/27 00:42:47   8283s] [ GlobalOpt              ]      1   0:00:24.4  (   1.3 % )     0:00:24.4 /  0:01:32.6    3.8
[08/27 00:42:47   8283s] [ DrvOpt                 ]      5   0:00:26.3  (   1.4 % )     0:00:31.0 /  0:01:20.5    2.6
[08/27 00:42:47   8283s] [ SimplifyNetlist        ]      1   0:00:02.8  (   0.1 % )     0:00:02.8 /  0:00:04.8    1.7
[08/27 00:42:47   8283s] [ SkewClock              ]     17   0:00:02.9  (   0.2 % )     0:00:02.9 /  0:00:07.1    2.4
[08/27 00:42:47   8283s] [ AreaOpt                ]      8   0:01:22.6  (   4.2 % )     0:01:24.8 /  0:04:43.2    3.3
[08/27 00:42:47   8283s] [ ViewPruning            ]      9   0:00:00.8  (   0.0 % )     0:00:00.8 /  0:00:00.8    1.0
[08/27 00:42:47   8283s] [ IncrReplace            ]      3   0:14:55.5  (  46.0 % )     0:14:55.5 /  1:08:57.7    4.6
[08/27 00:42:47   8283s] [ RefinePlace            ]     17   0:00:45.3  (   2.3 % )     0:00:45.3 /  0:01:19.0    1.7
[08/27 00:42:47   8283s] [ TimingUpdate           ]      6   0:00:00.6  (   0.0 % )     0:00:07.1 /  0:00:32.9    4.6
[08/27 00:42:47   8283s] [ FullDelayCalc          ]      3   0:00:06.5  (   0.3 % )     0:00:06.5 /  0:00:29.7    4.5
[08/27 00:42:47   8283s] [ OptSummaryReport       ]      4   0:00:00.5  (   0.0 % )     0:00:09.5 /  0:00:32.3    3.4
[08/27 00:42:47   8283s] [ TimingReport           ]      4   0:00:00.5  (   0.0 % )     0:00:00.5 /  0:00:01.5    2.8
[08/27 00:42:47   8283s] [ DrvReport              ]      4   0:00:02.6  (   0.1 % )     0:00:02.6 /  0:00:04.3    1.7
[08/27 00:42:47   8283s] [ GenerateReports        ]      2   0:00:01.1  (   0.1 % )     0:00:01.1 /  0:00:03.9    3.5
[08/27 00:42:47   8283s] [ MISC                   ]          0:05:17.4  (  16.3 % )     0:05:17.4 /  0:17:55.2    3.4
[08/27 00:42:47   8283s] ---------------------------------------------------------------------------------------------
[08/27 00:42:47   8283s]  place_opt_design TOTAL             0:32:26.2  ( 100.0 % )     0:32:26.2 /  2:16:38.8    4.2
[08/27 00:42:47   8283s] ---------------------------------------------------------------------------------------------
[08/27 00:42:47   8283s] 
[08/27 00:42:47   8283s] OPERPROF: Starting checkPlace at level 1, MEM:3052.5M
[08/27 00:42:47   8283s] #spOpts: N=130 
[08/27 00:42:47   8283s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3052.5M
[08/27 00:42:47   8283s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3052.5M
[08/27 00:42:47   8283s] Core basic site is CoreSite
[08/27 00:42:47   8283s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 00:42:47   8283s] SiteArray: non-trimmed site array dimensions = 280 x 2210
[08/27 00:42:47   8283s] SiteArray: use 2,580,480 bytes
[08/27 00:42:47   8283s] SiteArray: current memory after site array memory allocation 3053.9M
[08/27 00:42:47   8283s] SiteArray: FP blocked sites are writable
[08/27 00:42:47   8283s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 00:42:47   8283s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3053.9M
[08/27 00:42:47   8283s] Process 50681 wires and vias for routing blockage analysis
[08/27 00:42:47   8283s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.160, REAL:0.023, MEM:3053.9M
[08/27 00:42:47   8283s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.346, REAL:0.067, MEM:3053.9M
[08/27 00:42:47   8283s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.352, REAL:0.073, MEM:3053.9M
[08/27 00:42:47   8283s] Begin checking placement ... (start mem=3052.5M, init mem=3053.9M)
[08/27 00:42:47   8284s] 
[08/27 00:42:47   8284s] Running CheckPlace using 8 threads!...
[08/27 00:42:47   8284s] 
[08/27 00:42:47   8284s] ...checkPlace MT is done!
[08/27 00:42:47   8284s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3053.9M
[08/27 00:42:47   8284s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.021, REAL:0.022, MEM:3053.9M
[08/27 00:42:47   8284s] Pre-route DRC Violation:	190
[08/27 00:42:47   8284s] *info: Placed = 46134          (Fixed = 6864)
[08/27 00:42:47   8284s] *info: Unplaced = 0           
[08/27 00:42:47   8284s] Placement Density:70.92%(625921/882568)
[08/27 00:42:47   8284s] Placement Density (including fixed std cells):71.40%(640780/897427)
[08/27 00:42:47   8284s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3053.9M
[08/27 00:42:47   8284s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.015, REAL:0.015, MEM:3053.9M
[08/27 00:42:47   8284s] Finished checkPlace (total: cpu=0:00:01.5, real=0:00:00.0; vio checks: cpu=0:00:01.1, real=0:00:00.0; mem=3053.9M)
[08/27 00:42:47   8284s] OPERPROF: Finished checkPlace at level 1, CPU:1.483, REAL:0.421, MEM:3053.9M
[08/27 18:58:50  14547s] -checkType setup                           # enums={setup hold}, default=setup, user setting
[08/27 18:58:56  14553s] Parsing file top.mtarpt...
[08/27 18:58:58  14556s] Creating Cell Server ...(0, 0, 0, 0)
[08/27 18:58:58  14556s] Summary for sequential cells identification: 
[08/27 18:58:58  14556s]   Identified SBFF number: 3
[08/27 18:58:58  14556s]   Identified MBFF number: 0
[08/27 18:58:58  14556s]   Identified SB Latch number: 0
[08/27 18:58:58  14556s]   Identified MB Latch number: 0
[08/27 18:58:58  14556s]   Not identified SBFF number: 0
[08/27 18:58:58  14556s]   Not identified MBFF number: 0
[08/27 18:58:58  14556s]   Not identified SB Latch number: 0
[08/27 18:58:58  14556s]   Not identified MB Latch number: 0
[08/27 18:58:58  14556s]   Number of sequential cells which are not FFs: 7
[08/27 18:58:58  14556s]  Visiting view : func_view_wc
[08/27 18:58:58  14556s]    : PowerDomain = none : Weighted F : unweighted  = 37.70 (1.000) with rcCorner = 0
[08/27 18:58:58  14556s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[08/27 18:58:58  14556s]  Visiting view : func_view_bc
[08/27 18:58:58  14556s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 0
[08/27 18:58:58  14556s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[08/27 18:58:58  14556s]  Setting StdDelay to 37.70
[08/27 18:58:58  14556s] Creating Cell Server, finished. 
[08/27 18:58:58  14556s] 
[08/27 18:58:58  14556s] Deleting Cell Server ...
[08/27 18:58:58  14556s] Creating Cell Server ...(0, 0, 0, 0)
[08/27 18:58:58  14556s] Summary for sequential cells identification: 
[08/27 18:58:58  14556s]   Identified SBFF number: 3
[08/27 18:58:58  14556s]   Identified MBFF number: 0
[08/27 18:58:58  14556s]   Identified SB Latch number: 0
[08/27 18:58:58  14556s]   Identified MB Latch number: 0
[08/27 18:58:58  14556s]   Not identified SBFF number: 0
[08/27 18:58:58  14556s]   Not identified MBFF number: 0
[08/27 18:58:58  14556s]   Not identified SB Latch number: 0
[08/27 18:58:58  14556s]   Not identified MB Latch number: 0
[08/27 18:58:58  14556s]   Number of sequential cells which are not FFs: 7
[08/27 18:58:58  14556s]  Visiting view : func_view_wc
[08/27 18:58:58  14556s]    : PowerDomain = none : Weighted F : unweighted  = 37.70 (1.000) with rcCorner = 0
[08/27 18:58:58  14556s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[08/27 18:58:58  14556s]  Visiting view : func_view_bc
[08/27 18:58:58  14556s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 0
[08/27 18:58:58  14556s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[08/27 18:58:58  14556s]  Setting StdDelay to 37.70
[08/27 18:58:58  14556s] Creating Cell Server, finished. 
[08/27 18:58:58  14556s] 
[08/27 18:58:58  14556s] Deleting Cell Server ...
[08/27 18:58:58  14556s] Creating Cell Server ...(0, 0, 0, 0)
[08/27 18:58:58  14556s] Summary for sequential cells identification: 
[08/27 18:58:58  14556s]   Identified SBFF number: 3
[08/27 18:58:58  14556s]   Identified MBFF number: 0
[08/27 18:58:58  14556s]   Identified SB Latch number: 0
[08/27 18:58:58  14556s]   Identified MB Latch number: 0
[08/27 18:58:58  14556s]   Not identified SBFF number: 0
[08/27 18:58:58  14556s]   Not identified MBFF number: 0
[08/27 18:58:58  14556s]   Not identified SB Latch number: 0
[08/27 18:58:58  14556s]   Not identified MB Latch number: 0
[08/27 18:58:58  14556s]   Number of sequential cells which are not FFs: 7
[08/27 18:58:58  14556s]  Visiting view : func_view_wc
[08/27 18:58:58  14556s]    : PowerDomain = none : Weighted F : unweighted  = 37.70 (1.000) with rcCorner = 0
[08/27 18:58:58  14556s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[08/27 18:58:58  14556s]  Visiting view : func_view_bc
[08/27 18:58:58  14556s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 0
[08/27 18:58:58  14556s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[08/27 18:58:58  14556s]  Setting StdDelay to 37.70
[08/27 18:58:58  14556s] Creating Cell Server, finished. 
[08/27 18:58:58  14556s] 
[08/27 18:58:58  14556s] Deleting Cell Server ...
[08/27 18:58:58  14556s] Creating Cell Server ...(0, 0, 0, 0)
[08/27 18:58:58  14556s] Summary for sequential cells identification: 
[08/27 18:58:58  14556s]   Identified SBFF number: 3
[08/27 18:58:58  14556s]   Identified MBFF number: 0
[08/27 18:58:58  14556s]   Identified SB Latch number: 0
[08/27 18:58:58  14556s]   Identified MB Latch number: 0
[08/27 18:58:58  14556s]   Not identified SBFF number: 0
[08/27 18:58:58  14556s]   Not identified MBFF number: 0
[08/27 18:58:58  14556s]   Not identified SB Latch number: 0
[08/27 18:58:58  14556s]   Not identified MB Latch number: 0
[08/27 18:58:58  14556s]   Number of sequential cells which are not FFs: 7
[08/27 18:58:58  14556s]  Visiting view : func_view_wc
[08/27 18:58:58  14556s]    : PowerDomain = none : Weighted F : unweighted  = 37.70 (1.000) with rcCorner = 0
[08/27 18:58:58  14556s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[08/27 18:58:58  14556s]  Visiting view : func_view_bc
[08/27 18:58:58  14556s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 0
[08/27 18:58:58  14556s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[08/27 18:58:58  14556s]  Setting StdDelay to 37.70
[08/27 18:58:58  14556s] Creating Cell Server, finished. 
[08/27 18:58:58  14556s] 
[08/27 18:58:58  14556s] Deleting Cell Server ...
[08/27 18:58:58  14556s] Creating Cell Server ...(0, 0, 0, 0)
[08/27 18:58:58  14556s] Summary for sequential cells identification: 
[08/27 18:58:58  14556s]   Identified SBFF number: 3
[08/27 18:58:58  14556s]   Identified MBFF number: 0
[08/27 18:58:58  14556s]   Identified SB Latch number: 0
[08/27 18:58:58  14556s]   Identified MB Latch number: 0
[08/27 18:58:58  14556s]   Not identified SBFF number: 0
[08/27 18:58:58  14556s]   Not identified MBFF number: 0
[08/27 18:58:58  14556s]   Not identified SB Latch number: 0
[08/27 18:58:58  14556s]   Not identified MB Latch number: 0
[08/27 18:58:58  14556s]   Number of sequential cells which are not FFs: 7
[08/27 18:58:58  14556s]  Visiting view : func_view_wc
[08/27 18:58:58  14556s]    : PowerDomain = none : Weighted F : unweighted  = 37.70 (1.000) with rcCorner = 0
[08/27 18:58:58  14556s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[08/27 18:58:58  14556s]  Visiting view : func_view_bc
[08/27 18:58:58  14556s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 0
[08/27 18:58:58  14556s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[08/27 18:58:58  14556s]  Setting StdDelay to 37.70
[08/27 18:58:58  14556s] Creating Cell Server, finished. 
[08/27 18:58:58  14556s] 
[08/27 18:58:58  14556s] Deleting Cell Server ...
[08/27 18:58:58  14556s] Creating Cell Server ...(0, 0, 0, 0)
[08/27 18:58:58  14556s] Summary for sequential cells identification: 
[08/27 18:58:58  14556s]   Identified SBFF number: 3
[08/27 18:58:58  14556s]   Identified MBFF number: 0
[08/27 18:58:58  14556s]   Identified SB Latch number: 0
[08/27 18:58:58  14556s]   Identified MB Latch number: 0
[08/27 18:58:58  14556s]   Not identified SBFF number: 0
[08/27 18:58:58  14556s]   Not identified MBFF number: 0
[08/27 18:58:58  14556s]   Not identified SB Latch number: 0
[08/27 18:58:58  14556s]   Not identified MB Latch number: 0
[08/27 18:58:58  14556s]   Number of sequential cells which are not FFs: 7
[08/27 18:58:58  14556s]  Visiting view : func_view_wc
[08/27 18:58:58  14556s]    : PowerDomain = none : Weighted F : unweighted  = 37.70 (1.000) with rcCorner = 0
[08/27 18:58:58  14556s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[08/27 18:58:58  14556s]  Visiting view : func_view_bc
[08/27 18:58:58  14556s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 0
[08/27 18:58:58  14556s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[08/27 18:58:58  14556s]  Setting StdDelay to 37.70
[08/27 18:58:58  14556s] Creating Cell Server, finished. 
[08/27 18:58:58  14556s] 
[08/27 18:58:58  14556s] Deleting Cell Server ...
[08/27 18:58:58  14556s] Creating Cell Server ...(0, 0, 0, 0)
[08/27 18:58:58  14556s] Summary for sequential cells identification: 
[08/27 18:58:58  14556s]   Identified SBFF number: 3
[08/27 18:58:58  14556s]   Identified MBFF number: 0
[08/27 18:58:58  14556s]   Identified SB Latch number: 0
[08/27 18:58:58  14556s]   Identified MB Latch number: 0
[08/27 18:58:58  14556s]   Not identified SBFF number: 0
[08/27 18:58:58  14556s]   Not identified MBFF number: 0
[08/27 18:58:58  14556s]   Not identified SB Latch number: 0
[08/27 18:58:58  14556s]   Not identified MB Latch number: 0
[08/27 18:58:58  14556s]   Number of sequential cells which are not FFs: 7
[08/27 18:58:58  14556s]  Visiting view : func_view_wc
[08/27 18:58:58  14556s]    : PowerDomain = none : Weighted F : unweighted  = 37.70 (1.000) with rcCorner = 0
[08/27 18:58:58  14556s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[08/27 18:58:58  14556s]  Visiting view : func_view_bc
[08/27 18:58:58  14556s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 0
[08/27 18:58:58  14556s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[08/27 18:58:58  14556s]  Setting StdDelay to 37.70
[08/27 18:58:58  14556s] Creating Cell Server, finished. 
[08/27 18:58:58  14556s] 
[08/27 18:58:58  14556s] Deleting Cell Server ...
[08/27 19:03:52  14587s] OPERPROF: Starting checkPlace at level 1, MEM:3133.0M
[08/27 19:03:52  14587s] #spOpts: N=130 
[08/27 19:03:52  14587s] All LLGs are deleted
[08/27 19:03:52  14587s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3133.0M
[08/27 19:03:52  14587s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3133.0M
[08/27 19:03:52  14587s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3133.0M
[08/27 19:03:52  14587s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3133.0M
[08/27 19:03:52  14587s] Core basic site is CoreSite
[08/27 19:03:52  14587s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 19:03:52  14587s] SiteArray: non-trimmed site array dimensions = 280 x 2210
[08/27 19:03:52  14587s] SiteArray: use 2,580,480 bytes
[08/27 19:03:52  14587s] SiteArray: current memory after site array memory allocation 3165.0M
[08/27 19:03:52  14587s] SiteArray: FP blocked sites are writable
[08/27 19:03:52  14587s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 19:03:52  14587s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3165.0M
[08/27 19:03:52  14587s] Process 50681 wires and vias for routing blockage analysis
[08/27 19:03:52  14587s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.174, REAL:0.026, MEM:3165.0M
[08/27 19:03:52  14587s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.361, REAL:0.079, MEM:3165.0M
[08/27 19:03:52  14587s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.370, REAL:0.088, MEM:3165.0M
[08/27 19:03:52  14587s] Begin checking placement ... (start mem=3133.0M, init mem=3165.0M)
[08/27 19:03:52  14587s] 
[08/27 19:03:52  14587s] Running CheckPlace using 8 threads!...
[08/27 19:03:52  14588s] 
[08/27 19:03:52  14588s] ...checkPlace MT is done!
[08/27 19:03:52  14588s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3165.0M
[08/27 19:03:52  14588s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.021, REAL:0.022, MEM:3165.0M
[08/27 19:03:52  14588s] Pre-route DRC Violation:	190
[08/27 19:03:52  14588s] *info: Placed = 46134          (Fixed = 6864)
[08/27 19:03:52  14588s] *info: Unplaced = 0           
[08/27 19:03:52  14588s] Placement Density:70.92%(625921/882568)
[08/27 19:03:52  14588s] Placement Density (including fixed std cells):71.40%(640780/897427)
[08/27 19:03:52  14588s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3165.0M
[08/27 19:03:52  14588s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.017, REAL:0.017, MEM:3165.0M
[08/27 19:03:52  14588s] Finished checkPlace (total: cpu=0:00:01.6, real=0:00:00.0; vio checks: cpu=0:00:01.1, real=0:00:00.0; mem=3165.0M)
[08/27 19:03:52  14588s] OPERPROF: Finished checkPlace at level 1, CPU:1.563, REAL:0.499, MEM:3165.0M
[08/27 19:10:52  14633s] <CMD> selectInst i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_RC_7838_0
[08/27 19:10:53  14633s] <CMD> deselectAll
[08/27 19:21:37  14700s] Checking routing tracks.....
[08/27 19:21:37  14700s] Checking other grids.....
[08/27 19:21:37  14700s] Checking FINFET Grid is on Manufacture Grid.....
[08/27 19:21:37  14700s] Checking core/die box is on Grid.....
[08/27 19:21:37  14700s] **WARN: (IMPFP-7238):	CORE's corner: (389.7600000000 , 390.0000000000) is NOT on PlacementGrid,  Please use command getFPlanMode to check current Grid settings, use command setFPlanMode to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
[08/27 19:21:37  14700s] **WARN: (IMPFP-7238):	CORE's corner: (1450.5600000000 , 1450.0200000000) is NOT on PlacementGrid,  Please use command getFPlanMode to check current Grid settings, use command setFPlanMode to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
[08/27 19:21:37  14700s] Checking snap rule ......
[08/27 19:21:37  14700s] Checking Row is on grid......
[08/27 19:21:37  14700s] Checking AreaIO row.....
[08/27 19:21:37  14700s] Checking row out of die ...
[08/27 19:21:37  14700s] Checking routing blockage.....
[08/27 19:21:37  14700s] Checking components.....
[08/27 19:21:37  14700s] **WARN: (IMPFP-10013):	Halo should be created around block i_croc_soc/i_croc/gen_sram_bank[0].i_sram/gen_512x32xBx1.i_cut and snapping rules are not checked since it's width is not multiple of default tech site's width.
[08/27 19:21:37  14700s] **WARN: (IMPFP-10013):	Halo should be created around block i_croc_soc/i_croc/gen_sram_bank[0].i_sram/gen_512x32xBx1.i_cut and snapping rules are not checked since it's height is not multiple of default tech site's height.
[08/27 19:21:37  14700s] **WARN: (IMPFP-10013):	Halo should be created around block i_croc_soc/i_croc/gen_sram_bank[1].i_sram/gen_512x32xBx1.i_cut and snapping rules are not checked since it's width is not multiple of default tech site's width.
[08/27 19:21:37  14700s] **WARN: (IMPFP-10013):	Halo should be created around block i_croc_soc/i_croc/gen_sram_bank[1].i_sram/gen_512x32xBx1.i_cut and snapping rules are not checked since it's height is not multiple of default tech site's height.
[08/27 19:21:37  14700s] Checking IO Pads out of die...
[08/27 19:21:37  14700s] Checking constraints (guide/region/fence).....
[08/27 19:21:37  14700s] Checking groups.....
[08/27 19:21:37  14700s] 
[08/27 19:21:37  14700s] Checking Preroutes.....
[08/27 19:21:37  14700s] No. of regular pre-routes not on tracks : 0 
[08/27 19:21:37  14700s] 
[08/27 19:21:37  14700s] Reporting Utilizations.....
[08/27 19:21:37  14700s] 
[08/27 19:21:37  14700s] Core utilization  = 76.842595
[08/27 19:21:37  14700s] Effective Utilizations
[08/27 19:21:37  14700s] #spOpts: N=130 
[08/27 19:21:37  14700s] All LLGs are deleted
[08/27 19:21:37  14700s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3165.0M
[08/27 19:21:37  14700s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3165.0M
[08/27 19:21:37  14700s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3165.0M
[08/27 19:21:37  14700s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3165.0M
[08/27 19:21:37  14700s] Core basic site is CoreSite
[08/27 19:21:37  14700s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 19:21:37  14701s] SiteArray: non-trimmed site array dimensions = 280 x 2210
[08/27 19:21:37  14701s] SiteArray: use 2,580,480 bytes
[08/27 19:21:37  14701s] SiteArray: current memory after site array memory allocation 3165.0M
[08/27 19:21:37  14701s] SiteArray: FP blocked sites are writable
[08/27 19:21:37  14701s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 19:21:37  14701s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:3165.0M
[08/27 19:21:37  14701s] Process 50681 wires and vias for routing blockage analysis
[08/27 19:21:37  14701s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.217, REAL:0.034, MEM:3165.0M
[08/27 19:21:37  14701s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.408, REAL:0.094, MEM:3165.0M
[08/27 19:21:37  14701s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.447, REAL:0.134, MEM:3165.0M
[08/27 19:21:37  14701s] Average module density = 0.709.
[08/27 19:21:37  14701s] Density for the design = 0.709.
[08/27 19:21:37  14701s]        = stdcell_area 344974 sites (625921 um^2) / alloc_area 486424 sites (882568 um^2).
[08/27 19:21:37  14701s] Pin Density = 0.2275.
[08/27 19:21:37  14701s]             = total # of pins 140763 / total area 618800.
[08/27 19:21:37  14701s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3165.0M
[08/27 19:21:37  14701s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.002, REAL:0.002, MEM:3165.0M
[08/27 19:21:37  14701s] 
[08/27 19:21:37  14701s] *** Summary of all messages that are not suppressed in this session:
[08/27 19:21:37  14701s] Severity  ID               Count  Summary                                  
[08/27 19:21:37  14701s] WARNING   IMPFP-7238           2  CORE's corner: %s is NOT on %s,  Please ...
[08/27 19:21:37  14701s] WARNING   IMPFP-10013          4  Halo should be created around block %s a...
[08/27 19:21:37  14701s] *** Message Summary: 6 warning(s), 0 error(s)
[08/27 19:21:37  14701s] 
[08/27 19:25:29  14724s] **WARN: (IMPDBTCL-204):	'size' is not a recognized object/attribute for object type 'fPlan'. For help use 'dbSchema fPlan' to get list of all supported (settable/unsettable) objects and attributes.
[08/27 19:25:29  14724s] Type 'man IMPDBTCL-204' for more detail.
[08/27 19:46:59  14852s] 
[08/27 19:46:59  14852s] Usage: checkFPlan [-help] [-outFile <fileName>] [-reportUtil]
[08/27 19:46:59  14852s] 
[08/27 19:46:59  14852s] **ERROR: (IMPTCM-48):	"exit" is not a legal option for command "checkFPlan". Either the current option or an option prior to it is not specified correctly.

[08/27 19:47:38  14856s] 
[08/27 19:47:38  14856s] *** Memory Usage v#1 (Current mem = 3106.031M, initial mem = 273.906M) ***
[08/27 19:47:38  14856s] 
[08/27 19:47:38  14856s] *** Summary of all messages that are not suppressed in this session:
[08/27 19:47:38  14856s] Severity  ID               Count  Summary                                  
[08/27 19:47:38  14856s] WARNING   IMPLF-58            22  MACRO '%s' has been found in the databas...
[08/27 19:47:38  14856s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[08/27 19:47:38  14856s] WARNING   IMPLF-200           28  Pin '%s' in macro '%s' has no ANTENNAGAT...
[08/27 19:47:38  14856s] WARNING   IMPLF-201           16  Pin '%s' in macro '%s' has no ANTENNADIF...
[08/27 19:47:38  14856s] WARNING   IMPFP-7238           4  CORE's corner: %s is NOT on %s,  Please ...
[08/27 19:47:38  14856s] WARNING   IMPFP-10013          4  Halo should be created around block %s a...
[08/27 19:47:38  14856s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[08/27 19:47:38  14856s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[08/27 19:47:38  14856s] WARNING   IMPFP-4026           2  Adjusting core to '%s' to %f due to trac...
[08/27 19:47:38  14856s] WARNING   IMPDBTCL-204         1  '%s' is not a recognized object/attribut...
[08/27 19:47:38  14856s] WARNING   IMPTS-282           28  Cell '%s' is not a level shifter cell bu...
[08/27 19:47:38  14856s] WARNING   IMPEXT-6197          6  The Cap table file is not specified. Thi...
[08/27 19:47:38  14856s] WARNING   IMPEXT-2766          7  The sheet resistance for layer %s is not...
[08/27 19:47:38  14856s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[08/27 19:47:38  14856s] WARNING   IMPEXT-2776          6  The via resistance between layers %s and...
[08/27 19:47:38  14856s] WARNING   IMPVL-129          177  The identifier '%s' in module '%s' is %d...
[08/27 19:47:38  14856s] WARNING   IMPVL-159          186  Pin '%s' of cell '%s' is defined in LEF ...
[08/27 19:47:38  14856s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[08/27 19:47:38  14856s] WARNING   IMPESI-3194        924  Unable to interpolate for instance '%s' ...
[08/27 19:47:38  14856s] WARNING   IMPESI-3199        924  Unable to find proper library binding be...
[08/27 19:47:38  14856s] WARNING   IMPESI-3505          1  setDelayCalMode -eng_%s (default=%s) wil...
[08/27 19:47:38  14856s] WARNING   IMPVFC-3             1  Verify Connectivity stopped: Number of e...
[08/27 19:47:38  14856s] ERROR     IMPPP-305            4  The absolute limits %s %f %s %f must be ...
[08/27 19:47:38  14856s] WARNING   IMPPP-133          708  The block boundary of instance '%s' was ...
[08/27 19:47:38  14856s] WARNING   IMPPP-4055           1  The run time of addStripe will degrade w...
[08/27 19:47:38  14856s] WARNING   IMPSP-5134           2  Setting %s to %0.3f (microns) as a multi...
[08/27 19:47:38  14856s] ERROR     IMPSP-100            7  Initialize non-Free memory pool <%s>.    
[08/27 19:47:38  14856s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[08/27 19:47:38  14856s] WARNING   IMPSP-5534           3  '%s' and '%s' are using the same endcap ...
[08/27 19:47:38  14856s] WARNING   IMPOPT-3602          2  The specified path group name %s is not ...
[08/27 19:47:38  14856s] WARNING   IMPOPT-801           1  Genus executable not found in PATH%s. In...
[08/27 19:47:38  14856s] ERROR     IMPOPT-7033          2  When design is not placed, either all te...
[08/27 19:47:38  14856s] WARNING   IMPOPT-6103          2  Timing updates for ECO operations done i...
[08/27 19:47:38  14856s] WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
[08/27 19:47:38  14856s] WARNING   IMPOPT-6115          2  ECO batch mode has been activated, and '...
[08/27 19:47:38  14856s] WARNING   IMPTR-2104           2  Layer %s: Pitch=%d is less than min widt...
[08/27 19:47:38  14856s] WARNING   IMPTR-2108           2  For layer M%d, the gaps of %d out of %d ...
[08/27 19:47:38  14856s] WARNING   IMPREPO-227          1  There are %d High Fanout nets (>50).     
[08/27 19:47:38  14856s] WARNING   IMPREPO-205          1  There are %d Cells with missing PG PIN.  
[08/27 19:47:38  14856s] WARNING   IMPREPO-207          1  There are %d Cells dimensions not multip...
[08/27 19:47:38  14856s] WARNING   IMPREPO-210          1  There are %d Cells PG Pins with missing ...
[08/27 19:47:38  14856s] WARNING   IMPREPO-216          1  There are %d Instances with input pins t...
[08/27 19:47:38  14856s] ERROR     IMPTCM-48            1  "%s" is not a legal option for command "...
[08/27 19:47:38  14856s] WARNING   TCLCMD-513           2  The software could not find a matching o...
[08/27 19:47:38  14856s] ERROR     TCLCMD-917           2  Cannot find '%s' that match '%s'         
[08/27 19:47:38  14856s] WARNING   TCLCMD-1535          4  set_input_delay command specified withou...
[08/27 19:47:38  14856s] WARNING   TECHLIB-302         20  No function defined for cell '%s'. The c...
[08/27 19:47:38  14856s] *** Message Summary: 3104 warning(s), 16 error(s)
[08/27 19:47:38  14856s] 
[08/27 19:47:38  14856s] --- Ending "Innovus" (totcpu=4:07:36, real=19:40:36, mem=3106.0M) ---
