<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ScheduleDAGSDNodes.cpp source code [llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>CodeGen</a>/<a href='./'>SelectionDAG</a>/<a href='ScheduleDAGSDNodes.cpp.html'>ScheduleDAGSDNodes.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===--- ScheduleDAGSDNodes.cpp - Implement the ScheduleDAGSDNodes class --===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This implements the ScheduleDAG class, which is a base class used by</i></td></tr>
<tr><th id="10">10</th><td><i>// scheduling implementation classes.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="ScheduleDAGSDNodes.h.html">"ScheduleDAGSDNodes.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="InstrEmitter.h.html">"InstrEmitter.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="SDNodeDbgValue.h.html">"SDNodeDbgValue.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/ADT/DenseMap.h.html">"llvm/ADT/DenseMap.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/ADT/SmallPtrSet.h.html">"llvm/ADT/SmallPtrSet.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/ADT/SmallSet.h.html">"llvm/ADT/SmallSet.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/SelectionDAG.h.html">"llvm/CodeGen/SelectionDAG.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetLowering.h.html">"llvm/CodeGen/TargetLowering.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include "llvm/Config/llvm-config.h"</u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/MC/MCInstrItineraries.h.html">"llvm/MC/MCInstrItineraries.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="34">34</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "pre-RA-sched"</u></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic LoadsClustered = {&quot;pre-RA-sched&quot;, &quot;LoadsClustered&quot;, &quot;Number of loads clustered together&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="LoadsClustered" title='LoadsClustered' data-ref="LoadsClustered">LoadsClustered</dfn>, <q>"Number of loads clustered together"</q>);</td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><i  data-doc="HighLatencyCycles">// This allows the latency-based scheduler to notice high latency instructions</i></td></tr>
<tr><th id="41">41</th><td><i  data-doc="HighLatencyCycles">// without a target itinerary. The choice of number here has more to do with</i></td></tr>
<tr><th id="42">42</th><td><i  data-doc="HighLatencyCycles">// balancing scheduler heuristics than with the actual machine latency.</i></td></tr>
<tr><th id="43">43</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>int</em>&gt; <dfn class="tu decl def" id="HighLatencyCycles" title='HighLatencyCycles' data-type='cl::opt&lt;int&gt;' data-ref="HighLatencyCycles">HighLatencyCycles</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="44">44</th><td>  <q>"sched-high-latency-cycles"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<var>10</var>),</td></tr>
<tr><th id="45">45</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Roughly estimate the number of cycles that 'long latency'"</q></td></tr>
<tr><th id="46">46</th><td>           <q>"instructions take for targets with no itinerary"</q>));</td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><a class="type" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes" title='llvm::ScheduleDAGSDNodes' data-ref="llvm::ScheduleDAGSDNodes">ScheduleDAGSDNodes</a>::<dfn class="decl def" id="_ZN4llvm18ScheduleDAGSDNodesC1ERNS_15MachineFunctionE" title='llvm::ScheduleDAGSDNodes::ScheduleDAGSDNodes' data-ref="_ZN4llvm18ScheduleDAGSDNodesC1ERNS_15MachineFunctionE">ScheduleDAGSDNodes</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="1mf" title='mf' data-type='llvm::MachineFunction &amp;' data-ref="1mf">mf</dfn>)</td></tr>
<tr><th id="49">49</th><td>    : <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG" title='llvm::ScheduleDAG' data-ref="llvm::ScheduleDAG">ScheduleDAG</a><a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm11ScheduleDAGC1ERNS_15MachineFunctionE" title='llvm::ScheduleDAG::ScheduleDAG' data-ref="_ZN4llvm11ScheduleDAGC1ERNS_15MachineFunctionE">(</a><a class="local col1 ref" href="#1mf" title='mf' data-ref="1mf">mf</a>), <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::BB" title='llvm::ScheduleDAGSDNodes::BB' data-ref="llvm::ScheduleDAGSDNodes::BB">BB</a>(<b>nullptr</b>), <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::DAG" title='llvm::ScheduleDAGSDNodes::DAG' data-ref="llvm::ScheduleDAGSDNodes::DAG">DAG</a>(<b>nullptr</b>),</td></tr>
<tr><th id="50">50</th><td>      <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::InstrItins" title='llvm::ScheduleDAGSDNodes::InstrItins' data-ref="llvm::ScheduleDAGSDNodes::InstrItins">InstrItins</a>(<a class="local col1 ref" href="#1mf" title='mf' data-ref="1mf">mf</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo21getInstrItineraryDataEv" title='llvm::TargetSubtargetInfo::getInstrItineraryData' data-ref="_ZNK4llvm19TargetSubtargetInfo21getInstrItineraryDataEv">getInstrItineraryData</a>()) {}</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><i class="doc">/// Run - perform scheduling.</i></td></tr>
<tr><th id="53">53</th><td><i class="doc">///</i></td></tr>
<tr><th id="54">54</th><td><em>void</em> <a class="type" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes" title='llvm::ScheduleDAGSDNodes' data-ref="llvm::ScheduleDAGSDNodes">ScheduleDAGSDNodes</a>::<dfn class="decl def" id="_ZN4llvm18ScheduleDAGSDNodes3RunEPNS_12SelectionDAGEPNS_17MachineBasicBlockE" title='llvm::ScheduleDAGSDNodes::Run' data-ref="_ZN4llvm18ScheduleDAGSDNodes3RunEPNS_12SelectionDAGEPNS_17MachineBasicBlockE">Run</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> *<dfn class="local col2 decl" id="2dag" title='dag' data-type='llvm::SelectionDAG *' data-ref="2dag">dag</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="3bb" title='bb' data-type='llvm::MachineBasicBlock *' data-ref="3bb">bb</dfn>) {</td></tr>
<tr><th id="55">55</th><td>  <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::BB" title='llvm::ScheduleDAGSDNodes::BB' data-ref="llvm::ScheduleDAGSDNodes::BB">BB</a> = <a class="local col3 ref" href="#3bb" title='bb' data-ref="3bb">bb</a>;</td></tr>
<tr><th id="56">56</th><td>  <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::DAG" title='llvm::ScheduleDAGSDNodes::DAG' data-ref="llvm::ScheduleDAGSDNodes::DAG">DAG</a> = <a class="local col2 ref" href="#2dag" title='dag' data-ref="2dag">dag</a>;</td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td>  <i>// Clear the scheduler's SUnit DAG.</i></td></tr>
<tr><th id="59">59</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG" title='llvm::ScheduleDAG' data-ref="llvm::ScheduleDAG">ScheduleDAG</a>::<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm11ScheduleDAG8clearDAGEv" title='llvm::ScheduleDAG::clearDAG' data-ref="_ZN4llvm11ScheduleDAG8clearDAGEv">clearDAG</a>();</td></tr>
<tr><th id="60">60</th><td>  <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::Sequence" title='llvm::ScheduleDAGSDNodes::Sequence' data-ref="llvm::ScheduleDAGSDNodes::Sequence">Sequence</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5clearEv" title='std::vector::clear' data-ref="_ZNSt6vector5clearEv">clear</a>();</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td>  <i>// Invoke the target's selection of scheduler.</i></td></tr>
<tr><th id="63">63</th><td>  <a class="virtual member" href="ScheduleDAGSDNodes.h.html#_ZN4llvm18ScheduleDAGSDNodes8ScheduleEv" title='llvm::ScheduleDAGSDNodes::Schedule' data-ref="_ZN4llvm18ScheduleDAGSDNodes8ScheduleEv">Schedule</a>();</td></tr>
<tr><th id="64">64</th><td>}</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><i class="doc">/// NewSUnit - Creates a new SUnit and return a ptr to it.</i></td></tr>
<tr><th id="67">67</th><td><i class="doc">///</i></td></tr>
<tr><th id="68">68</th><td><a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<a class="type" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes" title='llvm::ScheduleDAGSDNodes' data-ref="llvm::ScheduleDAGSDNodes">ScheduleDAGSDNodes</a>::<dfn class="decl def" id="_ZN4llvm18ScheduleDAGSDNodes8newSUnitEPNS_6SDNodeE" title='llvm::ScheduleDAGSDNodes::newSUnit' data-ref="_ZN4llvm18ScheduleDAGSDNodes8newSUnitEPNS_6SDNodeE">newSUnit</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col4 decl" id="4N" title='N' data-type='llvm::SDNode *' data-ref="4N">N</dfn>) {</td></tr>
<tr><th id="69">69</th><td><u>#<span data-ppcond="69">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="70">70</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col5 decl" id="5Addr" title='Addr' data-type='const llvm::SUnit *' data-ref="5Addr">Addr</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="71">71</th><td>  <b>if</b> (!<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>())</td></tr>
<tr><th id="72">72</th><td>    <a class="local col5 ref" href="#5Addr" title='Addr' data-ref="5Addr">Addr</a> = &amp;<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<var>0</var>]</a>;</td></tr>
<tr><th id="73">73</th><td><u>#<span data-ppcond="69">endif</span></u></td></tr>
<tr><th id="74">74</th><td>  <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector12emplace_backEDpOT_" title='std::vector::emplace_back' data-ref="_ZNSt6vector12emplace_backEDpOT_">emplace_back</a>(<span class='refarg'><a class="local col4 ref" href="#4N" title='N' data-ref="4N">N</a></span>, (<em>unsigned</em>)<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>());</td></tr>
<tr><th id="75">75</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((Addr == nullptr || Addr == &amp;SUnits[0]) &amp;&amp; &quot;SUnits std::vector reallocated on the fly!&quot;) ? void (0) : __assert_fail (&quot;(Addr == nullptr || Addr == &amp;SUnits[0]) &amp;&amp; \&quot;SUnits std::vector reallocated on the fly!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp&quot;, 76, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col5 ref" href="#5Addr" title='Addr' data-ref="5Addr">Addr</a> == <b>nullptr</b> || <a class="local col5 ref" href="#5Addr" title='Addr' data-ref="5Addr">Addr</a> == &amp;<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>[<var>0</var>]) &amp;&amp;</td></tr>
<tr><th id="76">76</th><td>         <q>"SUnits std::vector reallocated on the fly!"</q>);</td></tr>
<tr><th id="77">77</th><td>  <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector4backEv" title='std::vector::back' data-ref="_ZNSt6vector4backEv">back</a>().<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::OrigNode" title='llvm::SUnit::OrigNode' data-ref="llvm::SUnit::OrigNode">OrigNode</a> = &amp;<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector4backEv" title='std::vector::back' data-ref="_ZNSt6vector4backEv">back</a>();</td></tr>
<tr><th id="78">78</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="6SU" title='SU' data-type='llvm::SUnit *' data-ref="6SU">SU</dfn> = &amp;<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector4backEv" title='std::vector::back' data-ref="_ZNSt6vector4backEv">back</a>();</td></tr>
<tr><th id="79">79</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering">TargetLowering</a> &amp;<dfn class="local col7 decl" id="7TLI" title='TLI' data-type='const llvm::TargetLowering &amp;' data-ref="7TLI">TLI</dfn> = <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::DAG" title='llvm::ScheduleDAGSDNodes::DAG' data-ref="llvm::ScheduleDAGSDNodes::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG21getTargetLoweringInfoEv" title='llvm::SelectionDAG::getTargetLoweringInfo' data-ref="_ZNK4llvm12SelectionDAG21getTargetLoweringInfoEv">getTargetLoweringInfo</a>();</td></tr>
<tr><th id="80">80</th><td>  <b>if</b> (!<a class="local col4 ref" href="#4N" title='N' data-ref="4N">N</a> ||</td></tr>
<tr><th id="81">81</th><td>      (<a class="local col4 ref" href="#4N" title='N' data-ref="4N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>() &amp;&amp;</td></tr>
<tr><th id="82">82</th><td>       <a class="local col4 ref" href="#4N" title='N' data-ref="4N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#57" title='llvm::TargetOpcode::IMPLICIT_DEF' data-ref="llvm::TargetOpcode::IMPLICIT_DEF">IMPLICIT_DEF</a>))</td></tr>
<tr><th id="83">83</th><td>    <a class="local col6 ref" href="#6SU" title='SU' data-ref="6SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::SchedulingPref" title='llvm::SUnit::SchedulingPref' data-ref="llvm::SUnit::SchedulingPref">SchedulingPref</a> = <span class="namespace">Sched::</span><a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::Sched::Preference::None" title='llvm::Sched::Preference::None' data-ref="llvm::Sched::Preference::None">None</a>;</td></tr>
<tr><th id="84">84</th><td>  <b>else</b></td></tr>
<tr><th id="85">85</th><td>    <a class="local col6 ref" href="#6SU" title='SU' data-ref="6SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::SchedulingPref" title='llvm::SUnit::SchedulingPref' data-ref="llvm::SUnit::SchedulingPref">SchedulingPref</a> = <a class="local col7 ref" href="#7TLI" title='TLI' data-ref="7TLI">TLI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase23getSchedulingPreferenceEPNS_6SDNodeE" title='llvm::TargetLoweringBase::getSchedulingPreference' data-ref="_ZNK4llvm18TargetLoweringBase23getSchedulingPreferenceEPNS_6SDNodeE">getSchedulingPreference</a>(<a class="local col4 ref" href="#4N" title='N' data-ref="4N">N</a>);</td></tr>
<tr><th id="86">86</th><td>  <b>return</b> <a class="local col6 ref" href="#6SU" title='SU' data-ref="6SU">SU</a>;</td></tr>
<tr><th id="87">87</th><td>}</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td><a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<a class="type" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes" title='llvm::ScheduleDAGSDNodes' data-ref="llvm::ScheduleDAGSDNodes">ScheduleDAGSDNodes</a>::<dfn class="decl def" id="_ZN4llvm18ScheduleDAGSDNodes5CloneEPNS_5SUnitE" title='llvm::ScheduleDAGSDNodes::Clone' data-ref="_ZN4llvm18ScheduleDAGSDNodes5CloneEPNS_5SUnitE">Clone</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col8 decl" id="8Old" title='Old' data-type='llvm::SUnit *' data-ref="8Old">Old</dfn>) {</td></tr>
<tr><th id="90">90</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="9SU" title='SU' data-type='llvm::SUnit *' data-ref="9SU">SU</dfn> = <a class="member" href="#_ZN4llvm18ScheduleDAGSDNodes8newSUnitEPNS_6SDNodeE" title='llvm::ScheduleDAGSDNodes::newSUnit' data-ref="_ZN4llvm18ScheduleDAGSDNodes8newSUnitEPNS_6SDNodeE">newSUnit</a>(<a class="local col8 ref" href="#8Old" title='Old' data-ref="8Old">Old</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>());</td></tr>
<tr><th id="91">91</th><td>  <a class="local col9 ref" href="#9SU" title='SU' data-ref="9SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::OrigNode" title='llvm::SUnit::OrigNode' data-ref="llvm::SUnit::OrigNode">OrigNode</a> = <a class="local col8 ref" href="#8Old" title='Old' data-ref="8Old">Old</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::OrigNode" title='llvm::SUnit::OrigNode' data-ref="llvm::SUnit::OrigNode">OrigNode</a>;</td></tr>
<tr><th id="92">92</th><td>  <a class="local col9 ref" href="#9SU" title='SU' data-ref="9SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Latency" title='llvm::SUnit::Latency' data-ref="llvm::SUnit::Latency">Latency</a> = <a class="local col8 ref" href="#8Old" title='Old' data-ref="8Old">Old</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Latency" title='llvm::SUnit::Latency' data-ref="llvm::SUnit::Latency">Latency</a>;</td></tr>
<tr><th id="93">93</th><td>  <a class="local col9 ref" href="#9SU" title='SU' data-ref="9SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isVRegCycle" title='llvm::SUnit::isVRegCycle' data-ref="llvm::SUnit::isVRegCycle">isVRegCycle</a> = <a class="local col8 ref" href="#8Old" title='Old' data-ref="8Old">Old</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isVRegCycle" title='llvm::SUnit::isVRegCycle' data-ref="llvm::SUnit::isVRegCycle">isVRegCycle</a>;</td></tr>
<tr><th id="94">94</th><td>  <a class="local col9 ref" href="#9SU" title='SU' data-ref="9SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isCall" title='llvm::SUnit::isCall' data-ref="llvm::SUnit::isCall">isCall</a> = <a class="local col8 ref" href="#8Old" title='Old' data-ref="8Old">Old</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isCall" title='llvm::SUnit::isCall' data-ref="llvm::SUnit::isCall">isCall</a>;</td></tr>
<tr><th id="95">95</th><td>  <a class="local col9 ref" href="#9SU" title='SU' data-ref="9SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isCallOp" title='llvm::SUnit::isCallOp' data-ref="llvm::SUnit::isCallOp">isCallOp</a> = <a class="local col8 ref" href="#8Old" title='Old' data-ref="8Old">Old</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isCallOp" title='llvm::SUnit::isCallOp' data-ref="llvm::SUnit::isCallOp">isCallOp</a>;</td></tr>
<tr><th id="96">96</th><td>  <a class="local col9 ref" href="#9SU" title='SU' data-ref="9SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isTwoAddress" title='llvm::SUnit::isTwoAddress' data-ref="llvm::SUnit::isTwoAddress">isTwoAddress</a> = <a class="local col8 ref" href="#8Old" title='Old' data-ref="8Old">Old</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isTwoAddress" title='llvm::SUnit::isTwoAddress' data-ref="llvm::SUnit::isTwoAddress">isTwoAddress</a>;</td></tr>
<tr><th id="97">97</th><td>  <a class="local col9 ref" href="#9SU" title='SU' data-ref="9SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isCommutable" title='llvm::SUnit::isCommutable' data-ref="llvm::SUnit::isCommutable">isCommutable</a> = <a class="local col8 ref" href="#8Old" title='Old' data-ref="8Old">Old</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isCommutable" title='llvm::SUnit::isCommutable' data-ref="llvm::SUnit::isCommutable">isCommutable</a>;</td></tr>
<tr><th id="98">98</th><td>  <a class="local col9 ref" href="#9SU" title='SU' data-ref="9SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::hasPhysRegDefs" title='llvm::SUnit::hasPhysRegDefs' data-ref="llvm::SUnit::hasPhysRegDefs">hasPhysRegDefs</a> = <a class="local col8 ref" href="#8Old" title='Old' data-ref="8Old">Old</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::hasPhysRegDefs" title='llvm::SUnit::hasPhysRegDefs' data-ref="llvm::SUnit::hasPhysRegDefs">hasPhysRegDefs</a>;</td></tr>
<tr><th id="99">99</th><td>  <a class="local col9 ref" href="#9SU" title='SU' data-ref="9SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::hasPhysRegClobbers" title='llvm::SUnit::hasPhysRegClobbers' data-ref="llvm::SUnit::hasPhysRegClobbers">hasPhysRegClobbers</a> = <a class="local col8 ref" href="#8Old" title='Old' data-ref="8Old">Old</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::hasPhysRegClobbers" title='llvm::SUnit::hasPhysRegClobbers' data-ref="llvm::SUnit::hasPhysRegClobbers">hasPhysRegClobbers</a>;</td></tr>
<tr><th id="100">100</th><td>  <a class="local col9 ref" href="#9SU" title='SU' data-ref="9SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isScheduleHigh" title='llvm::SUnit::isScheduleHigh' data-ref="llvm::SUnit::isScheduleHigh">isScheduleHigh</a> = <a class="local col8 ref" href="#8Old" title='Old' data-ref="8Old">Old</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isScheduleHigh" title='llvm::SUnit::isScheduleHigh' data-ref="llvm::SUnit::isScheduleHigh">isScheduleHigh</a>;</td></tr>
<tr><th id="101">101</th><td>  <a class="local col9 ref" href="#9SU" title='SU' data-ref="9SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isScheduleLow" title='llvm::SUnit::isScheduleLow' data-ref="llvm::SUnit::isScheduleLow">isScheduleLow</a> = <a class="local col8 ref" href="#8Old" title='Old' data-ref="8Old">Old</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isScheduleLow" title='llvm::SUnit::isScheduleLow' data-ref="llvm::SUnit::isScheduleLow">isScheduleLow</a>;</td></tr>
<tr><th id="102">102</th><td>  <a class="local col9 ref" href="#9SU" title='SU' data-ref="9SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::SchedulingPref" title='llvm::SUnit::SchedulingPref' data-ref="llvm::SUnit::SchedulingPref">SchedulingPref</a> = <a class="local col8 ref" href="#8Old" title='Old' data-ref="8Old">Old</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::SchedulingPref" title='llvm::SUnit::SchedulingPref' data-ref="llvm::SUnit::SchedulingPref">SchedulingPref</a>;</td></tr>
<tr><th id="103">103</th><td>  <a class="local col8 ref" href="#8Old" title='Old' data-ref="8Old">Old</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isCloned" title='llvm::SUnit::isCloned' data-ref="llvm::SUnit::isCloned">isCloned</a> = <b>true</b>;</td></tr>
<tr><th id="104">104</th><td>  <b>return</b> <a class="local col9 ref" href="#9SU" title='SU' data-ref="9SU">SU</a>;</td></tr>
<tr><th id="105">105</th><td>}</td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td><i class="doc" data-doc="_ZL25CheckForPhysRegDependencyPN4llvm6SDNodeES1_jPKNS_18TargetRegisterInfoEPKNS_15TargetInstrInfoERjRi">/// CheckForPhysRegDependency - Check if the dependency between def and use of</i></td></tr>
<tr><th id="108">108</th><td><i class="doc" data-doc="_ZL25CheckForPhysRegDependencyPN4llvm6SDNodeES1_jPKNS_18TargetRegisterInfoEPKNS_15TargetInstrInfoERjRi">/// a specified operand is a physical register dependency. If so, returns the</i></td></tr>
<tr><th id="109">109</th><td><i class="doc" data-doc="_ZL25CheckForPhysRegDependencyPN4llvm6SDNodeES1_jPKNS_18TargetRegisterInfoEPKNS_15TargetInstrInfoERjRi">/// register and the cost of copying the register.</i></td></tr>
<tr><th id="110">110</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL25CheckForPhysRegDependencyPN4llvm6SDNodeES1_jPKNS_18TargetRegisterInfoEPKNS_15TargetInstrInfoERjRi" title='CheckForPhysRegDependency' data-type='void CheckForPhysRegDependency(llvm::SDNode * Def, llvm::SDNode * User, unsigned int Op, const llvm::TargetRegisterInfo * TRI, const llvm::TargetInstrInfo * TII, unsigned int &amp; PhysReg, int &amp; Cost)' data-ref="_ZL25CheckForPhysRegDependencyPN4llvm6SDNodeES1_jPKNS_18TargetRegisterInfoEPKNS_15TargetInstrInfoERjRi">CheckForPhysRegDependency</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col0 decl" id="10Def" title='Def' data-type='llvm::SDNode *' data-ref="10Def">Def</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col1 decl" id="11User" title='User' data-type='llvm::SDNode *' data-ref="11User">User</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="12Op" title='Op' data-type='unsigned int' data-ref="12Op">Op</dfn>,</td></tr>
<tr><th id="111">111</th><td>                                      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col3 decl" id="13TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="13TRI">TRI</dfn>,</td></tr>
<tr><th id="112">112</th><td>                                      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col4 decl" id="14TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="14TII">TII</dfn>,</td></tr>
<tr><th id="113">113</th><td>                                      <em>unsigned</em> &amp;<dfn class="local col5 decl" id="15PhysReg" title='PhysReg' data-type='unsigned int &amp;' data-ref="15PhysReg">PhysReg</dfn>, <em>int</em> &amp;<dfn class="local col6 decl" id="16Cost" title='Cost' data-type='int &amp;' data-ref="16Cost">Cost</dfn>) {</td></tr>
<tr><th id="114">114</th><td>  <b>if</b> (<a class="local col2 ref" href="#12Op" title='Op' data-ref="12Op">Op</a> != <var>2</var> || <a class="local col1 ref" href="#11User" title='User' data-ref="11User">User</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::CopyToReg" title='llvm::ISD::NodeType::CopyToReg' data-ref="llvm::ISD::NodeType::CopyToReg">CopyToReg</a>)</td></tr>
<tr><th id="115">115</th><td>    <b>return</b>;</td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="17Reg" title='Reg' data-type='unsigned int' data-ref="17Reg">Reg</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::RegisterSDNode" title='llvm::RegisterSDNode' data-ref="llvm::RegisterSDNode">RegisterSDNode</a>&gt;(<a class="local col1 ref" href="#11User" title='User' data-ref="11User">User</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>))-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14RegisterSDNode6getRegEv" title='llvm::RegisterSDNode::getReg' data-ref="_ZNK4llvm14RegisterSDNode6getRegEv">getReg</a>();</td></tr>
<tr><th id="118">118</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col7 ref" href="#17Reg" title='Reg' data-ref="17Reg">Reg</a>))</td></tr>
<tr><th id="119">119</th><td>    <b>return</b>;</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="18ResNo" title='ResNo' data-type='unsigned int' data-ref="18ResNo">ResNo</dfn> = <a class="local col1 ref" href="#11User" title='User' data-ref="11User">User</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue8getResNoEv" title='llvm::SDValue::getResNo' data-ref="_ZNK4llvm7SDValue8getResNoEv">getResNo</a>();</td></tr>
<tr><th id="122">122</th><td>  <b>if</b> (<a class="local col0 ref" href="#10Def" title='Def' data-ref="10Def">Def</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::CopyFromReg" title='llvm::ISD::NodeType::CopyFromReg' data-ref="llvm::ISD::NodeType::CopyFromReg">CopyFromReg</a> &amp;&amp;</td></tr>
<tr><th id="123">123</th><td>      <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::RegisterSDNode" title='llvm::RegisterSDNode' data-ref="llvm::RegisterSDNode">RegisterSDNode</a>&gt;(<a class="local col0 ref" href="#10Def" title='Def' data-ref="10Def">Def</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>))-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14RegisterSDNode6getRegEv" title='llvm::RegisterSDNode::getReg' data-ref="_ZNK4llvm14RegisterSDNode6getRegEv">getReg</a>() == <a class="local col7 ref" href="#17Reg" title='Reg' data-ref="17Reg">Reg</a>) {</td></tr>
<tr><th id="124">124</th><td>    <a class="local col5 ref" href="#15PhysReg" title='PhysReg' data-ref="15PhysReg">PhysReg</a> = <a class="local col7 ref" href="#17Reg" title='Reg' data-ref="17Reg">Reg</a>;</td></tr>
<tr><th id="125">125</th><td>  } <b>else</b> <b>if</b> (<a class="local col0 ref" href="#10Def" title='Def' data-ref="10Def">Def</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>()) {</td></tr>
<tr><th id="126">126</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col9 decl" id="19II" title='II' data-type='const llvm::MCInstrDesc &amp;' data-ref="19II">II</dfn> = <a class="local col4 ref" href="#14TII" title='TII' data-ref="14TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#10Def" title='Def' data-ref="10Def">Def</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>());</td></tr>
<tr><th id="127">127</th><td>    <b>if</b> (<a class="local col8 ref" href="#18ResNo" title='ResNo' data-ref="18ResNo">ResNo</a> &gt;= <a class="local col9 ref" href="#19II" title='II' data-ref="19II">II</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>() &amp;&amp;</td></tr>
<tr><th id="128">128</th><td>        <a class="local col9 ref" href="#19II" title='II' data-ref="19II">II</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::ImplicitDefs" title='llvm::MCInstrDesc::ImplicitDefs' data-ref="llvm::MCInstrDesc::ImplicitDefs">ImplicitDefs</a>[<a class="local col8 ref" href="#18ResNo" title='ResNo' data-ref="18ResNo">ResNo</a> - <a class="local col9 ref" href="#19II" title='II' data-ref="19II">II</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>()] == <a class="local col7 ref" href="#17Reg" title='Reg' data-ref="17Reg">Reg</a>)</td></tr>
<tr><th id="129">129</th><td>      <a class="local col5 ref" href="#15PhysReg" title='PhysReg' data-ref="15PhysReg">PhysReg</a> = <a class="local col7 ref" href="#17Reg" title='Reg' data-ref="17Reg">Reg</a>;</td></tr>
<tr><th id="130">130</th><td>  }</td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td>  <b>if</b> (<a class="local col5 ref" href="#15PhysReg" title='PhysReg' data-ref="15PhysReg">PhysReg</a> != <var>0</var>) {</td></tr>
<tr><th id="133">133</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="20RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="20RC">RC</dfn> =</td></tr>
<tr><th id="134">134</th><td>        <a class="local col3 ref" href="#13TRI" title='TRI' data-ref="13TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassEjNS_3MVTE" title='llvm::TargetRegisterInfo::getMinimalPhysRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassEjNS_3MVTE">getMinimalPhysRegClass</a>(<a class="local col7 ref" href="#17Reg" title='Reg' data-ref="17Reg">Reg</a>, <a class="local col0 ref" href="#10Def" title='Def' data-ref="10Def">Def</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode18getSimpleValueTypeEj" title='llvm::SDNode::getSimpleValueType' data-ref="_ZNK4llvm6SDNode18getSimpleValueTypeEj">getSimpleValueType</a>(<a class="local col8 ref" href="#18ResNo" title='ResNo' data-ref="18ResNo">ResNo</a>));</td></tr>
<tr><th id="135">135</th><td>    <a class="local col6 ref" href="#16Cost" title='Cost' data-ref="16Cost">Cost</a> = <a class="local col0 ref" href="#20RC" title='RC' data-ref="20RC">RC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass11getCopyCostEv" title='llvm::TargetRegisterClass::getCopyCost' data-ref="_ZNK4llvm19TargetRegisterClass11getCopyCostEv">getCopyCost</a>();</td></tr>
<tr><th id="136">136</th><td>  }</td></tr>
<tr><th id="137">137</th><td>}</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td><i  data-doc="_ZL19CloneNodeWithValuesPN4llvm6SDNodeEPNS_12SelectionDAGENS_8ArrayRefINS_3EVTEEENS_7SDValueE">// Helper for AddGlue to clone node operands.</i></td></tr>
<tr><th id="140">140</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL19CloneNodeWithValuesPN4llvm6SDNodeEPNS_12SelectionDAGENS_8ArrayRefINS_3EVTEEENS_7SDValueE" title='CloneNodeWithValues' data-type='void CloneNodeWithValues(llvm::SDNode * N, llvm::SelectionDAG * DAG, ArrayRef&lt;llvm::EVT&gt; VTs, llvm::SDValue ExtraOper = llvm::SDValue())' data-ref="_ZL19CloneNodeWithValuesPN4llvm6SDNodeEPNS_12SelectionDAGENS_8ArrayRefINS_3EVTEEENS_7SDValueE">CloneNodeWithValues</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col1 decl" id="21N" title='N' data-type='llvm::SDNode *' data-ref="21N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> *<dfn class="local col2 decl" id="22DAG" title='DAG' data-type='llvm::SelectionDAG *' data-ref="22DAG">DAG</dfn>, <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a>&gt; <dfn class="local col3 decl" id="23VTs" title='VTs' data-type='ArrayRef&lt;llvm::EVT&gt;' data-ref="23VTs">VTs</dfn>,</td></tr>
<tr><th id="141">141</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="24ExtraOper" title='ExtraOper' data-type='llvm::SDValue' data-ref="24ExtraOper">ExtraOper</dfn> = <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev">(</a>)) {</td></tr>
<tr><th id="142">142</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>, <var>8</var>&gt; <dfn class="local col5 decl" id="25Ops" title='Ops' data-type='SmallVector&lt;llvm::SDValue, 8&gt;' data-ref="25Ops">Ops</dfn><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ET_S1_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ET_S1_">(</a><a class="local col1 ref" href="#21N" title='N' data-ref="21N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode8op_beginEv" title='llvm::SDNode::op_begin' data-ref="_ZNK4llvm6SDNode8op_beginEv">op_begin</a>(), <a class="local col1 ref" href="#21N" title='N' data-ref="21N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode6op_endEv" title='llvm::SDNode::op_end' data-ref="_ZNK4llvm6SDNode6op_endEv">op_end</a>());</td></tr>
<tr><th id="143">143</th><td>  <b>if</b> (<a class="local col4 ref" href="#24ExtraOper" title='ExtraOper' data-ref="24ExtraOper">ExtraOper</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>())</td></tr>
<tr><th id="144">144</th><td>    <a class="local col5 ref" href="#25Ops" title='Ops' data-ref="25Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col4 ref" href="#24ExtraOper" title='ExtraOper' data-ref="24ExtraOper">ExtraOper</a>);</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDVTList" title='llvm::SDVTList' data-ref="llvm::SDVTList">SDVTList</a> <dfn class="local col6 decl" id="26VTList" title='VTList' data-type='llvm::SDVTList' data-ref="26VTList">VTList</dfn> = <a class="local col2 ref" href="#22DAG" title='DAG' data-ref="22DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG9getVTListENS_8ArrayRefINS_3EVTEEE" title='llvm::SelectionDAG::getVTList' data-ref="_ZN4llvm12SelectionDAG9getVTListENS_8ArrayRefINS_3EVTEEE">getVTList</a>(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;llvm::EVT&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefINS_3EVTEEC1ERKS2_"></a><a class="local col3 ref" href="#23VTs" title='VTs' data-ref="23VTs">VTs</a>);</td></tr>
<tr><th id="147">147</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MachineSDNode" title='llvm::MachineSDNode' data-ref="llvm::MachineSDNode">MachineSDNode</a> *<dfn class="local col7 decl" id="27MN" title='MN' data-type='llvm::MachineSDNode *' data-ref="27MN">MN</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MachineSDNode" title='llvm::MachineSDNode' data-ref="llvm::MachineSDNode">MachineSDNode</a>&gt;(<a class="local col1 ref" href="#21N" title='N' data-ref="21N">N</a>);</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td>  <i>// Store memory references.</i></td></tr>
<tr><th id="150">150</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *, <var>2</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col8 decl" id="28MMOs" title='MMOs' data-type='SmallVector&lt;llvm::MachineMemOperand *, 2&gt;' data-ref="28MMOs">MMOs</dfn>;</td></tr>
<tr><th id="151">151</th><td>  <b>if</b> (<a class="local col7 ref" href="#27MN" title='MN' data-ref="27MN">MN</a>)</td></tr>
<tr><th id="152">152</th><td>    <a class="local col8 ref" href="#28MMOs" title='MMOs' data-ref="28MMOs">MMOs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6assignET_S1_" title='llvm::SmallVectorImpl::assign' data-ref="_ZN4llvm15SmallVectorImpl6assignET_S1_">assign</a>(<a class="local col7 ref" href="#27MN" title='MN' data-ref="27MN">MN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm13MachineSDNode17memoperands_beginEv" title='llvm::MachineSDNode::memoperands_begin' data-ref="_ZNK4llvm13MachineSDNode17memoperands_beginEv">memoperands_begin</a>(), <a class="local col7 ref" href="#27MN" title='MN' data-ref="27MN">MN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm13MachineSDNode15memoperands_endEv" title='llvm::MachineSDNode::memoperands_end' data-ref="_ZNK4llvm13MachineSDNode15memoperands_endEv">memoperands_end</a>());</td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td>  <a class="local col2 ref" href="#22DAG" title='DAG' data-ref="22DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11MorphNodeToEPNS_6SDNodeEjNS_8SDVTListENS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::MorphNodeTo' data-ref="_ZN4llvm12SelectionDAG11MorphNodeToEPNS_6SDNodeEjNS_8SDVTListENS_8ArrayRefINS_7SDValueEEE">MorphNodeTo</a>(<a class="local col1 ref" href="#21N" title='N' data-ref="21N">N</a>, <a class="local col1 ref" href="#21N" title='N' data-ref="21N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#77" title='llvm::SDVTList::SDVTList' data-ref="_ZN4llvm8SDVTListC1ERKS0_"></a><a class="local col6 ref" href="#26VTList" title='VTList' data-ref="26VTList">VTList</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col5 ref" href="#25Ops" title='Ops' data-ref="25Ops">Ops</a>);</td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td>  <i>// Reset the memory references</i></td></tr>
<tr><th id="157">157</th><td>  <b>if</b> (<a class="local col7 ref" href="#27MN" title='MN' data-ref="27MN">MN</a>)</td></tr>
<tr><th id="158">158</th><td>    <a class="local col2 ref" href="#22DAG" title='DAG' data-ref="22DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14setNodeMemRefsEPNS_13MachineSDNodeENS_8ArrayRefIPNS_17MachineMemOperandEEE" title='llvm::SelectionDAG::setNodeMemRefs' data-ref="_ZN4llvm12SelectionDAG14setNodeMemRefsEPNS_13MachineSDNodeENS_8ArrayRefIPNS_17MachineMemOperandEEE">setNodeMemRefs</a>(<a class="local col7 ref" href="#27MN" title='MN' data-ref="27MN">MN</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col8 ref" href="#28MMOs" title='MMOs' data-ref="28MMOs">MMOs</a>);</td></tr>
<tr><th id="159">159</th><td>}</td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL7AddGluePN4llvm6SDNodeENS_7SDValueEbPNS_12SelectionDAGE" title='AddGlue' data-type='bool AddGlue(llvm::SDNode * N, llvm::SDValue Glue, bool AddGlue, llvm::SelectionDAG * DAG)' data-ref="_ZL7AddGluePN4llvm6SDNodeENS_7SDValueEbPNS_12SelectionDAGE">AddGlue</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col9 decl" id="29N" title='N' data-type='llvm::SDNode *' data-ref="29N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="30Glue" title='Glue' data-type='llvm::SDValue' data-ref="30Glue">Glue</dfn>, <em>bool</em> <dfn class="local col1 decl" id="31AddGlue" title='AddGlue' data-type='bool' data-ref="31AddGlue">AddGlue</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> *<dfn class="local col2 decl" id="32DAG" title='DAG' data-type='llvm::SelectionDAG *' data-ref="32DAG">DAG</dfn>) {</td></tr>
<tr><th id="162">162</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col3 decl" id="33GlueDestNode" title='GlueDestNode' data-type='llvm::SDNode *' data-ref="33GlueDestNode">GlueDestNode</dfn> = <a class="local col0 ref" href="#30Glue" title='Glue' data-ref="30Glue">Glue</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>();</td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td>  <i>// Don't add glue from a node to itself.</i></td></tr>
<tr><th id="165">165</th><td>  <b>if</b> (<a class="local col3 ref" href="#33GlueDestNode" title='GlueDestNode' data-ref="33GlueDestNode">GlueDestNode</a> == <a class="local col9 ref" href="#29N" title='N' data-ref="29N">N</a>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td>  <i>// Don't add a glue operand to something that already uses glue.</i></td></tr>
<tr><th id="168">168</th><td>  <b>if</b> (<a class="local col3 ref" href="#33GlueDestNode" title='GlueDestNode' data-ref="33GlueDestNode">GlueDestNode</a> &amp;&amp;</td></tr>
<tr><th id="169">169</th><td>      <a class="local col9 ref" href="#29N" title='N' data-ref="29N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#29N" title='N' data-ref="29N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode14getNumOperandsEv" title='llvm::SDNode::getNumOperands' data-ref="_ZNK4llvm6SDNode14getNumOperandsEv">getNumOperands</a>()-<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>() <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Glue" title='llvm::MVT::SimpleValueType::Glue' data-ref="llvm::MVT::SimpleValueType::Glue">Glue</a>) {</td></tr>
<tr><th id="170">170</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="171">171</th><td>  }</td></tr>
<tr><th id="172">172</th><td>  <i>// Don't add glue to something that already has a glue value.</i></td></tr>
<tr><th id="173">173</th><td>  <b>if</b> (<a class="local col9 ref" href="#29N" title='N' data-ref="29N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<a class="local col9 ref" href="#29N" title='N' data-ref="29N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getNumValuesEv" title='llvm::SDNode::getNumValues' data-ref="_ZNK4llvm6SDNode12getNumValuesEv">getNumValues</a>() - <var>1</var>) <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Glue" title='llvm::MVT::SimpleValueType::Glue' data-ref="llvm::MVT::SimpleValueType::Glue">Glue</a>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a>, <var>4</var>&gt; <dfn class="local col4 decl" id="34VTs" title='VTs' data-type='SmallVector&lt;llvm::EVT, 4&gt;' data-ref="34VTs">VTs</dfn><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ET_S1_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ET_S1_">(</a><a class="local col9 ref" href="#29N" title='N' data-ref="29N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode11value_beginEv" title='llvm::SDNode::value_begin' data-ref="_ZNK4llvm6SDNode11value_beginEv">value_begin</a>(), <a class="local col9 ref" href="#29N" title='N' data-ref="29N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9value_endEv" title='llvm::SDNode::value_end' data-ref="_ZNK4llvm6SDNode9value_endEv">value_end</a>());</td></tr>
<tr><th id="176">176</th><td>  <b>if</b> (<a class="local col1 ref" href="#31AddGlue" title='AddGlue' data-ref="31AddGlue">AddGlue</a>)</td></tr>
<tr><th id="177">177</th><td>    <a class="local col4 ref" href="#34VTs" title='VTs' data-ref="34VTs">VTs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Glue" title='llvm::MVT::SimpleValueType::Glue' data-ref="llvm::MVT::SimpleValueType::Glue">Glue</a>);</td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td>  <a class="tu ref" href="#_ZL19CloneNodeWithValuesPN4llvm6SDNodeEPNS_12SelectionDAGENS_8ArrayRefINS_3EVTEEENS_7SDValueE" title='CloneNodeWithValues' data-use='c' data-ref="_ZL19CloneNodeWithValuesPN4llvm6SDNodeEPNS_12SelectionDAGENS_8ArrayRefINS_3EVTEEENS_7SDValueE">CloneNodeWithValues</a>(<a class="local col9 ref" href="#29N" title='N' data-ref="29N">N</a>, <a class="local col2 ref" href="#32DAG" title='DAG' data-ref="32DAG">DAG</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col4 ref" href="#34VTs" title='VTs' data-ref="34VTs">VTs</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#30Glue" title='Glue' data-ref="30Glue">Glue</a>);</td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="182">182</th><td>}</td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td><i  data-doc="_ZL16RemoveUnusedGluePN4llvm6SDNodeEPNS_12SelectionDAGE">// Cleanup after unsuccessful AddGlue. Use the standard method of morphing the</i></td></tr>
<tr><th id="185">185</th><td><i  data-doc="_ZL16RemoveUnusedGluePN4llvm6SDNodeEPNS_12SelectionDAGE">// node even though simply shrinking the value list is sufficient.</i></td></tr>
<tr><th id="186">186</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL16RemoveUnusedGluePN4llvm6SDNodeEPNS_12SelectionDAGE" title='RemoveUnusedGlue' data-type='void RemoveUnusedGlue(llvm::SDNode * N, llvm::SelectionDAG * DAG)' data-ref="_ZL16RemoveUnusedGluePN4llvm6SDNodeEPNS_12SelectionDAGE">RemoveUnusedGlue</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col5 decl" id="35N" title='N' data-type='llvm::SDNode *' data-ref="35N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> *<dfn class="local col6 decl" id="36DAG" title='DAG' data-type='llvm::SelectionDAG *' data-ref="36DAG">DAG</dfn>) {</td></tr>
<tr><th id="187">187</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((N-&gt;getValueType(N-&gt;getNumValues() - 1) == MVT::Glue &amp;&amp; !N-&gt;hasAnyUseOfValue(N-&gt;getNumValues() - 1)) &amp;&amp; &quot;expected an unused glue value&quot;) ? void (0) : __assert_fail (&quot;(N-&gt;getValueType(N-&gt;getNumValues() - 1) == MVT::Glue &amp;&amp; !N-&gt;hasAnyUseOfValue(N-&gt;getNumValues() - 1)) &amp;&amp; \&quot;expected an unused glue value\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp&quot;, 189, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col5 ref" href="#35N" title='N' data-ref="35N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<a class="local col5 ref" href="#35N" title='N' data-ref="35N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getNumValuesEv" title='llvm::SDNode::getNumValues' data-ref="_ZNK4llvm6SDNode12getNumValuesEv">getNumValues</a>() - <var>1</var>) <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Glue" title='llvm::MVT::SimpleValueType::Glue' data-ref="llvm::MVT::SimpleValueType::Glue">Glue</a> &amp;&amp;</td></tr>
<tr><th id="188">188</th><td>          !<a class="local col5 ref" href="#35N" title='N' data-ref="35N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16hasAnyUseOfValueEj" title='llvm::SDNode::hasAnyUseOfValue' data-ref="_ZNK4llvm6SDNode16hasAnyUseOfValueEj">hasAnyUseOfValue</a>(<a class="local col5 ref" href="#35N" title='N' data-ref="35N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getNumValuesEv" title='llvm::SDNode::getNumValues' data-ref="_ZNK4llvm6SDNode12getNumValuesEv">getNumValues</a>() - <var>1</var>)) &amp;&amp;</td></tr>
<tr><th id="189">189</th><td>         <q>"expected an unused glue value"</q>);</td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td>  <a class="tu ref" href="#_ZL19CloneNodeWithValuesPN4llvm6SDNodeEPNS_12SelectionDAGENS_8ArrayRefINS_3EVTEEENS_7SDValueE" title='CloneNodeWithValues' data-use='c' data-ref="_ZL19CloneNodeWithValuesPN4llvm6SDNodeEPNS_12SelectionDAGENS_8ArrayRefINS_3EVTEEENS_7SDValueE">CloneNodeWithValues</a>(<a class="local col5 ref" href="#35N" title='N' data-ref="35N">N</a>, <a class="local col6 ref" href="#36DAG" title='DAG' data-ref="36DAG">DAG</a>,</td></tr>
<tr><th id="192">192</th><td>                      <a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm12makeArrayRefEPKT_m" title='llvm::makeArrayRef' data-ref="_ZN4llvm12makeArrayRefEPKT_m">makeArrayRef</a>(<a class="local col5 ref" href="#35N" title='N' data-ref="35N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode11value_beginEv" title='llvm::SDNode::value_begin' data-ref="_ZNK4llvm6SDNode11value_beginEv">value_begin</a>(), <a class="local col5 ref" href="#35N" title='N' data-ref="35N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getNumValuesEv" title='llvm::SDNode::getNumValues' data-ref="_ZNK4llvm6SDNode12getNumValuesEv">getNumValues</a>() - <var>1</var>));</td></tr>
<tr><th id="193">193</th><td>}</td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td><i class="doc">/// ClusterNeighboringLoads - Force nearby loads together by "gluing" them.</i></td></tr>
<tr><th id="196">196</th><td><i class="doc">/// This function finds loads of the same base and different offsets. If the</i></td></tr>
<tr><th id="197">197</th><td><i class="doc">/// offsets are not far apart (target specific), it add MVT::Glue inputs and</i></td></tr>
<tr><th id="198">198</th><td><i class="doc">/// outputs to ensure they are scheduled together and in order. This</i></td></tr>
<tr><th id="199">199</th><td><i class="doc">/// optimization may benefit some targets by improving cache locality.</i></td></tr>
<tr><th id="200">200</th><td><em>void</em> <a class="type" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes" title='llvm::ScheduleDAGSDNodes' data-ref="llvm::ScheduleDAGSDNodes">ScheduleDAGSDNodes</a>::<dfn class="decl def" id="_ZN4llvm18ScheduleDAGSDNodes23ClusterNeighboringLoadsEPNS_6SDNodeE" title='llvm::ScheduleDAGSDNodes::ClusterNeighboringLoads' data-ref="_ZN4llvm18ScheduleDAGSDNodes23ClusterNeighboringLoadsEPNS_6SDNodeE">ClusterNeighboringLoads</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col7 decl" id="37Node" title='Node' data-type='llvm::SDNode *' data-ref="37Node">Node</dfn>) {</td></tr>
<tr><th id="201">201</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col8 decl" id="38Chain" title='Chain' data-type='llvm::SDNode *' data-ref="38Chain">Chain</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="202">202</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="39NumOps" title='NumOps' data-type='unsigned int' data-ref="39NumOps">NumOps</dfn> = <a class="local col7 ref" href="#37Node" title='Node' data-ref="37Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode14getNumOperandsEv" title='llvm::SDNode::getNumOperands' data-ref="_ZNK4llvm6SDNode14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="203">203</th><td>  <b>if</b> (<a class="local col7 ref" href="#37Node" title='Node' data-ref="37Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#39NumOps" title='NumOps' data-ref="39NumOps">NumOps</a>-<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>() <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>)</td></tr>
<tr><th id="204">204</th><td>    <a class="local col8 ref" href="#38Chain" title='Chain' data-ref="38Chain">Chain</a> = <a class="local col7 ref" href="#37Node" title='Node' data-ref="37Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#39NumOps" title='NumOps' data-ref="39NumOps">NumOps</a>-<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>();</td></tr>
<tr><th id="205">205</th><td>  <b>if</b> (!<a class="local col8 ref" href="#38Chain" title='Chain' data-ref="38Chain">Chain</a>)</td></tr>
<tr><th id="206">206</th><td>    <b>return</b>;</td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td>  <i>// Skip any load instruction that has a tied input. There may be an additional</i></td></tr>
<tr><th id="209">209</th><td><i>  // dependency requiring a different order than by increasing offsets, and the</i></td></tr>
<tr><th id="210">210</th><td><i>  // added glue may introduce a cycle.</i></td></tr>
<tr><th id="211">211</th><td>  <em>auto</em> <dfn class="local col0 decl" id="40hasTiedInput" title='hasTiedInput' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp:211:23)' data-ref="40hasTiedInput">hasTiedInput</dfn> = [<b>this</b>](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col1 decl" id="41N" title='N' data-type='const llvm::SDNode *' data-ref="41N">N</dfn>) {</td></tr>
<tr><th id="212">212</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col2 decl" id="42MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="42MCID">MCID</dfn> = <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col1 ref" href="#41N" title='N' data-ref="41N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>());</td></tr>
<tr><th id="213">213</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="43I" title='I' data-type='unsigned int' data-ref="43I">I</dfn> = <var>0</var>; <a class="local col3 ref" href="#43I" title='I' data-ref="43I">I</a> != <a class="local col2 ref" href="#42MCID" title='MCID' data-ref="42MCID">MCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>(); ++<a class="local col3 ref" href="#43I" title='I' data-ref="43I">I</a>) {</td></tr>
<tr><th id="214">214</th><td>      <b>if</b> (<a class="local col2 ref" href="#42MCID" title='MCID' data-ref="42MCID">MCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE" title='llvm::MCInstrDesc::getOperandConstraint' data-ref="_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE">getOperandConstraint</a>(<a class="local col3 ref" href="#43I" title='I' data-ref="43I">I</a>, <span class="namespace">MCOI::</span><a class="enum" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOI::OperandConstraint::TIED_TO" title='llvm::MCOI::OperandConstraint::TIED_TO' data-ref="llvm::MCOI::OperandConstraint::TIED_TO">TIED_TO</a>) != -<var>1</var>)</td></tr>
<tr><th id="215">215</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="216">216</th><td>    }</td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="219">219</th><td>  };</td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td>  <i>// Look for other loads of the same chain. Find loads that are loading from</i></td></tr>
<tr><th id="222">222</th><td><i>  // the same base pointer and different offsets.</i></td></tr>
<tr><th id="223">223</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSet" title='llvm::SmallPtrSet' data-ref="llvm::SmallPtrSet">SmallPtrSet</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a>*, <var>16</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm11SmallPtrSetC1Ev" title='llvm::SmallPtrSet::SmallPtrSet&lt;PtrType, SmallSize&gt;' data-ref="_ZN4llvm11SmallPtrSetC1Ev"></a><dfn class="local col4 decl" id="44Visited" title='Visited' data-type='SmallPtrSet&lt;llvm::SDNode *, 16&gt;' data-ref="44Visited">Visited</dfn>;</td></tr>
<tr><th id="224">224</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col5 decl" id="45Offsets" title='Offsets' data-type='SmallVector&lt;int64_t, 4&gt;' data-ref="45Offsets">Offsets</dfn>;</td></tr>
<tr><th id="225">225</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>long</em> <em>long</em>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a>*&gt; <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm8DenseMapC1Ej" title='llvm::DenseMap::DenseMap&lt;KeyT, ValueT, KeyInfoT, BucketT&gt;' data-ref="_ZN4llvm8DenseMapC1Ej"></a><dfn class="local col6 decl" id="46O2SMap" title='O2SMap' data-type='DenseMap&lt;long long, llvm::SDNode *&gt;' data-ref="46O2SMap">O2SMap</dfn>;  <i>// Map from offset to SDNode.</i></td></tr>
<tr><th id="226">226</th><td>  <em>bool</em> <dfn class="local col7 decl" id="47Cluster" title='Cluster' data-type='bool' data-ref="47Cluster">Cluster</dfn> = <b>false</b>;</td></tr>
<tr><th id="227">227</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col8 decl" id="48Base" title='Base' data-type='llvm::SDNode *' data-ref="48Base">Base</dfn> = <a class="local col7 ref" href="#37Node" title='Node' data-ref="37Node">Node</a>;</td></tr>
<tr><th id="228">228</th><td></td></tr>
<tr><th id="229">229</th><td>  <b>if</b> (<a class="local col0 ref" href="#40hasTiedInput" title='hasTiedInput' data-ref="40hasTiedInput">hasTiedInput</a>(<a class="local col8 ref" href="#48Base" title='Base' data-ref="48Base">Base</a>))</td></tr>
<tr><th id="230">230</th><td>    <b>return</b>;</td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td>  <i>// This algorithm requires a reasonably low use count before finding a match</i></td></tr>
<tr><th id="233">233</th><td><i>  // to avoid uselessly blowing up compile time in large blocks.</i></td></tr>
<tr><th id="234">234</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="49UseCount" title='UseCount' data-type='unsigned int' data-ref="49UseCount">UseCount</dfn> = <var>0</var>;</td></tr>
<tr><th id="235">235</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a>::<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode::use_iterator" title='llvm::SDNode::use_iterator' data-ref="llvm::SDNode::use_iterator">use_iterator</a> <dfn class="local col0 decl" id="50I" title='I' data-type='SDNode::use_iterator' data-ref="50I">I</dfn> = <a class="local col8 ref" href="#38Chain" title='Chain' data-ref="38Chain">Chain</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9use_beginEv" title='llvm::SDNode::use_begin' data-ref="_ZNK4llvm6SDNode9use_beginEv">use_begin</a>(), <dfn class="local col1 decl" id="51E" title='E' data-type='SDNode::use_iterator' data-ref="51E">E</dfn> = <a class="local col8 ref" href="#38Chain" title='Chain' data-ref="38Chain">Chain</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm6SDNode7use_endEv" title='llvm::SDNode::use_end' data-ref="_ZN4llvm6SDNode7use_endEv">use_end</a>();</td></tr>
<tr><th id="236">236</th><td>       <a class="local col0 ref" href="#50I" title='I' data-ref="50I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12use_iteratorneERKS1_" title='llvm::SDNode::use_iterator::operator!=' data-ref="_ZNK4llvm6SDNode12use_iteratorneERKS1_">!=</a> <a class="local col1 ref" href="#51E" title='E' data-ref="51E">E</a> &amp;&amp; <a class="local col9 ref" href="#49UseCount" title='UseCount' data-ref="49UseCount">UseCount</a> &lt; <var>100</var>; <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm6SDNode12use_iteratorppEv" title='llvm::SDNode::use_iterator::operator++' data-ref="_ZN4llvm6SDNode12use_iteratorppEv">++</a><a class="local col0 ref" href="#50I" title='I' data-ref="50I">I</a>, ++<a class="local col9 ref" href="#49UseCount" title='UseCount' data-ref="49UseCount">UseCount</a>) {</td></tr>
<tr><th id="237">237</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col2 decl" id="52User" title='User' data-type='llvm::SDNode *' data-ref="52User">User</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12use_iteratordeEv" title='llvm::SDNode::use_iterator::operator*' data-ref="_ZNK4llvm6SDNode12use_iteratordeEv">*</a><a class="local col0 ref" href="#50I" title='I' data-ref="50I">I</a>;</td></tr>
<tr><th id="238">238</th><td>    <b>if</b> (<a class="local col2 ref" href="#52User" title='User' data-ref="52User">User</a> == <a class="local col7 ref" href="#37Node" title='Node' data-ref="37Node">Node</a> || !<a class="local col4 ref" href="#44Visited" title='Visited' data-ref="44Visited">Visited</a>.<a class="ref" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="local col2 ref" href="#52User" title='User' data-ref="52User">User</a>).<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::SmallPtrSetIterator&lt;llvm::SDNode *&gt;, bool&gt;::second' data-ref="std::pair::second">second</a>)</td></tr>
<tr><th id="239">239</th><td>      <b>continue</b>;</td></tr>
<tr><th id="240">240</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col3 decl" id="53Offset1" title='Offset1' data-type='int64_t' data-ref="53Offset1">Offset1</dfn>, <dfn class="local col4 decl" id="54Offset2" title='Offset2' data-type='int64_t' data-ref="54Offset2">Offset2</dfn>;</td></tr>
<tr><th id="241">241</th><td>    <b>if</b> (!<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo23areLoadsFromSameBasePtrEPNS_6SDNodeES2_RlS3_" title='llvm::TargetInstrInfo::areLoadsFromSameBasePtr' data-ref="_ZNK4llvm15TargetInstrInfo23areLoadsFromSameBasePtrEPNS_6SDNodeES2_RlS3_">areLoadsFromSameBasePtr</a>(<a class="local col8 ref" href="#48Base" title='Base' data-ref="48Base">Base</a>, <a class="local col2 ref" href="#52User" title='User' data-ref="52User">User</a>, <span class='refarg'><a class="local col3 ref" href="#53Offset1" title='Offset1' data-ref="53Offset1">Offset1</a></span>, <span class='refarg'><a class="local col4 ref" href="#54Offset2" title='Offset2' data-ref="54Offset2">Offset2</a></span>) ||</td></tr>
<tr><th id="242">242</th><td>        <a class="local col3 ref" href="#53Offset1" title='Offset1' data-ref="53Offset1">Offset1</a> == <a class="local col4 ref" href="#54Offset2" title='Offset2' data-ref="54Offset2">Offset2</a> ||</td></tr>
<tr><th id="243">243</th><td>        <a class="local col0 ref" href="#40hasTiedInput" title='hasTiedInput' data-ref="40hasTiedInput">hasTiedInput</a>(<a class="local col2 ref" href="#52User" title='User' data-ref="52User">User</a>)) {</td></tr>
<tr><th id="244">244</th><td>      <i>// FIXME: Should be ok if they addresses are identical. But earlier</i></td></tr>
<tr><th id="245">245</th><td><i>      // optimizations really should have eliminated one of the loads.</i></td></tr>
<tr><th id="246">246</th><td>      <b>continue</b>;</td></tr>
<tr><th id="247">247</th><td>    }</td></tr>
<tr><th id="248">248</th><td>    <b>if</b> (<a class="local col6 ref" href="#46O2SMap" title='O2SMap' data-ref="46O2SMap">O2SMap</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<a class="ref fake" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOSt4pairIT_T0_E" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairIT_T0_E"></a><span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col3 ref" href="#53Offset1" title='Offset1' data-ref="53Offset1">Offset1</a></span>, <span class='refarg'><a class="local col8 ref" href="#48Base" title='Base' data-ref="48Base">Base</a></span>)).<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::DenseMapIterator&lt;long long, llvm::SDNode *, llvm::DenseMapInfo&lt;long long&gt;, llvm::detail::DenseMapPair&lt;long long, llvm::SDNode *&gt;, false&gt;, bool&gt;::second' data-ref="std::pair::second">second</a>)</td></tr>
<tr><th id="249">249</th><td>      <a class="local col5 ref" href="#45Offsets" title='Offsets' data-ref="45Offsets">Offsets</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col3 ref" href="#53Offset1" title='Offset1' data-ref="53Offset1">Offset1</a>);</td></tr>
<tr><th id="250">250</th><td>    <a class="local col6 ref" href="#46O2SMap" title='O2SMap' data-ref="46O2SMap">O2SMap</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<a class="ref fake" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOSt4pairIT_T0_E" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairIT_T0_E"></a><span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col4 ref" href="#54Offset2" title='Offset2' data-ref="54Offset2">Offset2</a></span>, <span class='refarg'><a class="local col2 ref" href="#52User" title='User' data-ref="52User">User</a></span>));</td></tr>
<tr><th id="251">251</th><td>    <a class="local col5 ref" href="#45Offsets" title='Offsets' data-ref="45Offsets">Offsets</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col4 ref" href="#54Offset2" title='Offset2' data-ref="54Offset2">Offset2</a>);</td></tr>
<tr><th id="252">252</th><td>    <b>if</b> (<a class="local col4 ref" href="#54Offset2" title='Offset2' data-ref="54Offset2">Offset2</a> &lt; <a class="local col3 ref" href="#53Offset1" title='Offset1' data-ref="53Offset1">Offset1</a>)</td></tr>
<tr><th id="253">253</th><td>      <a class="local col8 ref" href="#48Base" title='Base' data-ref="48Base">Base</a> = <a class="local col2 ref" href="#52User" title='User' data-ref="52User">User</a>;</td></tr>
<tr><th id="254">254</th><td>    <a class="local col7 ref" href="#47Cluster" title='Cluster' data-ref="47Cluster">Cluster</a> = <b>true</b>;</td></tr>
<tr><th id="255">255</th><td>    <i>// Reset UseCount to allow more matches.</i></td></tr>
<tr><th id="256">256</th><td>    <a class="local col9 ref" href="#49UseCount" title='UseCount' data-ref="49UseCount">UseCount</a> = <var>0</var>;</td></tr>
<tr><th id="257">257</th><td>  }</td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td>  <b>if</b> (!<a class="local col7 ref" href="#47Cluster" title='Cluster' data-ref="47Cluster">Cluster</a>)</td></tr>
<tr><th id="260">260</th><td>    <b>return</b>;</td></tr>
<tr><th id="261">261</th><td></td></tr>
<tr><th id="262">262</th><td>  <i>// Sort them in increasing order.</i></td></tr>
<tr><th id="263">263</th><td>  <span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm4sortEOT_" title='llvm::sort' data-ref="_ZN4llvm4sortEOT_">sort</a>(<span class='refarg'><a class="local col5 ref" href="#45Offsets" title='Offsets' data-ref="45Offsets">Offsets</a></span>);</td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td>  <i>// Check if the loads are close enough.</i></td></tr>
<tr><th id="266">266</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a>*, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col5 decl" id="55Loads" title='Loads' data-type='SmallVector&lt;llvm::SDNode *, 4&gt;' data-ref="55Loads">Loads</dfn>;</td></tr>
<tr><th id="267">267</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="56NumLoads" title='NumLoads' data-type='unsigned int' data-ref="56NumLoads">NumLoads</dfn> = <var>0</var>;</td></tr>
<tr><th id="268">268</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col7 decl" id="57BaseOff" title='BaseOff' data-type='int64_t' data-ref="57BaseOff">BaseOff</dfn> = <a class="local col5 ref" href="#45Offsets" title='Offsets' data-ref="45Offsets">Offsets</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>;</td></tr>
<tr><th id="269">269</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col8 decl" id="58BaseLoad" title='BaseLoad' data-type='llvm::SDNode *' data-ref="58BaseLoad">BaseLoad</dfn> = <a class="local col6 ref" href="#46O2SMap" title='O2SMap' data-ref="46O2SMap">O2SMap</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="local col7 ref" href="#57BaseOff" title='BaseOff' data-ref="57BaseOff">BaseOff</a>]</a>;</td></tr>
<tr><th id="270">270</th><td>  <a class="local col5 ref" href="#55Loads" title='Loads' data-ref="55Loads">Loads</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col8 ref" href="#58BaseLoad" title='BaseLoad' data-ref="58BaseLoad">BaseLoad</a>);</td></tr>
<tr><th id="271">271</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="59i" title='i' data-type='unsigned int' data-ref="59i">i</dfn> = <var>1</var>, <dfn class="local col0 decl" id="60e" title='e' data-type='unsigned int' data-ref="60e">e</dfn> = <a class="local col5 ref" href="#45Offsets" title='Offsets' data-ref="45Offsets">Offsets</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col9 ref" href="#59i" title='i' data-ref="59i">i</a> != <a class="local col0 ref" href="#60e" title='e' data-ref="60e">e</a>; ++<a class="local col9 ref" href="#59i" title='i' data-ref="59i">i</a>) {</td></tr>
<tr><th id="272">272</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col1 decl" id="61Offset" title='Offset' data-type='int64_t' data-ref="61Offset">Offset</dfn> = <a class="local col5 ref" href="#45Offsets" title='Offsets' data-ref="45Offsets">Offsets</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#59i" title='i' data-ref="59i">i</a>]</a>;</td></tr>
<tr><th id="273">273</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col2 decl" id="62Load" title='Load' data-type='llvm::SDNode *' data-ref="62Load">Load</dfn> = <a class="local col6 ref" href="#46O2SMap" title='O2SMap' data-ref="46O2SMap">O2SMap</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="local col1 ref" href="#61Offset" title='Offset' data-ref="61Offset">Offset</a>]</a>;</td></tr>
<tr><th id="274">274</th><td>    <b>if</b> (!<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo23shouldScheduleLoadsNearEPNS_6SDNodeES2_llj" title='llvm::TargetInstrInfo::shouldScheduleLoadsNear' data-ref="_ZNK4llvm15TargetInstrInfo23shouldScheduleLoadsNearEPNS_6SDNodeES2_llj">shouldScheduleLoadsNear</a>(<a class="local col8 ref" href="#58BaseLoad" title='BaseLoad' data-ref="58BaseLoad">BaseLoad</a>, <a class="local col2 ref" href="#62Load" title='Load' data-ref="62Load">Load</a>, <a class="local col7 ref" href="#57BaseOff" title='BaseOff' data-ref="57BaseOff">BaseOff</a>, <a class="local col1 ref" href="#61Offset" title='Offset' data-ref="61Offset">Offset</a>,<a class="local col6 ref" href="#56NumLoads" title='NumLoads' data-ref="56NumLoads">NumLoads</a>))</td></tr>
<tr><th id="275">275</th><td>      <b>break</b>; <i>// Stop right here. Ignore loads that are further away.</i></td></tr>
<tr><th id="276">276</th><td>    <a class="local col5 ref" href="#55Loads" title='Loads' data-ref="55Loads">Loads</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col2 ref" href="#62Load" title='Load' data-ref="62Load">Load</a>);</td></tr>
<tr><th id="277">277</th><td>    ++<a class="local col6 ref" href="#56NumLoads" title='NumLoads' data-ref="56NumLoads">NumLoads</a>;</td></tr>
<tr><th id="278">278</th><td>  }</td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td>  <b>if</b> (<a class="local col6 ref" href="#56NumLoads" title='NumLoads' data-ref="56NumLoads">NumLoads</a> == <var>0</var>)</td></tr>
<tr><th id="281">281</th><td>    <b>return</b>;</td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td>  <i>// Cluster loads by adding MVT::Glue outputs and inputs. This also</i></td></tr>
<tr><th id="284">284</th><td><i>  // ensure they are scheduled in order of increasing addresses.</i></td></tr>
<tr><th id="285">285</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col3 decl" id="63Lead" title='Lead' data-type='llvm::SDNode *' data-ref="63Lead">Lead</dfn> = <a class="local col5 ref" href="#55Loads" title='Loads' data-ref="55Loads">Loads</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>;</td></tr>
<tr><th id="286">286</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="64InGlue" title='InGlue' data-type='llvm::SDValue' data-ref="64InGlue">InGlue</dfn> = <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><b>nullptr</b>, <var>0</var>);</td></tr>
<tr><th id="287">287</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL7AddGluePN4llvm6SDNodeENS_7SDValueEbPNS_12SelectionDAGE" title='AddGlue' data-use='c' data-ref="_ZL7AddGluePN4llvm6SDNodeENS_7SDValueEbPNS_12SelectionDAGE">AddGlue</a>(<a class="local col3 ref" href="#63Lead" title='Lead' data-ref="63Lead">Lead</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#64InGlue" title='InGlue' data-ref="64InGlue">InGlue</a>, <b>true</b>, <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::DAG" title='llvm::ScheduleDAGSDNodes::DAG' data-ref="llvm::ScheduleDAGSDNodes::DAG">DAG</a>))</td></tr>
<tr><th id="288">288</th><td>    <a class="local col4 ref" href="#64InGlue" title='InGlue' data-ref="64InGlue">InGlue</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col3 ref" href="#63Lead" title='Lead' data-ref="63Lead">Lead</a>, <a class="local col3 ref" href="#63Lead" title='Lead' data-ref="63Lead">Lead</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getNumValuesEv" title='llvm::SDNode::getNumValues' data-ref="_ZNK4llvm6SDNode12getNumValuesEv">getNumValues</a>() - <var>1</var>);</td></tr>
<tr><th id="289">289</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="65I" title='I' data-type='unsigned int' data-ref="65I">I</dfn> = <var>1</var>, <dfn class="local col6 decl" id="66E" title='E' data-type='unsigned int' data-ref="66E">E</dfn> = <a class="local col5 ref" href="#55Loads" title='Loads' data-ref="55Loads">Loads</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col5 ref" href="#65I" title='I' data-ref="65I">I</a> != <a class="local col6 ref" href="#66E" title='E' data-ref="66E">E</a>; ++<a class="local col5 ref" href="#65I" title='I' data-ref="65I">I</a>) {</td></tr>
<tr><th id="290">290</th><td>    <em>bool</em> <dfn class="local col7 decl" id="67OutGlue" title='OutGlue' data-type='bool' data-ref="67OutGlue">OutGlue</dfn> = <a class="local col5 ref" href="#65I" title='I' data-ref="65I">I</a> &lt; <a class="local col6 ref" href="#66E" title='E' data-ref="66E">E</a> - <var>1</var>;</td></tr>
<tr><th id="291">291</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col8 decl" id="68Load" title='Load' data-type='llvm::SDNode *' data-ref="68Load">Load</dfn> = <a class="local col5 ref" href="#55Loads" title='Loads' data-ref="55Loads">Loads</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col5 ref" href="#65I" title='I' data-ref="65I">I</a>]</a>;</td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td>    <i>// If AddGlue fails, we could leave an unsused glue value. This should not</i></td></tr>
<tr><th id="294">294</th><td><i>    // cause any</i></td></tr>
<tr><th id="295">295</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL7AddGluePN4llvm6SDNodeENS_7SDValueEbPNS_12SelectionDAGE" title='AddGlue' data-use='c' data-ref="_ZL7AddGluePN4llvm6SDNodeENS_7SDValueEbPNS_12SelectionDAGE">AddGlue</a>(<a class="local col8 ref" href="#68Load" title='Load' data-ref="68Load">Load</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#64InGlue" title='InGlue' data-ref="64InGlue">InGlue</a>, <a class="local col7 ref" href="#67OutGlue" title='OutGlue' data-ref="67OutGlue">OutGlue</a>, <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::DAG" title='llvm::ScheduleDAGSDNodes::DAG' data-ref="llvm::ScheduleDAGSDNodes::DAG">DAG</a>)) {</td></tr>
<tr><th id="296">296</th><td>      <b>if</b> (<a class="local col7 ref" href="#67OutGlue" title='OutGlue' data-ref="67OutGlue">OutGlue</a>)</td></tr>
<tr><th id="297">297</th><td>        <a class="local col4 ref" href="#64InGlue" title='InGlue' data-ref="64InGlue">InGlue</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col8 ref" href="#68Load" title='Load' data-ref="68Load">Load</a>, <a class="local col8 ref" href="#68Load" title='Load' data-ref="68Load">Load</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getNumValuesEv" title='llvm::SDNode::getNumValues' data-ref="_ZNK4llvm6SDNode12getNumValuesEv">getNumValues</a>() - <var>1</var>);</td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td>      <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#38" title='LoadsClustered' data-ref="LoadsClustered">LoadsClustered</a>;</td></tr>
<tr><th id="300">300</th><td>    }</td></tr>
<tr><th id="301">301</th><td>    <b>else</b> <b>if</b> (!<a class="local col7 ref" href="#67OutGlue" title='OutGlue' data-ref="67OutGlue">OutGlue</a> &amp;&amp; <a class="local col4 ref" href="#64InGlue" title='InGlue' data-ref="64InGlue">InGlue</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>())</td></tr>
<tr><th id="302">302</th><td>      <a class="tu ref" href="#_ZL16RemoveUnusedGluePN4llvm6SDNodeEPNS_12SelectionDAGE" title='RemoveUnusedGlue' data-use='c' data-ref="_ZL16RemoveUnusedGluePN4llvm6SDNodeEPNS_12SelectionDAGE">RemoveUnusedGlue</a>(<a class="local col4 ref" href="#64InGlue" title='InGlue' data-ref="64InGlue">InGlue</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>(), <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::DAG" title='llvm::ScheduleDAGSDNodes::DAG' data-ref="llvm::ScheduleDAGSDNodes::DAG">DAG</a>);</td></tr>
<tr><th id="303">303</th><td>  }</td></tr>
<tr><th id="304">304</th><td>}</td></tr>
<tr><th id="305">305</th><td></td></tr>
<tr><th id="306">306</th><td><i class="doc">/// ClusterNodes - Cluster certain nodes which should be scheduled together.</i></td></tr>
<tr><th id="307">307</th><td><i class="doc">///</i></td></tr>
<tr><th id="308">308</th><td><em>void</em> <a class="type" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes" title='llvm::ScheduleDAGSDNodes' data-ref="llvm::ScheduleDAGSDNodes">ScheduleDAGSDNodes</a>::<dfn class="decl def" id="_ZN4llvm18ScheduleDAGSDNodes12ClusterNodesEv" title='llvm::ScheduleDAGSDNodes::ClusterNodes' data-ref="_ZN4llvm18ScheduleDAGSDNodes12ClusterNodesEv">ClusterNodes</dfn>() {</td></tr>
<tr><th id="309">309</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> &amp;<dfn class="local col9 decl" id="69NI" title='NI' data-type='llvm::SDNode &amp;' data-ref="69NI">NI</dfn> : <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::DAG" title='llvm::ScheduleDAGSDNodes::DAG' data-ref="llvm::ScheduleDAGSDNodes::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG8allnodesEv" title='llvm::SelectionDAG::allnodes' data-ref="_ZN4llvm12SelectionDAG8allnodesEv">allnodes</a>()) {</td></tr>
<tr><th id="310">310</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col0 decl" id="70Node" title='Node' data-type='llvm::SDNode *' data-ref="70Node">Node</dfn> = &amp;<a class="local col9 ref" href="#69NI" title='NI' data-ref="69NI">NI</a>;</td></tr>
<tr><th id="311">311</th><td>    <b>if</b> (!<a class="local col0 ref" href="#70Node" title='Node' data-ref="70Node">Node</a> || !<a class="local col0 ref" href="#70Node" title='Node' data-ref="70Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>())</td></tr>
<tr><th id="312">312</th><td>      <b>continue</b>;</td></tr>
<tr><th id="313">313</th><td></td></tr>
<tr><th id="314">314</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="71Opc" title='Opc' data-type='unsigned int' data-ref="71Opc">Opc</dfn> = <a class="local col0 ref" href="#70Node" title='Node' data-ref="70Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>();</td></tr>
<tr><th id="315">315</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col2 decl" id="72MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="72MCID">MCID</dfn> = <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col1 ref" href="#71Opc" title='Opc' data-ref="71Opc">Opc</a>);</td></tr>
<tr><th id="316">316</th><td>    <b>if</b> (<a class="local col2 ref" href="#72MCID" title='MCID' data-ref="72MCID">MCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc7mayLoadEv" title='llvm::MCInstrDesc::mayLoad' data-ref="_ZNK4llvm11MCInstrDesc7mayLoadEv">mayLoad</a>())</td></tr>
<tr><th id="317">317</th><td>      <i>// Cluster loads from "near" addresses into combined SUnits.</i></td></tr>
<tr><th id="318">318</th><td>      <a class="member" href="#_ZN4llvm18ScheduleDAGSDNodes23ClusterNeighboringLoadsEPNS_6SDNodeE" title='llvm::ScheduleDAGSDNodes::ClusterNeighboringLoads' data-ref="_ZN4llvm18ScheduleDAGSDNodes23ClusterNeighboringLoadsEPNS_6SDNodeE">ClusterNeighboringLoads</a>(<a class="local col0 ref" href="#70Node" title='Node' data-ref="70Node">Node</a>);</td></tr>
<tr><th id="319">319</th><td>  }</td></tr>
<tr><th id="320">320</th><td>}</td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td><em>void</em> <a class="type" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes" title='llvm::ScheduleDAGSDNodes' data-ref="llvm::ScheduleDAGSDNodes">ScheduleDAGSDNodes</a>::<dfn class="decl def" id="_ZN4llvm18ScheduleDAGSDNodes15BuildSchedUnitsEv" title='llvm::ScheduleDAGSDNodes::BuildSchedUnits' data-ref="_ZN4llvm18ScheduleDAGSDNodes15BuildSchedUnitsEv">BuildSchedUnits</dfn>() {</td></tr>
<tr><th id="323">323</th><td>  <i>// During scheduling, the NodeId field of SDNode is used to map SDNodes</i></td></tr>
<tr><th id="324">324</th><td><i>  // to their associated SUnits by holding SUnits table indices. A value</i></td></tr>
<tr><th id="325">325</th><td><i>  // of -1 means the SDNode does not yet have an associated SUnit.</i></td></tr>
<tr><th id="326">326</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="73NumNodes" title='NumNodes' data-type='unsigned int' data-ref="73NumNodes">NumNodes</dfn> = <var>0</var>;</td></tr>
<tr><th id="327">327</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> &amp;<dfn class="local col4 decl" id="74NI" title='NI' data-type='llvm::SDNode &amp;' data-ref="74NI">NI</dfn> : <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::DAG" title='llvm::ScheduleDAGSDNodes::DAG' data-ref="llvm::ScheduleDAGSDNodes::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG8allnodesEv" title='llvm::SelectionDAG::allnodes' data-ref="_ZN4llvm12SelectionDAG8allnodesEv">allnodes</a>()) {</td></tr>
<tr><th id="328">328</th><td>    <a class="local col4 ref" href="#74NI" title='NI' data-ref="74NI">NI</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm6SDNode9setNodeIdEi" title='llvm::SDNode::setNodeId' data-ref="_ZN4llvm6SDNode9setNodeIdEi">setNodeId</a>(-<var>1</var>);</td></tr>
<tr><th id="329">329</th><td>    ++<a class="local col3 ref" href="#73NumNodes" title='NumNodes' data-ref="73NumNodes">NumNodes</a>;</td></tr>
<tr><th id="330">330</th><td>  }</td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td>  <i>// Reserve entries in the vector for each of the SUnits we are creating.  This</i></td></tr>
<tr><th id="333">333</th><td><i>  // ensure that reallocation of the vector won't happen, so SUnit*'s won't get</i></td></tr>
<tr><th id="334">334</th><td><i>  // invalidated.</i></td></tr>
<tr><th id="335">335</th><td><i>  // FIXME: Multiply by 2 because we may clone nodes during scheduling.</i></td></tr>
<tr><th id="336">336</th><td><i>  // This is a temporary workaround.</i></td></tr>
<tr><th id="337">337</th><td>  <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector7reserveEm" title='std::vector::reserve' data-ref="_ZNSt6vector7reserveEm">reserve</a>(<a class="local col3 ref" href="#73NumNodes" title='NumNodes' data-ref="73NumNodes">NumNodes</a> * <var>2</var>);</td></tr>
<tr><th id="338">338</th><td></td></tr>
<tr><th id="339">339</th><td>  <i>// Add all nodes in depth first order.</i></td></tr>
<tr><th id="340">340</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a>*, <var>64</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col5 decl" id="75Worklist" title='Worklist' data-type='SmallVector&lt;llvm::SDNode *, 64&gt;' data-ref="75Worklist">Worklist</dfn>;</td></tr>
<tr><th id="341">341</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSet" title='llvm::SmallPtrSet' data-ref="llvm::SmallPtrSet">SmallPtrSet</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a>*, <var>32</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm11SmallPtrSetC1Ev" title='llvm::SmallPtrSet::SmallPtrSet&lt;PtrType, SmallSize&gt;' data-ref="_ZN4llvm11SmallPtrSetC1Ev"></a><dfn class="local col6 decl" id="76Visited" title='Visited' data-type='SmallPtrSet&lt;llvm::SDNode *, 32&gt;' data-ref="76Visited">Visited</dfn>;</td></tr>
<tr><th id="342">342</th><td>  <a class="local col5 ref" href="#75Worklist" title='Worklist' data-ref="75Worklist">Worklist</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::DAG" title='llvm::ScheduleDAGSDNodes::DAG' data-ref="llvm::ScheduleDAGSDNodes::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG7getRootEv" title='llvm::SelectionDAG::getRoot' data-ref="_ZNK4llvm12SelectionDAG7getRootEv">getRoot</a>().<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>());</td></tr>
<tr><th id="343">343</th><td>  <a class="local col6 ref" href="#76Visited" title='Visited' data-ref="76Visited">Visited</a>.<a class="ref" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::DAG" title='llvm::ScheduleDAGSDNodes::DAG' data-ref="llvm::ScheduleDAGSDNodes::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG7getRootEv" title='llvm::SelectionDAG::getRoot' data-ref="_ZNK4llvm12SelectionDAG7getRootEv">getRoot</a>().<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>());</td></tr>
<tr><th id="344">344</th><td></td></tr>
<tr><th id="345">345</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*, <var>8</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col7 decl" id="77CallSUnits" title='CallSUnits' data-type='SmallVector&lt;llvm::SUnit *, 8&gt;' data-ref="77CallSUnits">CallSUnits</dfn>;</td></tr>
<tr><th id="346">346</th><td>  <b>while</b> (!<a class="local col5 ref" href="#75Worklist" title='Worklist' data-ref="75Worklist">Worklist</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="347">347</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col8 decl" id="78NI" title='NI' data-type='llvm::SDNode *' data-ref="78NI">NI</dfn> = <a class="local col5 ref" href="#75Worklist" title='Worklist' data-ref="75Worklist">Worklist</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12pop_back_valEv" title='llvm::SmallVectorImpl::pop_back_val' data-ref="_ZN4llvm15SmallVectorImpl12pop_back_valEv">pop_back_val</a>();</td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td>    <i>// Add all operands to the worklist unless they've already been added.</i></td></tr>
<tr><th id="350">350</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col9 decl" id="79Op" title='Op' data-type='const llvm::SDValue &amp;' data-ref="79Op">Op</dfn> : <a class="local col8 ref" href="#78NI" title='NI' data-ref="78NI">NI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9op_valuesEv" title='llvm::SDNode::op_values' data-ref="_ZNK4llvm6SDNode9op_valuesEv">op_values</a>())</td></tr>
<tr><th id="351">351</th><td>      <b>if</b> (<a class="local col6 ref" href="#76Visited" title='Visited' data-ref="76Visited">Visited</a>.<a class="ref" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="local col9 ref" href="#79Op" title='Op' data-ref="79Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>()).<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::SmallPtrSetIterator&lt;llvm::SDNode *&gt;, bool&gt;::second' data-ref="std::pair::second">second</a>)</td></tr>
<tr><th id="352">352</th><td>        <a class="local col5 ref" href="#75Worklist" title='Worklist' data-ref="75Worklist">Worklist</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col9 ref" href="#79Op" title='Op' data-ref="79Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>());</td></tr>
<tr><th id="353">353</th><td></td></tr>
<tr><th id="354">354</th><td>    <b>if</b> (<a class="member" href="ScheduleDAGSDNodes.h.html#_ZN4llvm18ScheduleDAGSDNodes13isPassiveNodeEPNS_6SDNodeE" title='llvm::ScheduleDAGSDNodes::isPassiveNode' data-ref="_ZN4llvm18ScheduleDAGSDNodes13isPassiveNodeEPNS_6SDNodeE">isPassiveNode</a>(<a class="local col8 ref" href="#78NI" title='NI' data-ref="78NI">NI</a>))  <i>// Leaf node, e.g. a TargetImmediate.</i></td></tr>
<tr><th id="355">355</th><td>      <b>continue</b>;</td></tr>
<tr><th id="356">356</th><td></td></tr>
<tr><th id="357">357</th><td>    <i>// If this node has already been processed, stop now.</i></td></tr>
<tr><th id="358">358</th><td>    <b>if</b> (<a class="local col8 ref" href="#78NI" title='NI' data-ref="78NI">NI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getNodeIdEv" title='llvm::SDNode::getNodeId' data-ref="_ZNK4llvm6SDNode9getNodeIdEv">getNodeId</a>() != -<var>1</var>) <b>continue</b>;</td></tr>
<tr><th id="359">359</th><td></td></tr>
<tr><th id="360">360</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="80NodeSUnit" title='NodeSUnit' data-type='llvm::SUnit *' data-ref="80NodeSUnit">NodeSUnit</dfn> = <a class="member" href="#_ZN4llvm18ScheduleDAGSDNodes8newSUnitEPNS_6SDNodeE" title='llvm::ScheduleDAGSDNodes::newSUnit' data-ref="_ZN4llvm18ScheduleDAGSDNodes8newSUnitEPNS_6SDNodeE">newSUnit</a>(<a class="local col8 ref" href="#78NI" title='NI' data-ref="78NI">NI</a>);</td></tr>
<tr><th id="361">361</th><td></td></tr>
<tr><th id="362">362</th><td>    <i>// See if anything is glued to this node, if so, add them to glued</i></td></tr>
<tr><th id="363">363</th><td><i>    // nodes.  Nodes can have at most one glue input and one glue output.  Glue</i></td></tr>
<tr><th id="364">364</th><td><i>    // is required to be the last operand and result of a node.</i></td></tr>
<tr><th id="365">365</th><td><i></i></td></tr>
<tr><th id="366">366</th><td><i>    // Scan up to find glued preds.</i></td></tr>
<tr><th id="367">367</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col1 decl" id="81N" title='N' data-type='llvm::SDNode *' data-ref="81N">N</dfn> = <a class="local col8 ref" href="#78NI" title='NI' data-ref="78NI">NI</a>;</td></tr>
<tr><th id="368">368</th><td>    <b>while</b> (<a class="local col1 ref" href="#81N" title='N' data-ref="81N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode14getNumOperandsEv" title='llvm::SDNode::getNumOperands' data-ref="_ZNK4llvm6SDNode14getNumOperandsEv">getNumOperands</a>() &amp;&amp;</td></tr>
<tr><th id="369">369</th><td>           <a class="local col1 ref" href="#81N" title='N' data-ref="81N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#81N" title='N' data-ref="81N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode14getNumOperandsEv" title='llvm::SDNode::getNumOperands' data-ref="_ZNK4llvm6SDNode14getNumOperandsEv">getNumOperands</a>()-<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>() <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Glue" title='llvm::MVT::SimpleValueType::Glue' data-ref="llvm::MVT::SimpleValueType::Glue">Glue</a>) {</td></tr>
<tr><th id="370">370</th><td>      <a class="local col1 ref" href="#81N" title='N' data-ref="81N">N</a> = <a class="local col1 ref" href="#81N" title='N' data-ref="81N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#81N" title='N' data-ref="81N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode14getNumOperandsEv" title='llvm::SDNode::getNumOperands' data-ref="_ZNK4llvm6SDNode14getNumOperandsEv">getNumOperands</a>()-<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>();</td></tr>
<tr><th id="371">371</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (N-&gt;getNodeId() == -1 &amp;&amp; &quot;Node already inserted!&quot;) ? void (0) : __assert_fail (&quot;N-&gt;getNodeId() == -1 &amp;&amp; \&quot;Node already inserted!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp&quot;, 371, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#81N" title='N' data-ref="81N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getNodeIdEv" title='llvm::SDNode::getNodeId' data-ref="_ZNK4llvm6SDNode9getNodeIdEv">getNodeId</a>() == -<var>1</var> &amp;&amp; <q>"Node already inserted!"</q>);</td></tr>
<tr><th id="372">372</th><td>      <a class="local col1 ref" href="#81N" title='N' data-ref="81N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm6SDNode9setNodeIdEi" title='llvm::SDNode::setNodeId' data-ref="_ZN4llvm6SDNode9setNodeIdEi">setNodeId</a>(<a class="local col0 ref" href="#80NodeSUnit" title='NodeSUnit' data-ref="80NodeSUnit">NodeSUnit</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>);</td></tr>
<tr><th id="373">373</th><td>      <b>if</b> (<a class="local col1 ref" href="#81N" title='N' data-ref="81N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>() &amp;&amp; <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col1 ref" href="#81N" title='N' data-ref="81N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>()).<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc6isCallEv" title='llvm::MCInstrDesc::isCall' data-ref="_ZNK4llvm11MCInstrDesc6isCallEv">isCall</a>())</td></tr>
<tr><th id="374">374</th><td>        <a class="local col0 ref" href="#80NodeSUnit" title='NodeSUnit' data-ref="80NodeSUnit">NodeSUnit</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isCall" title='llvm::SUnit::isCall' data-ref="llvm::SUnit::isCall">isCall</a> = <b>true</b>;</td></tr>
<tr><th id="375">375</th><td>    }</td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td>    <i>// Scan down to find any glued succs.</i></td></tr>
<tr><th id="378">378</th><td>    <a class="local col1 ref" href="#81N" title='N' data-ref="81N">N</a> = <a class="local col8 ref" href="#78NI" title='NI' data-ref="78NI">NI</a>;</td></tr>
<tr><th id="379">379</th><td>    <b>while</b> (<a class="local col1 ref" href="#81N" title='N' data-ref="81N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<a class="local col1 ref" href="#81N" title='N' data-ref="81N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getNumValuesEv" title='llvm::SDNode::getNumValues' data-ref="_ZNK4llvm6SDNode12getNumValuesEv">getNumValues</a>()-<var>1</var>) <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Glue" title='llvm::MVT::SimpleValueType::Glue' data-ref="llvm::MVT::SimpleValueType::Glue">Glue</a>) {</td></tr>
<tr><th id="380">380</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="82GlueVal" title='GlueVal' data-type='llvm::SDValue' data-ref="82GlueVal">GlueVal</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col1 ref" href="#81N" title='N' data-ref="81N">N</a>, <a class="local col1 ref" href="#81N" title='N' data-ref="81N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getNumValuesEv" title='llvm::SDNode::getNumValues' data-ref="_ZNK4llvm6SDNode12getNumValuesEv">getNumValues</a>()-<var>1</var>);</td></tr>
<tr><th id="381">381</th><td></td></tr>
<tr><th id="382">382</th><td>      <i>// There are either zero or one users of the Glue result.</i></td></tr>
<tr><th id="383">383</th><td>      <em>bool</em> <dfn class="local col3 decl" id="83HasGlueUse" title='HasGlueUse' data-type='bool' data-ref="83HasGlueUse">HasGlueUse</dfn> = <b>false</b>;</td></tr>
<tr><th id="384">384</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a>::<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode::use_iterator" title='llvm::SDNode::use_iterator' data-ref="llvm::SDNode::use_iterator">use_iterator</a> <dfn class="local col4 decl" id="84UI" title='UI' data-type='SDNode::use_iterator' data-ref="84UI">UI</dfn> = <a class="local col1 ref" href="#81N" title='N' data-ref="81N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9use_beginEv" title='llvm::SDNode::use_begin' data-ref="_ZNK4llvm6SDNode9use_beginEv">use_begin</a>(), <dfn class="local col5 decl" id="85E" title='E' data-type='SDNode::use_iterator' data-ref="85E">E</dfn> = <a class="local col1 ref" href="#81N" title='N' data-ref="81N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm6SDNode7use_endEv" title='llvm::SDNode::use_end' data-ref="_ZN4llvm6SDNode7use_endEv">use_end</a>();</td></tr>
<tr><th id="385">385</th><td>           <a class="local col4 ref" href="#84UI" title='UI' data-ref="84UI">UI</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12use_iteratorneERKS1_" title='llvm::SDNode::use_iterator::operator!=' data-ref="_ZNK4llvm6SDNode12use_iteratorneERKS1_">!=</a> <a class="local col5 ref" href="#85E" title='E' data-ref="85E">E</a>; <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm6SDNode12use_iteratorppEv" title='llvm::SDNode::use_iterator::operator++' data-ref="_ZN4llvm6SDNode12use_iteratorppEv">++</a><a class="local col4 ref" href="#84UI" title='UI' data-ref="84UI">UI</a>)</td></tr>
<tr><th id="386">386</th><td>        <b>if</b> (<a class="local col2 ref" href="#82GlueVal" title='GlueVal' data-ref="82GlueVal">GlueVal</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue11isOperandOfEPKNS_6SDNodeE" title='llvm::SDValue::isOperandOf' data-ref="_ZNK4llvm7SDValue11isOperandOfEPKNS_6SDNodeE">isOperandOf</a>(<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12use_iteratordeEv" title='llvm::SDNode::use_iterator::operator*' data-ref="_ZNK4llvm6SDNode12use_iteratordeEv">*</a><a class="local col4 ref" href="#84UI" title='UI' data-ref="84UI">UI</a>)) {</td></tr>
<tr><th id="387">387</th><td>          <a class="local col3 ref" href="#83HasGlueUse" title='HasGlueUse' data-ref="83HasGlueUse">HasGlueUse</a> = <b>true</b>;</td></tr>
<tr><th id="388">388</th><td>          <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (N-&gt;getNodeId() == -1 &amp;&amp; &quot;Node already inserted!&quot;) ? void (0) : __assert_fail (&quot;N-&gt;getNodeId() == -1 &amp;&amp; \&quot;Node already inserted!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp&quot;, 388, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#81N" title='N' data-ref="81N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getNodeIdEv" title='llvm::SDNode::getNodeId' data-ref="_ZNK4llvm6SDNode9getNodeIdEv">getNodeId</a>() == -<var>1</var> &amp;&amp; <q>"Node already inserted!"</q>);</td></tr>
<tr><th id="389">389</th><td>          <a class="local col1 ref" href="#81N" title='N' data-ref="81N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm6SDNode9setNodeIdEi" title='llvm::SDNode::setNodeId' data-ref="_ZN4llvm6SDNode9setNodeIdEi">setNodeId</a>(<a class="local col0 ref" href="#80NodeSUnit" title='NodeSUnit' data-ref="80NodeSUnit">NodeSUnit</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>);</td></tr>
<tr><th id="390">390</th><td>          <a class="local col1 ref" href="#81N" title='N' data-ref="81N">N</a> = <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12use_iteratordeEv" title='llvm::SDNode::use_iterator::operator*' data-ref="_ZNK4llvm6SDNode12use_iteratordeEv">*</a><a class="local col4 ref" href="#84UI" title='UI' data-ref="84UI">UI</a>;</td></tr>
<tr><th id="391">391</th><td>          <b>if</b> (<a class="local col1 ref" href="#81N" title='N' data-ref="81N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>() &amp;&amp; <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col1 ref" href="#81N" title='N' data-ref="81N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>()).<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc6isCallEv" title='llvm::MCInstrDesc::isCall' data-ref="_ZNK4llvm11MCInstrDesc6isCallEv">isCall</a>())</td></tr>
<tr><th id="392">392</th><td>            <a class="local col0 ref" href="#80NodeSUnit" title='NodeSUnit' data-ref="80NodeSUnit">NodeSUnit</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isCall" title='llvm::SUnit::isCall' data-ref="llvm::SUnit::isCall">isCall</a> = <b>true</b>;</td></tr>
<tr><th id="393">393</th><td>          <b>break</b>;</td></tr>
<tr><th id="394">394</th><td>        }</td></tr>
<tr><th id="395">395</th><td>      <b>if</b> (!<a class="local col3 ref" href="#83HasGlueUse" title='HasGlueUse' data-ref="83HasGlueUse">HasGlueUse</a>) <b>break</b>;</td></tr>
<tr><th id="396">396</th><td>    }</td></tr>
<tr><th id="397">397</th><td></td></tr>
<tr><th id="398">398</th><td>    <b>if</b> (<a class="local col0 ref" href="#80NodeSUnit" title='NodeSUnit' data-ref="80NodeSUnit">NodeSUnit</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isCall" title='llvm::SUnit::isCall' data-ref="llvm::SUnit::isCall">isCall</a>)</td></tr>
<tr><th id="399">399</th><td>      <a class="local col7 ref" href="#77CallSUnits" title='CallSUnits' data-ref="77CallSUnits">CallSUnits</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col0 ref" href="#80NodeSUnit" title='NodeSUnit' data-ref="80NodeSUnit">NodeSUnit</a>);</td></tr>
<tr><th id="400">400</th><td></td></tr>
<tr><th id="401">401</th><td>    <i>// Schedule zero-latency TokenFactor below any nodes that may increase the</i></td></tr>
<tr><th id="402">402</th><td><i>    // schedule height. Otherwise, ancestors of the TokenFactor may appear to</i></td></tr>
<tr><th id="403">403</th><td><i>    // have false stalls.</i></td></tr>
<tr><th id="404">404</th><td>    <b>if</b> (<a class="local col8 ref" href="#78NI" title='NI' data-ref="78NI">NI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::TokenFactor" title='llvm::ISD::NodeType::TokenFactor' data-ref="llvm::ISD::NodeType::TokenFactor">TokenFactor</a>)</td></tr>
<tr><th id="405">405</th><td>      <a class="local col0 ref" href="#80NodeSUnit" title='NodeSUnit' data-ref="80NodeSUnit">NodeSUnit</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isScheduleLow" title='llvm::SUnit::isScheduleLow' data-ref="llvm::SUnit::isScheduleLow">isScheduleLow</a> = <b>true</b>;</td></tr>
<tr><th id="406">406</th><td></td></tr>
<tr><th id="407">407</th><td>    <i>// If there are glue operands involved, N is now the bottom-most node</i></td></tr>
<tr><th id="408">408</th><td><i>    // of the sequence of nodes that are glued together.</i></td></tr>
<tr><th id="409">409</th><td><i>    // Update the SUnit.</i></td></tr>
<tr><th id="410">410</th><td>    <a class="local col0 ref" href="#80NodeSUnit" title='NodeSUnit' data-ref="80NodeSUnit">NodeSUnit</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm5SUnit7setNodeEPNS_6SDNodeE" title='llvm::SUnit::setNode' data-ref="_ZN4llvm5SUnit7setNodeEPNS_6SDNodeE">setNode</a>(<a class="local col1 ref" href="#81N" title='N' data-ref="81N">N</a>);</td></tr>
<tr><th id="411">411</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (N-&gt;getNodeId() == -1 &amp;&amp; &quot;Node already inserted!&quot;) ? void (0) : __assert_fail (&quot;N-&gt;getNodeId() == -1 &amp;&amp; \&quot;Node already inserted!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp&quot;, 411, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#81N" title='N' data-ref="81N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getNodeIdEv" title='llvm::SDNode::getNodeId' data-ref="_ZNK4llvm6SDNode9getNodeIdEv">getNodeId</a>() == -<var>1</var> &amp;&amp; <q>"Node already inserted!"</q>);</td></tr>
<tr><th id="412">412</th><td>    <a class="local col1 ref" href="#81N" title='N' data-ref="81N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm6SDNode9setNodeIdEi" title='llvm::SDNode::setNodeId' data-ref="_ZN4llvm6SDNode9setNodeIdEi">setNodeId</a>(<a class="local col0 ref" href="#80NodeSUnit" title='NodeSUnit' data-ref="80NodeSUnit">NodeSUnit</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>);</td></tr>
<tr><th id="413">413</th><td></td></tr>
<tr><th id="414">414</th><td>    <i>// Compute NumRegDefsLeft. This must be done before AddSchedEdges.</i></td></tr>
<tr><th id="415">415</th><td>    <a class="member" href="#_ZN4llvm18ScheduleDAGSDNodes18InitNumRegDefsLeftEPNS_5SUnitE" title='llvm::ScheduleDAGSDNodes::InitNumRegDefsLeft' data-ref="_ZN4llvm18ScheduleDAGSDNodes18InitNumRegDefsLeftEPNS_5SUnitE">InitNumRegDefsLeft</a>(<a class="local col0 ref" href="#80NodeSUnit" title='NodeSUnit' data-ref="80NodeSUnit">NodeSUnit</a>);</td></tr>
<tr><th id="416">416</th><td></td></tr>
<tr><th id="417">417</th><td>    <i>// Assign the Latency field of NodeSUnit using target-provided information.</i></td></tr>
<tr><th id="418">418</th><td>    <a class="virtual member" href="#_ZN4llvm18ScheduleDAGSDNodes14computeLatencyEPNS_5SUnitE" title='llvm::ScheduleDAGSDNodes::computeLatency' data-ref="_ZN4llvm18ScheduleDAGSDNodes14computeLatencyEPNS_5SUnitE">computeLatency</a>(<a class="local col0 ref" href="#80NodeSUnit" title='NodeSUnit' data-ref="80NodeSUnit">NodeSUnit</a>);</td></tr>
<tr><th id="419">419</th><td>  }</td></tr>
<tr><th id="420">420</th><td></td></tr>
<tr><th id="421">421</th><td>  <i>// Find all call operands.</i></td></tr>
<tr><th id="422">422</th><td>  <b>while</b> (!<a class="local col7 ref" href="#77CallSUnits" title='CallSUnits' data-ref="77CallSUnits">CallSUnits</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="423">423</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="86SU" title='SU' data-type='llvm::SUnit *' data-ref="86SU">SU</dfn> = <a class="local col7 ref" href="#77CallSUnits" title='CallSUnits' data-ref="77CallSUnits">CallSUnits</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12pop_back_valEv" title='llvm::SmallVectorImpl::pop_back_val' data-ref="_ZN4llvm15SmallVectorImpl12pop_back_valEv">pop_back_val</a>();</td></tr>
<tr><th id="424">424</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col7 decl" id="87SUNode" title='SUNode' data-type='const llvm::SDNode *' data-ref="87SUNode">SUNode</dfn> = <a class="local col6 ref" href="#86SU" title='SU' data-ref="86SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>(); <a class="local col7 ref" href="#87SUNode" title='SUNode' data-ref="87SUNode">SUNode</a>;</td></tr>
<tr><th id="425">425</th><td>         <a class="local col7 ref" href="#87SUNode" title='SUNode' data-ref="87SUNode">SUNode</a> = <a class="local col7 ref" href="#87SUNode" title='SUNode' data-ref="87SUNode">SUNode</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getGluedNodeEv" title='llvm::SDNode::getGluedNode' data-ref="_ZNK4llvm6SDNode12getGluedNodeEv">getGluedNode</a>()) {</td></tr>
<tr><th id="426">426</th><td>      <b>if</b> (<a class="local col7 ref" href="#87SUNode" title='SUNode' data-ref="87SUNode">SUNode</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::CopyToReg" title='llvm::ISD::NodeType::CopyToReg' data-ref="llvm::ISD::NodeType::CopyToReg">CopyToReg</a>)</td></tr>
<tr><th id="427">427</th><td>        <b>continue</b>;</td></tr>
<tr><th id="428">428</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col8 decl" id="88SrcN" title='SrcN' data-type='llvm::SDNode *' data-ref="88SrcN">SrcN</dfn> = <a class="local col7 ref" href="#87SUNode" title='SUNode' data-ref="87SUNode">SUNode</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>();</td></tr>
<tr><th id="429">429</th><td>      <b>if</b> (<a class="member" href="ScheduleDAGSDNodes.h.html#_ZN4llvm18ScheduleDAGSDNodes13isPassiveNodeEPNS_6SDNodeE" title='llvm::ScheduleDAGSDNodes::isPassiveNode' data-ref="_ZN4llvm18ScheduleDAGSDNodes13isPassiveNodeEPNS_6SDNodeE">isPassiveNode</a>(<a class="local col8 ref" href="#88SrcN" title='SrcN' data-ref="88SrcN">SrcN</a>)) <b>continue</b>;   <i>// Not scheduled.</i></td></tr>
<tr><th id="430">430</th><td>      <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="89SrcSU" title='SrcSU' data-type='llvm::SUnit *' data-ref="89SrcSU">SrcSU</dfn> = &amp;<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#88SrcN" title='SrcN' data-ref="88SrcN">SrcN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getNodeIdEv" title='llvm::SDNode::getNodeId' data-ref="_ZNK4llvm6SDNode9getNodeIdEv">getNodeId</a>()]</a>;</td></tr>
<tr><th id="431">431</th><td>      <a class="local col9 ref" href="#89SrcSU" title='SrcSU' data-ref="89SrcSU">SrcSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isCallOp" title='llvm::SUnit::isCallOp' data-ref="llvm::SUnit::isCallOp">isCallOp</a> = <b>true</b>;</td></tr>
<tr><th id="432">432</th><td>    }</td></tr>
<tr><th id="433">433</th><td>  }</td></tr>
<tr><th id="434">434</th><td>}</td></tr>
<tr><th id="435">435</th><td></td></tr>
<tr><th id="436">436</th><td><em>void</em> <a class="type" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes" title='llvm::ScheduleDAGSDNodes' data-ref="llvm::ScheduleDAGSDNodes">ScheduleDAGSDNodes</a>::<dfn class="decl def" id="_ZN4llvm18ScheduleDAGSDNodes13AddSchedEdgesEv" title='llvm::ScheduleDAGSDNodes::AddSchedEdges' data-ref="_ZN4llvm18ScheduleDAGSDNodes13AddSchedEdgesEv">AddSchedEdges</dfn>() {</td></tr>
<tr><th id="437">437</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a> &amp;<dfn class="local col0 decl" id="90ST" title='ST' data-type='const llvm::TargetSubtargetInfo &amp;' data-ref="90ST">ST</dfn> = <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>();</td></tr>
<tr><th id="438">438</th><td></td></tr>
<tr><th id="439">439</th><td>  <i>// Check to see if the scheduler cares about latencies.</i></td></tr>
<tr><th id="440">440</th><td>  <em>bool</em> <dfn class="local col1 decl" id="91UnitLatencies" title='UnitLatencies' data-type='bool' data-ref="91UnitLatencies">UnitLatencies</dfn> = <a class="virtual member" href="ScheduleDAGSDNodes.h.html#_ZNK4llvm18ScheduleDAGSDNodes18forceUnitLatenciesEv" title='llvm::ScheduleDAGSDNodes::forceUnitLatencies' data-ref="_ZNK4llvm18ScheduleDAGSDNodes18forceUnitLatenciesEv">forceUnitLatencies</a>();</td></tr>
<tr><th id="441">441</th><td></td></tr>
<tr><th id="442">442</th><td>  <i>// Pass 2: add the preds, succs, etc.</i></td></tr>
<tr><th id="443">443</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="92su" title='su' data-type='unsigned int' data-ref="92su">su</dfn> = <var>0</var>, <dfn class="local col3 decl" id="93e" title='e' data-type='unsigned int' data-ref="93e">e</dfn> = <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col2 ref" href="#92su" title='su' data-ref="92su">su</a> != <a class="local col3 ref" href="#93e" title='e' data-ref="93e">e</a>; ++<a class="local col2 ref" href="#92su" title='su' data-ref="92su">su</a>) {</td></tr>
<tr><th id="444">444</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col4 decl" id="94SU" title='SU' data-type='llvm::SUnit *' data-ref="94SU">SU</dfn> = &amp;<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col2 ref" href="#92su" title='su' data-ref="92su">su</a>]</a>;</td></tr>
<tr><th id="445">445</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col5 decl" id="95MainNode" title='MainNode' data-type='llvm::SDNode *' data-ref="95MainNode">MainNode</dfn> = <a class="local col4 ref" href="#94SU" title='SU' data-ref="94SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>();</td></tr>
<tr><th id="446">446</th><td></td></tr>
<tr><th id="447">447</th><td>    <b>if</b> (<a class="local col5 ref" href="#95MainNode" title='MainNode' data-ref="95MainNode">MainNode</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>()) {</td></tr>
<tr><th id="448">448</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="96Opc" title='Opc' data-type='unsigned int' data-ref="96Opc">Opc</dfn> = <a class="local col5 ref" href="#95MainNode" title='MainNode' data-ref="95MainNode">MainNode</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>();</td></tr>
<tr><th id="449">449</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col7 decl" id="97MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="97MCID">MCID</dfn> = <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#96Opc" title='Opc' data-ref="96Opc">Opc</a>);</td></tr>
<tr><th id="450">450</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="98i" title='i' data-type='unsigned int' data-ref="98i">i</dfn> = <var>0</var>; <a class="local col8 ref" href="#98i" title='i' data-ref="98i">i</a> != <a class="local col7 ref" href="#97MCID" title='MCID' data-ref="97MCID">MCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>(); ++<a class="local col8 ref" href="#98i" title='i' data-ref="98i">i</a>) {</td></tr>
<tr><th id="451">451</th><td>        <b>if</b> (<a class="local col7 ref" href="#97MCID" title='MCID' data-ref="97MCID">MCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE" title='llvm::MCInstrDesc::getOperandConstraint' data-ref="_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE">getOperandConstraint</a>(<a class="local col8 ref" href="#98i" title='i' data-ref="98i">i</a>, <span class="namespace">MCOI::</span><a class="enum" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOI::OperandConstraint::TIED_TO" title='llvm::MCOI::OperandConstraint::TIED_TO' data-ref="llvm::MCOI::OperandConstraint::TIED_TO">TIED_TO</a>) != -<var>1</var>) {</td></tr>
<tr><th id="452">452</th><td>          <a class="local col4 ref" href="#94SU" title='SU' data-ref="94SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isTwoAddress" title='llvm::SUnit::isTwoAddress' data-ref="llvm::SUnit::isTwoAddress">isTwoAddress</a> = <b>true</b>;</td></tr>
<tr><th id="453">453</th><td>          <b>break</b>;</td></tr>
<tr><th id="454">454</th><td>        }</td></tr>
<tr><th id="455">455</th><td>      }</td></tr>
<tr><th id="456">456</th><td>      <b>if</b> (<a class="local col7 ref" href="#97MCID" title='MCID' data-ref="97MCID">MCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc12isCommutableEv" title='llvm::MCInstrDesc::isCommutable' data-ref="_ZNK4llvm11MCInstrDesc12isCommutableEv">isCommutable</a>())</td></tr>
<tr><th id="457">457</th><td>        <a class="local col4 ref" href="#94SU" title='SU' data-ref="94SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isCommutable" title='llvm::SUnit::isCommutable' data-ref="llvm::SUnit::isCommutable">isCommutable</a> = <b>true</b>;</td></tr>
<tr><th id="458">458</th><td>    }</td></tr>
<tr><th id="459">459</th><td></td></tr>
<tr><th id="460">460</th><td>    <i>// Find all predecessors and successors of the group.</i></td></tr>
<tr><th id="461">461</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col9 decl" id="99N" title='N' data-type='llvm::SDNode *' data-ref="99N">N</dfn> = <a class="local col4 ref" href="#94SU" title='SU' data-ref="94SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>(); <a class="local col9 ref" href="#99N" title='N' data-ref="99N">N</a>; <a class="local col9 ref" href="#99N" title='N' data-ref="99N">N</a> = <a class="local col9 ref" href="#99N" title='N' data-ref="99N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getGluedNodeEv" title='llvm::SDNode::getGluedNode' data-ref="_ZNK4llvm6SDNode12getGluedNodeEv">getGluedNode</a>()) {</td></tr>
<tr><th id="462">462</th><td>      <b>if</b> (<a class="local col9 ref" href="#99N" title='N' data-ref="99N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>() &amp;&amp;</td></tr>
<tr><th id="463">463</th><td>          <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#99N" title='N' data-ref="99N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>()).<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc15getImplicitDefsEv" title='llvm::MCInstrDesc::getImplicitDefs' data-ref="_ZNK4llvm11MCInstrDesc15getImplicitDefsEv">getImplicitDefs</a>()) {</td></tr>
<tr><th id="464">464</th><td>        <a class="local col4 ref" href="#94SU" title='SU' data-ref="94SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::hasPhysRegClobbers" title='llvm::SUnit::hasPhysRegClobbers' data-ref="llvm::SUnit::hasPhysRegClobbers">hasPhysRegClobbers</a> = <b>true</b>;</td></tr>
<tr><th id="465">465</th><td>        <em>unsigned</em> <dfn class="local col0 decl" id="100NumUsed" title='NumUsed' data-type='unsigned int' data-ref="100NumUsed">NumUsed</dfn> = <a class="type" href="InstrEmitter.h.html#llvm::InstrEmitter" title='llvm::InstrEmitter' data-ref="llvm::InstrEmitter">InstrEmitter</a>::<a class="ref" href="InstrEmitter.h.html#_ZN4llvm12InstrEmitter12CountResultsEPNS_6SDNodeE" title='llvm::InstrEmitter::CountResults' data-ref="_ZN4llvm12InstrEmitter12CountResultsEPNS_6SDNodeE">CountResults</a>(<a class="local col9 ref" href="#99N" title='N' data-ref="99N">N</a>);</td></tr>
<tr><th id="466">466</th><td>        <b>while</b> (<a class="local col0 ref" href="#100NumUsed" title='NumUsed' data-ref="100NumUsed">NumUsed</a> != <var>0</var> &amp;&amp; !<a class="local col9 ref" href="#99N" title='N' data-ref="99N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16hasAnyUseOfValueEj" title='llvm::SDNode::hasAnyUseOfValue' data-ref="_ZNK4llvm6SDNode16hasAnyUseOfValueEj">hasAnyUseOfValue</a>(<a class="local col0 ref" href="#100NumUsed" title='NumUsed' data-ref="100NumUsed">NumUsed</a> - <var>1</var>))</td></tr>
<tr><th id="467">467</th><td>          --<a class="local col0 ref" href="#100NumUsed" title='NumUsed' data-ref="100NumUsed">NumUsed</a>;    <i>// Skip over unused values at the end.</i></td></tr>
<tr><th id="468">468</th><td>        <b>if</b> (<a class="local col0 ref" href="#100NumUsed" title='NumUsed' data-ref="100NumUsed">NumUsed</a> &gt; <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#99N" title='N' data-ref="99N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>()).<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>())</td></tr>
<tr><th id="469">469</th><td>          <a class="local col4 ref" href="#94SU" title='SU' data-ref="94SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::hasPhysRegDefs" title='llvm::SUnit::hasPhysRegDefs' data-ref="llvm::SUnit::hasPhysRegDefs">hasPhysRegDefs</a> = <b>true</b>;</td></tr>
<tr><th id="470">470</th><td>      }</td></tr>
<tr><th id="471">471</th><td></td></tr>
<tr><th id="472">472</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="101i" title='i' data-type='unsigned int' data-ref="101i">i</dfn> = <var>0</var>, <dfn class="local col2 decl" id="102e" title='e' data-type='unsigned int' data-ref="102e">e</dfn> = <a class="local col9 ref" href="#99N" title='N' data-ref="99N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode14getNumOperandsEv" title='llvm::SDNode::getNumOperands' data-ref="_ZNK4llvm6SDNode14getNumOperandsEv">getNumOperands</a>(); <a class="local col1 ref" href="#101i" title='i' data-ref="101i">i</a> != <a class="local col2 ref" href="#102e" title='e' data-ref="102e">e</a>; ++<a class="local col1 ref" href="#101i" title='i' data-ref="101i">i</a>) {</td></tr>
<tr><th id="473">473</th><td>        <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col3 decl" id="103OpN" title='OpN' data-type='llvm::SDNode *' data-ref="103OpN">OpN</dfn> = <a class="local col9 ref" href="#99N" title='N' data-ref="99N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#101i" title='i' data-ref="101i">i</a>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>();</td></tr>
<tr><th id="474">474</th><td>        <b>if</b> (<a class="member" href="ScheduleDAGSDNodes.h.html#_ZN4llvm18ScheduleDAGSDNodes13isPassiveNodeEPNS_6SDNodeE" title='llvm::ScheduleDAGSDNodes::isPassiveNode' data-ref="_ZN4llvm18ScheduleDAGSDNodes13isPassiveNodeEPNS_6SDNodeE">isPassiveNode</a>(<a class="local col3 ref" href="#103OpN" title='OpN' data-ref="103OpN">OpN</a>)) <b>continue</b>;   <i>// Not scheduled.</i></td></tr>
<tr><th id="475">475</th><td>        <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col4 decl" id="104OpSU" title='OpSU' data-type='llvm::SUnit *' data-ref="104OpSU">OpSU</dfn> = &amp;<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col3 ref" href="#103OpN" title='OpN' data-ref="103OpN">OpN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getNodeIdEv" title='llvm::SDNode::getNodeId' data-ref="_ZNK4llvm6SDNode9getNodeIdEv">getNodeId</a>()]</a>;</td></tr>
<tr><th id="476">476</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (OpSU &amp;&amp; &quot;Node has no SUnit!&quot;) ? void (0) : __assert_fail (&quot;OpSU &amp;&amp; \&quot;Node has no SUnit!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp&quot;, 476, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#104OpSU" title='OpSU' data-ref="104OpSU">OpSU</a> &amp;&amp; <q>"Node has no SUnit!"</q>);</td></tr>
<tr><th id="477">477</th><td>        <b>if</b> (<a class="local col4 ref" href="#104OpSU" title='OpSU' data-ref="104OpSU">OpSU</a> == <a class="local col4 ref" href="#94SU" title='SU' data-ref="94SU">SU</a>) <b>continue</b>;           <i>// In the same group.</i></td></tr>
<tr><th id="478">478</th><td></td></tr>
<tr><th id="479">479</th><td>        <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col5 decl" id="105OpVT" title='OpVT' data-type='llvm::EVT' data-ref="105OpVT">OpVT</dfn> = <a class="local col9 ref" href="#99N" title='N' data-ref="99N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#101i" title='i' data-ref="101i">i</a>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>();</td></tr>
<tr><th id="480">480</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (OpVT != MVT::Glue &amp;&amp; &quot;Glued nodes should be in same sunit!&quot;) ? void (0) : __assert_fail (&quot;OpVT != MVT::Glue &amp;&amp; \&quot;Glued nodes should be in same sunit!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp&quot;, 480, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#105OpVT" title='OpVT' data-ref="105OpVT">OpVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Glue" title='llvm::MVT::SimpleValueType::Glue' data-ref="llvm::MVT::SimpleValueType::Glue">Glue</a> &amp;&amp; <q>"Glued nodes should be in same sunit!"</q>);</td></tr>
<tr><th id="481">481</th><td>        <em>bool</em> <dfn class="local col6 decl" id="106isChain" title='isChain' data-type='bool' data-ref="106isChain">isChain</dfn> = <a class="local col5 ref" href="#105OpVT" title='OpVT' data-ref="105OpVT">OpVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>;</td></tr>
<tr><th id="482">482</th><td></td></tr>
<tr><th id="483">483</th><td>        <em>unsigned</em> <dfn class="local col7 decl" id="107PhysReg" title='PhysReg' data-type='unsigned int' data-ref="107PhysReg">PhysReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="484">484</th><td>        <em>int</em> <dfn class="local col8 decl" id="108Cost" title='Cost' data-type='int' data-ref="108Cost">Cost</dfn> = <var>1</var>;</td></tr>
<tr><th id="485">485</th><td>        <i>// Determine if this is a physical register dependency.</i></td></tr>
<tr><th id="486">486</th><td>        <a class="tu ref" href="#_ZL25CheckForPhysRegDependencyPN4llvm6SDNodeES1_jPKNS_18TargetRegisterInfoEPKNS_15TargetInstrInfoERjRi" title='CheckForPhysRegDependency' data-use='c' data-ref="_ZL25CheckForPhysRegDependencyPN4llvm6SDNodeES1_jPKNS_18TargetRegisterInfoEPKNS_15TargetInstrInfoERjRi">CheckForPhysRegDependency</a>(<a class="local col3 ref" href="#103OpN" title='OpN' data-ref="103OpN">OpN</a>, <a class="local col9 ref" href="#99N" title='N' data-ref="99N">N</a>, <a class="local col1 ref" href="#101i" title='i' data-ref="101i">i</a>, <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TRI" title='llvm::ScheduleDAG::TRI' data-ref="llvm::ScheduleDAG::TRI">TRI</a>, <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>, <span class='refarg'><a class="local col7 ref" href="#107PhysReg" title='PhysReg' data-ref="107PhysReg">PhysReg</a></span>, <span class='refarg'><a class="local col8 ref" href="#108Cost" title='Cost' data-ref="108Cost">Cost</a></span>);</td></tr>
<tr><th id="487">487</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((PhysReg == 0 || !isChain) &amp;&amp; &quot;Chain dependence via physreg data?&quot;) ? void (0) : __assert_fail (&quot;(PhysReg == 0 || !isChain) &amp;&amp; \&quot;Chain dependence via physreg data?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp&quot;, 488, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col7 ref" href="#107PhysReg" title='PhysReg' data-ref="107PhysReg">PhysReg</a> == <var>0</var> || !<a class="local col6 ref" href="#106isChain" title='isChain' data-ref="106isChain">isChain</a>) &amp;&amp;</td></tr>
<tr><th id="488">488</th><td>               <q>"Chain dependence via physreg data?"</q>);</td></tr>
<tr><th id="489">489</th><td>        <i>// FIXME: See ScheduleDAGSDNodes::EmitCopyFromReg. For now, scheduler</i></td></tr>
<tr><th id="490">490</th><td><i>        // emits a copy from the physical register to a virtual register unless</i></td></tr>
<tr><th id="491">491</th><td><i>        // it requires a cross class copy (cost &lt; 0). That means we are only</i></td></tr>
<tr><th id="492">492</th><td><i>        // treating "expensive to copy" register dependency as physical register</i></td></tr>
<tr><th id="493">493</th><td><i>        // dependency. This may change in the future though.</i></td></tr>
<tr><th id="494">494</th><td>        <b>if</b> (<a class="local col8 ref" href="#108Cost" title='Cost' data-ref="108Cost">Cost</a> &gt;= <var>0</var> &amp;&amp; !<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::StressSched" title='llvm::ScheduleDAG::StressSched' data-ref="llvm::ScheduleDAG::StressSched">StressSched</a>)</td></tr>
<tr><th id="495">495</th><td>          <a class="local col7 ref" href="#107PhysReg" title='PhysReg' data-ref="107PhysReg">PhysReg</a> = <var>0</var>;</td></tr>
<tr><th id="496">496</th><td></td></tr>
<tr><th id="497">497</th><td>        <i>// If this is a ctrl dep, latency is 1.</i></td></tr>
<tr><th id="498">498</th><td>        <em>unsigned</em> <dfn class="local col9 decl" id="109OpLatency" title='OpLatency' data-type='unsigned int' data-ref="109OpLatency">OpLatency</dfn> = <a class="local col6 ref" href="#106isChain" title='isChain' data-ref="106isChain">isChain</a> ? <var>1</var> : <a class="local col4 ref" href="#104OpSU" title='OpSU' data-ref="104OpSU">OpSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Latency" title='llvm::SUnit::Latency' data-ref="llvm::SUnit::Latency">Latency</a>;</td></tr>
<tr><th id="499">499</th><td>        <i>// Special-case TokenFactor chains as zero-latency.</i></td></tr>
<tr><th id="500">500</th><td>        <b>if</b>(<a class="local col6 ref" href="#106isChain" title='isChain' data-ref="106isChain">isChain</a> &amp;&amp; <a class="local col3 ref" href="#103OpN" title='OpN' data-ref="103OpN">OpN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::TokenFactor" title='llvm::ISD::NodeType::TokenFactor' data-ref="llvm::ISD::NodeType::TokenFactor">TokenFactor</a>)</td></tr>
<tr><th id="501">501</th><td>          <a class="local col9 ref" href="#109OpLatency" title='OpLatency' data-ref="109OpLatency">OpLatency</a> = <var>0</var>;</td></tr>
<tr><th id="502">502</th><td></td></tr>
<tr><th id="503">503</th><td>        <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> <dfn class="local col0 decl" id="110Dep" title='Dep' data-type='llvm::SDep' data-ref="110Dep">Dep</dfn> = <a class="local col6 ref" href="#106isChain" title='isChain' data-ref="106isChain">isChain</a> ? <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a><a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDepC1EPNS_5SUnitENS0_9OrderKindE" title='llvm::SDep::SDep' data-ref="_ZN4llvm4SDepC1EPNS_5SUnitENS0_9OrderKindE">(</a><a class="local col4 ref" href="#104OpSU" title='OpSU' data-ref="104OpSU">OpSU</a>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::OrderKind::Barrier" title='llvm::SDep::OrderKind::Barrier' data-ref="llvm::SDep::OrderKind::Barrier">Barrier</a>)</td></tr>
<tr><th id="504">504</th><td>          : <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a><a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDepC1EPNS_5SUnitENS0_4KindEj" title='llvm::SDep::SDep' data-ref="_ZN4llvm4SDepC1EPNS_5SUnitENS0_4KindEj">(</a><a class="local col4 ref" href="#104OpSU" title='OpSU' data-ref="104OpSU">OpSU</a>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Data" title='llvm::SDep::Kind::Data' data-ref="llvm::SDep::Kind::Data">Data</a>, <a class="local col7 ref" href="#107PhysReg" title='PhysReg' data-ref="107PhysReg">PhysReg</a>);</td></tr>
<tr><th id="505">505</th><td>        <a class="local col0 ref" href="#110Dep" title='Dep' data-ref="110Dep">Dep</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDep10setLatencyEj" title='llvm::SDep::setLatency' data-ref="_ZN4llvm4SDep10setLatencyEj">setLatency</a>(<a class="local col9 ref" href="#109OpLatency" title='OpLatency' data-ref="109OpLatency">OpLatency</a>);</td></tr>
<tr><th id="506">506</th><td>        <b>if</b> (!<a class="local col6 ref" href="#106isChain" title='isChain' data-ref="106isChain">isChain</a> &amp;&amp; !<a class="local col1 ref" href="#91UnitLatencies" title='UnitLatencies' data-ref="91UnitLatencies">UnitLatencies</a>) {</td></tr>
<tr><th id="507">507</th><td>          <a class="virtual member" href="#_ZNK4llvm18ScheduleDAGSDNodes21computeOperandLatencyEPNS_6SDNodeES2_jRNS_4SDepE" title='llvm::ScheduleDAGSDNodes::computeOperandLatency' data-ref="_ZNK4llvm18ScheduleDAGSDNodes21computeOperandLatencyEPNS_6SDNodeES2_jRNS_4SDepE">computeOperandLatency</a>(<a class="local col3 ref" href="#103OpN" title='OpN' data-ref="103OpN">OpN</a>, <a class="local col9 ref" href="#99N" title='N' data-ref="99N">N</a>, <a class="local col1 ref" href="#101i" title='i' data-ref="101i">i</a>, <span class='refarg'><a class="local col0 ref" href="#110Dep" title='Dep' data-ref="110Dep">Dep</a></span>);</td></tr>
<tr><th id="508">508</th><td>          <a class="local col0 ref" href="#90ST" title='ST' data-ref="90ST">ST</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo21adjustSchedDependencyEPNS_5SUnitES2_RNS_4SDepE" title='llvm::TargetSubtargetInfo::adjustSchedDependency' data-ref="_ZNK4llvm19TargetSubtargetInfo21adjustSchedDependencyEPNS_5SUnitES2_RNS_4SDepE">adjustSchedDependency</a>(<a class="local col4 ref" href="#104OpSU" title='OpSU' data-ref="104OpSU">OpSU</a>, <a class="local col4 ref" href="#94SU" title='SU' data-ref="94SU">SU</a>, <span class='refarg'><a class="local col0 ref" href="#110Dep" title='Dep' data-ref="110Dep">Dep</a></span>);</td></tr>
<tr><th id="509">509</th><td>        }</td></tr>
<tr><th id="510">510</th><td></td></tr>
<tr><th id="511">511</th><td>        <b>if</b> (!<a class="local col4 ref" href="#94SU" title='SU' data-ref="94SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm5SUnit7addPredERKNS_4SDepEb" title='llvm::SUnit::addPred' data-ref="_ZN4llvm5SUnit7addPredERKNS_4SDepEb">addPred</a>(<a class="local col0 ref" href="#110Dep" title='Dep' data-ref="110Dep">Dep</a>) &amp;&amp; !<a class="local col0 ref" href="#110Dep" title='Dep' data-ref="110Dep">Dep</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6isCtrlEv" title='llvm::SDep::isCtrl' data-ref="_ZNK4llvm4SDep6isCtrlEv">isCtrl</a>() &amp;&amp; <a class="local col4 ref" href="#104OpSU" title='OpSU' data-ref="104OpSU">OpSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumRegDefsLeft" title='llvm::SUnit::NumRegDefsLeft' data-ref="llvm::SUnit::NumRegDefsLeft">NumRegDefsLeft</a> &gt; <var>1</var>) {</td></tr>
<tr><th id="512">512</th><td>          <i>// Multiple register uses are combined in the same SUnit. For example,</i></td></tr>
<tr><th id="513">513</th><td><i>          // we could have a set of glued nodes with all their defs consumed by</i></td></tr>
<tr><th id="514">514</th><td><i>          // another set of glued nodes. Register pressure tracking sees this as</i></td></tr>
<tr><th id="515">515</th><td><i>          // a single use, so to keep pressure balanced we reduce the defs.</i></td></tr>
<tr><th id="516">516</th><td><i>          //</i></td></tr>
<tr><th id="517">517</th><td><i>          // We can't tell (without more book-keeping) if this results from</i></td></tr>
<tr><th id="518">518</th><td><i>          // glued nodes or duplicate operands. As long as we don't reduce</i></td></tr>
<tr><th id="519">519</th><td><i>          // NumRegDefsLeft to zero, we handle the common cases well.</i></td></tr>
<tr><th id="520">520</th><td>          --<a class="local col4 ref" href="#104OpSU" title='OpSU' data-ref="104OpSU">OpSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumRegDefsLeft" title='llvm::SUnit::NumRegDefsLeft' data-ref="llvm::SUnit::NumRegDefsLeft">NumRegDefsLeft</a>;</td></tr>
<tr><th id="521">521</th><td>        }</td></tr>
<tr><th id="522">522</th><td>      }</td></tr>
<tr><th id="523">523</th><td>    }</td></tr>
<tr><th id="524">524</th><td>  }</td></tr>
<tr><th id="525">525</th><td>}</td></tr>
<tr><th id="526">526</th><td></td></tr>
<tr><th id="527">527</th><td><i class="doc">/// BuildSchedGraph - Build the SUnit graph from the selection dag that we</i></td></tr>
<tr><th id="528">528</th><td><i class="doc">/// are input.  This SUnit graph is similar to the SelectionDAG, but</i></td></tr>
<tr><th id="529">529</th><td><i class="doc">/// excludes nodes that aren't interesting to scheduling, and represents</i></td></tr>
<tr><th id="530">530</th><td><i class="doc">/// glued together nodes with a single SUnit.</i></td></tr>
<tr><th id="531">531</th><td><em>void</em> <a class="type" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes" title='llvm::ScheduleDAGSDNodes' data-ref="llvm::ScheduleDAGSDNodes">ScheduleDAGSDNodes</a>::<dfn class="decl def" id="_ZN4llvm18ScheduleDAGSDNodes15BuildSchedGraphEPNS_9AAResultsE" title='llvm::ScheduleDAGSDNodes::BuildSchedGraph' data-ref="_ZN4llvm18ScheduleDAGSDNodes15BuildSchedGraphEPNS_9AAResultsE">BuildSchedGraph</dfn>(<a class="typedef" href="../../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AliasAnalysis" title='llvm::AliasAnalysis' data-type='llvm::AAResults' data-ref="llvm::AliasAnalysis">AliasAnalysis</a> *<dfn class="local col1 decl" id="111AA" title='AA' data-type='AliasAnalysis *' data-ref="111AA">AA</dfn>) {</td></tr>
<tr><th id="532">532</th><td>  <i>// Cluster certain nodes which should be scheduled together.</i></td></tr>
<tr><th id="533">533</th><td>  <a class="member" href="#_ZN4llvm18ScheduleDAGSDNodes12ClusterNodesEv" title='llvm::ScheduleDAGSDNodes::ClusterNodes' data-ref="_ZN4llvm18ScheduleDAGSDNodes12ClusterNodesEv">ClusterNodes</a>();</td></tr>
<tr><th id="534">534</th><td>  <i>// Populate the SUnits array.</i></td></tr>
<tr><th id="535">535</th><td>  <a class="member" href="#_ZN4llvm18ScheduleDAGSDNodes15BuildSchedUnitsEv" title='llvm::ScheduleDAGSDNodes::BuildSchedUnits' data-ref="_ZN4llvm18ScheduleDAGSDNodes15BuildSchedUnitsEv">BuildSchedUnits</a>();</td></tr>
<tr><th id="536">536</th><td>  <i>// Compute all the scheduling dependencies between nodes.</i></td></tr>
<tr><th id="537">537</th><td>  <a class="member" href="#_ZN4llvm18ScheduleDAGSDNodes13AddSchedEdgesEv" title='llvm::ScheduleDAGSDNodes::AddSchedEdges' data-ref="_ZN4llvm18ScheduleDAGSDNodes13AddSchedEdgesEv">AddSchedEdges</a>();</td></tr>
<tr><th id="538">538</th><td>}</td></tr>
<tr><th id="539">539</th><td></td></tr>
<tr><th id="540">540</th><td><i>// Initialize NumNodeDefs for the current Node's opcode.</i></td></tr>
<tr><th id="541">541</th><td><em>void</em> <a class="type" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes" title='llvm::ScheduleDAGSDNodes' data-ref="llvm::ScheduleDAGSDNodes">ScheduleDAGSDNodes</a>::<a class="type" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::RegDefIter" title='llvm::ScheduleDAGSDNodes::RegDefIter' data-ref="llvm::ScheduleDAGSDNodes::RegDefIter">RegDefIter</a>::<dfn class="decl def" id="_ZN4llvm18ScheduleDAGSDNodes10RegDefIter15InitNodeNumDefsEv" title='llvm::ScheduleDAGSDNodes::RegDefIter::InitNodeNumDefs' data-ref="_ZN4llvm18ScheduleDAGSDNodes10RegDefIter15InitNodeNumDefsEv">InitNodeNumDefs</dfn>() {</td></tr>
<tr><th id="542">542</th><td>  <i>// Check for phys reg copy.</i></td></tr>
<tr><th id="543">543</th><td>  <b>if</b> (!<a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::RegDefIter::Node" title='llvm::ScheduleDAGSDNodes::RegDefIter::Node' data-ref="llvm::ScheduleDAGSDNodes::RegDefIter::Node">Node</a>)</td></tr>
<tr><th id="544">544</th><td>    <b>return</b>;</td></tr>
<tr><th id="545">545</th><td></td></tr>
<tr><th id="546">546</th><td>  <b>if</b> (!<a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::RegDefIter::Node" title='llvm::ScheduleDAGSDNodes::RegDefIter::Node' data-ref="llvm::ScheduleDAGSDNodes::RegDefIter::Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>()) {</td></tr>
<tr><th id="547">547</th><td>    <b>if</b> (<a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::RegDefIter::Node" title='llvm::ScheduleDAGSDNodes::RegDefIter::Node' data-ref="llvm::ScheduleDAGSDNodes::RegDefIter::Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::CopyFromReg" title='llvm::ISD::NodeType::CopyFromReg' data-ref="llvm::ISD::NodeType::CopyFromReg">CopyFromReg</a>)</td></tr>
<tr><th id="548">548</th><td>      <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::RegDefIter::NodeNumDefs" title='llvm::ScheduleDAGSDNodes::RegDefIter::NodeNumDefs' data-ref="llvm::ScheduleDAGSDNodes::RegDefIter::NodeNumDefs">NodeNumDefs</a> = <var>1</var>;</td></tr>
<tr><th id="549">549</th><td>    <b>else</b></td></tr>
<tr><th id="550">550</th><td>      <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::RegDefIter::NodeNumDefs" title='llvm::ScheduleDAGSDNodes::RegDefIter::NodeNumDefs' data-ref="llvm::ScheduleDAGSDNodes::RegDefIter::NodeNumDefs">NodeNumDefs</a> = <var>0</var>;</td></tr>
<tr><th id="551">551</th><td>    <b>return</b>;</td></tr>
<tr><th id="552">552</th><td>  }</td></tr>
<tr><th id="553">553</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="112POpc" title='POpc' data-type='unsigned int' data-ref="112POpc">POpc</dfn> = <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::RegDefIter::Node" title='llvm::ScheduleDAGSDNodes::RegDefIter::Node' data-ref="llvm::ScheduleDAGSDNodes::RegDefIter::Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>();</td></tr>
<tr><th id="554">554</th><td>  <b>if</b> (<a class="local col2 ref" href="#112POpc" title='POpc' data-ref="112POpc">POpc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#57" title='llvm::TargetOpcode::IMPLICIT_DEF' data-ref="llvm::TargetOpcode::IMPLICIT_DEF">IMPLICIT_DEF</a>) {</td></tr>
<tr><th id="555">555</th><td>    <i>// No register need be allocated for this.</i></td></tr>
<tr><th id="556">556</th><td>    <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::RegDefIter::NodeNumDefs" title='llvm::ScheduleDAGSDNodes::RegDefIter::NodeNumDefs' data-ref="llvm::ScheduleDAGSDNodes::RegDefIter::NodeNumDefs">NodeNumDefs</a> = <var>0</var>;</td></tr>
<tr><th id="557">557</th><td>    <b>return</b>;</td></tr>
<tr><th id="558">558</th><td>  }</td></tr>
<tr><th id="559">559</th><td>  <b>if</b> (<a class="local col2 ref" href="#112POpc" title='POpc' data-ref="112POpc">POpc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#122" title='llvm::TargetOpcode::PATCHPOINT' data-ref="llvm::TargetOpcode::PATCHPOINT">PATCHPOINT</a> &amp;&amp;</td></tr>
<tr><th id="560">560</th><td>      <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::RegDefIter::Node" title='llvm::ScheduleDAGSDNodes::RegDefIter::Node' data-ref="llvm::ScheduleDAGSDNodes::RegDefIter::Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>) <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>) {</td></tr>
<tr><th id="561">561</th><td>    <i>// PATCHPOINT is defined to have one result, but it might really have none</i></td></tr>
<tr><th id="562">562</th><td><i>    // if we're not using CallingConv::AnyReg. Don't mistake the chain for a</i></td></tr>
<tr><th id="563">563</th><td><i>    // real definition.</i></td></tr>
<tr><th id="564">564</th><td>    <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::RegDefIter::NodeNumDefs" title='llvm::ScheduleDAGSDNodes::RegDefIter::NodeNumDefs' data-ref="llvm::ScheduleDAGSDNodes::RegDefIter::NodeNumDefs">NodeNumDefs</a> = <var>0</var>;</td></tr>
<tr><th id="565">565</th><td>    <b>return</b>;</td></tr>
<tr><th id="566">566</th><td>  }</td></tr>
<tr><th id="567">567</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="113NRegDefs" title='NRegDefs' data-type='unsigned int' data-ref="113NRegDefs">NRegDefs</dfn> = <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::RegDefIter::SchedDAG" title='llvm::ScheduleDAGSDNodes::RegDefIter::SchedDAG' data-ref="llvm::ScheduleDAGSDNodes::RegDefIter::SchedDAG">SchedDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::RegDefIter::Node" title='llvm::ScheduleDAGSDNodes::RegDefIter::Node' data-ref="llvm::ScheduleDAGSDNodes::RegDefIter::Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>()).<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>();</td></tr>
<tr><th id="568">568</th><td>  <i>// Some instructions define regs that are not represented in the selection DAG</i></td></tr>
<tr><th id="569">569</th><td><i>  // (e.g. unused flags). See tMOVi8. Make sure we don't access past NumValues.</i></td></tr>
<tr><th id="570">570</th><td>  <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::RegDefIter::NodeNumDefs" title='llvm::ScheduleDAGSDNodes::RegDefIter::NodeNumDefs' data-ref="llvm::ScheduleDAGSDNodes::RegDefIter::NodeNumDefs">NodeNumDefs</a> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::RegDefIter::Node" title='llvm::ScheduleDAGSDNodes::RegDefIter::Node' data-ref="llvm::ScheduleDAGSDNodes::RegDefIter::Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getNumValuesEv" title='llvm::SDNode::getNumValues' data-ref="_ZNK4llvm6SDNode12getNumValuesEv">getNumValues</a>(), <a class="local col3 ref" href="#113NRegDefs" title='NRegDefs' data-ref="113NRegDefs">NRegDefs</a>);</td></tr>
<tr><th id="571">571</th><td>  <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::RegDefIter::DefIdx" title='llvm::ScheduleDAGSDNodes::RegDefIter::DefIdx' data-ref="llvm::ScheduleDAGSDNodes::RegDefIter::DefIdx">DefIdx</a> = <var>0</var>;</td></tr>
<tr><th id="572">572</th><td>}</td></tr>
<tr><th id="573">573</th><td></td></tr>
<tr><th id="574">574</th><td><i>// Construct a RegDefIter for this SUnit and find the first valid value.</i></td></tr>
<tr><th id="575">575</th><td><a class="type" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes" title='llvm::ScheduleDAGSDNodes' data-ref="llvm::ScheduleDAGSDNodes">ScheduleDAGSDNodes</a>::<a class="type" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::RegDefIter" title='llvm::ScheduleDAGSDNodes::RegDefIter' data-ref="llvm::ScheduleDAGSDNodes::RegDefIter">RegDefIter</a>::<dfn class="decl def" id="_ZN4llvm18ScheduleDAGSDNodes10RegDefIterC1EPKNS_5SUnitEPKS0_" title='llvm::ScheduleDAGSDNodes::RegDefIter::RegDefIter' data-ref="_ZN4llvm18ScheduleDAGSDNodes10RegDefIterC1EPKNS_5SUnitEPKS0_">RegDefIter</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col4 decl" id="114SU" title='SU' data-type='const llvm::SUnit *' data-ref="114SU">SU</dfn>,</td></tr>
<tr><th id="576">576</th><td>                                           <em>const</em> <a class="type" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes" title='llvm::ScheduleDAGSDNodes' data-ref="llvm::ScheduleDAGSDNodes">ScheduleDAGSDNodes</a> *<dfn class="local col5 decl" id="115SD" title='SD' data-type='const llvm::ScheduleDAGSDNodes *' data-ref="115SD">SD</dfn>)</td></tr>
<tr><th id="577">577</th><td>  : <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::RegDefIter::SchedDAG" title='llvm::ScheduleDAGSDNodes::RegDefIter::SchedDAG' data-ref="llvm::ScheduleDAGSDNodes::RegDefIter::SchedDAG">SchedDAG</a>(<a class="local col5 ref" href="#115SD" title='SD' data-ref="115SD">SD</a>), <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::RegDefIter::Node" title='llvm::ScheduleDAGSDNodes::RegDefIter::Node' data-ref="llvm::ScheduleDAGSDNodes::RegDefIter::Node">Node</a>(<a class="local col4 ref" href="#114SU" title='SU' data-ref="114SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>()), <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::RegDefIter::DefIdx" title='llvm::ScheduleDAGSDNodes::RegDefIter::DefIdx' data-ref="llvm::ScheduleDAGSDNodes::RegDefIter::DefIdx">DefIdx</a>(<var>0</var>), <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::RegDefIter::NodeNumDefs" title='llvm::ScheduleDAGSDNodes::RegDefIter::NodeNumDefs' data-ref="llvm::ScheduleDAGSDNodes::RegDefIter::NodeNumDefs">NodeNumDefs</a>(<var>0</var>) {</td></tr>
<tr><th id="578">578</th><td>  <a class="member" href="#_ZN4llvm18ScheduleDAGSDNodes10RegDefIter15InitNodeNumDefsEv" title='llvm::ScheduleDAGSDNodes::RegDefIter::InitNodeNumDefs' data-ref="_ZN4llvm18ScheduleDAGSDNodes10RegDefIter15InitNodeNumDefsEv">InitNodeNumDefs</a>();</td></tr>
<tr><th id="579">579</th><td>  <a class="member" href="#_ZN4llvm18ScheduleDAGSDNodes10RegDefIter7AdvanceEv" title='llvm::ScheduleDAGSDNodes::RegDefIter::Advance' data-ref="_ZN4llvm18ScheduleDAGSDNodes10RegDefIter7AdvanceEv">Advance</a>();</td></tr>
<tr><th id="580">580</th><td>}</td></tr>
<tr><th id="581">581</th><td></td></tr>
<tr><th id="582">582</th><td><i>// Advance to the next valid value defined by the SUnit.</i></td></tr>
<tr><th id="583">583</th><td><em>void</em> <a class="type" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes" title='llvm::ScheduleDAGSDNodes' data-ref="llvm::ScheduleDAGSDNodes">ScheduleDAGSDNodes</a>::<a class="type" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::RegDefIter" title='llvm::ScheduleDAGSDNodes::RegDefIter' data-ref="llvm::ScheduleDAGSDNodes::RegDefIter">RegDefIter</a>::<dfn class="decl def" id="_ZN4llvm18ScheduleDAGSDNodes10RegDefIter7AdvanceEv" title='llvm::ScheduleDAGSDNodes::RegDefIter::Advance' data-ref="_ZN4llvm18ScheduleDAGSDNodes10RegDefIter7AdvanceEv">Advance</dfn>() {</td></tr>
<tr><th id="584">584</th><td>  <b>for</b> (;<a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::RegDefIter::Node" title='llvm::ScheduleDAGSDNodes::RegDefIter::Node' data-ref="llvm::ScheduleDAGSDNodes::RegDefIter::Node">Node</a>;) { <i>// Visit all glued nodes.</i></td></tr>
<tr><th id="585">585</th><td>    <b>for</b> (;<a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::RegDefIter::DefIdx" title='llvm::ScheduleDAGSDNodes::RegDefIter::DefIdx' data-ref="llvm::ScheduleDAGSDNodes::RegDefIter::DefIdx">DefIdx</a> &lt; <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::RegDefIter::NodeNumDefs" title='llvm::ScheduleDAGSDNodes::RegDefIter::NodeNumDefs' data-ref="llvm::ScheduleDAGSDNodes::RegDefIter::NodeNumDefs">NodeNumDefs</a>; ++<a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::RegDefIter::DefIdx" title='llvm::ScheduleDAGSDNodes::RegDefIter::DefIdx' data-ref="llvm::ScheduleDAGSDNodes::RegDefIter::DefIdx">DefIdx</a>) {</td></tr>
<tr><th id="586">586</th><td>      <b>if</b> (!<a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::RegDefIter::Node" title='llvm::ScheduleDAGSDNodes::RegDefIter::Node' data-ref="llvm::ScheduleDAGSDNodes::RegDefIter::Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16hasAnyUseOfValueEj" title='llvm::SDNode::hasAnyUseOfValue' data-ref="_ZNK4llvm6SDNode16hasAnyUseOfValueEj">hasAnyUseOfValue</a>(<a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::RegDefIter::DefIdx" title='llvm::ScheduleDAGSDNodes::RegDefIter::DefIdx' data-ref="llvm::ScheduleDAGSDNodes::RegDefIter::DefIdx">DefIdx</a>))</td></tr>
<tr><th id="587">587</th><td>        <b>continue</b>;</td></tr>
<tr><th id="588">588</th><td>      <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::RegDefIter::ValueType" title='llvm::ScheduleDAGSDNodes::RegDefIter::ValueType' data-ref="llvm::ScheduleDAGSDNodes::RegDefIter::ValueType">ValueType</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSEOS0_">=</a> <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::RegDefIter::Node" title='llvm::ScheduleDAGSDNodes::RegDefIter::Node' data-ref="llvm::ScheduleDAGSDNodes::RegDefIter::Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode18getSimpleValueTypeEj" title='llvm::SDNode::getSimpleValueType' data-ref="_ZNK4llvm6SDNode18getSimpleValueTypeEj">getSimpleValueType</a>(<a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::RegDefIter::DefIdx" title='llvm::ScheduleDAGSDNodes::RegDefIter::DefIdx' data-ref="llvm::ScheduleDAGSDNodes::RegDefIter::DefIdx">DefIdx</a>);</td></tr>
<tr><th id="589">589</th><td>      ++<a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::RegDefIter::DefIdx" title='llvm::ScheduleDAGSDNodes::RegDefIter::DefIdx' data-ref="llvm::ScheduleDAGSDNodes::RegDefIter::DefIdx">DefIdx</a>;</td></tr>
<tr><th id="590">590</th><td>      <b>return</b>; <i>// Found a normal regdef.</i></td></tr>
<tr><th id="591">591</th><td>    }</td></tr>
<tr><th id="592">592</th><td>    <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::RegDefIter::Node" title='llvm::ScheduleDAGSDNodes::RegDefIter::Node' data-ref="llvm::ScheduleDAGSDNodes::RegDefIter::Node">Node</a> = <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::RegDefIter::Node" title='llvm::ScheduleDAGSDNodes::RegDefIter::Node' data-ref="llvm::ScheduleDAGSDNodes::RegDefIter::Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getGluedNodeEv" title='llvm::SDNode::getGluedNode' data-ref="_ZNK4llvm6SDNode12getGluedNodeEv">getGluedNode</a>();</td></tr>
<tr><th id="593">593</th><td>    <b>if</b> (!<a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::RegDefIter::Node" title='llvm::ScheduleDAGSDNodes::RegDefIter::Node' data-ref="llvm::ScheduleDAGSDNodes::RegDefIter::Node">Node</a>) {</td></tr>
<tr><th id="594">594</th><td>      <b>return</b>; <i>// No values left to visit.</i></td></tr>
<tr><th id="595">595</th><td>    }</td></tr>
<tr><th id="596">596</th><td>    <a class="member" href="#_ZN4llvm18ScheduleDAGSDNodes10RegDefIter15InitNodeNumDefsEv" title='llvm::ScheduleDAGSDNodes::RegDefIter::InitNodeNumDefs' data-ref="_ZN4llvm18ScheduleDAGSDNodes10RegDefIter15InitNodeNumDefsEv">InitNodeNumDefs</a>();</td></tr>
<tr><th id="597">597</th><td>  }</td></tr>
<tr><th id="598">598</th><td>}</td></tr>
<tr><th id="599">599</th><td></td></tr>
<tr><th id="600">600</th><td><em>void</em> <a class="type" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes" title='llvm::ScheduleDAGSDNodes' data-ref="llvm::ScheduleDAGSDNodes">ScheduleDAGSDNodes</a>::<dfn class="decl def" id="_ZN4llvm18ScheduleDAGSDNodes18InitNumRegDefsLeftEPNS_5SUnitE" title='llvm::ScheduleDAGSDNodes::InitNumRegDefsLeft' data-ref="_ZN4llvm18ScheduleDAGSDNodes18InitNumRegDefsLeftEPNS_5SUnitE">InitNumRegDefsLeft</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="116SU" title='SU' data-type='llvm::SUnit *' data-ref="116SU">SU</dfn>) {</td></tr>
<tr><th id="601">601</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SU-&gt;NumRegDefsLeft == 0 &amp;&amp; &quot;expect a new node&quot;) ? void (0) : __assert_fail (&quot;SU-&gt;NumRegDefsLeft == 0 &amp;&amp; \&quot;expect a new node\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp&quot;, 601, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#116SU" title='SU' data-ref="116SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumRegDefsLeft" title='llvm::SUnit::NumRegDefsLeft' data-ref="llvm::SUnit::NumRegDefsLeft">NumRegDefsLeft</a> == <var>0</var> &amp;&amp; <q>"expect a new node"</q>);</td></tr>
<tr><th id="602">602</th><td>  <b>for</b> (<a class="type" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::RegDefIter" title='llvm::ScheduleDAGSDNodes::RegDefIter' data-ref="llvm::ScheduleDAGSDNodes::RegDefIter">RegDefIter</a> <dfn class="local col7 decl" id="117I" title='I' data-type='llvm::ScheduleDAGSDNodes::RegDefIter' data-ref="117I">I</dfn><a class="ref" href="#_ZN4llvm18ScheduleDAGSDNodes10RegDefIterC1EPKNS_5SUnitEPKS0_" title='llvm::ScheduleDAGSDNodes::RegDefIter::RegDefIter' data-ref="_ZN4llvm18ScheduleDAGSDNodes10RegDefIterC1EPKNS_5SUnitEPKS0_">(</a><a class="local col6 ref" href="#116SU" title='SU' data-ref="116SU">SU</a>, <b>this</b>); <a class="local col7 ref" href="#117I" title='I' data-ref="117I">I</a>.<a class="ref" href="ScheduleDAGSDNodes.h.html#_ZNK4llvm18ScheduleDAGSDNodes10RegDefIter7IsValidEv" title='llvm::ScheduleDAGSDNodes::RegDefIter::IsValid' data-ref="_ZNK4llvm18ScheduleDAGSDNodes10RegDefIter7IsValidEv">IsValid</a>(); <a class="local col7 ref" href="#117I" title='I' data-ref="117I">I</a>.<a class="ref" href="#_ZN4llvm18ScheduleDAGSDNodes10RegDefIter7AdvanceEv" title='llvm::ScheduleDAGSDNodes::RegDefIter::Advance' data-ref="_ZN4llvm18ScheduleDAGSDNodes10RegDefIter7AdvanceEv">Advance</a>()) {</td></tr>
<tr><th id="603">603</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SU-&gt;NumRegDefsLeft &lt; (32767 *2 +1) &amp;&amp; &quot;overflow is ok but unexpected&quot;) ? void (0) : __assert_fail (&quot;SU-&gt;NumRegDefsLeft &lt; USHRT_MAX &amp;&amp; \&quot;overflow is ok but unexpected\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp&quot;, 603, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#116SU" title='SU' data-ref="116SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumRegDefsLeft" title='llvm::SUnit::NumRegDefsLeft' data-ref="llvm::SUnit::NumRegDefsLeft">NumRegDefsLeft</a> &lt; <span class="macro" title="(32767 *2 +1)" data-ref="_M/USHRT_MAX">USHRT_MAX</span> &amp;&amp; <q>"overflow is ok but unexpected"</q>);</td></tr>
<tr><th id="604">604</th><td>    ++<a class="local col6 ref" href="#116SU" title='SU' data-ref="116SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumRegDefsLeft" title='llvm::SUnit::NumRegDefsLeft' data-ref="llvm::SUnit::NumRegDefsLeft">NumRegDefsLeft</a>;</td></tr>
<tr><th id="605">605</th><td>  }</td></tr>
<tr><th id="606">606</th><td>}</td></tr>
<tr><th id="607">607</th><td></td></tr>
<tr><th id="608">608</th><td><em>void</em> <a class="type" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes" title='llvm::ScheduleDAGSDNodes' data-ref="llvm::ScheduleDAGSDNodes">ScheduleDAGSDNodes</a>::<dfn class="virtual decl def" id="_ZN4llvm18ScheduleDAGSDNodes14computeLatencyEPNS_5SUnitE" title='llvm::ScheduleDAGSDNodes::computeLatency' data-ref="_ZN4llvm18ScheduleDAGSDNodes14computeLatencyEPNS_5SUnitE">computeLatency</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col8 decl" id="118SU" title='SU' data-type='llvm::SUnit *' data-ref="118SU">SU</dfn>) {</td></tr>
<tr><th id="609">609</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col9 decl" id="119N" title='N' data-type='llvm::SDNode *' data-ref="119N">N</dfn> = <a class="local col8 ref" href="#118SU" title='SU' data-ref="118SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>();</td></tr>
<tr><th id="610">610</th><td></td></tr>
<tr><th id="611">611</th><td>  <i>// TokenFactor operands are considered zero latency, and some schedulers</i></td></tr>
<tr><th id="612">612</th><td><i>  // (e.g. Top-Down list) may rely on the fact that operand latency is nonzero</i></td></tr>
<tr><th id="613">613</th><td><i>  // whenever node latency is nonzero.</i></td></tr>
<tr><th id="614">614</th><td>  <b>if</b> (<a class="local col9 ref" href="#119N" title='N' data-ref="119N">N</a> &amp;&amp; <a class="local col9 ref" href="#119N" title='N' data-ref="119N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::TokenFactor" title='llvm::ISD::NodeType::TokenFactor' data-ref="llvm::ISD::NodeType::TokenFactor">TokenFactor</a>) {</td></tr>
<tr><th id="615">615</th><td>    <a class="local col8 ref" href="#118SU" title='SU' data-ref="118SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Latency" title='llvm::SUnit::Latency' data-ref="llvm::SUnit::Latency">Latency</a> = <var>0</var>;</td></tr>
<tr><th id="616">616</th><td>    <b>return</b>;</td></tr>
<tr><th id="617">617</th><td>  }</td></tr>
<tr><th id="618">618</th><td></td></tr>
<tr><th id="619">619</th><td>  <i>// Check to see if the scheduler cares about latencies.</i></td></tr>
<tr><th id="620">620</th><td>  <b>if</b> (<a class="virtual member" href="ScheduleDAGSDNodes.h.html#_ZNK4llvm18ScheduleDAGSDNodes18forceUnitLatenciesEv" title='llvm::ScheduleDAGSDNodes::forceUnitLatencies' data-ref="_ZNK4llvm18ScheduleDAGSDNodes18forceUnitLatenciesEv">forceUnitLatencies</a>()) {</td></tr>
<tr><th id="621">621</th><td>    <a class="local col8 ref" href="#118SU" title='SU' data-ref="118SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Latency" title='llvm::SUnit::Latency' data-ref="llvm::SUnit::Latency">Latency</a> = <var>1</var>;</td></tr>
<tr><th id="622">622</th><td>    <b>return</b>;</td></tr>
<tr><th id="623">623</th><td>  }</td></tr>
<tr><th id="624">624</th><td></td></tr>
<tr><th id="625">625</th><td>  <b>if</b> (!<a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::InstrItins" title='llvm::ScheduleDAGSDNodes::InstrItins' data-ref="llvm::ScheduleDAGSDNodes::InstrItins">InstrItins</a> || <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::InstrItins" title='llvm::ScheduleDAGSDNodes::InstrItins' data-ref="llvm::ScheduleDAGSDNodes::InstrItins">InstrItins</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData7isEmptyEv" title='llvm::InstrItineraryData::isEmpty' data-ref="_ZNK4llvm18InstrItineraryData7isEmptyEv">isEmpty</a>()) {</td></tr>
<tr><th id="626">626</th><td>    <b>if</b> (<a class="local col9 ref" href="#119N" title='N' data-ref="119N">N</a> &amp;&amp; <a class="local col9 ref" href="#119N" title='N' data-ref="119N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>() &amp;&amp;</td></tr>
<tr><th id="627">627</th><td>        <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo16isHighLatencyDefEi" title='llvm::TargetInstrInfo::isHighLatencyDef' data-ref="_ZNK4llvm15TargetInstrInfo16isHighLatencyDefEi">isHighLatencyDef</a>(<a class="local col9 ref" href="#119N" title='N' data-ref="119N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>()))</td></tr>
<tr><th id="628">628</th><td>      <a class="local col8 ref" href="#118SU" title='SU' data-ref="118SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Latency" title='llvm::SUnit::Latency' data-ref="llvm::SUnit::Latency">Latency</a> = <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#HighLatencyCycles" title='HighLatencyCycles' data-use='m' data-ref="HighLatencyCycles">HighLatencyCycles</a>;</td></tr>
<tr><th id="629">629</th><td>    <b>else</b></td></tr>
<tr><th id="630">630</th><td>      <a class="local col8 ref" href="#118SU" title='SU' data-ref="118SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Latency" title='llvm::SUnit::Latency' data-ref="llvm::SUnit::Latency">Latency</a> = <var>1</var>;</td></tr>
<tr><th id="631">631</th><td>    <b>return</b>;</td></tr>
<tr><th id="632">632</th><td>  }</td></tr>
<tr><th id="633">633</th><td></td></tr>
<tr><th id="634">634</th><td>  <i>// Compute the latency for the node.  We use the sum of the latencies for</i></td></tr>
<tr><th id="635">635</th><td><i>  // all nodes glued together into this SUnit.</i></td></tr>
<tr><th id="636">636</th><td>  <a class="local col8 ref" href="#118SU" title='SU' data-ref="118SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Latency" title='llvm::SUnit::Latency' data-ref="llvm::SUnit::Latency">Latency</a> = <var>0</var>;</td></tr>
<tr><th id="637">637</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col0 decl" id="120N" title='N' data-type='llvm::SDNode *' data-ref="120N">N</dfn> = <a class="local col8 ref" href="#118SU" title='SU' data-ref="118SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>(); <a class="local col0 ref" href="#120N" title='N' data-ref="120N">N</a>; <a class="local col0 ref" href="#120N" title='N' data-ref="120N">N</a> = <a class="local col0 ref" href="#120N" title='N' data-ref="120N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getGluedNodeEv" title='llvm::SDNode::getGluedNode' data-ref="_ZNK4llvm6SDNode12getGluedNodeEv">getGluedNode</a>())</td></tr>
<tr><th id="638">638</th><td>    <b>if</b> (<a class="local col0 ref" href="#120N" title='N' data-ref="120N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>())</td></tr>
<tr><th id="639">639</th><td>      <a class="local col8 ref" href="#118SU" title='SU' data-ref="118SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Latency" title='llvm::SUnit::Latency' data-ref="llvm::SUnit::Latency">Latency</a> += <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataEPNS_6SDNodeE" title='llvm::TargetInstrInfo::getInstrLatency' data-ref="_ZNK4llvm15TargetInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataEPNS_6SDNodeE">getInstrLatency</a>(<a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::InstrItins" title='llvm::ScheduleDAGSDNodes::InstrItins' data-ref="llvm::ScheduleDAGSDNodes::InstrItins">InstrItins</a>, <a class="local col0 ref" href="#120N" title='N' data-ref="120N">N</a>);</td></tr>
<tr><th id="640">640</th><td>}</td></tr>
<tr><th id="641">641</th><td></td></tr>
<tr><th id="642">642</th><td><em>void</em> <a class="type" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes" title='llvm::ScheduleDAGSDNodes' data-ref="llvm::ScheduleDAGSDNodes">ScheduleDAGSDNodes</a>::<dfn class="virtual decl def" id="_ZNK4llvm18ScheduleDAGSDNodes21computeOperandLatencyEPNS_6SDNodeES2_jRNS_4SDepE" title='llvm::ScheduleDAGSDNodes::computeOperandLatency' data-ref="_ZNK4llvm18ScheduleDAGSDNodes21computeOperandLatencyEPNS_6SDNodeES2_jRNS_4SDepE">computeOperandLatency</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col1 decl" id="121Def" title='Def' data-type='llvm::SDNode *' data-ref="121Def">Def</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col2 decl" id="122Use" title='Use' data-type='llvm::SDNode *' data-ref="122Use">Use</dfn>,</td></tr>
<tr><th id="643">643</th><td>                                               <em>unsigned</em> <dfn class="local col3 decl" id="123OpIdx" title='OpIdx' data-type='unsigned int' data-ref="123OpIdx">OpIdx</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>&amp; <dfn class="local col4 decl" id="124dep" title='dep' data-type='llvm::SDep &amp;' data-ref="124dep">dep</dfn>) <em>const</em>{</td></tr>
<tr><th id="644">644</th><td>  <i>// Check to see if the scheduler cares about latencies.</i></td></tr>
<tr><th id="645">645</th><td>  <b>if</b> (<a class="virtual member" href="ScheduleDAGSDNodes.h.html#_ZNK4llvm18ScheduleDAGSDNodes18forceUnitLatenciesEv" title='llvm::ScheduleDAGSDNodes::forceUnitLatencies' data-ref="_ZNK4llvm18ScheduleDAGSDNodes18forceUnitLatenciesEv">forceUnitLatencies</a>())</td></tr>
<tr><th id="646">646</th><td>    <b>return</b>;</td></tr>
<tr><th id="647">647</th><td></td></tr>
<tr><th id="648">648</th><td>  <b>if</b> (<a class="local col4 ref" href="#124dep" title='dep' data-ref="124dep">dep</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() != <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Data" title='llvm::SDep::Kind::Data' data-ref="llvm::SDep::Kind::Data">Data</a>)</td></tr>
<tr><th id="649">649</th><td>    <b>return</b>;</td></tr>
<tr><th id="650">650</th><td></td></tr>
<tr><th id="651">651</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="125DefIdx" title='DefIdx' data-type='unsigned int' data-ref="125DefIdx">DefIdx</dfn> = <a class="local col2 ref" href="#122Use" title='Use' data-ref="122Use">Use</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#123OpIdx" title='OpIdx' data-ref="123OpIdx">OpIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue8getResNoEv" title='llvm::SDValue::getResNo' data-ref="_ZNK4llvm7SDValue8getResNoEv">getResNo</a>();</td></tr>
<tr><th id="652">652</th><td>  <b>if</b> (<a class="local col2 ref" href="#122Use" title='Use' data-ref="122Use">Use</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>())</td></tr>
<tr><th id="653">653</th><td>    <i>// Adjust the use operand index by num of defs.</i></td></tr>
<tr><th id="654">654</th><td>    <a class="local col3 ref" href="#123OpIdx" title='OpIdx' data-ref="123OpIdx">OpIdx</a> += <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#122Use" title='Use' data-ref="122Use">Use</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>()).<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>();</td></tr>
<tr><th id="655">655</th><td>  <em>int</em> <dfn class="local col6 decl" id="126Latency" title='Latency' data-type='int' data-ref="126Latency">Latency</dfn> = <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataEPNS_6SDNodeEjS5_j" title='llvm::TargetInstrInfo::getOperandLatency' data-ref="_ZNK4llvm15TargetInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataEPNS_6SDNodeEjS5_j">getOperandLatency</a>(<a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::InstrItins" title='llvm::ScheduleDAGSDNodes::InstrItins' data-ref="llvm::ScheduleDAGSDNodes::InstrItins">InstrItins</a>, <a class="local col1 ref" href="#121Def" title='Def' data-ref="121Def">Def</a>, <a class="local col5 ref" href="#125DefIdx" title='DefIdx' data-ref="125DefIdx">DefIdx</a>, <a class="local col2 ref" href="#122Use" title='Use' data-ref="122Use">Use</a>, <a class="local col3 ref" href="#123OpIdx" title='OpIdx' data-ref="123OpIdx">OpIdx</a>);</td></tr>
<tr><th id="656">656</th><td>  <b>if</b> (<a class="local col6 ref" href="#126Latency" title='Latency' data-ref="126Latency">Latency</a> &gt; <var>1</var> &amp;&amp; <a class="local col2 ref" href="#122Use" title='Use' data-ref="122Use">Use</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::CopyToReg" title='llvm::ISD::NodeType::CopyToReg' data-ref="llvm::ISD::NodeType::CopyToReg">CopyToReg</a> &amp;&amp;</td></tr>
<tr><th id="657">657</th><td>      !<a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::BB" title='llvm::ScheduleDAGSDNodes::BB' data-ref="llvm::ScheduleDAGSDNodes::BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock10succ_emptyEv" title='llvm::MachineBasicBlock::succ_empty' data-ref="_ZNK4llvm17MachineBasicBlock10succ_emptyEv">succ_empty</a>()) {</td></tr>
<tr><th id="658">658</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="127Reg" title='Reg' data-type='unsigned int' data-ref="127Reg">Reg</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::RegisterSDNode" title='llvm::RegisterSDNode' data-ref="llvm::RegisterSDNode">RegisterSDNode</a>&gt;(<a class="local col2 ref" href="#122Use" title='Use' data-ref="122Use">Use</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>))-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14RegisterSDNode6getRegEv" title='llvm::RegisterSDNode::getReg' data-ref="_ZNK4llvm14RegisterSDNode6getRegEv">getReg</a>();</td></tr>
<tr><th id="659">659</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col7 ref" href="#127Reg" title='Reg' data-ref="127Reg">Reg</a>))</td></tr>
<tr><th id="660">660</th><td>      <i>// This copy is a liveout value. It is likely coalesced, so reduce the</i></td></tr>
<tr><th id="661">661</th><td><i>      // latency so not to penalize the def.</i></td></tr>
<tr><th id="662">662</th><td><i>      // FIXME: need target specific adjustment here?</i></td></tr>
<tr><th id="663">663</th><td>      <a class="local col6 ref" href="#126Latency" title='Latency' data-ref="126Latency">Latency</a> = (<a class="local col6 ref" href="#126Latency" title='Latency' data-ref="126Latency">Latency</a> &gt; <var>1</var>) ? <a class="local col6 ref" href="#126Latency" title='Latency' data-ref="126Latency">Latency</a> - <var>1</var> : <var>1</var>;</td></tr>
<tr><th id="664">664</th><td>  }</td></tr>
<tr><th id="665">665</th><td>  <b>if</b> (<a class="local col6 ref" href="#126Latency" title='Latency' data-ref="126Latency">Latency</a> &gt;= <var>0</var>)</td></tr>
<tr><th id="666">666</th><td>    <a class="local col4 ref" href="#124dep" title='dep' data-ref="124dep">dep</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDep10setLatencyEj" title='llvm::SDep::setLatency' data-ref="_ZN4llvm4SDep10setLatencyEj">setLatency</a>(<a class="local col6 ref" href="#126Latency" title='Latency' data-ref="126Latency">Latency</a>);</td></tr>
<tr><th id="667">667</th><td>}</td></tr>
<tr><th id="668">668</th><td></td></tr>
<tr><th id="669">669</th><td><em>void</em> <a class="type" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes" title='llvm::ScheduleDAGSDNodes' data-ref="llvm::ScheduleDAGSDNodes">ScheduleDAGSDNodes</a>::<dfn class="virtual decl def" id="_ZNK4llvm18ScheduleDAGSDNodes8dumpNodeERKNS_5SUnitE" title='llvm::ScheduleDAGSDNodes::dumpNode' data-ref="_ZNK4llvm18ScheduleDAGSDNodes8dumpNodeERKNS_5SUnitE">dumpNode</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> &amp;<dfn class="local col8 decl" id="128SU" title='SU' data-type='const llvm::SUnit &amp;' data-ref="128SU">SU</dfn>) <em>const</em> {</td></tr>
<tr><th id="670">670</th><td><u>#<span data-ppcond="670">if</span> !defined(<span class="macro" data-ref="_M/NDEBUG">NDEBUG</span>) || defined(<span class="macro" data-ref="_M/LLVM_ENABLE_DUMP">LLVM_ENABLE_DUMP</span>)</u></td></tr>
<tr><th id="671">671</th><td>  <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm11ScheduleDAG12dumpNodeNameERKNS_5SUnitE" title='llvm::ScheduleDAG::dumpNodeName' data-ref="_ZNK4llvm11ScheduleDAG12dumpNodeNameERKNS_5SUnitE">dumpNodeName</a>(<a class="local col8 ref" href="#128SU" title='SU' data-ref="128SU">SU</a>);</td></tr>
<tr><th id="672">672</th><td>  <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>": "</q>;</td></tr>
<tr><th id="673">673</th><td></td></tr>
<tr><th id="674">674</th><td>  <b>if</b> (!<a class="local col8 ref" href="#128SU" title='SU' data-ref="128SU">SU</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>()) {</td></tr>
<tr><th id="675">675</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"PHYS REG COPY\n"</q>;</td></tr>
<tr><th id="676">676</th><td>    <b>return</b>;</td></tr>
<tr><th id="677">677</th><td>  }</td></tr>
<tr><th id="678">678</th><td></td></tr>
<tr><th id="679">679</th><td>  <a class="local col8 ref" href="#128SU" title='SU' data-ref="128SU">SU</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode4dumpEPKNS_12SelectionDAGE" title='llvm::SDNode::dump' data-ref="_ZNK4llvm6SDNode4dumpEPKNS_12SelectionDAGE">dump</a>(<a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::DAG" title='llvm::ScheduleDAGSDNodes::DAG' data-ref="llvm::ScheduleDAGSDNodes::DAG">DAG</a>);</td></tr>
<tr><th id="680">680</th><td>  <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="681">681</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col9 decl" id="129GluedNodes" title='GluedNodes' data-type='SmallVector&lt;llvm::SDNode *, 4&gt;' data-ref="129GluedNodes">GluedNodes</dfn>;</td></tr>
<tr><th id="682">682</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col0 decl" id="130N" title='N' data-type='llvm::SDNode *' data-ref="130N">N</dfn> = <a class="local col8 ref" href="#128SU" title='SU' data-ref="128SU">SU</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getGluedNodeEv" title='llvm::SDNode::getGluedNode' data-ref="_ZNK4llvm6SDNode12getGluedNodeEv">getGluedNode</a>(); <a class="local col0 ref" href="#130N" title='N' data-ref="130N">N</a>; <a class="local col0 ref" href="#130N" title='N' data-ref="130N">N</a> = <a class="local col0 ref" href="#130N" title='N' data-ref="130N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getGluedNodeEv" title='llvm::SDNode::getGluedNode' data-ref="_ZNK4llvm6SDNode12getGluedNodeEv">getGluedNode</a>())</td></tr>
<tr><th id="683">683</th><td>    <a class="local col9 ref" href="#129GluedNodes" title='GluedNodes' data-ref="129GluedNodes">GluedNodes</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col0 ref" href="#130N" title='N' data-ref="130N">N</a>);</td></tr>
<tr><th id="684">684</th><td>  <b>while</b> (!<a class="local col9 ref" href="#129GluedNodes" title='GluedNodes' data-ref="129GluedNodes">GluedNodes</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="685">685</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    "</q>;</td></tr>
<tr><th id="686">686</th><td>    <a class="local col9 ref" href="#129GluedNodes" title='GluedNodes' data-ref="129GluedNodes">GluedNodes</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4backEv" title='llvm::SmallVectorTemplateCommon::back' data-ref="_ZN4llvm25SmallVectorTemplateCommon4backEv">back</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode4dumpEPKNS_12SelectionDAGE" title='llvm::SDNode::dump' data-ref="_ZNK4llvm6SDNode4dumpEPKNS_12SelectionDAGE">dump</a>(<a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::DAG" title='llvm::ScheduleDAGSDNodes::DAG' data-ref="llvm::ScheduleDAGSDNodes::DAG">DAG</a>);</td></tr>
<tr><th id="687">687</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="688">688</th><td>    <a class="local col9 ref" href="#129GluedNodes" title='GluedNodes' data-ref="129GluedNodes">GluedNodes</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::pop_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv">pop_back</a>();</td></tr>
<tr><th id="689">689</th><td>  }</td></tr>
<tr><th id="690">690</th><td><u>#<span data-ppcond="670">endif</span></u></td></tr>
<tr><th id="691">691</th><td>}</td></tr>
<tr><th id="692">692</th><td></td></tr>
<tr><th id="693">693</th><td><em>void</em> <a class="type" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes" title='llvm::ScheduleDAGSDNodes' data-ref="llvm::ScheduleDAGSDNodes">ScheduleDAGSDNodes</a>::<dfn class="virtual decl def" id="_ZNK4llvm18ScheduleDAGSDNodes4dumpEv" title='llvm::ScheduleDAGSDNodes::dump' data-ref="_ZNK4llvm18ScheduleDAGSDNodes4dumpEv">dump</dfn>() <em>const</em> {</td></tr>
<tr><th id="694">694</th><td><u>#<span data-ppcond="694">if</span> !defined(<span class="macro" data-ref="_M/NDEBUG">NDEBUG</span>) || defined(<span class="macro" data-ref="_M/LLVM_ENABLE_DUMP">LLVM_ENABLE_DUMP</span>)</u></td></tr>
<tr><th id="695">695</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::EntrySU" title='llvm::ScheduleDAG::EntrySU' data-ref="llvm::ScheduleDAG::EntrySU">EntrySU</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>() != <b>nullptr</b>)</td></tr>
<tr><th id="696">696</th><td>    <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm11ScheduleDAG11dumpNodeAllERKNS_5SUnitE" title='llvm::ScheduleDAG::dumpNodeAll' data-ref="_ZNK4llvm11ScheduleDAG11dumpNodeAllERKNS_5SUnitE">dumpNodeAll</a>(<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::EntrySU" title='llvm::ScheduleDAG::EntrySU' data-ref="llvm::ScheduleDAG::EntrySU">EntrySU</a>);</td></tr>
<tr><th id="697">697</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> &amp;<dfn class="local col1 decl" id="131SU" title='SU' data-type='const llvm::SUnit &amp;' data-ref="131SU">SU</dfn> : <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>)</td></tr>
<tr><th id="698">698</th><td>    <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm11ScheduleDAG11dumpNodeAllERKNS_5SUnitE" title='llvm::ScheduleDAG::dumpNodeAll' data-ref="_ZNK4llvm11ScheduleDAG11dumpNodeAllERKNS_5SUnitE">dumpNodeAll</a>(<a class="local col1 ref" href="#131SU" title='SU' data-ref="131SU">SU</a>);</td></tr>
<tr><th id="699">699</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::ExitSU" title='llvm::ScheduleDAG::ExitSU' data-ref="llvm::ScheduleDAG::ExitSU">ExitSU</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>() != <b>nullptr</b>)</td></tr>
<tr><th id="700">700</th><td>    <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm11ScheduleDAG11dumpNodeAllERKNS_5SUnitE" title='llvm::ScheduleDAG::dumpNodeAll' data-ref="_ZNK4llvm11ScheduleDAG11dumpNodeAllERKNS_5SUnitE">dumpNodeAll</a>(<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::ExitSU" title='llvm::ScheduleDAG::ExitSU' data-ref="llvm::ScheduleDAG::ExitSU">ExitSU</a>);</td></tr>
<tr><th id="701">701</th><td><u>#<span data-ppcond="694">endif</span></u></td></tr>
<tr><th id="702">702</th><td>}</td></tr>
<tr><th id="703">703</th><td></td></tr>
<tr><th id="704">704</th><td><u>#<span data-ppcond="704">if</span> !defined(<span class="macro" data-ref="_M/NDEBUG">NDEBUG</span>) || defined(<span class="macro" data-ref="_M/LLVM_ENABLE_DUMP">LLVM_ENABLE_DUMP</span>)</u></td></tr>
<tr><th id="705">705</th><td><em>void</em> <a class="type" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes" title='llvm::ScheduleDAGSDNodes' data-ref="llvm::ScheduleDAGSDNodes">ScheduleDAGSDNodes</a>::<dfn class="decl def" id="_ZNK4llvm18ScheduleDAGSDNodes12dumpScheduleEv" title='llvm::ScheduleDAGSDNodes::dumpSchedule' data-ref="_ZNK4llvm18ScheduleDAGSDNodes12dumpScheduleEv">dumpSchedule</dfn>() <em>const</em> {</td></tr>
<tr><th id="706">706</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="132i" title='i' data-type='unsigned int' data-ref="132i">i</dfn> = <var>0</var>, <dfn class="local col3 decl" id="133e" title='e' data-type='unsigned int' data-ref="133e">e</dfn> = <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::Sequence" title='llvm::ScheduleDAGSDNodes::Sequence' data-ref="llvm::ScheduleDAGSDNodes::Sequence">Sequence</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col2 ref" href="#132i" title='i' data-ref="132i">i</a> != <a class="local col3 ref" href="#133e" title='e' data-ref="133e">e</a>; <a class="local col2 ref" href="#132i" title='i' data-ref="132i">i</a>++) {</td></tr>
<tr><th id="707">707</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col4 decl" id="134SU" title='SU' data-type='llvm::SUnit *' data-ref="134SU"><a class="local col4 ref" href="#134SU" title='SU' data-ref="134SU">SU</a></dfn> = <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::Sequence" title='llvm::ScheduleDAGSDNodes::Sequence' data-ref="llvm::ScheduleDAGSDNodes::Sequence">Sequence</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col2 ref" href="#132i" title='i' data-ref="132i">i</a>]</a>)</td></tr>
<tr><th id="708">708</th><td>      <a class="virtual member" href="#_ZNK4llvm18ScheduleDAGSDNodes8dumpNodeERKNS_5SUnitE" title='llvm::ScheduleDAGSDNodes::dumpNode' data-ref="_ZNK4llvm18ScheduleDAGSDNodes8dumpNodeERKNS_5SUnitE">dumpNode</a>(*<a class="local col4 ref" href="#134SU" title='SU' data-ref="134SU">SU</a>);</td></tr>
<tr><th id="709">709</th><td>    <b>else</b></td></tr>
<tr><th id="710">710</th><td>      <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"**** NOOP ****\n"</q>;</td></tr>
<tr><th id="711">711</th><td>  }</td></tr>
<tr><th id="712">712</th><td>}</td></tr>
<tr><th id="713">713</th><td><u>#<span data-ppcond="704">endif</span></u></td></tr>
<tr><th id="714">714</th><td></td></tr>
<tr><th id="715">715</th><td><u>#<span data-ppcond="715">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="716">716</th><td><i class="doc">/// VerifyScheduledSequence - Verify that all SUnits were scheduled and that</i></td></tr>
<tr><th id="717">717</th><td><i class="doc">/// their state is consistent with the nodes listed in Sequence.</i></td></tr>
<tr><th id="718">718</th><td><i class="doc">///</i></td></tr>
<tr><th id="719">719</th><td><em>void</em> <a class="type" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes" title='llvm::ScheduleDAGSDNodes' data-ref="llvm::ScheduleDAGSDNodes">ScheduleDAGSDNodes</a>::<dfn class="decl def" id="_ZN4llvm18ScheduleDAGSDNodes23VerifyScheduledSequenceEb" title='llvm::ScheduleDAGSDNodes::VerifyScheduledSequence' data-ref="_ZN4llvm18ScheduleDAGSDNodes23VerifyScheduledSequenceEb">VerifyScheduledSequence</dfn>(<em>bool</em> <dfn class="local col5 decl" id="135isBottomUp" title='isBottomUp' data-type='bool' data-ref="135isBottomUp">isBottomUp</dfn>) {</td></tr>
<tr><th id="720">720</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="136ScheduledNodes" title='ScheduledNodes' data-type='unsigned int' data-ref="136ScheduledNodes">ScheduledNodes</dfn> = <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG" title='llvm::ScheduleDAG' data-ref="llvm::ScheduleDAG">ScheduleDAG</a>::<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm11ScheduleDAG18VerifyScheduledDAGEb" title='llvm::ScheduleDAG::VerifyScheduledDAG' data-ref="_ZN4llvm11ScheduleDAG18VerifyScheduledDAGEb">VerifyScheduledDAG</a>(<a class="local col5 ref" href="#135isBottomUp" title='isBottomUp' data-ref="135isBottomUp">isBottomUp</a>);</td></tr>
<tr><th id="721">721</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="137Noops" title='Noops' data-type='unsigned int' data-ref="137Noops">Noops</dfn> = <var>0</var>;</td></tr>
<tr><th id="722">722</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="138i" title='i' data-type='unsigned int' data-ref="138i">i</dfn> = <var>0</var>, <dfn class="local col9 decl" id="139e" title='e' data-type='unsigned int' data-ref="139e">e</dfn> = <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::Sequence" title='llvm::ScheduleDAGSDNodes::Sequence' data-ref="llvm::ScheduleDAGSDNodes::Sequence">Sequence</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col8 ref" href="#138i" title='i' data-ref="138i">i</a> != <a class="local col9 ref" href="#139e" title='e' data-ref="139e">e</a>; ++<a class="local col8 ref" href="#138i" title='i' data-ref="138i">i</a>)</td></tr>
<tr><th id="723">723</th><td>    <b>if</b> (!<a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::Sequence" title='llvm::ScheduleDAGSDNodes::Sequence' data-ref="llvm::ScheduleDAGSDNodes::Sequence">Sequence</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#138i" title='i' data-ref="138i">i</a>]</a>)</td></tr>
<tr><th id="724">724</th><td>      ++<a class="local col7 ref" href="#137Noops" title='Noops' data-ref="137Noops">Noops</a>;</td></tr>
<tr><th id="725">725</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Sequence.size() - Noops == ScheduledNodes &amp;&amp; &quot;The number of nodes scheduled doesn&apos;t match the expected number!&quot;) ? void (0) : __assert_fail (&quot;Sequence.size() - Noops == ScheduledNodes &amp;&amp; \&quot;The number of nodes scheduled doesn&apos;t match the expected number!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp&quot;, 726, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::Sequence" title='llvm::ScheduleDAGSDNodes::Sequence' data-ref="llvm::ScheduleDAGSDNodes::Sequence">Sequence</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() - <a class="local col7 ref" href="#137Noops" title='Noops' data-ref="137Noops">Noops</a> == <a class="local col6 ref" href="#136ScheduledNodes" title='ScheduledNodes' data-ref="136ScheduledNodes">ScheduledNodes</a> &amp;&amp;</td></tr>
<tr><th id="726">726</th><td>         <q>"The number of nodes scheduled doesn't match the expected number!"</q>);</td></tr>
<tr><th id="727">727</th><td>}</td></tr>
<tr><th id="728">728</th><td><u>#<span data-ppcond="715">endif</span> // NDEBUG</u></td></tr>
<tr><th id="729">729</th><td></td></tr>
<tr><th id="730">730</th><td><i class="doc" data-doc="_ZL18ProcessSDDbgValuesPN4llvm6SDNodeEPNS_12SelectionDAGERNS_12InstrEmitterERNS_15SmallVectorImplISt4pairIjPNS_12MachineInstrEEEERNS_8DenseMapINS_7SDV12283781">/// ProcessSDDbgValues - Process SDDbgValues associated with this node.</i></td></tr>
<tr><th id="731">731</th><td><em>static</em> <em>void</em></td></tr>
<tr><th id="732">732</th><td><dfn class="tu decl def" id="_ZL18ProcessSDDbgValuesPN4llvm6SDNodeEPNS_12SelectionDAGERNS_12InstrEmitterERNS_15SmallVectorImplISt4pairIjPNS_12MachineInstrEEEERNS_8DenseMapINS_7SDV12283781" title='ProcessSDDbgValues' data-type='void ProcessSDDbgValues(llvm::SDNode * N, llvm::SelectionDAG * DAG, llvm::InstrEmitter &amp; Emitter, SmallVectorImpl&lt;std::pair&lt;unsigned int, MachineInstr *&gt; &gt; &amp; Orders, DenseMap&lt;llvm::SDValue, unsigned int&gt; &amp; VRBaseMap, unsigned int Order)' data-ref="_ZL18ProcessSDDbgValuesPN4llvm6SDNodeEPNS_12SelectionDAGERNS_12InstrEmitterERNS_15SmallVectorImplISt4pairIjPNS_12MachineInstrEEEERNS_8DenseMapINS_7SDV12283781">ProcessSDDbgValues</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col0 decl" id="140N" title='N' data-type='llvm::SDNode *' data-ref="140N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> *<dfn class="local col1 decl" id="141DAG" title='DAG' data-type='llvm::SelectionDAG *' data-ref="141DAG">DAG</dfn>, <a class="type" href="InstrEmitter.h.html#llvm::InstrEmitter" title='llvm::InstrEmitter' data-ref="llvm::InstrEmitter">InstrEmitter</a> &amp;<dfn class="local col2 decl" id="142Emitter" title='Emitter' data-type='llvm::InstrEmitter &amp;' data-ref="142Emitter">Emitter</dfn>,</td></tr>
<tr><th id="733">733</th><td>                   <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*&gt; &gt; &amp;<dfn class="local col3 decl" id="143Orders" title='Orders' data-type='SmallVectorImpl&lt;std::pair&lt;unsigned int, MachineInstr *&gt; &gt; &amp;' data-ref="143Orders">Orders</dfn>,</td></tr>
<tr><th id="734">734</th><td>                   <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>, <em>unsigned</em>&gt; &amp;<dfn class="local col4 decl" id="144VRBaseMap" title='VRBaseMap' data-type='DenseMap&lt;llvm::SDValue, unsigned int&gt; &amp;' data-ref="144VRBaseMap">VRBaseMap</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="145Order" title='Order' data-type='unsigned int' data-ref="145Order">Order</dfn>) {</td></tr>
<tr><th id="735">735</th><td>  <b>if</b> (!<a class="local col0 ref" href="#140N" title='N' data-ref="140N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getHasDebugValueEv" title='llvm::SDNode::getHasDebugValue' data-ref="_ZNK4llvm6SDNode16getHasDebugValueEv">getHasDebugValue</a>())</td></tr>
<tr><th id="736">736</th><td>    <b>return</b>;</td></tr>
<tr><th id="737">737</th><td></td></tr>
<tr><th id="738">738</th><td>  <i>// Opportunistically insert immediate dbg_value uses, i.e. those with the same</i></td></tr>
<tr><th id="739">739</th><td><i>  // source order number as N.</i></td></tr>
<tr><th id="740">740</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="146BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="146BB">BB</dfn> = <a class="local col2 ref" href="#142Emitter" title='Emitter' data-ref="142Emitter">Emitter</a>.<a class="ref" href="InstrEmitter.h.html#_ZN4llvm12InstrEmitter8getBlockEv" title='llvm::InstrEmitter::getBlock' data-ref="_ZN4llvm12InstrEmitter8getBlockEv">getBlock</a>();</td></tr>
<tr><th id="741">741</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="147InsertPos" title='InsertPos' data-type='MachineBasicBlock::iterator' data-ref="147InsertPos">InsertPos</dfn> = <a class="local col2 ref" href="#142Emitter" title='Emitter' data-ref="142Emitter">Emitter</a>.<a class="ref" href="InstrEmitter.h.html#_ZN4llvm12InstrEmitter12getInsertPosEv" title='llvm::InstrEmitter::getInsertPos' data-ref="_ZN4llvm12InstrEmitter12getInsertPosEv">getInsertPos</a>();</td></tr>
<tr><th id="742">742</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col8 decl" id="148DV" title='DV' data-type='llvm::SDDbgValue *' data-ref="148DV">DV</dfn> : <a class="local col1 ref" href="#141DAG" title='DAG' data-ref="141DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG12GetDbgValuesEPKNS_6SDNodeE" title='llvm::SelectionDAG::GetDbgValues' data-ref="_ZNK4llvm12SelectionDAG12GetDbgValuesEPKNS_6SDNodeE">GetDbgValues</a>(<a class="local col0 ref" href="#140N" title='N' data-ref="140N">N</a>)) {</td></tr>
<tr><th id="743">743</th><td>    <b>if</b> (<a class="local col8 ref" href="#148DV" title='DV' data-ref="148DV">DV</a>-&gt;<a class="ref" href="SDNodeDbgValue.h.html#_ZNK4llvm10SDDbgValue9isEmittedEv" title='llvm::SDDbgValue::isEmitted' data-ref="_ZNK4llvm10SDDbgValue9isEmittedEv">isEmitted</a>())</td></tr>
<tr><th id="744">744</th><td>      <b>continue</b>;</td></tr>
<tr><th id="745">745</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="149DVOrder" title='DVOrder' data-type='unsigned int' data-ref="149DVOrder">DVOrder</dfn> = <a class="local col8 ref" href="#148DV" title='DV' data-ref="148DV">DV</a>-&gt;<a class="ref" href="SDNodeDbgValue.h.html#_ZNK4llvm10SDDbgValue8getOrderEv" title='llvm::SDDbgValue::getOrder' data-ref="_ZNK4llvm10SDDbgValue8getOrderEv">getOrder</a>();</td></tr>
<tr><th id="746">746</th><td>    <b>if</b> (!<a class="local col5 ref" href="#145Order" title='Order' data-ref="145Order">Order</a> || <a class="local col9 ref" href="#149DVOrder" title='DVOrder' data-ref="149DVOrder">DVOrder</a> == <a class="local col5 ref" href="#145Order" title='Order' data-ref="145Order">Order</a>) {</td></tr>
<tr><th id="747">747</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="150DbgMI" title='DbgMI' data-type='llvm::MachineInstr *' data-ref="150DbgMI">DbgMI</dfn> = <a class="local col2 ref" href="#142Emitter" title='Emitter' data-ref="142Emitter">Emitter</a>.<a class="ref" href="InstrEmitter.h.html#_ZN4llvm12InstrEmitter12EmitDbgValueEPNS_10SDDbgValueERNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEE" title='llvm::InstrEmitter::EmitDbgValue' data-ref="_ZN4llvm12InstrEmitter12EmitDbgValueEPNS_10SDDbgValueERNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEE">EmitDbgValue</a>(<a class="local col8 ref" href="#148DV" title='DV' data-ref="148DV">DV</a>, <span class='refarg'><a class="local col4 ref" href="#144VRBaseMap" title='VRBaseMap' data-ref="144VRBaseMap">VRBaseMap</a></span>);</td></tr>
<tr><th id="748">748</th><td>      <b>if</b> (<a class="local col0 ref" href="#150DbgMI" title='DbgMI' data-ref="150DbgMI">DbgMI</a>) {</td></tr>
<tr><th id="749">749</th><td>        <a class="local col3 ref" href="#143Orders" title='Orders' data-ref="143Orders">Orders</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBase9push_backEOT_" title='llvm::SmallVectorTemplateBase::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBase9push_backEOT_">push_back</a>(<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_OT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_OT0_">{</a><a class="local col9 ref" href="#149DVOrder" title='DVOrder' data-ref="149DVOrder">DVOrder</a>, <a class="local col0 ref" href="#150DbgMI" title='DbgMI' data-ref="150DbgMI">DbgMI</a>});</td></tr>
<tr><th id="750">750</th><td>        <a class="local col6 ref" href="#146BB" title='BB' data-ref="146BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#147InsertPos" title='InsertPos' data-ref="147InsertPos">InsertPos</a>, <a class="local col0 ref" href="#150DbgMI" title='DbgMI' data-ref="150DbgMI">DbgMI</a>);</td></tr>
<tr><th id="751">751</th><td>      }</td></tr>
<tr><th id="752">752</th><td>    }</td></tr>
<tr><th id="753">753</th><td>  }</td></tr>
<tr><th id="754">754</th><td>}</td></tr>
<tr><th id="755">755</th><td></td></tr>
<tr><th id="756">756</th><td><i  data-doc="_ZL17ProcessSourceNodePN4llvm6SDNodeEPNS_12SelectionDAGERNS_12InstrEmitterERNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS7_EENS_6detail12DenseMapPairI16348630">// ProcessSourceNode - Process nodes with source order numbers. These are added</i></td></tr>
<tr><th id="757">757</th><td><i  data-doc="_ZL17ProcessSourceNodePN4llvm6SDNodeEPNS_12SelectionDAGERNS_12InstrEmitterERNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS7_EENS_6detail12DenseMapPairI16348630">// to a vector which EmitSchedule uses to determine how to insert dbg_value</i></td></tr>
<tr><th id="758">758</th><td><i  data-doc="_ZL17ProcessSourceNodePN4llvm6SDNodeEPNS_12SelectionDAGERNS_12InstrEmitterERNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS7_EENS_6detail12DenseMapPairI16348630">// instructions in the right order.</i></td></tr>
<tr><th id="759">759</th><td><em>static</em> <em>void</em></td></tr>
<tr><th id="760">760</th><td><dfn class="tu decl def" id="_ZL17ProcessSourceNodePN4llvm6SDNodeEPNS_12SelectionDAGERNS_12InstrEmitterERNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS7_EENS_6detail12DenseMapPairI16348630" title='ProcessSourceNode' data-type='void ProcessSourceNode(llvm::SDNode * N, llvm::SelectionDAG * DAG, llvm::InstrEmitter &amp; Emitter, DenseMap&lt;llvm::SDValue, unsigned int&gt; &amp; VRBaseMap, SmallVectorImpl&lt;std::pair&lt;unsigned int, MachineInstr *&gt; &gt; &amp; Orders, SmallSet&lt;unsigned int, 8&gt; &amp; Seen, llvm::MachineInstr * NewInsn)' data-ref="_ZL17ProcessSourceNodePN4llvm6SDNodeEPNS_12SelectionDAGERNS_12InstrEmitterERNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS7_EENS_6detail12DenseMapPairI16348630">ProcessSourceNode</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col1 decl" id="151N" title='N' data-type='llvm::SDNode *' data-ref="151N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> *<dfn class="local col2 decl" id="152DAG" title='DAG' data-type='llvm::SelectionDAG *' data-ref="152DAG">DAG</dfn>, <a class="type" href="InstrEmitter.h.html#llvm::InstrEmitter" title='llvm::InstrEmitter' data-ref="llvm::InstrEmitter">InstrEmitter</a> &amp;<dfn class="local col3 decl" id="153Emitter" title='Emitter' data-type='llvm::InstrEmitter &amp;' data-ref="153Emitter">Emitter</dfn>,</td></tr>
<tr><th id="761">761</th><td>                  <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>, <em>unsigned</em>&gt; &amp;<dfn class="local col4 decl" id="154VRBaseMap" title='VRBaseMap' data-type='DenseMap&lt;llvm::SDValue, unsigned int&gt; &amp;' data-ref="154VRBaseMap">VRBaseMap</dfn>,</td></tr>
<tr><th id="762">762</th><td>                  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt;&gt; &amp;<dfn class="local col5 decl" id="155Orders" title='Orders' data-type='SmallVectorImpl&lt;std::pair&lt;unsigned int, MachineInstr *&gt; &gt; &amp;' data-ref="155Orders">Orders</dfn>,</td></tr>
<tr><th id="763">763</th><td>                  <a class="type" href="../../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<em>unsigned</em>, <var>8</var>&gt; &amp;<dfn class="local col6 decl" id="156Seen" title='Seen' data-type='SmallSet&lt;unsigned int, 8&gt; &amp;' data-ref="156Seen">Seen</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="157NewInsn" title='NewInsn' data-type='llvm::MachineInstr *' data-ref="157NewInsn">NewInsn</dfn>) {</td></tr>
<tr><th id="764">764</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="158Order" title='Order' data-type='unsigned int' data-ref="158Order">Order</dfn> = <a class="local col1 ref" href="#151N" title='N' data-ref="151N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getIROrderEv" title='llvm::SDNode::getIROrder' data-ref="_ZNK4llvm6SDNode10getIROrderEv">getIROrder</a>();</td></tr>
<tr><th id="765">765</th><td>  <b>if</b> (!<a class="local col8 ref" href="#158Order" title='Order' data-ref="158Order">Order</a> || <a class="local col6 ref" href="#156Seen" title='Seen' data-ref="156Seen">Seen</a>.<a class="ref" href="../../../include/llvm/ADT/SmallSet.h.html#_ZNK4llvm8SmallSet5countERKT_" title='llvm::SmallSet::count' data-ref="_ZNK4llvm8SmallSet5countERKT_">count</a>(<a class="local col8 ref" href="#158Order" title='Order' data-ref="158Order">Order</a>)) {</td></tr>
<tr><th id="766">766</th><td>    <i>// Process any valid SDDbgValues even if node does not have any order</i></td></tr>
<tr><th id="767">767</th><td><i>    // assigned.</i></td></tr>
<tr><th id="768">768</th><td>    <a class="tu ref" href="#_ZL18ProcessSDDbgValuesPN4llvm6SDNodeEPNS_12SelectionDAGERNS_12InstrEmitterERNS_15SmallVectorImplISt4pairIjPNS_12MachineInstrEEEERNS_8DenseMapINS_7SDV12283781" title='ProcessSDDbgValues' data-use='c' data-ref="_ZL18ProcessSDDbgValuesPN4llvm6SDNodeEPNS_12SelectionDAGERNS_12InstrEmitterERNS_15SmallVectorImplISt4pairIjPNS_12MachineInstrEEEERNS_8DenseMapINS_7SDV12283781">ProcessSDDbgValues</a>(<a class="local col1 ref" href="#151N" title='N' data-ref="151N">N</a>, <a class="local col2 ref" href="#152DAG" title='DAG' data-ref="152DAG">DAG</a>, <span class='refarg'><a class="local col3 ref" href="#153Emitter" title='Emitter' data-ref="153Emitter">Emitter</a></span>, <span class='refarg'><a class="local col5 ref" href="#155Orders" title='Orders' data-ref="155Orders">Orders</a></span>, <span class='refarg'><a class="local col4 ref" href="#154VRBaseMap" title='VRBaseMap' data-ref="154VRBaseMap">VRBaseMap</a></span>, <var>0</var>);</td></tr>
<tr><th id="769">769</th><td>    <b>return</b>;</td></tr>
<tr><th id="770">770</th><td>  }</td></tr>
<tr><th id="771">771</th><td></td></tr>
<tr><th id="772">772</th><td>  <i>// If a new instruction was generated for this Order number, record it.</i></td></tr>
<tr><th id="773">773</th><td><i>  // Otherwise, leave this order number unseen: we will either find later</i></td></tr>
<tr><th id="774">774</th><td><i>  // instructions for it, or leave it unseen if there were no instructions at</i></td></tr>
<tr><th id="775">775</th><td><i>  // all.</i></td></tr>
<tr><th id="776">776</th><td>  <b>if</b> (<a class="local col7 ref" href="#157NewInsn" title='NewInsn' data-ref="157NewInsn">NewInsn</a>) {</td></tr>
<tr><th id="777">777</th><td>    <a class="local col6 ref" href="#156Seen" title='Seen' data-ref="156Seen">Seen</a>.<a class="ref" href="../../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet6insertERKT_" title='llvm::SmallSet::insert' data-ref="_ZN4llvm8SmallSet6insertERKT_">insert</a>(<a class="local col8 ref" href="#158Order" title='Order' data-ref="158Order">Order</a>);</td></tr>
<tr><th id="778">778</th><td>    <a class="local col5 ref" href="#155Orders" title='Orders' data-ref="155Orders">Orders</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBase9push_backEOT_" title='llvm::SmallVectorTemplateBase::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBase9push_backEOT_">push_back</a>(<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_OT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_OT0_">{</a><a class="local col8 ref" href="#158Order" title='Order' data-ref="158Order">Order</a>, <a class="local col7 ref" href="#157NewInsn" title='NewInsn' data-ref="157NewInsn">NewInsn</a>});</td></tr>
<tr><th id="779">779</th><td>  }</td></tr>
<tr><th id="780">780</th><td></td></tr>
<tr><th id="781">781</th><td>  <i>// Even if no instruction was generated, a Value may have become defined via</i></td></tr>
<tr><th id="782">782</th><td><i>  // earlier nodes. Try to process them now.</i></td></tr>
<tr><th id="783">783</th><td>  <a class="tu ref" href="#_ZL18ProcessSDDbgValuesPN4llvm6SDNodeEPNS_12SelectionDAGERNS_12InstrEmitterERNS_15SmallVectorImplISt4pairIjPNS_12MachineInstrEEEERNS_8DenseMapINS_7SDV12283781" title='ProcessSDDbgValues' data-use='c' data-ref="_ZL18ProcessSDDbgValuesPN4llvm6SDNodeEPNS_12SelectionDAGERNS_12InstrEmitterERNS_15SmallVectorImplISt4pairIjPNS_12MachineInstrEEEERNS_8DenseMapINS_7SDV12283781">ProcessSDDbgValues</a>(<a class="local col1 ref" href="#151N" title='N' data-ref="151N">N</a>, <a class="local col2 ref" href="#152DAG" title='DAG' data-ref="152DAG">DAG</a>, <span class='refarg'><a class="local col3 ref" href="#153Emitter" title='Emitter' data-ref="153Emitter">Emitter</a></span>, <span class='refarg'><a class="local col5 ref" href="#155Orders" title='Orders' data-ref="155Orders">Orders</a></span>, <span class='refarg'><a class="local col4 ref" href="#154VRBaseMap" title='VRBaseMap' data-ref="154VRBaseMap">VRBaseMap</a></span>, <a class="local col8 ref" href="#158Order" title='Order' data-ref="158Order">Order</a>);</td></tr>
<tr><th id="784">784</th><td>}</td></tr>
<tr><th id="785">785</th><td></td></tr>
<tr><th id="786">786</th><td><em>void</em> <a class="type" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes" title='llvm::ScheduleDAGSDNodes' data-ref="llvm::ScheduleDAGSDNodes">ScheduleDAGSDNodes</a>::</td></tr>
<tr><th id="787">787</th><td><dfn class="decl def" id="_ZN4llvm18ScheduleDAGSDNodes15EmitPhysRegCopyEPNS_5SUnitERNS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEENS_26MachineInstrBu6779371" title='llvm::ScheduleDAGSDNodes::EmitPhysRegCopy' data-ref="_ZN4llvm18ScheduleDAGSDNodes15EmitPhysRegCopyEPNS_5SUnitERNS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEENS_26MachineInstrBu6779371">EmitPhysRegCopy</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="159SU" title='SU' data-type='llvm::SUnit *' data-ref="159SU">SU</dfn>, <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*, <em>unsigned</em>&gt; &amp;<dfn class="local col0 decl" id="160VRBaseMap" title='VRBaseMap' data-type='DenseMap&lt;llvm::SUnit *, unsigned int&gt; &amp;' data-ref="160VRBaseMap">VRBaseMap</dfn>,</td></tr>
<tr><th id="788">788</th><td>                <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="161InsertPos" title='InsertPos' data-type='MachineBasicBlock::iterator' data-ref="161InsertPos">InsertPos</dfn>) {</td></tr>
<tr><th id="789">789</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>::<a class="typedef" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::const_pred_iterator" title='llvm::SUnit::const_pred_iterator' data-type='SmallVectorImpl&lt;SDep&gt;::const_iterator' data-ref="llvm::SUnit::const_pred_iterator">const_pred_iterator</a> <dfn class="local col2 decl" id="162I" title='I' data-type='SUnit::const_pred_iterator' data-ref="162I">I</dfn> = <a class="local col9 ref" href="#159SU" title='SU' data-ref="159SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(), <dfn class="local col3 decl" id="163E" title='E' data-type='SUnit::const_pred_iterator' data-ref="163E">E</dfn> = <a class="local col9 ref" href="#159SU" title='SU' data-ref="159SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>();</td></tr>
<tr><th id="790">790</th><td>       <a class="local col2 ref" href="#162I" title='I' data-ref="162I">I</a> != <a class="local col3 ref" href="#163E" title='E' data-ref="163E">E</a>; ++<a class="local col2 ref" href="#162I" title='I' data-ref="162I">I</a>) {</td></tr>
<tr><th id="791">791</th><td>    <b>if</b> (<a class="local col2 ref" href="#162I" title='I' data-ref="162I">I</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6isCtrlEv" title='llvm::SDep::isCtrl' data-ref="_ZNK4llvm4SDep6isCtrlEv">isCtrl</a>()) <b>continue</b>;  <i>// ignore chain preds</i></td></tr>
<tr><th id="792">792</th><td>    <b>if</b> (<a class="local col2 ref" href="#162I" title='I' data-ref="162I">I</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::CopyDstRC" title='llvm::SUnit::CopyDstRC' data-ref="llvm::SUnit::CopyDstRC">CopyDstRC</a>) {</td></tr>
<tr><th id="793">793</th><td>      <i>// Copy to physical register.</i></td></tr>
<tr><th id="794">794</th><td>      <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*, <em>unsigned</em>&gt;::<a class="typedef" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{llvm::SUnit*,unsignedint,llvm::DenseMapInfo{llvm::SUnit*},llvm::detail::DenseMapPair{llvm::SUnit*,unsignedint}},llvm2769980" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;llvm::SUnit *, unsigned int, llvm::DenseMapInfo&lt;llvm::SUnit *&gt;, llvm::detail::DenseMapPair&lt;llvm::SUnit *, unsigned int&gt; &gt;, llvm::SUnit *, unsigned int, llvm::DenseMapInfo&lt;llvm::SUnit *&gt;, llvm::detail::DenseMapPair&lt;llvm::SUnit *, unsigned int&gt; &gt;::iterator' data-type='DenseMapIterator&lt;llvm::SUnit *, unsigned int, llvm::DenseMapInfo&lt;llvm::SUnit *&gt;, llvm::detail::DenseMapPair&lt;llvm::SUnit *, unsigned int&gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{llvm::SUnit*,unsignedint,llvm::DenseMapInfo{llvm::SUnit*},llvm::detail::DenseMapPair{llvm::SUnit*,unsignedint}},llvm2769980">iterator</a> <dfn class="local col4 decl" id="164VRI" title='VRI' data-type='DenseMap&lt;SUnit *, unsigned int&gt;::iterator' data-ref="164VRI">VRI</dfn> = <a class="local col0 ref" href="#160VRBaseMap" title='VRBaseMap' data-ref="160VRBaseMap">VRBaseMap</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col2 ref" href="#162I" title='I' data-ref="162I">I</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>());</td></tr>
<tr><th id="795">795</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (VRI != VRBaseMap.end() &amp;&amp; &quot;Node emitted out of order - late&quot;) ? void (0) : __assert_fail (&quot;VRI != VRBaseMap.end() &amp;&amp; \&quot;Node emitted out of order - late\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp&quot;, 795, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#164VRI" title='VRI' data-ref="164VRI">VRI</a> <a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator!=' data-ref="_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">!=</a> <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="local col0 ref" href="#160VRBaseMap" title='VRBaseMap' data-ref="160VRBaseMap">VRBaseMap</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>() &amp;&amp; <q>"Node emitted out of order - late"</q>);</td></tr>
<tr><th id="796">796</th><td>      <i>// Find the destination physical register.</i></td></tr>
<tr><th id="797">797</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="165Reg" title='Reg' data-type='unsigned int' data-ref="165Reg">Reg</dfn> = <var>0</var>;</td></tr>
<tr><th id="798">798</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>::<a class="typedef" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::const_succ_iterator" title='llvm::SUnit::const_succ_iterator' data-type='SmallVectorImpl&lt;SDep&gt;::const_iterator' data-ref="llvm::SUnit::const_succ_iterator">const_succ_iterator</a> <dfn class="local col6 decl" id="166II" title='II' data-type='SUnit::const_succ_iterator' data-ref="166II">II</dfn> = <a class="local col9 ref" href="#159SU" title='SU' data-ref="159SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(),</td></tr>
<tr><th id="799">799</th><td>             <dfn class="local col7 decl" id="167EE" title='EE' data-type='SUnit::const_succ_iterator' data-ref="167EE">EE</dfn> = <a class="local col9 ref" href="#159SU" title='SU' data-ref="159SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>(); <a class="local col6 ref" href="#166II" title='II' data-ref="166II">II</a> != <a class="local col7 ref" href="#167EE" title='EE' data-ref="167EE">EE</a>; ++<a class="local col6 ref" href="#166II" title='II' data-ref="166II">II</a>) {</td></tr>
<tr><th id="800">800</th><td>        <b>if</b> (<a class="local col6 ref" href="#166II" title='II' data-ref="166II">II</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6isCtrlEv" title='llvm::SDep::isCtrl' data-ref="_ZNK4llvm4SDep6isCtrlEv">isCtrl</a>()) <b>continue</b>;  <i>// ignore chain preds</i></td></tr>
<tr><th id="801">801</th><td>        <b>if</b> (<a class="local col6 ref" href="#166II" title='II' data-ref="166II">II</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6getRegEv" title='llvm::SDep::getReg' data-ref="_ZNK4llvm4SDep6getRegEv">getReg</a>()) {</td></tr>
<tr><th id="802">802</th><td>          <a class="local col5 ref" href="#165Reg" title='Reg' data-ref="165Reg">Reg</a> = <a class="local col6 ref" href="#166II" title='II' data-ref="166II">II</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6getRegEv" title='llvm::SDep::getReg' data-ref="_ZNK4llvm4SDep6getRegEv">getReg</a>();</td></tr>
<tr><th id="803">803</th><td>          <b>break</b>;</td></tr>
<tr><th id="804">804</th><td>        }</td></tr>
<tr><th id="805">805</th><td>      }</td></tr>
<tr><th id="806">806</th><td>      <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::BB" title='llvm::ScheduleDAGSDNodes::BB' data-ref="llvm::ScheduleDAGSDNodes::BB">BB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#161InsertPos" title='InsertPos' data-ref="161InsertPos">InsertPos</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a><a class="ref" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>), <a class="local col5 ref" href="#165Reg" title='Reg' data-ref="165Reg">Reg</a>)</td></tr>
<tr><th id="807">807</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col4 ref" href="#164VRI" title='VRI' data-ref="164VRI">VRI</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::SUnit *, unsigned int&gt;::second' data-ref="std::pair::second">second</a>);</td></tr>
<tr><th id="808">808</th><td>    } <b>else</b> {</td></tr>
<tr><th id="809">809</th><td>      <i>// Copy from physical register.</i></td></tr>
<tr><th id="810">810</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (I-&gt;getReg() &amp;&amp; &quot;Unknown physical register!&quot;) ? void (0) : __assert_fail (&quot;I-&gt;getReg() &amp;&amp; \&quot;Unknown physical register!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp&quot;, 810, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#162I" title='I' data-ref="162I">I</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6getRegEv" title='llvm::SDep::getReg' data-ref="_ZNK4llvm4SDep6getRegEv">getReg</a>() &amp;&amp; <q>"Unknown physical register!"</q>);</td></tr>
<tr><th id="811">811</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="168VRBase" title='VRBase' data-type='unsigned int' data-ref="168VRBase">VRBase</dfn> = <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col9 ref" href="#159SU" title='SU' data-ref="159SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::CopyDstRC" title='llvm::SUnit::CopyDstRC' data-ref="llvm::SUnit::CopyDstRC">CopyDstRC</a>);</td></tr>
<tr><th id="812">812</th><td>      <em>bool</em> <dfn class="local col9 decl" id="169isNew" title='isNew' data-type='bool' data-ref="169isNew">isNew</dfn> = <a class="local col0 ref" href="#160VRBaseMap" title='VRBaseMap' data-ref="160VRBaseMap">VRBaseMap</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col9 ref" href="#159SU" title='SU' data-ref="159SU">SU</a></span>, <span class='refarg'><a class="local col8 ref" href="#168VRBase" title='VRBase' data-ref="168VRBase">VRBase</a></span>)).<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::DenseMapIterator&lt;llvm::SUnit *, unsigned int, llvm::DenseMapInfo&lt;llvm::SUnit *&gt;, llvm::detail::DenseMapPair&lt;llvm::SUnit *, unsigned int&gt;, false&gt;, bool&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="813">813</th><td>      (<em>void</em>)<a class="local col9 ref" href="#169isNew" title='isNew' data-ref="169isNew">isNew</a>; <i>// Silence compiler warning.</i></td></tr>
<tr><th id="814">814</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isNew &amp;&amp; &quot;Node emitted out of order - early&quot;) ? void (0) : __assert_fail (&quot;isNew &amp;&amp; \&quot;Node emitted out of order - early\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp&quot;, 814, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#169isNew" title='isNew' data-ref="169isNew">isNew</a> &amp;&amp; <q>"Node emitted out of order - early"</q>);</td></tr>
<tr><th id="815">815</th><td>      <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::BB" title='llvm::ScheduleDAGSDNodes::BB' data-ref="llvm::ScheduleDAGSDNodes::BB">BB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#161InsertPos" title='InsertPos' data-ref="161InsertPos">InsertPos</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a><a class="ref" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>), <a class="local col8 ref" href="#168VRBase" title='VRBase' data-ref="168VRBase">VRBase</a>)</td></tr>
<tr><th id="816">816</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col2 ref" href="#162I" title='I' data-ref="162I">I</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6getRegEv" title='llvm::SDep::getReg' data-ref="_ZNK4llvm4SDep6getRegEv">getReg</a>());</td></tr>
<tr><th id="817">817</th><td>    }</td></tr>
<tr><th id="818">818</th><td>    <b>break</b>;</td></tr>
<tr><th id="819">819</th><td>  }</td></tr>
<tr><th id="820">820</th><td>}</td></tr>
<tr><th id="821">821</th><td></td></tr>
<tr><th id="822">822</th><td><i class="doc">/// EmitSchedule - Emit the machine code in scheduled order. Return the new</i></td></tr>
<tr><th id="823">823</th><td><i class="doc">/// InsertPos and MachineBasicBlock that contains this insertion</i></td></tr>
<tr><th id="824">824</th><td><i class="doc">/// point. ScheduleDAGSDNodes holds a BB pointer for convenience, but this does</i></td></tr>
<tr><th id="825">825</th><td><i class="doc">/// not necessarily refer to returned BB. The emitter may split blocks.</i></td></tr>
<tr><th id="826">826</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<a class="type" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes" title='llvm::ScheduleDAGSDNodes' data-ref="llvm::ScheduleDAGSDNodes">ScheduleDAGSDNodes</a>::</td></tr>
<tr><th id="827">827</th><td><dfn class="virtual decl def" id="_ZN4llvm18ScheduleDAGSDNodes12EmitScheduleERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::ScheduleDAGSDNodes::EmitSchedule' data-ref="_ZN4llvm18ScheduleDAGSDNodes12EmitScheduleERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">EmitSchedule</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col0 decl" id="170InsertPos" title='InsertPos' data-type='MachineBasicBlock::iterator &amp;' data-ref="170InsertPos">InsertPos</dfn>) {</td></tr>
<tr><th id="828">828</th><td>  <a class="type" href="InstrEmitter.h.html#llvm::InstrEmitter" title='llvm::InstrEmitter' data-ref="llvm::InstrEmitter">InstrEmitter</a> <dfn class="local col1 decl" id="171Emitter" title='Emitter' data-type='llvm::InstrEmitter' data-ref="171Emitter">Emitter</dfn><a class="ref" href="InstrEmitter.h.html#_ZN4llvm12InstrEmitterC1EPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::InstrEmitter::InstrEmitter' data-ref="_ZN4llvm12InstrEmitterC1EPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">(</a><a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::BB" title='llvm::ScheduleDAGSDNodes::BB' data-ref="llvm::ScheduleDAGSDNodes::BB">BB</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#170InsertPos" title='InsertPos' data-ref="170InsertPos">InsertPos</a>);</td></tr>
<tr><th id="829">829</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>, <em>unsigned</em>&gt; <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm8DenseMapC1Ej" title='llvm::DenseMap::DenseMap&lt;KeyT, ValueT, KeyInfoT, BucketT&gt;' data-ref="_ZN4llvm8DenseMapC1Ej"></a><dfn class="local col2 decl" id="172VRBaseMap" title='VRBaseMap' data-type='DenseMap&lt;llvm::SDValue, unsigned int&gt;' data-ref="172VRBaseMap">VRBaseMap</dfn>;</td></tr>
<tr><th id="830">830</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*, <em>unsigned</em>&gt; <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm8DenseMapC1Ej" title='llvm::DenseMap::DenseMap&lt;KeyT, ValueT, KeyInfoT, BucketT&gt;' data-ref="_ZN4llvm8DenseMapC1Ej"></a><dfn class="local col3 decl" id="173CopyVRBaseMap" title='CopyVRBaseMap' data-type='DenseMap&lt;llvm::SUnit *, unsigned int&gt;' data-ref="173CopyVRBaseMap">CopyVRBaseMap</dfn>;</td></tr>
<tr><th id="831">831</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*&gt;, <var>32</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col4 decl" id="174Orders" title='Orders' data-type='SmallVector&lt;std::pair&lt;unsigned int, MachineInstr *&gt;, 32&gt;' data-ref="174Orders">Orders</dfn>;</td></tr>
<tr><th id="832">832</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<em>unsigned</em>, <var>8</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSetC1Ev" title='llvm::SmallSet::SmallSet&lt;T, N, C&gt;' data-ref="_ZN4llvm8SmallSetC1Ev"></a><dfn class="local col5 decl" id="175Seen" title='Seen' data-type='SmallSet&lt;unsigned int, 8&gt;' data-ref="175Seen">Seen</dfn>;</td></tr>
<tr><th id="833">833</th><td>  <em>bool</em> <dfn class="local col6 decl" id="176HasDbg" title='HasDbg' data-type='bool' data-ref="176HasDbg">HasDbg</dfn> = <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::DAG" title='llvm::ScheduleDAGSDNodes::DAG' data-ref="llvm::ScheduleDAGSDNodes::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG14hasDebugValuesEv" title='llvm::SelectionDAG::hasDebugValues' data-ref="_ZNK4llvm12SelectionDAG14hasDebugValuesEv">hasDebugValues</a>();</td></tr>
<tr><th id="834">834</th><td></td></tr>
<tr><th id="835">835</th><td>  <i>// Emit a node, and determine where its first instruction is for debuginfo.</i></td></tr>
<tr><th id="836">836</th><td><i>  // Zero, one, or multiple instructions can be created when emitting a node.</i></td></tr>
<tr><th id="837">837</th><td>  <em>auto</em> <dfn class="local col7 decl" id="177EmitNode" title='EmitNode' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp:838:7)' data-ref="177EmitNode">EmitNode</dfn> =</td></tr>
<tr><th id="838">838</th><td>      [&amp;](<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col8 decl" id="178Node" title='Node' data-type='llvm::SDNode *' data-ref="178Node">Node</dfn>, <em>bool</em> <dfn class="local col9 decl" id="179IsClone" title='IsClone' data-type='bool' data-ref="179IsClone">IsClone</dfn>, <em>bool</em> <dfn class="local col0 decl" id="180IsCloned" title='IsCloned' data-type='bool' data-ref="180IsCloned">IsCloned</dfn>,</td></tr>
<tr><th id="839">839</th><td>          <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>, <em>unsigned</em>&gt; &amp;<dfn class="local col1 decl" id="181VRBaseMap" title='VRBaseMap' data-type='DenseMap&lt;llvm::SDValue, unsigned int&gt; &amp;' data-ref="181VRBaseMap">VRBaseMap</dfn>) -&gt; <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> * {</td></tr>
<tr><th id="840">840</th><td>    <i>// Fetch instruction prior to this, or end() if nonexistant.</i></td></tr>
<tr><th id="841">841</th><td>    <em>auto</em> <dfn class="local col2 decl" id="182GetPrevInsn" title='GetPrevInsn' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp:841:24)' data-ref="182GetPrevInsn">GetPrevInsn</dfn> = [&amp;](<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="183I" title='I' data-type='MachineBasicBlock::iterator' data-ref="183I">I</dfn>) {</td></tr>
<tr><th id="842">842</th><td>      <b>if</b> (<a class="local col3 ref" href="#183I" title='I' data-ref="183I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::BB" title='llvm::ScheduleDAGSDNodes::BB' data-ref="llvm::ScheduleDAGSDNodes::BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>())</td></tr>
<tr><th id="843">843</th><td>        <b>return</b> <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::BB" title='llvm::ScheduleDAGSDNodes::BB' data-ref="llvm::ScheduleDAGSDNodes::BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="844">844</th><td>      <b>else</b></td></tr>
<tr><th id="845">845</th><td>        <b>return</b> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="local col1 ref" href="#171Emitter" title='Emitter' data-ref="171Emitter">Emitter</a>.<a class="ref" href="InstrEmitter.h.html#_ZN4llvm12InstrEmitter12getInsertPosEv" title='llvm::InstrEmitter::getInsertPos' data-ref="_ZN4llvm12InstrEmitter12getInsertPosEv">getInsertPos</a>());</td></tr>
<tr><th id="846">846</th><td>    };</td></tr>
<tr><th id="847">847</th><td></td></tr>
<tr><th id="848">848</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="184Before" title='Before' data-type='MachineBasicBlock::iterator' data-ref="184Before">Before</dfn> = <a class="local col2 ref" href="#182GetPrevInsn" title='GetPrevInsn' data-ref="182GetPrevInsn">GetPrevInsn</a>(<a class="local col1 ref" href="#171Emitter" title='Emitter' data-ref="171Emitter">Emitter</a>.<a class="ref" href="InstrEmitter.h.html#_ZN4llvm12InstrEmitter12getInsertPosEv" title='llvm::InstrEmitter::getInsertPos' data-ref="_ZN4llvm12InstrEmitter12getInsertPosEv">getInsertPos</a>());</td></tr>
<tr><th id="849">849</th><td>    <a class="local col1 ref" href="#171Emitter" title='Emitter' data-ref="171Emitter">Emitter</a>.<a class="ref" href="InstrEmitter.h.html#_ZN4llvm12InstrEmitter8EmitNodeEPNS_6SDNodeEbbRNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEE" title='llvm::InstrEmitter::EmitNode' data-ref="_ZN4llvm12InstrEmitter8EmitNodeEPNS_6SDNodeEbbRNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEE">EmitNode</a>(<a class="local col8 ref" href="#178Node" title='Node' data-ref="178Node">Node</a>, <a class="local col9 ref" href="#179IsClone" title='IsClone' data-ref="179IsClone">IsClone</a>, <a class="local col0 ref" href="#180IsCloned" title='IsCloned' data-ref="180IsCloned">IsCloned</a>, <span class='refarg'><a class="local col1 ref" href="#181VRBaseMap" title='VRBaseMap' data-ref="181VRBaseMap">VRBaseMap</a></span>);</td></tr>
<tr><th id="850">850</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="185After" title='After' data-type='MachineBasicBlock::iterator' data-ref="185After">After</dfn> = <a class="local col2 ref" href="#182GetPrevInsn" title='GetPrevInsn' data-ref="182GetPrevInsn">GetPrevInsn</a>(<a class="local col1 ref" href="#171Emitter" title='Emitter' data-ref="171Emitter">Emitter</a>.<a class="ref" href="InstrEmitter.h.html#_ZN4llvm12InstrEmitter12getInsertPosEv" title='llvm::InstrEmitter::getInsertPos' data-ref="_ZN4llvm12InstrEmitter12getInsertPosEv">getInsertPos</a>());</td></tr>
<tr><th id="851">851</th><td></td></tr>
<tr><th id="852">852</th><td>    <i>// If the iterator did not change, no instructions were inserted.</i></td></tr>
<tr><th id="853">853</th><td>    <b>if</b> (<a class="local col4 ref" href="#184Before" title='Before' data-ref="184Before">Before</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col5 ref" href="#185After" title='After' data-ref="185After">After</a>)</td></tr>
<tr><th id="854">854</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="855">855</th><td></td></tr>
<tr><th id="856">856</th><td>    <b>if</b> (<a class="local col4 ref" href="#184Before" title='Before' data-ref="184Before">Before</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::BB" title='llvm::ScheduleDAGSDNodes::BB' data-ref="llvm::ScheduleDAGSDNodes::BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>()) {</td></tr>
<tr><th id="857">857</th><td>      <i>// There were no prior instructions; the new ones must start at the</i></td></tr>
<tr><th id="858">858</th><td><i>      // beginning of the block.</i></td></tr>
<tr><th id="859">859</th><td>      <b>return</b> &amp;<a class="local col1 ref" href="#171Emitter" title='Emitter' data-ref="171Emitter">Emitter</a>.<a class="ref" href="InstrEmitter.h.html#_ZN4llvm12InstrEmitter8getBlockEv" title='llvm::InstrEmitter::getBlock' data-ref="_ZN4llvm12InstrEmitter8getBlockEv">getBlock</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock11instr_frontEv" title='llvm::MachineBasicBlock::instr_front' data-ref="_ZN4llvm17MachineBasicBlock11instr_frontEv">instr_front</a>();</td></tr>
<tr><th id="860">860</th><td>    } <b>else</b> {</td></tr>
<tr><th id="861">861</th><td>      <i>// Return first instruction after the pre-existing instructions.</i></td></tr>
<tr><th id="862">862</th><td>      <b>return</b> &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#184Before" title='Before' data-ref="184Before">Before</a>);</td></tr>
<tr><th id="863">863</th><td>    }</td></tr>
<tr><th id="864">864</th><td>  };</td></tr>
<tr><th id="865">865</th><td></td></tr>
<tr><th id="866">866</th><td>  <i>// If this is the first BB, emit byval parameter dbg_value's.</i></td></tr>
<tr><th id="867">867</th><td>  <b>if</b> (<a class="local col6 ref" href="#176HasDbg" title='HasDbg' data-ref="176HasDbg">HasDbg</a> &amp;&amp; <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::BB" title='llvm::ScheduleDAGSDNodes::BB' data-ref="llvm::ScheduleDAGSDNodes::BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction5beginEv" title='llvm::MachineFunction::begin' data-ref="_ZN4llvm15MachineFunction5beginEv">begin</a>() <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmeqERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">==</a> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator">iterator</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE7pointerE" title='llvm::ilist_iterator::ilist_iterator&lt;OptionsT, IsReverse, IsConst&gt;' data-ref="_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE7pointerE">(</a><a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::BB" title='llvm::ScheduleDAGSDNodes::BB' data-ref="llvm::ScheduleDAGSDNodes::BB">BB</a>)) {</td></tr>
<tr><th id="868">868</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SDDbgInfo" title='llvm::SDDbgInfo' data-ref="llvm::SDDbgInfo">SDDbgInfo</a>::<a class="typedef" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SDDbgInfo::DbgIterator" title='llvm::SDDbgInfo::DbgIterator' data-type='SmallVectorImpl&lt;SDDbgValue *&gt;::iterator' data-ref="llvm::SDDbgInfo::DbgIterator">DbgIterator</a> <dfn class="local col6 decl" id="186PDI" title='PDI' data-type='SDDbgInfo::DbgIterator' data-ref="186PDI">PDI</dfn> = <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::DAG" title='llvm::ScheduleDAGSDNodes::DAG' data-ref="llvm::ScheduleDAGSDNodes::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG17ByvalParmDbgBeginEv" title='llvm::SelectionDAG::ByvalParmDbgBegin' data-ref="_ZNK4llvm12SelectionDAG17ByvalParmDbgBeginEv">ByvalParmDbgBegin</a>();</td></tr>
<tr><th id="869">869</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SDDbgInfo" title='llvm::SDDbgInfo' data-ref="llvm::SDDbgInfo">SDDbgInfo</a>::<a class="typedef" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SDDbgInfo::DbgIterator" title='llvm::SDDbgInfo::DbgIterator' data-type='SmallVectorImpl&lt;SDDbgValue *&gt;::iterator' data-ref="llvm::SDDbgInfo::DbgIterator">DbgIterator</a> <dfn class="local col7 decl" id="187PDE" title='PDE' data-type='SDDbgInfo::DbgIterator' data-ref="187PDE">PDE</dfn> = <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::DAG" title='llvm::ScheduleDAGSDNodes::DAG' data-ref="llvm::ScheduleDAGSDNodes::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG15ByvalParmDbgEndEv" title='llvm::SelectionDAG::ByvalParmDbgEnd' data-ref="_ZNK4llvm12SelectionDAG15ByvalParmDbgEndEv">ByvalParmDbgEnd</a>();</td></tr>
<tr><th id="870">870</th><td>    <b>for</b> (; <a class="local col6 ref" href="#186PDI" title='PDI' data-ref="186PDI">PDI</a> != <a class="local col7 ref" href="#187PDE" title='PDE' data-ref="187PDE">PDE</a>; ++<a class="local col6 ref" href="#186PDI" title='PDI' data-ref="186PDI">PDI</a>) {</td></tr>
<tr><th id="871">871</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="188DbgMI" title='DbgMI' data-type='llvm::MachineInstr *' data-ref="188DbgMI">DbgMI</dfn>= <a class="local col1 ref" href="#171Emitter" title='Emitter' data-ref="171Emitter">Emitter</a>.<a class="ref" href="InstrEmitter.h.html#_ZN4llvm12InstrEmitter12EmitDbgValueEPNS_10SDDbgValueERNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEE" title='llvm::InstrEmitter::EmitDbgValue' data-ref="_ZN4llvm12InstrEmitter12EmitDbgValueEPNS_10SDDbgValueERNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEE">EmitDbgValue</a>(*<a class="local col6 ref" href="#186PDI" title='PDI' data-ref="186PDI">PDI</a>, <span class='refarg'><a class="local col2 ref" href="#172VRBaseMap" title='VRBaseMap' data-ref="172VRBaseMap">VRBaseMap</a></span>);</td></tr>
<tr><th id="872">872</th><td>      <b>if</b> (<a class="local col8 ref" href="#188DbgMI" title='DbgMI' data-ref="188DbgMI">DbgMI</a>) {</td></tr>
<tr><th id="873">873</th><td>        <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::BB" title='llvm::ScheduleDAGSDNodes::BB' data-ref="llvm::ScheduleDAGSDNodes::BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#170InsertPos" title='InsertPos' data-ref="170InsertPos">InsertPos</a>, <a class="local col8 ref" href="#188DbgMI" title='DbgMI' data-ref="188DbgMI">DbgMI</a>);</td></tr>
<tr><th id="874">874</th><td>        <i>// We re-emit the dbg_value closer to its use, too, after instructions</i></td></tr>
<tr><th id="875">875</th><td><i>        // are emitted to the BB.</i></td></tr>
<tr><th id="876">876</th><td>        (*<a class="local col6 ref" href="#186PDI" title='PDI' data-ref="186PDI">PDI</a>)-&gt;<a class="ref" href="SDNodeDbgValue.h.html#_ZN4llvm10SDDbgValue14clearIsEmittedEv" title='llvm::SDDbgValue::clearIsEmitted' data-ref="_ZN4llvm10SDDbgValue14clearIsEmittedEv">clearIsEmitted</a>();</td></tr>
<tr><th id="877">877</th><td>      }</td></tr>
<tr><th id="878">878</th><td>    }</td></tr>
<tr><th id="879">879</th><td>  }</td></tr>
<tr><th id="880">880</th><td></td></tr>
<tr><th id="881">881</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="189i" title='i' data-type='unsigned int' data-ref="189i">i</dfn> = <var>0</var>, <dfn class="local col0 decl" id="190e" title='e' data-type='unsigned int' data-ref="190e">e</dfn> = <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::Sequence" title='llvm::ScheduleDAGSDNodes::Sequence' data-ref="llvm::ScheduleDAGSDNodes::Sequence">Sequence</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col9 ref" href="#189i" title='i' data-ref="189i">i</a> != <a class="local col0 ref" href="#190e" title='e' data-ref="190e">e</a>; <a class="local col9 ref" href="#189i" title='i' data-ref="189i">i</a>++) {</td></tr>
<tr><th id="882">882</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="191SU" title='SU' data-type='llvm::SUnit *' data-ref="191SU">SU</dfn> = <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::Sequence" title='llvm::ScheduleDAGSDNodes::Sequence' data-ref="llvm::ScheduleDAGSDNodes::Sequence">Sequence</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col9 ref" href="#189i" title='i' data-ref="189i">i</a>]</a>;</td></tr>
<tr><th id="883">883</th><td>    <b>if</b> (!<a class="local col1 ref" href="#191SU" title='SU' data-ref="191SU">SU</a>) {</td></tr>
<tr><th id="884">884</th><td>      <i>// Null SUnit* is a noop.</i></td></tr>
<tr><th id="885">885</th><td>      <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo10insertNoopERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::TargetInstrInfo::insertNoop' data-ref="_ZNK4llvm15TargetInstrInfo10insertNoopERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">insertNoop</a>(<span class='refarg'>*<a class="local col1 ref" href="#171Emitter" title='Emitter' data-ref="171Emitter">Emitter</a>.<a class="ref" href="InstrEmitter.h.html#_ZN4llvm12InstrEmitter8getBlockEv" title='llvm::InstrEmitter::getBlock' data-ref="_ZN4llvm12InstrEmitter8getBlockEv">getBlock</a>()</span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#170InsertPos" title='InsertPos' data-ref="170InsertPos">InsertPos</a>);</td></tr>
<tr><th id="886">886</th><td>      <b>continue</b>;</td></tr>
<tr><th id="887">887</th><td>    }</td></tr>
<tr><th id="888">888</th><td></td></tr>
<tr><th id="889">889</th><td>    <i>// For pre-regalloc scheduling, create instructions corresponding to the</i></td></tr>
<tr><th id="890">890</th><td><i>    // SDNode and any glued SDNodes and append them to the block.</i></td></tr>
<tr><th id="891">891</th><td>    <b>if</b> (!<a class="local col1 ref" href="#191SU" title='SU' data-ref="191SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>()) {</td></tr>
<tr><th id="892">892</th><td>      <i>// Emit a copy.</i></td></tr>
<tr><th id="893">893</th><td>      <a class="member" href="#_ZN4llvm18ScheduleDAGSDNodes15EmitPhysRegCopyEPNS_5SUnitERNS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEENS_26MachineInstrBu6779371" title='llvm::ScheduleDAGSDNodes::EmitPhysRegCopy' data-ref="_ZN4llvm18ScheduleDAGSDNodes15EmitPhysRegCopyEPNS_5SUnitERNS_8DenseMapIS2_jNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEEEENS_26MachineInstrBu6779371">EmitPhysRegCopy</a>(<a class="local col1 ref" href="#191SU" title='SU' data-ref="191SU">SU</a>, <span class='refarg'><a class="local col3 ref" href="#173CopyVRBaseMap" title='CopyVRBaseMap' data-ref="173CopyVRBaseMap">CopyVRBaseMap</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#170InsertPos" title='InsertPos' data-ref="170InsertPos">InsertPos</a>);</td></tr>
<tr><th id="894">894</th><td>      <b>continue</b>;</td></tr>
<tr><th id="895">895</th><td>    }</td></tr>
<tr><th id="896">896</th><td></td></tr>
<tr><th id="897">897</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col2 decl" id="192GluedNodes" title='GluedNodes' data-type='SmallVector&lt;llvm::SDNode *, 4&gt;' data-ref="192GluedNodes">GluedNodes</dfn>;</td></tr>
<tr><th id="898">898</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col3 decl" id="193N" title='N' data-type='llvm::SDNode *' data-ref="193N">N</dfn> = <a class="local col1 ref" href="#191SU" title='SU' data-ref="191SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getGluedNodeEv" title='llvm::SDNode::getGluedNode' data-ref="_ZNK4llvm6SDNode12getGluedNodeEv">getGluedNode</a>(); <a class="local col3 ref" href="#193N" title='N' data-ref="193N">N</a>; <a class="local col3 ref" href="#193N" title='N' data-ref="193N">N</a> = <a class="local col3 ref" href="#193N" title='N' data-ref="193N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getGluedNodeEv" title='llvm::SDNode::getGluedNode' data-ref="_ZNK4llvm6SDNode12getGluedNodeEv">getGluedNode</a>())</td></tr>
<tr><th id="899">899</th><td>      <a class="local col2 ref" href="#192GluedNodes" title='GluedNodes' data-ref="192GluedNodes">GluedNodes</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col3 ref" href="#193N" title='N' data-ref="193N">N</a>);</td></tr>
<tr><th id="900">900</th><td>    <b>while</b> (!<a class="local col2 ref" href="#192GluedNodes" title='GluedNodes' data-ref="192GluedNodes">GluedNodes</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="901">901</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col4 decl" id="194N" title='N' data-type='llvm::SDNode *' data-ref="194N">N</dfn> = <a class="local col2 ref" href="#192GluedNodes" title='GluedNodes' data-ref="192GluedNodes">GluedNodes</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4backEv" title='llvm::SmallVectorTemplateCommon::back' data-ref="_ZN4llvm25SmallVectorTemplateCommon4backEv">back</a>();</td></tr>
<tr><th id="902">902</th><td>      <em>auto</em> <dfn class="local col5 decl" id="195NewInsn" title='NewInsn' data-type='llvm::MachineInstr *' data-ref="195NewInsn">NewInsn</dfn> = <a class="local col7 ref" href="#177EmitNode" title='EmitNode' data-ref="177EmitNode">EmitNode</a>(<a class="local col4 ref" href="#194N" title='N' data-ref="194N">N</a>, <a class="local col1 ref" href="#191SU" title='SU' data-ref="191SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::OrigNode" title='llvm::SUnit::OrigNode' data-ref="llvm::SUnit::OrigNode">OrigNode</a> != <a class="local col1 ref" href="#191SU" title='SU' data-ref="191SU">SU</a>, <a class="local col1 ref" href="#191SU" title='SU' data-ref="191SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isCloned" title='llvm::SUnit::isCloned' data-ref="llvm::SUnit::isCloned">isCloned</a>, <a class="local col2 ref" href="#172VRBaseMap" title='VRBaseMap' data-ref="172VRBaseMap">VRBaseMap</a>);</td></tr>
<tr><th id="903">903</th><td>      <i>// Remember the source order of the inserted instruction.</i></td></tr>
<tr><th id="904">904</th><td>      <b>if</b> (<a class="local col6 ref" href="#176HasDbg" title='HasDbg' data-ref="176HasDbg">HasDbg</a>)</td></tr>
<tr><th id="905">905</th><td>        <a class="tu ref" href="#_ZL17ProcessSourceNodePN4llvm6SDNodeEPNS_12SelectionDAGERNS_12InstrEmitterERNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS7_EENS_6detail12DenseMapPairI16348630" title='ProcessSourceNode' data-use='c' data-ref="_ZL17ProcessSourceNodePN4llvm6SDNodeEPNS_12SelectionDAGERNS_12InstrEmitterERNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS7_EENS_6detail12DenseMapPairI16348630">ProcessSourceNode</a>(<a class="local col4 ref" href="#194N" title='N' data-ref="194N">N</a>, <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::DAG" title='llvm::ScheduleDAGSDNodes::DAG' data-ref="llvm::ScheduleDAGSDNodes::DAG">DAG</a>, <span class='refarg'><a class="local col1 ref" href="#171Emitter" title='Emitter' data-ref="171Emitter">Emitter</a></span>, <span class='refarg'><a class="local col2 ref" href="#172VRBaseMap" title='VRBaseMap' data-ref="172VRBaseMap">VRBaseMap</a></span>, <span class='refarg'><a class="local col4 ref" href="#174Orders" title='Orders' data-ref="174Orders">Orders</a></span>, <span class='refarg'><a class="local col5 ref" href="#175Seen" title='Seen' data-ref="175Seen">Seen</a></span>, <a class="local col5 ref" href="#195NewInsn" title='NewInsn' data-ref="195NewInsn">NewInsn</a>);</td></tr>
<tr><th id="906">906</th><td>      <a class="local col2 ref" href="#192GluedNodes" title='GluedNodes' data-ref="192GluedNodes">GluedNodes</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::pop_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv">pop_back</a>();</td></tr>
<tr><th id="907">907</th><td>    }</td></tr>
<tr><th id="908">908</th><td>    <em>auto</em> <dfn class="local col6 decl" id="196NewInsn" title='NewInsn' data-type='llvm::MachineInstr *' data-ref="196NewInsn">NewInsn</dfn> =</td></tr>
<tr><th id="909">909</th><td>        <a class="local col7 ref" href="#177EmitNode" title='EmitNode' data-ref="177EmitNode">EmitNode</a>(<a class="local col1 ref" href="#191SU" title='SU' data-ref="191SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>(), <a class="local col1 ref" href="#191SU" title='SU' data-ref="191SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::OrigNode" title='llvm::SUnit::OrigNode' data-ref="llvm::SUnit::OrigNode">OrigNode</a> != <a class="local col1 ref" href="#191SU" title='SU' data-ref="191SU">SU</a>, <a class="local col1 ref" href="#191SU" title='SU' data-ref="191SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isCloned" title='llvm::SUnit::isCloned' data-ref="llvm::SUnit::isCloned">isCloned</a>, <a class="local col2 ref" href="#172VRBaseMap" title='VRBaseMap' data-ref="172VRBaseMap">VRBaseMap</a>);</td></tr>
<tr><th id="910">910</th><td>    <i>// Remember the source order of the inserted instruction.</i></td></tr>
<tr><th id="911">911</th><td>    <b>if</b> (<a class="local col6 ref" href="#176HasDbg" title='HasDbg' data-ref="176HasDbg">HasDbg</a>)</td></tr>
<tr><th id="912">912</th><td>      <a class="tu ref" href="#_ZL17ProcessSourceNodePN4llvm6SDNodeEPNS_12SelectionDAGERNS_12InstrEmitterERNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS7_EENS_6detail12DenseMapPairI16348630" title='ProcessSourceNode' data-use='c' data-ref="_ZL17ProcessSourceNodePN4llvm6SDNodeEPNS_12SelectionDAGERNS_12InstrEmitterERNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS7_EENS_6detail12DenseMapPairI16348630">ProcessSourceNode</a>(<a class="local col1 ref" href="#191SU" title='SU' data-ref="191SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>(), <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::DAG" title='llvm::ScheduleDAGSDNodes::DAG' data-ref="llvm::ScheduleDAGSDNodes::DAG">DAG</a>, <span class='refarg'><a class="local col1 ref" href="#171Emitter" title='Emitter' data-ref="171Emitter">Emitter</a></span>, <span class='refarg'><a class="local col2 ref" href="#172VRBaseMap" title='VRBaseMap' data-ref="172VRBaseMap">VRBaseMap</a></span>, <span class='refarg'><a class="local col4 ref" href="#174Orders" title='Orders' data-ref="174Orders">Orders</a></span>, <span class='refarg'><a class="local col5 ref" href="#175Seen" title='Seen' data-ref="175Seen">Seen</a></span>,</td></tr>
<tr><th id="913">913</th><td>                        <a class="local col6 ref" href="#196NewInsn" title='NewInsn' data-ref="196NewInsn">NewInsn</a>);</td></tr>
<tr><th id="914">914</th><td>  }</td></tr>
<tr><th id="915">915</th><td></td></tr>
<tr><th id="916">916</th><td>  <i>// Insert all the dbg_values which have not already been inserted in source</i></td></tr>
<tr><th id="917">917</th><td><i>  // order sequence.</i></td></tr>
<tr><th id="918">918</th><td>  <b>if</b> (<a class="local col6 ref" href="#176HasDbg" title='HasDbg' data-ref="176HasDbg">HasDbg</a>) {</td></tr>
<tr><th id="919">919</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="197BBBegin" title='BBBegin' data-type='MachineBasicBlock::iterator' data-ref="197BBBegin">BBBegin</dfn> = <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::BB" title='llvm::ScheduleDAGSDNodes::BB' data-ref="llvm::ScheduleDAGSDNodes::BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv" title='llvm::MachineBasicBlock::getFirstNonPHI' data-ref="_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv">getFirstNonPHI</a>();</td></tr>
<tr><th id="920">920</th><td></td></tr>
<tr><th id="921">921</th><td>    <i>// Sort the source order instructions and use the order to insert debug</i></td></tr>
<tr><th id="922">922</th><td><i>    // values. Use stable_sort so that DBG_VALUEs are inserted in the same order</i></td></tr>
<tr><th id="923">923</th><td><i>    // regardless of the host's implementation fo std::sort.</i></td></tr>
<tr><th id="924">924</th><td>    <span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm11stable_sortEOT_T0_" title='llvm::stable_sort' data-ref="_ZN4llvm11stable_sortEOT_T0_">stable_sort</a>(<span class='refarg'><a class="local col4 ref" href="#174Orders" title='Orders' data-ref="174Orders">Orders</a></span>, <a class="type" href="../../../include/llvm/ADT/STLExtras.h.html#llvm::less_first" title='llvm::less_first' data-ref="llvm::less_first">less_first</a><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#959" title='llvm::less_first::less_first' data-ref="_ZN4llvm10less_firstC1Ev">(</a>));</td></tr>
<tr><th id="925">925</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_algo.h.html#_ZSt11stable_sortT_S_T0_" title='std::stable_sort' data-ref="_ZSt11stable_sortT_S_T0_">stable_sort</a>(<a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::DAG" title='llvm::ScheduleDAGSDNodes::DAG' data-ref="llvm::ScheduleDAGSDNodes::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG8DbgBeginEv" title='llvm::SelectionDAG::DbgBegin' data-ref="_ZNK4llvm12SelectionDAG8DbgBeginEv">DbgBegin</a>(), <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::DAG" title='llvm::ScheduleDAGSDNodes::DAG' data-ref="llvm::ScheduleDAGSDNodes::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG6DbgEndEv" title='llvm::SelectionDAG::DbgEnd' data-ref="_ZNK4llvm12SelectionDAG6DbgEndEv">DbgEnd</a>(),</td></tr>
<tr><th id="926">926</th><td>                     [](<em>const</em> <a class="type" href="SDNodeDbgValue.h.html#llvm::SDDbgValue" title='llvm::SDDbgValue' data-ref="llvm::SDDbgValue">SDDbgValue</a> *<dfn class="local col8 decl" id="198LHS" title='LHS' data-type='const llvm::SDDbgValue *' data-ref="198LHS">LHS</dfn>, <em>const</em> <a class="type" href="SDNodeDbgValue.h.html#llvm::SDDbgValue" title='llvm::SDDbgValue' data-ref="llvm::SDDbgValue">SDDbgValue</a> *<dfn class="local col9 decl" id="199RHS" title='RHS' data-type='const llvm::SDDbgValue *' data-ref="199RHS">RHS</dfn>) {</td></tr>
<tr><th id="927">927</th><td>                       <b>return</b> <a class="local col8 ref" href="#198LHS" title='LHS' data-ref="198LHS">LHS</a>-&gt;<a class="ref" href="SDNodeDbgValue.h.html#_ZNK4llvm10SDDbgValue8getOrderEv" title='llvm::SDDbgValue::getOrder' data-ref="_ZNK4llvm10SDDbgValue8getOrderEv">getOrder</a>() &lt; <a class="local col9 ref" href="#199RHS" title='RHS' data-ref="199RHS">RHS</a>-&gt;<a class="ref" href="SDNodeDbgValue.h.html#_ZNK4llvm10SDDbgValue8getOrderEv" title='llvm::SDDbgValue::getOrder' data-ref="_ZNK4llvm10SDDbgValue8getOrderEv">getOrder</a>();</td></tr>
<tr><th id="928">928</th><td>                     });</td></tr>
<tr><th id="929">929</th><td></td></tr>
<tr><th id="930">930</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SDDbgInfo" title='llvm::SDDbgInfo' data-ref="llvm::SDDbgInfo">SDDbgInfo</a>::<a class="typedef" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SDDbgInfo::DbgIterator" title='llvm::SDDbgInfo::DbgIterator' data-type='SmallVectorImpl&lt;SDDbgValue *&gt;::iterator' data-ref="llvm::SDDbgInfo::DbgIterator">DbgIterator</a> <dfn class="local col0 decl" id="200DI" title='DI' data-type='SDDbgInfo::DbgIterator' data-ref="200DI">DI</dfn> = <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::DAG" title='llvm::ScheduleDAGSDNodes::DAG' data-ref="llvm::ScheduleDAGSDNodes::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG8DbgBeginEv" title='llvm::SelectionDAG::DbgBegin' data-ref="_ZNK4llvm12SelectionDAG8DbgBeginEv">DbgBegin</a>();</td></tr>
<tr><th id="931">931</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SDDbgInfo" title='llvm::SDDbgInfo' data-ref="llvm::SDDbgInfo">SDDbgInfo</a>::<a class="typedef" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SDDbgInfo::DbgIterator" title='llvm::SDDbgInfo::DbgIterator' data-type='SmallVectorImpl&lt;SDDbgValue *&gt;::iterator' data-ref="llvm::SDDbgInfo::DbgIterator">DbgIterator</a> <dfn class="local col1 decl" id="201DE" title='DE' data-type='SDDbgInfo::DbgIterator' data-ref="201DE">DE</dfn> = <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::DAG" title='llvm::ScheduleDAGSDNodes::DAG' data-ref="llvm::ScheduleDAGSDNodes::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG6DbgEndEv" title='llvm::SelectionDAG::DbgEnd' data-ref="_ZNK4llvm12SelectionDAG6DbgEndEv">DbgEnd</a>();</td></tr>
<tr><th id="932">932</th><td>    <i>// Now emit the rest according to source order.</i></td></tr>
<tr><th id="933">933</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="202LastOrder" title='LastOrder' data-type='unsigned int' data-ref="202LastOrder">LastOrder</dfn> = <var>0</var>;</td></tr>
<tr><th id="934">934</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="203i" title='i' data-type='unsigned int' data-ref="203i">i</dfn> = <var>0</var>, <dfn class="local col4 decl" id="204e" title='e' data-type='unsigned int' data-ref="204e">e</dfn> = <a class="local col4 ref" href="#174Orders" title='Orders' data-ref="174Orders">Orders</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col3 ref" href="#203i" title='i' data-ref="203i">i</a> != <a class="local col4 ref" href="#204e" title='e' data-ref="204e">e</a> &amp;&amp; <a class="local col0 ref" href="#200DI" title='DI' data-ref="200DI">DI</a> != <a class="local col1 ref" href="#201DE" title='DE' data-ref="201DE">DE</a>; ++<a class="local col3 ref" href="#203i" title='i' data-ref="203i">i</a>) {</td></tr>
<tr><th id="935">935</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="205Order" title='Order' data-type='unsigned int' data-ref="205Order">Order</dfn> = <a class="local col4 ref" href="#174Orders" title='Orders' data-ref="174Orders">Orders</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col3 ref" href="#203i" title='i' data-ref="203i">i</a>]</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, llvm::MachineInstr *&gt;::first' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="936">936</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="206MI" title='MI' data-type='llvm::MachineInstr *' data-ref="206MI">MI</dfn> = <a class="local col4 ref" href="#174Orders" title='Orders' data-ref="174Orders">Orders</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col3 ref" href="#203i" title='i' data-ref="203i">i</a>]</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, llvm::MachineInstr *&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="937">937</th><td>      <i>// Insert all SDDbgValue's whose order(s) are before "Order".</i></td></tr>
<tr><th id="938">938</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI) ? void (0) : __assert_fail (&quot;MI&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp&quot;, 938, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#206MI" title='MI' data-ref="206MI">MI</a>);</td></tr>
<tr><th id="939">939</th><td>      <b>for</b> (; <a class="local col0 ref" href="#200DI" title='DI' data-ref="200DI">DI</a> != <a class="local col1 ref" href="#201DE" title='DE' data-ref="201DE">DE</a>; ++<a class="local col0 ref" href="#200DI" title='DI' data-ref="200DI">DI</a>) {</td></tr>
<tr><th id="940">940</th><td>        <b>if</b> ((*<a class="local col0 ref" href="#200DI" title='DI' data-ref="200DI">DI</a>)-&gt;<a class="ref" href="SDNodeDbgValue.h.html#_ZNK4llvm10SDDbgValue8getOrderEv" title='llvm::SDDbgValue::getOrder' data-ref="_ZNK4llvm10SDDbgValue8getOrderEv">getOrder</a>() &lt; <a class="local col2 ref" href="#202LastOrder" title='LastOrder' data-ref="202LastOrder">LastOrder</a> || (*<a class="local col0 ref" href="#200DI" title='DI' data-ref="200DI">DI</a>)-&gt;<a class="ref" href="SDNodeDbgValue.h.html#_ZNK4llvm10SDDbgValue8getOrderEv" title='llvm::SDDbgValue::getOrder' data-ref="_ZNK4llvm10SDDbgValue8getOrderEv">getOrder</a>() &gt;= <a class="local col5 ref" href="#205Order" title='Order' data-ref="205Order">Order</a>)</td></tr>
<tr><th id="941">941</th><td>          <b>break</b>;</td></tr>
<tr><th id="942">942</th><td>        <b>if</b> ((*<a class="local col0 ref" href="#200DI" title='DI' data-ref="200DI">DI</a>)-&gt;<a class="ref" href="SDNodeDbgValue.h.html#_ZNK4llvm10SDDbgValue9isEmittedEv" title='llvm::SDDbgValue::isEmitted' data-ref="_ZNK4llvm10SDDbgValue9isEmittedEv">isEmitted</a>())</td></tr>
<tr><th id="943">943</th><td>          <b>continue</b>;</td></tr>
<tr><th id="944">944</th><td></td></tr>
<tr><th id="945">945</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="207DbgMI" title='DbgMI' data-type='llvm::MachineInstr *' data-ref="207DbgMI">DbgMI</dfn> = <a class="local col1 ref" href="#171Emitter" title='Emitter' data-ref="171Emitter">Emitter</a>.<a class="ref" href="InstrEmitter.h.html#_ZN4llvm12InstrEmitter12EmitDbgValueEPNS_10SDDbgValueERNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEE" title='llvm::InstrEmitter::EmitDbgValue' data-ref="_ZN4llvm12InstrEmitter12EmitDbgValueEPNS_10SDDbgValueERNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEE">EmitDbgValue</a>(*<a class="local col0 ref" href="#200DI" title='DI' data-ref="200DI">DI</a>, <span class='refarg'><a class="local col2 ref" href="#172VRBaseMap" title='VRBaseMap' data-ref="172VRBaseMap">VRBaseMap</a></span>);</td></tr>
<tr><th id="946">946</th><td>        <b>if</b> (<a class="local col7 ref" href="#207DbgMI" title='DbgMI' data-ref="207DbgMI">DbgMI</a>) {</td></tr>
<tr><th id="947">947</th><td>          <b>if</b> (!<a class="local col2 ref" href="#202LastOrder" title='LastOrder' data-ref="202LastOrder">LastOrder</a>)</td></tr>
<tr><th id="948">948</th><td>            <i>// Insert to start of the BB (after PHIs).</i></td></tr>
<tr><th id="949">949</th><td>            <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::BB" title='llvm::ScheduleDAGSDNodes::BB' data-ref="llvm::ScheduleDAGSDNodes::BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#197BBBegin" title='BBBegin' data-ref="197BBBegin">BBBegin</a>, <a class="local col7 ref" href="#207DbgMI" title='DbgMI' data-ref="207DbgMI">DbgMI</a>);</td></tr>
<tr><th id="950">950</th><td>          <b>else</b> {</td></tr>
<tr><th id="951">951</th><td>            <i>// Insert at the instruction, which may be in a different</i></td></tr>
<tr><th id="952">952</th><td><i>            // block, if the block was split by a custom inserter.</i></td></tr>
<tr><th id="953">953</th><td>            <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="208Pos" title='Pos' data-type='MachineBasicBlock::iterator' data-ref="208Pos">Pos</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col6 ref" href="#206MI" title='MI' data-ref="206MI">MI</a>;</td></tr>
<tr><th id="954">954</th><td>            <a class="local col6 ref" href="#206MI" title='MI' data-ref="206MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#208Pos" title='Pos' data-ref="208Pos">Pos</a>, <a class="local col7 ref" href="#207DbgMI" title='DbgMI' data-ref="207DbgMI">DbgMI</a>);</td></tr>
<tr><th id="955">955</th><td>          }</td></tr>
<tr><th id="956">956</th><td>        }</td></tr>
<tr><th id="957">957</th><td>      }</td></tr>
<tr><th id="958">958</th><td>      <a class="local col2 ref" href="#202LastOrder" title='LastOrder' data-ref="202LastOrder">LastOrder</a> = <a class="local col5 ref" href="#205Order" title='Order' data-ref="205Order">Order</a>;</td></tr>
<tr><th id="959">959</th><td>    }</td></tr>
<tr><th id="960">960</th><td>    <i>// Add trailing DbgValue's before the terminator. FIXME: May want to add</i></td></tr>
<tr><th id="961">961</th><td><i>    // some of them before one or more conditional branches?</i></td></tr>
<tr><th id="962">962</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*, <var>8</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col9 decl" id="209DbgMIs" title='DbgMIs' data-type='SmallVector&lt;llvm::MachineInstr *, 8&gt;' data-ref="209DbgMIs">DbgMIs</dfn>;</td></tr>
<tr><th id="963">963</th><td>    <b>for</b> (; <a class="local col0 ref" href="#200DI" title='DI' data-ref="200DI">DI</a> != <a class="local col1 ref" href="#201DE" title='DE' data-ref="201DE">DE</a>; ++<a class="local col0 ref" href="#200DI" title='DI' data-ref="200DI">DI</a>) {</td></tr>
<tr><th id="964">964</th><td>      <b>if</b> ((*<a class="local col0 ref" href="#200DI" title='DI' data-ref="200DI">DI</a>)-&gt;<a class="ref" href="SDNodeDbgValue.h.html#_ZNK4llvm10SDDbgValue9isEmittedEv" title='llvm::SDDbgValue::isEmitted' data-ref="_ZNK4llvm10SDDbgValue9isEmittedEv">isEmitted</a>())</td></tr>
<tr><th id="965">965</th><td>        <b>continue</b>;</td></tr>
<tr><th id="966">966</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((*DI)-&gt;getOrder() &gt;= LastOrder &amp;&amp; &quot;emitting DBG_VALUE out of order&quot;) ? void (0) : __assert_fail (&quot;(*DI)-&gt;getOrder() &gt;= LastOrder &amp;&amp; \&quot;emitting DBG_VALUE out of order\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp&quot;, 967, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((*<a class="local col0 ref" href="#200DI" title='DI' data-ref="200DI">DI</a>)-&gt;<a class="ref" href="SDNodeDbgValue.h.html#_ZNK4llvm10SDDbgValue8getOrderEv" title='llvm::SDDbgValue::getOrder' data-ref="_ZNK4llvm10SDDbgValue8getOrderEv">getOrder</a>() &gt;= <a class="local col2 ref" href="#202LastOrder" title='LastOrder' data-ref="202LastOrder">LastOrder</a> &amp;&amp;</td></tr>
<tr><th id="967">967</th><td>             <q>"emitting DBG_VALUE out of order"</q>);</td></tr>
<tr><th id="968">968</th><td>      <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="210DbgMI" title='DbgMI' data-type='llvm::MachineInstr *' data-ref="210DbgMI"><a class="local col0 ref" href="#210DbgMI" title='DbgMI' data-ref="210DbgMI">DbgMI</a></dfn> = <a class="local col1 ref" href="#171Emitter" title='Emitter' data-ref="171Emitter">Emitter</a>.<a class="ref" href="InstrEmitter.h.html#_ZN4llvm12InstrEmitter12EmitDbgValueEPNS_10SDDbgValueERNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEE" title='llvm::InstrEmitter::EmitDbgValue' data-ref="_ZN4llvm12InstrEmitter12EmitDbgValueEPNS_10SDDbgValueERNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEE">EmitDbgValue</a>(*<a class="local col0 ref" href="#200DI" title='DI' data-ref="200DI">DI</a>, <span class='refarg'><a class="local col2 ref" href="#172VRBaseMap" title='VRBaseMap' data-ref="172VRBaseMap">VRBaseMap</a></span>))</td></tr>
<tr><th id="969">969</th><td>        <a class="local col9 ref" href="#209DbgMIs" title='DbgMIs' data-ref="209DbgMIs">DbgMIs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col0 ref" href="#210DbgMI" title='DbgMI' data-ref="210DbgMI">DbgMI</a>);</td></tr>
<tr><th id="970">970</th><td>    }</td></tr>
<tr><th id="971">971</th><td></td></tr>
<tr><th id="972">972</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="211InsertBB" title='InsertBB' data-type='llvm::MachineBasicBlock *' data-ref="211InsertBB">InsertBB</dfn> = <a class="local col1 ref" href="#171Emitter" title='Emitter' data-ref="171Emitter">Emitter</a>.<a class="ref" href="InstrEmitter.h.html#_ZN4llvm12InstrEmitter8getBlockEv" title='llvm::InstrEmitter::getBlock' data-ref="_ZN4llvm12InstrEmitter8getBlockEv">getBlock</a>();</td></tr>
<tr><th id="973">973</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="212Pos" title='Pos' data-type='MachineBasicBlock::iterator' data-ref="212Pos">Pos</dfn> = <a class="local col1 ref" href="#211InsertBB" title='InsertBB' data-ref="211InsertBB">InsertBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>();</td></tr>
<tr><th id="974">974</th><td>    <a class="local col1 ref" href="#211InsertBB" title='InsertBB' data-ref="211InsertBB">InsertBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEET_S4_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEET_S4_">insert</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#212Pos" title='Pos' data-ref="212Pos">Pos</a>, <a class="local col9 ref" href="#209DbgMIs" title='DbgMIs' data-ref="209DbgMIs">DbgMIs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(), <a class="local col9 ref" href="#209DbgMIs" title='DbgMIs' data-ref="209DbgMIs">DbgMIs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>());</td></tr>
<tr><th id="975">975</th><td></td></tr>
<tr><th id="976">976</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SDDbgInfo" title='llvm::SDDbgInfo' data-ref="llvm::SDDbgInfo">SDDbgInfo</a>::<a class="typedef" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SDDbgInfo::DbgLabelIterator" title='llvm::SDDbgInfo::DbgLabelIterator' data-type='SmallVectorImpl&lt;SDDbgLabel *&gt;::iterator' data-ref="llvm::SDDbgInfo::DbgLabelIterator">DbgLabelIterator</a> <dfn class="local col3 decl" id="213DLI" title='DLI' data-type='SDDbgInfo::DbgLabelIterator' data-ref="213DLI">DLI</dfn> = <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::DAG" title='llvm::ScheduleDAGSDNodes::DAG' data-ref="llvm::ScheduleDAGSDNodes::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG13DbgLabelBeginEv" title='llvm::SelectionDAG::DbgLabelBegin' data-ref="_ZNK4llvm12SelectionDAG13DbgLabelBeginEv">DbgLabelBegin</a>();</td></tr>
<tr><th id="977">977</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SDDbgInfo" title='llvm::SDDbgInfo' data-ref="llvm::SDDbgInfo">SDDbgInfo</a>::<a class="typedef" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SDDbgInfo::DbgLabelIterator" title='llvm::SDDbgInfo::DbgLabelIterator' data-type='SmallVectorImpl&lt;SDDbgLabel *&gt;::iterator' data-ref="llvm::SDDbgInfo::DbgLabelIterator">DbgLabelIterator</a> <dfn class="local col4 decl" id="214DLE" title='DLE' data-type='SDDbgInfo::DbgLabelIterator' data-ref="214DLE">DLE</dfn> = <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::DAG" title='llvm::ScheduleDAGSDNodes::DAG' data-ref="llvm::ScheduleDAGSDNodes::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG11DbgLabelEndEv" title='llvm::SelectionDAG::DbgLabelEnd' data-ref="_ZNK4llvm12SelectionDAG11DbgLabelEndEv">DbgLabelEnd</a>();</td></tr>
<tr><th id="978">978</th><td>    <i>// Now emit the rest according to source order.</i></td></tr>
<tr><th id="979">979</th><td>    <a class="local col2 ref" href="#202LastOrder" title='LastOrder' data-ref="202LastOrder">LastOrder</a> = <var>0</var>;</td></tr>
<tr><th id="980">980</th><td>    <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col5 decl" id="215InstrOrder" title='InstrOrder' data-type='const std::pair&lt;unsigned int, llvm::MachineInstr *&gt; &amp;' data-ref="215InstrOrder">InstrOrder</dfn> : <a class="local col4 ref" href="#174Orders" title='Orders' data-ref="174Orders">Orders</a>) {</td></tr>
<tr><th id="981">981</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="216Order" title='Order' data-type='unsigned int' data-ref="216Order">Order</dfn> = <a class="local col5 ref" href="#215InstrOrder" title='InstrOrder' data-ref="215InstrOrder">InstrOrder</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, llvm::MachineInstr *&gt;::first' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="982">982</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="217MI" title='MI' data-type='llvm::MachineInstr *' data-ref="217MI">MI</dfn> = <a class="local col5 ref" href="#215InstrOrder" title='InstrOrder' data-ref="215InstrOrder">InstrOrder</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, llvm::MachineInstr *&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="983">983</th><td>      <b>if</b> (!<a class="local col7 ref" href="#217MI" title='MI' data-ref="217MI">MI</a>)</td></tr>
<tr><th id="984">984</th><td>        <b>continue</b>;</td></tr>
<tr><th id="985">985</th><td></td></tr>
<tr><th id="986">986</th><td>      <i>// Insert all SDDbgLabel's whose order(s) are before "Order".</i></td></tr>
<tr><th id="987">987</th><td>      <b>for</b> (; <a class="local col3 ref" href="#213DLI" title='DLI' data-ref="213DLI">DLI</a> != <a class="local col4 ref" href="#214DLE" title='DLE' data-ref="214DLE">DLE</a> &amp;&amp;</td></tr>
<tr><th id="988">988</th><td>             (*<a class="local col3 ref" href="#213DLI" title='DLI' data-ref="213DLI">DLI</a>)-&gt;<a class="ref" href="SDNodeDbgValue.h.html#_ZNK4llvm10SDDbgLabel8getOrderEv" title='llvm::SDDbgLabel::getOrder' data-ref="_ZNK4llvm10SDDbgLabel8getOrderEv">getOrder</a>() &gt;= <a class="local col2 ref" href="#202LastOrder" title='LastOrder' data-ref="202LastOrder">LastOrder</a> &amp;&amp; (*<a class="local col3 ref" href="#213DLI" title='DLI' data-ref="213DLI">DLI</a>)-&gt;<a class="ref" href="SDNodeDbgValue.h.html#_ZNK4llvm10SDDbgLabel8getOrderEv" title='llvm::SDDbgLabel::getOrder' data-ref="_ZNK4llvm10SDDbgLabel8getOrderEv">getOrder</a>() &lt; <a class="local col6 ref" href="#216Order" title='Order' data-ref="216Order">Order</a>;</td></tr>
<tr><th id="989">989</th><td>             ++<a class="local col3 ref" href="#213DLI" title='DLI' data-ref="213DLI">DLI</a>) {</td></tr>
<tr><th id="990">990</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="218DbgMI" title='DbgMI' data-type='llvm::MachineInstr *' data-ref="218DbgMI">DbgMI</dfn> = <a class="local col1 ref" href="#171Emitter" title='Emitter' data-ref="171Emitter">Emitter</a>.<a class="ref" href="InstrEmitter.h.html#_ZN4llvm12InstrEmitter12EmitDbgLabelEPNS_10SDDbgLabelE" title='llvm::InstrEmitter::EmitDbgLabel' data-ref="_ZN4llvm12InstrEmitter12EmitDbgLabelEPNS_10SDDbgLabelE">EmitDbgLabel</a>(*<a class="local col3 ref" href="#213DLI" title='DLI' data-ref="213DLI">DLI</a>);</td></tr>
<tr><th id="991">991</th><td>        <b>if</b> (<a class="local col8 ref" href="#218DbgMI" title='DbgMI' data-ref="218DbgMI">DbgMI</a>) {</td></tr>
<tr><th id="992">992</th><td>          <b>if</b> (!<a class="local col2 ref" href="#202LastOrder" title='LastOrder' data-ref="202LastOrder">LastOrder</a>)</td></tr>
<tr><th id="993">993</th><td>            <i>// Insert to start of the BB (after PHIs).</i></td></tr>
<tr><th id="994">994</th><td>            <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::BB" title='llvm::ScheduleDAGSDNodes::BB' data-ref="llvm::ScheduleDAGSDNodes::BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#197BBBegin" title='BBBegin' data-ref="197BBBegin">BBBegin</a>, <a class="local col8 ref" href="#218DbgMI" title='DbgMI' data-ref="218DbgMI">DbgMI</a>);</td></tr>
<tr><th id="995">995</th><td>          <b>else</b> {</td></tr>
<tr><th id="996">996</th><td>            <i>// Insert at the instruction, which may be in a different</i></td></tr>
<tr><th id="997">997</th><td><i>            // block, if the block was split by a custom inserter.</i></td></tr>
<tr><th id="998">998</th><td>            <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="219Pos" title='Pos' data-type='MachineBasicBlock::iterator' data-ref="219Pos">Pos</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col7 ref" href="#217MI" title='MI' data-ref="217MI">MI</a>;</td></tr>
<tr><th id="999">999</th><td>            <a class="local col7 ref" href="#217MI" title='MI' data-ref="217MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#219Pos" title='Pos' data-ref="219Pos">Pos</a>, <a class="local col8 ref" href="#218DbgMI" title='DbgMI' data-ref="218DbgMI">DbgMI</a>);</td></tr>
<tr><th id="1000">1000</th><td>          }</td></tr>
<tr><th id="1001">1001</th><td>        }</td></tr>
<tr><th id="1002">1002</th><td>      }</td></tr>
<tr><th id="1003">1003</th><td>      <b>if</b> (<a class="local col3 ref" href="#213DLI" title='DLI' data-ref="213DLI">DLI</a> == <a class="local col4 ref" href="#214DLE" title='DLE' data-ref="214DLE">DLE</a>)</td></tr>
<tr><th id="1004">1004</th><td>        <b>break</b>;</td></tr>
<tr><th id="1005">1005</th><td></td></tr>
<tr><th id="1006">1006</th><td>      <a class="local col2 ref" href="#202LastOrder" title='LastOrder' data-ref="202LastOrder">LastOrder</a> = <a class="local col6 ref" href="#216Order" title='Order' data-ref="216Order">Order</a>;</td></tr>
<tr><th id="1007">1007</th><td>    }</td></tr>
<tr><th id="1008">1008</th><td>  }</td></tr>
<tr><th id="1009">1009</th><td></td></tr>
<tr><th id="1010">1010</th><td>  <a class="local col0 ref" href="#170InsertPos" title='InsertPos' data-ref="170InsertPos">InsertPos</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col1 ref" href="#171Emitter" title='Emitter' data-ref="171Emitter">Emitter</a>.<a class="ref" href="InstrEmitter.h.html#_ZN4llvm12InstrEmitter12getInsertPosEv" title='llvm::InstrEmitter::getInsertPos' data-ref="_ZN4llvm12InstrEmitter12getInsertPosEv">getInsertPos</a>();</td></tr>
<tr><th id="1011">1011</th><td>  <b>return</b> <a class="local col1 ref" href="#171Emitter" title='Emitter' data-ref="171Emitter">Emitter</a>.<a class="ref" href="InstrEmitter.h.html#_ZN4llvm12InstrEmitter8getBlockEv" title='llvm::InstrEmitter::getBlock' data-ref="_ZN4llvm12InstrEmitter8getBlockEv">getBlock</a>();</td></tr>
<tr><th id="1012">1012</th><td>}</td></tr>
<tr><th id="1013">1013</th><td></td></tr>
<tr><th id="1014">1014</th><td><i class="doc">/// Return the basic block label.</i></td></tr>
<tr><th id="1015">1015</th><td><span class="namespace">std::</span><a class="typedef" href="../../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <a class="type" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes" title='llvm::ScheduleDAGSDNodes' data-ref="llvm::ScheduleDAGSDNodes">ScheduleDAGSDNodes</a>::<dfn class="virtual decl def" id="_ZNK4llvm18ScheduleDAGSDNodes10getDAGNameEv" title='llvm::ScheduleDAGSDNodes::getDAGName' data-ref="_ZNK4llvm18ScheduleDAGSDNodes10getDAGNameEv">getDAGName</dfn>() <em>const</em> {</td></tr>
<tr><th id="1016">1016</th><td>  <b>return</b> <q>"sunit-dag."</q> <a class="ref" href="../../../../../include/c++/7/bits/basic_string.h.html#_ZStplPKT_ONSt7__cxx1112basic_stringIS_T0_T1_EE" title='std::operator+' data-ref="_ZStplPKT_ONSt7__cxx1112basic_stringIS_T0_T1_EE">+</a> <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::BB" title='llvm::ScheduleDAGSDNodes::BB' data-ref="llvm::ScheduleDAGSDNodes::BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock11getFullNameEv" title='llvm::MachineBasicBlock::getFullName' data-ref="_ZNK4llvm17MachineBasicBlock11getFullNameEv">getFullName</a>();</td></tr>
<tr><th id="1017">1017</th><td>}</td></tr>
<tr><th id="1018">1018</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
