#ifndef __OV13850_MIPIRAW_H__
#define __OV13850_MIPIRAW_H__
typedef struct __reg_setting {
u16 addr;
u8 val
} reg_setting;

static reg_setting ov13850mipiraw_init_seq[] = {
	//for PCLK :384M or fast:pclk:240M
	/*
	
	@@ RES_4208x3120 24fps
	;24Mhz Xclk
	;SCLK 96Mhz, Pclk 384MHz
	;4Lane, MIPI datarate 960Mbps/Lane
	;24fps
	;pixels per line=4800(0x12c0) 
	;lines per frame=3328(0xD00)
	
	;102 2630 960
	;88 e7 3f
	
	;100 99 4208 3120
	;100 98 1 0
	;102 81 0
	;102 3601 964
	
	;102 910 31
	;102 84 1
	
	;c8 0300 62
	*/
	//0x01, 0x03, 0x01,//reset , need delay
	0x0303, 0x00,
	0x0302, 0x28, 
	0x030a, 0x00, 
	0x300f, 0x11, 
	0x3010, 0x01, 
	0x3011, 0x76, 
	0x3012, 0x41, 
	0x3013, 0x12, 
	0x3014, 0x11, 
	0x301f, 0x03, 
	0x3106, 0x00, 
	0x3210, 0x47, 
	0x3500, 0x00, 
	0x3501, 0xc0, 
	0x3502, 0x00, 
	0x3506, 0x00, 
	0x3507, 0x02, 
	0x3508, 0x00, 
	0x350a, 0x00, 
	0x350b, 0x80, 
	0x350e, 0x00, 
	0x350f, 0x10, 
	0x3600, 0x40, 
	0x3601, 0xfc, 
	0x3602, 0x02, 
	0x3603, 0x48, 
	0x3604, 0xa5, 
	0x3605, 0x9f, 
	0x3607, 0x00, 
	0x360a, 0x40, 
	0x360b, 0x91, 
	0x360c, 0x49, 
	0x360f, 0x8a, 
	0x3611, 0x10, 
	0x3612, 0x33, 
	0x3613, 0x33, 
	0x3615, 0x08, 
	0x3641, 0x02, 
	0x3660, 0x82, 
	0x3668, 0x54, 
	0x3669, 0x40, 
	0x3667, 0xa0, 
	0x3702, 0x40, 
	0x3703, 0x44, 
	0x3704, 0x2c, 
	0x3705, 0x24, 
	0x3706, 0x50, 
	0x3707, 0x44, 
	0x3708, 0x3c, 
	0x3709, 0x1f, 
	0x370a, 0x24, 
	0x370b, 0x3c, 
	0x3720, 0x66, 
	0x3722, 0x84, 
	0x3728, 0x40, 
	0x372a, 0x04, 
	0x372f, 0xa0, 
	0x3710, 0x28, 
	0x3716, 0x03, 
	0x3718, 0x10, //0x1c 
	0x3719, 0x08, 
	0x371c, 0xfc, 
	0x3760, 0x13, 
	0x3761, 0x34, 
	0x3767, 0x24, 
	0x3768, 0x06, 
	0x3769, 0x45, 
	0x376c, 0x23, 
	0x3d84, 0x00, 
	0x3d85, 0x17, 
	0x3d8c, 0x73, 
	0x3d8d, 0xbf, 
	0x3800, 0x00, 
	0x3801, 0x14, 
	0x3802, 0x00, 
	0x3803, 0x0c, 
	0x3804, 0x10, 
	0x3805, 0x8b, 
	0x3806, 0x0c, 
	0x3807, 0x43, 
	0x3808, 0x10, 
	0x3809, 0x70, 
	0x380a, 0x0c, 
	0x380b, 0x30, 
	0x380c, 0x12, 
	0x380d, 0xc0, 
	0x380e, 0x0d, 
	0x380f, 0x00, 
	0x3810, 0x00, 
	0x3811, 0x04, 
	0x3812, 0x00, 
	0x3813, 0x04, 
	0x3814, 0x11, 
	0x3815, 0x11, 
	0x3820, 0x00, 
	0x3821, 0x04, 
	0x3834, 0x00, 
	0x3835, 0x1c, 
	0x3836, 0x04, 
	0x3837, 0x01, 
	0x4000, 0xf1, 
	0x4001, 0x00, 
	0x4006, 0x04,//31fps--->4fps---check blc
	0x4007, 0x04,//31fps--->4fps---check blc
	0x400b, 0x0c, 
	0x4011, 0x00, 
	0x401a, 0x00, 
	0x401b, 0x00, 
	0x401c, 0x00, 
	0x401d, 0x00, 
	0x4020, 0x04, 
	0x4021, 0x90, 
	0x4022, 0x0b, 
	0x4023, 0xef, 
	0x4024, 0x0d, 
	0x4025, 0xc0, 
	0x4026, 0x0d, 
	0x4027, 0xc3, 
	0x4028, 0x00, 
	0x4029, 0x02, 
	0x402a, 0x04, 
	0x402b, 0x08, 
	0x402c, 0x02, 
	0x402d, 0x02, 
	0x402e, 0x0c, 
	0x402f, 0x08, 
	0x403d, 0x2c, 
	0x403f, 0x7f, 
	0x4500, 0x82, 
	0x4501, 0x38, 
	0x4601, 0x04, 
	0x4602, 0x22, ///12 18 add new for prev capture 
	0x4603, 0x00, 
	0x4837, 0x10,
	0x4d00, 0x04, 
	0x4d01, 0x42, 
	0x4d02, 0xd1, 
	0x4d03, 0x90, 
	0x4d04, 0x66, 
	0x4d05, 0x65, 
	0x5000, 0x0e, 
	0x5001, 0x01, 
	0x5002, 0x07, 
	0x5013, 0x40, 
	0x501c, 0x00, 
	0x501d, 0x10, 
	0x5242, 0x00, 
	0x5243, 0xb8, 
	0x5244, 0x00, 
	0x5245, 0xf9, 
	0x5246, 0x00, 
	0x5247, 0xf6, 
	0x5248, 0x00, 
	0x5249, 0xa6, 
	0x5300, 0xfc, 
	0x5301, 0xdf, 
	0x5302, 0x3f, 
	0x5303, 0x08, 
	0x5304, 0x0c, 
	0x5305, 0x10, 
	0x5306, 0x20, 
	0x5307, 0x40, 
	0x5308, 0x08, 
	0x5309, 0x08, 
	0x530a, 0x02, 
	0x530b, 0x01, 
	0x530c, 0x01, 
	0x530d, 0x0c, 
	0x530e, 0x02, 
	0x530f, 0x01, 
	0x5310, 0x01, 
	0x5400, 0x00, 
	0x5401, 0x71, 
	0x5402, 0x00, 
	0x5403, 0x00, 
	0x5404, 0x00, 
	0x5405, 0x80, 
	0x540c, 0x05, 
	0x5b00, 0x00, 
	0x5b01, 0x00, 
	0x5b02, 0x01, 
	0x5b03, 0xff, 
	//0x5b04, 0xa2, 
	0x5b04, 0x02,
	0x5b05, 0x6c, 
	0x5b09, 0x02, 
	0x5e00, 0x00, 
	//0x5e10, 0x0c, 
	0x5e10, 0x1c,
	0x0100, 0x01, 
};

static reg_setting ov13850mipiraw_preview_seq[] = {
	 /*
	@@ 0 20 RES_2112x1568 30fps_key setting
	;24Mhz Xclk
	;SCLK 60Mhz, Pclk 384MHz
	;4Lane, MIPI datarate 960Mbps/Lane
	;30fps
	;pixels per line=4800 
	;lines per frame=2664

	;100 99 2112 1568
	;102 3601 BBD
	*/
	
	{0x0100, 0x00},
	{0x0300, 0x00},
	{0x0301, 0x00},
	{0x0302, 0x28},
	{0x0303, 0x00},
	{0x3612, 0x23},
	{0x3614, 0x28},
	{0x370a, 0x26},
	{0x372a, 0x00},
	{0x372f, 0xa0},
	{0x3718, 0x1c},//0x10;pclk 480M-->0x1c
	{0x3767, 0x24},
	{0x3800, 0x00},
	{0x3801, 0x00},
	{0x3802, 0x00},
	{0x3803, 0x04},
	{0x3804, 0x10},
	{0x3805, 0x9f},
	{0x3806, 0x0C},
	{0x3807, 0x4B},
	{0x3808, 0x08},
	{0x3809, 0x40},
	{0x380A, 0x06},
	{0x380B, 0x20},
	{0x380C, 0x12},
	{0x380D, 0xC0},
	{0x380E, 0x0d},
	{0x380F, 0x00},
	{0x3810, 0x00},
	{0x3811, 0x08},
	{0x3812, 0x00},
	{0x3813, 0x02},
	{0x3814, 0x31},
	{0x3815, 0x31},
	{0x3820, 0x01},
	{0x3821, 0x05},
	{0x3836, 0x08},
	{0x3837, 0x02},
	{0x4020, 0x02},
	{0x4021, 0x40},
	{0x4022, 0x03},
	{0x4023, 0x3f},
	{0x4024, 0x06},
	{0x4025, 0xf8},
	{0x4026, 0x07},
	{0x4027, 0xf7},
	{0x4601, 0x04},
	{0x4602, 0x22},
	{0x4603, 0x01},
	{0x4837, 0x11},
	{0x5401, 0x61},
	{0x5405, 0x40},
	{0x350b, 0x20},
	{0x3500, 0x00},
	{0x3501, 0xbb},
	{0x3502, 0x20},
	{0x0100, 0x01},
};

static reg_setting ov13850mipiraw_video_seq[] = {
	 /*
	@@ 0 20 RES_2112x1568 30fps_key setting
	;24Mhz Xclk
	;SCLK 60Mhz, Pclk 480MHz
	;4Lane, MIPI datarate 640Mbps/Lane
	;30fps
	;pixels per line=4800
	;lines per frame=3328

	;100 99 2112 1568
	;102 3601 BBD
	*/
   
	{0x0100, 0x00},
	{0x0300, 0x00},
	{0x0301, 0x00},
	{0x0302, 0x28},
	{0x0303, 0x00},
	{0x3612, 0x23},
	{0x3614, 0x28},
	{0x370a, 0x26},
	{0x372a, 0x00},
	{0x372f, 0xa0},
	{0x3718, 0x1c},//0x10;pclk 480M-->0x1c
	{0x3767, 0x24},
	{0x3800, 0x00},
	{0x3801, 0x00},
	{0x3802, 0x00},
	{0x3803, 0x04},
	{0x3804, 0x10},
	{0x3805, 0x9f},
	{0x3806, 0x0C},
	{0x3807, 0x4B},
	{0x3808, 0x08},
	{0x3809, 0x40},
	{0x380A, 0x06},
	{0x380B, 0x20},
	{0x380C, 0x12},
	{0x380D, 0xC0},
	{0x380E, 0x0d},
	{0x380F, 0x00},
	{0x3810, 0x00},
	{0x3811, 0x08},
	{0x3812, 0x00},
	{0x3813, 0x02},
	{0x3814, 0x31},
	{0x3815, 0x31},
	{0x3820, 0x01},
	{0x3821, 0x05},
	{0x3836, 0x08},
	{0x3837, 0x02},
	{0x4020, 0x02},
	{0x4021, 0x40},
	{0x4022, 0x03},
	{0x4023, 0x3f},
	{0x4024, 0x06},
	{0x4025, 0xf8},
	{0x4026, 0x07},
	{0x4027, 0xf7},
	{0x4601, 0x04},
	{0x4602, 0x22},
	{0x4603, 0x01},
	{0x4837, 0x11},
	{0x5401, 0x61},
	{0x5405, 0x40},
	{0x350b, 0x20},
	{0x3500, 0x00},
	{0x3501, 0xbb},
	{0x3502, 0x20},
	{0x0100, 0x01},
};

static reg_setting ov13850mipiraw_capture_seq[] = {
	/*
	@@ RES_4208x3120 24fps-Key setting
	;24Mhz Xclk
	;SCLK 96Mhz, Pclk 384MHz
	;4Lane, MIPI datarate 960Mbps/Lane
	;24fps
	;pixels per line=4800(0x12c0) 
	;lines per frame=3328(0xD00)

	;100 99 4208 3120
	;102 3601 964
	*/
	//for PCLK :384M
	{0x0100, 0x00},  
	{0x0300, 0x00},  
	{0x0301, 0x00},  
	{0x0302, 0x28},  
	{0x0303, 0x00},  
	{0x3612, 0x33},  
	{0x3614, 0x28},  
	{0x370a, 0x24},  
	{0x372a, 0x04},  
	{0x372f, 0xa0},  
	{0x3718, 0x10},  
	{0x3767, 0x24},  
	//;Windowing							  
	{0x3800, 0x00},  
	{0x3801, 0x14},  
	{0x3802, 0x00},  
	{0x3803, 0x0C},  
	{0x3804, 0x10},  
	{0x3805, 0x8B},  
	{0x3806, 0x0C},  
	{0x3807, 0x43},  
	{0x3808, 0x10},  
	{0x3809, 0x70},  
	{0x380A, 0x0C},  
	{0x380B, 0x30},  
	{0x380C, 0x12},  
	{0x380D, 0xC0},  
	{0x380E, 0x0d},  
	{0x380F, 0x00},  
	{0x3810, 0x00},  
	{0x3811, 0x04},  
	{0x3812, 0x00},  
	{0x3813, 0x04},  
	{0x3814, 0x11},  
	{0x3815, 0x11},  
	{0x3820, 0x00},  
	{0x3821, 0x04},  
	{0x3836, 0x04},  
	{0x3837, 0x01},  
	{0x4020, 0x2 },  
	{0x4021, 0x3C},  
	{0x4022, 0xE },  
	{0x4023, 0x37},  
	{0x4024, 0xF },  
	{0x4025, 0x1C},  
	{0x4026, 0xF },  
	{0x4027, 0x1F},  
	{0x4601, 0x00},  
	{0x4603, 0x00},  
	{0x4837, 0x11},  
	{0x5401, 0x71},  
	{0x5405, 0x80},  
	{0x350b, 0x80},  
	{0x3500, 0x00},  
	{0x3501, 0xCF},  
	{0x3502, 0x80},  
	{0x0100, 0x01},
};

#endif