# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../project_1.srcs/sources_1/bd/embsys/ipshared/5123" --include "../../../../project_1.srcs/sources_1/bd/embsys/ipshared/ec67/hdl" --include "C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" \
"../../../../project_1.ip_user_files/bd/embsys/ipshared/7602/hdl/PmodENC_v1_0_S00_AXI.v" \
"../../../../project_1.ip_user_files/bd/embsys/ipshared/7602/hdl/PmodENC_v1_0.v" \
"../../../../project_1.ip_user_files/bd/embsys/ipshared/7602/src/debouncer.v" \
"../../../../project_1.ip_user_files/bd/embsys/ipshared/7602/src/encoder.v" \
"../../../../project_1.ip_user_files/bd/embsys/ip/embsys_PmodENC_0_0/sim/embsys_PmodENC_0_0.v" \
"../../../../project_1.srcs/sources_1/bd/embsys/ip/embsys_PmodOLEDrgb_0_0/ip/PmodOLEDrgb_pmod_bridge_0_0/src/pmod_concat.v" \
"../../../../project_1.ip_user_files/bd/embsys/ip/embsys_PmodOLEDrgb_0_0/ip/PmodOLEDrgb_pmod_bridge_0_0/sim/PmodOLEDrgb_pmod_bridge_0_0.v" \
"../../../../project_1.srcs/sources_1/bd/embsys/ipshared/4ff8/hdl/PmodOLEDrgb_v1_0.v" \
"../../../../project_1.ip_user_files/bd/embsys/ip/embsys_PmodOLEDrgb_0_0/sim/embsys_PmodOLEDrgb_0_0.v" \
"../../../../project_1.srcs/sources_1/bd/embsys/ipshared/5bf9/src/rgbpwm.v" \
"../../../../project_1.srcs/sources_1/bd/embsys/ipshared/5bf9/src/sevensegment.v" \
"../../../../project_1.srcs/sources_1/bd/embsys/ipshared/5bf9/src/debounce.v" \
"../../../../project_1.srcs/sources_1/bd/embsys/ipshared/5bf9/hdl/nexys4IO_v2_0_S00_AXI.v" \
"../../../../project_1.srcs/sources_1/bd/embsys/ipshared/5bf9/hdl/nexys4IO_v2_0.v" \
"../../../../project_1.ip_user_files/bd/embsys/ip/embsys_nexys4IO_0_0/sim/embsys_nexys4IO_0_0.v" \
"../../../../project_1.ip_user_files/bd/embsys/ip/embsys_microblaze_0_xlconcat_0/sim/embsys_microblaze_0_xlconcat_0.v" \
"../../../../project_1.ip_user_files/bd/embsys/ip/embsys_clk_wiz_1_0/embsys_clk_wiz_1_0_clk_wiz.v" \
"../../../../project_1.ip_user_files/bd/embsys/ip/embsys_clk_wiz_1_0/embsys_clk_wiz_1_0.v" \
"../../../../project_1.ip_user_files/bd/embsys/ip/embsys_xbar_0/sim/embsys_xbar_0.v" \
"../../../../project_1.ip_user_files/bd/embsys/ip/embsys_lmb_bram_0/sim/embsys_lmb_bram_0.v" \

sv xil_defaultlib  --include "../../../../project_1.srcs/sources_1/bd/embsys/ipshared/5123" --include "../../../../project_1.srcs/sources_1/bd/embsys/ipshared/ec67/hdl" --include "C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" \
"../../../../project_1.srcs/sources_1/imports/Desktop/pwm_detection.sv" \
"../../../../project_1.srcs/sources_1/imports/Desktop/n4fpga.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
