// Seed: 846570907
module module_0 (
    output id_0,
    input logic id_1,
    input id_2,
    output id_3,
    input logic id_4,
    output id_5,
    output logic id_6,
    input id_7
);
  assign id_5 = 1;
  assign id_3 = id_7;
  type_12 id_8 (
      .id_0(id_2),
      .id_1(id_5 !== id_0),
      .id_2(id_4 == id_3),
      .id_3(1),
      .id_4(id_4 - id_6),
      .id_5(1'b0)
  );
  assign id_5 = id_1;
endmodule
