<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">, 4473, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll, 4599, user unroll pragmas are applied</column>
            <column name="">(2) simplification, 1241, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline, 1219, user inline pragmas are applied</column>
            <column name="">(4) simplification, 1151, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 1051, user array partition pragmas are applied</column>
            <column name="">(2) simplification, 1051, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate , 1051, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape, 1091, apply array reshape pragmas</column>
            <column name="">(5) access patterns, 1035, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,   986, loop and instruction simplification</column>
            <column name="">(2) parallelization,   986, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,   986, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,   986, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering, 1007, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations, 1023, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="myproject" col1="myproject.cpp:7" col2="4473" col3="1151" col4="1035" col5="986" col6="1023">
                    <row id="2" col0="transpose_2d&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config3&gt;" col1="nnet_array.h:16" col2="29" col3="79" col4="42" col5="41" col6="42"/>
                    <row id="9" col0="transpose_2d&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config4&gt;" col1="nnet_array.h:16" col2="29" col3="79" col4="41" col5="21" col6="22"/>
                    <row id="6" col0="layernormalize&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config2&gt;" col1="nnet_layernorm.h:127" col2="4391" col3="979" col4="887" col5="818" col6="830">
                        <row id="4" col0="layernorm_1d&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config2&gt;" col1="nnet_layernorm.h:76" col2="4328" col3="840" col3_disp=" 840 (4 calls)" col4="792" col4_disp=" 792 (4 calls)" col5="768" col5_disp="768 (4 calls)" col6="780" col6_disp=" 780 (4 calls)">
                            <row id="3" col0="init_invert_sqr_table&lt;config2, 1024&gt;" col1="nnet_layernorm.h:32" col2="827" col3="" col4="" col5="" col6=""/>
                            <row id="7" col0="product" col1="nnet_mult.h:70" col2="298" col2_disp=" 298 (2 calls)" col3="" col4="" col5="" col6=""/>
                            <row id="1" col0="lookup_invert_sqr&lt;config2&gt;" col1="nnet_layernorm.h:49" col2="258" col3="" col4="" col5="" col6=""/>
                        </row>
                    </row>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

