INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/ECE_exp2/week5/diagram/diagram.srcs/sources_1/new/diagram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module diagram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/ECE_exp2/week5/diagram/diagram.srcs/sim_1/new/tb_diagram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_diagram
