#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Fri Aug 29 02:17:14 2025
# Process ID: 4455
# Log file: /home/ise/Working_Space/Chapter_2/Decoder3_8/planAhead_run_1/planAhead.log
# Journal file: /home/ise/Working_Space/Chapter_2/Decoder3_8/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source /home/ise/Working_Space/Chapter_2/Decoder3_8/pa.fromHdl.tcl
update_compile_order -fileset sim_1
set_property iostandard LVTTL [get_ports [list {w[2]} {w[1]} {w[0]}]]
set_property iostandard LVTTL [get_ports [list {y[7]} {y[6]} {y[5]} {y[4]} {y[3]} {y[2]} {y[1]} {y[0]}]]
set_property iostandard LVTTL [get_ports [list E]]
startgroup
set_property package_pin H18 [get_ports {w[2]}]
endgroup
startgroup
set_property package_pin L14 [get_ports {w[1]}]
endgroup
startgroup
set_property package_pin L13 [get_ports {w[0]}]
endgroup
startgroup
set_property package_pin F9 [get_ports {y[7]}]
endgroup
startgroup
set_property package_pin E9 [get_ports {y[6]}]
endgroup
startgroup
set_property package_pin D11 [get_ports {y[5]}]
endgroup
startgroup
set_property package_pin C11 [get_ports {y[4]}]
endgroup
startgroup
set_property package_pin F11 [get_ports {y[3]}]
endgroup
set_property package_pin "" [get_ports [list  {y[0]}]]
startgroup
set_property package_pin E11 [get_ports {y[2]}]
endgroup
startgroup
set_property package_pin E12 [get_ports {y[1]}]
endgroup
startgroup
set_property package_pin F12 [get_ports {y[0]}]
endgroup
startgroup
set_property package_pin V4 [get_ports E]
endgroup
save_constraints
