
---------- Begin Simulation Statistics ----------
final_tick                                 7743757000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 135282                       # Simulator instruction rate (inst/s)
host_mem_usage                                8687856                       # Number of bytes of host memory used
host_op_rate                                   254502                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    81.31                       # Real time elapsed on the host
host_tick_rate                               82074161                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000001                       # Number of instructions simulated
sim_ops                                      20693944                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006674                       # Number of seconds simulated
sim_ticks                                  6673587000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     8                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        18596                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         37389                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads          11913992                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          7368510                       # number of cc regfile writes
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              18867927                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.334717                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.334717                       # CPI: Total CPI of All Threads
system.switch_cpus.fp_regfile_reads            336228                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           207409                       # number of floating regfile writes
system.switch_cpus.idleCycles                  847732                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       256853                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2486278                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.837111                       # Inst execution rate
system.switch_cpus.iew.exec_refs              4980936                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1813290                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         1102953                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3539925                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts         1688                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        16302                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2048493                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     27405487                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3167646                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       414673                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      24520234                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           3558                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        478998                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         221023                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        484405                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents         4394                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       178948                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        77905                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          27969179                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              24226865                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.627944                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17563085                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.815131                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               24390943                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         34783719                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        19498395                       # number of integer regfile writes
system.switch_cpus.ipc                       0.749222                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.749222                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       437323      1.75%      1.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      19283683     77.34%     79.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        17363      0.07%     79.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv          2138      0.01%     79.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        10371      0.04%     79.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          896      0.00%     79.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        15943      0.06%     79.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp           14      0.00%     79.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         6554      0.03%     79.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        31683      0.13%     79.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     79.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     79.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           62      0.00%     79.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     79.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     79.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            3      0.00%     79.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt           18      0.00%     79.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            2      0.00%     79.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            2      0.00%     79.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     79.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     79.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     79.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3119962     12.51%     91.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1641738      6.58%     98.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       147216      0.59%     99.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       219936      0.88%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       24934907                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses          486907                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads       930619                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       424886                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes       754492                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              600733                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.024092                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          504622     84.00%     84.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     84.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     84.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     84.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     84.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     84.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     84.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     84.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     84.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     84.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     84.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     84.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     84.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            764      0.13%     84.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     84.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt             12      0.00%     84.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            12      0.00%     84.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     84.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     84.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            9      0.00%     84.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     84.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     84.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     84.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     84.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     84.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     84.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     84.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     84.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     84.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     84.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     84.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     84.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     84.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     84.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     84.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     84.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     84.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     84.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     84.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     84.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     84.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     84.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     84.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     84.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     84.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     84.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          24496      4.08%     88.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         25822      4.30%     92.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        39336      6.55%     99.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         5660      0.94%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       24611410                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     62194276                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     23801979                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     35192754                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           27398845                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          24934907                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         6642                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      8537560                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       154906                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         4418                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     10092156                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     12499442                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.994882                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.442548                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      6150161     49.20%     49.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       927054      7.42%     56.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       976249      7.81%     64.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       949459      7.60%     72.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       993932      7.95%     79.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       825852      6.61%     86.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       877652      7.02%     93.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       556586      4.45%     98.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       242497      1.94%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     12499442                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.868179                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads       191594                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       295244                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3539925                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2048493                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10774948                       # number of misc regfile reads
system.switch_cpus.numCycles                 13347174                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                   66955                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests          704                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       213658                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          941                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       427623                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            943                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                       0                       # Number of BP lookups
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.switch_cpus.data      4160737                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4160737                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4188961                       # number of overall hits
system.cpu.dcache.overall_hits::total         4188961                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data        65554                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          65554                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data        67388                       # number of overall misses
system.cpu.dcache.overall_misses::total         67388                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   1877662998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1877662998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   1877662998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1877662998                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      4226291                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4226291                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4256349                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4256349                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.015511                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015511                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.015832                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015832                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 28642.996583                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 28642.996583                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 27863.462308                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 27863.462308                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2389                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           39                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               156                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    15.314103                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           39                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        35507                       # number of writebacks
system.cpu.dcache.writebacks::total             35507                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        19658                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        19658                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        19658                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        19658                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        45896                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        45896                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        46557                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        46557                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1376040998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1376040998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1416475498                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1416475498                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010860                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010860                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010938                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010938                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 29981.719496                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 29981.719496                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 30424.544064                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30424.544064                       # average overall mshr miss latency
system.cpu.dcache.replacements                  46297                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2797693                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2797693                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        49985                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49985                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   1029068500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1029068500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2847678                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2847678                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.017553                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.017553                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 20587.546264                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20587.546264                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        19026                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        19026                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        30959                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        30959                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    553503500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    553503500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.010872                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010872                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 17878.597500                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17878.597500                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1363044                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1363044                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        15569                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        15569                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    848594498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    848594498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1378613                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1378613                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.011293                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011293                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 54505.395208                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54505.395208                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          632                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          632                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        14937                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        14937                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    822537498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    822537498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.010835                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010835                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 55067.115083                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55067.115083                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        28224                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         28224                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         1834                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1834                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        30058                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        30058                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.061015                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.061015                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data          661                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          661                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data     40434500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     40434500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.021991                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.021991                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 61171.709531                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 61171.709531                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7743757000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4393673                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             47321                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             92.848270                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    41.953459                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   982.046541                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.040970                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.959030                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          237                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          735                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8558995                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8558995                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7743757000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7743757000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7743757000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7743757000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      2094735                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2094735                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      2094735                       # number of overall hits
system.cpu.icache.overall_hits::total         2094735                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst       182920                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         182920                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst       182920                       # number of overall misses
system.cpu.icache.overall_misses::total        182920                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst   2849528486                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2849528486                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst   2849528486                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2849528486                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      2277655                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2277655                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      2277655                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2277655                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.080311                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.080311                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.080311                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.080311                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 15578.003969                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15578.003969                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 15578.003969                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15578.003969                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         5148                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               172                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    29.930233                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       167285                       # number of writebacks
system.cpu.icache.writebacks::total            167285                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst        15436                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        15436                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst        15436                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        15436                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst       167484                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       167484                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst       167484                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       167484                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst   2500135987                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2500135987                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst   2500135987                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2500135987                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.073534                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.073534                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.073534                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.073534                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 14927.610918                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14927.610918                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 14927.610918                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14927.610918                       # average overall mshr miss latency
system.cpu.icache.replacements                 167285                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      2094735                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2094735                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst       182920                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        182920                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst   2849528486                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2849528486                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      2277655                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2277655                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.080311                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.080311                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 15578.003969                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15578.003969                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst        15436                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        15436                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst       167484                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       167484                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst   2500135987                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2500135987                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.073534                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.073534                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 14927.610918                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14927.610918                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7743757000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1023.466348                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2560974                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            168498                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             15.198839                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    40.298300                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   983.168048                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.039354                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.960125                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999479                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          325                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          365                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          291                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4722793                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4722793                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7743757000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7743757000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7743757000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7743757000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   6673587000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst       160668                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        34039                       # number of demand (read+write) hits
system.l2.demand_hits::total                   194707                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst       160668                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        34039                       # number of overall hits
system.l2.overall_hits::total                  194707                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         6538                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        12258                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18796                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         6538                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        12258                       # number of overall misses
system.l2.overall_misses::total                 18796                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    548870500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    982266000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1531136500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    548870500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    982266000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1531136500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst       167206                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        46297                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               213503                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst       167206                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        46297                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              213503                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.039101                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.264769                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.088036                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.039101                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.264769                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.088036                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83950.825941                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 80132.648067                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81460.762928                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83950.825941                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 80132.648067                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81460.762928                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                9834                       # number of writebacks
system.l2.writebacks::total                      9834                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst         6537                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        12258                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             18795                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         6537                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        12258                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            18795                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    483422500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    859686000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1343108500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    483422500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    859686000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1343108500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.039095                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.264769                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.088032                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.039095                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.264769                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.088032                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73951.736270                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 70132.648067                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71460.947060                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73951.736270                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 70132.648067                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71460.947060                       # average overall mshr miss latency
system.l2.replacements                          19336                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        35507                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            35507                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        35507                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        35507                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       167176                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           167176                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       167176                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       167176                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          181                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           181                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data          253                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  253                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  7                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus.data          260                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              260                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.026923                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.026923                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data       141000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       141000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.026923                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.026923                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 20142.857143                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20142.857143                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         5196                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5196                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         9500                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9500                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    742233500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     742233500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        14696                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             14696                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.646434                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.646434                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 78129.842105                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78129.842105                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         9500                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9500                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    647233500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    647233500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.646434                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.646434                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 68129.842105                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68129.842105                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst       160668                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             160668                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         6538                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6538                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    548870500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    548870500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst       167206                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         167206                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.039101                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.039101                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83950.825941                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83950.825941                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         6537                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         6537                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    483422500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    483422500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.039095                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.039095                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73951.736270                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73951.736270                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        28843                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             28843                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         2758                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2758                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    240032500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    240032500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        31601                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         31601                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.087276                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.087276                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 87031.363307                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87031.363307                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         2758                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2758                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    212452500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    212452500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.087276                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.087276                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 77031.363307                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77031.363307                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   7743757000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8187.324916                       # Cycle average of tags in use
system.l2.tags.total_refs                      447782                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     27528                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     16.266420                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     191.614828                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1181.372212                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       986.115747                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst  2438.842623                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3389.379507                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.023390                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.144210                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.120375                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.297710                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.413743                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999429                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          227                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2275                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5676                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3437324                       # Number of tag accesses
system.l2.tags.data_accesses                  3437324                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7743757000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      9834.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      6537.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     12218.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000311032500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          589                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          589                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               48398                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               9234                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       18795                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       9834                       # Number of write requests accepted
system.mem_ctrls.readBursts                     18795                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     9834                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     40                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.15                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 18795                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 9834                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   17014                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1544                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          589                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.809847                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.487726                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     16.388082                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15              1      0.17%      0.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           152     25.81%     25.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           232     39.39%     65.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           114     19.35%     84.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            40      6.79%     91.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            18      3.06%     94.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             8      1.36%     95.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             7      1.19%     97.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             6      1.02%     98.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             3      0.51%     98.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             3      0.51%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1      0.17%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            1      0.17%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.17%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.17%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::216-223            1      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           589                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          589                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.648557                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.621000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.976119                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              401     68.08%     68.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               11      1.87%     69.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              162     27.50%     97.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               13      2.21%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.34%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           589                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2560                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 1202880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               629376                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    180.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     94.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    6673185500                       # Total gap between requests
system.mem_ctrls.avgGap                     233091.81                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst       418368                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data       781952                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       627584                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 62690124.516245909035                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 117171170.466497257352                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 94039981.796895727515                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst         6537                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        12258                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         9834                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst    214318500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    358020500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 159405301500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     32785.45                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     29207.09                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  16209609.67                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst       418368                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data       784512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       1202880                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst       418368                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       418368                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       629376                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       629376                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst         6537                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        12258                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          18795                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         9834                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          9834                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.switch_cpus.inst     62690125                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    117554772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        180244897                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst     62690125                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     62690125                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     94308503                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        94308503                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     94308503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst     62690125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    117554772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       274553400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                18755                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                9806                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1182                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         1010                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         1036                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         1032                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         1075                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          889                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1143                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1801                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1262                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1399                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         1045                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1110                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1225                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          959                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1081                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1506                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          475                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          703                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          626                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          542                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          632                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          522                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          563                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          847                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          673                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          492                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          456                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          542                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          614                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          585                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          773                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          761                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               220682750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              93775000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          572339000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11766.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30516.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               13103                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               6231                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            69.86                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           63.54                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         9226                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   198.118361                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   129.065726                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   230.915587                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         4476     48.52%     48.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         2550     27.64%     76.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          819      8.88%     85.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          441      4.78%     89.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          268      2.90%     92.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          146      1.58%     94.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          109      1.18%     95.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           84      0.91%     96.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          333      3.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         9226                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1200320                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             627584                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              179.861295                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               94.039982                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.14                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.73                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               67.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   7743757000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        31465980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        16720770                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       65459520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      25630200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 526746480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2087036190                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    805146720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    3558205860                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   533.177414                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2071262750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    222820000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4379504250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        34414800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        18291900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       68451180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      25557120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 526746480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2119733670                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    777587040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    3570782190                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   535.061907                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1999737250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    222820000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   4451029750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   7743757000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               9295                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         9834                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8753                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                7                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9500                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9500                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9295                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        56184                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        56184                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  56184                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      1832256                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      1832256                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 1832256                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             18802                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   18802    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               18802                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   7743757000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            79928500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          100235500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         3579620                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      2790849                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       251445                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      1482313                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         1333801                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     89.981063                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed          169489                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect          211                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups       211544                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits        53097                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses       158447                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted        34732                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts      8423163                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         2224                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       211533                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples     11302858                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.669306                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     2.549053                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      6268231     55.46%     55.46% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1      1342499     11.88%     67.33% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       669501      5.92%     73.26% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3      1033866      9.15%     82.40% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       416559      3.69%     86.09% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5       229024      2.03%     88.12% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6       169328      1.50%     89.61% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7       133296      1.18%     90.79% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8      1040554      9.21%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total     11302858                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10000000                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       18867927                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             3765847                       # Number of memory references committed
system.switch_cpus.commit.loads               2387393                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                1420                       # Number of memory barriers committed
system.switch_cpus.commit.branches            2106050                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating             189328                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer            18647055                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls        116790                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass       164992      0.87%      0.87% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu     14859429     78.75%     79.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult        17082      0.09%     79.72% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv         2065      0.01%     79.73% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd         8582      0.05%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd          822      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu        12526      0.07%     79.85% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp           14      0.00%     79.85% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt         6358      0.03%     79.88% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc        30171      0.16%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift           30      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            3      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            4      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            1      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            1      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      2358859     12.50%     92.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite      1283780      6.80%     99.35% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead        28534      0.15%     99.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite        94674      0.50%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     18867927                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples      1040554                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles          4962269                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       2787252                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles           4273392                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        255501                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles         221023                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved      1289678                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred         40917                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       29910875                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts        173926                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.rdAccesses             3167885                       # TLB accesses on read requests
system.switch_cpus.dtb.wrAccesses             1813996                       # TLB accesses on write requests
system.switch_cpus.dtb.rdMisses                 15577                       # TLB misses on read requests
system.switch_cpus.dtb.wrMisses                  2440                       # TLB misses on write requests
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7743757000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles      5353577                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               16939620                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             3579620                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1556387                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               6880948                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles          522394                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles          413                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles         2649                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles          658                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines           2277660                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes        108562                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples     12499442                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.549676                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     3.433561                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          7516124     60.13%     60.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           237430      1.90%     62.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           229264      1.83%     63.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           277580      2.22%     66.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           346044      2.77%     68.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           386926      3.10%     71.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           382206      3.06%     75.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           262162      2.10%     77.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8          2861706     22.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total     12499442                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.268193                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.269154                       # Number of inst fetches per cycle
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.wrAccesses             2278000                       # TLB accesses on write requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrMisses                 28134                       # TLB misses on write requests
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7743757000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              274261                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads         1152532                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses         2064                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation         4394                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores         670039                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads         8105                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache            117                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   7743757000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles         221023                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles          5145149                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         1717306                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            5                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           4308867                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles       1107087                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       29063485                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          9412                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          98520                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents           8048                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         949231                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.renamedOperands     32443770                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            71436693                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         42578606                       # Number of integer rename lookups
system.switch_cpus.rename.fpLookups            380100                       # Number of floating rename lookups
system.switch_cpus.rename.committedMaps      21340992                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps         11102777                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               2                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            2                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            710945                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 37479034                       # The number of ROB reads
system.switch_cpus.rob.writes                55785178                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts         10000000                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           18867927                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp            199084                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        45341                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       167285                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           20292                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             260                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            260                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            14696                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           14696                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        167484                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        31601                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       501974                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       139411                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                641385                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     21407360                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5235456                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               26642816                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           19614                       # Total snoops (count)
system.tol2bus.snoopTraffic                    647168                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           233377                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.007083                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.083964                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 231726     99.29%     99.29% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1649      0.71%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             233377                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   7743757000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          416603500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         251239470                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          69595959                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
