#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sun Aug 14 17:14:45 2022
# Process ID: 8564
# Current directory: D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18948 D:\xilinx_FPGA_prj\lcd_touchpad\prj\lcd_touchpad\lcd_touchpad.xpr
# Log file: D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/vivado.log
# Journal file: D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad\vivado.jou
# Running On: Zou, OS: Windows, CPU Frequency: 3686 MHz, CPU Physical cores: 10, Host memory: 34212 MB
#-----------------------------------------------------------
start_gui
open_project D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at E:/FPGA_xilinx_vivado_newversion/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at E:/FPGA_xilinx_vivado_newversion/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at E:/FPGA_xilinx_vivado_newversion/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at E:/FPGA_xilinx_vivado_newversion/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at E:/FPGA_xilinx_vivado_newversion/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at E:/FPGA_xilinx_vivado_newversion/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at E:/FPGA_xilinx_vivado_newversion/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at E:/FPGA_xilinx_vivado_newversion/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at E:/FPGA_xilinx_vivado_newversion/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at E:/FPGA_xilinx_vivado_newversion/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at E:/FPGA_xilinx_vivado_newversion/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at E:/FPGA_xilinx_vivado_newversion/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at E:/FPGA_xilinx_vivado_newversion/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at E:/FPGA_xilinx_vivado_newversion/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at E:/FPGA_xilinx_vivado_newversion/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at E:/FPGA_xilinx_vivado_newversion/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at E:/FPGA_xilinx_vivado_newversion/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at E:/FPGA_xilinx_vivado_newversion/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at E:/FPGA_xilinx_vivado_newversion/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at E:/FPGA_xilinx_vivado_newversion/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at E:/FPGA_xilinx_vivado_newversion/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at E:/FPGA_xilinx_vivado_newversion/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at E:/FPGA_xilinx_vivado_newversion/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at E:/FPGA_xilinx_vivado_newversion/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at E:/FPGA_xilinx_vivado_newversion/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at E:/FPGA_xilinx_vivado_newversion/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at E:/FPGA_xilinx_vivado_newversion/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at E:/FPGA_xilinx_vivado_newversion/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at E:/FPGA_xilinx_vivado_newversion/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at E:/FPGA_xilinx_vivado_newversion/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at E:/FPGA_xilinx_vivado_newversion/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at E:/FPGA_xilinx_vivado_newversion/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at E:/FPGA_xilinx_vivado_newversion/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at E:/FPGA_xilinx_vivado_newversion/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at E:/FPGA_xilinx_vivado_newversion/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at E:/FPGA_xilinx_vivado_newversion/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at E:/FPGA_xilinx_vivado_newversion/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at E:/FPGA_xilinx_vivado_newversion/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at E:/FPGA_xilinx_vivado_newversion/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/FPGA_xilinx_vivado_newversion/Vivado/2022.1/data/ip'.
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0
set_property -dict [list CONFIG.CLKOUT2_USED {true} CONFIG.CLK_OUT1_PORT {clk_33m} CONFIG.CLK_OUT2_PORT {clk_50m} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {33.3} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {50} CONFIG.MMCM_DIVCLK_DIVIDE {4} CONFIG.MMCM_CLKFBOUT_MULT_F {46.125} CONFIG.MMCM_CLKOUT0_DIVIDE_F {34.625} CONFIG.MMCM_CLKOUT1_DIVIDE {23} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT1_JITTER {225.303} CONFIG.CLKOUT1_PHASE_ERROR {224.002} CONFIG.CLKOUT2_JITTER {207.698} CONFIG.CLKOUT2_PHASE_ERROR {224.002}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files d:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  d:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files d:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs clk_wiz_0_synth_1 -jobs 16
[Sun Aug 14 17:16:18 2022] Launched clk_wiz_0_synth_1...
Run output will be captured here: D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files d:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.ip_user_files/sim_scripts -ip_user_files_dir D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.ip_user_files -ipstatic_source_dir D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/xilinx_FPGA_prj/modelsim_lib} {questa=D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.cache/compile_simlib/questa} {riviera=D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.cache/compile_simlib/riviera} {activehdl=D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
add_files -norecurse {D:/xilinx_FPGA_prj/lcd_touchpad/rtl/touch_driver.v D:/xilinx_FPGA_prj/lcd_touchpad/rtl/pix_data_gen.v D:/xilinx_FPGA_prj/lcd_touchpad/rtl/iic_ctrl.v D:/xilinx_FPGA_prj/lcd_touchpad/rtl/lcd_touchpad.v {D:/xilinx_FPGA_prj/lcd_touchpad/rtl/tft_ctrl .v}}
WARNING: [filemgmt 56-12] File 'D:/xilinx_FPGA_prj/lcd_touchpad/rtl/touch_driver.v' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1160] Copying file D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.runs/synth_1/touch_driver.dcp to D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs synth_1 -jobs 16
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/xilinx_FPGA_prj/lcd_touchpad/rtl/pix_data_gen.v:45]
[Sun Aug 14 17:43:38 2022] Launched synth_1...
Run output will be captured here: D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 16
[Sun Aug 14 17:45:16 2022] Launched synth_1...
Run output will be captured here: D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.srcs/utils_1/imports/synth_1/touch_driver.dcp with file D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.runs/synth_1/lcd_touchpad.dcp
launch_runs synth_1 -jobs 16
[Sun Aug 14 17:46:42 2022] Launched synth_1...
Run output will be captured here: D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.runs/synth_1/runme.log
file mkdir D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.srcs/constrs_1
file mkdir D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.srcs/constrs_1/new
close [ open D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.srcs/constrs_1/new/lcd_touchpad.xdc w ]
add_files -fileset constrs_1 D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.srcs/constrs_1/new/lcd_touchpad.xdc
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.srcs/utils_1/imports/synth_1/touch_driver.dcp with file D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.runs/synth_1/lcd_touchpad.dcp
launch_runs synth_1 -jobs 16
[Sun Aug 14 17:49:19 2022] Launched synth_1...
Run output will be captured here: D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.runs/synth_1/runme.log
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-2
Top: lcd_touchpad
INFO: [Device 21-403] Loading part xc7z020clg400-2
WARNING: [Synth 8-9887] parameter declaration becomes local in 'touch_driver' with formal parameter declaration list [D:/xilinx_FPGA_prj/lcd_touchpad/rtl/touch_driver.v:32]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2091.770 ; gain = 377.551
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lcd_touchpad' [D:/xilinx_FPGA_prj/lcd_touchpad/rtl/lcd_touchpad.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/.Xil/Vivado-8564-Zou/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/.Xil/Vivado-8564-Zou/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'iic_ctrl' [D:/xilinx_FPGA_prj/lcd_touchpad/rtl/iic_ctrl.v:1]
INFO: [Synth 8-226] default block is never used [D:/xilinx_FPGA_prj/lcd_touchpad/rtl/iic_ctrl.v:119]
INFO: [Synth 8-6155] done synthesizing module 'iic_ctrl' (0#1) [D:/xilinx_FPGA_prj/lcd_touchpad/rtl/iic_ctrl.v:1]
INFO: [Synth 8-6157] synthesizing module 'touch_driver' [D:/xilinx_FPGA_prj/lcd_touchpad/rtl/touch_driver.v:1]
	Parameter DEV_ADDR bound to: 7'b0010100 
	Parameter ADDR_NUM bound to: 1'b1 
	Parameter STATE_REG_ADDR bound to: 16'b1000000101001110 
	Parameter LOC_START_ADDR bound to: 16'b1000000101010000 
	Parameter CNT_MS_MAX bound to: 16'b1100001101001111 
INFO: [Synth 8-6155] done synthesizing module 'touch_driver' (0#1) [D:/xilinx_FPGA_prj/lcd_touchpad/rtl/touch_driver.v:1]
INFO: [Synth 8-6157] synthesizing module 'pix_data_gen' [D:/xilinx_FPGA_prj/lcd_touchpad/rtl/pix_data_gen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pix_data_gen' (0#1) [D:/xilinx_FPGA_prj/lcd_touchpad/rtl/pix_data_gen.v:1]
WARNING: [Synth 8-689] width (1) of port connection 'pix_data' does not match port width (16) of module 'pix_data_gen' [D:/xilinx_FPGA_prj/lcd_touchpad/rtl/lcd_touchpad.v:112]
INFO: [Synth 8-6157] synthesizing module 'tft_ctrl' [D:/xilinx_FPGA_prj/lcd_touchpad/rtl/tft_ctrl .v:1]
INFO: [Synth 8-6155] done synthesizing module 'tft_ctrl' (0#1) [D:/xilinx_FPGA_prj/lcd_touchpad/rtl/tft_ctrl .v:1]
INFO: [Synth 8-6155] done synthesizing module 'lcd_touchpad' (0#1) [D:/xilinx_FPGA_prj/lcd_touchpad/rtl/lcd_touchpad.v:1]
WARNING: [Synth 8-3917] design lcd_touchpad has port tft_rgb[18] driven by constant 0
WARNING: [Synth 8-3917] design lcd_touchpad has port tft_rgb[17] driven by constant 0
WARNING: [Synth 8-3917] design lcd_touchpad has port tft_rgb[16] driven by constant 0
WARNING: [Synth 8-3917] design lcd_touchpad has port tft_rgb[9] driven by constant 0
WARNING: [Synth 8-3917] design lcd_touchpad has port tft_rgb[8] driven by constant 0
WARNING: [Synth 8-3917] design lcd_touchpad has port tft_rgb[2] driven by constant 0
WARNING: [Synth 8-3917] design lcd_touchpad has port tft_rgb[1] driven by constant 0
WARNING: [Synth 8-3917] design lcd_touchpad has port tft_rgb[0] driven by constant 0
WARNING: [Synth 8-7129] Port pix_y[9] in module pix_data_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port pix_y[8] in module pix_data_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port pix_y[7] in module pix_data_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port pix_y[6] in module pix_data_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port pix_y[5] in module pix_data_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port pix_y[4] in module pix_data_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port pix_y[3] in module pix_data_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port pix_y[2] in module pix_data_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port pix_y[1] in module pix_data_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port pix_y[0] in module pix_data_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port touch_y_loc[15] in module pix_data_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port touch_y_loc[14] in module pix_data_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port touch_y_loc[13] in module pix_data_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port touch_y_loc[12] in module pix_data_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port touch_y_loc[11] in module pix_data_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port touch_y_loc[10] in module pix_data_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port touch_y_loc[9] in module pix_data_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port touch_y_loc[8] in module pix_data_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port touch_y_loc[7] in module pix_data_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port touch_y_loc[6] in module pix_data_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port touch_y_loc[5] in module pix_data_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port touch_y_loc[4] in module pix_data_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port touch_y_loc[3] in module pix_data_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port touch_y_loc[2] in module pix_data_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port touch_y_loc[1] in module pix_data_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port touch_y_loc[0] in module pix_data_gen is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2181.277 ; gain = 467.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2199.203 ; gain = 484.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2199.203 ; gain = 484.984
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_gen_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2220.809 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_gen_inst/inst'
Finished Parsing XDC File [d:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_gen_inst/inst'
Parsing XDC File [d:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_gen_inst/inst'
Finished Parsing XDC File [d:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_gen_inst/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lcd_touchpad_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lcd_touchpad_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.srcs/constrs_1/new/lcd_touchpad.xdc]
WARNING: [Vivado 12-584] No ports matched 'sys_clk'. [D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.srcs/constrs_1/new/lcd_touchpad.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'sys_rst_n'. [D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.srcs/constrs_1/new/lcd_touchpad.xdc:2]
Finished Parsing XDC File [D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.srcs/constrs_1/new/lcd_touchpad.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.srcs/constrs_1/new/lcd_touchpad.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/lcd_touchpad_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2321.469 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2373.535 ; gain = 659.316
22 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2373.535 ; gain = 745.852
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_gen_inst/inst'
Finished Parsing XDC File [d:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_gen_inst/inst'
Parsing XDC File [d:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_gen_inst/inst'
Finished Parsing XDC File [d:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_gen_inst/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lcd_touchpad_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lcd_touchpad_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.srcs/constrs_1/new/lcd_touchpad.xdc]
Finished Parsing XDC File [D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.srcs/constrs_1/new/lcd_touchpad.xdc]
Completed Processing XDC Constraints

reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.srcs/utils_1/imports/synth_1/touch_driver.dcp with file D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.runs/synth_1/lcd_touchpad.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Aug 14 17:52:13 2022] Launched synth_1...
Run output will be captured here: D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.runs/synth_1/runme.log
[Sun Aug 14 17:52:13 2022] Launched impl_1...
Run output will be captured here: D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.runs/impl_1/runme.log
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2397.785 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2735.430 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2735.430 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2735.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2804.160 ; gain = 406.375
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.srcs/utils_1/imports/synth_1/touch_driver.dcp with file D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.runs/synth_1/lcd_touchpad.dcp
launch_runs impl_1 -jobs 16
[Sun Aug 14 17:59:38 2022] Launched synth_1...
Run output will be captured here: D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.runs/synth_1/runme.log
[Sun Aug 14 17:59:38 2022] Launched impl_1...
Run output will be captured here: D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.runs/impl_1/runme.log
close_design
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Aug 14 18:33:46 2022] Launched impl_1...
Run output will be captured here: D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.1
  **** Build date : Apr 18 2022 at 16:02:36
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.1.0
  ****** Build date   : Apr 13 2022-03:12:08
    **** Build number : 2022.1.1649790728
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2968.133 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.runs/impl_1/lcd_touchpad.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.runs/impl_1/lcd_touchpad.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 4826.586 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 5028.820 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 5028.820 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5028.820 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.srcs/utils_1/imports/synth_1/touch_driver.dcp with file D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.runs/synth_1/lcd_touchpad.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.runs/synth_1

launch_runs synth_1 -jobs 16
[Sun Aug 14 18:49:54 2022] Launched synth_1...
Run output will be captured here: D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.runs/synth_1

launch_runs synth_1 -jobs 16
[Sun Aug 14 18:52:24 2022] Launched synth_1...
Run output will be captured here: D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Sun Aug 14 18:53:44 2022] Launched impl_1...
Run output will be captured here: D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.runs/impl_1/runme.log
reset_run impl_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs impl_1 -jobs 16
[Sun Aug 14 18:53:52 2022] Launched impl_1...
Run output will be captured here: D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Aug 14 18:56:40 2022] Launched impl_1...
Run output will be captured here: D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.runs/impl_1/lcd_touchpad.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-2
Top: lcd_touchpad
WARNING: [Synth 8-9887] parameter declaration becomes local in 'touch_driver' with formal parameter declaration list [D:/xilinx_FPGA_prj/lcd_touchpad/rtl/touch_driver.v:32]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 5142.195 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lcd_touchpad' [D:/xilinx_FPGA_prj/lcd_touchpad/rtl/lcd_touchpad.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/.Xil/Vivado-8564-Zou/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/.Xil/Vivado-8564-Zou/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'iic_ctrl' [D:/xilinx_FPGA_prj/lcd_touchpad/rtl/iic_ctrl.v:1]
INFO: [Synth 8-226] default block is never used [D:/xilinx_FPGA_prj/lcd_touchpad/rtl/iic_ctrl.v:119]
INFO: [Synth 8-6155] done synthesizing module 'iic_ctrl' (0#1) [D:/xilinx_FPGA_prj/lcd_touchpad/rtl/iic_ctrl.v:1]
INFO: [Synth 8-6157] synthesizing module 'touch_driver' [D:/xilinx_FPGA_prj/lcd_touchpad/rtl/touch_driver.v:1]
	Parameter DEV_ADDR bound to: 7'b0010100 
	Parameter ADDR_NUM bound to: 1'b1 
	Parameter STATE_REG_ADDR bound to: 16'b1000000101001110 
	Parameter LOC_START_ADDR bound to: 16'b1000000101010000 
	Parameter CNT_MS_MAX bound to: 16'b1100001101001111 
INFO: [Synth 8-6155] done synthesizing module 'touch_driver' (0#1) [D:/xilinx_FPGA_prj/lcd_touchpad/rtl/touch_driver.v:1]
INFO: [Synth 8-6157] synthesizing module 'pix_data_gen' [D:/xilinx_FPGA_prj/lcd_touchpad/rtl/pix_data_gen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pix_data_gen' (0#1) [D:/xilinx_FPGA_prj/lcd_touchpad/rtl/pix_data_gen.v:1]
INFO: [Synth 8-6157] synthesizing module 'tft_ctrl' [D:/xilinx_FPGA_prj/lcd_touchpad/rtl/tft_ctrl .v:1]
INFO: [Synth 8-6155] done synthesizing module 'tft_ctrl' (0#1) [D:/xilinx_FPGA_prj/lcd_touchpad/rtl/tft_ctrl .v:1]
INFO: [Synth 8-6155] done synthesizing module 'lcd_touchpad' (0#1) [D:/xilinx_FPGA_prj/lcd_touchpad/rtl/lcd_touchpad.v:1]
WARNING: [Synth 8-6014] Unused sequential element touch_y_loc_reg_reg was removed.  [D:/xilinx_FPGA_prj/lcd_touchpad/rtl/pix_data_gen.v:45]
WARNING: [Synth 8-3917] design lcd_touchpad has port tft_rgb[18] driven by constant 0
WARNING: [Synth 8-3917] design lcd_touchpad has port tft_rgb[17] driven by constant 0
WARNING: [Synth 8-3917] design lcd_touchpad has port tft_rgb[16] driven by constant 0
WARNING: [Synth 8-3917] design lcd_touchpad has port tft_rgb[9] driven by constant 0
WARNING: [Synth 8-3917] design lcd_touchpad has port tft_rgb[8] driven by constant 0
WARNING: [Synth 8-3917] design lcd_touchpad has port tft_rgb[2] driven by constant 0
WARNING: [Synth 8-3917] design lcd_touchpad has port tft_rgb[1] driven by constant 0
WARNING: [Synth 8-3917] design lcd_touchpad has port tft_rgb[0] driven by constant 0
WARNING: [Synth 8-7129] Port pix_y[9] in module pix_data_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port pix_y[8] in module pix_data_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port pix_y[7] in module pix_data_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port pix_y[6] in module pix_data_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port pix_y[5] in module pix_data_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port pix_y[4] in module pix_data_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port pix_y[3] in module pix_data_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port pix_y[2] in module pix_data_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port pix_y[1] in module pix_data_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port pix_y[0] in module pix_data_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port touch_y_loc[15] in module pix_data_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port touch_y_loc[14] in module pix_data_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port touch_y_loc[13] in module pix_data_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port touch_y_loc[12] in module pix_data_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port touch_y_loc[11] in module pix_data_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port touch_y_loc[10] in module pix_data_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port touch_y_loc[9] in module pix_data_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port touch_y_loc[8] in module pix_data_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port touch_y_loc[7] in module pix_data_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port touch_y_loc[6] in module pix_data_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port touch_y_loc[5] in module pix_data_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port touch_y_loc[4] in module pix_data_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port touch_y_loc[3] in module pix_data_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port touch_y_loc[2] in module pix_data_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port touch_y_loc[1] in module pix_data_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port touch_y_loc[0] in module pix_data_gen is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 5142.195 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 5142.195 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 5142.195 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_gen_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 5142.195 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_gen_inst/inst'
Finished Parsing XDC File [d:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_gen_inst/inst'
Parsing XDC File [d:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_gen_inst/inst'
Finished Parsing XDC File [d:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_gen_inst/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lcd_touchpad_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lcd_touchpad_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.srcs/constrs_1/new/lcd_touchpad.xdc]
Finished Parsing XDC File [D:/xilinx_FPGA_prj/lcd_touchpad/prj/lcd_touchpad/lcd_touchpad.srcs/constrs_1/new/lcd_touchpad.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5171.621 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 5187.055 ; gain = 44.859
21 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 5187.055 ; gain = 44.859
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 5200.934 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 5314.223 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 5314.223 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5314.223 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Aug 14 22:25:07 2022...
