INFO: [VRFC 10-2263] Analyzing Verilog file "/home/itzzinfinity/Cozy Drive/100daysofRTL/day_039/project_1/project_1.srcs/sources_1/new/watchdog_timer_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module watchdog_timer_
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/itzzinfinity/Cozy Drive/100daysofRTL/day_039/project_1/project_1.srcs/sim_1/new/wdt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wdt_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/itzzinfinity/Cozy Drive/100daysofRTL/day_039/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
