// Seed: 4240485029
module module_0 (
    input  tri id_0,
    output tri id_1
);
  supply1 id_3, id_4;
  assign id_1 = 1;
  wire id_5;
  wire id_6;
  assign id_4 = 1;
  wire id_7, id_8;
endmodule
module module_1 (
    input tri0 id_0,
    output wor id_1,
    output uwire id_2,
    input wand id_3,
    output tri1 id_4,
    input wire id_5,
    input wor id_6,
    input wor id_7,
    output tri1 id_8,
    input wand id_9,
    input tri0 id_10,
    input supply1 id_11,
    output supply1 id_12,
    input tri id_13,
    input tri0 id_14,
    output tri0 id_15
    , id_19,
    input wand id_16,
    input tri0 id_17
    , id_20
);
  assign id_20 = 1;
  module_0(
      id_5, id_1
  );
  assign id_4 = 1 !== 1;
  xnor (
      id_1,
      id_11,
      id_14,
      id_20,
      id_7,
      id_19,
      id_16,
      id_5,
      id_10,
      id_13,
      id_3,
      id_17,
      id_0,
      id_6,
      id_9
  );
endmodule
