/*
 * pmic_34708.h 
 *
 * Copyright 2011 Amazon Technologies, Inc. All Rights Reserved.
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */

#ifndef PMIC_34708_H
#define PMIC_34708_H

enum {
	MC34708_REG_INT_STATUS0 = 0,
	MC34708_REG_INT_MASK0,
	MC34708_REG_INT_SENSE0,
	MC34708_REG_INT_STATUS1,
	MC34708_REG_INT_MASK1,
	MC34708_REG_INT_SENSE1,
	MC34708_REG_POWER_UP_MODE_SENSE,
	MC34708_REG_IDENTIFICATION,
	MC34708_REG_REGULATOR_FAULT_SENSE,
	MC34708_REG_ACC0,
	MC34708_REG_ACC1,
	MC34708_REG_UNUSED0,
	MC34708_REG_UNUSED1,
	MC34708_REG_POWER_CTL0,
	MC34708_REG_POWER_CTL1,
	MC34708_REG_POWER_CTL2,
	MC34708_REG_MEM_A,
	MC34708_REG_MEM_B,
	MC34708_REG_MEM_C,
	MC34708_REG_MEM_D,
	MC34708_REG_RTC_TIME,
	MC34708_REG_RTC_ALARM,
	MC34708_REG_RTC_DAY,
	MC34708_REG_RTC_DAY_ALARM,
	MC34708_REG_SW1AB,
	MC34708_REG_SW2_3,
	MC34708_REG_SW4AB,
	MC34708_REG_SW5,
	MC34708_REG_SW_OP_MODE_1_2,
	MC34708_REG_SW_OP_MODE_3_4_5,
	MC34708_REG_REGULATOR_SETTING0,
	MC34708_REG_SWBST_CTL,
	MC34708_REG_REGULATOR_MODE0,
	MC34708_REG_GPIOLV0_CTL,
	MC34708_REG_GPIOLV1_CTL,
	MC34708_REG_GPIOLV2_CTL,
	MC34708_REG_GPIOLV3_CTL,
	MC34708_REG_USB_TIMING,
	MC34708_REG_USB_BUTTON,
	MC34708_REG_USB_CTL,
	MC34708_REG_USB_DEVICE_TYPE,
	MC34708_REG_UNUSED2,
	MC34708_REG_UNUSED3,
	MC34708_REG_ADC0,
	MC34708_REG_ADC1,
	MC34708_REG_ADC2,
	MC34708_REG_ADC3,
	MC34708_REG_ADC4,
	MC34708_REG_ADC5,
	MC34708_REG_ADC6,
	MC34708_REG_ADC7,
	MC34708_REG_BATTERY_PROFILE,
	MC34708_REG_CHARGER_DEBOUNCE,
	MC34708_REG_CHARGER_SOURCE,
	MC34708_REG_CHARGER_LED_CTL,
	MC34708_REG_PWM_CTL,
	MC34708_REG_UNUSED4,
	MC34708_REG_UNUSED5,
	MC34708_REG_UNUSED6,
	MC34708_REG_UNUSED7,
	MC34708_REG_UNUSED8,
	MC34708_REG_UNUSED9,
	MC34708_REG_UNUSED10,
	MC34708_REG_UNUSED11,
};

enum {
	MC34708_EVENT_ADCDONEI = 0,
	MC34708_EVENT_TSDONEI = 1,
	MC34708_EVENT_TSPENDET = 2,
	MC34708_EVENT_USBDET = 3,
	MC34708_EVENT_AUXDET = 4,
	MC34708_EVENT_USBOVP = 5,
	MC34708_EVENT_AUXOVP = 6,
	MC34708_EVENT_CHRTIMEEXP = 7,
	MC34708_EVENT_BATTOTP = 8,
	MC34708_EVENT_BATTOVP = 9,
	MC34708_EVENT_CHRCMPL = 10,
	MC34708_EVENT_WKVBUSDET = 11,
	MC34708_EVENT_WKAUXDET = 12,
	MC34708_EVENT_LOWBATT = 13,
	MC34708_EVENT_VBUSREGMI = 14,
	MC34708_EVENT_ATTACH = 15,
	MC34708_EVENT_DETACH = 16,
	MC34708_EVENT_KP = 17,
	MC34708_EVENT_LKP = 18,
	MC34708_EVENT_LKR = 19,
	MC34708_EVENT_UKNOWN_ATTA = 20,
	MC34708_EVENT_ADC_CHANGE = 21,
	MC34708_EVENT_STUCK_KEY = 22,
	MC34708_EVENT_STUCK_KEY_RCV = 23,

	MC34708_EVENT_1HZI = 24,
	MC34708_EVENT_TODAI = 25,
	MC34708_EVENT_Unused1 = 26,
	MC34708_EVENT_PWRON1I = 27,
	MC34708_EVENT_PWRON2I = 28,
	MC34708_EVENT_WDIRESETI = 29,
	MC34708_EVENT_SYSRSTI = 30,
	MC34708_EVENT_RTCRSTI = 31,
	MC34708_EVENT_PCI = 32,
	MC34708_EVENT_WARMI = 33,
	MC34708_EVENT_MEMHLDI = 34,
	MC34708_EVENT_Unused2 = 35,
	MC34708_EVENT_THWARNLI = 36,
	MC34708_EVENT_THWARNHI = 37,
	MC34708_EVENT_CLKI = 38,
	MC34708_EVENT_Unused3 = 39,
	MC34708_EVENT_SCPI = 40,
};


/* INTERRUPT SENSE 0 */
#define INT_USBDETS         	(1<<3)

/* INTERRUPT SENSE 1 */
#define TOD			(1<<1)

/* POWER CONTROL 0 */
#define POWER_CTL0_USEROFFSPI	(1<<3)

/* POWER CONTROL 2 */
#define POWER_CTL2_WDIRESET	(1<<12)

/* RTC */
#define RTC_TIME_MASK		(0x1FFFF)
#define RTC_DAY_MASK		(0x7FFF)

#define USB_DEVICE_TYPE_FACTORY (1<<16)

#define CHARGING_HOST		0x1	/* Host charging with PHY active (80 mA)*/
#define CHARGING_USB_HIGH	0x5	/* Host charging after enumeration (480 mA)*/
#define CHARGING_THIRD_PARTY	0x5	/* Third party chargers (480 mA)*/
#define CHARGING_WALL		0xA	/* Wall charging (880 mA)*/

/* ADC 0 */
#define ADC_WAIT_TSI_0		0x001400

#define ADC_INC                 0x030000
#define ADC_BIS                 0x800000
#define ADC_CHRGRAW_D5          0x008000

/* ADC 1 */
#define ADC_EN                  0x000001
#define ADC_SGL_CH              0x000002
#define ADC_ADSEL               0x000008
#define ADC_CH_0_POS            5
#define ADC_CH_0_MASK           0x0000E0
#define ADC_CH_1_POS            8
#define ADC_CH_1_MASK           0x000700
#define ADC_DELAY_POS           11
#define ADC_DELAY_MASK          0x07F800
#define ADC_ATO                 0x080000
#define ASC_ADC                 0x100000
#define ADC_WAIT_TSI_1		0x300001
#define ADC_NO_ADTRIG           0x200000

/* ADC 2 - 4 */
#define ADD1_RESULT_MASK        0x00000FFC
#define ADD2_RESULT_MASK        0x00FFC000
#define ADC_TS_MASK             0x00FFCFFC

#define ADC_WCOMP               0x040000
#define ADC_WCOMP_H_POS         0
#define ADC_WCOMP_L_POS         9
#define ADC_WCOMP_H_MASK        0x00003F
#define ADC_WCOMP_L_MASK        0x007E00

#define ADC_MODE_MASK           0x00003F

#endif
