<SDCCLIB>

<INDEX>
     14902
<MODULE>
pllrange 9
G$AX5042_PINCFG3$0$0
G$LPXOSCGM$0$0
G$IP_5$0$0
G$EIP_0$0$0
_MISCCTRL
_AX5042_FREQ0
_AX5042_PWRMODE
_AX5042_XTALOSC
_AX5042_FECNB
_AX5042_IFFREQHINB
_ANALOGCOMP
_DIRB
_IC0MODE
_IC1STATUS
_OC0COMP0
_E2IP_2
_IE_4
G$AX5042_AGCCOUNTER$0$0
G$XTALREADY$0$0
G$FRCOSCFREQ$0$0
G$IP_6$0$0
G$EIP_1$0$0
G$NVDATA0$0$0
G$DBGLNKSTAT$0$0
_AX5042_FREQ1
_DIRC
_IC1MODE
_OC0COMP1
_OC1COMP0
_E2IP_3
_EIE_0
_IE_5
G$AX5042_CICDECHI$0$0
G$LPOSCFREQ$0$0
G$IP_7$0$0
G$EIP_2$0$0
G$NVDATA1$0$0
G$NVADDR0$0$0
_XTALAMPL
_AX5042_FREQ2
_AX5042_PHASEGAINNB
_SP
_OC1COMP1
_E2IP_4
_EIE_1
_IE_6
G$AX5042_REFNB$0$0
G$EIP_3$0$0
G$NVADDR1$0$0
G$PCON$0$0
_AX5042_DATARATELO
_AX5042_FREQ3
_AX5042_FREQUENCYGAINNB
_AX5042_TXBITRATEMIDNB
_IC0CAPT
_E2IP_5
_EIE_2
_IE_7
G$AX5042_XTALOSCNB$0$0
G$AX5042_PWRMODENB$0$0
G$AX5042_FREQ0NB$0$0
G$AX5042_PLLRANGING$0$0
G$EIP_4$0$0
G$OC0COMP$0$0
G$DIRR$0$0
_AX5042_PLLLOOP
_AX5042_AGCTARGETNB
_AX5042_TXBITRATELONB
_IC1CAPT
_SPCLKSRC
_E2IP_6
_EIE_3
_OV
G$AX5042_FREQ1NB$0$0
G$PALTA$0$0
G$EIP_5$0$0
G$WDTRESET$0$0
G$OC1COMP$0$0
_ADCCH0VAL
_AX5042_MODULATORMISC
_OC0STATUS
_E2IP_7
_EIE_4
G$AX5042_FREQ2NB$0$0
G$AX5042_TRKFREQHI$0$0
G$PALTB$0$0
G$ANALOGA$0$0
G$EIP_6$0$0
_ADCCH1VAL
_FRCOSCPER
_DPS
_OC0MODE
_OC1STATUS
_WTSTAT
_EIE_5
G$AX5042_FREQ3NB$0$0
G$AX5042_DATARATELONB$0$0
G$AX5042_TRKAMPLITUDELO$0$0
G$AX5042_AGCDECAY$0$0
G$PALTC$0$0
G$ADCTUNE0$0$0
G$EIP_7$0$0
_ADCCH2VAL
_LPOSCPER
_AX5042_TXPWR
_AX5042_IRQREQUESTNB
_PINA
_OC1MODE
_T0STATUS
_EIE_6
_IP_0
G$AX5042_PLLLOOPNB$0$0
G$AX5042_FECSTATUS$0$0
G$FRCOSCCTRL$0$0
G$ADCTUNE1$0$0
G$XPAGE$0$0
_ADCCH3VAL
_RADIOMUX
_AX5042_RXMISCNB
_PINB
_OC0PIN
_T0CNT
_T0MODE
_T1STATUS
_U0STATUS
_EIE_7
_IP_1
G$AX5042_MODULATORMISCNB$0$0
G$AX5042_TRKPHASEHI$0$0
G$AX5042_FSKDEV0$0$0
G$FRCOSCCONFIG$0$0
G$ADCTUNE2$0$0
G$F0$0$0
G$RADIOACC$0$0
_FRCOSCKFILT0
_RADIOFDATAADDR
_AX5042_TRKAMPLITUDEHI
_AX5042_DATARATEHINB
_DPTR0
_PINC
_OC1PIN
_T1CNT
_T1MODE
_T2STATUS
_U0MODE
_U1STATUS
_WTIRQEN
_IP_2
G$AX5042_IFMODE$0$0
G$AX5042_FSKDEV1$0$0
G$AX5042_ADCMISC$0$0
G$LPOSCCONFIG$0$0
G$PINA_0$0$0
G$F1$0$0
G$T0PERIOD0$0$0
_FRCOSCKFILT1
_LPOSCKFILT0
_AX5042_PINCFG1
_AX5042_IFFREQLONB
_AX5042_IRQMASKNB
_DPTR1
_RADIOSTAT
_T2CNT
_T2MODE
_U1MODE
_IP_3
G$AX5042_TXPWRNB$0$0
G$AX5042_FSKDEV2$0$0
G$SCRATCH0$0$0
G$DMA0CONFIG$0$0
G$PINB_0$0$0
G$PINA_1$0$0
G$T1PERIOD0$0$0
G$T0PERIOD1$0$0
_LPOSCKFILT1
_AX5042_IRQINVERSION
_AX5042_PINCFG2
_AX5042_PLLRNGCLK
_AX5042_PLLVCOINB
_IP_4
G$AX5042_CICDECLO$0$0
G$AX5042_APEOVERRIDE$0$0
G$SCRATCH1$0$0
G$DMA1CONFIG$0$0
G$PINC_0$0$0
G$PINB_1$0$0
G$PINA_2$0$0
G$T2PERIOD0$0$0
G$T1PERIOD1$0$0
G$RADIODATA0$0$0
G$PINR$0$0
G$ADCCH0CONFIG$0$0
_LPXOSCGM
_AX5042_PINCFG3
_EIP_0
_IP_5
G$AX5042_TRKAMPLITUDEHINB$0$0
G$SCRATCH2$0$0
G$PINCHGA$0$0
G$FRCOSCKFILT$0$0
G$PINC_1$0$0
G$PINB_2$0$0
G$PINA_3$0$0
G$U0CTRL$0$0
G$T2PERIOD1$0$0
G$RADIODATA1$0$0
G$RADIOADDR0$0$0
G$CLKCON$0$0
G$ADCCH1CONFIG$0$0
G$PSW$0$0
_FRCOSCFREQ
_XTALREADY
_AX5042_AGCCOUNTER
_DBGLNKSTAT
_NVDATA0
_EIP_1
_IP_6
G$AX5042_PINCFG1NB$0$0
G$AX5042_TXDSPMODE$0$0
G$AX5042_TIMINGGAINHI$0$0
G$SCRATCH3$0$0
G$LPOSCKFILT$0$0
G$PINCHGB$0$0
G$PINC_2$0$0
G$PINB_3$0$0
G$PINA_4$0$0
G$U1CTRL$0$0
G$RADIODATA2$0$0
G$RADIOADDR1$0$0
G$ADCCH2CONFIG$0$0
_LPOSCFREQ
_AX5042_CICDECHI
_NVADDR0
_NVDATA1
_EIP_2
_IP_7
G$AX5042_PLLRNGCLKNB$0$0
G$AX5042_PINCFG2NB$0$0
G$AX5042_IRQINVERSIONNB$0$0
G$RADIOFSTATADDR0$0$0
G$PINCHGC$0$0
G$PINC_3$0$0
G$PINB_4$0$0
G$PINA_5$0$0
G$WTCFGA$0$0
G$RADIODATA3$0$0
G$ADCCH3CONFIG$0$0
_AX5042_REFNB
_PCON
_NVADDR1
_EIP_3
G$AX5042_PINCFG3NB$0$0
G$AX5042_TRKFREQLO$0$0
G$RADIOFSTATADDR1$0$0
G$PINC_4$0$0
G$PINB_5$0$0
G$PINA_6$0$0
G$WTCFGB$0$0
_AX5042_PLLRANGING
_AX5042_FREQ0NB
_AX5042_PWRMODENB
_AX5042_XTALOSCNB
_DIRR
_OC0COMP
_EIP_4
G$AX5042_AGCCOUNTERNB$0$0
G$AX5042_PLLRNGMISC$0$0
G$SILICONREV$0$0
G$INTCHGA$0$0
G$PINC_5$0$0
G$PINB_6$0$0
G$PINA_7$0$0
G$U0SHREG$0$0
G$NVDATA$0$0
G$ADCCONV$0$0
_PALTA
_AX5042_FREQ1NB
_OC1COMP
_WDTRESET
_EIP_5
G$AX5042_CICDECHINB$0$0
G$AX5042_MODULATION$0$0
G$AX5042_CRCINIT0$0$0
G$INTCHGB$0$0
G$PINC_6$0$0
G$PINB_7$0$0
G$WDTCFG$0$0
G$U1SHREG$0$0
G$NVADDR$0$0
_ANALOGA
_PALTB
_AX5042_TRKFREQHI
_AX5042_FREQ2NB
_EIP_6
G$AX5042_TRKPHASELO$0$0
G$AX5042_CRCINIT1$0$0
G$OSCCALIB$0$0
G$INTCHGC$0$0
G$PINC_7$0$0
_ADCTUNE0
_PALTC
_AX5042_AGCDECAY
_AX5042_TRKAMPLITUDELO
_AX5042_DATARATELONB
_AX5042_FREQ3NB
_EIP_7
G$AX5042_PLLRANGINGNB$0$0
G$AX5042_FIFODATA$0$0
G$AX5042_CRCINIT2$0$0
G$WTCNTA0$0$0
_ADCTUNE1
_FRCOSCCTRL
_AX5042_FECSTATUS
_AX5042_PLLLOOPNB
_XPAGE
G$AX5042_CRCINIT3$0$0
G$WTCNTB0$0$0
G$WTCNTA1$0$0
G$B$0$0
_ADCTUNE2
_FRCOSCCONFIG
_AX5042_FSKDEV0
_AX5042_TRKPHASEHI
_AX5042_MODULATORMISCNB
_RADIOACC
_F0
G$AX5042_TRKFREQHINB$0$0
G$AX5042_SILICONREVISION$0$0
G$WTCNTB1$0$0
_LPOSCCONFIG
_AX5042_ADCMISC
_AX5042_FSKDEV1
_AX5042_IFMODE
_T0PERIOD0
_F1
_PINA_0
G$AX5042_TRKAMPLITUDELONB$0$0
G$AX5042_AGCDECAYNB$0$0
G$AC$0$0
_DMA0CONFIG
_SCRATCH0
_AX5042_FSKDEV2
_AX5042_TXPWRNB
_T0PERIOD1
_T1PERIOD0
_PINA_1
_PINB_0
G$AX5042_FECSTATUSNB$0$0
G$AX5042_TIMINGGAINLO$0$0
G$E2IE$0$0
_DMA1CONFIG
_SCRATCH1
_AX5042_APEOVERRIDE
_AX5042_CICDECLO
_ADCCH0CONFIG
_PINR
_RADIODATA0
_T1PERIOD1
_T2PERIOD0
_PINA_2
_PINB_1
_PINC_0
G$AX5042_TRKPHASEHINB$0$0
G$AX5042_FSKDEV0NB$0$0
G$AX5042_FREQUENCYGAIN2$0$0
G$AX5042_AGCATTACK$0$0
G$EA$0$0
G$T0CLKSRC$0$0
G$PORTA$0$0
_FRCOSCKFILT
_PINCHGA
_SCRATCH2
_AX5042_TRKAMPLITUDEHINB
_PSW
_ADCCH1CONFIG
_CLKCON
_RADIOADDR0
_RADIODATA1
_T2PERIOD1
_U0CTRL
_PINA_3
_PINB_2
_PINC_1
G$AX5042_IFMODENB$0$0
G$AX5042_FSKDEV1NB$0$0
G$AX5042_ADCMISCNB$0$0
G$AX5042_FRAMING$0$0
G$AX5042_AMPLITUDEGAIN$0$0
G$T1CLKSRC$0$0
G$T0PERIOD$0$0
G$SPSTATUS$0$0
G$PORTB$0$0
G$ACC$0$0
_PINCHGB
_LPOSCKFILT
_SCRATCH3
_AX5042_TIMINGGAINHI
_AX5042_TXDSPMODE
_AX5042_PINCFG1NB
_ADCCH2CONFIG
_RADIOADDR1
_RADIODATA2
_U1CTRL
_PINA_4
_PINB_3
_PINC_2
G$AX5042_FSKDEV2NB$0$0
G$AX5042_FIFOCONTROL$0$0
G$T2CLKSRC$0$0
G$T1PERIOD$0$0
G$SPMODE$0$0
G$NVSTATUS$0$0
G$PORTC$0$0
_PINCHGC
_RADIOFSTATADDR0
_AX5042_IRQINVERSIONNB
_AX5042_PINCFG2NB
_AX5042_PLLRNGCLKNB
_ADCCH3CONFIG
_RADIODATA3
_WTCFGA
_PINA_5
_PINB_4
_PINC_3
G$AX5042_CICDECLONB$0$0
G$AX5042_APEOVERRIDENB$0$0
G$OSCFORCERUN$0$0
G$T2PERIOD$0$0
G$RADIODATA$0$0
_RADIOFSTATADDR1
_AX5042_TRKFREQLO
_AX5042_PINCFG3NB
_WTCFGB
_PINA_6
_PINB_5
_PINC_4
G$AX5042_ENCODING$0$0
G$RADIOADDR$0$0
G$ADCCLKSRC$0$0
_INTCHGA
_SILICONREV
_AX5042_PLLRNGMISC
_AX5042_AGCCOUNTERNB
_ADCCONV
_NVDATA
_U0SHREG
_PINA_7
_PINB_6
_PINC_5
G$AX5042_TXDSPMODENB$0$0
G$AX5042_TIMINGGAINHINB$0$0
G$AX5042_TXBITRATEHI$0$0
G$AX5042_SCRATCH$0$0
G$PINSEL$0$0
G$WTEVTA0$0$0
_INTCHGB
_AX5042_CRCINIT0
_AX5042_MODULATION
_AX5042_CICDECHINB
_NVADDR
_U1SHREG
_WDTCFG
_PINB_7
_PINC_6
.__.ABS.
G$RADIOFSTATADDR$0$0
G$WTEVTB0$0$0
G$WTEVTA1$0$0
_INTCHGC
_OSCCALIB
_AX5042_CRCINIT1
_AX5042_TRKPHASELO
_PINC_7
G$AX5042_TRKFREQLONB$0$0
G$FRCOSCREF0$0$0
G$DMA0ADDR0$0$0
G$WTEVTC0$0$0
G$WTEVTB1$0$0
G$NVKEY$0$0
G$DPH1$0$0
_AX5042_CRCINIT2
_AX5042_FIFODATA
_AX5042_PLLRANGINGNB
_WTCNTA0
G$AX5042_PLLRNGMISCNB$0$0
G$AX5042_FECSYNC$0$0
G$LPOSCREF0$0$0
G$FRCOSCREF1$0$0
G$DMA1ADDR0$0$0
G$DMA0ADDR1$0$0
G$WTEVTD0$0$0
G$WTEVTC1$0$0
G$IE$0$0
_AX5042_CRCINIT3
_B
_WTCNTA1
_WTCNTB0
G$AX5042_MODULATIONNB$0$0
G$AX5042_CRCINIT0NB$0$0
G$AX5042_DSPMODE$0$0
G$LPOSCREF1$0$0
G$DMA1ADDR1$0$0
G$WTEVTD1$0$0
G$DBGLNKBUF$0$0
_AX5042_SILICONREVISION
_AX5042_TRKFREQHINB
_WTCNTB1
G$AX5042_TRKPHASELONB$0$0
G$AX5042_CRCINIT1NB$0$0
G$AX5042_CICSHIFT$0$0
G$P$0$0
G$E2IP$0$0
_AX5042_AGCDECAYNB
_AX5042_TRKAMPLITUDELONB
_AC
G$AX5042_FIFODATANB$0$0
G$AX5042_CRCINIT2NB$0$0
G$AX5042_IFFREQHI$0$0
G$AX5042_FEC$0$0
G$B_0$0$0
G$WTCNTA$0$0
G$CODECONFIG$0$0
G$DPL1$0$0
_AX5042_TIMINGGAINLO
_AX5042_FECSTATUSNB
_E2IE
G$AX5042_CRCINIT3NB$0$0
G$B_1$0$0
G$WTCNTB$0$0
_AX5042_AGCATTACK
_AX5042_FREQUENCYGAIN2
_AX5042_FSKDEV0NB
_AX5042_TRKPHASEHINB
_PORTA
_T0CLKSRC
_EA
G$AX5042_SILICONREVISIONNB$0$0
G$AX5042_PHASEGAIN$0$0
G$B_2$0$0
G$WTCNTR1$0$0
G$EIE$0$0
_AX5042_AMPLITUDEGAIN
_AX5042_FRAMING
_AX5042_ADCMISCNB
_AX5042_FSKDEV1NB
_AX5042_IFMODENB
_ACC
_PORTB
_SPSTATUS
_T0PERIOD
_T1CLKSRC
G$AX5042_TXBITRATEMID$0$0
G$AX5042_FREQUENCYGAIN$0$0
G$E2IE_0$0$0
G$B_3$0$0
G$IC0CAPT0$0$0
G$_XPAGE$0$0
_AX5042_FIFOCONTROL
_AX5042_FSKDEV2NB
_PORTC
_NVSTATUS
_SPMODE
_T1PERIOD
_T2CLKSRC
G$AX5042_TIMINGGAINLONB$0$0
G$AX5042_TXBITRATELO$0$0
G$AX5042_AGCTARGET$0$0
G$PORTA_0$0$0
G$RS0$0$0
G$E2IE_1$0$0
G$B_4$0$0
G$IC1CAPT0$0$0
G$IC0CAPT1$0$0
_OSCFORCERUN
_AX5042_APEOVERRIDENB
_AX5042_CICDECLONB
_RADIODATA
_T2PERIOD
G$AX5042_FREQUENCYGAIN2NB$0$0
G$AX5042_AGCATTACKNB$0$0
G$GPIOENABLE$0$0
G$ADCCH0VAL0$0$0
G$PORTB_0$0$0
G$PORTA_1$0$0
G$RS1$0$0
G$E2IE_2$0$0
G$B_5$0$0
G$ACC_0$0$0
G$IC1CAPT1$0$0
G$CLKSTAT$0$0
_AX5042_ENCODING
_ADCCLKSRC
_RADIOADDR
G$AX5042_FRAMINGNB$0$0
G$AX5042_AMPLITUDEGAINNB$0$0
G$FRCOSCPER0$0$0
G$ADCCH1VAL0$0$0
G$ADCCH0VAL1$0$0
G$PORTC_0$0$0
G$PORTB_1$0$0
G$PORTA_2$0$0
G$E2IE_3$0$0
G$B_6$0$0
G$ACC_1$0$0
G$PORTR$0$0
_PINSEL
_AX5042_SCRATCH
_AX5042_TXBITRATEHI
_AX5042_TIMINGGAINHINB
_AX5042_TXDSPMODENB
_WTEVTA0
G$AX5042_FIFOCONTROLNB$0$0
G$AX5042_IRQREQUEST$0$0
G$LPOSCPER0$0$0
G$FRCOSCPER1$0$0
G$ADCCH2VAL0$0$0
G$ADCCH1VAL1$0$0
G$PORTC_1$0$0
G$PORTB_2$0$0
G$PORTA_3$0$0
G$E2IE_4$0$0
G$B_7$0$0
G$ACC_2$0$0
_RADIOFSTATADDR
_WTEVTA1
_WTEVTB0
G$AX5042_RXMISC$0$0
G$LPOSCPER1$0$0
G$ADCCH3VAL0$0$0
G$ADCCH2VAL1$0$0
G$PORTC_2$0$0
G$PORTB_3$0$0
G$PORTA_4$0$0
G$E2IE_5$0$0
G$ACC_3$0$0
G$T0CNT0$0$0
G$IP$0$0
_DMA0ADDR0
_FRCOSCREF0
_AX5042_TRKFREQLONB
_DPH1
_NVKEY
_WTEVTB1
_WTEVTC0
G$AX5042_ENCODINGNB$0$0
G$AX5042_DATARATEHI$0$0
G$RADIOFDATAADDR0$0$0
G$OSCRUN$0$0
G$OSCREADY$0$0
G$ADCCH3VAL1$0$0
G$PORTC_3$0$0
G$PORTB_4$0$0
G$PORTA_5$0$0
G$E2IE_6$0$0
G$ACC_4$0$0
G$T1CNT0$0$0
G$T0CNT1$0$0
_DMA0ADDR1
_DMA1ADDR0
_FRCOSCREF1
_LPOSCREF0
_AX5042_FECSYNC
_AX5042_PLLRNGMISCNB
_IE
_WTEVTC1
_WTEVTD0
G$AX5042_TXBITRATEHINB$0$0
G$AX5042_SCRATCHNB$0$0
G$AX5042_IRQMASK$0$0
G$AX5042_IFFREQLO$0$0
G$RADIOFDATAADDR1$0$0
G$PORTC_4$0$0
G$PORTB_5$0$0
G$PORTA_6$0$0
G$E2IE_7$0$0
G$ACC_5$0$0
G$WTEVTA$0$0
G$T2CNT0$0$0
G$T1CNT1$0$0
G$RADIOSTAT0$0$0
_DMA1ADDR1
_LPOSCREF1
_AX5042_DSPMODE
_AX5042_CRCINIT0NB
_AX5042_MODULATIONNB
_DBGLNKBUF
_WTEVTD1
G$AX5042_PLLVCOI$0$0
G$PORTC_5$0$0
G$PORTB_6$0$0
G$PORTA_7$0$0
G$CY$0$0
G$ACC_6$0$0
G$WTEVTB$0$0
G$T2CNT1$0$0
G$SPSHREG$0$0
G$RADIOSTAT1$0$0
G$DPH$0$0
_AX5042_CICSHIFT
_AX5042_CRCINIT1NB
_AX5042_TRKPHASELONB
_E2IP
_P
G$EXTIRQ$0$0
G$FRCOSCREF$0$0
G$DMA0ADDR$0$0
G$PORTC_6$0$0
G$PORTB_7$0$0
G$IE_0$0$0
G$ACC_7$0$0
G$WTEVTC$0$0
_AX5042_FEC
_AX5042_IFFREQHI
_AX5042_CRCINIT2NB
_AX5042_FIFODATANB
_DPL1
_CODECONFIG
_WTCNTA
_B_0
G$AX5042_FECSYNCNB$0$0
G$XTALOSC$0$0
G$LPOSCREF$0$0
G$FRCOSCFREQ0$0$0
G$DMA1ADDR$0$0
G$PORTC_7$0$0
G$IE_1$0$0
G$WTEVTD$0$0
G$EIP$0$0
_AX5042_CRCINIT3NB
_WTCNTB
_B_1
G$AX5042_DSPMODENB$0$0
G$LPOSCFREQ0$0$0
G$FRCOSCFREQ1$0$0
G$IE_2$0$0
G$E2IP_0$0$0
_AX5042_PHASEGAIN
_AX5042_SILICONREVISIONNB
_EIE
_WTCNTR1
_B_2
G$AX5042_CICSHIFTNB$0$0
G$AX5042_REF$0$0
G$LPOSCFREQ1$0$0
G$PALTRADIO$0$0
G$IE_3$0$0
G$E2IP_1$0$0
G$IC0STATUS$0$0
G$DIRA$0$0
G$DPL$0$0
_AX5042_FREQUENCYGAIN
_AX5042_TXBITRATEMID
__XPAGE
_IC0CAPT0
_B_3
_E2IE_0
G$AX5042_IFFREQHINB$0$0
G$AX5042_FECNB$0$0
G$AX5042_XTALOSC$0$0
G$AX5042_PWRMODE$0$0
G$AX5042_FREQ0$0$0
G$MISCCTRL$0$0
G$IE_4$0$0
G$E2IP_2$0$0
G$OC0COMP0$0$0
G$IC1STATUS$0$0
G$IC0MODE$0$0
G$DIRB$0$0
G$ANALOGCOMP$0$0
_AX5042_AGCTARGET
_AX5042_TXBITRATELO
_AX5042_TIMINGGAINLONB
_IC0CAPT1
_IC1CAPT0
_B_4
_E2IE_1
_RS0
_PORTA_0
G$AX5042_FREQ1$0$0
G$IE_5$0$0
G$EIE_0$0$0
G$E2IP_3$0$0
G$OC1COMP0$0$0
G$OC0COMP1$0$0
G$IC1MODE$0$0
G$DIRC$0$0
_ADCCH0VAL0
_GPIOENABLE
_AX5042_AGCATTACKNB
_AX5042_FREQUENCYGAIN2NB
_CLKSTAT
_IC1CAPT1
_ACC_0
_B_5
_E2IE_2
_RS1
_PORTA_1
_PORTB_0
G$AX5042_PHASEGAINNB$0$0
G$AX5042_FREQ2$0$0
G$XTALAMPL$0$0
G$IE_6$0$0
G$EIE_1$0$0
G$E2IP_4$0$0
G$OC1COMP1$0$0
G$SP$0$0
_ADCCH0VAL1
_ADCCH1VAL0
_FRCOSCPER0
_AX5042_AMPLITUDEGAINNB
_AX5042_FRAMINGNB
_PORTR
_ACC_1
_B_6
_E2IE_3
_PORTA_2
_PORTB_1
_PORTC_0
G$AX5042_TXBITRATEMIDNB$0$0
G$AX5042_FREQUENCYGAINNB$0$0
G$AX5042_FREQ3$0$0
G$AX5042_DATARATELO$0$0
G$IE_7$0$0
G$EIE_2$0$0
G$E2IP_5$0$0
G$IC0CAPT$0$0
_ADCCH1VAL1
_ADCCH2VAL0
_FRCOSCPER1
_LPOSCPER0
_AX5042_IRQREQUEST
_AX5042_FIFOCONTROLNB
_ACC_2
_B_7
_E2IE_4
_PORTA_3
_PORTB_2
_PORTC_1
G$AX5042_TXBITRATELONB$0$0
G$AX5042_AGCTARGETNB$0$0
G$AX5042_PLLLOOP$0$0
G$OV$0$0
G$EIE_3$0$0
G$E2IP_6$0$0
G$SPCLKSRC$0$0
G$IC1CAPT$0$0
_ADCCH2VAL1
_ADCCH3VAL0
_LPOSCPER1
_AX5042_RXMISC
_IP
_T0CNT0
_ACC_3
_E2IE_5
_PORTA_4
_PORTB_3
_PORTC_2
G$AX5042_MODULATORMISC$0$0
G$ADCCH0VAL$0$0
G$EIE_4$0$0
G$E2IP_7$0$0
G$OC0STATUS$0$0
_ADCCH3VAL1
_OSCREADY
_OSCRUN
_RADIOFDATAADDR0
_AX5042_DATARATEHI
_AX5042_ENCODINGNB
_T0CNT1
_T1CNT0
_ACC_4
_E2IE_6
_PORTA_5
_PORTB_4
_PORTC_3
G$FRCOSCPER$0$0
G$ADCCH1VAL$0$0
G$EIE_5$0$0
G$WTSTAT$0$0
G$OC1STATUS$0$0
G$OC0MODE$0$0
G$DPS$0$0
_RADIOFDATAADDR1
_AX5042_IFFREQLO
_AX5042_IRQMASK
_AX5042_SCRATCHNB
_AX5042_TXBITRATEHINB
_RADIOSTAT0
_T1CNT1
_T2CNT0
_WTEVTA
_ACC_5
_E2IE_7
_PORTA_6
_PORTB_5
_PORTC_4
G$AX5042_IRQREQUESTNB$0$0
G$AX5042_TXPWR$0$0
G$LPOSCPER$0$0
G$ADCCH2VAL$0$0
G$IP_0$0$0
G$EIE_6$0$0
G$T0STATUS$0$0
G$OC1MODE$0$0
G$PINA$0$0
_AX5042_PLLVCOI
_DPH
_RADIOSTAT1
_SPSHREG
_T2CNT1
_WTEVTB
_ACC_6
_CY
_PORTA_7
_PORTB_6
_PORTC_5
G$AX5042_RXMISCNB$0$0
G$RADIOMUX$0$0
G$ADCCH3VAL$0$0
G$IP_1$0$0
G$EIE_7$0$0
G$U0STATUS$0$0
G$T1STATUS$0$0
G$T0MODE$0$0
G$T0CNT$0$0
G$OC0PIN$0$0
G$PINB$0$0
_DMA0ADDR
_FRCOSCREF
_EXTIRQ
_WTEVTC
_ACC_7
_IE_0
_PORTB_7
_PORTC_6
G$AX5042_DATARATEHINB$0$0
G$AX5042_TRKAMPLITUDEHI$0$0
G$RADIOFDATAADDR$0$0
G$FRCOSCKFILT0$0$0
G$IP_2$0$0
G$WTIRQEN$0$0
G$U1STATUS$0$0
G$U0MODE$0$0
G$T2STATUS$0$0
G$T1MODE$0$0
G$T1CNT$0$0
G$OC1PIN$0$0
G$PINC$0$0
G$DPTR0$0$0
_DMA1ADDR
_FRCOSCFREQ0
_LPOSCREF
_XTALOSC
_AX5042_FECSYNCNB
_EIP
_WTEVTD
_IE_1
_PORTC_7
G$AX5042_IRQMASKNB$0$0
G$AX5042_IFFREQLONB$0$0
G$AX5042_PINCFG1$0$0
G$LPOSCKFILT0$0$0
G$FRCOSCKFILT1$0$0
G$IP_3$0$0
G$U1MODE$0$0
G$T2MODE$0$0
G$T2CNT$0$0
G$RADIOSTAT$0$0
G$DPTR1$0$0
_FRCOSCFREQ1
_LPOSCFREQ0
_AX5042_DSPMODENB
_E2IP_0
_IE_2
G$AX5042_PLLVCOINB$0$0
G$AX5042_PLLRNGCLK$0$0
G$AX5042_PINCFG2$0$0
G$AX5042_IRQINVERSION$0$0
G$LPOSCKFILT1$0$0
G$IP_4$0$0
_PALTRADIO
_LPOSCFREQ1
_AX5042_REF
_AX5042_CICSHIFTNB
_DPL
_DIRA
_IC0STATUS
_E2IP_1
_IE_3
Lpllrange.ax5042_pllrange$range$1$90
C$pllrange.c$52$0$0
C$pllrange.c$67$1$91
C$pllrange.c$56$2$92
C$pllrange.c$63$2$95
XG$ax5042_pllrange$0$0
C$pllrange.c$69$1$91
C$pllrange.c$64$2$95
C$pllrange.c$57$2$93
C$pllrange.c$54$1$0
C$pllrange.c$65$2$95
C$pllrange.c$59$2$94
A$pllrange$1610
A$pllrange$1620
A$pllrange$1611
A$pllrange$1602
A$pllrange$1621
A$pllrange$1640
A$pllrange$1622
A$pllrange$1641
A$pllrange$1632
A$pllrange$1614
A$pllrange$1651
A$pllrange$1642
A$pllrange$1633
A$pllrange$1615
G$ax5042_pllrange$0$0
A$pllrange$1643
A$pllrange$1616
A$pllrange$1607
A$pllrange$1644
A$pllrange$1617
A$pllrange$1608
A$pllrange$1654
A$pllrange$1636
A$pllrange$1618
A$pllrange$1609
A$pllrange$1637
A$pllrange$1628
A$pllrange$1619
A$pllrange$1629
A$pllrange$1648
A$pllrange$1597
A$pllrange$1598
A$pllrange$1599
_ax5042_pllrange
C$pllrange.c$70$1$91
C$pllrange.c$61$1$91
C$pllrange.c$71$1$91
</MODULE>

</INDEX>

<FILES>

<FILE>
pllrange
<REL>
;!FILE libax5042large/pllrange.asm
XH3
H 1A areas 40F global symbols
M pllrange
O -mmcs51 --model-large
S G$AX5042_PINCFG3$0$0 Def00400E
S G$LPXOSCGM$0$0 Def007054
S G$IP_5$0$0 Def0000BD
S G$EIP_0$0$0 Def0000B0
S _MISCCTRL Def007F01
S _AX5042_FREQ0 Def004023
S _AX5042_PWRMODE Def004002
S _AX5042_XTALOSC Def004003
S _AX5042_FECNB Def005018
S _AX5042_IFFREQHINB Def005028
S _ANALOGCOMP Def0000E1
S _DIRB Def00008A
S _IC0MODE Def0000CC
S _IC1STATUS Def0000D5
S _OC0COMP0 Def0000BC
S _E2IP_2 Def0000C2
S _IE_4 Def0000AC
S G$AX5042_AGCCOUNTER$0$0 Def00403C
S G$XTALREADY$0$0 Def007F1A
S G$FRCOSCFREQ$0$0 Def007076
S G$IP_6$0$0 Def0000BE
S G$EIP_1$0$0 Def0000B1
S G$NVDATA0$0$0 Def000094
S G$DBGLNKSTAT$0$0 Def0000E2
S _AX5042_FREQ1 Def004022
S _DIRC Def00008B
S _IC1MODE Def0000D4
S _OC0COMP1 Def0000BD
S _OC1COMP0 Def0000C4
S _E2IP_3 Def0000C3
S _EIE_0 Def000098
S _IE_5 Def0000AD
S G$AX5042_CICDECHI$0$0 Def00403E
S G$LPOSCFREQ$0$0 Def007066
S G$IP_7$0$0 Def0000BF
S G$EIP_2$0$0 Def0000B2
S G$NVDATA1$0$0 Def000095
S G$NVADDR0$0$0 Def000092
S _XTALAMPL Def007F19
S _AX5042_FREQ2 Def004021
S _AX5042_PHASEGAINNB Def005044
S _SP Def000081
S _OC1COMP1 Def0000C5
S _E2IP_4 Def0000C4
S _EIE_1 Def000099
S _IE_6 Def0000AE
S G$AX5042_REFNB$0$0 Def00507C
S G$EIP_3$0$0 Def0000B3
S G$NVADDR1$0$0 Def000093
S G$PCON$0$0 Def000087
S _AX5042_DATARATELO Def004041
S _AX5042_FREQ3 Def004020
S _AX5042_FREQUENCYGAINNB Def005045
S _AX5042_TXBITRATEMIDNB Def005032
S _IC0CAPT Def00CFCE
S _E2IP_5 Def0000C5
S _EIE_2 Def00009A
S _IE_7 Def0000AF
S G$AX5042_XTALOSCNB$0$0 Def005003
S G$AX5042_PWRMODENB$0$0 Def005002
S G$AX5042_FREQ0NB$0$0 Def005023
S G$AX5042_PLLRANGING$0$0 Def00402D
S G$EIP_4$0$0 Def0000B4
S G$OC0COMP$0$0 Def00BDBC
S G$DIRR$0$0 Def00008E
S _AX5042_PLLLOOP Def00402C
S _AX5042_AGCTARGETNB Def005039
S _AX5042_TXBITRATELONB Def005033
S _IC1CAPT Def00D7D6
S _SPCLKSRC Def0000DF
S _E2IP_6 Def0000C6
S _EIE_3 Def00009B
S _OV Def0000D2
S G$AX5042_FREQ1NB$0$0 Def005022
S G$PALTA$0$0 Def007008
S G$EIP_5$0$0 Def0000B5
S G$WDTRESET$0$0 Def0000DB
S G$OC1COMP$0$0 Def00C5C4
S _ADCCH0VAL Def007020
S _AX5042_MODULATORMISC Def004034
S _OC0STATUS Def0000BB
S _E2IP_7 Def0000C7
S _EIE_4 Def00009C
S G$AX5042_FREQ2NB$0$0 Def005021
S G$AX5042_TRKFREQHI$0$0 Def00404C
S G$PALTB$0$0 Def007009
S G$ANALOGA$0$0 Def007007
S G$EIP_6$0$0 Def0000B6
S _ADCCH1VAL Def007022
S _FRCOSCPER Def007078
S _DPS Def000086
S _OC0MODE Def0000B9
S _OC1STATUS Def0000C3
S _WTSTAT Def0000EA
S _EIE_5 Def00009D
S G$AX5042_FREQ3NB$0$0 Def005020
S G$AX5042_DATARATELONB$0$0 Def005041
S G$AX5042_TRKAMPLITUDELO$0$0 Def004049
S G$AX5042_AGCDECAY$0$0 Def00403B
S G$PALTC$0$0 Def00700A
S G$ADCTUNE0$0$0 Def007028
S G$EIP_7$0$0 Def0000B7
S _ADCCH2VAL Def007024
S _LPOSCPER Def007068
S _AX5042_TXPWR Def004030
S _AX5042_IRQREQUESTNB Def005007
S _PINA Def0000C8
S _OC1MODE Def0000C1
S _T0STATUS Def00009B
S _EIE_6 Def00009E
S _IP_0 Def0000B8
S G$AX5042_PLLLOOPNB$0$0 Def00502C
S G$AX5042_FECSTATUS$0$0 Def00401A
S G$FRCOSCCTRL$0$0 Def007071
S G$ADCTUNE1$0$0 Def007029
S G$XPAGE$0$0 Def0000D9
S _ADCCH3VAL Def007026
S _RADIOMUX Def007044
S _AX5042_RXMISCNB Def00507D
S _PINB Def0000E8
S _OC0PIN Def0000BA
S _T0CNT Def009D9C
S _T0MODE Def000099
S _T1STATUS Def0000A3
S _U0STATUS Def0000E5
S _EIE_7 Def00009F
S _IP_1 Def0000B9
S G$AX5042_MODULATORMISCNB$0$0 Def005034
S G$AX5042_TRKPHASEHI$0$0 Def00404A
S G$AX5042_FSKDEV0$0$0 Def004027
S G$FRCOSCCONFIG$0$0 Def007070
S G$ADCTUNE2$0$0 Def00702A
S G$F0$0$0 Def0000D5
S G$RADIOACC$0$0 Def0000B1
S _FRCOSCKFILT0 Def007072
S _RADIOFDATAADDR Def007040
S _AX5042_TRKAMPLITUDEHI Def004048
S _AX5042_DATARATEHINB Def005040
S _DPTR0 Def008382
S _PINC Def0000F8
S _OC1PIN Def0000C2
S _T1CNT Def00A5A4
S _T1MODE Def0000A1
S _T2STATUS Def0000AB
S _U0MODE Def0000E7
S _U1STATUS Def0000ED
S _WTIRQEN Def0000E9
S _IP_2 Def0000BA
S G$AX5042_IFMODE$0$0 Def004008
S G$AX5042_FSKDEV1$0$0 Def004026
S G$AX5042_ADCMISC$0$0 Def004038
S G$LPOSCCONFIG$0$0 Def007060
S G$PINA_0$0$0 Def0000C8
S G$F1$0$0 Def0000D1
S G$T0PERIOD0$0$0 Def00009E
S _FRCOSCKFILT1 Def007073
S _LPOSCKFILT0 Def007062
S _AX5042_PINCFG1 Def00400C
S _AX5042_IFFREQLONB Def005029
S _AX5042_IRQMASKNB Def005006
S _DPTR1 Def008584
S _RADIOSTAT Def00BFBE
S _T2CNT Def00ADAC
S _T2MODE Def0000A9
S _U1MODE Def0000EF
S _IP_3 Def0000BB
S G$AX5042_TXPWRNB$0$0 Def005030
S G$AX5042_FSKDEV2$0$0 Def004025
S G$SCRATCH0$0$0 Def007084
S G$DMA0CONFIG$0$0 Def007014
S G$PINB_0$0$0 Def0000E8
S G$PINA_1$0$0 Def0000C9
S G$T1PERIOD0$0$0 Def0000A6
S G$T0PERIOD1$0$0 Def00009F
S _LPOSCKFILT1 Def007063
S _AX5042_IRQINVERSION Def00400F
S _AX5042_PINCFG2 Def00400D
S _AX5042_PLLRNGCLK Def00402E
S _AX5042_PLLVCOINB Def005072
S _IP_4 Def0000BC
S G$AX5042_CICDECLO$0$0 Def00403F
S G$AX5042_APEOVERRIDE$0$0 Def004070
S G$SCRATCH1$0$0 Def007085
S G$DMA1CONFIG$0$0 Def007015
S G$PINC_0$0$0 Def0000F8
S G$PINB_1$0$0 Def0000E9
S G$PINA_2$0$0 Def0000CA
S G$T2PERIOD0$0$0 Def0000AE
S G$T1PERIOD1$0$0 Def0000A7
S G$RADIODATA0$0$0 Def0000B7
S G$PINR$0$0 Def00008D
S G$ADCCH0CONFIG$0$0 Def0000CA
S _LPXOSCGM Def007054
S _AX5042_PINCFG3 Def00400E
S _EIP_0 Def0000B0
S _IP_5 Def0000BD
S G$AX5042_TRKAMPLITUDEHINB$0$0 Def005048
S G$SCRATCH2$0$0 Def007086
S G$PINCHGA$0$0 Def007004
S G$FRCOSCKFILT$0$0 Def007072
S G$PINC_1$0$0 Def0000F9
S G$PINB_2$0$0 Def0000EA
S G$PINA_3$0$0 Def0000CB
S G$U0CTRL$0$0 Def0000E4
S G$T2PERIOD1$0$0 Def0000AF
S G$RADIODATA1$0$0 Def0000B6
S G$RADIOADDR0$0$0 Def0000B3
S G$CLKCON$0$0 Def0000C6
S G$ADCCH1CONFIG$0$0 Def0000CB
S G$PSW$0$0 Def0000D0
S _FRCOSCFREQ Def007076
S _XTALREADY Def007F1A
S _AX5042_AGCCOUNTER Def00403C
S _DBGLNKSTAT Def0000E2
S _NVDATA0 Def000094
S _EIP_1 Def0000B1
S _IP_6 Def0000BE
S G$AX5042_PINCFG1NB$0$0 Def00500C
S G$AX5042_TXDSPMODE$0$0 Def00400A
S G$AX5042_TIMINGGAINHI$0$0 Def004042
S G$SCRATCH3$0$0 Def007087
S G$LPOSCKFILT$0$0 Def007062
S G$PINCHGB$0$0 Def007005
S G$PINC_2$0$0 Def0000FA
S G$PINB_3$0$0 Def0000EB
S G$PINA_4$0$0 Def0000CC
S G$U1CTRL$0$0 Def0000EC
S G$RADIODATA2$0$0 Def0000B5
S G$RADIOADDR1$0$0 Def0000B2
S G$ADCCH2CONFIG$0$0 Def0000D2
S _LPOSCFREQ Def007066
S _AX5042_CICDECHI Def00403E
S _NVADDR0 Def000092
S _NVDATA1 Def000095
S _EIP_2 Def0000B2
S _IP_7 Def0000BF
S G$AX5042_PLLRNGCLKNB$0$0 Def00502E
S G$AX5042_PINCFG2NB$0$0 Def00500D
S G$AX5042_IRQINVERSIONNB$0$0 Def00500F
S G$RADIOFSTATADDR0$0$0 Def007042
S G$PINCHGC$0$0 Def007006
S G$PINC_3$0$0 Def0000FB
S G$PINB_4$0$0 Def0000EC
S G$PINA_5$0$0 Def0000CD
S G$WTCFGA$0$0 Def0000F1
S G$RADIODATA3$0$0 Def0000B4
S G$ADCCH3CONFIG$0$0 Def0000D3
S _AX5042_REFNB Def00507C
S _PCON Def000087
S _NVADDR1 Def000093
S _EIP_3 Def0000B3
S G$AX5042_PINCFG3NB$0$0 Def00500E
S G$AX5042_TRKFREQLO$0$0 Def00404D
S G$RADIOFSTATADDR1$0$0 Def007043
S G$PINC_4$0$0 Def0000FC
S G$PINB_5$0$0 Def0000ED
S G$PINA_6$0$0 Def0000CE
S G$WTCFGB$0$0 Def0000F9
S _AX5042_PLLRANGING Def00402D
S _AX5042_FREQ0NB Def005023
S _AX5042_PWRMODENB Def005002
S _AX5042_XTALOSCNB Def005003
S _DIRR Def00008E
S _OC0COMP Def00BDBC
S _EIP_4 Def0000B4
S G$AX5042_AGCCOUNTERNB$0$0 Def00503C
S G$AX5042_PLLRNGMISC$0$0 Def004074
S G$SILICONREV$0$0 Def007F00
S G$INTCHGA$0$0 Def007000
S G$PINC_5$0$0 Def0000FD
S G$PINB_6$0$0 Def0000EE
S G$PINA_7$0$0 Def0000CF
S G$U0SHREG$0$0 Def0000E6
S G$NVDATA$0$0 Def009594
S G$ADCCONV$0$0 Def0000C9
S _PALTA Def007008
S _AX5042_FREQ1NB Def005022
S _OC1COMP Def00C5C4
S _WDTRESET Def0000DB
S _EIP_5 Def0000B5
S G$AX5042_CICDECHINB$0$0 Def00503E
S G$AX5042_MODULATION$0$0 Def004010
S G$AX5042_CRCINIT0$0$0 Def004017
S G$INTCHGB$0$0 Def007001
S G$PINC_6$0$0 Def0000FE
S G$PINB_7$0$0 Def0000EF
S G$WDTCFG$0$0 Def0000DA
S G$U1SHREG$0$0 Def0000EE
S G$NVADDR$0$0 Def009392
S _ANALOGA Def007007
S _PALTB Def007009
S _AX5042_TRKFREQHI Def00404C
S _AX5042_FREQ2NB Def005021
S _EIP_6 Def0000B6
S G$AX5042_TRKPHASELO$0$0 Def00404B
S G$AX5042_CRCINIT1$0$0 Def004016
S G$OSCCALIB$0$0 Def007053
S G$INTCHGC$0$0 Def007002
S G$PINC_7$0$0 Def0000FF
S _ADCTUNE0 Def007028
S _PALTC Def00700A
S _AX5042_AGCDECAY Def00403B
S _AX5042_TRKAMPLITUDELO Def004049
S _AX5042_DATARATELONB Def005041
S _AX5042_FREQ3NB Def005020
S _EIP_7 Def0000B7
S G$AX5042_PLLRANGINGNB$0$0 Def00502D
S G$AX5042_FIFODATA$0$0 Def004005
S G$AX5042_CRCINIT2$0$0 Def004015
S G$WTCNTA0$0$0 Def0000F2
S _ADCTUNE1 Def007029
S _FRCOSCCTRL Def007071
S _AX5042_FECSTATUS Def00401A
S _AX5042_PLLLOOPNB Def00502C
S _XPAGE Def0000D9
S G$AX5042_CRCINIT3$0$0 Def004014
S G$WTCNTB0$0$0 Def0000FA
S G$WTCNTA1$0$0 Def0000F3
S G$B$0$0 Def0000F0
S _ADCTUNE2 Def00702A
S _FRCOSCCONFIG Def007070
S _AX5042_FSKDEV0 Def004027
S _AX5042_TRKPHASEHI Def00404A
S _AX5042_MODULATORMISCNB Def005034
S _RADIOACC Def0000B1
S _F0 Def0000D5
S G$AX5042_TRKFREQHINB$0$0 Def00504C
S G$AX5042_SILICONREVISION$0$0 Def004000
S G$WTCNTB1$0$0 Def0000FB
S _LPOSCCONFIG Def007060
S _AX5042_ADCMISC Def004038
S _AX5042_FSKDEV1 Def004026
S _AX5042_IFMODE Def004008
S _T0PERIOD0 Def00009E
S _F1 Def0000D1
S _PINA_0 Def0000C8
S G$AX5042_TRKAMPLITUDELONB$0$0 Def005049
S G$AX5042_AGCDECAYNB$0$0 Def00503B
S G$AC$0$0 Def0000D6
S _DMA0CONFIG Def007014
S _SCRATCH0 Def007084
S _AX5042_FSKDEV2 Def004025
S _AX5042_TXPWRNB Def005030
S _T0PERIOD1 Def00009F
S _T1PERIOD0 Def0000A6
S _PINA_1 Def0000C9
S _PINB_0 Def0000E8
S G$AX5042_FECSTATUSNB$0$0 Def00501A
S G$AX5042_TIMINGGAINLO$0$0 Def004043
S G$E2IE$0$0 Def0000A0
S _DMA1CONFIG Def007015
S _SCRATCH1 Def007085
S _AX5042_APEOVERRIDE Def004070
S _AX5042_CICDECLO Def00403F
S _ADCCH0CONFIG Def0000CA
S _PINR Def00008D
S _RADIODATA0 Def0000B7
S _T1PERIOD1 Def0000A7
S _T2PERIOD0 Def0000AE
S _PINA_2 Def0000CA
S _PINB_1 Def0000E9
S _PINC_0 Def0000F8
S G$AX5042_TRKPHASEHINB$0$0 Def00504A
S G$AX5042_FSKDEV0NB$0$0 Def005027
S G$AX5042_FREQUENCYGAIN2$0$0 Def004046
S G$AX5042_AGCATTACK$0$0 Def00403A
S G$EA$0$0 Def0000AF
S G$T0CLKSRC$0$0 Def00009A
S G$PORTA$0$0 Def000080
S _FRCOSCKFILT Def007072
S _PINCHGA Def007004
S _SCRATCH2 Def007086
S _AX5042_TRKAMPLITUDEHINB Def005048
S _PSW Def0000D0
S _ADCCH1CONFIG Def0000CB
S _CLKCON Def0000C6
S _RADIOADDR0 Def0000B3
S _RADIODATA1 Def0000B6
S _T2PERIOD1 Def0000AF
S _U0CTRL Def0000E4
S _PINA_3 Def0000CB
S _PINB_2 Def0000EA
S _PINC_1 Def0000F9
S G$AX5042_IFMODENB$0$0 Def005008
S G$AX5042_FSKDEV1NB$0$0 Def005026
S G$AX5042_ADCMISCNB$0$0 Def005038
S G$AX5042_FRAMING$0$0 Def004012
S G$AX5042_AMPLITUDEGAIN$0$0 Def004047
S G$T1CLKSRC$0$0 Def0000A2
S G$T0PERIOD$0$0 Def009F9E
S G$SPSTATUS$0$0 Def0000DD
S G$PORTB$0$0 Def000088
S G$ACC$0$0 Def0000E0
S _PINCHGB Def007005
S _LPOSCKFILT Def007062
S _SCRATCH3 Def007087
S _AX5042_TIMINGGAINHI Def004042
S _AX5042_TXDSPMODE Def00400A
S _AX5042_PINCFG1NB Def00500C
S _ADCCH2CONFIG Def0000D2
S _RADIOADDR1 Def0000B2
S _RADIODATA2 Def0000B5
S _U1CTRL Def0000EC
S _PINA_4 Def0000CC
S _PINB_3 Def0000EB
S _PINC_2 Def0000FA
S G$AX5042_FSKDEV2NB$0$0 Def005025
S G$AX5042_FIFOCONTROL$0$0 Def004004
S G$T2CLKSRC$0$0 Def0000AA
S G$T1PERIOD$0$0 Def00A7A6
S G$SPMODE$0$0 Def0000DC
S G$NVSTATUS$0$0 Def000091
S G$PORTC$0$0 Def000090
S _PINCHGC Def007006
S _RADIOFSTATADDR0 Def007042
S _AX5042_IRQINVERSIONNB Def00500F
S _AX5042_PINCFG2NB Def00500D
S _AX5042_PLLRNGCLKNB Def00502E
S _ADCCH3CONFIG Def0000D3
S _RADIODATA3 Def0000B4
S _WTCFGA Def0000F1
S _PINA_5 Def0000CD
S _PINB_4 Def0000EC
S _PINC_3 Def0000FB
S G$AX5042_CICDECLONB$0$0 Def00503F
S G$AX5042_APEOVERRIDENB$0$0 Def005070
S G$OSCFORCERUN$0$0 Def007050
S G$T2PERIOD$0$0 Def00AFAE
S G$RADIODATA$0$0 DefB4B5B6B7
S _RADIOFSTATADDR1 Def007043
S _AX5042_TRKFREQLO Def00404D
S _AX5042_PINCFG3NB Def00500E
S _WTCFGB Def0000F9
S _PINA_6 Def0000CE
S _PINB_5 Def0000ED
S _PINC_4 Def0000FC
S G$AX5042_ENCODING$0$0 Def004011
S G$RADIOADDR$0$0 Def00B2B3
S G$ADCCLKSRC$0$0 Def0000D1
S _INTCHGA Def007000
S _SILICONREV Def007F00
S _AX5042_PLLRNGMISC Def004074
S _AX5042_AGCCOUNTERNB Def00503C
S _ADCCONV Def0000C9
S _NVDATA Def009594
S _U0SHREG Def0000E6
S _PINA_7 Def0000CF
S _PINB_6 Def0000EE
S _PINC_5 Def0000FD
S G$AX5042_TXDSPMODENB$0$0 Def00500A
S G$AX5042_TIMINGGAINHINB$0$0 Def005042
S G$AX5042_TXBITRATEHI$0$0 Def004031
S G$AX5042_SCRATCH$0$0 Def004001
S G$PINSEL$0$0 Def00700B
S G$WTEVTA0$0$0 Def0000F4
S _INTCHGB Def007001
S _AX5042_CRCINIT0 Def004017
S _AX5042_MODULATION Def004010
S _AX5042_CICDECHINB Def00503E
S _NVADDR Def009392
S _U1SHREG Def0000EE
S _WDTCFG Def0000DA
S _PINB_7 Def0000EF
S _PINC_6 Def0000FE
S .__.ABS. Def000000
S G$RADIOFSTATADDR$0$0 Def007042
S G$WTEVTB0$0$0 Def0000F6
S G$WTEVTA1$0$0 Def0000F5
S _INTCHGC Def007002
S _OSCCALIB Def007053
S _AX5042_CRCINIT1 Def004016
S _AX5042_TRKPHASELO Def00404B
S _PINC_7 Def0000FF
S G$AX5042_TRKFREQLONB$0$0 Def00504D
S G$FRCOSCREF0$0$0 Def007074
S G$DMA0ADDR0$0$0 Def007010
S G$WTEVTC0$0$0 Def0000FC
S G$WTEVTB1$0$0 Def0000F7
S G$NVKEY$0$0 Def000096
S G$DPH1$0$0 Def000085
S _AX5042_CRCINIT2 Def004015
S _AX5042_FIFODATA Def004005
S _AX5042_PLLRANGINGNB Def00502D
S _WTCNTA0 Def0000F2
S G$AX5042_PLLRNGMISCNB$0$0 Def005074
S G$AX5042_FECSYNC$0$0 Def004019
S G$LPOSCREF0$0$0 Def007064
S G$FRCOSCREF1$0$0 Def007075
S G$DMA1ADDR0$0$0 Def007012
S G$DMA0ADDR1$0$0 Def007011
S G$WTEVTD0$0$0 Def0000FE
S G$WTEVTC1$0$0 Def0000FD
S G$IE$0$0 Def0000A8
S _AX5042_CRCINIT3 Def004014
S _B Def0000F0
S _WTCNTA1 Def0000F3
S _WTCNTB0 Def0000FA
S G$AX5042_MODULATIONNB$0$0 Def005010
S G$AX5042_CRCINIT0NB$0$0 Def005017
S G$AX5042_DSPMODE$0$0 Def004009
S G$LPOSCREF1$0$0 Def007065
S G$DMA1ADDR1$0$0 Def007013
S G$WTEVTD1$0$0 Def0000FF
S G$DBGLNKBUF$0$0 Def0000E3
S _AX5042_SILICONREVISION Def004000
S _AX5042_TRKFREQHINB Def00504C
S _WTCNTB1 Def0000FB
S G$AX5042_TRKPHASELONB$0$0 Def00504B
S G$AX5042_CRCINIT1NB$0$0 Def005016
S G$AX5042_CICSHIFT$0$0 Def00403D
S G$P$0$0 Def0000D0
S G$E2IP$0$0 Def0000C0
S _AX5042_AGCDECAYNB Def00503B
S _AX5042_TRKAMPLITUDELONB Def005049
S _AC Def0000D6
S G$AX5042_FIFODATANB$0$0 Def005005
S G$AX5042_CRCINIT2NB$0$0 Def005015
S G$AX5042_IFFREQHI$0$0 Def004028
S G$AX5042_FEC$0$0 Def004018
S G$B_0$0$0 Def0000F0
S G$WTCNTA$0$0 Def00F3F2
S G$CODECONFIG$0$0 Def000097
S G$DPL1$0$0 Def000084
S _AX5042_TIMINGGAINLO Def004043
S _AX5042_FECSTATUSNB Def00501A
S _E2IE Def0000A0
S G$AX5042_CRCINIT3NB$0$0 Def005014
S G$B_1$0$0 Def0000F1
S G$WTCNTB$0$0 Def00FBFA
S _AX5042_AGCATTACK Def00403A
S _AX5042_FREQUENCYGAIN2 Def004046
S _AX5042_FSKDEV0NB Def005027
S _AX5042_TRKPHASEHINB Def00504A
S _PORTA Def000080
S _T0CLKSRC Def00009A
S _EA Def0000AF
S G$AX5042_SILICONREVISIONNB$0$0 Def005000
S G$AX5042_PHASEGAIN$0$0 Def004044
S G$B_2$0$0 Def0000F2
S G$WTCNTR1$0$0 Def0000EB
S G$EIE$0$0 Def000098
S _AX5042_AMPLITUDEGAIN Def004047
S _AX5042_FRAMING Def004012
S _AX5042_ADCMISCNB Def005038
S _AX5042_FSKDEV1NB Def005026
S _AX5042_IFMODENB Def005008
S _ACC Def0000E0
S _PORTB Def000088
S _SPSTATUS Def0000DD
S _T0PERIOD Def009F9E
S _T1CLKSRC Def0000A2
S G$AX5042_TXBITRATEMID$0$0 Def004032
S G$AX5042_FREQUENCYGAIN$0$0 Def004045
S G$E2IE_0$0$0 Def0000A0
S G$B_3$0$0 Def0000F3
S G$IC0CAPT0$0$0 Def0000CE
S G$_XPAGE$0$0 Def0000D9
S _AX5042_FIFOCONTROL Def004004
S _AX5042_FSKDEV2NB Def005025
S _PORTC Def000090
S _NVSTATUS Def000091
S _SPMODE Def0000DC
S _T1PERIOD Def00A7A6
S _T2CLKSRC Def0000AA
S G$AX5042_TIMINGGAINLONB$0$0 Def005043
S G$AX5042_TXBITRATELO$0$0 Def004033
S G$AX5042_AGCTARGET$0$0 Def004039
S G$PORTA_0$0$0 Def000080
S G$RS0$0$0 Def0000D3
S G$E2IE_1$0$0 Def0000A1
S G$B_4$0$0 Def0000F4
S G$IC1CAPT0$0$0 Def0000D6
S G$IC0CAPT1$0$0 Def0000CF
S _OSCFORCERUN Def007050
S _AX5042_APEOVERRIDENB Def005070
S _AX5042_CICDECLONB Def00503F
S _RADIODATA DefB4B5B6B7
S _T2PERIOD Def00AFAE
S G$AX5042_FREQUENCYGAIN2NB$0$0 Def005046
S G$AX5042_AGCATTACKNB$0$0 Def00503A
S G$GPIOENABLE$0$0 Def00700C
S G$ADCCH0VAL0$0$0 Def007020
S G$PORTB_0$0$0 Def000088
S G$PORTA_1$0$0 Def000081
S G$RS1$0$0 Def0000D4
S G$E2IE_2$0$0 Def0000A2
S G$B_5$0$0 Def0000F5
S G$ACC_0$0$0 Def0000E0
S G$IC1CAPT1$0$0 Def0000D7
S G$CLKSTAT$0$0 Def0000C7
S _AX5042_ENCODING Def004011
S _ADCCLKSRC Def0000D1
S _RADIOADDR Def00B2B3
S G$AX5042_FRAMINGNB$0$0 Def005012
S G$AX5042_AMPLITUDEGAINNB$0$0 Def005047
S G$FRCOSCPER0$0$0 Def007078
S G$ADCCH1VAL0$0$0 Def007022
S G$ADCCH0VAL1$0$0 Def007021
S G$PORTC_0$0$0 Def000090
S G$PORTB_1$0$0 Def000089
S G$PORTA_2$0$0 Def000082
S G$E2IE_3$0$0 Def0000A3
S G$B_6$0$0 Def0000F6
S G$ACC_1$0$0 Def0000E1
S G$PORTR$0$0 Def00008C
S _PINSEL Def00700B
S _AX5042_SCRATCH Def004001
S _AX5042_TXBITRATEHI Def004031
S _AX5042_TIMINGGAINHINB Def005042
S _AX5042_TXDSPMODENB Def00500A
S _WTEVTA0 Def0000F4
S G$AX5042_FIFOCONTROLNB$0$0 Def005004
S G$AX5042_IRQREQUEST$0$0 Def004007
S G$LPOSCPER0$0$0 Def007068
S G$FRCOSCPER1$0$0 Def007079
S G$ADCCH2VAL0$0$0 Def007024
S G$ADCCH1VAL1$0$0 Def007023
S G$PORTC_1$0$0 Def000091
S G$PORTB_2$0$0 Def00008A
S G$PORTA_3$0$0 Def000083
S G$E2IE_4$0$0 Def0000A4
S G$B_7$0$0 Def0000F7
S G$ACC_2$0$0 Def0000E2
S _RADIOFSTATADDR Def007042
S _WTEVTA1 Def0000F5
S _WTEVTB0 Def0000F6
S G$AX5042_RXMISC$0$0 Def00407D
S G$LPOSCPER1$0$0 Def007069
S G$ADCCH3VAL0$0$0 Def007026
S G$ADCCH2VAL1$0$0 Def007025
S G$PORTC_2$0$0 Def000092
S G$PORTB_3$0$0 Def00008B
S G$PORTA_4$0$0 Def000084
S G$E2IE_5$0$0 Def0000A5
S G$ACC_3$0$0 Def0000E3
S G$T0CNT0$0$0 Def00009C
S G$IP$0$0 Def0000B8
S _DMA0ADDR0 Def007010
S _FRCOSCREF0 Def007074
S _AX5042_TRKFREQLONB Def00504D
S _DPH1 Def000085
S _NVKEY Def000096
S _WTEVTB1 Def0000F7
S _WTEVTC0 Def0000FC
S G$AX5042_ENCODINGNB$0$0 Def005011
S G$AX5042_DATARATEHI$0$0 Def004040
S G$RADIOFDATAADDR0$0$0 Def007040
S G$OSCRUN$0$0 Def007051
S G$OSCREADY$0$0 Def007052
S G$ADCCH3VAL1$0$0 Def007027
S G$PORTC_3$0$0 Def000093
S G$PORTB_4$0$0 Def00008C
S G$PORTA_5$0$0 Def000085
S G$E2IE_6$0$0 Def0000A6
S G$ACC_4$0$0 Def0000E4
S G$T1CNT0$0$0 Def0000A4
S G$T0CNT1$0$0 Def00009D
S _DMA0ADDR1 Def007011
S _DMA1ADDR0 Def007012
S _FRCOSCREF1 Def007075
S _LPOSCREF0 Def007064
S _AX5042_FECSYNC Def004019
S _AX5042_PLLRNGMISCNB Def005074
S _IE Def0000A8
S _WTEVTC1 Def0000FD
S _WTEVTD0 Def0000FE
S G$AX5042_TXBITRATEHINB$0$0 Def005031
S G$AX5042_SCRATCHNB$0$0 Def005001
S G$AX5042_IRQMASK$0$0 Def004006
S G$AX5042_IFFREQLO$0$0 Def004029
S G$RADIOFDATAADDR1$0$0 Def007041
S G$PORTC_4$0$0 Def000094
S G$PORTB_5$0$0 Def00008D
S G$PORTA_6$0$0 Def000086
S G$E2IE_7$0$0 Def0000A7
S G$ACC_5$0$0 Def0000E5
S G$WTEVTA$0$0 Def00F5F4
S G$T2CNT0$0$0 Def0000AC
S G$T1CNT1$0$0 Def0000A5
S G$RADIOSTAT0$0$0 Def0000BE
S _DMA1ADDR1 Def007013
S _LPOSCREF1 Def007065
S _AX5042_DSPMODE Def004009
S _AX5042_CRCINIT0NB Def005017
S _AX5042_MODULATIONNB Def005010
S _DBGLNKBUF Def0000E3
S _WTEVTD1 Def0000FF
S _delay Ref000000
S G$AX5042_PLLVCOI$0$0 Def004072
S G$PORTC_5$0$0 Def000095
S G$PORTB_6$0$0 Def00008E
S G$PORTA_7$0$0 Def000087
S G$CY$0$0 Def0000D7
S G$ACC_6$0$0 Def0000E6
S G$WTEVTB$0$0 Def00F7F6
S G$T2CNT1$0$0 Def0000AD
S G$SPSHREG$0$0 Def0000DE
S G$RADIOSTAT1$0$0 Def0000BF
S G$DPH$0$0 Def000083
S _AX5042_CICSHIFT Def00403D
S _AX5042_CRCINIT1NB Def005016
S _AX5042_TRKPHASELONB Def00504B
S _E2IP Def0000C0
S _P Def0000D0
S G$EXTIRQ$0$0 Def007003
S G$FRCOSCREF$0$0 Def007074
S G$DMA0ADDR$0$0 Def007010
S G$PORTC_6$0$0 Def000096
S G$PORTB_7$0$0 Def00008F
S G$IE_0$0$0 Def0000A8
S G$ACC_7$0$0 Def0000E7
S G$WTEVTC$0$0 Def00FDFC
S _AX5042_FEC Def004018
S _AX5042_IFFREQHI Def004028
S _AX5042_CRCINIT2NB Def005015
S _AX5042_FIFODATANB Def005005
S _DPL1 Def000084
S _CODECONFIG Def000097
S _WTCNTA Def00F3F2
S _B_0 Def0000F0
S G$AX5042_FECSYNCNB$0$0 Def005019
S G$XTALOSC$0$0 Def007F18
S G$LPOSCREF$0$0 Def007064
S G$FRCOSCFREQ0$0$0 Def007076
S G$DMA1ADDR$0$0 Def007012
S G$PORTC_7$0$0 Def000097
S G$IE_1$0$0 Def0000A9
S G$WTEVTD$0$0 Def00FFFE
S G$EIP$0$0 Def0000B0
S _AX5042_CRCINIT3NB Def005014
S _WTCNTB Def00FBFA
S _B_1 Def0000F1
S G$AX5042_DSPMODENB$0$0 Def005009
S G$LPOSCFREQ0$0$0 Def007066
S G$FRCOSCFREQ1$0$0 Def007077
S G$IE_2$0$0 Def0000AA
S G$E2IP_0$0$0 Def0000C0
S _AX5042_PHASEGAIN Def004044
S _AX5042_SILICONREVISIONNB Def005000
S _EIE Def000098
S _WTCNTR1 Def0000EB
S _B_2 Def0000F2
S G$AX5042_CICSHIFTNB$0$0 Def00503D
S G$AX5042_REF$0$0 Def00407C
S G$LPOSCFREQ1$0$0 Def007067
S G$PALTRADIO$0$0 Def007046
S G$IE_3$0$0 Def0000AB
S G$E2IP_1$0$0 Def0000C1
S G$IC0STATUS$0$0 Def0000CD
S G$DIRA$0$0 Def000089
S G$DPL$0$0 Def000082
S _AX5042_FREQUENCYGAIN Def004045
S _AX5042_TXBITRATEMID Def004032
S __XPAGE Def0000D9
S _IC0CAPT0 Def0000CE
S _B_3 Def0000F3
S _E2IE_0 Def0000A0
S G$AX5042_IFFREQHINB$0$0 Def005028
S G$AX5042_FECNB$0$0 Def005018
S G$AX5042_XTALOSC$0$0 Def004003
S G$AX5042_PWRMODE$0$0 Def004002
S G$AX5042_FREQ0$0$0 Def004023
S G$MISCCTRL$0$0 Def007F01
S G$IE_4$0$0 Def0000AC
S G$E2IP_2$0$0 Def0000C2
S G$OC0COMP0$0$0 Def0000BC
S G$IC1STATUS$0$0 Def0000D5
S G$IC0MODE$0$0 Def0000CC
S G$DIRB$0$0 Def00008A
S G$ANALOGCOMP$0$0 Def0000E1
S _AX5042_AGCTARGET Def004039
S _AX5042_TXBITRATELO Def004033
S _AX5042_TIMINGGAINLONB Def005043
S _IC0CAPT1 Def0000CF
S _IC1CAPT0 Def0000D6
S _B_4 Def0000F4
S _E2IE_1 Def0000A1
S _RS0 Def0000D3
S _PORTA_0 Def000080
S G$AX5042_FREQ1$0$0 Def004022
S G$IE_5$0$0 Def0000AD
S G$EIE_0$0$0 Def000098
S G$E2IP_3$0$0 Def0000C3
S G$OC1COMP0$0$0 Def0000C4
S G$OC0COMP1$0$0 Def0000BD
S G$IC1MODE$0$0 Def0000D4
S G$DIRC$0$0 Def00008B
S _ADCCH0VAL0 Def007020
S _GPIOENABLE Def00700C
S _AX5042_AGCATTACKNB Def00503A
S _AX5042_FREQUENCYGAIN2NB Def005046
S _CLKSTAT Def0000C7
S _IC1CAPT1 Def0000D7
S _ACC_0 Def0000E0
S _B_5 Def0000F5
S _E2IE_2 Def0000A2
S _RS1 Def0000D4
S _PORTA_1 Def000081
S _PORTB_0 Def000088
S G$AX5042_PHASEGAINNB$0$0 Def005044
S G$AX5042_FREQ2$0$0 Def004021
S G$XTALAMPL$0$0 Def007F19
S G$IE_6$0$0 Def0000AE
S G$EIE_1$0$0 Def000099
S G$E2IP_4$0$0 Def0000C4
S G$OC1COMP1$0$0 Def0000C5
S G$SP$0$0 Def000081
S _ADCCH0VAL1 Def007021
S _ADCCH1VAL0 Def007022
S _FRCOSCPER0 Def007078
S _AX5042_AMPLITUDEGAINNB Def005047
S _AX5042_FRAMINGNB Def005012
S _PORTR Def00008C
S _ACC_1 Def0000E1
S _B_6 Def0000F6
S _E2IE_3 Def0000A3
S _PORTA_2 Def000082
S _PORTB_1 Def000089
S _PORTC_0 Def000090
S G$AX5042_TXBITRATEMIDNB$0$0 Def005032
S G$AX5042_FREQUENCYGAINNB$0$0 Def005045
S G$AX5042_FREQ3$0$0 Def004020
S G$AX5042_DATARATELO$0$0 Def004041
S G$IE_7$0$0 Def0000AF
S G$EIE_2$0$0 Def00009A
S G$E2IP_5$0$0 Def0000C5
S G$IC0CAPT$0$0 Def00CFCE
S _ADCCH1VAL1 Def007023
S _ADCCH2VAL0 Def007024
S _FRCOSCPER1 Def007079
S _LPOSCPER0 Def007068
S _AX5042_IRQREQUEST Def004007
S _AX5042_FIFOCONTROLNB Def005004
S _ACC_2 Def0000E2
S _B_7 Def0000F7
S _E2IE_4 Def0000A4
S _PORTA_3 Def000083
S _PORTB_2 Def00008A
S _PORTC_1 Def000091
S G$AX5042_TXBITRATELONB$0$0 Def005033
S G$AX5042_AGCTARGETNB$0$0 Def005039
S G$AX5042_PLLLOOP$0$0 Def00402C
S G$OV$0$0 Def0000D2
S G$EIE_3$0$0 Def00009B
S G$E2IP_6$0$0 Def0000C6
S G$SPCLKSRC$0$0 Def0000DF
S G$IC1CAPT$0$0 Def00D7D6
S _ADCCH2VAL1 Def007025
S _ADCCH3VAL0 Def007026
S _LPOSCPER1 Def007069
S _AX5042_RXMISC Def00407D
S _IP Def0000B8
S _T0CNT0 Def00009C
S _ACC_3 Def0000E3
S _E2IE_5 Def0000A5
S _PORTA_4 Def000084
S _PORTB_3 Def00008B
S _PORTC_2 Def000092
S G$AX5042_MODULATORMISC$0$0 Def004034
S G$ADCCH0VAL$0$0 Def007020
S G$EIE_4$0$0 Def00009C
S G$E2IP_7$0$0 Def0000C7
S G$OC0STATUS$0$0 Def0000BB
S _ADCCH3VAL1 Def007027
S _OSCREADY Def007052
S _OSCRUN Def007051
S _RADIOFDATAADDR0 Def007040
S _AX5042_DATARATEHI Def004040
S _AX5042_ENCODINGNB Def005011
S _T0CNT1 Def00009D
S _T1CNT0 Def0000A4
S _ACC_4 Def0000E4
S _E2IE_6 Def0000A6
S _PORTA_5 Def000085
S _PORTB_4 Def00008C
S _PORTC_3 Def000093
S G$FRCOSCPER$0$0 Def007078
S G$ADCCH1VAL$0$0 Def007022
S G$EIE_5$0$0 Def00009D
S G$WTSTAT$0$0 Def0000EA
S G$OC1STATUS$0$0 Def0000C3
S G$OC0MODE$0$0 Def0000B9
S G$DPS$0$0 Def000086
S _RADIOFDATAADDR1 Def007041
S _AX5042_IFFREQLO Def004029
S _AX5042_IRQMASK Def004006
S _AX5042_SCRATCHNB Def005001
S _AX5042_TXBITRATEHINB Def005031
S _RADIOSTAT0 Def0000BE
S _T1CNT1 Def0000A5
S _T2CNT0 Def0000AC
S _WTEVTA Def00F5F4
S _ACC_5 Def0000E5
S _E2IE_7 Def0000A7
S _PORTA_6 Def000086
S _PORTB_5 Def00008D
S _PORTC_4 Def000094
S G$AX5042_IRQREQUESTNB$0$0 Def005007
S G$AX5042_TXPWR$0$0 Def004030
S G$LPOSCPER$0$0 Def007068
S G$ADCCH2VAL$0$0 Def007024
S G$IP_0$0$0 Def0000B8
S G$EIE_6$0$0 Def00009E
S G$T0STATUS$0$0 Def00009B
S G$OC1MODE$0$0 Def0000C1
S G$PINA$0$0 Def0000C8
S _AX5042_PLLVCOI Def004072
S _DPH Def000083
S _RADIOSTAT1 Def0000BF
S _SPSHREG Def0000DE
S _T2CNT1 Def0000AD
S _WTEVTB Def00F7F6
S _ACC_6 Def0000E6
S _CY Def0000D7
S _PORTA_7 Def000087
S _PORTB_6 Def00008E
S _PORTC_5 Def000095
S G$AX5042_RXMISCNB$0$0 Def00507D
S G$RADIOMUX$0$0 Def007044
S G$ADCCH3VAL$0$0 Def007026
S G$IP_1$0$0 Def0000B9
S G$EIE_7$0$0 Def00009F
S G$U0STATUS$0$0 Def0000E5
S G$T1STATUS$0$0 Def0000A3
S G$T0MODE$0$0 Def000099
S G$T0CNT$0$0 Def009D9C
S G$OC0PIN$0$0 Def0000BA
S G$PINB$0$0 Def0000E8
S _DMA0ADDR Def007010
S _FRCOSCREF Def007074
S _EXTIRQ Def007003
S _WTEVTC Def00FDFC
S _ACC_7 Def0000E7
S _IE_0 Def0000A8
S _PORTB_7 Def00008F
S _PORTC_6 Def000096
S G$AX5042_DATARATEHINB$0$0 Def005040
S G$AX5042_TRKAMPLITUDEHI$0$0 Def004048
S G$RADIOFDATAADDR$0$0 Def007040
S G$FRCOSCKFILT0$0$0 Def007072
S G$IP_2$0$0 Def0000BA
S G$WTIRQEN$0$0 Def0000E9
S G$U1STATUS$0$0 Def0000ED
S G$U0MODE$0$0 Def0000E7
S G$T2STATUS$0$0 Def0000AB
S G$T1MODE$0$0 Def0000A1
S G$T1CNT$0$0 Def00A5A4
S G$OC1PIN$0$0 Def0000C2
S G$PINC$0$0 Def0000F8
S G$DPTR0$0$0 Def008382
S _DMA1ADDR Def007012
S _FRCOSCFREQ0 Def007076
S _LPOSCREF Def007064
S _XTALOSC Def007F18
S _AX5042_FECSYNCNB Def005019
S _EIP Def0000B0
S _WTEVTD Def00FFFE
S _IE_1 Def0000A9
S _PORTC_7 Def000097
S G$AX5042_IRQMASKNB$0$0 Def005006
S G$AX5042_IFFREQLONB$0$0 Def005029
S G$AX5042_PINCFG1$0$0 Def00400C
S G$LPOSCKFILT0$0$0 Def007062
S G$FRCOSCKFILT1$0$0 Def007073
S G$IP_3$0$0 Def0000BB
S G$U1MODE$0$0 Def0000EF
S G$T2MODE$0$0 Def0000A9
S G$T2CNT$0$0 Def00ADAC
S G$RADIOSTAT$0$0 Def00BFBE
S G$DPTR1$0$0 Def008584
S _FRCOSCFREQ1 Def007077
S _LPOSCFREQ0 Def007066
S _AX5042_DSPMODENB Def005009
S _E2IP_0 Def0000C0
S _IE_2 Def0000AA
S G$AX5042_PLLVCOINB$0$0 Def005072
S G$AX5042_PLLRNGCLK$0$0 Def00402E
S G$AX5042_PINCFG2$0$0 Def00400D
S G$AX5042_IRQINVERSION$0$0 Def00400F
S G$LPOSCKFILT1$0$0 Def007063
S G$IP_4$0$0 Def0000BC
S _PALTRADIO Def007046
S _LPOSCFREQ1 Def007067
S _AX5042_REF Def00407C
S _AX5042_CICSHIFTNB Def00503D
S _DPL Def000082
S _DIRA Def000089
S _IC0STATUS Def0000CD
S _E2IP_1 Def0000C1
S _IE_3 Def0000AB
A _CODE size 0 flags 0 addr 0
A RSEG size 0 flags 8 addr 0
A RSEG0 size 0 flags 8 addr 0
A RSEG1 size 0 flags 8 addr 0
A REG_BANK_0 size 8 flags 4 addr 0
A DSEG size 0 flags 0 addr 0
A ISEG size 0 flags 0 addr 0
A IABS size 0 flags 8 addr 0
A BSEG size 0 flags 80 addr 0
A PSEG size 0 flags 50 addr 0
A XSEG size 1 flags 40 addr 0
S Lpllrange.ax5042_pllrange$range$1$90 Def000000
A XABS size 0 flags 48 addr 0
A XISEG size 0 flags 40 addr 0
A HOME size 0 flags 20 addr 0
A GSINIT0 size 0 flags 20 addr 0
A GSINIT1 size 0 flags 20 addr 0
A GSINIT2 size 0 flags 20 addr 0
A GSINIT3 size 0 flags 20 addr 0
A GSINIT4 size 0 flags 20 addr 0
A GSINIT5 size 0 flags 20 addr 0
A GSINIT size 0 flags 20 addr 0
A GSFINAL size 0 flags 20 addr 0
A CSEG size 39 flags 20 addr 0
S C$pllrange.c$52$0$0 Def000000
S C$pllrange.c$67$1$91 Def00002D
S C$pllrange.c$56$2$92 Def000008
S C$pllrange.c$63$2$95 Def00001F
S XG$ax5042_pllrange$0$0 Def000038
S C$pllrange.c$69$1$91 Def000033
S C$pllrange.c$64$2$95 Def000025
S C$pllrange.c$57$2$93 Def000008
S C$pllrange.c$54$1$0 Def000006
S C$pllrange.c$65$2$95 Def000029
S C$pllrange.c$59$2$94 Def000010
S A$pllrange$1610 Def00000D
S A$pllrange$1620 Def00001A
S A$pllrange$1611 Def00000F
S A$pllrange$1602 Def000006
S A$pllrange$1621 Def00001B
S A$pllrange$1640 Def00002D
S A$pllrange$1622 Def00001E
S A$pllrange$1641 Def00002E
S A$pllrange$1632 Def000025
S A$pllrange$1614 Def000010
S A$pllrange$1651 Def000036
S A$pllrange$1642 Def00002F
S A$pllrange$1633 Def000028
S A$pllrange$1615 Def000013
S G$ax5042_pllrange$0$0 Def000000
S A$pllrange$1643 Def000030
S A$pllrange$1616 Def000014
S A$pllrange$1607 Def000008
S A$pllrange$1644 Def000031
S A$pllrange$1617 Def000015
S A$pllrange$1608 Def00000B
S A$pllrange$1654 Def000038
S A$pllrange$1636 Def000029
S A$pllrange$1618 Def000017
S A$pllrange$1609 Def00000C
S A$pllrange$1637 Def00002A
S A$pllrange$1628 Def00001F
S A$pllrange$1619 Def000018
S A$pllrange$1629 Def000022
S A$pllrange$1648 Def000033
S A$pllrange$1597 Def000000
S A$pllrange$1598 Def000002
S A$pllrange$1599 Def000005
S _ax5042_pllrange Def000000
S C$pllrange.c$70$1$91 Def000036
S C$pllrange.c$61$1$91 Def00001F
S C$pllrange.c$71$1$91 Def000038
A CONST size 0 flags 20 addr 0
A XINIT size 0 flags 20 addr 0
A CABS size 0 flags 28 addr 0
T 00 00 00
R 00 00 00 02
T 00 00 00
R 00 00 00 03
T 00 00 00
R 00 00 00 04
T 00 00 00
R 00 00 00 0A
T 00 00 00
R 00 00 00 0A
T 00 00 00
R 00 00 00 16
T 00 00 00 E5 82 90 00 00 F0 7F 0A 90 40 02 E4 F0
R 00 00 00 16 00 06 00 0A
T 00 00 0D 74 0C F0 90 00 00 E0 FE 74 0F 5E 44 10
R 00 00 00 16 00 07 00 0A
T 00 00 1A FE 90 40 2D F0
R 00 00 00 16
T 00 00 1F
R 00 00 00 16
T 00 00 1F 90 07 D0 12 00 00 90 40 2D E0 FE 30 E4
R 00 00 00 16 02 07 02 AF
T 00 00 2C 06 EF 14 FD FF 70 EC
R 00 00 00 16
T 00 00 33
R 00 00 00 16
T 00 00 33 53 06 3F 8E 82 22
R 00 00 00 16
</REL>
<ADB>
M:pllrange
F:G$ax5042_pllrange$0$0({2}DF,SC:U),Z,0,0,0,0,0
S:G$random_seed$0$0({2}SI:U),E,0,0
S:Lpllrange.ax5042_pllrange$r$1$91({1}SC:U),R,0,0,[r6]
S:Lpllrange.ax5042_pllrange$rcount$1$91({1}SC:U),R,0,0,[r7]
S:G$ADCCH0VAL0$0$0({1}SC:U),F,0,0
S:G$ADCCH0VAL1$0$0({1}SC:U),F,0,0
S:G$ADCCH0VAL$0$0({2}SI:U),F,0,0
S:G$ADCCH1VAL0$0$0({1}SC:U),F,0,0
S:G$ADCCH1VAL1$0$0({1}SC:U),F,0,0
S:G$ADCCH1VAL$0$0({2}SI:U),F,0,0
S:G$ADCCH2VAL0$0$0({1}SC:U),F,0,0
S:G$ADCCH2VAL1$0$0({1}SC:U),F,0,0
S:G$ADCCH2VAL$0$0({2}SI:U),F,0,0
S:G$ADCCH3VAL0$0$0({1}SC:U),F,0,0
S:G$ADCCH3VAL1$0$0({1}SC:U),F,0,0
S:G$ADCCH3VAL$0$0({2}SI:U),F,0,0
S:G$ADCTUNE0$0$0({1}SC:U),F,0,0
S:G$ADCTUNE1$0$0({1}SC:U),F,0,0
S:G$ADCTUNE2$0$0({1}SC:U),F,0,0
S:G$DMA0ADDR0$0$0({1}SC:U),F,0,0
S:G$DMA0ADDR1$0$0({1}SC:U),F,0,0
S:G$DMA0ADDR$0$0({2}SI:U),F,0,0
S:G$DMA0CONFIG$0$0({1}SC:U),F,0,0
S:G$DMA1ADDR0$0$0({1}SC:U),F,0,0
S:G$DMA1ADDR1$0$0({1}SC:U),F,0,0
S:G$DMA1ADDR$0$0({2}SI:U),F,0,0
S:G$DMA1CONFIG$0$0({1}SC:U),F,0,0
S:G$FRCOSCCONFIG$0$0({1}SC:U),F,0,0
S:G$FRCOSCCTRL$0$0({1}SC:U),F,0,0
S:G$FRCOSCFREQ0$0$0({1}SC:U),F,0,0
S:G$FRCOSCFREQ1$0$0({1}SC:U),F,0,0
S:G$FRCOSCFREQ$0$0({2}SI:U),F,0,0
S:G$FRCOSCKFILT0$0$0({1}SC:U),F,0,0
S:G$FRCOSCKFILT1$0$0({1}SC:U),F,0,0
S:G$FRCOSCKFILT$0$0({2}SI:U),F,0,0
S:G$FRCOSCPER0$0$0({1}SC:U),F,0,0
S:G$FRCOSCPER1$0$0({1}SC:U),F,0,0
S:G$FRCOSCPER$0$0({2}SI:U),F,0,0
S:G$FRCOSCREF0$0$0({1}SC:U),F,0,0
S:G$FRCOSCREF1$0$0({1}SC:U),F,0,0
S:G$FRCOSCREF$0$0({2}SI:U),F,0,0
S:G$ANALOGA$0$0({1}SC:U),F,0,0
S:G$GPIOENABLE$0$0({1}SC:U),F,0,0
S:G$EXTIRQ$0$0({1}SC:U),F,0,0
S:G$INTCHGA$0$0({1}SC:U),F,0,0
S:G$INTCHGB$0$0({1}SC:U),F,0,0
S:G$INTCHGC$0$0({1}SC:U),F,0,0
S:G$PALTA$0$0({1}SC:U),F,0,0
S:G$PALTB$0$0({1}SC:U),F,0,0
S:G$PALTC$0$0({1}SC:U),F,0,0
S:G$PALTRADIO$0$0({1}SC:U),F,0,0
S:G$PINCHGA$0$0({1}SC:U),F,0,0
S:G$PINCHGB$0$0({1}SC:U),F,0,0
S:G$PINCHGC$0$0({1}SC:U),F,0,0
S:G$PINSEL$0$0({1}SC:U),F,0,0
S:G$LPOSCCONFIG$0$0({1}SC:U),F,0,0
S:G$LPOSCFREQ0$0$0({1}SC:U),F,0,0
S:G$LPOSCFREQ1$0$0({1}SC:U),F,0,0
S:G$LPOSCFREQ$0$0({2}SI:U),F,0,0
S:G$LPOSCKFILT0$0$0({1}SC:U),F,0,0
S:G$LPOSCKFILT1$0$0({1}SC:U),F,0,0
S:G$LPOSCKFILT$0$0({2}SI:U),F,0,0
S:G$LPOSCPER0$0$0({1}SC:U),F,0,0
S:G$LPOSCPER1$0$0({1}SC:U),F,0,0
S:G$LPOSCPER$0$0({2}SI:U),F,0,0
S:G$LPOSCREF0$0$0({1}SC:U),F,0,0
S:G$LPOSCREF1$0$0({1}SC:U),F,0,0
S:G$LPOSCREF$0$0({2}SI:U),F,0,0
S:G$LPXOSCGM$0$0({1}SC:U),F,0,0
S:G$MISCCTRL$0$0({1}SC:U),F,0,0
S:G$OSCCALIB$0$0({1}SC:U),F,0,0
S:G$OSCFORCERUN$0$0({1}SC:U),F,0,0
S:G$OSCREADY$0$0({1}SC:U),F,0,0
S:G$OSCRUN$0$0({1}SC:U),F,0,0
S:G$RADIOFDATAADDR0$0$0({1}SC:U),F,0,0
S:G$RADIOFDATAADDR1$0$0({1}SC:U),F,0,0
S:G$RADIOFDATAADDR$0$0({2}SI:U),F,0,0
S:G$RADIOFSTATADDR0$0$0({1}SC:U),F,0,0
S:G$RADIOFSTATADDR1$0$0({1}SC:U),F,0,0
S:G$RADIOFSTATADDR$0$0({2}SI:U),F,0,0
S:G$RADIOMUX$0$0({1}SC:U),F,0,0
S:G$SCRATCH0$0$0({1}SC:U),F,0,0
S:G$SCRATCH1$0$0({1}SC:U),F,0,0
S:G$SCRATCH2$0$0({1}SC:U),F,0,0
S:G$SCRATCH3$0$0({1}SC:U),F,0,0
S:G$SILICONREV$0$0({1}SC:U),F,0,0
S:G$XTALAMPL$0$0({1}SC:U),F,0,0
S:G$XTALOSC$0$0({1}SC:U),F,0,0
S:G$XTALREADY$0$0({1}SC:U),F,0,0
S:G$AX5042_ADCMISC$0$0({1}SC:U),F,0,0
S:G$AX5042_AGCATTACK$0$0({1}SC:U),F,0,0
S:G$AX5042_AGCCOUNTER$0$0({1}SC:U),F,0,0
S:G$AX5042_AGCDECAY$0$0({1}SC:U),F,0,0
S:G$AX5042_AGCTARGET$0$0({1}SC:U),F,0,0
S:G$AX5042_AMPLITUDEGAIN$0$0({1}SC:U),F,0,0
S:G$AX5042_APEOVERRIDE$0$0({1}SC:U),F,0,0
S:G$AX5042_CICDECHI$0$0({1}SC:U),F,0,0
S:G$AX5042_CICDECLO$0$0({1}SC:U),F,0,0
S:G$AX5042_CICSHIFT$0$0({1}SC:U),F,0,0
S:G$AX5042_CRCINIT0$0$0({1}SC:U),F,0,0
S:G$AX5042_CRCINIT1$0$0({1}SC:U),F,0,0
S:G$AX5042_CRCINIT2$0$0({1}SC:U),F,0,0
S:G$AX5042_CRCINIT3$0$0({1}SC:U),F,0,0
S:G$AX5042_DATARATEHI$0$0({1}SC:U),F,0,0
S:G$AX5042_DATARATELO$0$0({1}SC:U),F,0,0
S:G$AX5042_DSPMODE$0$0({1}SC:U),F,0,0
S:G$AX5042_ENCODING$0$0({1}SC:U),F,0,0
S:G$AX5042_FEC$0$0({1}SC:U),F,0,0
S:G$AX5042_FECSTATUS$0$0({1}SC:U),F,0,0
S:G$AX5042_FECSYNC$0$0({1}SC:U),F,0,0
S:G$AX5042_FIFOCONTROL$0$0({1}SC:U),F,0,0
S:G$AX5042_FIFODATA$0$0({1}SC:U),F,0,0
S:G$AX5042_FRAMING$0$0({1}SC:U),F,0,0
S:G$AX5042_FREQ0$0$0({1}SC:U),F,0,0
S:G$AX5042_FREQ1$0$0({1}SC:U),F,0,0
S:G$AX5042_FREQ2$0$0({1}SC:U),F,0,0
S:G$AX5042_FREQ3$0$0({1}SC:U),F,0,0
S:G$AX5042_FREQUENCYGAIN$0$0({1}SC:U),F,0,0
S:G$AX5042_FREQUENCYGAIN2$0$0({1}SC:U),F,0,0
S:G$AX5042_FSKDEV0$0$0({1}SC:U),F,0,0
S:G$AX5042_FSKDEV1$0$0({1}SC:U),F,0,0
S:G$AX5042_FSKDEV2$0$0({1}SC:U),F,0,0
S:G$AX5042_IFFREQHI$0$0({1}SC:U),F,0,0
S:G$AX5042_IFFREQLO$0$0({1}SC:U),F,0,0
S:G$AX5042_IFMODE$0$0({1}SC:U),F,0,0
S:G$AX5042_IRQINVERSION$0$0({1}SC:U),F,0,0
S:G$AX5042_IRQMASK$0$0({1}SC:U),F,0,0
S:G$AX5042_IRQREQUEST$0$0({1}SC:U),F,0,0
S:G$AX5042_MODULATION$0$0({1}SC:U),F,0,0
S:G$AX5042_MODULATORMISC$0$0({1}SC:U),F,0,0
S:G$AX5042_PHASEGAIN$0$0({1}SC:U),F,0,0
S:G$AX5042_PINCFG1$0$0({1}SC:U),F,0,0
S:G$AX5042_PINCFG2$0$0({1}SC:U),F,0,0
S:G$AX5042_PINCFG3$0$0({1}SC:U),F,0,0
S:G$AX5042_PLLLOOP$0$0({1}SC:U),F,0,0
S:G$AX5042_PLLRANGING$0$0({1}SC:U),F,0,0
S:G$AX5042_PLLRNGCLK$0$0({1}SC:U),F,0,0
S:G$AX5042_PLLRNGMISC$0$0({1}SC:U),F,0,0
S:G$AX5042_PLLVCOI$0$0({1}SC:U),F,0,0
S:G$AX5042_PWRMODE$0$0({1}SC:U),F,0,0
S:G$AX5042_REF$0$0({1}SC:U),F,0,0
S:G$AX5042_RXMISC$0$0({1}SC:U),F,0,0
S:G$AX5042_SCRATCH$0$0({1}SC:U),F,0,0
S:G$AX5042_SILICONREVISION$0$0({1}SC:U),F,0,0
S:G$AX5042_TIMINGGAINHI$0$0({1}SC:U),F,0,0
S:G$AX5042_TIMINGGAINLO$0$0({1}SC:U),F,0,0
S:G$AX5042_TRKAMPLITUDEHI$0$0({1}SC:U),F,0,0
S:G$AX5042_TRKAMPLITUDELO$0$0({1}SC:U),F,0,0
S:G$AX5042_TRKFREQHI$0$0({1}SC:U),F,0,0
S:G$AX5042_TRKFREQLO$0$0({1}SC:U),F,0,0
S:G$AX5042_TRKPHASEHI$0$0({1}SC:U),F,0,0
S:G$AX5042_TRKPHASELO$0$0({1}SC:U),F,0,0
S:G$AX5042_TXBITRATEHI$0$0({1}SC:U),F,0,0
S:G$AX5042_TXBITRATELO$0$0({1}SC:U),F,0,0
S:G$AX5042_TXBITRATEMID$0$0({1}SC:U),F,0,0
S:G$AX5042_TXDSPMODE$0$0({1}SC:U),F,0,0
S:G$AX5042_TXPWR$0$0({1}SC:U),F,0,0
S:G$AX5042_XTALOSC$0$0({1}SC:U),F,0,0
S:G$AX5042_ADCMISCNB$0$0({1}SC:U),F,0,0
S:G$AX5042_AGCATTACKNB$0$0({1}SC:U),F,0,0
S:G$AX5042_AGCCOUNTERNB$0$0({1}SC:U),F,0,0
S:G$AX5042_AGCDECAYNB$0$0({1}SC:U),F,0,0
S:G$AX5042_AGCTARGETNB$0$0({1}SC:U),F,0,0
S:G$AX5042_AMPLITUDEGAINNB$0$0({1}SC:U),F,0,0
S:G$AX5042_APEOVERRIDENB$0$0({1}SC:U),F,0,0
S:G$AX5042_CICDECHINB$0$0({1}SC:U),F,0,0
S:G$AX5042_CICDECLONB$0$0({1}SC:U),F,0,0
S:G$AX5042_CICSHIFTNB$0$0({1}SC:U),F,0,0
S:G$AX5042_CRCINIT0NB$0$0({1}SC:U),F,0,0
S:G$AX5042_CRCINIT1NB$0$0({1}SC:U),F,0,0
S:G$AX5042_CRCINIT2NB$0$0({1}SC:U),F,0,0
S:G$AX5042_CRCINIT3NB$0$0({1}SC:U),F,0,0
S:G$AX5042_DATARATEHINB$0$0({1}SC:U),F,0,0
S:G$AX5042_DATARATELONB$0$0({1}SC:U),F,0,0
S:G$AX5042_DSPMODENB$0$0({1}SC:U),F,0,0
S:G$AX5042_ENCODINGNB$0$0({1}SC:U),F,0,0
S:G$AX5042_FECNB$0$0({1}SC:U),F,0,0
S:G$AX5042_FECSTATUSNB$0$0({1}SC:U),F,0,0
S:G$AX5042_FECSYNCNB$0$0({1}SC:U),F,0,0
S:G$AX5042_FIFOCONTROLNB$0$0({1}SC:U),F,0,0
S:G$AX5042_FIFODATANB$0$0({1}SC:U),F,0,0
S:G$AX5042_FRAMINGNB$0$0({1}SC:U),F,0,0
S:G$AX5042_FREQ0NB$0$0({1}SC:U),F,0,0
S:G$AX5042_FREQ1NB$0$0({1}SC:U),F,0,0
S:G$AX5042_FREQ2NB$0$0({1}SC:U),F,0,0
S:G$AX5042_FREQ3NB$0$0({1}SC:U),F,0,0
S:G$AX5042_FREQUENCYGAINNB$0$0({1}SC:U),F,0,0
S:G$AX5042_FREQUENCYGAIN2NB$0$0({1}SC:U),F,0,0
S:G$AX5042_FSKDEV0NB$0$0({1}SC:U),F,0,0
S:G$AX5042_FSKDEV1NB$0$0({1}SC:U),F,0,0
S:G$AX5042_FSKDEV2NB$0$0({1}SC:U),F,0,0
S:G$AX5042_IFFREQHINB$0$0({1}SC:U),F,0,0
S:G$AX5042_IFFREQLONB$0$0({1}SC:U),F,0,0
S:G$AX5042_IFMODENB$0$0({1}SC:U),F,0,0
S:G$AX5042_IRQINVERSIONNB$0$0({1}SC:U),F,0,0
S:G$AX5042_IRQMASKNB$0$0({1}SC:U),F,0,0
S:G$AX5042_IRQREQUESTNB$0$0({1}SC:U),F,0,0
S:G$AX5042_MODULATIONNB$0$0({1}SC:U),F,0,0
S:G$AX5042_MODULATORMISCNB$0$0({1}SC:U),F,0,0
S:G$AX5042_PHASEGAINNB$0$0({1}SC:U),F,0,0
S:G$AX5042_PINCFG1NB$0$0({1}SC:U),F,0,0
S:G$AX5042_PINCFG2NB$0$0({1}SC:U),F,0,0
S:G$AX5042_PINCFG3NB$0$0({1}SC:U),F,0,0
S:G$AX5042_PLLLOOPNB$0$0({1}SC:U),F,0,0
S:G$AX5042_PLLRANGINGNB$0$0({1}SC:U),F,0,0
S:G$AX5042_PLLRNGCLKNB$0$0({1}SC:U),F,0,0
S:G$AX5042_PLLRNGMISCNB$0$0({1}SC:U),F,0,0
S:G$AX5042_PLLVCOINB$0$0({1}SC:U),F,0,0
S:G$AX5042_PWRMODENB$0$0({1}SC:U),F,0,0
S:G$AX5042_REFNB$0$0({1}SC:U),F,0,0
S:G$AX5042_RXMISCNB$0$0({1}SC:U),F,0,0
S:G$AX5042_SCRATCHNB$0$0({1}SC:U),F,0,0
S:G$AX5042_SILICONREVISIONNB$0$0({1}SC:U),F,0,0
S:G$AX5042_TIMINGGAINHINB$0$0({1}SC:U),F,0,0
S:G$AX5042_TIMINGGAINLONB$0$0({1}SC:U),F,0,0
S:G$AX5042_TRKAMPLITUDEHINB$0$0({1}SC:U),F,0,0
S:G$AX5042_TRKAMPLITUDELONB$0$0({1}SC:U),F,0,0
S:G$AX5042_TRKFREQHINB$0$0({1}SC:U),F,0,0
S:G$AX5042_TRKFREQLONB$0$0({1}SC:U),F,0,0
S:G$AX5042_TRKPHASEHINB$0$0({1}SC:U),F,0,0
S:G$AX5042_TRKPHASELONB$0$0({1}SC:U),F,0,0
S:G$AX5042_TXBITRATEHINB$0$0({1}SC:U),F,0,0
S:G$AX5042_TXBITRATELONB$0$0({1}SC:U),F,0,0
S:G$AX5042_TXBITRATEMIDNB$0$0({1}SC:U),F,0,0
S:G$AX5042_TXDSPMODENB$0$0({1}SC:U),F,0,0
S:G$AX5042_TXPWRNB$0$0({1}SC:U),F,0,0
S:G$AX5042_XTALOSCNB$0$0({1}SC:U),F,0,0
S:Lpllrange.enter_critical$crit$1$29({1}SC:U),F,0,0
S:Lpllrange.exit_critical$crit$1$30({1}SC:U),F,0,0
S:Lpllrange.ax5042_pllrange$range$1$90({1}SC:U),F,0,0
S:G$ACC$0$0({1}SC:U),I,0,0
S:G$B$0$0({1}SC:U),I,0,0
S:G$DPH$0$0({1}SC:U),I,0,0
S:G$DPH1$0$0({1}SC:U),I,0,0
S:G$DPL$0$0({1}SC:U),I,0,0
S:G$DPL1$0$0({1}SC:U),I,0,0
S:G$DPTR0$0$0({2}SI:U),I,0,0
S:G$DPTR1$0$0({2}SI:U),I,0,0
S:G$DPS$0$0({1}SC:U),I,0,0
S:G$E2IE$0$0({1}SC:U),I,0,0
S:G$E2IP$0$0({1}SC:U),I,0,0
S:G$EIE$0$0({1}SC:U),I,0,0
S:G$EIP$0$0({1}SC:U),I,0,0
S:G$IE$0$0({1}SC:U),I,0,0
S:G$IP$0$0({1}SC:U),I,0,0
S:G$PCON$0$0({1}SC:U),I,0,0
S:G$PSW$0$0({1}SC:U),I,0,0
S:G$SP$0$0({1}SC:U),I,0,0
S:G$XPAGE$0$0({1}SC:U),I,0,0
S:G$_XPAGE$0$0({1}SC:U),I,0,0
S:G$ADCCH0CONFIG$0$0({1}SC:U),I,0,0
S:G$ADCCH1CONFIG$0$0({1}SC:U),I,0,0
S:G$ADCCH2CONFIG$0$0({1}SC:U),I,0,0
S:G$ADCCH3CONFIG$0$0({1}SC:U),I,0,0
S:G$ADCCLKSRC$0$0({1}SC:U),I,0,0
S:G$ADCCONV$0$0({1}SC:U),I,0,0
S:G$ANALOGCOMP$0$0({1}SC:U),I,0,0
S:G$CLKCON$0$0({1}SC:U),I,0,0
S:G$CLKSTAT$0$0({1}SC:U),I,0,0
S:G$CODECONFIG$0$0({1}SC:U),I,0,0
S:G$DBGLNKBUF$0$0({1}SC:U),I,0,0
S:G$DBGLNKSTAT$0$0({1}SC:U),I,0,0
S:G$DIRA$0$0({1}SC:U),I,0,0
S:G$DIRB$0$0({1}SC:U),I,0,0
S:G$DIRC$0$0({1}SC:U),I,0,0
S:G$DIRR$0$0({1}SC:U),I,0,0
S:G$PINA$0$0({1}SC:U),I,0,0
S:G$PINB$0$0({1}SC:U),I,0,0
S:G$PINC$0$0({1}SC:U),I,0,0
S:G$PINR$0$0({1}SC:U),I,0,0
S:G$PORTA$0$0({1}SC:U),I,0,0
S:G$PORTB$0$0({1}SC:U),I,0,0
S:G$PORTC$0$0({1}SC:U),I,0,0
S:G$PORTR$0$0({1}SC:U),I,0,0
S:G$IC0CAPT0$0$0({1}SC:U),I,0,0
S:G$IC0CAPT1$0$0({1}SC:U),I,0,0
S:G$IC0CAPT$0$0({2}SI:U),I,0,0
S:G$IC0MODE$0$0({1}SC:U),I,0,0
S:G$IC0STATUS$0$0({1}SC:U),I,0,0
S:G$IC1CAPT0$0$0({1}SC:U),I,0,0
S:G$IC1CAPT1$0$0({1}SC:U),I,0,0
S:G$IC1CAPT$0$0({2}SI:U),I,0,0
S:G$IC1MODE$0$0({1}SC:U),I,0,0
S:G$IC1STATUS$0$0({1}SC:U),I,0,0
S:G$NVADDR0$0$0({1}SC:U),I,0,0
S:G$NVADDR1$0$0({1}SC:U),I,0,0
S:G$NVADDR$0$0({2}SI:U),I,0,0
S:G$NVDATA0$0$0({1}SC:U),I,0,0
S:G$NVDATA1$0$0({1}SC:U),I,0,0
S:G$NVDATA$0$0({2}SI:U),I,0,0
S:G$NVKEY$0$0({1}SC:U),I,0,0
S:G$NVSTATUS$0$0({1}SC:U),I,0,0
S:G$OC0COMP0$0$0({1}SC:U),I,0,0
S:G$OC0COMP1$0$0({1}SC:U),I,0,0
S:G$OC0COMP$0$0({2}SI:U),I,0,0
S:G$OC0MODE$0$0({1}SC:U),I,0,0
S:G$OC0PIN$0$0({1}SC:U),I,0,0
S:G$OC0STATUS$0$0({1}SC:U),I,0,0
S:G$OC1COMP0$0$0({1}SC:U),I,0,0
S:G$OC1COMP1$0$0({1}SC:U),I,0,0
S:G$OC1COMP$0$0({2}SI:U),I,0,0
S:G$OC1MODE$0$0({1}SC:U),I,0,0
S:G$OC1PIN$0$0({1}SC:U),I,0,0
S:G$OC1STATUS$0$0({1}SC:U),I,0,0
S:G$RADIOACC$0$0({1}SC:U),I,0,0
S:G$RADIOADDR0$0$0({1}SC:U),I,0,0
S:G$RADIOADDR1$0$0({1}SC:U),I,0,0
S:G$RADIOADDR$0$0({2}SI:U),I,0,0
S:G$RADIODATA0$0$0({1}SC:U),I,0,0
S:G$RADIODATA1$0$0({1}SC:U),I,0,0
S:G$RADIODATA2$0$0({1}SC:U),I,0,0
S:G$RADIODATA3$0$0({1}SC:U),I,0,0
S:G$RADIODATA$0$0({4}SL:U),I,0,0
S:G$RADIOSTAT0$0$0({1}SC:U),I,0,0
S:G$RADIOSTAT1$0$0({1}SC:U),I,0,0
S:G$RADIOSTAT$0$0({2}SI:U),I,0,0
S:G$SPCLKSRC$0$0({1}SC:U),I,0,0
S:G$SPMODE$0$0({1}SC:U),I,0,0
S:G$SPSHREG$0$0({1}SC:U),I,0,0
S:G$SPSTATUS$0$0({1}SC:U),I,0,0
S:G$T0CLKSRC$0$0({1}SC:U),I,0,0
S:G$T0CNT0$0$0({1}SC:U),I,0,0
S:G$T0CNT1$0$0({1}SC:U),I,0,0
S:G$T0CNT$0$0({2}SI:U),I,0,0
S:G$T0MODE$0$0({1}SC:U),I,0,0
S:G$T0PERIOD0$0$0({1}SC:U),I,0,0
S:G$T0PERIOD1$0$0({1}SC:U),I,0,0
S:G$T0PERIOD$0$0({2}SI:U),I,0,0
S:G$T0STATUS$0$0({1}SC:U),I,0,0
S:G$T1CLKSRC$0$0({1}SC:U),I,0,0
S:G$T1CNT0$0$0({1}SC:U),I,0,0
S:G$T1CNT1$0$0({1}SC:U),I,0,0
S:G$T1CNT$0$0({2}SI:U),I,0,0
S:G$T1MODE$0$0({1}SC:U),I,0,0
S:G$T1PERIOD0$0$0({1}SC:U),I,0,0
S:G$T1PERIOD1$0$0({1}SC:U),I,0,0
S:G$T1PERIOD$0$0({2}SI:U),I,0,0
S:G$T1STATUS$0$0({1}SC:U),I,0,0
S:G$T2CLKSRC$0$0({1}SC:U),I,0,0
S:G$T2CNT0$0$0({1}SC:U),I,0,0
S:G$T2CNT1$0$0({1}SC:U),I,0,0
S:G$T2CNT$0$0({2}SI:U),I,0,0
S:G$T2MODE$0$0({1}SC:U),I,0,0
S:G$T2PERIOD0$0$0({1}SC:U),I,0,0
S:G$T2PERIOD1$0$0({1}SC:U),I,0,0
S:G$T2PERIOD$0$0({2}SI:U),I,0,0
S:G$T2STATUS$0$0({1}SC:U),I,0,0
S:G$U0CTRL$0$0({1}SC:U),I,0,0
S:G$U0MODE$0$0({1}SC:U),I,0,0
S:G$U0SHREG$0$0({1}SC:U),I,0,0
S:G$U0STATUS$0$0({1}SC:U),I,0,0
S:G$U1CTRL$0$0({1}SC:U),I,0,0
S:G$U1MODE$0$0({1}SC:U),I,0,0
S:G$U1SHREG$0$0({1}SC:U),I,0,0
S:G$U1STATUS$0$0({1}SC:U),I,0,0
S:G$WDTCFG$0$0({1}SC:U),I,0,0
S:G$WDTRESET$0$0({1}SC:U),I,0,0
S:G$WTCFGA$0$0({1}SC:U),I,0,0
S:G$WTCFGB$0$0({1}SC:U),I,0,0
S:G$WTCNTA0$0$0({1}SC:U),I,0,0
S:G$WTCNTA1$0$0({1}SC:U),I,0,0
S:G$WTCNTA$0$0({2}SI:U),I,0,0
S:G$WTCNTB0$0$0({1}SC:U),I,0,0
S:G$WTCNTB1$0$0({1}SC:U),I,0,0
S:G$WTCNTB$0$0({2}SI:U),I,0,0
S:G$WTCNTR1$0$0({1}SC:U),I,0,0
S:G$WTEVTA0$0$0({1}SC:U),I,0,0
S:G$WTEVTA1$0$0({1}SC:U),I,0,0
S:G$WTEVTA$0$0({2}SI:U),I,0,0
S:G$WTEVTB0$0$0({1}SC:U),I,0,0
S:G$WTEVTB1$0$0({1}SC:U),I,0,0
S:G$WTEVTB$0$0({2}SI:U),I,0,0
S:G$WTEVTC0$0$0({1}SC:U),I,0,0
S:G$WTEVTC1$0$0({1}SC:U),I,0,0
S:G$WTEVTC$0$0({2}SI:U),I,0,0
S:G$WTEVTD0$0$0({1}SC:U),I,0,0
S:G$WTEVTD1$0$0({1}SC:U),I,0,0
S:G$WTEVTD$0$0({2}SI:U),I,0,0
S:G$WTIRQEN$0$0({1}SC:U),I,0,0
S:G$WTSTAT$0$0({1}SC:U),I,0,0
S:G$ACC_0$0$0({1}SX:U),J,0,0
S:G$ACC_1$0$0({1}SX:U),J,0,0
S:G$ACC_2$0$0({1}SX:U),J,0,0
S:G$ACC_3$0$0({1}SX:U),J,0,0
S:G$ACC_4$0$0({1}SX:U),J,0,0
S:G$ACC_5$0$0({1}SX:U),J,0,0
S:G$ACC_6$0$0({1}SX:U),J,0,0
S:G$ACC_7$0$0({1}SX:U),J,0,0
S:G$B_0$0$0({1}SX:U),J,0,0
S:G$B_1$0$0({1}SX:U),J,0,0
S:G$B_2$0$0({1}SX:U),J,0,0
S:G$B_3$0$0({1}SX:U),J,0,0
S:G$B_4$0$0({1}SX:U),J,0,0
S:G$B_5$0$0({1}SX:U),J,0,0
S:G$B_6$0$0({1}SX:U),J,0,0
S:G$B_7$0$0({1}SX:U),J,0,0
S:G$E2IE_0$0$0({1}SX:U),J,0,0
S:G$E2IE_1$0$0({1}SX:U),J,0,0
S:G$E2IE_2$0$0({1}SX:U),J,0,0
S:G$E2IE_3$0$0({1}SX:U),J,0,0
S:G$E2IE_4$0$0({1}SX:U),J,0,0
S:G$E2IE_5$0$0({1}SX:U),J,0,0
S:G$E2IE_6$0$0({1}SX:U),J,0,0
S:G$E2IE_7$0$0({1}SX:U),J,0,0
S:G$E2IP_0$0$0({1}SX:U),J,0,0
S:G$E2IP_1$0$0({1}SX:U),J,0,0
S:G$E2IP_2$0$0({1}SX:U),J,0,0
S:G$E2IP_3$0$0({1}SX:U),J,0,0
S:G$E2IP_4$0$0({1}SX:U),J,0,0
S:G$E2IP_5$0$0({1}SX:U),J,0,0
S:G$E2IP_6$0$0({1}SX:U),J,0,0
S:G$E2IP_7$0$0({1}SX:U),J,0,0
S:G$EIE_0$0$0({1}SX:U),J,0,0
S:G$EIE_1$0$0({1}SX:U),J,0,0
S:G$EIE_2$0$0({1}SX:U),J,0,0
S:G$EIE_3$0$0({1}SX:U),J,0,0
S:G$EIE_4$0$0({1}SX:U),J,0,0
S:G$EIE_5$0$0({1}SX:U),J,0,0
S:G$EIE_6$0$0({1}SX:U),J,0,0
S:G$EIE_7$0$0({1}SX:U),J,0,0
S:G$EIP_0$0$0({1}SX:U),J,0,0
S:G$EIP_1$0$0({1}SX:U),J,0,0
S:G$EIP_2$0$0({1}SX:U),J,0,0
S:G$EIP_3$0$0({1}SX:U),J,0,0
S:G$EIP_4$0$0({1}SX:U),J,0,0
S:G$EIP_5$0$0({1}SX:U),J,0,0
S:G$EIP_6$0$0({1}SX:U),J,0,0
S:G$EIP_7$0$0({1}SX:U),J,0,0
S:G$IE_0$0$0({1}SX:U),J,0,0
S:G$IE_1$0$0({1}SX:U),J,0,0
S:G$IE_2$0$0({1}SX:U),J,0,0
S:G$IE_3$0$0({1}SX:U),J,0,0
S:G$IE_4$0$0({1}SX:U),J,0,0
S:G$IE_5$0$0({1}SX:U),J,0,0
S:G$IE_6$0$0({1}SX:U),J,0,0
S:G$IE_7$0$0({1}SX:U),J,0,0
S:G$EA$0$0({1}SX:U),J,0,0
S:G$IP_0$0$0({1}SX:U),J,0,0
S:G$IP_1$0$0({1}SX:U),J,0,0
S:G$IP_2$0$0({1}SX:U),J,0,0
S:G$IP_3$0$0({1}SX:U),J,0,0
S:G$IP_4$0$0({1}SX:U),J,0,0
S:G$IP_5$0$0({1}SX:U),J,0,0
S:G$IP_6$0$0({1}SX:U),J,0,0
S:G$IP_7$0$0({1}SX:U),J,0,0
S:G$P$0$0({1}SX:U),J,0,0
S:G$F1$0$0({1}SX:U),J,0,0
S:G$OV$0$0({1}SX:U),J,0,0
S:G$RS0$0$0({1}SX:U),J,0,0
S:G$RS1$0$0({1}SX:U),J,0,0
S:G$F0$0$0({1}SX:U),J,0,0
S:G$AC$0$0({1}SX:U),J,0,0
S:G$CY$0$0({1}SX:U),J,0,0
S:G$PINA_0$0$0({1}SX:U),J,0,0
S:G$PINA_1$0$0({1}SX:U),J,0,0
S:G$PINA_2$0$0({1}SX:U),J,0,0
S:G$PINA_3$0$0({1}SX:U),J,0,0
S:G$PINA_4$0$0({1}SX:U),J,0,0
S:G$PINA_5$0$0({1}SX:U),J,0,0
S:G$PINA_6$0$0({1}SX:U),J,0,0
S:G$PINA_7$0$0({1}SX:U),J,0,0
S:G$PINB_0$0$0({1}SX:U),J,0,0
S:G$PINB_1$0$0({1}SX:U),J,0,0
S:G$PINB_2$0$0({1}SX:U),J,0,0
S:G$PINB_3$0$0({1}SX:U),J,0,0
S:G$PINB_4$0$0({1}SX:U),J,0,0
S:G$PINB_5$0$0({1}SX:U),J,0,0
S:G$PINB_6$0$0({1}SX:U),J,0,0
S:G$PINB_7$0$0({1}SX:U),J,0,0
S:G$PINC_0$0$0({1}SX:U),J,0,0
S:G$PINC_1$0$0({1}SX:U),J,0,0
S:G$PINC_2$0$0({1}SX:U),J,0,0
S:G$PINC_3$0$0({1}SX:U),J,0,0
S:G$PINC_4$0$0({1}SX:U),J,0,0
S:G$PINC_5$0$0({1}SX:U),J,0,0
S:G$PINC_6$0$0({1}SX:U),J,0,0
S:G$PINC_7$0$0({1}SX:U),J,0,0
S:G$PORTA_0$0$0({1}SX:U),J,0,0
S:G$PORTA_1$0$0({1}SX:U),J,0,0
S:G$PORTA_2$0$0({1}SX:U),J,0,0
S:G$PORTA_3$0$0({1}SX:U),J,0,0
S:G$PORTA_4$0$0({1}SX:U),J,0,0
S:G$PORTA_5$0$0({1}SX:U),J,0,0
S:G$PORTA_6$0$0({1}SX:U),J,0,0
S:G$PORTA_7$0$0({1}SX:U),J,0,0
S:G$PORTB_0$0$0({1}SX:U),J,0,0
S:G$PORTB_1$0$0({1}SX:U),J,0,0
S:G$PORTB_2$0$0({1}SX:U),J,0,0
S:G$PORTB_3$0$0({1}SX:U),J,0,0
S:G$PORTB_4$0$0({1}SX:U),J,0,0
S:G$PORTB_5$0$0({1}SX:U),J,0,0
S:G$PORTB_6$0$0({1}SX:U),J,0,0
S:G$PORTB_7$0$0({1}SX:U),J,0,0
S:G$PORTC_0$0$0({1}SX:U),J,0,0
S:G$PORTC_1$0$0({1}SX:U),J,0,0
S:G$PORTC_2$0$0({1}SX:U),J,0,0
S:G$PORTC_3$0$0({1}SX:U),J,0,0
S:G$PORTC_4$0$0({1}SX:U),J,0,0
S:G$PORTC_5$0$0({1}SX:U),J,0,0
S:G$PORTC_6$0$0({1}SX:U),J,0,0
S:G$PORTC_7$0$0({1}SX:U),J,0,0
S:G$delay$0$0({2}DF,SV:S),C,0,0
S:G$random$0$0({2}DF,SI:U),C,0,0
S:G$signextend12$0$0({2}DF,SL:S),C,0,0
S:G$signextend16$0$0({2}DF,SL:S),C,0,0
S:G$signextend20$0$0({2}DF,SL:S),C,0,0
S:G$signextend24$0$0({2}DF,SL:S),C,0,0
S:G$hweight8$0$0({2}DF,SC:U),C,0,0
S:G$hweight16$0$0({2}DF,SC:U),C,0,0
S:G$hweight32$0$0({2}DF,SC:U),C,0,0
S:G$signedlimit16$0$0({2}DF,SI:S),C,0,0
S:G$checksignedlimit16$0$0({2}DF,SC:U),C,0,0
S:G$signedlimit32$0$0({2}DF,SL:S),C,0,0
S:G$checksignedlimit32$0$0({2}DF,SC:U),C,0,0
S:G$gray_encode8$0$0({2}DF,SC:U),C,0,0
S:G$gray_decode8$0$0({2}DF,SC:U),C,0,0
S:G$rev8$0$0({2}DF,SC:U),C,0,0
S:G$fmemset$0$0({2}DF,SV:S),C,0,0
S:G$fmemcpy$0$0({2}DF,SV:S),C,0,0
S:G$get_startcause$0$0({2}DF,SC:U),C,0,0
S:G$wtimer_standby$0$0({2}DF,SV:S),C,0,0
S:G$enter_standby$0$0({2}DF,SV:S),C,0,0
S:G$enter_deepsleep$0$0({2}DF,SV:S),C,0,0
S:G$enter_sleep$0$0({2}DF,SV:S),C,0,0
S:G$enter_sleep_cont$0$0({2}DF,SV:S),C,0,0
S:G$reset_cpu$0$0({2}DF,SV:S),C,0,0
S:G$turn_off_xosc$0$0({2}DF,SV:S),C,0,0
S:G$turn_off_lpxosc$0$0({2}DF,SV:S),C,0,0
S:G$enter_critical$0$0({2}DF,SC:U),C,0,0
S:G$exit_critical$0$0({2}DF,SV:S),C,0,0
S:G$reenter_critical$0$0({2}DF,SV:S),C,0,0
S:G$__enable_irq$0$0({2}DF,SV:S),C,0,0
S:G$__disable_irq$0$0({2}DF,SV:S),C,0,0
S:G$radio_read16$0$0({2}DF,SI:U),C,0,0
S:G$radio_read24$0$0({2}DF,SL:U),C,0,0
S:G$radio_read32$0$0({2}DF,SL:U),C,0,0
S:G$radio_write16$0$0({2}DF,SV:S),C,0,0
S:G$radio_write24$0$0({2}DF,SV:S),C,0,0
S:G$radio_write32$0$0({2}DF,SV:S),C,0,0
S:G$ax5031_comminit$0$0({2}DF,SV:S),C,0,0
S:G$ax5031_commsleepexit$0$0({2}DF,SV:S),C,0,0
S:G$ax5031_reset$0$0({2}DF,SC:U),C,0,0
S:G$ax5031_rclk_enable$0$0({2}DF,SV:S),C,0,0
S:G$ax5031_rclk_disable$0$0({2}DF,SV:S),C,0,0
S:G$ax5031_readfifo$0$0({2}DF,SV:S),C,0,0
S:G$ax5031_writefifo$0$0({2}DF,SV:S),C,0,0
S:G$ax5042_comminit$0$0({2}DF,SV:S),C,0,0
S:G$ax5042_commsleepexit$0$0({2}DF,SV:S),C,0,0
S:G$ax5042_reset$0$0({2}DF,SC:U),C,0,0
S:G$ax5042_rclk_enable$0$0({2}DF,SV:S),C,0,0
S:G$ax5042_rclk_disable$0$0({2}DF,SV:S),C,0,0
S:G$ax5042_readfifo$0$0({2}DF,SV:S),C,0,0
S:G$ax5042_writefifo$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_comminit$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_commsleepexit$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_reset$0$0({2}DF,SC:U),C,0,0
S:G$ax5043_enter_deepsleep$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_wakeup_deepsleep$0$0({2}DF,SC:U),C,0,0
S:G$ax5043_rclk_enable$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_rclk_disable$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_rclk_wait_stable$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_readfifo$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_writefifo$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_set_pwramp_pin$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_get_pwramp_pin$0$0({2}DF,SC:U),C,0,0
S:G$ax5043_set_antsel_pin$0$0({2}DF,SV:S),C,0,0
S:G$ax5043_get_antsel_pin$0$0({2}DF,SC:U),C,0,0
S:G$ax5044_comminit$0$0({2}DF,SV:S),C,0,0
S:G$ax5044_commsleepexit$0$0({2}DF,SV:S),C,0,0
S:G$ax5044_reset$0$0({2}DF,SC:U),C,0,0
S:G$ax5044_enter_deepsleep$0$0({2}DF,SV:S),C,0,0
S:G$ax5044_wakeup_deepsleep$0$0({2}DF,SC:U),C,0,0
S:G$ax5044_rclk_enable$0$0({2}DF,SV:S),C,0,0
S:G$ax5044_rclk_disable$0$0({2}DF,SV:S),C,0,0
S:G$ax5044_rclk_wait_stable$0$0({2}DF,SV:S),C,0,0
S:G$ax5044_readfifo$0$0({2}DF,SV:S),C,0,0
S:G$ax5044_writefifo$0$0({2}DF,SV:S),C,0,0
S:G$ax5044_set_pwramp_pin$0$0({2}DF,SV:S),C,0,0
S:G$ax5044_get_pwramp_pin$0$0({2}DF,SC:U),C,0,0
S:G$ax5044_set_antsel_pin$0$0({2}DF,SV:S),C,0,0
S:G$ax5044_get_antsel_pin$0$0({2}DF,SC:U),C,0,0
S:G$ax5051_comminit$0$0({2}DF,SV:S),C,0,0
S:G$ax5051_commsleepexit$0$0({2}DF,SV:S),C,0,0
S:G$ax5051_reset$0$0({2}DF,SC:U),C,0,0
S:G$ax5051_rclk_enable$0$0({2}DF,SV:S),C,0,0
S:G$ax5051_rclk_disable$0$0({2}DF,SV:S),C,0,0
S:G$ax5051_readfifo$0$0({2}DF,SV:S),C,0,0
S:G$ax5051_writefifo$0$0({2}DF,SV:S),C,0,0
</ADB>
</FILE>

</FILES>

</SDCCLIB>
