INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vinma/Xilinx_Projekte/Prozessor_V1/Prozessor_V1.sim/sim_1/synth/func/xsim/toplevel_tb_behaviour_cfg_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU'
INFO: [VRFC 10-3107] analyzing entity 'Program_Counter'
INFO: [VRFC 10-3107] analyzing entity 'Reg_File'
INFO: [VRFC 10-3107] analyzing entity 'toplevel'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vinma/Xilinx_Projekte/Prozessor_V1/Prozessor_V1.srcs/sources_1/new/toplevel_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'toplevel_tb'
