/*
** +---------------------------------------------------------------------+
** | (c) 2026 Mario Sieg <mario.sieg.64@gmail.com>                       |
** | Licensed under the Apache License, Version 2.0                      |
** |                                                                     |
** | Website : https://mariosieg.com                                     |
** | GitHub  : https://github.com/MarioSieg                              |
** | License : https://www.apache.org/licenses/LICENSE-2.0               |
** +---------------------------------------------------------------------+
*/

#ifndef MAG_FLOAT16_H
#define MAG_FLOAT16_H

#include "mag_def.h"

#ifdef __cplusplus
extern "C" {
#endif

/* IEEE 754 16-bit half precision float. */
typedef struct mag_float16_t { uint16_t bits; } mag_float16_t;
mag_static_assert(sizeof(mag_float16_t) == 2);

#define mag_float16c(x) (mag_float16_t){(x)&0xffffu}

#define MAG_FLOAT16_EPS mag_float16c(0x1400)
#define MAG_FLOAT16_INF mag_float16c(0x7c00)
#define MAG_FLOAT16_MAX mag_float16c(0x7bff)
#define MAG_FLOAT16_MAX_SUBNORMAL mag_float16c(0x03ff)
#define MAG_FLOAT16_MIN mag_float16c(0xfbff)
#define MAG_FLOAT16_MIN_POS mag_float16c(0x0400)
#define MAG_FLOAT16_MIN_POS_SUBNORMAL mag_float16c(0x0001)
#define MAG_FLOAT16_NAN mag_float16c(0x7e00)
#define MAG_FLOAT16_NEG_INF mag_float16c(0xfc00)
#define MAG_FLOAT16_NEG_ONE mag_float16c(0xbc00)
#define MAG_FLOAT16_NEG_ZERO mag_float16c(0x8000)
#define MAG_FLOAT16_ONE mag_float16c(0x3c00)
#define MAG_FLOAT16_ZERO mag_float16c(0x0000)

/*
** Slow (non-hardware accelerated) conversion routines between float32 and float16.
** These routines do not use any special CPU instructions and work on any platform.
** They are provided as a fallback in case hardware support is not available.
** Magnetron's CPU backend contains optimized versions of these functions using SIMD instructions.
*/
static MAG_AINLINE mag_float16_t mag_float16_from_float32_soft_fp(float x) {
  float sat = fabsf(x) * 0x1.0p+112f;
  float base = sat * 0x1.0p-110f;
  union { float f32; uint32_t u32; } f32u32 = {.f32=x};
  uint32_t w = f32u32.u32;
  uint32_t shl1_w = w + w;
  uint32_t sign = w & 0x80000000u;
  uint32_t bias = shl1_w & 0xff000000u;
  bias = bias < 0x71000000u ? 0x71000000u : bias;
  f32u32.u32 = (bias >> 1) + 0x07800000u;
  base = f32u32.f32 + base;
  f32u32.f32 = base;
  uint32_t bits = f32u32.u32;
  uint32_t exp_bits = (bits >> 13) & 0x00007c00u;
  uint32_t mantissa_bits = bits & 0x00000fffu;
  uint32_t nonsign = exp_bits + mantissa_bits;
  return (mag_float16_t){(uint16_t)((sign >> 16) | (shl1_w > 0xff000000u ? 0x7e00 : nonsign))};
}

/*
** Slow (non-hardware accelerated) conversion routines between float32 and float16.
** These routines do not use any special CPU instructions and work on any platform.
** They are provided as a fallback in case hardware support is not available.
** Magnetron's CPU backend contains optimized versions of these functions using SIMD instructions.
*/
static MAG_AINLINE float mag_float16_to_float32_soft_fp(mag_float16_t x) {
  uint32_t w = (uint32_t)x.bits << 16;
  uint32_t sign = w & 0x80000000u;
  uint32_t two_w = w + w;
  union { float f32; uint32_t u32; } f32u32 = {.u32=(two_w >> 4) + 0x70000000u};
  f32u32.f32 *= 0x1.0p-112f;
  uint32_t norm_bits = f32u32.u32;
  f32u32.u32 = (two_w >> 17) | 0x3f000000u;
  f32u32.f32 -= 0.5f;
  uint32_t denorm_bits = f32u32.u32;
  f32u32.u32 = sign | (two_w < 0x8000000u ? denorm_bits : norm_bits);
  return f32u32.f32;
}

#ifdef __cplusplus
}
#endif

#endif
