#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sun Jun 16 16:36:58 2024
# Process ID: 11064
# Current directory: C:/Harman/Verilog/SoC_06_16_prac/SoC_06_16_prac.runs/synth_1
# Command line: vivado.exe -log spi_con_exam_IP_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source spi_con_exam_IP_wrapper.tcl
# Log file: C:/Harman/Verilog/SoC_06_16_prac/SoC_06_16_prac.runs/synth_1/spi_con_exam_IP_wrapper.vds
# Journal file: C:/Harman/Verilog/SoC_06_16_prac/SoC_06_16_prac.runs/synth_1\vivado.jou
# Running On        :Park
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :AMD Ryzen 5 5600 6-Core Processor              
# CPU Frequency     :3500 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :17086 MB
# Swap memory       :3087 MB
# Total Virtual     :20173 MB
# Available Virtual :5751 MB
#-----------------------------------------------------------
source spi_con_exam_IP_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 514.293 ; gain = 199.887
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/junho/AppData/Roaming/Xilinx/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
Command: synth_design -top spi_con_exam_IP_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19716
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1376.625 ; gain = 447.676
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'spi_con_exam_IP_wrapper' [c:/Harman/Verilog/SoC_06_16_prac/SoC_06_16_prac.gen/sources_1/bd/spi_con_exam_IP/hdl/spi_con_exam_IP_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'spi_con_exam_IP' [c:/Harman/Verilog/SoC_06_16_prac/SoC_06_16_prac.gen/sources_1/bd/spi_con_exam_IP/synth/spi_con_exam_IP.v:13]
INFO: [Synth 8-6157] synthesizing module 'spi_con_exam_IP_clk_wiz_0' [C:/Harman/Verilog/SoC_06_16_prac/SoC_06_16_prac.runs/synth_1/.Xil/Vivado-11064-Park/realtime/spi_con_exam_IP_clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'spi_con_exam_IP_clk_wiz_0' (0#1) [C:/Harman/Verilog/SoC_06_16_prac/SoC_06_16_prac.runs/synth_1/.Xil/Vivado-11064-Park/realtime/spi_con_exam_IP_clk_wiz_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'spi_con_exam_IP_reset_inv_0_0' [C:/Harman/Verilog/SoC_06_16_prac/SoC_06_16_prac.runs/synth_1/.Xil/Vivado-11064-Park/realtime/spi_con_exam_IP_reset_inv_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'spi_con_exam_IP_reset_inv_0_0' (0#1) [C:/Harman/Verilog/SoC_06_16_prac/SoC_06_16_prac.runs/synth_1/.Xil/Vivado-11064-Park/realtime/spi_con_exam_IP_reset_inv_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'spi_con_exam_IP_rst_clk_wiz_100M_0' [C:/Harman/Verilog/SoC_06_16_prac/SoC_06_16_prac.runs/synth_1/.Xil/Vivado-11064-Park/realtime/spi_con_exam_IP_rst_clk_wiz_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'spi_con_exam_IP_rst_clk_wiz_100M_0' (0#1) [C:/Harman/Verilog/SoC_06_16_prac/SoC_06_16_prac.runs/synth_1/.Xil/Vivado-11064-Park/realtime/spi_con_exam_IP_rst_clk_wiz_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'spi_con_exam_IP_rst_clk_wiz_100M_0' is unconnected for instance 'rst_clk_wiz_100M' [c:/Harman/Verilog/SoC_06_16_prac/SoC_06_16_prac.gen/sources_1/bd/spi_con_exam_IP/synth/spi_con_exam_IP.v:57]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'spi_con_exam_IP_rst_clk_wiz_100M_0' is unconnected for instance 'rst_clk_wiz_100M' [c:/Harman/Verilog/SoC_06_16_prac/SoC_06_16_prac.gen/sources_1/bd/spi_con_exam_IP/synth/spi_con_exam_IP.v:57]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'spi_con_exam_IP_rst_clk_wiz_100M_0' is unconnected for instance 'rst_clk_wiz_100M' [c:/Harman/Verilog/SoC_06_16_prac/SoC_06_16_prac.gen/sources_1/bd/spi_con_exam_IP/synth/spi_con_exam_IP.v:57]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'spi_con_exam_IP_rst_clk_wiz_100M_0' is unconnected for instance 'rst_clk_wiz_100M' [c:/Harman/Verilog/SoC_06_16_prac/SoC_06_16_prac.gen/sources_1/bd/spi_con_exam_IP/synth/spi_con_exam_IP.v:57]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_100M' of module 'spi_con_exam_IP_rst_clk_wiz_100M_0' has 10 connections declared, but only 6 given [c:/Harman/Verilog/SoC_06_16_prac/SoC_06_16_prac.gen/sources_1/bd/spi_con_exam_IP/synth/spi_con_exam_IP.v:57]
INFO: [Synth 8-6157] synthesizing module 'spi_con_exam_IP_top_fndcontrol2_0_0' [C:/Harman/Verilog/SoC_06_16_prac/SoC_06_16_prac.runs/synth_1/.Xil/Vivado-11064-Park/realtime/spi_con_exam_IP_top_fndcontrol2_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'spi_con_exam_IP_top_fndcontrol2_0_0' (0#1) [C:/Harman/Verilog/SoC_06_16_prac/SoC_06_16_prac.runs/synth_1/.Xil/Vivado-11064-Park/realtime/spi_con_exam_IP_top_fndcontrol2_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'spi_con_exam_IP' (0#1) [c:/Harman/Verilog/SoC_06_16_prac/SoC_06_16_prac.gen/sources_1/bd/spi_con_exam_IP/synth/spi_con_exam_IP.v:13]
INFO: [Synth 8-6155] done synthesizing module 'spi_con_exam_IP_wrapper' (0#1) [c:/Harman/Verilog/SoC_06_16_prac/SoC_06_16_prac.gen/sources_1/bd/spi_con_exam_IP/hdl/spi_con_exam_IP_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1486.426 ; gain = 557.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1486.426 ; gain = 557.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1486.426 ; gain = 557.477
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1486.426 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Harman/Verilog/SoC_06_16_prac/SoC_06_16_prac.gen/sources_1/bd/spi_con_exam_IP/ip/spi_con_exam_IP_top_fndcontrol2_0_0/spi_con_exam_IP_top_fndcontrol2_0_0/spi_con_exam_IP_top_fndcontrol2_0_0_in_context.xdc] for cell 'spi_con_exam_IP_i/top_fndcontrol2_0'
Finished Parsing XDC File [c:/Harman/Verilog/SoC_06_16_prac/SoC_06_16_prac.gen/sources_1/bd/spi_con_exam_IP/ip/spi_con_exam_IP_top_fndcontrol2_0_0/spi_con_exam_IP_top_fndcontrol2_0_0/spi_con_exam_IP_top_fndcontrol2_0_0_in_context.xdc] for cell 'spi_con_exam_IP_i/top_fndcontrol2_0'
Parsing XDC File [c:/Harman/Verilog/SoC_06_16_prac/SoC_06_16_prac.gen/sources_1/bd/spi_con_exam_IP/ip/spi_con_exam_IP_clk_wiz_0/spi_con_exam_IP_clk_wiz_0/spi_con_exam_IP_clk_wiz_0_in_context.xdc] for cell 'spi_con_exam_IP_i/clk_wiz'
Finished Parsing XDC File [c:/Harman/Verilog/SoC_06_16_prac/SoC_06_16_prac.gen/sources_1/bd/spi_con_exam_IP/ip/spi_con_exam_IP_clk_wiz_0/spi_con_exam_IP_clk_wiz_0/spi_con_exam_IP_clk_wiz_0_in_context.xdc] for cell 'spi_con_exam_IP_i/clk_wiz'
Parsing XDC File [c:/Harman/Verilog/SoC_06_16_prac/SoC_06_16_prac.gen/sources_1/bd/spi_con_exam_IP/ip/spi_con_exam_IP_rst_clk_wiz_100M_0/spi_con_exam_IP_rst_clk_wiz_100M_0/spi_con_exam_IP_rst_clk_wiz_100M_0_in_context.xdc] for cell 'spi_con_exam_IP_i/rst_clk_wiz_100M'
Finished Parsing XDC File [c:/Harman/Verilog/SoC_06_16_prac/SoC_06_16_prac.gen/sources_1/bd/spi_con_exam_IP/ip/spi_con_exam_IP_rst_clk_wiz_100M_0/spi_con_exam_IP_rst_clk_wiz_100M_0/spi_con_exam_IP_rst_clk_wiz_100M_0_in_context.xdc] for cell 'spi_con_exam_IP_i/rst_clk_wiz_100M'
Parsing XDC File [c:/Harman/Verilog/SoC_06_16_prac/SoC_06_16_prac.gen/sources_1/bd/spi_con_exam_IP/ip/spi_con_exam_IP_reset_inv_0_0/spi_con_exam_IP_reset_inv_0_0/spi_con_exam_IP_reset_inv_0_0_in_context.xdc] for cell 'spi_con_exam_IP_i/reset_inv_0'
Finished Parsing XDC File [c:/Harman/Verilog/SoC_06_16_prac/SoC_06_16_prac.gen/sources_1/bd/spi_con_exam_IP/ip/spi_con_exam_IP_reset_inv_0_0/spi_con_exam_IP_reset_inv_0_0/spi_con_exam_IP_reset_inv_0_0_in_context.xdc] for cell 'spi_con_exam_IP_i/reset_inv_0'
Parsing XDC File [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'reset_0'. [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'led'. [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc:39]
Finished Parsing XDC File [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/spi_con_exam_IP_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Harman/Lecture Files/Verilog_RTL Design/digilent-xdc-master/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/spi_con_exam_IP_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/spi_con_exam_IP_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Harman/Verilog/SoC_06_16_prac/SoC_06_16_prac.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Harman/Verilog/SoC_06_16_prac/SoC_06_16_prac.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1504.809 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1504.809 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1504.809 ; gain = 575.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1504.809 ; gain = 575.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Harman/Verilog/SoC_06_16_prac/SoC_06_16_prac.gen/sources_1/bd/spi_con_exam_IP/ip/spi_con_exam_IP_clk_wiz_0/spi_con_exam_IP_clk_wiz_0/spi_con_exam_IP_clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Harman/Verilog/SoC_06_16_prac/SoC_06_16_prac.gen/sources_1/bd/spi_con_exam_IP/ip/spi_con_exam_IP_clk_wiz_0/spi_con_exam_IP_clk_wiz_0/spi_con_exam_IP_clk_wiz_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for spi_con_exam_IP_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_con_exam_IP_i/top_fndcontrol2_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_con_exam_IP_i/clk_wiz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_con_exam_IP_i/rst_clk_wiz_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_con_exam_IP_i/reset_inv_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1504.809 ; gain = 575.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1504.809 ; gain = 575.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1504.809 ; gain = 575.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1504.809 ; gain = 575.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1504.809 ; gain = 575.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1504.809 ; gain = 575.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1504.809 ; gain = 575.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1504.809 ; gain = 575.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1504.809 ; gain = 575.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1504.809 ; gain = 575.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1504.809 ; gain = 575.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1504.809 ; gain = 575.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------------+----------+
|      |BlackBox name                       |Instances |
+------+------------------------------------+----------+
|1     |spi_con_exam_IP_clk_wiz_0           |         1|
|2     |spi_con_exam_IP_reset_inv_0_0       |         1|
|3     |spi_con_exam_IP_rst_clk_wiz_100M_0  |         1|
|4     |spi_con_exam_IP_top_fndcontrol2_0_0 |         1|
+------+------------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------+------+
|      |Cell                              |Count |
+------+----------------------------------+------+
|1     |spi_con_exam_IP_clk_wiz           |     1|
|2     |spi_con_exam_IP_reset_inv_0       |     1|
|3     |spi_con_exam_IP_rst_clk_wiz_100M  |     1|
|4     |spi_con_exam_IP_top_fndcontrol2_0 |     1|
|5     |IBUF                              |     6|
|6     |OBUF                              |    19|
+------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1504.809 ; gain = 575.859
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1504.809 ; gain = 557.477
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1504.809 ; gain = 575.859
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1504.809 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1504.809 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 4c08c7e5
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 1504.809 ; gain = 980.035
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1504.809 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Harman/Verilog/SoC_06_16_prac/SoC_06_16_prac.runs/synth_1/spi_con_exam_IP_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file spi_con_exam_IP_wrapper_utilization_synth.rpt -pb spi_con_exam_IP_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun 16 16:37:33 2024...
