Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/amarnath/wishlist/FpgaBot/MotorDriver_tb_isim_beh.exe -prj /home/amarnath/wishlist/FpgaBot/MotorDriver_tb_beh.prj work.MotorDriver_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/home/amarnath/wishlist/FpgaBot/PwmGen.v" into library work
Analyzing Verilog file "/home/amarnath/wishlist/FpgaBot/MotorController.v" into library work
Analyzing Verilog file "/home/amarnath/wishlist/FpgaBot/MotorDriver_tb.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "/home/amarnath/wishlist/FpgaBot/MotorController.v" Line 31: Size mismatch in connection of port <CYCLES_IN_1MS>. Formal port size is 16-bit while actual signal size is 32-bit.
Completed static elaboration
Fuse Memory Usage: 94676 KB
Fuse CPU Usage: 2470 ms
Compiling module PwmGen(COUNTER_WIDTH=16)
Compiling module MotorDriver
Compiling module MotorDriver_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 4 Verilog Units
Built simulation executable /home/amarnath/wishlist/FpgaBot/MotorDriver_tb_isim_beh.exe
Fuse Memory Usage: 654864 KB
Fuse CPU Usage: 2490 ms
GCC CPU Usage: 560 ms
