// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition"

// DATE "11/30/2018 19:25:06"

// 
// Device: Altera EPM1270T144C5 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module decode_seg_test (
	clk,
	rst,
	digit_seg,
	digit_cath);
input 	clk;
input 	rst;
output 	[7:0] digit_seg;
output 	[5:0] digit_cath;

// Design Ports Information
// digit_seg[0]	=>  Location: PIN_85,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// digit_seg[1]	=>  Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// digit_seg[2]	=>  Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// digit_seg[3]	=>  Location: PIN_142,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// digit_seg[4]	=>  Location: PIN_45,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// digit_seg[5]	=>  Location: PIN_124,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// digit_seg[6]	=>  Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// digit_seg[7]	=>  Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// digit_cath[0]	=>  Location: PIN_109,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// digit_cath[1]	=>  Location: PIN_106,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// digit_cath[2]	=>  Location: PIN_103,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// digit_cath[3]	=>  Location: PIN_108,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// digit_cath[4]	=>  Location: PIN_107,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// digit_cath[5]	=>  Location: PIN_105,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// rst	=>  Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clk	=>  Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("decode_seg_test_v.sdo");
// synopsys translate_on

wire \clk~combout ;
wire \u_clk_500|Add0~0_combout ;
wire \u_clk_500|Add0~2 ;
wire \u_clk_500|Add0~2COUT1_144 ;
wire \u_clk_500|Add0~5_combout ;
wire \u_clk_500|Add0~7 ;
wire \u_clk_500|Add0~7COUT1_145 ;
wire \u_clk_500|Add0~20_combout ;
wire \u_clk_500|Add0~30_combout ;
wire \u_clk_500|Add0~32 ;
wire \u_clk_500|Add0~32COUT1_141 ;
wire \u_clk_500|Add0~25_combout ;
wire \u_clk_500|Add0~22 ;
wire \u_clk_500|Add0~22COUT1_146 ;
wire \u_clk_500|Add0~35_combout ;
wire \u_clk_500|Add0~27 ;
wire \u_clk_500|Add0~27COUT1_142 ;
wire \u_clk_500|Add0~15_combout ;
wire \u_clk_500|Add0~17 ;
wire \u_clk_500|Add0~17COUT1_143 ;
wire \u_clk_500|Add0~10_combout ;
wire \u_clk_500|Add0~12 ;
wire \u_clk_500|Add0~37 ;
wire \u_clk_500|Add0~37COUT1_147 ;
wire \u_clk_500|Add0~40_combout ;
wire \u_clk_500|Add0~42 ;
wire \u_clk_500|Add0~60_combout ;
wire \u_clk_500|Add0~62 ;
wire \u_clk_500|Add0~62COUT1_152 ;
wire \u_clk_500|Add0~65_combout ;
wire \u_clk_500|Add0~45_combout ;
wire \u_clk_500|Add0~47 ;
wire \u_clk_500|Add0~47COUT1_148 ;
wire \u_clk_500|Add0~50_combout ;
wire \u_clk_500|Add0~52 ;
wire \u_clk_500|Add0~52COUT1_149 ;
wire \u_clk_500|Add0~55_combout ;
wire \u_clk_500|Add0~57 ;
wire \u_clk_500|Add0~57COUT1_150 ;
wire \u_clk_500|Add0~70_combout ;
wire \u_clk_500|Add0~72 ;
wire \u_clk_500|Add0~72COUT1_151 ;
wire \u_clk_500|Add0~75_combout ;
wire \u_clk_500|Add0~77 ;
wire \u_clk_500|Add0~67 ;
wire \u_clk_500|Add0~67COUT1_153 ;
wire \u_clk_500|Add0~82COUT1_154 ;
wire \u_clk_500|Add0~87COUT1_155 ;
wire \u_clk_500|Add0~92 ;
wire \u_clk_500|Add0~95_combout ;
wire \u_clk_500|Add0~80_combout ;
wire \u_clk_500|Add0~82 ;
wire \u_clk_500|Add0~85_combout ;
wire \u_clk_500|Add0~87 ;
wire \u_clk_500|Add0~90_combout ;
wire \u_clk_500|Equal0~5 ;
wire \u_clk_500|Add0~97 ;
wire \u_clk_500|Add0~97COUT1_156 ;
wire \u_clk_500|Add0~100_combout ;
wire \u_clk_500|Add0~102 ;
wire \u_clk_500|Add0~102COUT1_157 ;
wire \u_clk_500|Add0~105_combout ;
wire \u_clk_500|Add0~107 ;
wire \u_clk_500|Add0~107COUT1_158 ;
wire \u_clk_500|Add0~110_combout ;
wire \u_clk_500|Add0~112 ;
wire \u_clk_500|Add0~112COUT1_159 ;
wire \u_clk_500|Add0~115_combout ;
wire \u_clk_500|Equal0~6 ;
wire \u_clk_500|Add0~117 ;
wire \u_clk_500|Add0~122COUT1_160 ;
wire \u_clk_500|Add0~127 ;
wire \u_clk_500|Add0~127COUT1_161 ;
wire \u_clk_500|Add0~130_combout ;
wire \u_clk_500|Add0~132 ;
wire \u_clk_500|Add0~132COUT1_162 ;
wire \u_clk_500|Add0~135_combout ;
wire \u_clk_500|Add0~120_combout ;
wire \u_clk_500|Add0~122 ;
wire \u_clk_500|Add0~125_combout ;
wire \u_clk_500|Equal0~7 ;
wire \u_clk_500|Equal0~3 ;
wire \u_clk_500|Equal0~0 ;
wire \u_clk_500|Equal0~1 ;
wire \u_clk_500|Equal0~2 ;
wire \u_clk_500|Equal0~4_combout ;
wire \u_clk_500|Equal0~8_combout ;
wire \u_clk_500|clkout~regout ;
wire \rst~combout ;
wire \u_decode_seg|digit_cath[1]~0_combout ;
wire [5:0] \u_decode_seg|digit_cath ;
wire [2:0] \u_decode_seg|cath_control ;
wire [27:0] \u_clk_500|cnt ;


// Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clk~combout ),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X13_Y9_N5
maxii_lcell \u_clk_500|Add0~0 (
// Equation(s):
// \u_clk_500|Add0~0_combout  = (\u_clk_500|cnt [4] $ ((!\u_clk_500|Add0~12 )))
// \u_clk_500|Add0~2  = CARRY(((\u_clk_500|cnt [4] & !\u_clk_500|Add0~12 )))
// \u_clk_500|Add0~2COUT1_144  = CARRY(((\u_clk_500|cnt [4] & !\u_clk_500|Add0~12 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_500|cnt [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_500|Add0~12 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_500|Add0~2 ),
	.cout1(\u_clk_500|Add0~2COUT1_144 ));
// synopsys translate_off
defparam \u_clk_500|Add0~0 .cin_used = "true";
defparam \u_clk_500|Add0~0 .lut_mask = "c30c";
defparam \u_clk_500|Add0~0 .operation_mode = "arithmetic";
defparam \u_clk_500|Add0~0 .output_mode = "comb_only";
defparam \u_clk_500|Add0~0 .register_cascade_mode = "off";
defparam \u_clk_500|Add0~0 .sum_lutc_input = "cin";
defparam \u_clk_500|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N6
maxii_lcell \u_clk_500|cnt[4] (
// Equation(s):
// \u_clk_500|cnt [4] = DFFEAS((\u_clk_500|Add0~0_combout  & (((!\u_clk_500|Equal0~8_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\u_clk_500|Add0~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_500|Equal0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_500|cnt [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|cnt[4] .lut_mask = "00aa";
defparam \u_clk_500|cnt[4] .operation_mode = "normal";
defparam \u_clk_500|cnt[4] .output_mode = "reg_only";
defparam \u_clk_500|cnt[4] .register_cascade_mode = "off";
defparam \u_clk_500|cnt[4] .sum_lutc_input = "datac";
defparam \u_clk_500|cnt[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N6
maxii_lcell \u_clk_500|Add0~5 (
// Equation(s):
// \u_clk_500|Add0~5_combout  = (\u_clk_500|cnt [5] $ (((!\u_clk_500|Add0~12  & \u_clk_500|Add0~2 ) # (\u_clk_500|Add0~12  & \u_clk_500|Add0~2COUT1_144 ))))
// \u_clk_500|Add0~7  = CARRY(((!\u_clk_500|Add0~2 ) # (!\u_clk_500|cnt [5])))
// \u_clk_500|Add0~7COUT1_145  = CARRY(((!\u_clk_500|Add0~2COUT1_144 ) # (!\u_clk_500|cnt [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_500|cnt [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_500|Add0~12 ),
	.cin0(\u_clk_500|Add0~2 ),
	.cin1(\u_clk_500|Add0~2COUT1_144 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_500|Add0~7 ),
	.cout1(\u_clk_500|Add0~7COUT1_145 ));
// synopsys translate_off
defparam \u_clk_500|Add0~5 .cin0_used = "true";
defparam \u_clk_500|Add0~5 .cin1_used = "true";
defparam \u_clk_500|Add0~5 .cin_used = "true";
defparam \u_clk_500|Add0~5 .lut_mask = "3c3f";
defparam \u_clk_500|Add0~5 .operation_mode = "arithmetic";
defparam \u_clk_500|Add0~5 .output_mode = "comb_only";
defparam \u_clk_500|Add0~5 .register_cascade_mode = "off";
defparam \u_clk_500|Add0~5 .sum_lutc_input = "cin";
defparam \u_clk_500|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N4
maxii_lcell \u_clk_500|cnt[5] (
// Equation(s):
// \u_clk_500|Equal0~0  = (\u_clk_500|cnt [4] & (!\u_clk_500|cnt [3] & (!B1_cnt[5] & !\u_clk_500|cnt [2])))
// \u_clk_500|cnt [5] = DFFEAS(\u_clk_500|Equal0~0 , GLOBAL(\clk~combout ), VCC, , , \u_clk_500|Add0~5_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_500|cnt [4]),
	.datab(\u_clk_500|cnt [3]),
	.datac(\u_clk_500|Add0~5_combout ),
	.datad(\u_clk_500|cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Equal0~0 ),
	.regout(\u_clk_500|cnt [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|cnt[5] .lut_mask = "0002";
defparam \u_clk_500|cnt[5] .operation_mode = "normal";
defparam \u_clk_500|cnt[5] .output_mode = "reg_and_comb";
defparam \u_clk_500|cnt[5] .register_cascade_mode = "off";
defparam \u_clk_500|cnt[5] .sum_lutc_input = "qfbk";
defparam \u_clk_500|cnt[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y9_N7
maxii_lcell \u_clk_500|Add0~20 (
// Equation(s):
// \u_clk_500|Add0~20_combout  = \u_clk_500|cnt [6] $ ((((!(!\u_clk_500|Add0~12  & \u_clk_500|Add0~7 ) # (\u_clk_500|Add0~12  & \u_clk_500|Add0~7COUT1_145 )))))
// \u_clk_500|Add0~22  = CARRY((\u_clk_500|cnt [6] & ((!\u_clk_500|Add0~7 ))))
// \u_clk_500|Add0~22COUT1_146  = CARRY((\u_clk_500|cnt [6] & ((!\u_clk_500|Add0~7COUT1_145 ))))

	.clk(gnd),
	.dataa(\u_clk_500|cnt [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_500|Add0~12 ),
	.cin0(\u_clk_500|Add0~7 ),
	.cin1(\u_clk_500|Add0~7COUT1_145 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Add0~20_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_500|Add0~22 ),
	.cout1(\u_clk_500|Add0~22COUT1_146 ));
// synopsys translate_off
defparam \u_clk_500|Add0~20 .cin0_used = "true";
defparam \u_clk_500|Add0~20 .cin1_used = "true";
defparam \u_clk_500|Add0~20 .cin_used = "true";
defparam \u_clk_500|Add0~20 .lut_mask = "a50a";
defparam \u_clk_500|Add0~20 .operation_mode = "arithmetic";
defparam \u_clk_500|Add0~20 .output_mode = "comb_only";
defparam \u_clk_500|Add0~20 .register_cascade_mode = "off";
defparam \u_clk_500|Add0~20 .sum_lutc_input = "cin";
defparam \u_clk_500|Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N8
maxii_lcell \u_clk_500|cnt[6] (
// Equation(s):
// \u_clk_500|cnt [6] = DFFEAS((((!\u_clk_500|Equal0~8_combout  & \u_clk_500|Add0~20_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_500|Equal0~8_combout ),
	.datad(\u_clk_500|Add0~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_500|cnt [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|cnt[6] .lut_mask = "0f00";
defparam \u_clk_500|cnt[6] .operation_mode = "normal";
defparam \u_clk_500|cnt[6] .output_mode = "reg_only";
defparam \u_clk_500|cnt[6] .register_cascade_mode = "off";
defparam \u_clk_500|cnt[6] .sum_lutc_input = "datac";
defparam \u_clk_500|cnt[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N1
maxii_lcell \u_clk_500|Add0~30 (
// Equation(s):
// \u_clk_500|Add0~30_combout  = ((!\u_clk_500|cnt [0]))
// \u_clk_500|Add0~32  = CARRY(((\u_clk_500|cnt [0])))
// \u_clk_500|Add0~32COUT1_141  = CARRY(((\u_clk_500|cnt [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_500|cnt [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Add0~30_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_500|Add0~32 ),
	.cout1(\u_clk_500|Add0~32COUT1_141 ));
// synopsys translate_off
defparam \u_clk_500|Add0~30 .lut_mask = "33cc";
defparam \u_clk_500|Add0~30 .operation_mode = "arithmetic";
defparam \u_clk_500|Add0~30 .output_mode = "comb_only";
defparam \u_clk_500|Add0~30 .register_cascade_mode = "off";
defparam \u_clk_500|Add0~30 .sum_lutc_input = "datac";
defparam \u_clk_500|Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N7
maxii_lcell \u_clk_500|cnt[0] (
// Equation(s):
// \u_clk_500|cnt [0] = DFFEAS((\u_clk_500|Add0~30_combout  & (((!\u_clk_500|Equal0~8_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\u_clk_500|Add0~30_combout ),
	.datab(vcc),
	.datac(\u_clk_500|Equal0~8_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_500|cnt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|cnt[0] .lut_mask = "0a0a";
defparam \u_clk_500|cnt[0] .operation_mode = "normal";
defparam \u_clk_500|cnt[0] .output_mode = "reg_only";
defparam \u_clk_500|cnt[0] .register_cascade_mode = "off";
defparam \u_clk_500|cnt[0] .sum_lutc_input = "datac";
defparam \u_clk_500|cnt[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N2
maxii_lcell \u_clk_500|Add0~25 (
// Equation(s):
// \u_clk_500|Add0~25_combout  = (\u_clk_500|cnt [1] $ ((\u_clk_500|Add0~32 )))
// \u_clk_500|Add0~27  = CARRY(((!\u_clk_500|Add0~32 ) # (!\u_clk_500|cnt [1])))
// \u_clk_500|Add0~27COUT1_142  = CARRY(((!\u_clk_500|Add0~32COUT1_141 ) # (!\u_clk_500|cnt [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_500|cnt [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u_clk_500|Add0~32 ),
	.cin1(\u_clk_500|Add0~32COUT1_141 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_500|Add0~27 ),
	.cout1(\u_clk_500|Add0~27COUT1_142 ));
// synopsys translate_off
defparam \u_clk_500|Add0~25 .cin0_used = "true";
defparam \u_clk_500|Add0~25 .cin1_used = "true";
defparam \u_clk_500|Add0~25 .lut_mask = "3c3f";
defparam \u_clk_500|Add0~25 .operation_mode = "arithmetic";
defparam \u_clk_500|Add0~25 .output_mode = "comb_only";
defparam \u_clk_500|Add0~25 .register_cascade_mode = "off";
defparam \u_clk_500|Add0~25 .sum_lutc_input = "cin";
defparam \u_clk_500|Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N8
maxii_lcell \u_clk_500|Add0~35 (
// Equation(s):
// \u_clk_500|Add0~35_combout  = (\u_clk_500|cnt [7] $ (((!\u_clk_500|Add0~12  & \u_clk_500|Add0~22 ) # (\u_clk_500|Add0~12  & \u_clk_500|Add0~22COUT1_146 ))))
// \u_clk_500|Add0~37  = CARRY(((!\u_clk_500|Add0~22 ) # (!\u_clk_500|cnt [7])))
// \u_clk_500|Add0~37COUT1_147  = CARRY(((!\u_clk_500|Add0~22COUT1_146 ) # (!\u_clk_500|cnt [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_500|cnt [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_500|Add0~12 ),
	.cin0(\u_clk_500|Add0~22 ),
	.cin1(\u_clk_500|Add0~22COUT1_146 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Add0~35_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_500|Add0~37 ),
	.cout1(\u_clk_500|Add0~37COUT1_147 ));
// synopsys translate_off
defparam \u_clk_500|Add0~35 .cin0_used = "true";
defparam \u_clk_500|Add0~35 .cin1_used = "true";
defparam \u_clk_500|Add0~35 .cin_used = "true";
defparam \u_clk_500|Add0~35 .lut_mask = "3c3f";
defparam \u_clk_500|Add0~35 .operation_mode = "arithmetic";
defparam \u_clk_500|Add0~35 .output_mode = "comb_only";
defparam \u_clk_500|Add0~35 .register_cascade_mode = "off";
defparam \u_clk_500|Add0~35 .sum_lutc_input = "cin";
defparam \u_clk_500|Add0~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N5
maxii_lcell \u_clk_500|cnt[7] (
// Equation(s):
// \u_clk_500|cnt [7] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_500|Add0~35_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_500|Add0~35_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_500|cnt [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|cnt[7] .lut_mask = "0000";
defparam \u_clk_500|cnt[7] .operation_mode = "normal";
defparam \u_clk_500|cnt[7] .output_mode = "reg_only";
defparam \u_clk_500|cnt[7] .register_cascade_mode = "off";
defparam \u_clk_500|cnt[7] .sum_lutc_input = "datac";
defparam \u_clk_500|cnt[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y9_N2
maxii_lcell \u_clk_500|cnt[1] (
// Equation(s):
// \u_clk_500|Equal0~1  = (\u_clk_500|cnt [6] & (!\u_clk_500|cnt [0] & (!B1_cnt[1] & !\u_clk_500|cnt [7])))
// \u_clk_500|cnt [1] = DFFEAS(\u_clk_500|Equal0~1 , GLOBAL(\clk~combout ), VCC, , , \u_clk_500|Add0~25_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_500|cnt [6]),
	.datab(\u_clk_500|cnt [0]),
	.datac(\u_clk_500|Add0~25_combout ),
	.datad(\u_clk_500|cnt [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Equal0~1 ),
	.regout(\u_clk_500|cnt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|cnt[1] .lut_mask = "0002";
defparam \u_clk_500|cnt[1] .operation_mode = "normal";
defparam \u_clk_500|cnt[1] .output_mode = "reg_and_comb";
defparam \u_clk_500|cnt[1] .register_cascade_mode = "off";
defparam \u_clk_500|cnt[1] .sum_lutc_input = "qfbk";
defparam \u_clk_500|cnt[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y9_N3
maxii_lcell \u_clk_500|Add0~15 (
// Equation(s):
// \u_clk_500|Add0~15_combout  = \u_clk_500|cnt [2] $ ((((!\u_clk_500|Add0~27 ))))
// \u_clk_500|Add0~17  = CARRY((\u_clk_500|cnt [2] & ((!\u_clk_500|Add0~27 ))))
// \u_clk_500|Add0~17COUT1_143  = CARRY((\u_clk_500|cnt [2] & ((!\u_clk_500|Add0~27COUT1_142 ))))

	.clk(gnd),
	.dataa(\u_clk_500|cnt [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u_clk_500|Add0~27 ),
	.cin1(\u_clk_500|Add0~27COUT1_142 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Add0~15_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_500|Add0~17 ),
	.cout1(\u_clk_500|Add0~17COUT1_143 ));
// synopsys translate_off
defparam \u_clk_500|Add0~15 .cin0_used = "true";
defparam \u_clk_500|Add0~15 .cin1_used = "true";
defparam \u_clk_500|Add0~15 .lut_mask = "a50a";
defparam \u_clk_500|Add0~15 .operation_mode = "arithmetic";
defparam \u_clk_500|Add0~15 .output_mode = "comb_only";
defparam \u_clk_500|Add0~15 .register_cascade_mode = "off";
defparam \u_clk_500|Add0~15 .sum_lutc_input = "cin";
defparam \u_clk_500|Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N1
maxii_lcell \u_clk_500|cnt[2] (
// Equation(s):
// \u_clk_500|cnt [2] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_500|Add0~15_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_500|Add0~15_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_500|cnt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|cnt[2] .lut_mask = "0000";
defparam \u_clk_500|cnt[2] .operation_mode = "normal";
defparam \u_clk_500|cnt[2] .output_mode = "reg_only";
defparam \u_clk_500|cnt[2] .register_cascade_mode = "off";
defparam \u_clk_500|cnt[2] .sum_lutc_input = "datac";
defparam \u_clk_500|cnt[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y9_N4
maxii_lcell \u_clk_500|Add0~10 (
// Equation(s):
// \u_clk_500|Add0~10_combout  = (\u_clk_500|cnt [3] $ ((\u_clk_500|Add0~17 )))
// \u_clk_500|Add0~12  = CARRY(((!\u_clk_500|Add0~17COUT1_143 ) # (!\u_clk_500|cnt [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_500|cnt [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u_clk_500|Add0~17 ),
	.cin1(\u_clk_500|Add0~17COUT1_143 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Add0~10_combout ),
	.regout(),
	.cout(\u_clk_500|Add0~12 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|Add0~10 .cin0_used = "true";
defparam \u_clk_500|Add0~10 .cin1_used = "true";
defparam \u_clk_500|Add0~10 .lut_mask = "3c3f";
defparam \u_clk_500|Add0~10 .operation_mode = "arithmetic";
defparam \u_clk_500|Add0~10 .output_mode = "comb_only";
defparam \u_clk_500|Add0~10 .register_cascade_mode = "off";
defparam \u_clk_500|Add0~10 .sum_lutc_input = "cin";
defparam \u_clk_500|Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N9
maxii_lcell \u_clk_500|cnt[3] (
// Equation(s):
// \u_clk_500|cnt [3] = DFFEAS((((\u_clk_500|Add0~10_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_500|Add0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_500|cnt [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|cnt[3] .lut_mask = "ff00";
defparam \u_clk_500|cnt[3] .operation_mode = "normal";
defparam \u_clk_500|cnt[3] .output_mode = "reg_only";
defparam \u_clk_500|cnt[3] .register_cascade_mode = "off";
defparam \u_clk_500|cnt[3] .sum_lutc_input = "datac";
defparam \u_clk_500|cnt[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N9
maxii_lcell \u_clk_500|Add0~40 (
// Equation(s):
// \u_clk_500|Add0~40_combout  = \u_clk_500|cnt [8] $ ((((!(!\u_clk_500|Add0~12  & \u_clk_500|Add0~37 ) # (\u_clk_500|Add0~12  & \u_clk_500|Add0~37COUT1_147 )))))
// \u_clk_500|Add0~42  = CARRY((\u_clk_500|cnt [8] & ((!\u_clk_500|Add0~37COUT1_147 ))))

	.clk(gnd),
	.dataa(\u_clk_500|cnt [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_500|Add0~12 ),
	.cin0(\u_clk_500|Add0~37 ),
	.cin1(\u_clk_500|Add0~37COUT1_147 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Add0~40_combout ),
	.regout(),
	.cout(\u_clk_500|Add0~42 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|Add0~40 .cin0_used = "true";
defparam \u_clk_500|Add0~40 .cin1_used = "true";
defparam \u_clk_500|Add0~40 .cin_used = "true";
defparam \u_clk_500|Add0~40 .lut_mask = "a50a";
defparam \u_clk_500|Add0~40 .operation_mode = "arithmetic";
defparam \u_clk_500|Add0~40 .output_mode = "comb_only";
defparam \u_clk_500|Add0~40 .register_cascade_mode = "off";
defparam \u_clk_500|Add0~40 .sum_lutc_input = "cin";
defparam \u_clk_500|Add0~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N0
maxii_lcell \u_clk_500|cnt[8] (
// Equation(s):
// \u_clk_500|cnt [8] = DFFEAS(((\u_clk_500|Add0~40_combout  & (!\u_clk_500|Equal0~8_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u_clk_500|Add0~40_combout ),
	.datac(\u_clk_500|Equal0~8_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_500|cnt [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|cnt[8] .lut_mask = "0c0c";
defparam \u_clk_500|cnt[8] .operation_mode = "normal";
defparam \u_clk_500|cnt[8] .output_mode = "reg_only";
defparam \u_clk_500|cnt[8] .register_cascade_mode = "off";
defparam \u_clk_500|cnt[8] .sum_lutc_input = "datac";
defparam \u_clk_500|cnt[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N5
maxii_lcell \u_clk_500|Add0~60 (
// Equation(s):
// \u_clk_500|Add0~60_combout  = (\u_clk_500|cnt [14] $ ((!\u_clk_500|Add0~77 )))
// \u_clk_500|Add0~62  = CARRY(((\u_clk_500|cnt [14] & !\u_clk_500|Add0~77 )))
// \u_clk_500|Add0~62COUT1_152  = CARRY(((\u_clk_500|cnt [14] & !\u_clk_500|Add0~77 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_500|cnt [14]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_500|Add0~77 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Add0~60_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_500|Add0~62 ),
	.cout1(\u_clk_500|Add0~62COUT1_152 ));
// synopsys translate_off
defparam \u_clk_500|Add0~60 .cin_used = "true";
defparam \u_clk_500|Add0~60 .lut_mask = "c30c";
defparam \u_clk_500|Add0~60 .operation_mode = "arithmetic";
defparam \u_clk_500|Add0~60 .output_mode = "comb_only";
defparam \u_clk_500|Add0~60 .register_cascade_mode = "off";
defparam \u_clk_500|Add0~60 .sum_lutc_input = "cin";
defparam \u_clk_500|Add0~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N1
maxii_lcell \u_clk_500|cnt[14] (
// Equation(s):
// \u_clk_500|cnt [14] = DFFEAS((((\u_clk_500|Add0~60_combout  & !\u_clk_500|Equal0~8_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_500|Add0~60_combout ),
	.datad(\u_clk_500|Equal0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_500|cnt [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|cnt[14] .lut_mask = "00f0";
defparam \u_clk_500|cnt[14] .operation_mode = "normal";
defparam \u_clk_500|cnt[14] .output_mode = "reg_only";
defparam \u_clk_500|cnt[14] .register_cascade_mode = "off";
defparam \u_clk_500|cnt[14] .sum_lutc_input = "datac";
defparam \u_clk_500|cnt[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N6
maxii_lcell \u_clk_500|Add0~65 (
// Equation(s):
// \u_clk_500|Add0~65_combout  = (\u_clk_500|cnt [15] $ (((!\u_clk_500|Add0~77  & \u_clk_500|Add0~62 ) # (\u_clk_500|Add0~77  & \u_clk_500|Add0~62COUT1_152 ))))
// \u_clk_500|Add0~67  = CARRY(((!\u_clk_500|Add0~62 ) # (!\u_clk_500|cnt [15])))
// \u_clk_500|Add0~67COUT1_153  = CARRY(((!\u_clk_500|Add0~62COUT1_152 ) # (!\u_clk_500|cnt [15])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_500|cnt [15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_500|Add0~77 ),
	.cin0(\u_clk_500|Add0~62 ),
	.cin1(\u_clk_500|Add0~62COUT1_152 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Add0~65_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_500|Add0~67 ),
	.cout1(\u_clk_500|Add0~67COUT1_153 ));
// synopsys translate_off
defparam \u_clk_500|Add0~65 .cin0_used = "true";
defparam \u_clk_500|Add0~65 .cin1_used = "true";
defparam \u_clk_500|Add0~65 .cin_used = "true";
defparam \u_clk_500|Add0~65 .lut_mask = "3c3f";
defparam \u_clk_500|Add0~65 .operation_mode = "arithmetic";
defparam \u_clk_500|Add0~65 .output_mode = "comb_only";
defparam \u_clk_500|Add0~65 .register_cascade_mode = "off";
defparam \u_clk_500|Add0~65 .sum_lutc_input = "cin";
defparam \u_clk_500|Add0~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N3
maxii_lcell \u_clk_500|cnt[15] (
// Equation(s):
// \u_clk_500|cnt [15] = DFFEAS((((!\u_clk_500|Equal0~8_combout  & \u_clk_500|Add0~65_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_500|Equal0~8_combout ),
	.datad(\u_clk_500|Add0~65_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_500|cnt [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|cnt[15] .lut_mask = "0f00";
defparam \u_clk_500|cnt[15] .operation_mode = "normal";
defparam \u_clk_500|cnt[15] .output_mode = "reg_only";
defparam \u_clk_500|cnt[15] .register_cascade_mode = "off";
defparam \u_clk_500|cnt[15] .sum_lutc_input = "datac";
defparam \u_clk_500|cnt[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N0
maxii_lcell \u_clk_500|Add0~45 (
// Equation(s):
// \u_clk_500|Add0~45_combout  = \u_clk_500|cnt [9] $ ((((\u_clk_500|Add0~42 ))))
// \u_clk_500|Add0~47  = CARRY(((!\u_clk_500|Add0~42 )) # (!\u_clk_500|cnt [9]))
// \u_clk_500|Add0~47COUT1_148  = CARRY(((!\u_clk_500|Add0~42 )) # (!\u_clk_500|cnt [9]))

	.clk(gnd),
	.dataa(\u_clk_500|cnt [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_500|Add0~42 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Add0~45_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_500|Add0~47 ),
	.cout1(\u_clk_500|Add0~47COUT1_148 ));
// synopsys translate_off
defparam \u_clk_500|Add0~45 .cin_used = "true";
defparam \u_clk_500|Add0~45 .lut_mask = "5a5f";
defparam \u_clk_500|Add0~45 .operation_mode = "arithmetic";
defparam \u_clk_500|Add0~45 .output_mode = "comb_only";
defparam \u_clk_500|Add0~45 .register_cascade_mode = "off";
defparam \u_clk_500|Add0~45 .sum_lutc_input = "cin";
defparam \u_clk_500|Add0~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N0
maxii_lcell \u_clk_500|cnt[9] (
// Equation(s):
// \u_clk_500|cnt [9] = DFFEAS((((\u_clk_500|Add0~45_combout  & !\u_clk_500|Equal0~8_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_500|Add0~45_combout ),
	.datad(\u_clk_500|Equal0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_500|cnt [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|cnt[9] .lut_mask = "00f0";
defparam \u_clk_500|cnt[9] .operation_mode = "normal";
defparam \u_clk_500|cnt[9] .output_mode = "reg_only";
defparam \u_clk_500|cnt[9] .register_cascade_mode = "off";
defparam \u_clk_500|cnt[9] .sum_lutc_input = "datac";
defparam \u_clk_500|cnt[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N1
maxii_lcell \u_clk_500|Add0~50 (
// Equation(s):
// \u_clk_500|Add0~50_combout  = (\u_clk_500|cnt [10] $ ((!(!\u_clk_500|Add0~42  & \u_clk_500|Add0~47 ) # (\u_clk_500|Add0~42  & \u_clk_500|Add0~47COUT1_148 ))))
// \u_clk_500|Add0~52  = CARRY(((\u_clk_500|cnt [10] & !\u_clk_500|Add0~47 )))
// \u_clk_500|Add0~52COUT1_149  = CARRY(((\u_clk_500|cnt [10] & !\u_clk_500|Add0~47COUT1_148 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_500|cnt [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_500|Add0~42 ),
	.cin0(\u_clk_500|Add0~47 ),
	.cin1(\u_clk_500|Add0~47COUT1_148 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Add0~50_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_500|Add0~52 ),
	.cout1(\u_clk_500|Add0~52COUT1_149 ));
// synopsys translate_off
defparam \u_clk_500|Add0~50 .cin0_used = "true";
defparam \u_clk_500|Add0~50 .cin1_used = "true";
defparam \u_clk_500|Add0~50 .cin_used = "true";
defparam \u_clk_500|Add0~50 .lut_mask = "c30c";
defparam \u_clk_500|Add0~50 .operation_mode = "arithmetic";
defparam \u_clk_500|Add0~50 .output_mode = "comb_only";
defparam \u_clk_500|Add0~50 .register_cascade_mode = "off";
defparam \u_clk_500|Add0~50 .sum_lutc_input = "cin";
defparam \u_clk_500|Add0~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N8
maxii_lcell \u_clk_500|cnt[10] (
// Equation(s):
// \u_clk_500|Equal0~2  = (\u_clk_500|cnt [8] & (!\u_clk_500|cnt [11] & (!B1_cnt[10] & \u_clk_500|cnt [9])))
// \u_clk_500|cnt [10] = DFFEAS(\u_clk_500|Equal0~2 , GLOBAL(\clk~combout ), VCC, , , \u_clk_500|Add0~50_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_500|cnt [8]),
	.datab(\u_clk_500|cnt [11]),
	.datac(\u_clk_500|Add0~50_combout ),
	.datad(\u_clk_500|cnt [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Equal0~2 ),
	.regout(\u_clk_500|cnt [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|cnt[10] .lut_mask = "0200";
defparam \u_clk_500|cnt[10] .operation_mode = "normal";
defparam \u_clk_500|cnt[10] .output_mode = "reg_and_comb";
defparam \u_clk_500|cnt[10] .register_cascade_mode = "off";
defparam \u_clk_500|cnt[10] .sum_lutc_input = "qfbk";
defparam \u_clk_500|cnt[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y9_N2
maxii_lcell \u_clk_500|Add0~55 (
// Equation(s):
// \u_clk_500|Add0~55_combout  = (\u_clk_500|cnt [11] $ (((!\u_clk_500|Add0~42  & \u_clk_500|Add0~52 ) # (\u_clk_500|Add0~42  & \u_clk_500|Add0~52COUT1_149 ))))
// \u_clk_500|Add0~57  = CARRY(((!\u_clk_500|Add0~52 ) # (!\u_clk_500|cnt [11])))
// \u_clk_500|Add0~57COUT1_150  = CARRY(((!\u_clk_500|Add0~52COUT1_149 ) # (!\u_clk_500|cnt [11])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_500|cnt [11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_500|Add0~42 ),
	.cin0(\u_clk_500|Add0~52 ),
	.cin1(\u_clk_500|Add0~52COUT1_149 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Add0~55_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_500|Add0~57 ),
	.cout1(\u_clk_500|Add0~57COUT1_150 ));
// synopsys translate_off
defparam \u_clk_500|Add0~55 .cin0_used = "true";
defparam \u_clk_500|Add0~55 .cin1_used = "true";
defparam \u_clk_500|Add0~55 .cin_used = "true";
defparam \u_clk_500|Add0~55 .lut_mask = "3c3f";
defparam \u_clk_500|Add0~55 .operation_mode = "arithmetic";
defparam \u_clk_500|Add0~55 .output_mode = "comb_only";
defparam \u_clk_500|Add0~55 .register_cascade_mode = "off";
defparam \u_clk_500|Add0~55 .sum_lutc_input = "cin";
defparam \u_clk_500|Add0~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N9
maxii_lcell \u_clk_500|cnt[11] (
// Equation(s):
// \u_clk_500|cnt [11] = DFFEAS((((\u_clk_500|Add0~55_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_500|Add0~55_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_500|cnt [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|cnt[11] .lut_mask = "ff00";
defparam \u_clk_500|cnt[11] .operation_mode = "normal";
defparam \u_clk_500|cnt[11] .output_mode = "reg_only";
defparam \u_clk_500|cnt[11] .register_cascade_mode = "off";
defparam \u_clk_500|cnt[11] .sum_lutc_input = "datac";
defparam \u_clk_500|cnt[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N3
maxii_lcell \u_clk_500|Add0~70 (
// Equation(s):
// \u_clk_500|Add0~70_combout  = (\u_clk_500|cnt [12] $ ((!(!\u_clk_500|Add0~42  & \u_clk_500|Add0~57 ) # (\u_clk_500|Add0~42  & \u_clk_500|Add0~57COUT1_150 ))))
// \u_clk_500|Add0~72  = CARRY(((\u_clk_500|cnt [12] & !\u_clk_500|Add0~57 )))
// \u_clk_500|Add0~72COUT1_151  = CARRY(((\u_clk_500|cnt [12] & !\u_clk_500|Add0~57COUT1_150 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_500|cnt [12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_500|Add0~42 ),
	.cin0(\u_clk_500|Add0~57 ),
	.cin1(\u_clk_500|Add0~57COUT1_150 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Add0~70_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_500|Add0~72 ),
	.cout1(\u_clk_500|Add0~72COUT1_151 ));
// synopsys translate_off
defparam \u_clk_500|Add0~70 .cin0_used = "true";
defparam \u_clk_500|Add0~70 .cin1_used = "true";
defparam \u_clk_500|Add0~70 .cin_used = "true";
defparam \u_clk_500|Add0~70 .lut_mask = "c30c";
defparam \u_clk_500|Add0~70 .operation_mode = "arithmetic";
defparam \u_clk_500|Add0~70 .output_mode = "comb_only";
defparam \u_clk_500|Add0~70 .register_cascade_mode = "off";
defparam \u_clk_500|Add0~70 .sum_lutc_input = "cin";
defparam \u_clk_500|Add0~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N3
maxii_lcell \u_clk_500|cnt[12] (
// Equation(s):
// \u_clk_500|Equal0~3  = (\u_clk_500|cnt [15] & (\u_clk_500|cnt [14] & (!B1_cnt[12] & !\u_clk_500|cnt [13])))
// \u_clk_500|cnt [12] = DFFEAS(\u_clk_500|Equal0~3 , GLOBAL(\clk~combout ), VCC, , , \u_clk_500|Add0~70_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_500|cnt [15]),
	.datab(\u_clk_500|cnt [14]),
	.datac(\u_clk_500|Add0~70_combout ),
	.datad(\u_clk_500|cnt [13]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Equal0~3 ),
	.regout(\u_clk_500|cnt [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|cnt[12] .lut_mask = "0008";
defparam \u_clk_500|cnt[12] .operation_mode = "normal";
defparam \u_clk_500|cnt[12] .output_mode = "reg_and_comb";
defparam \u_clk_500|cnt[12] .register_cascade_mode = "off";
defparam \u_clk_500|cnt[12] .sum_lutc_input = "qfbk";
defparam \u_clk_500|cnt[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y9_N4
maxii_lcell \u_clk_500|Add0~75 (
// Equation(s):
// \u_clk_500|Add0~75_combout  = (\u_clk_500|cnt [13] $ (((!\u_clk_500|Add0~42  & \u_clk_500|Add0~72 ) # (\u_clk_500|Add0~42  & \u_clk_500|Add0~72COUT1_151 ))))
// \u_clk_500|Add0~77  = CARRY(((!\u_clk_500|Add0~72COUT1_151 ) # (!\u_clk_500|cnt [13])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_500|cnt [13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_500|Add0~42 ),
	.cin0(\u_clk_500|Add0~72 ),
	.cin1(\u_clk_500|Add0~72COUT1_151 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Add0~75_combout ),
	.regout(),
	.cout(\u_clk_500|Add0~77 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|Add0~75 .cin0_used = "true";
defparam \u_clk_500|Add0~75 .cin1_used = "true";
defparam \u_clk_500|Add0~75 .cin_used = "true";
defparam \u_clk_500|Add0~75 .lut_mask = "3c3f";
defparam \u_clk_500|Add0~75 .operation_mode = "arithmetic";
defparam \u_clk_500|Add0~75 .output_mode = "comb_only";
defparam \u_clk_500|Add0~75 .register_cascade_mode = "off";
defparam \u_clk_500|Add0~75 .sum_lutc_input = "cin";
defparam \u_clk_500|Add0~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N6
maxii_lcell \u_clk_500|cnt[13] (
// Equation(s):
// \u_clk_500|cnt [13] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_500|Add0~75_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_500|Add0~75_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_500|cnt [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|cnt[13] .lut_mask = "0000";
defparam \u_clk_500|cnt[13] .operation_mode = "normal";
defparam \u_clk_500|cnt[13] .output_mode = "reg_only";
defparam \u_clk_500|cnt[13] .register_cascade_mode = "off";
defparam \u_clk_500|cnt[13] .sum_lutc_input = "datac";
defparam \u_clk_500|cnt[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y9_N7
maxii_lcell \u_clk_500|Add0~80 (
// Equation(s):
// \u_clk_500|Add0~80_combout  = (\u_clk_500|cnt [16] $ ((!(!\u_clk_500|Add0~77  & \u_clk_500|Add0~67 ) # (\u_clk_500|Add0~77  & \u_clk_500|Add0~67COUT1_153 ))))
// \u_clk_500|Add0~82  = CARRY(((\u_clk_500|cnt [16] & !\u_clk_500|Add0~67 )))
// \u_clk_500|Add0~82COUT1_154  = CARRY(((\u_clk_500|cnt [16] & !\u_clk_500|Add0~67COUT1_153 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_500|cnt [16]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_500|Add0~77 ),
	.cin0(\u_clk_500|Add0~67 ),
	.cin1(\u_clk_500|Add0~67COUT1_153 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Add0~80_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_500|Add0~82 ),
	.cout1(\u_clk_500|Add0~82COUT1_154 ));
// synopsys translate_off
defparam \u_clk_500|Add0~80 .cin0_used = "true";
defparam \u_clk_500|Add0~80 .cin1_used = "true";
defparam \u_clk_500|Add0~80 .cin_used = "true";
defparam \u_clk_500|Add0~80 .lut_mask = "c30c";
defparam \u_clk_500|Add0~80 .operation_mode = "arithmetic";
defparam \u_clk_500|Add0~80 .output_mode = "comb_only";
defparam \u_clk_500|Add0~80 .register_cascade_mode = "off";
defparam \u_clk_500|Add0~80 .sum_lutc_input = "cin";
defparam \u_clk_500|Add0~80 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N8
maxii_lcell \u_clk_500|Add0~85 (
// Equation(s):
// \u_clk_500|Add0~85_combout  = (\u_clk_500|cnt [17] $ (((!\u_clk_500|Add0~77  & \u_clk_500|Add0~82 ) # (\u_clk_500|Add0~77  & \u_clk_500|Add0~82COUT1_154 ))))
// \u_clk_500|Add0~87  = CARRY(((!\u_clk_500|Add0~82 ) # (!\u_clk_500|cnt [17])))
// \u_clk_500|Add0~87COUT1_155  = CARRY(((!\u_clk_500|Add0~82COUT1_154 ) # (!\u_clk_500|cnt [17])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_500|cnt [17]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_500|Add0~77 ),
	.cin0(\u_clk_500|Add0~82 ),
	.cin1(\u_clk_500|Add0~82COUT1_154 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Add0~85_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_500|Add0~87 ),
	.cout1(\u_clk_500|Add0~87COUT1_155 ));
// synopsys translate_off
defparam \u_clk_500|Add0~85 .cin0_used = "true";
defparam \u_clk_500|Add0~85 .cin1_used = "true";
defparam \u_clk_500|Add0~85 .cin_used = "true";
defparam \u_clk_500|Add0~85 .lut_mask = "3c3f";
defparam \u_clk_500|Add0~85 .operation_mode = "arithmetic";
defparam \u_clk_500|Add0~85 .output_mode = "comb_only";
defparam \u_clk_500|Add0~85 .register_cascade_mode = "off";
defparam \u_clk_500|Add0~85 .sum_lutc_input = "cin";
defparam \u_clk_500|Add0~85 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N9
maxii_lcell \u_clk_500|Add0~90 (
// Equation(s):
// \u_clk_500|Add0~90_combout  = (\u_clk_500|cnt [18] $ ((!(!\u_clk_500|Add0~77  & \u_clk_500|Add0~87 ) # (\u_clk_500|Add0~77  & \u_clk_500|Add0~87COUT1_155 ))))
// \u_clk_500|Add0~92  = CARRY(((\u_clk_500|cnt [18] & !\u_clk_500|Add0~87COUT1_155 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_500|cnt [18]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_500|Add0~77 ),
	.cin0(\u_clk_500|Add0~87 ),
	.cin1(\u_clk_500|Add0~87COUT1_155 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Add0~90_combout ),
	.regout(),
	.cout(\u_clk_500|Add0~92 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|Add0~90 .cin0_used = "true";
defparam \u_clk_500|Add0~90 .cin1_used = "true";
defparam \u_clk_500|Add0~90 .cin_used = "true";
defparam \u_clk_500|Add0~90 .lut_mask = "c30c";
defparam \u_clk_500|Add0~90 .operation_mode = "arithmetic";
defparam \u_clk_500|Add0~90 .output_mode = "comb_only";
defparam \u_clk_500|Add0~90 .register_cascade_mode = "off";
defparam \u_clk_500|Add0~90 .sum_lutc_input = "cin";
defparam \u_clk_500|Add0~90 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N0
maxii_lcell \u_clk_500|Add0~95 (
// Equation(s):
// \u_clk_500|Add0~95_combout  = (\u_clk_500|cnt [19] $ ((\u_clk_500|Add0~92 )))
// \u_clk_500|Add0~97  = CARRY(((!\u_clk_500|Add0~92 ) # (!\u_clk_500|cnt [19])))
// \u_clk_500|Add0~97COUT1_156  = CARRY(((!\u_clk_500|Add0~92 ) # (!\u_clk_500|cnt [19])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_500|cnt [19]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_500|Add0~92 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Add0~95_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_500|Add0~97 ),
	.cout1(\u_clk_500|Add0~97COUT1_156 ));
// synopsys translate_off
defparam \u_clk_500|Add0~95 .cin_used = "true";
defparam \u_clk_500|Add0~95 .lut_mask = "3c3f";
defparam \u_clk_500|Add0~95 .operation_mode = "arithmetic";
defparam \u_clk_500|Add0~95 .output_mode = "comb_only";
defparam \u_clk_500|Add0~95 .register_cascade_mode = "off";
defparam \u_clk_500|Add0~95 .sum_lutc_input = "cin";
defparam \u_clk_500|Add0~95 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N0
maxii_lcell \u_clk_500|cnt[19] (
// Equation(s):
// \u_clk_500|cnt [19] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_500|Add0~95_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_500|Add0~95_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_500|cnt [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|cnt[19] .lut_mask = "0000";
defparam \u_clk_500|cnt[19] .operation_mode = "normal";
defparam \u_clk_500|cnt[19] .output_mode = "reg_only";
defparam \u_clk_500|cnt[19] .register_cascade_mode = "off";
defparam \u_clk_500|cnt[19] .sum_lutc_input = "datac";
defparam \u_clk_500|cnt[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y10_N6
maxii_lcell \u_clk_500|cnt[16] (
// Equation(s):
// \u_clk_500|Equal0~5  = (!\u_clk_500|cnt [18] & (!\u_clk_500|cnt [19] & (!B1_cnt[16] & !\u_clk_500|cnt [17])))
// \u_clk_500|cnt [16] = DFFEAS(\u_clk_500|Equal0~5 , GLOBAL(\clk~combout ), VCC, , , \u_clk_500|Add0~80_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_500|cnt [18]),
	.datab(\u_clk_500|cnt [19]),
	.datac(\u_clk_500|Add0~80_combout ),
	.datad(\u_clk_500|cnt [17]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Equal0~5 ),
	.regout(\u_clk_500|cnt [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|cnt[16] .lut_mask = "0001";
defparam \u_clk_500|cnt[16] .operation_mode = "normal";
defparam \u_clk_500|cnt[16] .output_mode = "reg_and_comb";
defparam \u_clk_500|cnt[16] .register_cascade_mode = "off";
defparam \u_clk_500|cnt[16] .sum_lutc_input = "qfbk";
defparam \u_clk_500|cnt[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y10_N2
maxii_lcell \u_clk_500|cnt[17] (
// Equation(s):
// \u_clk_500|cnt [17] = DFFEAS((((\u_clk_500|Add0~85_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_500|Add0~85_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_500|cnt [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|cnt[17] .lut_mask = "ff00";
defparam \u_clk_500|cnt[17] .operation_mode = "normal";
defparam \u_clk_500|cnt[17] .output_mode = "reg_only";
defparam \u_clk_500|cnt[17] .register_cascade_mode = "off";
defparam \u_clk_500|cnt[17] .sum_lutc_input = "datac";
defparam \u_clk_500|cnt[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N5
maxii_lcell \u_clk_500|cnt[18] (
// Equation(s):
// \u_clk_500|cnt [18] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_500|Add0~90_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_500|Add0~90_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_500|cnt [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|cnt[18] .lut_mask = "0000";
defparam \u_clk_500|cnt[18] .operation_mode = "normal";
defparam \u_clk_500|cnt[18] .output_mode = "reg_only";
defparam \u_clk_500|cnt[18] .register_cascade_mode = "off";
defparam \u_clk_500|cnt[18] .sum_lutc_input = "datac";
defparam \u_clk_500|cnt[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y9_N1
maxii_lcell \u_clk_500|Add0~100 (
// Equation(s):
// \u_clk_500|Add0~100_combout  = (\u_clk_500|cnt [20] $ ((!(!\u_clk_500|Add0~92  & \u_clk_500|Add0~97 ) # (\u_clk_500|Add0~92  & \u_clk_500|Add0~97COUT1_156 ))))
// \u_clk_500|Add0~102  = CARRY(((\u_clk_500|cnt [20] & !\u_clk_500|Add0~97 )))
// \u_clk_500|Add0~102COUT1_157  = CARRY(((\u_clk_500|cnt [20] & !\u_clk_500|Add0~97COUT1_156 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_500|cnt [20]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_500|Add0~92 ),
	.cin0(\u_clk_500|Add0~97 ),
	.cin1(\u_clk_500|Add0~97COUT1_156 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Add0~100_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_500|Add0~102 ),
	.cout1(\u_clk_500|Add0~102COUT1_157 ));
// synopsys translate_off
defparam \u_clk_500|Add0~100 .cin0_used = "true";
defparam \u_clk_500|Add0~100 .cin1_used = "true";
defparam \u_clk_500|Add0~100 .cin_used = "true";
defparam \u_clk_500|Add0~100 .lut_mask = "c30c";
defparam \u_clk_500|Add0~100 .operation_mode = "arithmetic";
defparam \u_clk_500|Add0~100 .output_mode = "comb_only";
defparam \u_clk_500|Add0~100 .register_cascade_mode = "off";
defparam \u_clk_500|Add0~100 .sum_lutc_input = "cin";
defparam \u_clk_500|Add0~100 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N8
maxii_lcell \u_clk_500|cnt[20] (
// Equation(s):
// \u_clk_500|Equal0~6  = (!\u_clk_500|cnt [23] & (!\u_clk_500|cnt [21] & (!B1_cnt[20] & !\u_clk_500|cnt [22])))
// \u_clk_500|cnt [20] = DFFEAS(\u_clk_500|Equal0~6 , GLOBAL(\clk~combout ), VCC, , , \u_clk_500|Add0~100_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_500|cnt [23]),
	.datab(\u_clk_500|cnt [21]),
	.datac(\u_clk_500|Add0~100_combout ),
	.datad(\u_clk_500|cnt [22]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Equal0~6 ),
	.regout(\u_clk_500|cnt [20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|cnt[20] .lut_mask = "0001";
defparam \u_clk_500|cnt[20] .operation_mode = "normal";
defparam \u_clk_500|cnt[20] .output_mode = "reg_and_comb";
defparam \u_clk_500|cnt[20] .register_cascade_mode = "off";
defparam \u_clk_500|cnt[20] .sum_lutc_input = "qfbk";
defparam \u_clk_500|cnt[20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y9_N2
maxii_lcell \u_clk_500|Add0~105 (
// Equation(s):
// \u_clk_500|Add0~105_combout  = (\u_clk_500|cnt [21] $ (((!\u_clk_500|Add0~92  & \u_clk_500|Add0~102 ) # (\u_clk_500|Add0~92  & \u_clk_500|Add0~102COUT1_157 ))))
// \u_clk_500|Add0~107  = CARRY(((!\u_clk_500|Add0~102 ) # (!\u_clk_500|cnt [21])))
// \u_clk_500|Add0~107COUT1_158  = CARRY(((!\u_clk_500|Add0~102COUT1_157 ) # (!\u_clk_500|cnt [21])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_500|cnt [21]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_500|Add0~92 ),
	.cin0(\u_clk_500|Add0~102 ),
	.cin1(\u_clk_500|Add0~102COUT1_157 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Add0~105_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_500|Add0~107 ),
	.cout1(\u_clk_500|Add0~107COUT1_158 ));
// synopsys translate_off
defparam \u_clk_500|Add0~105 .cin0_used = "true";
defparam \u_clk_500|Add0~105 .cin1_used = "true";
defparam \u_clk_500|Add0~105 .cin_used = "true";
defparam \u_clk_500|Add0~105 .lut_mask = "3c3f";
defparam \u_clk_500|Add0~105 .operation_mode = "arithmetic";
defparam \u_clk_500|Add0~105 .output_mode = "comb_only";
defparam \u_clk_500|Add0~105 .register_cascade_mode = "off";
defparam \u_clk_500|Add0~105 .sum_lutc_input = "cin";
defparam \u_clk_500|Add0~105 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N0
maxii_lcell \u_clk_500|cnt[21] (
// Equation(s):
// \u_clk_500|cnt [21] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_500|Add0~105_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_500|Add0~105_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_500|cnt [21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|cnt[21] .lut_mask = "0000";
defparam \u_clk_500|cnt[21] .operation_mode = "normal";
defparam \u_clk_500|cnt[21] .output_mode = "reg_only";
defparam \u_clk_500|cnt[21] .register_cascade_mode = "off";
defparam \u_clk_500|cnt[21] .sum_lutc_input = "datac";
defparam \u_clk_500|cnt[21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y9_N3
maxii_lcell \u_clk_500|Add0~110 (
// Equation(s):
// \u_clk_500|Add0~110_combout  = (\u_clk_500|cnt [22] $ ((!(!\u_clk_500|Add0~92  & \u_clk_500|Add0~107 ) # (\u_clk_500|Add0~92  & \u_clk_500|Add0~107COUT1_158 ))))
// \u_clk_500|Add0~112  = CARRY(((\u_clk_500|cnt [22] & !\u_clk_500|Add0~107 )))
// \u_clk_500|Add0~112COUT1_159  = CARRY(((\u_clk_500|cnt [22] & !\u_clk_500|Add0~107COUT1_158 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_500|cnt [22]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_500|Add0~92 ),
	.cin0(\u_clk_500|Add0~107 ),
	.cin1(\u_clk_500|Add0~107COUT1_158 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Add0~110_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_500|Add0~112 ),
	.cout1(\u_clk_500|Add0~112COUT1_159 ));
// synopsys translate_off
defparam \u_clk_500|Add0~110 .cin0_used = "true";
defparam \u_clk_500|Add0~110 .cin1_used = "true";
defparam \u_clk_500|Add0~110 .cin_used = "true";
defparam \u_clk_500|Add0~110 .lut_mask = "c30c";
defparam \u_clk_500|Add0~110 .operation_mode = "arithmetic";
defparam \u_clk_500|Add0~110 .output_mode = "comb_only";
defparam \u_clk_500|Add0~110 .register_cascade_mode = "off";
defparam \u_clk_500|Add0~110 .sum_lutc_input = "cin";
defparam \u_clk_500|Add0~110 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N3
maxii_lcell \u_clk_500|cnt[22] (
// Equation(s):
// \u_clk_500|cnt [22] = DFFEAS((((\u_clk_500|Add0~110_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_500|Add0~110_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_500|cnt [22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|cnt[22] .lut_mask = "ff00";
defparam \u_clk_500|cnt[22] .operation_mode = "normal";
defparam \u_clk_500|cnt[22] .output_mode = "reg_only";
defparam \u_clk_500|cnt[22] .register_cascade_mode = "off";
defparam \u_clk_500|cnt[22] .sum_lutc_input = "datac";
defparam \u_clk_500|cnt[22] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N4
maxii_lcell \u_clk_500|Add0~115 (
// Equation(s):
// \u_clk_500|Add0~115_combout  = (\u_clk_500|cnt [23] $ (((!\u_clk_500|Add0~92  & \u_clk_500|Add0~112 ) # (\u_clk_500|Add0~92  & \u_clk_500|Add0~112COUT1_159 ))))
// \u_clk_500|Add0~117  = CARRY(((!\u_clk_500|Add0~112COUT1_159 ) # (!\u_clk_500|cnt [23])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_500|cnt [23]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_500|Add0~92 ),
	.cin0(\u_clk_500|Add0~112 ),
	.cin1(\u_clk_500|Add0~112COUT1_159 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Add0~115_combout ),
	.regout(),
	.cout(\u_clk_500|Add0~117 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|Add0~115 .cin0_used = "true";
defparam \u_clk_500|Add0~115 .cin1_used = "true";
defparam \u_clk_500|Add0~115 .cin_used = "true";
defparam \u_clk_500|Add0~115 .lut_mask = "3c3f";
defparam \u_clk_500|Add0~115 .operation_mode = "arithmetic";
defparam \u_clk_500|Add0~115 .output_mode = "comb_only";
defparam \u_clk_500|Add0~115 .register_cascade_mode = "off";
defparam \u_clk_500|Add0~115 .sum_lutc_input = "cin";
defparam \u_clk_500|Add0~115 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N7
maxii_lcell \u_clk_500|cnt[23] (
// Equation(s):
// \u_clk_500|cnt [23] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_500|Add0~115_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_500|Add0~115_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_500|cnt [23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|cnt[23] .lut_mask = "0000";
defparam \u_clk_500|cnt[23] .operation_mode = "normal";
defparam \u_clk_500|cnt[23] .output_mode = "reg_only";
defparam \u_clk_500|cnt[23] .register_cascade_mode = "off";
defparam \u_clk_500|cnt[23] .sum_lutc_input = "datac";
defparam \u_clk_500|cnt[23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y9_N5
maxii_lcell \u_clk_500|Add0~120 (
// Equation(s):
// \u_clk_500|Add0~120_combout  = (\u_clk_500|cnt [24] $ ((!\u_clk_500|Add0~117 )))
// \u_clk_500|Add0~122  = CARRY(((\u_clk_500|cnt [24] & !\u_clk_500|Add0~117 )))
// \u_clk_500|Add0~122COUT1_160  = CARRY(((\u_clk_500|cnt [24] & !\u_clk_500|Add0~117 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_500|cnt [24]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_500|Add0~117 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Add0~120_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_500|Add0~122 ),
	.cout1(\u_clk_500|Add0~122COUT1_160 ));
// synopsys translate_off
defparam \u_clk_500|Add0~120 .cin_used = "true";
defparam \u_clk_500|Add0~120 .lut_mask = "c30c";
defparam \u_clk_500|Add0~120 .operation_mode = "arithmetic";
defparam \u_clk_500|Add0~120 .output_mode = "comb_only";
defparam \u_clk_500|Add0~120 .register_cascade_mode = "off";
defparam \u_clk_500|Add0~120 .sum_lutc_input = "cin";
defparam \u_clk_500|Add0~120 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N6
maxii_lcell \u_clk_500|Add0~125 (
// Equation(s):
// \u_clk_500|Add0~125_combout  = (\u_clk_500|cnt [25] $ (((!\u_clk_500|Add0~117  & \u_clk_500|Add0~122 ) # (\u_clk_500|Add0~117  & \u_clk_500|Add0~122COUT1_160 ))))
// \u_clk_500|Add0~127  = CARRY(((!\u_clk_500|Add0~122 ) # (!\u_clk_500|cnt [25])))
// \u_clk_500|Add0~127COUT1_161  = CARRY(((!\u_clk_500|Add0~122COUT1_160 ) # (!\u_clk_500|cnt [25])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_500|cnt [25]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_500|Add0~117 ),
	.cin0(\u_clk_500|Add0~122 ),
	.cin1(\u_clk_500|Add0~122COUT1_160 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Add0~125_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_500|Add0~127 ),
	.cout1(\u_clk_500|Add0~127COUT1_161 ));
// synopsys translate_off
defparam \u_clk_500|Add0~125 .cin0_used = "true";
defparam \u_clk_500|Add0~125 .cin1_used = "true";
defparam \u_clk_500|Add0~125 .cin_used = "true";
defparam \u_clk_500|Add0~125 .lut_mask = "3c3f";
defparam \u_clk_500|Add0~125 .operation_mode = "arithmetic";
defparam \u_clk_500|Add0~125 .output_mode = "comb_only";
defparam \u_clk_500|Add0~125 .register_cascade_mode = "off";
defparam \u_clk_500|Add0~125 .sum_lutc_input = "cin";
defparam \u_clk_500|Add0~125 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N7
maxii_lcell \u_clk_500|Add0~130 (
// Equation(s):
// \u_clk_500|Add0~130_combout  = (\u_clk_500|cnt [26] $ ((!(!\u_clk_500|Add0~117  & \u_clk_500|Add0~127 ) # (\u_clk_500|Add0~117  & \u_clk_500|Add0~127COUT1_161 ))))
// \u_clk_500|Add0~132  = CARRY(((\u_clk_500|cnt [26] & !\u_clk_500|Add0~127 )))
// \u_clk_500|Add0~132COUT1_162  = CARRY(((\u_clk_500|cnt [26] & !\u_clk_500|Add0~127COUT1_161 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_500|cnt [26]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_500|Add0~117 ),
	.cin0(\u_clk_500|Add0~127 ),
	.cin1(\u_clk_500|Add0~127COUT1_161 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Add0~130_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_500|Add0~132 ),
	.cout1(\u_clk_500|Add0~132COUT1_162 ));
// synopsys translate_off
defparam \u_clk_500|Add0~130 .cin0_used = "true";
defparam \u_clk_500|Add0~130 .cin1_used = "true";
defparam \u_clk_500|Add0~130 .cin_used = "true";
defparam \u_clk_500|Add0~130 .lut_mask = "c30c";
defparam \u_clk_500|Add0~130 .operation_mode = "arithmetic";
defparam \u_clk_500|Add0~130 .output_mode = "comb_only";
defparam \u_clk_500|Add0~130 .register_cascade_mode = "off";
defparam \u_clk_500|Add0~130 .sum_lutc_input = "cin";
defparam \u_clk_500|Add0~130 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N9
maxii_lcell \u_clk_500|cnt[26] (
// Equation(s):
// \u_clk_500|cnt [26] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_500|Add0~130_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_500|Add0~130_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_500|cnt [26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|cnt[26] .lut_mask = "0000";
defparam \u_clk_500|cnt[26] .operation_mode = "normal";
defparam \u_clk_500|cnt[26] .output_mode = "reg_only";
defparam \u_clk_500|cnt[26] .register_cascade_mode = "off";
defparam \u_clk_500|cnt[26] .sum_lutc_input = "datac";
defparam \u_clk_500|cnt[26] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y9_N8
maxii_lcell \u_clk_500|Add0~135 (
// Equation(s):
// \u_clk_500|Add0~135_combout  = (((!\u_clk_500|Add0~117  & \u_clk_500|Add0~132 ) # (\u_clk_500|Add0~117  & \u_clk_500|Add0~132COUT1_162 ) $ (\u_clk_500|cnt [27])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_500|cnt [27]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_500|Add0~117 ),
	.cin0(\u_clk_500|Add0~132 ),
	.cin1(\u_clk_500|Add0~132COUT1_162 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Add0~135_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|Add0~135 .cin0_used = "true";
defparam \u_clk_500|Add0~135 .cin1_used = "true";
defparam \u_clk_500|Add0~135 .cin_used = "true";
defparam \u_clk_500|Add0~135 .lut_mask = "0ff0";
defparam \u_clk_500|Add0~135 .operation_mode = "normal";
defparam \u_clk_500|Add0~135 .output_mode = "comb_only";
defparam \u_clk_500|Add0~135 .register_cascade_mode = "off";
defparam \u_clk_500|Add0~135 .sum_lutc_input = "cin";
defparam \u_clk_500|Add0~135 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N6
maxii_lcell \u_clk_500|cnt[27] (
// Equation(s):
// \u_clk_500|cnt [27] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_500|Add0~135_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_500|Add0~135_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_500|cnt [27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|cnt[27] .lut_mask = "0000";
defparam \u_clk_500|cnt[27] .operation_mode = "normal";
defparam \u_clk_500|cnt[27] .output_mode = "reg_only";
defparam \u_clk_500|cnt[27] .register_cascade_mode = "off";
defparam \u_clk_500|cnt[27] .sum_lutc_input = "datac";
defparam \u_clk_500|cnt[27] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y8_N2
maxii_lcell \u_clk_500|cnt[24] (
// Equation(s):
// \u_clk_500|Equal0~7  = (!\u_clk_500|cnt [25] & (!\u_clk_500|cnt [27] & (!B1_cnt[24] & !\u_clk_500|cnt [26])))
// \u_clk_500|cnt [24] = DFFEAS(\u_clk_500|Equal0~7 , GLOBAL(\clk~combout ), VCC, , , \u_clk_500|Add0~120_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_500|cnt [25]),
	.datab(\u_clk_500|cnt [27]),
	.datac(\u_clk_500|Add0~120_combout ),
	.datad(\u_clk_500|cnt [26]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Equal0~7 ),
	.regout(\u_clk_500|cnt [24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|cnt[24] .lut_mask = "0001";
defparam \u_clk_500|cnt[24] .operation_mode = "normal";
defparam \u_clk_500|cnt[24] .output_mode = "reg_and_comb";
defparam \u_clk_500|cnt[24] .register_cascade_mode = "off";
defparam \u_clk_500|cnt[24] .sum_lutc_input = "qfbk";
defparam \u_clk_500|cnt[24] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y8_N5
maxii_lcell \u_clk_500|cnt[25] (
// Equation(s):
// \u_clk_500|cnt [25] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_500|Add0~125_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_500|Add0~125_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_500|cnt [25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|cnt[25] .lut_mask = "0000";
defparam \u_clk_500|cnt[25] .operation_mode = "normal";
defparam \u_clk_500|cnt[25] .output_mode = "reg_only";
defparam \u_clk_500|cnt[25] .register_cascade_mode = "off";
defparam \u_clk_500|cnt[25] .sum_lutc_input = "datac";
defparam \u_clk_500|cnt[25] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y9_N7
maxii_lcell \u_clk_500|Equal0~4 (
// Equation(s):
// \u_clk_500|Equal0~4_combout  = (\u_clk_500|Equal0~3  & (\u_clk_500|Equal0~0  & (\u_clk_500|Equal0~1  & \u_clk_500|Equal0~2 )))

	.clk(gnd),
	.dataa(\u_clk_500|Equal0~3 ),
	.datab(\u_clk_500|Equal0~0 ),
	.datac(\u_clk_500|Equal0~1 ),
	.datad(\u_clk_500|Equal0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Equal0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|Equal0~4 .lut_mask = "8000";
defparam \u_clk_500|Equal0~4 .operation_mode = "normal";
defparam \u_clk_500|Equal0~4 .output_mode = "comb_only";
defparam \u_clk_500|Equal0~4 .register_cascade_mode = "off";
defparam \u_clk_500|Equal0~4 .sum_lutc_input = "datac";
defparam \u_clk_500|Equal0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N5
maxii_lcell \u_clk_500|Equal0~8 (
// Equation(s):
// \u_clk_500|Equal0~8_combout  = (\u_clk_500|Equal0~5  & (\u_clk_500|Equal0~6  & (\u_clk_500|Equal0~7  & \u_clk_500|Equal0~4_combout )))

	.clk(gnd),
	.dataa(\u_clk_500|Equal0~5 ),
	.datab(\u_clk_500|Equal0~6 ),
	.datac(\u_clk_500|Equal0~7 ),
	.datad(\u_clk_500|Equal0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Equal0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|Equal0~8 .lut_mask = "8000";
defparam \u_clk_500|Equal0~8 .operation_mode = "normal";
defparam \u_clk_500|Equal0~8 .output_mode = "comb_only";
defparam \u_clk_500|Equal0~8 .register_cascade_mode = "off";
defparam \u_clk_500|Equal0~8 .sum_lutc_input = "datac";
defparam \u_clk_500|Equal0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N5
maxii_lcell \u_clk_500|clkout (
// Equation(s):
// \u_clk_500|clkout~regout  = DFFEAS(((\u_clk_500|clkout~regout  $ (\u_clk_500|Equal0~8_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_500|clkout~regout ),
	.datad(\u_clk_500|Equal0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_500|clkout~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|clkout .lut_mask = "0ff0";
defparam \u_clk_500|clkout .operation_mode = "normal";
defparam \u_clk_500|clkout .output_mode = "reg_only";
defparam \u_clk_500|clkout .register_cascade_mode = "off";
defparam \u_clk_500|clkout .sum_lutc_input = "datac";
defparam \u_clk_500|clkout .synch_mode = "off";
// synopsys translate_on

// Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \rst~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\rst~combout ),
	.padio(rst));
// synopsys translate_off
defparam \rst~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X16_Y9_N0
maxii_lcell \u_decode_seg|cath_control[0] (
// Equation(s):
// \u_decode_seg|cath_control [0] = DFFEAS((((!\u_decode_seg|cath_control [0] & !\rst~combout ))), GLOBAL(\u_clk_500|clkout~regout ), VCC, , , , , , )

	.clk(\u_clk_500|clkout~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_decode_seg|cath_control [0]),
	.datad(\rst~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_decode_seg|cath_control [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_decode_seg|cath_control[0] .lut_mask = "000f";
defparam \u_decode_seg|cath_control[0] .operation_mode = "normal";
defparam \u_decode_seg|cath_control[0] .output_mode = "reg_only";
defparam \u_decode_seg|cath_control[0] .register_cascade_mode = "off";
defparam \u_decode_seg|cath_control[0] .sum_lutc_input = "datac";
defparam \u_decode_seg|cath_control[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N9
maxii_lcell \u_decode_seg|cath_control[1] (
// Equation(s):
// \u_decode_seg|cath_control [1] = DFFEAS((!\rst~combout  & ((\u_decode_seg|cath_control [1] & ((!\u_decode_seg|cath_control [0]))) # (!\u_decode_seg|cath_control [1] & (!\u_decode_seg|cath_control [2] & \u_decode_seg|cath_control [0])))), 
// GLOBAL(\u_clk_500|clkout~regout ), VCC, , , , , , )

	.clk(\u_clk_500|clkout~regout ),
	.dataa(\u_decode_seg|cath_control [2]),
	.datab(\u_decode_seg|cath_control [1]),
	.datac(\u_decode_seg|cath_control [0]),
	.datad(\rst~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_decode_seg|cath_control [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_decode_seg|cath_control[1] .lut_mask = "001c";
defparam \u_decode_seg|cath_control[1] .operation_mode = "normal";
defparam \u_decode_seg|cath_control[1] .output_mode = "reg_only";
defparam \u_decode_seg|cath_control[1] .register_cascade_mode = "off";
defparam \u_decode_seg|cath_control[1] .sum_lutc_input = "datac";
defparam \u_decode_seg|cath_control[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N5
maxii_lcell \u_decode_seg|cath_control[2] (
// Equation(s):
// \u_decode_seg|cath_control [2] = DFFEAS((!\rst~combout  & ((\u_decode_seg|cath_control [2] & ((!\u_decode_seg|cath_control [0]))) # (!\u_decode_seg|cath_control [2] & (\u_decode_seg|cath_control [1] & \u_decode_seg|cath_control [0])))), 
// GLOBAL(\u_clk_500|clkout~regout ), VCC, , , , , , )

	.clk(\u_clk_500|clkout~regout ),
	.dataa(\u_decode_seg|cath_control [2]),
	.datab(\u_decode_seg|cath_control [1]),
	.datac(\u_decode_seg|cath_control [0]),
	.datad(\rst~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_decode_seg|cath_control [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_decode_seg|cath_control[2] .lut_mask = "004a";
defparam \u_decode_seg|cath_control[2] .operation_mode = "normal";
defparam \u_decode_seg|cath_control[2] .output_mode = "reg_only";
defparam \u_decode_seg|cath_control[2] .register_cascade_mode = "off";
defparam \u_decode_seg|cath_control[2] .sum_lutc_input = "datac";
defparam \u_decode_seg|cath_control[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N7
maxii_lcell \u_decode_seg|digit_cath[1]~0 (
// Equation(s):
// \u_decode_seg|digit_cath[1]~0_combout  = (((!\u_decode_seg|cath_control [1]) # (!\u_decode_seg|cath_control [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_decode_seg|cath_control [2]),
	.datad(\u_decode_seg|cath_control [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_decode_seg|digit_cath[1]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_decode_seg|digit_cath[1]~0 .lut_mask = "0fff";
defparam \u_decode_seg|digit_cath[1]~0 .operation_mode = "normal";
defparam \u_decode_seg|digit_cath[1]~0 .output_mode = "comb_only";
defparam \u_decode_seg|digit_cath[1]~0 .register_cascade_mode = "off";
defparam \u_decode_seg|digit_cath[1]~0 .sum_lutc_input = "datac";
defparam \u_decode_seg|digit_cath[1]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N2
maxii_lcell \u_decode_seg|digit_cath[0] (
// Equation(s):
// \u_decode_seg|digit_cath [0] = DFFEAS((\u_decode_seg|cath_control [2]) # (((\u_decode_seg|cath_control [0]) # (\u_decode_seg|cath_control [1]))), GLOBAL(\u_clk_500|clkout~regout ), VCC, , \u_decode_seg|digit_cath[1]~0_combout , , , , )

	.clk(\u_clk_500|clkout~regout ),
	.dataa(\u_decode_seg|cath_control [2]),
	.datab(vcc),
	.datac(\u_decode_seg|cath_control [0]),
	.datad(\u_decode_seg|cath_control [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_decode_seg|digit_cath[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_decode_seg|digit_cath [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_decode_seg|digit_cath[0] .lut_mask = "fffa";
defparam \u_decode_seg|digit_cath[0] .operation_mode = "normal";
defparam \u_decode_seg|digit_cath[0] .output_mode = "reg_only";
defparam \u_decode_seg|digit_cath[0] .register_cascade_mode = "off";
defparam \u_decode_seg|digit_cath[0] .sum_lutc_input = "datac";
defparam \u_decode_seg|digit_cath[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N4
maxii_lcell \u_decode_seg|digit_cath[1] (
// Equation(s):
// \u_decode_seg|digit_cath [1] = DFFEAS((\u_decode_seg|cath_control [2]) # (((\u_decode_seg|cath_control [1]) # (!\u_decode_seg|cath_control [0]))), GLOBAL(\u_clk_500|clkout~regout ), VCC, , \u_decode_seg|digit_cath[1]~0_combout , , , , )

	.clk(\u_clk_500|clkout~regout ),
	.dataa(\u_decode_seg|cath_control [2]),
	.datab(vcc),
	.datac(\u_decode_seg|cath_control [0]),
	.datad(\u_decode_seg|cath_control [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_decode_seg|digit_cath[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_decode_seg|digit_cath [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_decode_seg|digit_cath[1] .lut_mask = "ffaf";
defparam \u_decode_seg|digit_cath[1] .operation_mode = "normal";
defparam \u_decode_seg|digit_cath[1] .output_mode = "reg_only";
defparam \u_decode_seg|digit_cath[1] .register_cascade_mode = "off";
defparam \u_decode_seg|digit_cath[1] .sum_lutc_input = "datac";
defparam \u_decode_seg|digit_cath[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N1
maxii_lcell \u_decode_seg|digit_cath[2] (
// Equation(s):
// \u_decode_seg|digit_cath [2] = DFFEAS((\u_decode_seg|cath_control [2]) # (((\u_decode_seg|cath_control [0]) # (!\u_decode_seg|cath_control [1]))), GLOBAL(\u_clk_500|clkout~regout ), VCC, , \u_decode_seg|digit_cath[1]~0_combout , , , , )

	.clk(\u_clk_500|clkout~regout ),
	.dataa(\u_decode_seg|cath_control [2]),
	.datab(vcc),
	.datac(\u_decode_seg|cath_control [0]),
	.datad(\u_decode_seg|cath_control [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_decode_seg|digit_cath[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_decode_seg|digit_cath [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_decode_seg|digit_cath[2] .lut_mask = "faff";
defparam \u_decode_seg|digit_cath[2] .operation_mode = "normal";
defparam \u_decode_seg|digit_cath[2] .output_mode = "reg_only";
defparam \u_decode_seg|digit_cath[2] .register_cascade_mode = "off";
defparam \u_decode_seg|digit_cath[2] .sum_lutc_input = "datac";
defparam \u_decode_seg|digit_cath[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N6
maxii_lcell \u_decode_seg|digit_cath[3] (
// Equation(s):
// \u_decode_seg|digit_cath [3] = DFFEAS((\u_decode_seg|cath_control [2]) # (((!\u_decode_seg|cath_control [1]) # (!\u_decode_seg|cath_control [0]))), GLOBAL(\u_clk_500|clkout~regout ), VCC, , \u_decode_seg|digit_cath[1]~0_combout , , , , )

	.clk(\u_clk_500|clkout~regout ),
	.dataa(\u_decode_seg|cath_control [2]),
	.datab(vcc),
	.datac(\u_decode_seg|cath_control [0]),
	.datad(\u_decode_seg|cath_control [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_decode_seg|digit_cath[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_decode_seg|digit_cath [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_decode_seg|digit_cath[3] .lut_mask = "afff";
defparam \u_decode_seg|digit_cath[3] .operation_mode = "normal";
defparam \u_decode_seg|digit_cath[3] .output_mode = "reg_only";
defparam \u_decode_seg|digit_cath[3] .register_cascade_mode = "off";
defparam \u_decode_seg|digit_cath[3] .sum_lutc_input = "datac";
defparam \u_decode_seg|digit_cath[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N3
maxii_lcell \u_decode_seg|digit_cath[4] (
// Equation(s):
// \u_decode_seg|digit_cath [4] = DFFEAS((((\u_decode_seg|cath_control [0]))) # (!\u_decode_seg|cath_control [2]), GLOBAL(\u_clk_500|clkout~regout ), VCC, , \u_decode_seg|digit_cath[1]~0_combout , , , , )

	.clk(\u_clk_500|clkout~regout ),
	.dataa(\u_decode_seg|cath_control [2]),
	.datab(vcc),
	.datac(\u_decode_seg|cath_control [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_decode_seg|digit_cath[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_decode_seg|digit_cath [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_decode_seg|digit_cath[4] .lut_mask = "f5f5";
defparam \u_decode_seg|digit_cath[4] .operation_mode = "normal";
defparam \u_decode_seg|digit_cath[4] .output_mode = "reg_only";
defparam \u_decode_seg|digit_cath[4] .register_cascade_mode = "off";
defparam \u_decode_seg|digit_cath[4] .sum_lutc_input = "datac";
defparam \u_decode_seg|digit_cath[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N8
maxii_lcell \u_decode_seg|digit_cath[5] (
// Equation(s):
// \u_decode_seg|digit_cath [5] = DFFEAS((((!\u_decode_seg|cath_control [0]))) # (!\u_decode_seg|cath_control [2]), GLOBAL(\u_clk_500|clkout~regout ), VCC, , \u_decode_seg|digit_cath[1]~0_combout , , , , )

	.clk(\u_clk_500|clkout~regout ),
	.dataa(\u_decode_seg|cath_control [2]),
	.datab(vcc),
	.datac(\u_decode_seg|cath_control [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_decode_seg|digit_cath[1]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_decode_seg|digit_cath [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_decode_seg|digit_cath[5] .lut_mask = "5f5f";
defparam \u_decode_seg|digit_cath[5] .operation_mode = "normal";
defparam \u_decode_seg|digit_cath[5] .output_mode = "reg_only";
defparam \u_decode_seg|digit_cath[5] .register_cascade_mode = "off";
defparam \u_decode_seg|digit_cath[5] .sum_lutc_input = "datac";
defparam \u_decode_seg|digit_cath[5] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_85,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \digit_seg[0]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(digit_seg[0]));
// synopsys translate_off
defparam \digit_seg[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \digit_seg[1]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(digit_seg[1]));
// synopsys translate_off
defparam \digit_seg[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \digit_seg[2]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(digit_seg[2]));
// synopsys translate_off
defparam \digit_seg[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_142,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \digit_seg[3]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(digit_seg[3]));
// synopsys translate_off
defparam \digit_seg[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_45,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \digit_seg[4]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(digit_seg[4]));
// synopsys translate_off
defparam \digit_seg[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_124,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \digit_seg[5]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(digit_seg[5]));
// synopsys translate_off
defparam \digit_seg[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \digit_seg[6]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(digit_seg[6]));
// synopsys translate_off
defparam \digit_seg[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \digit_seg[7]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(digit_seg[7]));
// synopsys translate_off
defparam \digit_seg[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_109,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \digit_cath[0]~I (
	.datain(\u_decode_seg|digit_cath [0]),
	.oe(vcc),
	.combout(),
	.padio(digit_cath[0]));
// synopsys translate_off
defparam \digit_cath[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_106,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \digit_cath[1]~I (
	.datain(\u_decode_seg|digit_cath [1]),
	.oe(vcc),
	.combout(),
	.padio(digit_cath[1]));
// synopsys translate_off
defparam \digit_cath[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_103,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \digit_cath[2]~I (
	.datain(\u_decode_seg|digit_cath [2]),
	.oe(vcc),
	.combout(),
	.padio(digit_cath[2]));
// synopsys translate_off
defparam \digit_cath[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_108,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \digit_cath[3]~I (
	.datain(\u_decode_seg|digit_cath [3]),
	.oe(vcc),
	.combout(),
	.padio(digit_cath[3]));
// synopsys translate_off
defparam \digit_cath[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_107,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \digit_cath[4]~I (
	.datain(\u_decode_seg|digit_cath [4]),
	.oe(vcc),
	.combout(),
	.padio(digit_cath[4]));
// synopsys translate_off
defparam \digit_cath[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_105,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \digit_cath[5]~I (
	.datain(\u_decode_seg|digit_cath [5]),
	.oe(vcc),
	.combout(),
	.padio(digit_cath[5]));
// synopsys translate_off
defparam \digit_cath[5]~I .operation_mode = "output";
// synopsys translate_on

endmodule
