<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Sun May 25 11:27:37 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     MMU
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 500.000000 -name clk6 [get_nets HIRES_N_134]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 500.000000 -name clk5 [get_nets DEV0_N_N_87]
            4 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 496.764ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \U_MMU_SOFT_SWITCHES_C08X/OUT_FST_ACC_27  (from DEV0_N_N_87 +)
   Destination:    FD1S3AX    D              \U_MMU_SOFT_SWITCHES_C08X/WRPROT_28  (to DEV0_N_N_87 +)

   Delay:                   3.076ns  (30.5% logic, 69.5% route), 2 logic levels.

 Constraint Details:

      3.076ns data_path \U_MMU_SOFT_SWITCHES_C08X/OUT_FST_ACC_27 to \U_MMU_SOFT_SWITCHES_C08X/WRPROT_28 meets
    500.000ns delay constraint less
      0.160ns L_S requirement (totaling 499.840ns) by 496.764ns

 Path Details: \U_MMU_SOFT_SWITCHES_C08X/OUT_FST_ACC_27 to \U_MMU_SOFT_SWITCHES_C08X/WRPROT_28

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \U_MMU_SOFT_SWITCHES_C08X/OUT_FST_ACC_27 (from DEV0_N_N_87)
Route         2   e 1.198                                  OUT_FST_ACC
LUT4        ---     0.493              D to Z              \U_MMU_MPON/i513_1_lut_4_lut
Route         1   e 0.941                                  D4
                  --------
                    3.076  (30.5% logic, 69.5% route), 2 logic levels.


Passed:  The following path meets requirements by 496.764ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \U_MMU_SOFT_SWITCHES_C08X/OUT_FST_ACC_27  (from DEV0_N_N_87 +)
   Destination:    FD1S3AY    D              \U_MMU_SOFT_SWITCHES_C08X/OUT_WREN_32  (to DEV0_N_N_87 +)

   Delay:                   3.076ns  (30.5% logic, 69.5% route), 2 logic levels.

 Constraint Details:

      3.076ns data_path \U_MMU_SOFT_SWITCHES_C08X/OUT_FST_ACC_27 to \U_MMU_SOFT_SWITCHES_C08X/OUT_WREN_32 meets
    500.000ns delay constraint less
      0.160ns L_S requirement (totaling 499.840ns) by 496.764ns

 Path Details: \U_MMU_SOFT_SWITCHES_C08X/OUT_FST_ACC_27 to \U_MMU_SOFT_SWITCHES_C08X/OUT_WREN_32

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \U_MMU_SOFT_SWITCHES_C08X/OUT_FST_ACC_27 (from DEV0_N_N_87)
Route         2   e 1.198                                  OUT_FST_ACC
LUT4        ---     0.493              D to Z              \U_MMU_MPON/i1_4_lut_rep_28
Route         1   e 0.941                                  n1642
                  --------
                    3.076  (30.5% logic, 69.5% route), 2 logic levels.


Passed:  The following path meets requirements by 496.764ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AY    CK             \U_MMU_SOFT_SWITCHES_C08X/OUT_WREN_32  (from DEV0_N_N_87 +)
   Destination:    FD1S3AX    D              \U_MMU_SOFT_SWITCHES_C08X/WRPROT_28  (to DEV0_N_N_87 +)

   Delay:                   3.076ns  (30.5% logic, 69.5% route), 2 logic levels.

 Constraint Details:

      3.076ns data_path \U_MMU_SOFT_SWITCHES_C08X/OUT_WREN_32 to \U_MMU_SOFT_SWITCHES_C08X/WRPROT_28 meets
    500.000ns delay constraint less
      0.160ns L_S requirement (totaling 499.840ns) by 496.764ns

 Path Details: \U_MMU_SOFT_SWITCHES_C08X/OUT_WREN_32 to \U_MMU_SOFT_SWITCHES_C08X/WRPROT_28

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \U_MMU_SOFT_SWITCHES_C08X/OUT_WREN_32 (from DEV0_N_N_87)
Route         2   e 1.198                                  OUT_WREN
LUT4        ---     0.493              C to Z              \U_MMU_MPON/i513_1_lut_4_lut
Route         1   e 0.941                                  D4
                  --------
                    3.076  (30.5% logic, 69.5% route), 2 logic levels.

Report: 3.236 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 500.000000 -name clk4 [get_nets Q2_N_101]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 500.000000 -name clk3 [get_nets PG2_N_129]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 500.000000 -name clk2 [get_nets Q3_N_104]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 500.000000 -name clk1 [get_nets PHI_0_c]
            6 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 492.009ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \U_MMU_MPON/M5_2_23  (from PHI_0_c +)
   Destination:    FD1S1D     CD             \UMMU_INTERNALS/i284  (to PHI_0_c +)

   Delay:                   7.831ns  (33.8% logic, 66.2% route), 6 logic levels.

 Constraint Details:

      7.831ns data_path \U_MMU_MPON/M5_2_23 to \UMMU_INTERNALS/i284 meets
    500.000ns delay constraint less
      0.160ns L_S requirement (totaling 499.840ns) by 492.009ns

 Path Details: \U_MMU_MPON/M5_2_23 to \UMMU_INTERNALS/i284

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \U_MMU_MPON/M5_2_23 (from PHI_0_c)
Route         2   e 1.198                                  \U_MMU_MPON/M5_2
LUT4        ---     0.493              A to Z              \U_MMU_MPON/i3_4_lut_adj_59
Route         2   e 1.141                                  \U_MMU_MPON/n1426
LUT4        ---     0.493              B to Z              \U_MMU_MPON/i1_2_lut
Route         1   e 0.941                                  \U_MMU_MPON/n6
LUT4        ---     0.493              D to Z              \U_MMU_MPON/i4_4_lut_adj_61
Route         1   e 0.020                                  \U_MMU_MPON/n1440
MUXL5       ---     0.233           BLUT to Z              \U_MMU_MPON/i28
Route         1   e 0.941                                  \U_MMU_MPON/n15
LUT4        ---     0.493              C to Z              \U_MMU_MPON/i2_3_lut
Route         1   e 0.941                                  INTC8EN_N_174
                  --------
                    7.831  (33.8% logic, 66.2% route), 6 logic levels.


Passed:  The following path meets requirements by 492.266ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \U_MMU_MPON/DELTA_01XX_N_25  (from PHI_0_c +)
   Destination:    FD1S1D     CD             \UMMU_INTERNALS/i284  (to PHI_0_c +)

   Delay:                   7.574ns  (35.0% logic, 65.0% route), 6 logic levels.

 Constraint Details:

      7.574ns data_path \U_MMU_MPON/DELTA_01XX_N_25 to \UMMU_INTERNALS/i284 meets
    500.000ns delay constraint less
      0.160ns L_S requirement (totaling 499.840ns) by 492.266ns

 Path Details: \U_MMU_MPON/DELTA_01XX_N_25 to \UMMU_INTERNALS/i284

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \U_MMU_MPON/DELTA_01XX_N_25 (from PHI_0_c)
Route         1   e 0.941                                  DELTA_01XX_N
LUT4        ---     0.493              B to Z              \U_MMU_MD7/i5_4_lut
Route         2   e 1.141                                  n13
LUT4        ---     0.493              B to Z              \U_MMU_MPON/i1259_3_lut
Route         1   e 0.941                                  \U_MMU_MPON/n1506
LUT4        ---     0.493              B to Z              \U_MMU_MPON/i4_4_lut_adj_61
Route         1   e 0.020                                  \U_MMU_MPON/n1440
MUXL5       ---     0.233           BLUT to Z              \U_MMU_MPON/i28
Route         1   e 0.941                                  \U_MMU_MPON/n15
LUT4        ---     0.493              C to Z              \U_MMU_MPON/i2_3_lut
Route         1   e 0.941                                  INTC8EN_N_174
                  --------
                    7.574  (35.0% logic, 65.0% route), 6 logic levels.


Passed:  The following path meets requirements by 493.326ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S1I     CK             \U_SOFT_SWITCHES_C00X/SOFT_SWITCHES_LATCH/Q5_I_0  (from PHI_0_c +)
   Destination:    FD1S1D     CD             \UMMU_INTERNALS/i284  (to PHI_0_c +)

   Delay:                   6.514ns  (33.1% logic, 66.9% route), 5 logic levels.

 Constraint Details:

      6.514ns data_path \U_SOFT_SWITCHES_C00X/SOFT_SWITCHES_LATCH/Q5_I_0 to \UMMU_INTERNALS/i284 meets
    500.000ns delay constraint less
      0.160ns L_S requirement (totaling 499.840ns) by 493.326ns

 Path Details: \U_SOFT_SWITCHES_C00X/SOFT_SWITCHES_LATCH/Q5_I_0 to \UMMU_INTERNALS/i284

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \U_SOFT_SWITCHES_C00X/SOFT_SWITCHES_LATCH/Q5_I_0 (from PHI_0_c)
Route         2   e 1.198                                  INTC300_N
LUT4        ---     0.493              C to Z              \U_ADDR_DECODER/i1_2_lut_3_lut
Route         3   e 1.258                                  n17
LUT4        ---     0.493              A to Z              \U_MMU_MPON/i4_4_lut_adj_60
Route         1   e 0.020                                  \U_MMU_MPON/n1471
MUXL5       ---     0.233           ALUT to Z              \U_MMU_MPON/i28
Route         1   e 0.941                                  \U_MMU_MPON/n15
LUT4        ---     0.493              C to Z              \U_MMU_MPON/i2_3_lut
Route         1   e 0.941                                  INTC8EN_N_174
                  --------
                    6.514  (33.1% logic, 66.9% route), 5 logic levels.

Report: 7.991 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 500.000000 -name clk0 [get_nets DELAY_CLK]
            19 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 496.447ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \U_MMU_RA/MMU_RA_MUX/U_DRAM_HOLD_TIME/D_Q3_16  (from DELAY_CLK +)
   Destination:    FD1S1I     D              \U_MMU_RA/MMU_RA_MUX/WAITING_FOR_PRAS_I_0  (to DELAY_CLK +)

   Delay:                   3.393ns  (27.6% logic, 72.4% route), 2 logic levels.

 Constraint Details:

      3.393ns data_path \U_MMU_RA/MMU_RA_MUX/U_DRAM_HOLD_TIME/D_Q3_16 to \U_MMU_RA/MMU_RA_MUX/WAITING_FOR_PRAS_I_0 meets
    500.000ns delay constraint less
      0.160ns L_S requirement (totaling 499.840ns) by 496.447ns

 Path Details: \U_MMU_RA/MMU_RA_MUX/U_DRAM_HOLD_TIME/D_Q3_16 to \U_MMU_RA/MMU_RA_MUX/WAITING_FOR_PRAS_I_0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \U_MMU_RA/MMU_RA_MUX/U_DRAM_HOLD_TIME/D_Q3_16 (from DELAY_CLK)
Route         2   e 1.198                                  \U_MMU_RA/MMU_RA_MUX/D_Q3
LUT4        ---     0.493              B to Z              \U_MMU_RA/MMU_RA_MUX/i1284_2_lut_rep_34
Route         3   e 1.258                                  \U_MMU_RA/MMU_RA_MUX/PRAS_N_c_derived_1
                  --------
                    3.393  (27.6% logic, 72.4% route), 2 logic levels.


Passed:  The following path meets requirements by 496.764ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S1I     CK             \U_MMU_RA/MMU_RA_MUX/WAITING_FOR_PRAS_I_0  (from DELAY_CLK +)
   Destination:    FD1S1D     CD             \U_MMU_RA/MMU_RA_MUX/i288  (to DELAY_CLK +)

   Delay:                   3.076ns  (30.5% logic, 69.5% route), 2 logic levels.

 Constraint Details:

      3.076ns data_path \U_MMU_RA/MMU_RA_MUX/WAITING_FOR_PRAS_I_0 to \U_MMU_RA/MMU_RA_MUX/i288 meets
    500.000ns delay constraint less
      0.160ns L_S requirement (totaling 499.840ns) by 496.764ns

 Path Details: \U_MMU_RA/MMU_RA_MUX/WAITING_FOR_PRAS_I_0 to \U_MMU_RA/MMU_RA_MUX/i288

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \U_MMU_RA/MMU_RA_MUX/WAITING_FOR_PRAS_I_0 (from DELAY_CLK)
Route         2   e 1.198                                  \U_MMU_RA/MMU_RA_MUX/WAITING_FOR_PRAS_N_HIGH
LUT4        ---     0.493              B to Z              \U_MMU_RA/MMU_RA_MUX/PRAS_N_I_0_2_lut_rep_33
Route         1   e 0.941                                  \U_MMU_RA/MMU_RA_MUX/n1647
                  --------
                    3.076  (30.5% logic, 69.5% route), 2 logic levels.


Passed:  The following path meets requirements by 498.455ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \U_MMU_HOLD_TIME/SHIFT_REGISTER_i2  (from DELAY_CLK +)
   Destination:    FD1S3AX    D              \U_MMU_HOLD_TIME/SHIFT_REGISTER_i3  (to DELAY_CLK +)

   Delay:                   1.385ns  (32.1% logic, 67.9% route), 1 logic levels.

 Constraint Details:

      1.385ns data_path \U_MMU_HOLD_TIME/SHIFT_REGISTER_i2 to \U_MMU_HOLD_TIME/SHIFT_REGISTER_i3 meets
    500.000ns delay constraint less
      0.160ns L_S requirement (totaling 499.840ns) by 498.455ns

 Path Details: \U_MMU_HOLD_TIME/SHIFT_REGISTER_i2 to \U_MMU_HOLD_TIME/SHIFT_REGISTER_i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \U_MMU_HOLD_TIME/SHIFT_REGISTER_i2 (from DELAY_CLK)
Route         1   e 0.941                                  \U_MMU_HOLD_TIME/SHIFT_REGISTER[2]
                  --------
                    1.385  (32.1% logic, 67.9% route), 1 logic levels.

Report: 3.553 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 500.000000 -name   |             |             |
clk6 [get_nets HIRES_N_134]             |            -|            -|     0  
                                        |             |             |
create_clock -period 500.000000 -name   |             |             |
clk5 [get_nets DEV0_N_N_87]             |   500.000 ns|     3.236 ns|     2  
                                        |             |             |
create_clock -period 500.000000 -name   |             |             |
clk4 [get_nets Q2_N_101]                |            -|            -|     0  
                                        |             |             |
create_clock -period 500.000000 -name   |             |             |
clk3 [get_nets PG2_N_129]               |            -|            -|     0  
                                        |             |             |
create_clock -period 500.000000 -name   |             |             |
clk2 [get_nets Q3_N_104]                |            -|            -|     0  
                                        |             |             |
create_clock -period 500.000000 -name   |             |             |
clk1 [get_nets PHI_0_c]                 |   500.000 ns|     7.991 ns|     6  
                                        |             |             |
create_clock -period 500.000000 -name   |             |             |
clk0 [get_nets DELAY_CLK]               |   500.000 ns|     3.553 ns|     2  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 0  Score: 0

Constraints cover  29 paths, 43 nets, and 91 connections (18.4% coverage)


Peak memory: 72728576 bytes, TRCE: 1589248 bytes, DLYMAN: 167936 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
