;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -67, <-20
	DJN -1, @-20
	CMP @-127, 100
	CMP @-127, 100
	JMP 0, <-20
	MOV 721, 801
	SUB @130, 8
	ADD 272, 160
	SUB @130, 8
	MOV #-23, <-20
	SUB 12, @-16
	MOV #-23, <-20
	MOV #-23, <-20
	SPL <130, 8
	ADD @101, 178
	JMN @-1, -25
	JMN <123, @116
	JMP <123, @116
	SUB @123, <116
	SUB @123, <116
	MOV #372, @280
	SLT 1, <-1
	SUB @-127, 100
	SUB @-127, 100
	MOV <-30, 1
	MOV #372, @280
	SUB @-127, 100
	DJN 0, <-20
	SUB @130, 8
	SUB @130, 8
	SUB 12, @-16
	SUB @130, 8
	SUB @127, <116
	SUB @127, <116
	JMN 0, <-20
	MOV 12, @-16
	MOV #-23, <-20
	MOV #-23, <-20
	MOV -67, <-20
	JMN 0, <-20
	MOV #272, @200
	CMP 0, 336
	JMN 0, <-20
	MOV #372, @280
	SPL 0, <402
	MOV -1, <-20
	CMP @-127, 100
	MOV -1, <-20
