CoreGen has not been configured with any user repositories.
CoreGen has been configured with the following Xilinx repositories:
 - '/opt/Xilinx/13.2/ISE_DS/ISE/coregen/' [using existing xil_index.xml]
INFO:encore:314 - Created non-GUI application for batch mode execution.
INFO:sim - Generating component instance 'vio_async_in256' of
   'xilinx.com:ip:chipscope_vio:1.03.a' from
   '/opt/Xilinx/13.2/ISE_DS/ISE/coregen/iprepo/Chipscope/pcores/chipscope_vio_v1
   _03_a/chipscope_vio_v1_03_a.xcd'.
Resolving generic values...
Finished resolving generic values.
Generating IP...
WARNING:sim:89 - A core named <vio_async_in256> already exists in the output
   directory. Output products for this core may be overwritten.
Gathering HDL files for vio_async_in256 root...
Creating XST project for vio_async_in256...
Creating XST script file for vio_async_in256...
Creating XST instantiation file for vio_async_in256...
Running XST for vio_async_in256...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating VHDL wrapper
Not generating Verilog wrapper
Skipping VHDL instantiation template for vio_async_in256...
Skipping Verilog instantiation template for vio_async_in256...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
Generating metadata file...
Generating ISE project...
