INFO-FLOW: Workspace /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1 opened at Wed Jan 14 10:27:51 EST 2026
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     get_config_interface -m_axi_latency 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Execute     get_config_interface -default_interface 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vitis configuration: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute       source /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command     create_platform done; 1.58 sec.
Execute     source /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute       source /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute       source /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 1.69 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 5.72 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.17 seconds. CPU system time: 0.49 seconds. Elapsed time: 5.72 seconds; current allocated memory: 250.653 MB.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 250.872 MB.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling kernel.cpp as C++
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang kernel.cpp -foptimization-record-file=/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/clang.kernel.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -Wall -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot -I /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/kernel.pp.0.cpp -hls-platform-db-name=/tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow > /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/clang.kernel.cpp.out.log 2> /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/clang.kernel.cpp.err.log 
Command       ap_eval done; 0.16 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top two_mm_stream_ikj_ikj -name=two_mm_stream_ikj_ikj 
Execute       source /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       ap_eval exec -ignorestderr /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/kernel.pp.0.cpp -hls-platform-db-name=/tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow > /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/clang.out.log 2> /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 2.61 sec.
Execute       clang_tidy xilinx-systemc-detector /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/kernel.pp.0.cpp std=gnu++14 -target fpga  -directive=/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/.systemc_flag -fix-errors /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.71 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/kernel.pp.0.cpp std=gnu++14 -target fpga  -directive=/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/all.directive.json -fix-errors /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.36 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/kernel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.42 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 6.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/kernel.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/clang-tidy.kernel.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/clang-tidy.kernel.pp.0.cpp.out.log 2> /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/clang-tidy.kernel.pp.0.cpp.err.log 
Command         ap_eval done; 5.52 sec.
Execute         source /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 5.94 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel.pp.0.cpp.diag.yml /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel.pp.0.cpp.out.log 2> /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel.pp.0.cpp.err.log 
Command       ap_eval done; 2.58 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/clang.kernel.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/kernel.pp.0.cpp -Wall -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot -I /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/kernel.bc -hls-platform-db-name=/tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow > /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/clang.kernel.pp.0.cpp.out.log 2> /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/clang.kernel.pp.0.cpp.err.log 
Command       ap_eval done; 2.64 sec.
WARNING: [HLS 207-5301] unused parameter 'print': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_1241_1': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:1241:7
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_716_1': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:716:5
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_730_1': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:730:5
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_744_1': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:744:5
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_1143_1': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1143:7
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_87_1': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_cordic_apfixed.h:87:5
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_143_1': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_cordic_apfixed.h:143:5
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_315_1': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_cordic_apfixed.h:315:9
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_475_1': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_cordic_apfixed.h:475:9
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_655_1': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_cordic_apfixed.h:655:5
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_659_2': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_cordic_apfixed.h:659:5
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_769_1': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_cordic_apfixed.h:769:5
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_866_1': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_cordic_apfixed.h:866:7
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_885_2': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_cordic_apfixed.h:885:7
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_1199_1': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_cordic_apfixed.h:1199:5
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_1282_1': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_cordic_apfixed.h:1282:5
WARNING: [HLS 207-5307] unused variable 'x_lsb': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:132:29
WARNING: [HLS 207-5307] unused variable 'x_msb_2': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:215:29
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_94_1': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:94:13
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_100_2': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:100:17
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_104_3': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:104:17
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_171_4': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:171:13
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_177_5': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:177:17
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_181_6': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:181:17
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_196_7': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:196:9
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_204_8': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:204:17
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_269_9': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:269:13
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_275_10': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:275:17
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_279_11': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:279:17
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_294_12': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:294:9
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_302_13': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:302:17
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_531_14': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:531:13
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_537_15': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:537:17
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_541_16': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:541:17
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_551_17': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:551:9
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_555_18': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:555:9
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_565_19': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:565:9
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_573_20': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:573:17
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_934_21': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:934:13
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_940_22': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:940:17
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_944_23': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:944:17
WARNING: [HLS 207-5307] unused variable 'wf': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:995:26
WARNING: [HLS 207-5307] unused variable 'Maxprecision': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:1200:30
WARNING: [HLS 207-5307] unused variable 'g': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:1199:30
WARNING: [HLS 207-5307] unused variable 'x_msb_2': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:1207:29
WARNING: [HLS 207-5307] unused variable 'Maxprecision': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:1353:30
WARNING: [HLS 207-5307] unused variable 'g': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:1352:30
WARNING: [HLS 207-5307] unused variable 'Maxprecision': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:1656:30
WARNING: [HLS 207-5307] unused variable 'f_x_msb_4_s': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:1820:30
WARNING: [HLS 207-5307] unused variable 'g': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:1655:30
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_1060_1': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:1060:13
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_1066_2': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:1066:17
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_1070_3': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:1070:17
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_1157_4': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:1157:13
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_1163_5': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:1163:17
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_1167_6': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:1167:17
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_1186_7': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:1186:9
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_1193_8': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:1193:17
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_1309_9': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:1309:13
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_1315_10': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:1315:17
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_1319_11': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:1319:17
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_1339_12': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:1339:9
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_1346_13': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:1346:17
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_1608_14': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:1608:13
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_1614_15': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:1614:17
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_1618_16': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:1618:17
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_1642_17': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:1642:9
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_1649_18': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:1649:17
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_2079_19': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:2079:13
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_2085_20': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:2085:17
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_2089_21': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:2089:17
WARNING: [HLS 207-5307] unused variable 'one': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:2121:20
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_2219_1': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:2219:13
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_2226_2': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:2226:17
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_2230_3': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:2230:17
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_2277_4': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:2277:13
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_2284_5': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:2284:17
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_2288_6': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:2288:17
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_2306_7': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:2306:9
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_2361_8': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:2361:13
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_2368_9': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:2368:17
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_2372_10': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:2372:17
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_2390_11': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:2390:9
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_2479_12': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:2479:13
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_2486_13': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:2486:17
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_2490_14': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:2490:17
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_2500_15': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:2500:9
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_2504_16': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:2504:9
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_2515_17': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:2515:9
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_2523_18': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:2523:17
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_2848_19': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:2848:13
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_2855_20': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:2855:17
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_2859_21': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:2859:17
WARNING: [HLS 207-5307] unused variable 'overf': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:2921:9
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_2947_1': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:2947:4
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_2954_2': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:2954:5
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_2958_3': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:2958:5
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_2973_4': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:2973:3
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_3005_5': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:3005:4
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_3012_6': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:3012:5
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_3016_7': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:3016:5
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_3031_8': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:3031:3
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_3081_9': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:3081:4
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_3088_10': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:3088:5
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_3092_11': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:3092:5
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_3107_12': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:3107:3
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_3244_13': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:3244:4
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_3251_14': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:3251:5
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_3255_15': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:3255:5
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_3270_16': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:3270:3
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_3430_17': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:3430:4
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_3437_18': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:3437:5
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_3441_19': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:3441:5
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_729_1': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_log_apfixed.h:729:13
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_947_1': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_log_apfixed.h:947:13
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_1371_1': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_log_apfixed.h:1371:13
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_266_1': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_sqrt_apfixed.h:266:9
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_294_2': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_sqrt_apfixed.h:294:9
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_74_1': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_pow_apfixed.h:74:13
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_135_2': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_pow_apfixed.h:135:5
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_149_3': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_pow_apfixed.h:149:13
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_179_4': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_pow_apfixed.h:179:13
WARNING: [HLS 207-5307] unused variable 'n_pos': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_pow_apfixed.h:274:25
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_307_1': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_pow_apfixed.h:307:12
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_327_2': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_pow_apfixed.h:327:16
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_341_3': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_pow_apfixed.h:341:20
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_459_1': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_pow_apfixed.h:459:12
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_473_2': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_pow_apfixed.h:473:15
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_59_1': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_diff_apfixed.h:59:13
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_209_1': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_diff_apfixed.h:209:13
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_274_1': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_diff_apfixed.h:274:13
WARNING: [HLS 207-5297] unused label 'CLZ_LOOP': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_frexp_apfixed.h:70:5
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_42_1': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_all_any_apfixed.h:42:2
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_53_1': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_all_any_apfixed.h:53:2
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_64_1': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_all_any_apfixed.h:64:2
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_75_1': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_all_any_apfixed.h:75:2
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_86_1': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_all_any_apfixed.h:86:2
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_97_1': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_all_any_apfixed.h:97:2
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_108_1': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_all_any_apfixed.h:108:2
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_119_1': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_all_any_apfixed.h:119:2
WARNING: [HLS 207-5297] unused label 'x_complex_mult_real': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_x_complex.h:118:7
WARNING: [HLS 207-5297] unused label 'x_complex_mult_complex': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_x_complex.h:124:7
WARNING: [HLS 207-5297] unused label 'x_complex_mult_complex': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_x_complex.h:131:7
WARNING: [HLS 207-5297] unused label 'x_conj_sq_complex': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_x_complex.h:320:5
WARNING: [HLS 207-5297] unused label 'x_conj_complex': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_x_complex.h:326:5
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_23_1': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_mad_apfixed.h:23:12
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_66_1': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_cbrt_apfixed.h:66:7
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_107_2': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_hypot_apfixed.h:107:5
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_195_3': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_hypot_apfixed.h:195:8
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_75_1': /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_hypot_apfixed.h:75:9
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_26_1': kernel.cpp:26:5
WARNING: [HLS 207-5297] unused label 'l_S_j_0_j': kernel.cpp:33:7
WARNING: [HLS 207-5297] unused label 'l_S_k_0_k': kernel.cpp:29:5
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_43_2': kernel.cpp:43:5
WARNING: [HLS 207-5297] unused label 'l_S_i_0_i': kernel.cpp:24:3
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_57_1': kernel.cpp:57:5
WARNING: [HLS 207-5297] unused label 'VITIS_LOOP_62_2': kernel.cpp:62:5
WARNING: [HLS 207-5297] unused label 'l_S_j_0_j1': kernel.cpp:69:7
WARNING: [HLS 207-5297] unused label 'l_S_k_0_k1': kernel.cpp:65:5
WARNING: [HLS 207-5297] unused label 'l_S_j_2_j2': kernel.cpp:79:5
WARNING: [HLS 207-5297] unused label 'l_S_i_0_i1': kernel.cpp:55:3
WARNING: [HLS 207-5297] unused label 'l_load_buf0_l_1': kernel.cpp:92:5
WARNING: [HLS 207-5297] unused label 'l_S_load_buf0_load_buf0_l_0': kernel.cpp:91:3
WARNING: [HLS 207-5297] unused label 'l_load_buf1_l_1': kernel.cpp:105:5
WARNING: [HLS 207-5297] unused label 'l_S_load_buf1_load_buf1_l_0': kernel.cpp:104:3
WARNING: [HLS 207-5297] unused label 'l_load_buf2_l_1': kernel.cpp:118:5
WARNING: [HLS 207-5297] unused label 'l_S_load_buf2_load_buf2_l_0': kernel.cpp:117:3
WARNING: [HLS 207-5297] unused label 'l_store_res3_l_1': kernel.cpp:131:5
WARNING: [HLS 207-5297] unused label 'l_S_store_res3_store_res3_l_0': kernel.cpp:130:3
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 22.37 seconds. CPU system time: 1.2 seconds. Elapsed time: 23.74 seconds; current allocated memory: 255.812 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/a.g.ld.0.bc -args  "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/kernel.g.bc"  
Execute         ap_eval exec -ignorestderr /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/kernel.g.bc -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/a.g.ld.0.bc > /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/a.g.ld.1.lower.bc > /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/lnx64/lib/libhlsm_39.bc /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/lnx64/lib/libhlsm_39.bc /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/lnx64/lib/libhlsmc++_39.bc -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/a.g.ld.2.m1.bc > /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.43 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.43 sec.
Execute       run_link_or_opt -opt -out /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=two_mm_stream_ikj_ikj -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=two_mm_stream_ikj_ikj -reflow-float-conversion -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.85 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.86 sec.
Execute       run_link_or_opt -out /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/lnx64/lib/libfloatconversion_39.bc -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/a.g.ld.4.m2.bc > /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=two_mm_stream_ikj_ikj 
Execute         ap_eval exec -ignorestderr /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=two_mm_stream_ikj_ikj -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=two_mm_stream_ikj_ikj -mllvm -hls-db-dir -mllvm /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshhold=200000 -mllvm -assume-maxi-align=64 -mllvm -no-unaligned-maxi-accesses=false -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-disaggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -x ir /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow > /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 0.16 sec.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'mm1_stage_0' (kernel.cpp:44:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read(float&)' into 'hls::stream<float, 0>::read()' (/tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'mm2_stage_0' (kernel.cpp:58:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'two_mm_stream_ikj_ikj' (kernel.cpp:157:24)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 512 has been inferred on port 'gmem0'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel.cpp:91:32)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 512 has been inferred on port 'gmem1'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel.cpp:104:32)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 512 has been inferred on port 'gmem2'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel.cpp:117:32)
INFO: [HLS 214-115] Multiple burst writes of length 256 and bit width 512 has been inferred on port 'gmem3'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel.cpp:130:34)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/../../../kernel.xml -> /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.64 seconds. CPU system time: 0.32 seconds. Elapsed time: 4.02 seconds; current allocated memory: 256.473 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 256.474 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top two_mm_stream_ikj_ikj -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/a.g.0.bc -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 258.020 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/a.g.1.bc -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/a.g.2.prechk.bc -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 257.690 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/a.g.1.bc to /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/a.o.1.bc -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_57_1' (/tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:0) in function 'mm2_stage_0.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_62_2' (kernel.cpp:62) in function 'mm2_stage_0.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_2' (kernel.cpp:43) in function 'mm1_stage_0.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_1' (kernel.cpp:26) in function 'mm1_stage_0.1' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'two_mm_stream_ikj_ikj' (kernel.cpp:140), detected/extracted 7 process function(s): 
	 'entry_proc'
	 'load_buf0.1'
	 'load_buf1.1'
	 'load_buf2.1'
	 'mm1_stage_0.1'
	 'mm2_stage_0.1'
	 'store_res3.1'.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/a.o.1.tmp.bc -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 278.997 MB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation2 -deadargelim -globaldce -mem2reg -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/a.o.2.bc -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_store_res3_store_res3_l_0' (kernel.cpp:130:43) in function 'store_res3.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_k_0_k1' (kernel.cpp:65:26) in function 'mm2_stage_0.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'l_S_i_0_i1' (kernel.cpp:56:11) in function 'mm2_stage_0.1' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_k_0_k' (kernel.cpp:29:25) in function 'mm1_stage_0.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'l_S_i_0_i' (kernel.cpp:25:11) in function 'mm1_stage_0.1' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_load_buf2_load_buf2_l_0' (kernel.cpp:117:41) in function 'load_buf2.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_load_buf1_load_buf1_l_0' (kernel.cpp:104:41) in function 'load_buf1.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_load_buf0_load_buf0_l_0' (kernel.cpp:91:41) in function 'load_buf0.1'.
INFO: [HLS 200-472] Inferring partial write operation for 'v19' (kernel.cpp:58:16)
INFO: [HLS 200-472] Inferring partial write operation for 'd_row' (kernel.cpp:63:18)
INFO: [HLS 200-472] Inferring partial write operation for 'd_row' (kernel.cpp:76:19)
INFO: [HLS 200-472] Inferring partial write operation for 'c_row' (kernel.cpp:27:17)
INFO: [HLS 200-472] Inferring partial write operation for 'v16' (kernel.cpp:82:19)
INFO: [HLS 200-472] Inferring partial write operation for 'c_row' (kernel.cpp:40:18)
INFO: [HLS 200-472] Inferring partial write operation for 'v44' (kernel.cpp:121:41)
INFO: [HLS 200-472] Inferring partial write operation for 'v39' (kernel.cpp:108:41)
INFO: [HLS 200-472] Inferring partial write operation for 'v34' (kernel.cpp:95:41)
Command         transform done; 0.16 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.16 seconds; current allocated memory: 445.884 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.35 sec.
Command     elaborate done; 28.12 sec.
Execute     ap_eval exec zip -j /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'two_mm_stream_ikj_ikj' ...
Execute       ap_set_top_model two_mm_stream_ikj_ikj 
WARNING: [SYN 201-103] Legalizing function name 'load_buf0.1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1' to 'load_buf0_1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1'.
WARNING: [SYN 201-103] Legalizing function name 'load_buf0.1' to 'load_buf0_1'.
WARNING: [SYN 201-103] Legalizing function name 'load_buf1.1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1' to 'load_buf1_1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1'.
WARNING: [SYN 201-103] Legalizing function name 'load_buf1.1' to 'load_buf1_1'.
WARNING: [SYN 201-103] Legalizing function name 'load_buf2.1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1' to 'load_buf2_1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1'.
WARNING: [SYN 201-103] Legalizing function name 'load_buf2.1' to 'load_buf2_1'.
WARNING: [SYN 201-103] Legalizing function name 'mm1_stage_0.1_Pipeline_VITIS_LOOP_26_1' to 'mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1'.
WARNING: [SYN 201-103] Legalizing function name 'mm1_stage_0.1_Pipeline_l_S_k_0_k_l_S_j_0_j' to 'mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j'.
WARNING: [SYN 201-103] Legalizing function name 'mm1_stage_0.1_Pipeline_VITIS_LOOP_43_2' to 'mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2'.
WARNING: [SYN 201-103] Legalizing function name 'mm1_stage_0.1' to 'mm1_stage_0_1'.
WARNING: [SYN 201-103] Legalizing function name 'mm2_stage_0.1_Pipeline_VITIS_LOOP_57_1' to 'mm2_stage_0_1_Pipeline_VITIS_LOOP_57_1'.
WARNING: [SYN 201-103] Legalizing function name 'mm2_stage_0.1_Pipeline_VITIS_LOOP_62_2' to 'mm2_stage_0_1_Pipeline_VITIS_LOOP_62_2'.
WARNING: [SYN 201-103] Legalizing function name 'mm2_stage_0.1_Pipeline_l_S_k_0_k1_l_S_j_0_j1' to 'mm2_stage_0_1_Pipeline_l_S_k_0_k1_l_S_j_0_j1'.
WARNING: [SYN 201-103] Legalizing function name 'mm2_stage_0.1_Pipeline_l_S_j_2_j2' to 'mm2_stage_0_1_Pipeline_l_S_j_2_j2'.
WARNING: [SYN 201-103] Legalizing function name 'mm2_stage_0.1' to 'mm2_stage_0_1'.
WARNING: [SYN 201-103] Legalizing function name 'store_res3.1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1' to 'store_res3_1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1'.
WARNING: [SYN 201-103] Legalizing function name 'store_res3.1' to 'store_res3_1'.
Execute       get_model_list two_mm_stream_ikj_ikj -filter all-wo-channel -topdown 
Execute       preproc_iomode -model two_mm_stream_ikj_ikj 
Execute       preproc_iomode -model store_res3.1 
Execute       preproc_iomode -model store_res3.1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1 
Execute       preproc_iomode -model mm2_stage_0.1 
Execute       preproc_iomode -model mm2_stage_0.1_Pipeline_l_S_j_2_j2 
Execute       preproc_iomode -model mm2_stage_0.1_Pipeline_l_S_k_0_k1_l_S_j_0_j1 
Execute       preproc_iomode -model mm2_stage_0.1_Pipeline_VITIS_LOOP_62_2 
Execute       preproc_iomode -model mm2_stage_0.1_Pipeline_VITIS_LOOP_57_1 
Execute       preproc_iomode -model mm1_stage_0.1 
Execute       preproc_iomode -model mm1_stage_0.1_Pipeline_VITIS_LOOP_43_2 
Execute       preproc_iomode -model mm1_stage_0.1_Pipeline_l_S_k_0_k_l_S_j_0_j 
Execute       preproc_iomode -model mm1_stage_0.1_Pipeline_VITIS_LOOP_26_1 
Execute       preproc_iomode -model load_buf2.1 
Execute       preproc_iomode -model load_buf2.1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1 
Execute       preproc_iomode -model load_buf1.1 
Execute       preproc_iomode -model load_buf1.1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1 
Execute       preproc_iomode -model load_buf0.1 
Execute       preproc_iomode -model load_buf0.1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1 
Execute       preproc_iomode -model entry_proc 
Execute       get_model_list two_mm_stream_ikj_ikj -filter all-wo-channel 
INFO-FLOW: Model list for configure: entry_proc load_buf0.1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1 load_buf0.1 load_buf1.1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1 load_buf1.1 load_buf2.1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1 load_buf2.1 mm1_stage_0.1_Pipeline_VITIS_LOOP_26_1 mm1_stage_0.1_Pipeline_l_S_k_0_k_l_S_j_0_j mm1_stage_0.1_Pipeline_VITIS_LOOP_43_2 mm1_stage_0.1 mm2_stage_0.1_Pipeline_VITIS_LOOP_57_1 mm2_stage_0.1_Pipeline_VITIS_LOOP_62_2 mm2_stage_0.1_Pipeline_l_S_k_0_k1_l_S_j_0_j1 mm2_stage_0.1_Pipeline_l_S_j_2_j2 mm2_stage_0.1 store_res3.1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1 store_res3.1 two_mm_stream_ikj_ikj
INFO-FLOW: Configuring Module : entry_proc ...
Execute       set_default_model entry_proc 
Execute       apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : load_buf0.1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1 ...
Execute       set_default_model load_buf0.1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1 
Execute       apply_spec_resource_limit load_buf0.1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1 
INFO-FLOW: Configuring Module : load_buf0.1 ...
Execute       set_default_model load_buf0.1 
Execute       apply_spec_resource_limit load_buf0.1 
INFO-FLOW: Configuring Module : load_buf1.1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1 ...
Execute       set_default_model load_buf1.1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1 
Execute       apply_spec_resource_limit load_buf1.1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1 
INFO-FLOW: Configuring Module : load_buf1.1 ...
Execute       set_default_model load_buf1.1 
Execute       apply_spec_resource_limit load_buf1.1 
INFO-FLOW: Configuring Module : load_buf2.1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1 ...
Execute       set_default_model load_buf2.1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1 
Execute       apply_spec_resource_limit load_buf2.1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1 
INFO-FLOW: Configuring Module : load_buf2.1 ...
Execute       set_default_model load_buf2.1 
Execute       apply_spec_resource_limit load_buf2.1 
INFO-FLOW: Configuring Module : mm1_stage_0.1_Pipeline_VITIS_LOOP_26_1 ...
Execute       set_default_model mm1_stage_0.1_Pipeline_VITIS_LOOP_26_1 
Execute       apply_spec_resource_limit mm1_stage_0.1_Pipeline_VITIS_LOOP_26_1 
INFO-FLOW: Configuring Module : mm1_stage_0.1_Pipeline_l_S_k_0_k_l_S_j_0_j ...
Execute       set_default_model mm1_stage_0.1_Pipeline_l_S_k_0_k_l_S_j_0_j 
Execute       apply_spec_resource_limit mm1_stage_0.1_Pipeline_l_S_k_0_k_l_S_j_0_j 
INFO-FLOW: Configuring Module : mm1_stage_0.1_Pipeline_VITIS_LOOP_43_2 ...
Execute       set_default_model mm1_stage_0.1_Pipeline_VITIS_LOOP_43_2 
Execute       apply_spec_resource_limit mm1_stage_0.1_Pipeline_VITIS_LOOP_43_2 
INFO-FLOW: Configuring Module : mm1_stage_0.1 ...
Execute       set_default_model mm1_stage_0.1 
Execute       apply_spec_resource_limit mm1_stage_0.1 
INFO-FLOW: Configuring Module : mm2_stage_0.1_Pipeline_VITIS_LOOP_57_1 ...
Execute       set_default_model mm2_stage_0.1_Pipeline_VITIS_LOOP_57_1 
Execute       apply_spec_resource_limit mm2_stage_0.1_Pipeline_VITIS_LOOP_57_1 
INFO-FLOW: Configuring Module : mm2_stage_0.1_Pipeline_VITIS_LOOP_62_2 ...
Execute       set_default_model mm2_stage_0.1_Pipeline_VITIS_LOOP_62_2 
Execute       apply_spec_resource_limit mm2_stage_0.1_Pipeline_VITIS_LOOP_62_2 
INFO-FLOW: Configuring Module : mm2_stage_0.1_Pipeline_l_S_k_0_k1_l_S_j_0_j1 ...
Execute       set_default_model mm2_stage_0.1_Pipeline_l_S_k_0_k1_l_S_j_0_j1 
Execute       apply_spec_resource_limit mm2_stage_0.1_Pipeline_l_S_k_0_k1_l_S_j_0_j1 
INFO-FLOW: Configuring Module : mm2_stage_0.1_Pipeline_l_S_j_2_j2 ...
Execute       set_default_model mm2_stage_0.1_Pipeline_l_S_j_2_j2 
Execute       apply_spec_resource_limit mm2_stage_0.1_Pipeline_l_S_j_2_j2 
INFO-FLOW: Configuring Module : mm2_stage_0.1 ...
Execute       set_default_model mm2_stage_0.1 
Execute       apply_spec_resource_limit mm2_stage_0.1 
INFO-FLOW: Configuring Module : store_res3.1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1 ...
Execute       set_default_model store_res3.1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1 
Execute       apply_spec_resource_limit store_res3.1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1 
INFO-FLOW: Configuring Module : store_res3.1 ...
Execute       set_default_model store_res3.1 
Execute       apply_spec_resource_limit store_res3.1 
INFO-FLOW: Configuring Module : two_mm_stream_ikj_ikj ...
Execute       set_default_model two_mm_stream_ikj_ikj 
Execute       apply_spec_resource_limit two_mm_stream_ikj_ikj 
INFO-FLOW: Model list for preprocess: entry_proc load_buf0.1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1 load_buf0.1 load_buf1.1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1 load_buf1.1 load_buf2.1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1 load_buf2.1 mm1_stage_0.1_Pipeline_VITIS_LOOP_26_1 mm1_stage_0.1_Pipeline_l_S_k_0_k_l_S_j_0_j mm1_stage_0.1_Pipeline_VITIS_LOOP_43_2 mm1_stage_0.1 mm2_stage_0.1_Pipeline_VITIS_LOOP_57_1 mm2_stage_0.1_Pipeline_VITIS_LOOP_62_2 mm2_stage_0.1_Pipeline_l_S_k_0_k1_l_S_j_0_j1 mm2_stage_0.1_Pipeline_l_S_j_2_j2 mm2_stage_0.1 store_res3.1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1 store_res3.1 two_mm_stream_ikj_ikj
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute       set_default_model entry_proc 
Execute       cdfg_preprocess -model entry_proc 
Execute       rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: load_buf0.1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1 ...
Execute       set_default_model load_buf0.1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1 
Execute       cdfg_preprocess -model load_buf0.1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1 
Execute       rtl_gen_preprocess load_buf0.1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1 
INFO-FLOW: Preprocessing Module: load_buf0.1 ...
Execute       set_default_model load_buf0.1 
Execute       cdfg_preprocess -model load_buf0.1 
Execute       rtl_gen_preprocess load_buf0.1 
INFO-FLOW: Preprocessing Module: load_buf1.1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1 ...
Execute       set_default_model load_buf1.1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1 
Execute       cdfg_preprocess -model load_buf1.1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1 
Execute       rtl_gen_preprocess load_buf1.1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1 
INFO-FLOW: Preprocessing Module: load_buf1.1 ...
Execute       set_default_model load_buf1.1 
Execute       cdfg_preprocess -model load_buf1.1 
Execute       rtl_gen_preprocess load_buf1.1 
INFO-FLOW: Preprocessing Module: load_buf2.1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1 ...
Execute       set_default_model load_buf2.1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1 
Execute       cdfg_preprocess -model load_buf2.1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1 
Execute       rtl_gen_preprocess load_buf2.1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1 
INFO-FLOW: Preprocessing Module: load_buf2.1 ...
Execute       set_default_model load_buf2.1 
Execute       cdfg_preprocess -model load_buf2.1 
Execute       rtl_gen_preprocess load_buf2.1 
INFO-FLOW: Preprocessing Module: mm1_stage_0.1_Pipeline_VITIS_LOOP_26_1 ...
Execute       set_default_model mm1_stage_0.1_Pipeline_VITIS_LOOP_26_1 
Execute       cdfg_preprocess -model mm1_stage_0.1_Pipeline_VITIS_LOOP_26_1 
Execute       rtl_gen_preprocess mm1_stage_0.1_Pipeline_VITIS_LOOP_26_1 
INFO-FLOW: Preprocessing Module: mm1_stage_0.1_Pipeline_l_S_k_0_k_l_S_j_0_j ...
Execute       set_default_model mm1_stage_0.1_Pipeline_l_S_k_0_k_l_S_j_0_j 
Execute       cdfg_preprocess -model mm1_stage_0.1_Pipeline_l_S_k_0_k_l_S_j_0_j 
Execute       rtl_gen_preprocess mm1_stage_0.1_Pipeline_l_S_k_0_k_l_S_j_0_j 
INFO-FLOW: Preprocessing Module: mm1_stage_0.1_Pipeline_VITIS_LOOP_43_2 ...
Execute       set_default_model mm1_stage_0.1_Pipeline_VITIS_LOOP_43_2 
Execute       cdfg_preprocess -model mm1_stage_0.1_Pipeline_VITIS_LOOP_43_2 
Execute       rtl_gen_preprocess mm1_stage_0.1_Pipeline_VITIS_LOOP_43_2 
INFO-FLOW: Preprocessing Module: mm1_stage_0.1 ...
Execute       set_default_model mm1_stage_0.1 
Execute       cdfg_preprocess -model mm1_stage_0.1 
Execute       rtl_gen_preprocess mm1_stage_0.1 
INFO-FLOW: Preprocessing Module: mm2_stage_0.1_Pipeline_VITIS_LOOP_57_1 ...
Execute       set_default_model mm2_stage_0.1_Pipeline_VITIS_LOOP_57_1 
Execute       cdfg_preprocess -model mm2_stage_0.1_Pipeline_VITIS_LOOP_57_1 
Execute       rtl_gen_preprocess mm2_stage_0.1_Pipeline_VITIS_LOOP_57_1 
INFO-FLOW: Preprocessing Module: mm2_stage_0.1_Pipeline_VITIS_LOOP_62_2 ...
Execute       set_default_model mm2_stage_0.1_Pipeline_VITIS_LOOP_62_2 
Execute       cdfg_preprocess -model mm2_stage_0.1_Pipeline_VITIS_LOOP_62_2 
Execute       rtl_gen_preprocess mm2_stage_0.1_Pipeline_VITIS_LOOP_62_2 
INFO-FLOW: Preprocessing Module: mm2_stage_0.1_Pipeline_l_S_k_0_k1_l_S_j_0_j1 ...
Execute       set_default_model mm2_stage_0.1_Pipeline_l_S_k_0_k1_l_S_j_0_j1 
Execute       cdfg_preprocess -model mm2_stage_0.1_Pipeline_l_S_k_0_k1_l_S_j_0_j1 
Execute       rtl_gen_preprocess mm2_stage_0.1_Pipeline_l_S_k_0_k1_l_S_j_0_j1 
INFO-FLOW: Preprocessing Module: mm2_stage_0.1_Pipeline_l_S_j_2_j2 ...
Execute       set_default_model mm2_stage_0.1_Pipeline_l_S_j_2_j2 
Execute       cdfg_preprocess -model mm2_stage_0.1_Pipeline_l_S_j_2_j2 
Execute       rtl_gen_preprocess mm2_stage_0.1_Pipeline_l_S_j_2_j2 
INFO-FLOW: Preprocessing Module: mm2_stage_0.1 ...
Execute       set_default_model mm2_stage_0.1 
Execute       cdfg_preprocess -model mm2_stage_0.1 
Execute       rtl_gen_preprocess mm2_stage_0.1 
INFO-FLOW: Preprocessing Module: store_res3.1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1 ...
Execute       set_default_model store_res3.1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1 
Execute       cdfg_preprocess -model store_res3.1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1 
Execute       rtl_gen_preprocess store_res3.1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1 
INFO-FLOW: Preprocessing Module: store_res3.1 ...
Execute       set_default_model store_res3.1 
Execute       cdfg_preprocess -model store_res3.1 
Execute       rtl_gen_preprocess store_res3.1 
INFO-FLOW: Preprocessing Module: two_mm_stream_ikj_ikj ...
Execute       set_default_model two_mm_stream_ikj_ikj 
Execute       cdfg_preprocess -model two_mm_stream_ikj_ikj 
Execute       rtl_gen_preprocess two_mm_stream_ikj_ikj 
INFO-FLOW: Model list for synthesis: entry_proc load_buf0.1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1 load_buf0.1 load_buf1.1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1 load_buf1.1 load_buf2.1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1 load_buf2.1 mm1_stage_0.1_Pipeline_VITIS_LOOP_26_1 mm1_stage_0.1_Pipeline_l_S_k_0_k_l_S_j_0_j mm1_stage_0.1_Pipeline_VITIS_LOOP_43_2 mm1_stage_0.1 mm2_stage_0.1_Pipeline_VITIS_LOOP_57_1 mm2_stage_0.1_Pipeline_VITIS_LOOP_62_2 mm2_stage_0.1_Pipeline_l_S_k_0_k1_l_S_j_0_j1 mm2_stage_0.1_Pipeline_l_S_j_2_j2 mm2_stage_0.1 store_res3.1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1 store_res3.1 two_mm_stream_ikj_ikj
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model entry_proc 
Execute       schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.09 seconds; current allocated memory: 446.213 MB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute       set_default_model entry_proc 
Execute       bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 446.263 MB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_buf0_1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_buf0.1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1 
Execute       schedule -model load_buf0.1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 446.457 MB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/load_buf0_1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/load_buf0_1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1.sched.adb -f 
INFO-FLOW: Finish scheduling load_buf0.1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1.
Execute       set_default_model load_buf0.1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1 
Execute       bind -model load_buf0.1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 446.677 MB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/load_buf0_1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/load_buf0_1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1.bind.adb -f 
INFO-FLOW: Finish binding load_buf0.1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_buf0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_buf0.1 
Execute       schedule -model load_buf0.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 446.859 MB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/load_buf0_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/load_buf0_1.sched.adb -f 
INFO-FLOW: Finish scheduling load_buf0.1.
Execute       set_default_model load_buf0.1 
Execute       bind -model load_buf0.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 447.079 MB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/load_buf0_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/load_buf0_1.bind.adb -f 
INFO-FLOW: Finish binding load_buf0.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_buf1_1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_buf1.1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1 
Execute       schedule -model load_buf1.1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 447.257 MB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/load_buf1_1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/load_buf1_1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1.sched.adb -f 
INFO-FLOW: Finish scheduling load_buf1.1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1.
Execute       set_default_model load_buf1.1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1 
Execute       bind -model load_buf1.1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 447.491 MB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/load_buf1_1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/load_buf1_1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1.bind.adb -f 
INFO-FLOW: Finish binding load_buf1.1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_buf1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_buf1.1 
Execute       schedule -model load_buf1.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 447.666 MB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/load_buf1_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.15 sec.
Execute       db_write -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/load_buf1_1.sched.adb -f 
INFO-FLOW: Finish scheduling load_buf1.1.
Execute       set_default_model load_buf1.1 
Execute       bind -model load_buf1.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 447.888 MB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/load_buf1_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/load_buf1_1.bind.adb -f 
INFO-FLOW: Finish binding load_buf1.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_buf2_1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_buf2.1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1 
Execute       schedule -model load_buf2.1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 448.070 MB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/load_buf2_1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/load_buf2_1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1.sched.adb -f 
INFO-FLOW: Finish scheduling load_buf2.1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1.
Execute       set_default_model load_buf2.1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1 
Execute       bind -model load_buf2.1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 448.289 MB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/load_buf2_1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/load_buf2_1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1.bind.adb -f 
INFO-FLOW: Finish binding load_buf2.1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_buf2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_buf2.1 
Execute       schedule -model load_buf2.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 448.463 MB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/load_buf2_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/load_buf2_1.sched.adb -f 
INFO-FLOW: Finish scheduling load_buf2.1.
Execute       set_default_model load_buf2.1 
Execute       bind -model load_buf2.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 448.684 MB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/load_buf2_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/load_buf2_1.bind.adb -f 
INFO-FLOW: Finish binding load_buf2.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mm1_stage_0.1_Pipeline_VITIS_LOOP_26_1 
Execute       schedule -model mm1_stage_0.1_Pipeline_VITIS_LOOP_26_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_26_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 448.771 MB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1.sched.adb -f 
INFO-FLOW: Finish scheduling mm1_stage_0.1_Pipeline_VITIS_LOOP_26_1.
Execute       set_default_model mm1_stage_0.1_Pipeline_VITIS_LOOP_26_1 
Execute       bind -model mm1_stage_0.1_Pipeline_VITIS_LOOP_26_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 448.842 MB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1.bind.adb -f 
INFO-FLOW: Finish binding mm1_stage_0.1_Pipeline_VITIS_LOOP_26_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mm1_stage_0.1_Pipeline_l_S_k_0_k_l_S_j_0_j 
Execute       schedule -model mm1_stage_0.1_Pipeline_l_S_k_0_k_l_S_j_0_j 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_S_k_0_k_l_S_j_0_j'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'l_S_k_0_k_l_S_j_0_j'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 449.049 MB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j.sched.adb -f 
INFO-FLOW: Finish scheduling mm1_stage_0.1_Pipeline_l_S_k_0_k_l_S_j_0_j.
Execute       set_default_model mm1_stage_0.1_Pipeline_l_S_k_0_k_l_S_j_0_j 
Execute       bind -model mm1_stage_0.1_Pipeline_l_S_k_0_k_l_S_j_0_j 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 449.244 MB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j.bind.adb -f 
INFO-FLOW: Finish binding mm1_stage_0.1_Pipeline_l_S_k_0_k_l_S_j_0_j.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mm1_stage_0.1_Pipeline_VITIS_LOOP_43_2 
Execute       schedule -model mm1_stage_0.1_Pipeline_VITIS_LOOP_43_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_43_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 449.333 MB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2.sched.adb -f 
INFO-FLOW: Finish scheduling mm1_stage_0.1_Pipeline_VITIS_LOOP_43_2.
Execute       set_default_model mm1_stage_0.1_Pipeline_VITIS_LOOP_43_2 
Execute       bind -model mm1_stage_0.1_Pipeline_VITIS_LOOP_43_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 449.437 MB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2.bind.adb -f 
INFO-FLOW: Finish binding mm1_stage_0.1_Pipeline_VITIS_LOOP_43_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mm1_stage_0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mm1_stage_0.1 
Execute       schedule -model mm1_stage_0.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 449.535 MB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm1_stage_0_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm1_stage_0_1.sched.adb -f 
INFO-FLOW: Finish scheduling mm1_stage_0.1.
Execute       set_default_model mm1_stage_0.1 
Execute       bind -model mm1_stage_0.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 449.638 MB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm1_stage_0_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm1_stage_0_1.bind.adb -f 
INFO-FLOW: Finish binding mm1_stage_0.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mm2_stage_0_1_Pipeline_VITIS_LOOP_57_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mm2_stage_0.1_Pipeline_VITIS_LOOP_57_1 
Execute       schedule -model mm2_stage_0.1_Pipeline_VITIS_LOOP_57_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_57_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 449.720 MB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm2_stage_0_1_Pipeline_VITIS_LOOP_57_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm2_stage_0_1_Pipeline_VITIS_LOOP_57_1.sched.adb -f 
INFO-FLOW: Finish scheduling mm2_stage_0.1_Pipeline_VITIS_LOOP_57_1.
Execute       set_default_model mm2_stage_0.1_Pipeline_VITIS_LOOP_57_1 
Execute       bind -model mm2_stage_0.1_Pipeline_VITIS_LOOP_57_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 449.810 MB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm2_stage_0_1_Pipeline_VITIS_LOOP_57_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm2_stage_0_1_Pipeline_VITIS_LOOP_57_1.bind.adb -f 
INFO-FLOW: Finish binding mm2_stage_0.1_Pipeline_VITIS_LOOP_57_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mm2_stage_0_1_Pipeline_VITIS_LOOP_62_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mm2_stage_0.1_Pipeline_VITIS_LOOP_62_2 
Execute       schedule -model mm2_stage_0.1_Pipeline_VITIS_LOOP_62_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_62_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_62_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 449.889 MB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm2_stage_0_1_Pipeline_VITIS_LOOP_62_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm2_stage_0_1_Pipeline_VITIS_LOOP_62_2.sched.adb -f 
INFO-FLOW: Finish scheduling mm2_stage_0.1_Pipeline_VITIS_LOOP_62_2.
Execute       set_default_model mm2_stage_0.1_Pipeline_VITIS_LOOP_62_2 
Execute       bind -model mm2_stage_0.1_Pipeline_VITIS_LOOP_62_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 449.961 MB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm2_stage_0_1_Pipeline_VITIS_LOOP_62_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm2_stage_0_1_Pipeline_VITIS_LOOP_62_2.bind.adb -f 
INFO-FLOW: Finish binding mm2_stage_0.1_Pipeline_VITIS_LOOP_62_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mm2_stage_0_1_Pipeline_l_S_k_0_k1_l_S_j_0_j1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mm2_stage_0.1_Pipeline_l_S_k_0_k1_l_S_j_0_j1 
Execute       schedule -model mm2_stage_0.1_Pipeline_l_S_k_0_k1_l_S_j_0_j1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_S_k_0_k1_l_S_j_0_j1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'l_S_k_0_k1_l_S_j_0_j1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 450.133 MB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm2_stage_0_1_Pipeline_l_S_k_0_k1_l_S_j_0_j1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm2_stage_0_1_Pipeline_l_S_k_0_k1_l_S_j_0_j1.sched.adb -f 
INFO-FLOW: Finish scheduling mm2_stage_0.1_Pipeline_l_S_k_0_k1_l_S_j_0_j1.
Execute       set_default_model mm2_stage_0.1_Pipeline_l_S_k_0_k1_l_S_j_0_j1 
Execute       bind -model mm2_stage_0.1_Pipeline_l_S_k_0_k1_l_S_j_0_j1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 450.333 MB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm2_stage_0_1_Pipeline_l_S_k_0_k1_l_S_j_0_j1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm2_stage_0_1_Pipeline_l_S_k_0_k1_l_S_j_0_j1.bind.adb -f 
INFO-FLOW: Finish binding mm2_stage_0.1_Pipeline_l_S_k_0_k1_l_S_j_0_j1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mm2_stage_0_1_Pipeline_l_S_j_2_j2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mm2_stage_0.1_Pipeline_l_S_j_2_j2 
Execute       schedule -model mm2_stage_0.1_Pipeline_l_S_j_2_j2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_S_j_2_j2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'l_S_j_2_j2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 450.428 MB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm2_stage_0_1_Pipeline_l_S_j_2_j2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm2_stage_0_1_Pipeline_l_S_j_2_j2.sched.adb -f 
INFO-FLOW: Finish scheduling mm2_stage_0.1_Pipeline_l_S_j_2_j2.
Execute       set_default_model mm2_stage_0.1_Pipeline_l_S_j_2_j2 
Execute       bind -model mm2_stage_0.1_Pipeline_l_S_j_2_j2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 450.525 MB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm2_stage_0_1_Pipeline_l_S_j_2_j2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm2_stage_0_1_Pipeline_l_S_j_2_j2.bind.adb -f 
INFO-FLOW: Finish binding mm2_stage_0.1_Pipeline_l_S_j_2_j2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mm2_stage_0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mm2_stage_0.1 
Execute       schedule -model mm2_stage_0.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 450.626 MB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm2_stage_0_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm2_stage_0_1.sched.adb -f 
INFO-FLOW: Finish scheduling mm2_stage_0.1.
Execute       set_default_model mm2_stage_0.1 
Execute       bind -model mm2_stage_0.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 450.736 MB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm2_stage_0_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm2_stage_0_1.bind.adb -f 
INFO-FLOW: Finish binding mm2_stage_0.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_res3_1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model store_res3.1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1 
Execute       schedule -model store_res3.1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_S_store_res3_store_res3_l_0_l_store_res3_l_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'l_S_store_res3_store_res3_l_0_l_store_res3_l_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 450.915 MB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/store_res3_1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/store_res3_1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1.sched.adb -f 
INFO-FLOW: Finish scheduling store_res3.1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1.
Execute       set_default_model store_res3.1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1 
Execute       bind -model store_res3.1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 451.142 MB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/store_res3_1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/store_res3_1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1.bind.adb -f 
INFO-FLOW: Finish binding store_res3.1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_res3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model store_res3.1 
Execute       schedule -model store_res3.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 451.318 MB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/store_res3_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/store_res3_1.sched.adb -f 
INFO-FLOW: Finish scheduling store_res3.1.
Execute       set_default_model store_res3.1 
Execute       bind -model store_res3.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 451.517 MB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/store_res3_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/store_res3_1.bind.adb -f 
INFO-FLOW: Finish binding store_res3.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'two_mm_stream_ikj_ikj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model two_mm_stream_ikj_ikj 
Execute       schedule -model two_mm_stream_ikj_ikj 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO v56_c_channel (from entry_proc_U0 to store_res3_1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO buf2 (from load_buf2_1_U0 to mm2_stage_0_1_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 451.657 MB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.sched.adb -f 
INFO-FLOW: Finish scheduling two_mm_stream_ikj_ikj.
Execute       set_default_model two_mm_stream_ikj_ikj 
Execute       bind -model two_mm_stream_ikj_ikj 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 451.930 MB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.18 sec.
Execute       db_write -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.bind.adb -f 
INFO-FLOW: Finish binding two_mm_stream_ikj_ikj.
Execute       get_model_list two_mm_stream_ikj_ikj -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess entry_proc 
Execute       rtl_gen_preprocess load_buf0.1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1 
Execute       rtl_gen_preprocess load_buf0.1 
Execute       rtl_gen_preprocess load_buf1.1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1 
Execute       rtl_gen_preprocess load_buf1.1 
Execute       rtl_gen_preprocess load_buf2.1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1 
Execute       rtl_gen_preprocess load_buf2.1 
Execute       rtl_gen_preprocess mm1_stage_0.1_Pipeline_VITIS_LOOP_26_1 
Execute       rtl_gen_preprocess mm1_stage_0.1_Pipeline_l_S_k_0_k_l_S_j_0_j 
Execute       rtl_gen_preprocess mm1_stage_0.1_Pipeline_VITIS_LOOP_43_2 
Execute       rtl_gen_preprocess mm1_stage_0.1 
Execute       rtl_gen_preprocess mm2_stage_0.1_Pipeline_VITIS_LOOP_57_1 
Execute       rtl_gen_preprocess mm2_stage_0.1_Pipeline_VITIS_LOOP_62_2 
Execute       rtl_gen_preprocess mm2_stage_0.1_Pipeline_l_S_k_0_k1_l_S_j_0_j1 
Execute       rtl_gen_preprocess mm2_stage_0.1_Pipeline_l_S_j_2_j2 
Execute       rtl_gen_preprocess mm2_stage_0.1 
Execute       rtl_gen_preprocess store_res3.1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1 
Execute       rtl_gen_preprocess store_res3.1 
Execute       rtl_gen_preprocess two_mm_stream_ikj_ikj 
INFO-FLOW: Model list for RTL generation: entry_proc load_buf0.1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1 load_buf0.1 load_buf1.1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1 load_buf1.1 load_buf2.1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1 load_buf2.1 mm1_stage_0.1_Pipeline_VITIS_LOOP_26_1 mm1_stage_0.1_Pipeline_l_S_k_0_k_l_S_j_0_j mm1_stage_0.1_Pipeline_VITIS_LOOP_43_2 mm1_stage_0.1 mm2_stage_0.1_Pipeline_VITIS_LOOP_57_1 mm2_stage_0.1_Pipeline_VITIS_LOOP_62_2 mm2_stage_0.1_Pipeline_l_S_k_0_k1_l_S_j_0_j1 mm2_stage_0.1_Pipeline_l_S_j_2_j2 mm2_stage_0.1 store_res3.1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1 store_res3.1 two_mm_stream_ikj_ikj
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model entry_proc -top_prefix two_mm_stream_ikj_ikj_ -sub_prefix two_mm_stream_ikj_ikj_ -mg_file /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 452.099 MB.
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.rtl_wrap.cfg.tcl 
Execute       gen_rtl entry_proc -style xilinx -f -lang vhdl -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/vhdl/two_mm_stream_ikj_ikj_entry_proc 
Execute       gen_rtl entry_proc -style xilinx -f -lang vlog -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/verilog/two_mm_stream_ikj_ikj_entry_proc 
Execute       syn_report -csynth -model entry_proc -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/report/entry_proc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model entry_proc -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/report/entry_proc_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model entry_proc -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/entry_proc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model entry_proc -f -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/entry_proc.adb 
Execute       db_write -model entry_proc -bindview -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info entry_proc -p /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_buf0_1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model load_buf0.1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1 -top_prefix two_mm_stream_ikj_ikj_ -sub_prefix two_mm_stream_ikj_ikj_ -mg_file /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/load_buf0_1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_buf0_1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1' pipeline 'l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_buf0_1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_buf0_1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_buf0_1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_buf0_1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_buf0_1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_buf0_1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_buf0_1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_buf0_1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_buf0_1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_buf0_1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_buf0_1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_buf0_1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_buf0_1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 452.755 MB.
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_buf0.1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1 -style xilinx -f -lang vhdl -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/vhdl/two_mm_stream_ikj_ikj_load_buf0_1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1 
Execute       gen_rtl load_buf0.1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1 -style xilinx -f -lang vlog -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/verilog/two_mm_stream_ikj_ikj_load_buf0_1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1 
Execute       syn_report -csynth -model load_buf0.1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1 -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/report/load_buf0_1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model load_buf0.1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1 -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/report/load_buf0_1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model load_buf0.1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1 -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/load_buf0_1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model load_buf0.1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1 -f -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/load_buf0_1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1.adb 
Execute       db_write -model load_buf0.1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1 -bindview -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info load_buf0.1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1 -p /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/load_buf0_1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_buf0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model load_buf0.1 -top_prefix two_mm_stream_ikj_ikj_ -sub_prefix two_mm_stream_ikj_ikj_ -mg_file /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/load_buf0_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_buf0_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 454.825 MB.
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_buf0.1 -style xilinx -f -lang vhdl -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/vhdl/two_mm_stream_ikj_ikj_load_buf0_1 
Execute       gen_rtl load_buf0.1 -style xilinx -f -lang vlog -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/verilog/two_mm_stream_ikj_ikj_load_buf0_1 
Execute       syn_report -csynth -model load_buf0.1 -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/report/load_buf0_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model load_buf0.1 -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/report/load_buf0_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model load_buf0.1 -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/load_buf0_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model load_buf0.1 -f -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/load_buf0_1.adb 
Execute       db_write -model load_buf0.1 -bindview -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info load_buf0.1 -p /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/load_buf0_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_buf1_1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model load_buf1.1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1 -top_prefix two_mm_stream_ikj_ikj_ -sub_prefix two_mm_stream_ikj_ikj_ -mg_file /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/load_buf1_1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_buf1_1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1' pipeline 'l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_buf1_1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_buf1_1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_buf1_1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_buf1_1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_buf1_1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_buf1_1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_buf1_1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_buf1_1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_buf1_1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_buf1_1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_buf1_1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_buf1_1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1/m_axi_gmem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_buf1_1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 455.861 MB.
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_buf1.1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1 -style xilinx -f -lang vhdl -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/vhdl/two_mm_stream_ikj_ikj_load_buf1_1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1 
Execute       gen_rtl load_buf1.1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1 -style xilinx -f -lang vlog -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/verilog/two_mm_stream_ikj_ikj_load_buf1_1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1 
Execute       syn_report -csynth -model load_buf1.1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1 -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/report/load_buf1_1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model load_buf1.1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1 -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/report/load_buf1_1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model load_buf1.1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1 -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/load_buf1_1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model load_buf1.1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1 -f -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/load_buf1_1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1.adb 
Execute       db_write -model load_buf1.1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1 -bindview -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info load_buf1.1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1 -p /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/load_buf1_1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_buf1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model load_buf1.1 -top_prefix two_mm_stream_ikj_ikj_ -sub_prefix two_mm_stream_ikj_ikj_ -mg_file /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/load_buf1_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_buf1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 457.942 MB.
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_buf1.1 -style xilinx -f -lang vhdl -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/vhdl/two_mm_stream_ikj_ikj_load_buf1_1 
Execute       gen_rtl load_buf1.1 -style xilinx -f -lang vlog -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/verilog/two_mm_stream_ikj_ikj_load_buf1_1 
Execute       syn_report -csynth -model load_buf1.1 -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/report/load_buf1_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model load_buf1.1 -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/report/load_buf1_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model load_buf1.1 -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/load_buf1_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model load_buf1.1 -f -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/load_buf1_1.adb 
Execute       db_write -model load_buf1.1 -bindview -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info load_buf1.1 -p /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/load_buf1_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_buf2_1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model load_buf2.1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1 -top_prefix two_mm_stream_ikj_ikj_ -sub_prefix two_mm_stream_ikj_ikj_ -mg_file /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/load_buf2_1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_buf2_1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1' pipeline 'l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_buf2_1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1/m_axi_gmem2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_buf2_1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1/m_axi_gmem2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_buf2_1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1/m_axi_gmem2_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_buf2_1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1/m_axi_gmem2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_buf2_1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1/m_axi_gmem2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_buf2_1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1/m_axi_gmem2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_buf2_1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1/m_axi_gmem2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_buf2_1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1/m_axi_gmem2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_buf2_1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1/m_axi_gmem2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_buf2_1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1/m_axi_gmem2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_buf2_1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1/m_axi_gmem2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_buf2_1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1/m_axi_gmem2_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_buf2_1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 458.978 MB.
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_buf2.1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1 -style xilinx -f -lang vhdl -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/vhdl/two_mm_stream_ikj_ikj_load_buf2_1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1 
Execute       gen_rtl load_buf2.1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1 -style xilinx -f -lang vlog -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/verilog/two_mm_stream_ikj_ikj_load_buf2_1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1 
Execute       syn_report -csynth -model load_buf2.1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1 -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/report/load_buf2_1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model load_buf2.1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1 -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/report/load_buf2_1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model load_buf2.1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1 -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/load_buf2_1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model load_buf2.1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1 -f -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/load_buf2_1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1.adb 
Execute       db_write -model load_buf2.1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1 -bindview -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info load_buf2.1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1 -p /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/load_buf2_1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_buf2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model load_buf2.1 -top_prefix two_mm_stream_ikj_ikj_ -sub_prefix two_mm_stream_ikj_ikj_ -mg_file /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/load_buf2_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_buf2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 461.048 MB.
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_buf2.1 -style xilinx -f -lang vhdl -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/vhdl/two_mm_stream_ikj_ikj_load_buf2_1 
Execute       gen_rtl load_buf2.1 -style xilinx -f -lang vlog -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/verilog/two_mm_stream_ikj_ikj_load_buf2_1 
Execute       syn_report -csynth -model load_buf2.1 -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/report/load_buf2_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model load_buf2.1 -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/report/load_buf2_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model load_buf2.1 -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/load_buf2_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model load_buf2.1 -f -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/load_buf2_1.adb 
Execute       db_write -model load_buf2.1 -bindview -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info load_buf2.1 -p /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/load_buf2_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mm1_stage_0.1_Pipeline_VITIS_LOOP_26_1 -top_prefix two_mm_stream_ikj_ikj_ -sub_prefix two_mm_stream_ikj_ikj_ -mg_file /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 461.741 MB.
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.rtl_wrap.cfg.tcl 
Execute       gen_rtl mm1_stage_0.1_Pipeline_VITIS_LOOP_26_1 -style xilinx -f -lang vhdl -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/vhdl/two_mm_stream_ikj_ikj_mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1 
Execute       gen_rtl mm1_stage_0.1_Pipeline_VITIS_LOOP_26_1 -style xilinx -f -lang vlog -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/verilog/two_mm_stream_ikj_ikj_mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1 
Execute       syn_report -csynth -model mm1_stage_0.1_Pipeline_VITIS_LOOP_26_1 -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/report/mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model mm1_stage_0.1_Pipeline_VITIS_LOOP_26_1 -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/report/mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model mm1_stage_0.1_Pipeline_VITIS_LOOP_26_1 -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model mm1_stage_0.1_Pipeline_VITIS_LOOP_26_1 -f -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1.adb 
Execute       db_write -model mm1_stage_0.1_Pipeline_VITIS_LOOP_26_1 -bindview -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mm1_stage_0.1_Pipeline_VITIS_LOOP_26_1 -p /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mm1_stage_0.1_Pipeline_l_S_k_0_k_l_S_j_0_j -top_prefix two_mm_stream_ikj_ikj_ -sub_prefix two_mm_stream_ikj_ikj_ -mg_file /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j' pipeline 'l_S_k_0_k_l_S_j_0_j' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 462.535 MB.
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.rtl_wrap.cfg.tcl 
Execute       gen_rtl mm1_stage_0.1_Pipeline_l_S_k_0_k_l_S_j_0_j -style xilinx -f -lang vhdl -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/vhdl/two_mm_stream_ikj_ikj_mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j 
Execute       gen_rtl mm1_stage_0.1_Pipeline_l_S_k_0_k_l_S_j_0_j -style xilinx -f -lang vlog -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/verilog/two_mm_stream_ikj_ikj_mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j 
Execute       syn_report -csynth -model mm1_stage_0.1_Pipeline_l_S_k_0_k_l_S_j_0_j -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/report/mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model mm1_stage_0.1_Pipeline_l_S_k_0_k_l_S_j_0_j -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/report/mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model mm1_stage_0.1_Pipeline_l_S_k_0_k_l_S_j_0_j -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model mm1_stage_0.1_Pipeline_l_S_k_0_k_l_S_j_0_j -f -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j.adb 
Execute       db_write -model mm1_stage_0.1_Pipeline_l_S_k_0_k_l_S_j_0_j -bindview -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mm1_stage_0.1_Pipeline_l_S_k_0_k_l_S_j_0_j -p /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mm1_stage_0.1_Pipeline_VITIS_LOOP_43_2 -top_prefix two_mm_stream_ikj_ikj_ -sub_prefix two_mm_stream_ikj_ikj_ -mg_file /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2' pipeline 'VITIS_LOOP_43_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 463.600 MB.
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.rtl_wrap.cfg.tcl 
Execute       gen_rtl mm1_stage_0.1_Pipeline_VITIS_LOOP_43_2 -style xilinx -f -lang vhdl -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/vhdl/two_mm_stream_ikj_ikj_mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2 
Execute       gen_rtl mm1_stage_0.1_Pipeline_VITIS_LOOP_43_2 -style xilinx -f -lang vlog -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/verilog/two_mm_stream_ikj_ikj_mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2 
Execute       syn_report -csynth -model mm1_stage_0.1_Pipeline_VITIS_LOOP_43_2 -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/report/mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model mm1_stage_0.1_Pipeline_VITIS_LOOP_43_2 -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/report/mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model mm1_stage_0.1_Pipeline_VITIS_LOOP_43_2 -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model mm1_stage_0.1_Pipeline_VITIS_LOOP_43_2 -f -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2.adb 
Execute       db_write -model mm1_stage_0.1_Pipeline_VITIS_LOOP_43_2 -bindview -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mm1_stage_0.1_Pipeline_VITIS_LOOP_43_2 -p /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mm1_stage_0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mm1_stage_0.1 -top_prefix two_mm_stream_ikj_ikj_ -sub_prefix two_mm_stream_ikj_ikj_ -mg_file /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm1_stage_0_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'mm1_stage_0_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 464.414 MB.
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.rtl_wrap.cfg.tcl 
Execute       gen_rtl mm1_stage_0.1 -style xilinx -f -lang vhdl -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/vhdl/two_mm_stream_ikj_ikj_mm1_stage_0_1 
Execute       gen_rtl mm1_stage_0.1 -style xilinx -f -lang vlog -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/verilog/two_mm_stream_ikj_ikj_mm1_stage_0_1 
Execute       syn_report -csynth -model mm1_stage_0.1 -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/report/mm1_stage_0_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model mm1_stage_0.1 -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/report/mm1_stage_0_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model mm1_stage_0.1 -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm1_stage_0_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model mm1_stage_0.1 -f -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm1_stage_0_1.adb 
Execute       db_write -model mm1_stage_0.1 -bindview -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mm1_stage_0.1 -p /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm1_stage_0_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mm2_stage_0_1_Pipeline_VITIS_LOOP_57_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mm2_stage_0.1_Pipeline_VITIS_LOOP_57_1 -top_prefix two_mm_stream_ikj_ikj_ -sub_prefix two_mm_stream_ikj_ikj_ -mg_file /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm2_stage_0_1_Pipeline_VITIS_LOOP_57_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mm2_stage_0_1_Pipeline_VITIS_LOOP_57_1' pipeline 'VITIS_LOOP_57_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'mm2_stage_0_1_Pipeline_VITIS_LOOP_57_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 465.094 MB.
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.rtl_wrap.cfg.tcl 
Execute       gen_rtl mm2_stage_0.1_Pipeline_VITIS_LOOP_57_1 -style xilinx -f -lang vhdl -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/vhdl/two_mm_stream_ikj_ikj_mm2_stage_0_1_Pipeline_VITIS_LOOP_57_1 
Execute       gen_rtl mm2_stage_0.1_Pipeline_VITIS_LOOP_57_1 -style xilinx -f -lang vlog -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/verilog/two_mm_stream_ikj_ikj_mm2_stage_0_1_Pipeline_VITIS_LOOP_57_1 
Execute       syn_report -csynth -model mm2_stage_0.1_Pipeline_VITIS_LOOP_57_1 -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/report/mm2_stage_0_1_Pipeline_VITIS_LOOP_57_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model mm2_stage_0.1_Pipeline_VITIS_LOOP_57_1 -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/report/mm2_stage_0_1_Pipeline_VITIS_LOOP_57_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model mm2_stage_0.1_Pipeline_VITIS_LOOP_57_1 -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm2_stage_0_1_Pipeline_VITIS_LOOP_57_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model mm2_stage_0.1_Pipeline_VITIS_LOOP_57_1 -f -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm2_stage_0_1_Pipeline_VITIS_LOOP_57_1.adb 
Execute       db_write -model mm2_stage_0.1_Pipeline_VITIS_LOOP_57_1 -bindview -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mm2_stage_0.1_Pipeline_VITIS_LOOP_57_1 -p /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm2_stage_0_1_Pipeline_VITIS_LOOP_57_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mm2_stage_0_1_Pipeline_VITIS_LOOP_62_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mm2_stage_0.1_Pipeline_VITIS_LOOP_62_2 -top_prefix two_mm_stream_ikj_ikj_ -sub_prefix two_mm_stream_ikj_ikj_ -mg_file /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm2_stage_0_1_Pipeline_VITIS_LOOP_62_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'mm2_stage_0_1_Pipeline_VITIS_LOOP_62_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 465.643 MB.
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.rtl_wrap.cfg.tcl 
Execute       gen_rtl mm2_stage_0.1_Pipeline_VITIS_LOOP_62_2 -style xilinx -f -lang vhdl -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/vhdl/two_mm_stream_ikj_ikj_mm2_stage_0_1_Pipeline_VITIS_LOOP_62_2 
Execute       gen_rtl mm2_stage_0.1_Pipeline_VITIS_LOOP_62_2 -style xilinx -f -lang vlog -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/verilog/two_mm_stream_ikj_ikj_mm2_stage_0_1_Pipeline_VITIS_LOOP_62_2 
Execute       syn_report -csynth -model mm2_stage_0.1_Pipeline_VITIS_LOOP_62_2 -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/report/mm2_stage_0_1_Pipeline_VITIS_LOOP_62_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model mm2_stage_0.1_Pipeline_VITIS_LOOP_62_2 -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/report/mm2_stage_0_1_Pipeline_VITIS_LOOP_62_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model mm2_stage_0.1_Pipeline_VITIS_LOOP_62_2 -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm2_stage_0_1_Pipeline_VITIS_LOOP_62_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model mm2_stage_0.1_Pipeline_VITIS_LOOP_62_2 -f -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm2_stage_0_1_Pipeline_VITIS_LOOP_62_2.adb 
Execute       db_write -model mm2_stage_0.1_Pipeline_VITIS_LOOP_62_2 -bindview -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mm2_stage_0.1_Pipeline_VITIS_LOOP_62_2 -p /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm2_stage_0_1_Pipeline_VITIS_LOOP_62_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mm2_stage_0_1_Pipeline_l_S_k_0_k1_l_S_j_0_j1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mm2_stage_0.1_Pipeline_l_S_k_0_k1_l_S_j_0_j1 -top_prefix two_mm_stream_ikj_ikj_ -sub_prefix two_mm_stream_ikj_ikj_ -mg_file /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm2_stage_0_1_Pipeline_l_S_k_0_k1_l_S_j_0_j1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mm2_stage_0_1_Pipeline_l_S_k_0_k1_l_S_j_0_j1' pipeline 'l_S_k_0_k1_l_S_j_0_j1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mm2_stage_0_1_Pipeline_l_S_k_0_k1_l_S_j_0_j1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 466.441 MB.
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.rtl_wrap.cfg.tcl 
Execute       gen_rtl mm2_stage_0.1_Pipeline_l_S_k_0_k1_l_S_j_0_j1 -style xilinx -f -lang vhdl -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/vhdl/two_mm_stream_ikj_ikj_mm2_stage_0_1_Pipeline_l_S_k_0_k1_l_S_j_0_j1 
Execute       gen_rtl mm2_stage_0.1_Pipeline_l_S_k_0_k1_l_S_j_0_j1 -style xilinx -f -lang vlog -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/verilog/two_mm_stream_ikj_ikj_mm2_stage_0_1_Pipeline_l_S_k_0_k1_l_S_j_0_j1 
Execute       syn_report -csynth -model mm2_stage_0.1_Pipeline_l_S_k_0_k1_l_S_j_0_j1 -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/report/mm2_stage_0_1_Pipeline_l_S_k_0_k1_l_S_j_0_j1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model mm2_stage_0.1_Pipeline_l_S_k_0_k1_l_S_j_0_j1 -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/report/mm2_stage_0_1_Pipeline_l_S_k_0_k1_l_S_j_0_j1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model mm2_stage_0.1_Pipeline_l_S_k_0_k1_l_S_j_0_j1 -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm2_stage_0_1_Pipeline_l_S_k_0_k1_l_S_j_0_j1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model mm2_stage_0.1_Pipeline_l_S_k_0_k1_l_S_j_0_j1 -f -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm2_stage_0_1_Pipeline_l_S_k_0_k1_l_S_j_0_j1.adb 
Execute       db_write -model mm2_stage_0.1_Pipeline_l_S_k_0_k1_l_S_j_0_j1 -bindview -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mm2_stage_0.1_Pipeline_l_S_k_0_k1_l_S_j_0_j1 -p /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm2_stage_0_1_Pipeline_l_S_k_0_k1_l_S_j_0_j1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mm2_stage_0_1_Pipeline_l_S_j_2_j2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mm2_stage_0.1_Pipeline_l_S_j_2_j2 -top_prefix two_mm_stream_ikj_ikj_ -sub_prefix two_mm_stream_ikj_ikj_ -mg_file /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm2_stage_0_1_Pipeline_l_S_j_2_j2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mm2_stage_0_1_Pipeline_l_S_j_2_j2' pipeline 'l_S_j_2_j2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'mm2_stage_0_1_Pipeline_l_S_j_2_j2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 467.468 MB.
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.rtl_wrap.cfg.tcl 
Execute       gen_rtl mm2_stage_0.1_Pipeline_l_S_j_2_j2 -style xilinx -f -lang vhdl -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/vhdl/two_mm_stream_ikj_ikj_mm2_stage_0_1_Pipeline_l_S_j_2_j2 
Execute       gen_rtl mm2_stage_0.1_Pipeline_l_S_j_2_j2 -style xilinx -f -lang vlog -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/verilog/two_mm_stream_ikj_ikj_mm2_stage_0_1_Pipeline_l_S_j_2_j2 
Execute       syn_report -csynth -model mm2_stage_0.1_Pipeline_l_S_j_2_j2 -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/report/mm2_stage_0_1_Pipeline_l_S_j_2_j2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model mm2_stage_0.1_Pipeline_l_S_j_2_j2 -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/report/mm2_stage_0_1_Pipeline_l_S_j_2_j2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model mm2_stage_0.1_Pipeline_l_S_j_2_j2 -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm2_stage_0_1_Pipeline_l_S_j_2_j2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model mm2_stage_0.1_Pipeline_l_S_j_2_j2 -f -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm2_stage_0_1_Pipeline_l_S_j_2_j2.adb 
Execute       db_write -model mm2_stage_0.1_Pipeline_l_S_j_2_j2 -bindview -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mm2_stage_0.1_Pipeline_l_S_j_2_j2 -p /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm2_stage_0_1_Pipeline_l_S_j_2_j2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mm2_stage_0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mm2_stage_0.1 -top_prefix two_mm_stream_ikj_ikj_ -sub_prefix two_mm_stream_ikj_ikj_ -mg_file /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm2_stage_0_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'mm2_stage_0_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 468.400 MB.
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.rtl_wrap.cfg.tcl 
Execute       gen_rtl mm2_stage_0.1 -style xilinx -f -lang vhdl -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/vhdl/two_mm_stream_ikj_ikj_mm2_stage_0_1 
Execute       gen_rtl mm2_stage_0.1 -style xilinx -f -lang vlog -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/verilog/two_mm_stream_ikj_ikj_mm2_stage_0_1 
Execute       syn_report -csynth -model mm2_stage_0.1 -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/report/mm2_stage_0_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model mm2_stage_0.1 -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/report/mm2_stage_0_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model mm2_stage_0.1 -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm2_stage_0_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model mm2_stage_0.1 -f -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm2_stage_0_1.adb 
Execute       db_write -model mm2_stage_0.1 -bindview -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mm2_stage_0.1 -p /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm2_stage_0_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_res3_1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model store_res3.1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1 -top_prefix two_mm_stream_ikj_ikj_ -sub_prefix two_mm_stream_ikj_ikj_ -mg_file /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/store_res3_1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_res3_1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1' pipeline 'l_S_store_res3_store_res3_l_0_l_store_res3_l_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_res3_1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1/m_axi_gmem3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_res3_1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1/m_axi_gmem3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_res3_1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1/m_axi_gmem3_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_res3_1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1/m_axi_gmem3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_res3_1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1/m_axi_gmem3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_res3_1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1/m_axi_gmem3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_res3_1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1/m_axi_gmem3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_res3_1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1/m_axi_gmem3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_res3_1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1/m_axi_gmem3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_res3_1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1/m_axi_gmem3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_res3_1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1/m_axi_gmem3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_res3_1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1/m_axi_gmem3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_res3_1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1/m_axi_gmem3_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_res3_1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 469.437 MB.
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.rtl_wrap.cfg.tcl 
Execute       gen_rtl store_res3.1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1 -style xilinx -f -lang vhdl -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/vhdl/two_mm_stream_ikj_ikj_store_res3_1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1 
Execute       gen_rtl store_res3.1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1 -style xilinx -f -lang vlog -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/verilog/two_mm_stream_ikj_ikj_store_res3_1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1 
Execute       syn_report -csynth -model store_res3.1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1 -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/report/store_res3_1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model store_res3.1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1 -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/report/store_res3_1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model store_res3.1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1 -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/store_res3_1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model store_res3.1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1 -f -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/store_res3_1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1.adb 
Execute       db_write -model store_res3.1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1 -bindview -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info store_res3.1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1 -p /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/store_res3_1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_res3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model store_res3.1 -top_prefix two_mm_stream_ikj_ikj_ -sub_prefix two_mm_stream_ikj_ikj_ -mg_file /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/store_res3_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_res3_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 471.529 MB.
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.rtl_wrap.cfg.tcl 
Execute       gen_rtl store_res3.1 -style xilinx -f -lang vhdl -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/vhdl/two_mm_stream_ikj_ikj_store_res3_1 
Execute       gen_rtl store_res3.1 -style xilinx -f -lang vlog -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/verilog/two_mm_stream_ikj_ikj_store_res3_1 
Execute       syn_report -csynth -model store_res3.1 -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/report/store_res3_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model store_res3.1 -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/report/store_res3_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model store_res3.1 -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/store_res3_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model store_res3.1 -f -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/store_res3_1.adb 
Execute       db_write -model store_res3.1 -bindview -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info store_res3.1 -p /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/store_res3_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'two_mm_stream_ikj_ikj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model two_mm_stream_ikj_ikj -top_prefix  -sub_prefix two_mm_stream_ikj_ikj_ -mg_file /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'two_mm_stream_ikj_ikj/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'two_mm_stream_ikj_ikj/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'two_mm_stream_ikj_ikj/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'two_mm_stream_ikj_ikj/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'two_mm_stream_ikj_ikj/v53' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'two_mm_stream_ikj_ikj/v54' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'two_mm_stream_ikj_ikj/v55' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'two_mm_stream_ikj_ikj/v56' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'two_mm_stream_ikj_ikj' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'v53', 'v54', 'v55', 'v56' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'two_mm_stream_ikj_ikj'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 474.596 MB.
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.rtl_wrap.cfg.tcl 
Execute       gen_rtl two_mm_stream_ikj_ikj -istop -style xilinx -f -lang vhdl -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/vhdl/two_mm_stream_ikj_ikj 
Execute       gen_rtl two_mm_stream_ikj_ikj -istop -style xilinx -f -lang vlog -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/verilog/two_mm_stream_ikj_ikj 
Execute       syn_report -csynth -model two_mm_stream_ikj_ikj -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/report/two_mm_stream_ikj_ikj_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model two_mm_stream_ikj_ikj -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/report/two_mm_stream_ikj_ikj_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model two_mm_stream_ikj_ikj -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.2 sec.
Execute       db_write -model two_mm_stream_ikj_ikj -f -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.adb 
Execute       db_write -model two_mm_stream_ikj_ikj -bindview -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info two_mm_stream_ikj_ikj -p /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj 
Execute       export_constraint_db -f -tool general -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.constraint.tcl 
Execute       syn_report -designview -model two_mm_stream_ikj_ikj -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.design.xml 
Command       syn_report done; 0.23 sec.
Execute       syn_report -csynthDesign -model two_mm_stream_ikj_ikj -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model two_mm_stream_ikj_ikj -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model two_mm_stream_ikj_ikj -o /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks two_mm_stream_ikj_ikj 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain two_mm_stream_ikj_ikj 
INFO-FLOW: Model list for RTL component generation: entry_proc load_buf0.1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1 load_buf0.1 load_buf1.1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1 load_buf1.1 load_buf2.1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1 load_buf2.1 mm1_stage_0.1_Pipeline_VITIS_LOOP_26_1 mm1_stage_0.1_Pipeline_l_S_k_0_k_l_S_j_0_j mm1_stage_0.1_Pipeline_VITIS_LOOP_43_2 mm1_stage_0.1 mm2_stage_0.1_Pipeline_VITIS_LOOP_57_1 mm2_stage_0.1_Pipeline_VITIS_LOOP_62_2 mm2_stage_0.1_Pipeline_l_S_k_0_k1_l_S_j_0_j1 mm2_stage_0.1_Pipeline_l_S_j_2_j2 mm2_stage_0.1 store_res3.1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1 store_res3.1 two_mm_stream_ikj_ikj
INFO-FLOW: Handling components in module [entry_proc] ... 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [load_buf0_1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1] ... 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/load_buf0_1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1.compgen.tcl 
INFO-FLOW: Found component two_mm_stream_ikj_ikj_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model two_mm_stream_ikj_ikj_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [load_buf0_1] ... 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/load_buf0_1.compgen.tcl 
INFO-FLOW: Handling components in module [load_buf1_1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1] ... 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/load_buf1_1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1.compgen.tcl 
INFO-FLOW: Found component two_mm_stream_ikj_ikj_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model two_mm_stream_ikj_ikj_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [load_buf1_1] ... 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/load_buf1_1.compgen.tcl 
INFO-FLOW: Handling components in module [load_buf2_1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1] ... 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/load_buf2_1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1.compgen.tcl 
INFO-FLOW: Found component two_mm_stream_ikj_ikj_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model two_mm_stream_ikj_ikj_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [load_buf2_1] ... 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/load_buf2_1.compgen.tcl 
INFO-FLOW: Handling components in module [mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1] ... 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1.compgen.tcl 
INFO-FLOW: Found component two_mm_stream_ikj_ikj_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model two_mm_stream_ikj_ikj_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j] ... 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j.compgen.tcl 
INFO-FLOW: Found component two_mm_stream_ikj_ikj_fadd_32ns_32ns_32_3_full_dsp_1.
INFO-FLOW: Append model two_mm_stream_ikj_ikj_fadd_32ns_32ns_32_3_full_dsp_1
INFO-FLOW: Found component two_mm_stream_ikj_ikj_fmul_32ns_32ns_32_2_max_dsp_1.
INFO-FLOW: Append model two_mm_stream_ikj_ikj_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: Found component two_mm_stream_ikj_ikj_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model two_mm_stream_ikj_ikj_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2] ... 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2.compgen.tcl 
INFO-FLOW: Found component two_mm_stream_ikj_ikj_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model two_mm_stream_ikj_ikj_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [mm1_stage_0_1] ... 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm1_stage_0_1.compgen.tcl 
INFO-FLOW: Found component two_mm_stream_ikj_ikj_mm1_stage_0_1_c_row.
INFO-FLOW: Append model two_mm_stream_ikj_ikj_mm1_stage_0_1_c_row
INFO-FLOW: Handling components in module [mm2_stage_0_1_Pipeline_VITIS_LOOP_57_1] ... 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm2_stage_0_1_Pipeline_VITIS_LOOP_57_1.compgen.tcl 
INFO-FLOW: Found component two_mm_stream_ikj_ikj_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model two_mm_stream_ikj_ikj_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [mm2_stage_0_1_Pipeline_VITIS_LOOP_62_2] ... 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm2_stage_0_1_Pipeline_VITIS_LOOP_62_2.compgen.tcl 
INFO-FLOW: Found component two_mm_stream_ikj_ikj_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model two_mm_stream_ikj_ikj_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [mm2_stage_0_1_Pipeline_l_S_k_0_k1_l_S_j_0_j1] ... 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm2_stage_0_1_Pipeline_l_S_k_0_k1_l_S_j_0_j1.compgen.tcl 
INFO-FLOW: Found component two_mm_stream_ikj_ikj_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model two_mm_stream_ikj_ikj_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [mm2_stage_0_1_Pipeline_l_S_j_2_j2] ... 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm2_stage_0_1_Pipeline_l_S_j_2_j2.compgen.tcl 
INFO-FLOW: Found component two_mm_stream_ikj_ikj_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model two_mm_stream_ikj_ikj_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [mm2_stage_0_1] ... 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm2_stage_0_1.compgen.tcl 
INFO-FLOW: Found component two_mm_stream_ikj_ikj_mm2_stage_0_1_v19.
INFO-FLOW: Append model two_mm_stream_ikj_ikj_mm2_stage_0_1_v19
INFO-FLOW: Found component two_mm_stream_ikj_ikj_mm2_stage_0_1_d_row.
INFO-FLOW: Append model two_mm_stream_ikj_ikj_mm2_stage_0_1_d_row
INFO-FLOW: Handling components in module [store_res3_1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1] ... 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/store_res3_1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1.compgen.tcl 
INFO-FLOW: Found component two_mm_stream_ikj_ikj_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model two_mm_stream_ikj_ikj_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [store_res3_1] ... 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/store_res3_1.compgen.tcl 
INFO-FLOW: Handling components in module [two_mm_stream_ikj_ikj] ... 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.compgen.tcl 
INFO-FLOW: Found component two_mm_stream_ikj_ikj_buf0_memcore.
INFO-FLOW: Append model two_mm_stream_ikj_ikj_buf0_memcore
INFO-FLOW: Found component two_mm_stream_ikj_ikj_buf0.
INFO-FLOW: Append model two_mm_stream_ikj_ikj_buf0
INFO-FLOW: Found component two_mm_stream_ikj_ikj_fifo_w64_d4_S.
INFO-FLOW: Append model two_mm_stream_ikj_ikj_fifo_w64_d4_S
INFO-FLOW: Found component two_mm_stream_ikj_ikj_fifo_w32_d4_S.
INFO-FLOW: Append model two_mm_stream_ikj_ikj_fifo_w32_d4_S
INFO-FLOW: Found component two_mm_stream_ikj_ikj_control_s_axi.
INFO-FLOW: Append model two_mm_stream_ikj_ikj_control_s_axi
INFO-FLOW: Found component two_mm_stream_ikj_ikj_gmem0_m_axi.
INFO-FLOW: Append model two_mm_stream_ikj_ikj_gmem0_m_axi
INFO-FLOW: Found component two_mm_stream_ikj_ikj_gmem1_m_axi.
INFO-FLOW: Append model two_mm_stream_ikj_ikj_gmem1_m_axi
INFO-FLOW: Found component two_mm_stream_ikj_ikj_gmem2_m_axi.
INFO-FLOW: Append model two_mm_stream_ikj_ikj_gmem2_m_axi
INFO-FLOW: Found component two_mm_stream_ikj_ikj_gmem3_m_axi.
INFO-FLOW: Append model two_mm_stream_ikj_ikj_gmem3_m_axi
INFO-FLOW: Append model entry_proc
INFO-FLOW: Append model load_buf0_1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1
INFO-FLOW: Append model load_buf0_1
INFO-FLOW: Append model load_buf1_1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1
INFO-FLOW: Append model load_buf1_1
INFO-FLOW: Append model load_buf2_1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1
INFO-FLOW: Append model load_buf2_1
INFO-FLOW: Append model mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1
INFO-FLOW: Append model mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j
INFO-FLOW: Append model mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2
INFO-FLOW: Append model mm1_stage_0_1
INFO-FLOW: Append model mm2_stage_0_1_Pipeline_VITIS_LOOP_57_1
INFO-FLOW: Append model mm2_stage_0_1_Pipeline_VITIS_LOOP_62_2
INFO-FLOW: Append model mm2_stage_0_1_Pipeline_l_S_k_0_k1_l_S_j_0_j1
INFO-FLOW: Append model mm2_stage_0_1_Pipeline_l_S_j_2_j2
INFO-FLOW: Append model mm2_stage_0_1
INFO-FLOW: Append model store_res3_1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1
INFO-FLOW: Append model store_res3_1
INFO-FLOW: Append model two_mm_stream_ikj_ikj
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: two_mm_stream_ikj_ikj_flow_control_loop_pipe_sequential_init two_mm_stream_ikj_ikj_flow_control_loop_pipe_sequential_init two_mm_stream_ikj_ikj_flow_control_loop_pipe_sequential_init two_mm_stream_ikj_ikj_flow_control_loop_pipe_sequential_init two_mm_stream_ikj_ikj_fadd_32ns_32ns_32_3_full_dsp_1 two_mm_stream_ikj_ikj_fmul_32ns_32ns_32_2_max_dsp_1 two_mm_stream_ikj_ikj_flow_control_loop_pipe_sequential_init two_mm_stream_ikj_ikj_flow_control_loop_pipe_sequential_init two_mm_stream_ikj_ikj_mm1_stage_0_1_c_row two_mm_stream_ikj_ikj_flow_control_loop_pipe_sequential_init two_mm_stream_ikj_ikj_flow_control_loop_pipe_sequential_init two_mm_stream_ikj_ikj_flow_control_loop_pipe_sequential_init two_mm_stream_ikj_ikj_flow_control_loop_pipe_sequential_init two_mm_stream_ikj_ikj_mm2_stage_0_1_v19 two_mm_stream_ikj_ikj_mm2_stage_0_1_d_row two_mm_stream_ikj_ikj_flow_control_loop_pipe_sequential_init two_mm_stream_ikj_ikj_buf0_memcore two_mm_stream_ikj_ikj_buf0 two_mm_stream_ikj_ikj_fifo_w64_d4_S two_mm_stream_ikj_ikj_fifo_w32_d4_S two_mm_stream_ikj_ikj_control_s_axi two_mm_stream_ikj_ikj_gmem0_m_axi two_mm_stream_ikj_ikj_gmem1_m_axi two_mm_stream_ikj_ikj_gmem2_m_axi two_mm_stream_ikj_ikj_gmem3_m_axi entry_proc load_buf0_1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1 load_buf0_1 load_buf1_1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1 load_buf1_1 load_buf2_1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1 load_buf2_1 mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1 mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2 mm1_stage_0_1 mm2_stage_0_1_Pipeline_VITIS_LOOP_57_1 mm2_stage_0_1_Pipeline_VITIS_LOOP_62_2 mm2_stage_0_1_Pipeline_l_S_k_0_k1_l_S_j_0_j1 mm2_stage_0_1_Pipeline_l_S_j_2_j2 mm2_stage_0_1 store_res3_1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1 store_res3_1 two_mm_stream_ikj_ikj
INFO-FLOW: Generating /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model two_mm_stream_ikj_ikj_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model two_mm_stream_ikj_ikj_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model two_mm_stream_ikj_ikj_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model two_mm_stream_ikj_ikj_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model two_mm_stream_ikj_ikj_fadd_32ns_32ns_32_3_full_dsp_1
INFO-FLOW: To file: write model two_mm_stream_ikj_ikj_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: To file: write model two_mm_stream_ikj_ikj_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model two_mm_stream_ikj_ikj_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model two_mm_stream_ikj_ikj_mm1_stage_0_1_c_row
INFO-FLOW: To file: write model two_mm_stream_ikj_ikj_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model two_mm_stream_ikj_ikj_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model two_mm_stream_ikj_ikj_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model two_mm_stream_ikj_ikj_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model two_mm_stream_ikj_ikj_mm2_stage_0_1_v19
INFO-FLOW: To file: write model two_mm_stream_ikj_ikj_mm2_stage_0_1_d_row
INFO-FLOW: To file: write model two_mm_stream_ikj_ikj_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model two_mm_stream_ikj_ikj_buf0_memcore
INFO-FLOW: To file: write model two_mm_stream_ikj_ikj_buf0
INFO-FLOW: To file: write model two_mm_stream_ikj_ikj_fifo_w64_d4_S
INFO-FLOW: To file: write model two_mm_stream_ikj_ikj_fifo_w32_d4_S
INFO-FLOW: To file: write model two_mm_stream_ikj_ikj_control_s_axi
INFO-FLOW: To file: write model two_mm_stream_ikj_ikj_gmem0_m_axi
INFO-FLOW: To file: write model two_mm_stream_ikj_ikj_gmem1_m_axi
INFO-FLOW: To file: write model two_mm_stream_ikj_ikj_gmem2_m_axi
INFO-FLOW: To file: write model two_mm_stream_ikj_ikj_gmem3_m_axi
INFO-FLOW: To file: write model entry_proc
INFO-FLOW: To file: write model load_buf0_1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1
INFO-FLOW: To file: write model load_buf0_1
INFO-FLOW: To file: write model load_buf1_1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1
INFO-FLOW: To file: write model load_buf1_1
INFO-FLOW: To file: write model load_buf2_1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1
INFO-FLOW: To file: write model load_buf2_1
INFO-FLOW: To file: write model mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1
INFO-FLOW: To file: write model mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j
INFO-FLOW: To file: write model mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2
INFO-FLOW: To file: write model mm1_stage_0_1
INFO-FLOW: To file: write model mm2_stage_0_1_Pipeline_VITIS_LOOP_57_1
INFO-FLOW: To file: write model mm2_stage_0_1_Pipeline_VITIS_LOOP_62_2
INFO-FLOW: To file: write model mm2_stage_0_1_Pipeline_l_S_k_0_k1_l_S_j_0_j1
INFO-FLOW: To file: write model mm2_stage_0_1_Pipeline_l_S_j_2_j2
INFO-FLOW: To file: write model mm2_stage_0_1
INFO-FLOW: To file: write model store_res3_1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1
INFO-FLOW: To file: write model store_res3_1
INFO-FLOW: To file: write model two_mm_stream_ikj_ikj
INFO-FLOW: Generating /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/global.setting.tcl
Execute       source /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/generic/autopilot/common.gen 
Execute         source /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/generic/autopilot/op.gen 
Execute       source /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/generic/autopilot/interface.gen 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/vhdl' dstVlogDir='/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/vlog' tclDir='/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db' modelList='two_mm_stream_ikj_ikj_flow_control_loop_pipe_sequential_init
two_mm_stream_ikj_ikj_flow_control_loop_pipe_sequential_init
two_mm_stream_ikj_ikj_flow_control_loop_pipe_sequential_init
two_mm_stream_ikj_ikj_flow_control_loop_pipe_sequential_init
two_mm_stream_ikj_ikj_fadd_32ns_32ns_32_3_full_dsp_1
two_mm_stream_ikj_ikj_fmul_32ns_32ns_32_2_max_dsp_1
two_mm_stream_ikj_ikj_flow_control_loop_pipe_sequential_init
two_mm_stream_ikj_ikj_flow_control_loop_pipe_sequential_init
two_mm_stream_ikj_ikj_mm1_stage_0_1_c_row
two_mm_stream_ikj_ikj_flow_control_loop_pipe_sequential_init
two_mm_stream_ikj_ikj_flow_control_loop_pipe_sequential_init
two_mm_stream_ikj_ikj_flow_control_loop_pipe_sequential_init
two_mm_stream_ikj_ikj_flow_control_loop_pipe_sequential_init
two_mm_stream_ikj_ikj_mm2_stage_0_1_v19
two_mm_stream_ikj_ikj_mm2_stage_0_1_d_row
two_mm_stream_ikj_ikj_flow_control_loop_pipe_sequential_init
two_mm_stream_ikj_ikj_buf0_memcore
two_mm_stream_ikj_ikj_buf0
two_mm_stream_ikj_ikj_fifo_w64_d4_S
two_mm_stream_ikj_ikj_fifo_w32_d4_S
two_mm_stream_ikj_ikj_control_s_axi
two_mm_stream_ikj_ikj_gmem0_m_axi
two_mm_stream_ikj_ikj_gmem1_m_axi
two_mm_stream_ikj_ikj_gmem2_m_axi
two_mm_stream_ikj_ikj_gmem3_m_axi
entry_proc
load_buf0_1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1
load_buf0_1
load_buf1_1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1
load_buf1_1
load_buf2_1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1
load_buf2_1
mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1
mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j
mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2
mm1_stage_0_1
mm2_stage_0_1_Pipeline_VITIS_LOOP_57_1
mm2_stage_0_1_Pipeline_VITIS_LOOP_62_2
mm2_stage_0_1_Pipeline_l_S_k_0_k1_l_S_j_0_j1
mm2_stage_0_1_Pipeline_l_S_j_2_j2
mm2_stage_0_1
store_res3_1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1
store_res3_1
two_mm_stream_ikj_ikj
' expOnly='0'
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/global.setting.tcl 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/global.setting.tcl 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/entry_proc.compgen.tcl 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/load_buf0_1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1.compgen.tcl 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/load_buf0_1.compgen.tcl 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/load_buf1_1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1.compgen.tcl 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/load_buf1_1.compgen.tcl 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/load_buf2_1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1.compgen.tcl 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/load_buf2_1.compgen.tcl 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1.compgen.tcl 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j.compgen.tcl 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2.compgen.tcl 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm1_stage_0_1.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'two_mm_stream_ikj_ikj_mm1_stage_0_1_c_row_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm2_stage_0_1_Pipeline_VITIS_LOOP_57_1.compgen.tcl 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm2_stage_0_1_Pipeline_VITIS_LOOP_62_2.compgen.tcl 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm2_stage_0_1_Pipeline_l_S_k_0_k1_l_S_j_0_j1.compgen.tcl 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm2_stage_0_1_Pipeline_l_S_j_2_j2.compgen.tcl 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm2_stage_0_1.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'two_mm_stream_ikj_ikj_mm2_stage_0_1_v19_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'two_mm_stream_ikj_ikj_mm2_stage_0_1_d_row_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/store_res3_1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1.compgen.tcl 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/store_res3_1.compgen.tcl 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.compgen.tcl 
Execute         send_msg_by_id INFO @200-741@%s two_mm_stream_ikj_ikj_buf0_memcore 
INFO: [HLS 200-741] Implementing PIPO two_mm_stream_ikj_ikj_buf0_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'two_mm_stream_ikj_ikj_buf0_memcore_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'v56_c_channel_U(two_mm_stream_ikj_ikj_fifo_w64_d4_S)' using Shift Registers.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'v61_U(two_mm_stream_ikj_ikj_fifo_w32_d4_S)' using Shift Registers.
Execute         source ./control.slave.tcl 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Command       ap_source done; 0.26 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.97 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.06 seconds; current allocated memory: 480.470 MB.
INFO-FLOW: DBG:PROC: ::AP::create_csynth_xml outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name entry_proc
INFO-FLOW: No bind nodes found for module_name load_buf0_1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1
INFO-FLOW: No bind nodes found for module_name load_buf0_1
INFO-FLOW: No bind nodes found for module_name load_buf1_1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1
INFO-FLOW: No bind nodes found for module_name load_buf1_1
INFO-FLOW: No bind nodes found for module_name load_buf2_1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1
INFO-FLOW: No bind nodes found for module_name load_buf2_1
INFO-FLOW: No bind nodes found for module_name mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1
INFO-FLOW: No bind nodes found for module_name mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j
INFO-FLOW: No bind nodes found for module_name mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2
INFO-FLOW: No bind nodes found for module_name mm1_stage_0_1
INFO-FLOW: No bind nodes found for module_name mm2_stage_0_1_Pipeline_VITIS_LOOP_57_1
INFO-FLOW: No bind nodes found for module_name mm2_stage_0_1_Pipeline_VITIS_LOOP_62_2
INFO-FLOW: No bind nodes found for module_name mm2_stage_0_1_Pipeline_l_S_k_0_k1_l_S_j_0_j1
INFO-FLOW: No bind nodes found for module_name mm2_stage_0_1_Pipeline_l_S_j_2_j2
INFO-FLOW: No bind nodes found for module_name mm2_stage_0_1
INFO-FLOW: No bind nodes found for module_name store_res3_1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1
INFO-FLOW: No bind nodes found for module_name store_res3_1
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -disable_deadlock_detection 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       create_csynth_xml wrote csynth_xml=/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='two_mm_stream_ikj_ikj_flow_control_loop_pipe_sequential_init
two_mm_stream_ikj_ikj_flow_control_loop_pipe_sequential_init
two_mm_stream_ikj_ikj_flow_control_loop_pipe_sequential_init
two_mm_stream_ikj_ikj_flow_control_loop_pipe_sequential_init
two_mm_stream_ikj_ikj_fadd_32ns_32ns_32_3_full_dsp_1
two_mm_stream_ikj_ikj_fmul_32ns_32ns_32_2_max_dsp_1
two_mm_stream_ikj_ikj_flow_control_loop_pipe_sequential_init
two_mm_stream_ikj_ikj_flow_control_loop_pipe_sequential_init
two_mm_stream_ikj_ikj_mm1_stage_0_1_c_row
two_mm_stream_ikj_ikj_flow_control_loop_pipe_sequential_init
two_mm_stream_ikj_ikj_flow_control_loop_pipe_sequential_init
two_mm_stream_ikj_ikj_flow_control_loop_pipe_sequential_init
two_mm_stream_ikj_ikj_flow_control_loop_pipe_sequential_init
two_mm_stream_ikj_ikj_mm2_stage_0_1_v19
two_mm_stream_ikj_ikj_mm2_stage_0_1_d_row
two_mm_stream_ikj_ikj_flow_control_loop_pipe_sequential_init
two_mm_stream_ikj_ikj_buf0_memcore
two_mm_stream_ikj_ikj_buf0
two_mm_stream_ikj_ikj_fifo_w64_d4_S
two_mm_stream_ikj_ikj_fifo_w32_d4_S
two_mm_stream_ikj_ikj_control_s_axi
two_mm_stream_ikj_ikj_gmem0_m_axi
two_mm_stream_ikj_ikj_gmem1_m_axi
two_mm_stream_ikj_ikj_gmem2_m_axi
two_mm_stream_ikj_ikj_gmem3_m_axi
entry_proc
load_buf0_1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1
load_buf0_1
load_buf1_1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1
load_buf1_1
load_buf2_1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1
load_buf2_1
mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1
mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j
mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2
mm1_stage_0_1
mm2_stage_0_1_Pipeline_VITIS_LOOP_57_1
mm2_stage_0_1_Pipeline_VITIS_LOOP_62_2
mm2_stage_0_1_Pipeline_l_S_k_0_k1_l_S_j_0_j1
mm2_stage_0_1_Pipeline_l_S_j_2_j2
mm2_stage_0_1
store_res3_1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1
store_res3_1
two_mm_stream_ikj_ikj
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/global.setting.tcl 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.tbgen.tcl 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.compgen.dataonly.tcl 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.compgen.dataonly.tcl 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.tbgen.tcl 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.tbgen.tcl 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.tbgen.tcl 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.tbgen.tcl 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.rtl_wrap.cfg.tcl 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/entry_proc.tbgen.tcl 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/load_buf0_1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1.tbgen.tcl 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/load_buf0_1.tbgen.tcl 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/load_buf1_1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1.tbgen.tcl 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/load_buf1_1.tbgen.tcl 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/load_buf2_1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1.tbgen.tcl 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/load_buf2_1.tbgen.tcl 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1.tbgen.tcl 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j.tbgen.tcl 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2.tbgen.tcl 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm1_stage_0_1.tbgen.tcl 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm2_stage_0_1_Pipeline_VITIS_LOOP_57_1.tbgen.tcl 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm2_stage_0_1_Pipeline_VITIS_LOOP_62_2.tbgen.tcl 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm2_stage_0_1_Pipeline_l_S_k_0_k1_l_S_j_0_j1.tbgen.tcl 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm2_stage_0_1_Pipeline_l_S_j_2_j2.tbgen.tcl 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/mm2_stage_0_1.tbgen.tcl 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/store_res3_1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1.tbgen.tcl 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/store_res3_1.tbgen.tcl 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.tbgen.tcl 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.constraint.tcl 
Execute       sc_get_clocks two_mm_stream_ikj_ikj 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/impl/misc/two_mm_stream_ikj_ikj_fadd_32ns_32ns_32_3_full_dsp_1_ip.tcl 
Execute       source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/impl/misc/two_mm_stream_ikj_ikj_fmul_32ns_32ns_32_2_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::AP::add_csynth_report_sections
INFO-FLOW: DBG:PUTS:       update_csynth_reports json2reportxml
Execute       send_msg_by_id INFO @200-1603@%s  
INFO: [HLS 200-1603] Design has MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: DBG:PUTS:       update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:       update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.66 seconds; current allocated memory: 489.612 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for two_mm_stream_ikj_ikj.
INFO: [VLOG 209-307] Generating Verilog RTL for two_mm_stream_ikj_ikj.
Execute       syn_report -model two_mm_stream_ikj_ikj -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 8.44 sec.
Command   csynth_design done; 36.59 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 34.36 seconds. CPU system time: 1.96 seconds. Elapsed time: 36.59 seconds; current allocated memory: 489.596 MB.
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/global.setting.tcl 
Execute     source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/global.setting.tcl 
Execute     source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/global.setting.tcl
Execute     source /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/generic/autopilot/common.gen 
Execute       source /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/generic/autopilot/op.gen 
Execute     source /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/generic/autopilot/interface.gen 
Execute     source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute       source /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute       source /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute     source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/global.setting.tcl 
Execute     source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.rtl_wrap.cfg.tcl 
Execute     source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.tbgen.tcl 
Execute     source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.tbgen.tcl 
Execute     source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: TB processing: /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/testbench.cpp /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/./sim/autowrap/testbench/testbench.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/./sim/autowrap/testbench/testbench.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/./sim/autowrap/testbench/testbench.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.45 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: TB processing: /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/kernel.cpp /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/./sim/autowrap/testbench/kernel.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/./sim/autowrap/testbench/kernel.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/./sim/autowrap/testbench/kernel.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 4.61 sec.
Execute     source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/global.setting.tcl 
Execute     source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.rtl_wrap.cfg.tcl 
Execute     source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.rtl_wrap.cfg.tcl 
Execute     source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.rtl_wrap.cfg.tcl 
Execute     source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.tbgen.tcl 
Execute     source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.tbgen.tcl 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.6 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.tbgen.tcl 
Execute     source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.tbgen.tcl 
Execute     source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.tbgen.tcl 
Execute     source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.tbgen.tcl 
Execute     source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.tbgen.tcl 
Execute     source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.tbgen.tcl 
Execute     source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.tbgen.tcl 
Execute     source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.tbgen.tcl 
Execute     source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.tbgen.tcl 
Execute     source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.tbgen.tcl 
Execute     source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.tbgen.tcl 
Execute     source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.tbgen.tcl 
Execute     source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.tbgen.tcl 
Execute     source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.tbgen.tcl 
Execute     source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.tbgen.tcl 
Execute     source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.tbgen.tcl 
Execute     source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.tbgen.tcl 
Execute     source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.tbgen.tcl 
Execute     source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.tbgen.tcl 
Execute     source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.tbgen.tcl 
Execute     source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.tbgen.tcl 
Execute     source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.tbgen.tcl 
Execute     source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.tbgen.tcl 
Execute     source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.tbgen.tcl 
Execute     source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.tbgen.tcl 
Execute     source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.tbgen.tcl 
Execute     source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.tbgen.tcl 
Execute     source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.tbgen.tcl 
Execute     source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/.autopilot/db/two_mm_stream_ikj_ikj.tbgen.tcl 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 74.27 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 121.81 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 107.84 seconds. CPU system time: 6.38 seconds. Elapsed time: 121.81 seconds; current allocated memory: 494.297 MB.
Command ap_source done; 165.85 sec.
Execute cleanup_all 
