// Seed: 1390381277
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  logic [-1 'd0 ==  -1 : 1] id_11;
  ;
endmodule
module module_1 (
    input tri0 id_0,
    output wire id_1,
    output supply1 id_2,
    output tri1 id_3,
    input wire id_4,
    input supply0 id_5,
    input tri id_6,
    input tri0 id_7,
    input uwire id_8,
    output wand id_9,
    input tri0 id_10,
    input supply1 id_11
    , id_22,
    output uwire id_12,
    input tri id_13,
    input wor id_14,
    input tri id_15,
    input supply1 id_16,
    output supply1 id_17,
    input wand id_18,
    input wire id_19,
    input wire id_20
);
  wire id_23;
  assign id_2 = id_15;
  module_0 modCall_1 (
      id_22,
      id_23,
      id_23,
      id_22,
      id_22,
      id_23,
      id_22,
      id_23,
      id_23,
      id_23
  );
endmodule
