<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Logic.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="SP601_BRD.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="SP601_BRD.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="SP601_BRD.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="SP601_BRD.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="SP601_BRD.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="SP601_BRD.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="SP601_BRD.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="SP601_BRD.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="SP601_BRD.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="SP601_BRD.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SP601_BRD.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="SP601_BRD.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="SP601_BRD.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="SP601_BRD.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="SP601_BRD.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="SP601_BRD.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="SP601_BRD.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="SP601_BRD.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="SP601_BRD.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="SP601_BRD.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="SP601_BRD_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="SP601_BRD_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="SP601_BRD_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="SP601_BRD_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="SP601_BRD_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="SP601_BRD_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SP601_BRD_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SP601_BRD_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="SP601_BRD_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="SP601_BRD_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SP601_BRD_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SP601_BRD_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="SP601_BRD_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="SP601_BRD_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="SP601_BRD_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SP601_BRD_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="ipcore_dir/afifo.asy" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ipcore_dir/afifo.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="ipcore_dir/afifo.veo" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="ipcore_dir/afifo.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_COREGEN_PROJECT" xil_pn:name="ipcore_dir/coregen.cgp"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_USERDOC" xil_pn:name="ipcore_dir/fifo_generator_readme.txt" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="sp601_brd.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="sp601_brd.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="sp601_brd.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1300349355" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1300349354">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1300349355" xil_pn:in_ck="-2657641444793284808" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1300349355">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="BIG_ADJ_DELAY.v"/>
      <outfile xil_pn:name="BRD_PACKET_ENGINE.v"/>
      <outfile xil_pn:name="DSP_SLC_LOGIC.v"/>
      <outfile xil_pn:name="ETH_FILTER.v"/>
      <outfile xil_pn:name="ETH_MDIO.v"/>
      <outfile xil_pn:name="ETH_RX_CRC.v"/>
      <outfile xil_pn:name="ETH_RX_PKT_BUF_2048_STREAM.v"/>
      <outfile xil_pn:name="ETH_TX_CRC.v"/>
      <outfile xil_pn:name="FIR_1D_5_LOGIC.v"/>
      <outfile xil_pn:name="FIR_2D_5x5_LOGIC.v"/>
      <outfile xil_pn:name="GAMMA_8_12.v"/>
      <outfile xil_pn:name="GE_MAC_STREAM.v"/>
      <outfile xil_pn:name="GMII_ETH_RCV_STREAM.v"/>
      <outfile xil_pn:name="GMII_ETH_TX_STREAM.v"/>
      <outfile xil_pn:name="INV_GAMMA_12_8.v"/>
      <outfile xil_pn:name="KCPSM3.v"/>
      <outfile xil_pn:name="MIG/iodrp_controller.v"/>
      <outfile xil_pn:name="MIG/iodrp_mcb_controller.v"/>
      <outfile xil_pn:name="MIG/mcb_raw_wrapper.v"/>
      <outfile xil_pn:name="MIG/mcb_soft_calibration.v"/>
      <outfile xil_pn:name="MIG/mcb_soft_calibration_top.v"/>
      <outfile xil_pn:name="MIG/memc3_wrapper.v"/>
      <outfile xil_pn:name="PB_CODE.v"/>
      <outfile xil_pn:name="S6_MULTIBOOT.v"/>
      <outfile xil_pn:name="SP601_BRD.v"/>
      <outfile xil_pn:name="SP601_BRD_PROC.v"/>
      <outfile xil_pn:name="SP601_BRD_clocks.v"/>
      <outfile xil_pn:name="SP601_FB.v"/>
      <outfile xil_pn:name="crc32_8.v"/>
    </transform>
    <transform xil_pn:end_ts="1300349748" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1300349747">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1300349748" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="674391230359435174" xil_pn:start_ts="1300349748">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1300349945" xil_pn:in_ck="-5111987492749933556" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-8856902008883557516" xil_pn:start_ts="1300349748">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/afifo.ngc"/>
      <outfile xil_pn:name="ipcore_dir/afifo.v"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1300349945" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4929613127659841048" xil_pn:start_ts="1300349945">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1300349945" xil_pn:in_ck="-2674890597361836037" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1300349945">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1300349945" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-70936432477009474" xil_pn:start_ts="1300349945">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1300727514" xil_pn:in_ck="-8746909156697006704" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="385825311661866563" xil_pn:start_ts="1300727497">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="SP601_BRD.lso"/>
      <outfile xil_pn:name="SP601_BRD.ngc"/>
      <outfile xil_pn:name="SP601_BRD.ngr"/>
      <outfile xil_pn:name="SP601_BRD.prj"/>
      <outfile xil_pn:name="SP601_BRD.stx"/>
      <outfile xil_pn:name="SP601_BRD.syr"/>
      <outfile xil_pn:name="SP601_BRD.xst"/>
      <outfile xil_pn:name="SP601_BRD_stx_beh.prj"/>
      <outfile xil_pn:name="SP601_BRD_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1300727677" xil_pn:in_ck="-5010748259722150499" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119234804896002413" xil_pn:start_ts="1300727677">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1300727682" xil_pn:in_ck="4816882557561667406" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-2805696539186137291" xil_pn:start_ts="1300727677">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="SP601_BRD.bld"/>
      <outfile xil_pn:name="SP601_BRD.ngd"/>
      <outfile xil_pn:name="SP601_BRD_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1300727713" xil_pn:in_ck="5414166829533572341" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="5069310425831863580" xil_pn:start_ts="1300727682">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="SP601_BRD.pcf"/>
      <outfile xil_pn:name="SP601_BRD_map.map"/>
      <outfile xil_pn:name="SP601_BRD_map.mrp"/>
      <outfile xil_pn:name="SP601_BRD_map.ncd"/>
      <outfile xil_pn:name="SP601_BRD_map.ngm"/>
      <outfile xil_pn:name="SP601_BRD_map.xrpt"/>
      <outfile xil_pn:name="SP601_BRD_summary.xml"/>
      <outfile xil_pn:name="SP601_BRD_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1300727734" xil_pn:in_ck="5879992537436333742" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1300727713">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="SP601_BRD.ncd"/>
      <outfile xil_pn:name="SP601_BRD.pad"/>
      <outfile xil_pn:name="SP601_BRD.par"/>
      <outfile xil_pn:name="SP601_BRD.ptwx"/>
      <outfile xil_pn:name="SP601_BRD.unroutes"/>
      <outfile xil_pn:name="SP601_BRD.xpi"/>
      <outfile xil_pn:name="SP601_BRD_pad.csv"/>
      <outfile xil_pn:name="SP601_BRD_pad.txt"/>
      <outfile xil_pn:name="SP601_BRD_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1300727761" xil_pn:in_ck="-5010748259722158124" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="335873702051717080" xil_pn:start_ts="1300727739">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="SP601_BRD.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="sp601_brd.bgn"/>
      <outfile xil_pn:name="sp601_brd.bit"/>
      <outfile xil_pn:name="sp601_brd.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1300727767" xil_pn:in_ck="-5361168551298791874" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1300727765">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1300727734" xil_pn:in_ck="8104604735894418929" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1300727727">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="SP601_BRD.twr"/>
      <outfile xil_pn:name="SP601_BRD.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
