Info: Starting: Create simulation model
Info: qsys-generate /home/notforest/Documents/fpga-coprocessor-nios2/src/soft_cpu/coproc_soft_cpu.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=/home/notforest/Documents/fpga-coprocessor-nios2/src/soft_cpu/coproc_soft_cpu/simulation --family="Cyclone IV E" --part=EP4CE6E22C8
Progress: Loading soft_cpu/coproc_soft_cpu.qsys
Progress: Reading input file
Progress: Adding CLK [clock_source 24.1]
Progress: Parameterizing module CLK
Progress: Adding CPU [intel_niosv_m 26.0.0]
Progress: Parameterizing module CPU
Progress: Adding DEBUG_JTAG [altera_avalon_jtag_uart 24.1]
Progress: Parameterizing module DEBUG_JTAG
Progress: Adding SPI [intel_espi_slave 24.1]
Progress: Parameterizing module SPI
Progress: Adding SRAM [altera_avalon_onchip_memory2 24.1]
Progress: Parameterizing module SRAM
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: coproc_soft_cpu.CPU: Properties (associatedClock) have been set on interface reset - in composed mode these are ignored
Warning: coproc_soft_cpu.CPU: Properties (associatedClock) have been set on interface ndm_reset_in - in composed mode these are ignored
Warning: coproc_soft_cpu.CPU: Properties (associatedClock,associatedReset) have been set on interface instruction_manager - in composed mode these are ignored
Warning: coproc_soft_cpu.CPU: Properties (associatedClock,associatedReset) have been set on interface data_manager - in composed mode these are ignored
Info: coproc_soft_cpu.DEBUG_JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: coproc_soft_cpu.CPU: CPU.cpu_ecc_status must be exported, or connected to a matching conduit.
Warning: coproc_soft_cpu.SPI: SPI.pc_conduit must be exported, or connected to a matching conduit.
Warning: coproc_soft_cpu.SPI: SPI.espi_conduit must be exported, or connected to a matching conduit.
Info: coproc_soft_cpu: Generating "coproc_soft_cpu" for SIM_VHDL
Info: CPU: "coproc_soft_cpu" instantiated intel_niosv_m "CPU"
Info: DEBUG_JTAG: "coproc_soft_cpu" instantiated altera_avalon_jtag_uart "DEBUG_JTAG"
Info: SPI: "coproc_soft_cpu" instantiated intel_espi_slave "SPI"
Info: SRAM: Starting RTL generation for module 'coproc_soft_cpu_SRAM'
Info: SRAM:   Generation command is [exec /home/notforest/intelFPGA_lite/24.1std/quartus/linux64/perl/bin/perl -I /home/notforest/intelFPGA_lite/24.1std/quartus/linux64/perl/lib -I /home/notforest/intelFPGA_lite/24.1std/quartus/sopc_builder/bin/europa -I /home/notforest/intelFPGA_lite/24.1std/quartus/sopc_builder/bin -I /home/notforest/intelFPGA_lite/24.1std/quartus/../ip/altera/sopc_builder_ip/common -I /home/notforest/intelFPGA_lite/24.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/notforest/intelFPGA_lite/24.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=coproc_soft_cpu_SRAM --dir=/tmp/alt0379_4345981790086131766.dir/0004_SRAM_gen/ --quartus_dir=/home/notforest/intelFPGA_lite/24.1std/quartus --vhdl --config=/tmp/alt0379_4345981790086131766.dir/0004_SRAM_gen//coproc_soft_cpu_SRAM_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt0379_4345981790086131766.dir/0004_SRAM_gen/  ]
Info: SRAM: Done RTL generation for module 'coproc_soft_cpu_SRAM'
Info: SRAM: "coproc_soft_cpu" instantiated altera_avalon_onchip_memory2 "SRAM"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "coproc_soft_cpu" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "coproc_soft_cpu" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "coproc_soft_cpu" instantiated altera_reset_controller "rst_controller"
Info: niosv_reset_controller: "Generating: niosv_reset_controller"
Info: hart: "CPU" instantiated intel_niosv_m_unit "hart"
Info: timer_module: "CPU" instantiated intel_niosv_timer_msip "timer_module"
Info: dbg_mod: "CPU" instantiated intel_niosv_dbg_mod "dbg_mod"
Info: Reusing file /home/notforest/Documents/fpga-coprocessor-nios2/src/soft_cpu/coproc_soft_cpu/simulation/submodules/aldec/niosv_ram.sv
Info: Reusing file /home/notforest/Documents/fpga-coprocessor-nios2/src/soft_cpu/coproc_soft_cpu/simulation/submodules/cadence/niosv_ram.sv
Info: Reusing file /home/notforest/Documents/fpga-coprocessor-nios2/src/soft_cpu/coproc_soft_cpu/simulation/submodules/mentor/niosv_ram.sv
Info: Reusing file /home/notforest/Documents/fpga-coprocessor-nios2/src/soft_cpu/coproc_soft_cpu/simulation/submodules/synopsys/niosv_ram.sv
Info: Reusing file /home/notforest/Documents/fpga-coprocessor-nios2/src/soft_cpu/coproc_soft_cpu/simulation/submodules/altera_reset_synchronizer.v
Info: Reusing file /home/notforest/Documents/fpga-coprocessor-nios2/src/soft_cpu/coproc_soft_cpu/simulation/submodules/altera_reset_controller.v
Info: Reusing file /home/notforest/Documents/fpga-coprocessor-nios2/src/soft_cpu/coproc_soft_cpu/simulation/submodules/altera_reset_controller.sdc
Info: irq_mapper: "CPU" instantiated altera_irq_mapper "irq_mapper"
Info: DEBUG_JTAG_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "DEBUG_JTAG_avalon_jtag_slave_translator"
Info: CPU_data_manager_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "CPU_data_manager_agent"
Info: DEBUG_JTAG_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "DEBUG_JTAG_avalon_jtag_slave_agent"
Info: DEBUG_JTAG_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "DEBUG_JTAG_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: CPU_instruction_manager_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "CPU_instruction_manager_wr_limiter"
Info: Reusing file /home/notforest/Documents/fpga-coprocessor-nios2/src/soft_cpu/coproc_soft_cpu/simulation/submodules/altera_avalon_sc_fifo.v
Info: Reusing file /home/notforest/Documents/fpga-coprocessor-nios2/src/soft_cpu/coproc_soft_cpu/simulation/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/notforest/Documents/fpga-coprocessor-nios2/src/soft_cpu/coproc_soft_cpu/simulation/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: niosv_reset_controller: "hart" instantiated intel_niosv_m_unit "niosv_reset_controller"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: coproc_soft_cpu: Done "coproc_soft_cpu" with 27 modules, 202 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=/home/notforest/Documents/fpga-coprocessor-nios2/src/soft_cpu/coproc_soft_cpu/coproc_soft_cpu.spd --output-directory=/home/notforest/Documents/fpga-coprocessor-nios2/src/soft_cpu/coproc_soft_cpu/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=/home/notforest/Documents/fpga-coprocessor-nios2/src/soft_cpu/coproc_soft_cpu/coproc_soft_cpu.spd --output-directory=/home/notforest/Documents/fpga-coprocessor-nios2/src/soft_cpu/coproc_soft_cpu/simulation/ --use-relative-paths=true
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for RIVIERA simulator in /home/notforest/Documents/fpga-coprocessor-nios2/src/soft_cpu/coproc_soft_cpu/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Generating the following file(s) for XCELIUM simulator in /home/notforest/Documents/fpga-coprocessor-nios2/src/soft_cpu/coproc_soft_cpu/simulation/ directory:
Info: 	xcelium/cds.lib
Info: 	xcelium/hdl.var
Info: 	xcelium/xcelium_setup.sh
Info: 	25 .cds.lib files in xcelium/cds_libs/ directory
Info: Generating the following file(s) for MODELSIM simulator in /home/notforest/Documents/fpga-coprocessor-nios2/src/soft_cpu/coproc_soft_cpu/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCSMX simulator in /home/notforest/Documents/fpga-coprocessor-nios2/src/soft_cpu/coproc_soft_cpu/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/notforest/Documents/fpga-coprocessor-nios2/src/soft_cpu/coproc_soft_cpu/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/notforest/Documents/fpga-coprocessor-nios2/src/soft_cpu/coproc_soft_cpu.qsys --synthesis=VHDL --output-directory=/home/notforest/Documents/fpga-coprocessor-nios2/src/soft_cpu/coproc_soft_cpu/synthesis --family="Cyclone IV E" --part=EP4CE6E22C8
Progress: Loading soft_cpu/coproc_soft_cpu.qsys
Progress: Reading input file
Progress: Adding CLK [clock_source 24.1]
Progress: Parameterizing module CLK
Progress: Adding CPU [intel_niosv_m 26.0.0]
Progress: Parameterizing module CPU
Progress: Adding DEBUG_JTAG [altera_avalon_jtag_uart 24.1]
Progress: Parameterizing module DEBUG_JTAG
Progress: Adding SPI [intel_espi_slave 24.1]
Progress: Parameterizing module SPI
Progress: Adding SRAM [altera_avalon_onchip_memory2 24.1]
Progress: Parameterizing module SRAM
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: coproc_soft_cpu.CPU: Properties (associatedClock) have been set on interface reset - in composed mode these are ignored
Warning: coproc_soft_cpu.CPU: Properties (associatedClock) have been set on interface ndm_reset_in - in composed mode these are ignored
Warning: coproc_soft_cpu.CPU: Properties (associatedClock,associatedReset) have been set on interface instruction_manager - in composed mode these are ignored
Warning: coproc_soft_cpu.CPU: Properties (associatedClock,associatedReset) have been set on interface data_manager - in composed mode these are ignored
Info: coproc_soft_cpu.DEBUG_JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: coproc_soft_cpu.CPU: CPU.cpu_ecc_status must be exported, or connected to a matching conduit.
Warning: coproc_soft_cpu.SPI: SPI.pc_conduit must be exported, or connected to a matching conduit.
Warning: coproc_soft_cpu.SPI: SPI.espi_conduit must be exported, or connected to a matching conduit.
Info: coproc_soft_cpu: Generating "coproc_soft_cpu" for QUARTUS_SYNTH
Info: CPU: "coproc_soft_cpu" instantiated intel_niosv_m "CPU"
Info: DEBUG_JTAG: "coproc_soft_cpu" instantiated altera_avalon_jtag_uart "DEBUG_JTAG"
Info: SPI: "coproc_soft_cpu" instantiated intel_espi_slave "SPI"
Info: SRAM: Starting RTL generation for module 'coproc_soft_cpu_SRAM'
Info: SRAM:   Generation command is [exec /home/notforest/intelFPGA_lite/24.1std/quartus/linux64/perl/bin/perl -I /home/notforest/intelFPGA_lite/24.1std/quartus/linux64/perl/lib -I /home/notforest/intelFPGA_lite/24.1std/quartus/sopc_builder/bin/europa -I /home/notforest/intelFPGA_lite/24.1std/quartus/sopc_builder/bin -I /home/notforest/intelFPGA_lite/24.1std/quartus/../ip/altera/sopc_builder_ip/common -I /home/notforest/intelFPGA_lite/24.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/notforest/intelFPGA_lite/24.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=coproc_soft_cpu_SRAM --dir=/tmp/alt0379_4345981790086131766.dir/0027_SRAM_gen/ --quartus_dir=/home/notforest/intelFPGA_lite/24.1std/quartus --verilog --config=/tmp/alt0379_4345981790086131766.dir/0027_SRAM_gen//coproc_soft_cpu_SRAM_component_configuration.pl  --do_build_sim=0  ]
Info: SRAM: Done RTL generation for module 'coproc_soft_cpu_SRAM'
Info: SRAM: "coproc_soft_cpu" instantiated altera_avalon_onchip_memory2 "SRAM"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "coproc_soft_cpu" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "coproc_soft_cpu" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "coproc_soft_cpu" instantiated altera_reset_controller "rst_controller"
Info: niosv_reset_controller: "Generating: niosv_reset_controller"
Info: hart: "CPU" instantiated intel_niosv_m_unit "hart"
Info: timer_module: "CPU" instantiated intel_niosv_timer_msip "timer_module"
Info: dbg_mod: "CPU" instantiated intel_niosv_dbg_mod "dbg_mod"
Info: Reusing file /home/notforest/Documents/fpga-coprocessor-nios2/src/soft_cpu/coproc_soft_cpu/synthesis/submodules/niosv_ram.sv
Info: Reusing file /home/notforest/Documents/fpga-coprocessor-nios2/src/soft_cpu/coproc_soft_cpu/synthesis/submodules/altera_reset_synchronizer.v
Info: Reusing file /home/notforest/Documents/fpga-coprocessor-nios2/src/soft_cpu/coproc_soft_cpu/synthesis/submodules/altera_reset_controller.v
Info: Reusing file /home/notforest/Documents/fpga-coprocessor-nios2/src/soft_cpu/coproc_soft_cpu/synthesis/submodules/altera_reset_controller.sdc
Info: irq_mapper: "CPU" instantiated altera_irq_mapper "irq_mapper"
Info: DEBUG_JTAG_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "DEBUG_JTAG_avalon_jtag_slave_translator"
Info: CPU_data_manager_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "CPU_data_manager_agent"
Info: DEBUG_JTAG_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "DEBUG_JTAG_avalon_jtag_slave_agent"
Info: DEBUG_JTAG_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "DEBUG_JTAG_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: CPU_instruction_manager_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "CPU_instruction_manager_wr_limiter"
Info: Reusing file /home/notforest/Documents/fpga-coprocessor-nios2/src/soft_cpu/coproc_soft_cpu/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file /home/notforest/Documents/fpga-coprocessor-nios2/src/soft_cpu/coproc_soft_cpu/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/notforest/Documents/fpga-coprocessor-nios2/src/soft_cpu/coproc_soft_cpu/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: niosv_reset_controller: "hart" instantiated intel_niosv_m_unit "niosv_reset_controller"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: coproc_soft_cpu: Done "coproc_soft_cpu" with 27 modules, 94 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
