Analysis & Synthesis report for au_filter
Sun May 22 17:14:18 2022
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |au_filter|FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state
 12. State Machine - |au_filter|equalizer:equalizer_inst|state_8000
 13. State Machine - |au_filter|equalizer:equalizer_inst|state_5000
 14. State Machine - |au_filter|equalizer:equalizer_inst|state_3000
 15. State Machine - |au_filter|equalizer:equalizer_inst|state_2000
 16. State Machine - |au_filter|equalizer:equalizer_inst|state_1000
 17. State Machine - |au_filter|equalizer:equalizer_inst|state_600
 18. State Machine - |au_filter|equalizer:equalizer_inst|state_200
 19. State Machine - |au_filter|equalizer:equalizer_inst|state_100
 20. Registers Protected by Synthesis
 21. Registers Removed During Synthesis
 22. Removed Registers Triggering Further Register Optimizations
 23. General Register Statistics
 24. Inverted Register Statistics
 25. Multiplexer Restructuring Statistics (Restructuring Performed)
 26. Source assignments for equalizer:equalizer_inst|rom_iir_100:rom_iir_100_inst|altsyncram:altsyncram_component|altsyncram_phb1:auto_generated
 27. Source assignments for equalizer:equalizer_inst|rom_iir_200:rom_iir_200_inst|altsyncram:altsyncram_component|altsyncram_rhb1:auto_generated
 28. Source assignments for equalizer:equalizer_inst|rom_iir_600:rom_iir_600_inst|altsyncram:altsyncram_component|altsyncram_2ib1:auto_generated
 29. Source assignments for equalizer:equalizer_inst|rom_iir_1000:rom_iir_1000_inst|altsyncram:altsyncram_component|altsyncram_8mb1:auto_generated
 30. Source assignments for equalizer:equalizer_inst|rom_iir_2000:rom_iir_2000_inst|altsyncram:altsyncram_component|altsyncram_rkb1:auto_generated
 31. Source assignments for equalizer:equalizer_inst|rom_iir_3000:rom_iir_3000_inst|altsyncram:altsyncram_component|altsyncram_tkb1:auto_generated
 32. Source assignments for equalizer:equalizer_inst|rom_iir_5000:rom_iir_5000_inst|altsyncram:altsyncram_component|altsyncram_1lb1:auto_generated
 33. Source assignments for equalizer:equalizer_inst|rom_iir_8000:rom_iir_8000_inst|altsyncram:altsyncram_component|altsyncram_7lb1:auto_generated
 34. Source assignments for FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst
 35. Source assignments for FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core
 36. Source assignments for FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2pn3:auto_generated
 37. Source assignments for FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_aaq3:auto_generated
 38. Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component
 39. Parameter Settings for User Entity Instance: i2s:i2s_inst
 40. Parameter Settings for User Entity Instance: equalizer:equalizer_inst|iir:iir_100|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component
 41. Parameter Settings for User Entity Instance: equalizer:equalizer_inst|iir:iir_100|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component
 42. Parameter Settings for User Entity Instance: equalizer:equalizer_inst|rom_iir_100:rom_iir_100_inst|altsyncram:altsyncram_component
 43. Parameter Settings for User Entity Instance: equalizer:equalizer_inst|iir:iir_200|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component
 44. Parameter Settings for User Entity Instance: equalizer:equalizer_inst|iir:iir_200|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component
 45. Parameter Settings for User Entity Instance: equalizer:equalizer_inst|rom_iir_200:rom_iir_200_inst|altsyncram:altsyncram_component
 46. Parameter Settings for User Entity Instance: equalizer:equalizer_inst|iir:iir_600|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component
 47. Parameter Settings for User Entity Instance: equalizer:equalizer_inst|iir:iir_600|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component
 48. Parameter Settings for User Entity Instance: equalizer:equalizer_inst|rom_iir_600:rom_iir_600_inst|altsyncram:altsyncram_component
 49. Parameter Settings for User Entity Instance: equalizer:equalizer_inst|iir:iir_1000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component
 50. Parameter Settings for User Entity Instance: equalizer:equalizer_inst|iir:iir_1000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component
 51. Parameter Settings for User Entity Instance: equalizer:equalizer_inst|rom_iir_1000:rom_iir_1000_inst|altsyncram:altsyncram_component
 52. Parameter Settings for User Entity Instance: equalizer:equalizer_inst|iir:iir_2000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component
 53. Parameter Settings for User Entity Instance: equalizer:equalizer_inst|iir:iir_2000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component
 54. Parameter Settings for User Entity Instance: equalizer:equalizer_inst|rom_iir_2000:rom_iir_2000_inst|altsyncram:altsyncram_component
 55. Parameter Settings for User Entity Instance: equalizer:equalizer_inst|iir:iir_3000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component
 56. Parameter Settings for User Entity Instance: equalizer:equalizer_inst|iir:iir_3000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component
 57. Parameter Settings for User Entity Instance: equalizer:equalizer_inst|rom_iir_3000:rom_iir_3000_inst|altsyncram:altsyncram_component
 58. Parameter Settings for User Entity Instance: equalizer:equalizer_inst|iir:iir_5000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component
 59. Parameter Settings for User Entity Instance: equalizer:equalizer_inst|iir:iir_5000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component
 60. Parameter Settings for User Entity Instance: equalizer:equalizer_inst|rom_iir_5000:rom_iir_5000_inst|altsyncram:altsyncram_component
 61. Parameter Settings for User Entity Instance: equalizer:equalizer_inst|iir:iir_8000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component
 62. Parameter Settings for User Entity Instance: equalizer:equalizer_inst|iir:iir_8000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component
 63. Parameter Settings for User Entity Instance: equalizer:equalizer_inst|rom_iir_8000:rom_iir_8000_inst|altsyncram:altsyncram_component
 64. Parameter Settings for User Entity Instance: FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst
 65. Parameter Settings for User Entity Instance: FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
 66. Parameter Settings for User Entity Instance: FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
 67. Parameter Settings for User Entity Instance: FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread
 68. Parameter Settings for User Entity Instance: FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute
 69. Parameter Settings for User Entity Instance: FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16
 70. Parameter Settings for User Entity Instance: FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_17
 71. Parameter Settings for User Entity Instance: FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_13
 72. Parameter Settings for User Entity Instance: FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14
 73. Parameter Settings for User Entity Instance: FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_14
 74. Parameter Settings for User Entity Instance: FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem
 75. Parameter Settings for User Entity Instance: FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm0_lutmem_dmem
 76. Parameter Settings for User Entity Instance: FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component
 77. Parameter Settings for User Entity Instance: FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component
 78. Parameter Settings for User Entity Instance: FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk
 79. Parameter Settings for Inferred Entity Instance: equalizer:equalizer_inst|iir:iir_8000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component|mult_v8n:auto_generated|alt_mac_mult:mac_mult3
 80. Parameter Settings for Inferred Entity Instance: equalizer:equalizer_inst|iir:iir_8000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component|mult_v8n:auto_generated|alt_mac_out:mac_out4
 81. Parameter Settings for Inferred Entity Instance: equalizer:equalizer_inst|iir:iir_8000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|alt_mac_mult:mac_mult3
 82. Parameter Settings for Inferred Entity Instance: equalizer:equalizer_inst|iir:iir_8000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|alt_mac_out:mac_out4
 83. Parameter Settings for Inferred Entity Instance: equalizer:equalizer_inst|iir:iir_5000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component|mult_v8n:auto_generated|alt_mac_mult:mac_mult3
 84. Parameter Settings for Inferred Entity Instance: equalizer:equalizer_inst|iir:iir_5000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component|mult_v8n:auto_generated|alt_mac_out:mac_out4
 85. Parameter Settings for Inferred Entity Instance: equalizer:equalizer_inst|iir:iir_5000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|alt_mac_mult:mac_mult3
 86. Parameter Settings for Inferred Entity Instance: equalizer:equalizer_inst|iir:iir_5000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|alt_mac_out:mac_out4
 87. Parameter Settings for Inferred Entity Instance: equalizer:equalizer_inst|iir:iir_3000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component|mult_v8n:auto_generated|alt_mac_mult:mac_mult3
 88. Parameter Settings for Inferred Entity Instance: equalizer:equalizer_inst|iir:iir_3000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component|mult_v8n:auto_generated|alt_mac_out:mac_out4
 89. Parameter Settings for Inferred Entity Instance: equalizer:equalizer_inst|iir:iir_3000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|alt_mac_mult:mac_mult3
 90. Parameter Settings for Inferred Entity Instance: equalizer:equalizer_inst|iir:iir_3000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|alt_mac_out:mac_out4
 91. Parameter Settings for Inferred Entity Instance: equalizer:equalizer_inst|iir:iir_2000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|alt_mac_mult:mac_mult3
 92. Parameter Settings for Inferred Entity Instance: equalizer:equalizer_inst|iir:iir_2000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|alt_mac_out:mac_out4
 93. Parameter Settings for Inferred Entity Instance: equalizer:equalizer_inst|iir:iir_1000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|alt_mac_mult:mac_mult3
 94. Parameter Settings for Inferred Entity Instance: equalizer:equalizer_inst|iir:iir_1000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|alt_mac_out:mac_out4
 95. Parameter Settings for Inferred Entity Instance: equalizer:equalizer_inst|iir:iir_600|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|alt_mac_mult:mac_mult3
 96. Parameter Settings for Inferred Entity Instance: equalizer:equalizer_inst|iir:iir_600|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|alt_mac_out:mac_out4
 97. Parameter Settings for Inferred Entity Instance: equalizer:equalizer_inst|iir:iir_200|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|alt_mac_mult:mac_mult3
 98. Parameter Settings for Inferred Entity Instance: equalizer:equalizer_inst|iir:iir_200|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|alt_mac_out:mac_out4
 99. Parameter Settings for Inferred Entity Instance: equalizer:equalizer_inst|iir:iir_100|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|alt_mac_mult:mac_mult3
100. Parameter Settings for Inferred Entity Instance: equalizer:equalizer_inst|iir:iir_100|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|alt_mac_out:mac_out4
101. altpll Parameter Settings by Entity Instance
102. lpm_mult Parameter Settings by Entity Instance
103. altsyncram Parameter Settings by Entity Instance
104. Port Connectivity Checks: "FirIP:FirIP_inst|fir:fir_inst"
105. Port Connectivity Checks: "FirIP:FirIP_inst"
106. Port Connectivity Checks: "equalizer:equalizer_inst|iir:iir_5000"
107. Port Connectivity Checks: "equalizer:equalizer_inst|iir:iir_3000"
108. Port Connectivity Checks: "equalizer:equalizer_inst|iir:iir_2000"
109. Port Connectivity Checks: "equalizer:equalizer_inst|iir:iir_1000"
110. Port Connectivity Checks: "equalizer:equalizer_inst|iir:iir_600"
111. Port Connectivity Checks: "equalizer:equalizer_inst|iir:iir_200"
112. Port Connectivity Checks: "equalizer:equalizer_inst|iir:iir_100"
113. Port Connectivity Checks: "equalizer:equalizer_inst"
114. Port Connectivity Checks: "i2s:i2s_inst"
115. Port Connectivity Checks: "pll:pll_inst"
116. Post-Synthesis Netlist Statistics for Top Partition
117. Elapsed Time Per Partition
118. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun May 22 17:14:17 2022       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; au_filter                                   ;
; Top-level Entity Name              ; au_filter                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 10,622                                      ;
;     Total combinational functions  ; 6,348                                       ;
;     Dedicated logic registers      ; 6,336                                       ;
; Total registers                    ; 6336                                        ;
; Total pins                         ; 36                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 15,150                                      ;
; Embedded Multiplier 9-bit elements ; 46                                          ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; au_filter          ; au_filter          ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.3%      ;
;     Processor 3            ;   0.3%      ;
;     Processor 4            ;   0.3%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                           ;
+----------------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                               ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                               ; Library ;
+----------------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------+
; ../rtl/i2s/i2s.v                                               ; yes             ; User Verilog HDL File                  ; D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/i2s/i2s.v                                                      ;         ;
; ipcore/fir/fir.v                                               ; yes             ; User Wizard-Generated File             ; D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir.v                                               ; fir     ;
; ipcore/fir/fir/dspba_library_package.vhd                       ; yes             ; User VHDL File                         ; D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/dspba_library_package.vhd                       ; fir     ;
; ipcore/fir/fir/dspba_library.vhd                               ; yes             ; User VHDL File                         ; D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/dspba_library.vhd                               ; fir     ;
; ipcore/fir/fir/auk_dspip_math_pkg_hpfir.vhd                    ; yes             ; User VHDL File                         ; D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/auk_dspip_math_pkg_hpfir.vhd                    ; fir     ;
; ipcore/fir/fir/auk_dspip_lib_pkg_hpfir.vhd                     ; yes             ; User VHDL File                         ; D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/auk_dspip_lib_pkg_hpfir.vhd                     ; fir     ;
; ipcore/fir/fir/auk_dspip_avalon_streaming_controller_hpfir.vhd ; yes             ; User VHDL File                         ; D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/auk_dspip_avalon_streaming_controller_hpfir.vhd ; fir     ;
; ipcore/fir/fir/auk_dspip_avalon_streaming_sink_hpfir.vhd       ; yes             ; User VHDL File                         ; D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/auk_dspip_avalon_streaming_sink_hpfir.vhd       ; fir     ;
; ipcore/fir/fir/auk_dspip_avalon_streaming_source_hpfir.vhd     ; yes             ; User VHDL File                         ; D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/auk_dspip_avalon_streaming_source_hpfir.vhd     ; fir     ;
; ipcore/fir/fir/auk_dspip_roundsat_hpfir.vhd                    ; yes             ; User VHDL File                         ; D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/auk_dspip_roundsat_hpfir.vhd                    ; fir     ;
; ipcore/fir/fir/fir_0002_rtl_core.vhd                           ; yes             ; User VHDL File                         ; D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/fir_0002_rtl_core.vhd                           ; fir     ;
; ipcore/fir/fir/fir_0002_ast.vhd                                ; yes             ; User VHDL File                         ; D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/fir_0002_ast.vhd                                ; fir     ;
; ipcore/fir/fir/fir_0002.vhd                                    ; yes             ; User VHDL File                         ; D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/fir_0002.vhd                                    ; fir     ;
; ../rtl/fliter/filter.v                                         ; yes             ; User Verilog HDL File                  ; D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/fliter/filter.v                                                ;         ;
; ../rtl/au_filter.v                                             ; yes             ; User Verilog HDL File                  ; D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v                                                    ;         ;
; ipcore/rom_iir_1000/rom_iir_1000.v                             ; yes             ; User Wizard-Generated File             ; D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_1000/rom_iir_1000.v                             ;         ;
; ../rtl/eq/equalizer.v                                          ; yes             ; User Verilog HDL File                  ; D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/equalizer.v                                                 ;         ;
; ../rtl/eq/iir_filter/iir.v                                     ; yes             ; User Verilog HDL File                  ; D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/iir_filter/iir.v                                            ;         ;
; ipcore/my_lpm_mult/my_lpm_mult.v                               ; yes             ; User Wizard-Generated File             ; D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/my_lpm_mult/my_lpm_mult.v                               ;         ;
; ipcore/my_lpm_mult28in/my_lpm_mult28in.v                       ; yes             ; User Wizard-Generated File             ; D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/my_lpm_mult28in/my_lpm_mult28in.v                       ;         ;
; ipcore/pll/pll.v                                               ; yes             ; User Wizard-Generated File             ; D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/pll/pll.v                                               ;         ;
; ipcore/rom_iir_100/rom_iir_100.v                               ; yes             ; User Wizard-Generated File             ; D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_100/rom_iir_100.v                               ;         ;
; ipcore/rom_iir_200/rom_iir_200.v                               ; yes             ; User Wizard-Generated File             ; D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_200/rom_iir_200.v                               ;         ;
; ipcore/rom_iir_600/rom_iir_600.v                               ; yes             ; User Wizard-Generated File             ; D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_600/rom_iir_600.v                               ;         ;
; ipcore/rom_iir_2000/rom_iir_2000.v                             ; yes             ; User Wizard-Generated File             ; D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_2000/rom_iir_2000.v                             ;         ;
; ipcore/rom_iir_3000/rom_iir_3000.v                             ; yes             ; User Wizard-Generated File             ; D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_3000/rom_iir_3000.v                             ;         ;
; ipcore/rom_iir_5000/rom_iir_5000.v                             ; yes             ; User Wizard-Generated File             ; D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_5000/rom_iir_5000.v                             ;         ;
; ipcore/rom_iir_8000/rom_iir_8000.v                             ; yes             ; User Wizard-Generated File             ; D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_8000/rom_iir_8000.v                             ;         ;
; altpll.tdf                                                     ; yes             ; Megafunction                           ; d:/qq/quartus_17_1/quartus/libraries/megafunctions/altpll.tdf                                                              ;         ;
; aglobal171.inc                                                 ; yes             ; Megafunction                           ; d:/qq/quartus_17_1/quartus/libraries/megafunctions/aglobal171.inc                                                          ;         ;
; stratix_pll.inc                                                ; yes             ; Megafunction                           ; d:/qq/quartus_17_1/quartus/libraries/megafunctions/stratix_pll.inc                                                         ;         ;
; stratixii_pll.inc                                              ; yes             ; Megafunction                           ; d:/qq/quartus_17_1/quartus/libraries/megafunctions/stratixii_pll.inc                                                       ;         ;
; cycloneii_pll.inc                                              ; yes             ; Megafunction                           ; d:/qq/quartus_17_1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                       ;         ;
; db/pll_altpll2.v                                               ; yes             ; Auto-Generated Megafunction            ; D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/pll_altpll2.v                                               ;         ;
; lpm_mult.tdf                                                   ; yes             ; Megafunction                           ; d:/qq/quartus_17_1/quartus/libraries/megafunctions/lpm_mult.tdf                                                            ;         ;
; lpm_add_sub.inc                                                ; yes             ; Megafunction                           ; d:/qq/quartus_17_1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                         ;         ;
; multcore.inc                                                   ; yes             ; Megafunction                           ; d:/qq/quartus_17_1/quartus/libraries/megafunctions/multcore.inc                                                            ;         ;
; bypassff.inc                                                   ; yes             ; Megafunction                           ; d:/qq/quartus_17_1/quartus/libraries/megafunctions/bypassff.inc                                                            ;         ;
; altshift.inc                                                   ; yes             ; Megafunction                           ; d:/qq/quartus_17_1/quartus/libraries/megafunctions/altshift.inc                                                            ;         ;
; db/mult_l8n.tdf                                                ; yes             ; Auto-Generated Megafunction            ; D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_l8n.tdf                                                ;         ;
; db/mult_v8n.tdf                                                ; yes             ; Auto-Generated Megafunction            ; D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_v8n.tdf                                                ;         ;
; altsyncram.tdf                                                 ; yes             ; Megafunction                           ; d:/qq/quartus_17_1/quartus/libraries/megafunctions/altsyncram.tdf                                                          ;         ;
; stratix_ram_block.inc                                          ; yes             ; Megafunction                           ; d:/qq/quartus_17_1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                   ;         ;
; lpm_mux.inc                                                    ; yes             ; Megafunction                           ; d:/qq/quartus_17_1/quartus/libraries/megafunctions/lpm_mux.inc                                                             ;         ;
; lpm_decode.inc                                                 ; yes             ; Megafunction                           ; d:/qq/quartus_17_1/quartus/libraries/megafunctions/lpm_decode.inc                                                          ;         ;
; a_rdenreg.inc                                                  ; yes             ; Megafunction                           ; d:/qq/quartus_17_1/quartus/libraries/megafunctions/a_rdenreg.inc                                                           ;         ;
; altrom.inc                                                     ; yes             ; Megafunction                           ; d:/qq/quartus_17_1/quartus/libraries/megafunctions/altrom.inc                                                              ;         ;
; altram.inc                                                     ; yes             ; Megafunction                           ; d:/qq/quartus_17_1/quartus/libraries/megafunctions/altram.inc                                                              ;         ;
; altdpram.inc                                                   ; yes             ; Megafunction                           ; d:/qq/quartus_17_1/quartus/libraries/megafunctions/altdpram.inc                                                            ;         ;
; db/altsyncram_phb1.tdf                                         ; yes             ; Auto-Generated Megafunction            ; D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/altsyncram_phb1.tdf                                         ;         ;
; ipcore/rom_iir_100/coe100.mif                                  ; yes             ; Auto-Found Memory Initialization File  ; D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_100/coe100.mif                                  ;         ;
; db/altsyncram_rhb1.tdf                                         ; yes             ; Auto-Generated Megafunction            ; D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/altsyncram_rhb1.tdf                                         ;         ;
; ipcore/rom_iir_200/coe200.mif                                  ; yes             ; Auto-Found Memory Initialization File  ; D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_200/coe200.mif                                  ;         ;
; db/altsyncram_2ib1.tdf                                         ; yes             ; Auto-Generated Megafunction            ; D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/altsyncram_2ib1.tdf                                         ;         ;
; ipcore/rom_iir_600/coe500.mif                                  ; yes             ; Auto-Found Memory Initialization File  ; D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_600/coe500.mif                                  ;         ;
; db/altsyncram_8mb1.tdf                                         ; yes             ; Auto-Generated Megafunction            ; D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/altsyncram_8mb1.tdf                                         ;         ;
; ipcore/rom_iir_1000/coe1000.mif                                ; yes             ; Auto-Found Memory Initialization File  ; D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_1000/coe1000.mif                                ;         ;
; db/altsyncram_rkb1.tdf                                         ; yes             ; Auto-Generated Megafunction            ; D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/altsyncram_rkb1.tdf                                         ;         ;
; ipcore/rom_iir_2000/coe2000.mif                                ; yes             ; Auto-Found Memory Initialization File  ; D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_2000/coe2000.mif                                ;         ;
; db/altsyncram_tkb1.tdf                                         ; yes             ; Auto-Generated Megafunction            ; D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/altsyncram_tkb1.tdf                                         ;         ;
; ipcore/rom_iir_3000/coe3000.mif                                ; yes             ; Auto-Found Memory Initialization File  ; D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_3000/coe3000.mif                                ;         ;
; db/altsyncram_1lb1.tdf                                         ; yes             ; Auto-Generated Megafunction            ; D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/altsyncram_1lb1.tdf                                         ;         ;
; ipcore/rom_iir_5000/coe5000.mif                                ; yes             ; Auto-Found Memory Initialization File  ; D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_5000/coe5000.mif                                ;         ;
; db/altsyncram_7lb1.tdf                                         ; yes             ; Auto-Generated Megafunction            ; D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/altsyncram_7lb1.tdf                                         ;         ;
; ipcore/rom_iir_8000/coe8000.mif                                ; yes             ; Auto-Found Memory Initialization File  ; D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_8000/coe8000.mif                                ;         ;
; db/altsyncram_2pn3.tdf                                         ; yes             ; Auto-Generated Megafunction            ; D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/altsyncram_2pn3.tdf                                         ;         ;
; db/altsyncram_aaq3.tdf                                         ; yes             ; Auto-Generated Megafunction            ; D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/altsyncram_aaq3.tdf                                         ;         ;
; db/mult_lcu.tdf                                                ; yes             ; Auto-Generated Megafunction            ; D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_lcu.tdf                                                ;         ;
; db/mult_9eu.tdf                                                ; yes             ; Auto-Generated Megafunction            ; D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_9eu.tdf                                                ;         ;
; alt_mac_mult.tdf                                               ; yes             ; Megafunction                           ; d:/qq/quartus_17_1/quartus/libraries/megafunctions/alt_mac_mult.tdf                                                        ;         ;
; lpm_mult.inc                                                   ; yes             ; Megafunction                           ; d:/qq/quartus_17_1/quartus/libraries/megafunctions/lpm_mult.inc                                                            ;         ;
; db/mac_mult_m9h1.tdf                                           ; yes             ; Auto-Generated Megafunction            ; D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mac_mult_m9h1.tdf                                           ;         ;
; db/mult_ggo.tdf                                                ; yes             ; Auto-Generated Megafunction            ; D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_ggo.tdf                                                ;         ;
; alt_mac_out.tdf                                                ; yes             ; Megafunction                           ; d:/qq/quartus_17_1/quartus/libraries/megafunctions/alt_mac_out.tdf                                                         ;         ;
; alt_zaccum.inc                                                 ; yes             ; Megafunction                           ; d:/qq/quartus_17_1/quartus/libraries/megafunctions/alt_zaccum.inc                                                          ;         ;
; db/mac_out_4s82.tdf                                            ; yes             ; Auto-Generated Megafunction            ; D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mac_out_4s82.tdf                                            ;         ;
; db/mac_mult_58h1.tdf                                           ; yes             ; Auto-Generated Megafunction            ; D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mac_mult_58h1.tdf                                           ;         ;
; db/mult_veo.tdf                                                ; yes             ; Auto-Generated Megafunction            ; D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_veo.tdf                                                ;         ;
; db/mac_out_qr82.tdf                                            ; yes             ; Auto-Generated Megafunction            ; D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mac_out_qr82.tdf                                            ;         ;
+----------------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 10,622        ;
;                                             ;               ;
; Total combinational functions               ; 6348          ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 1921          ;
;     -- 3 input functions                    ; 3031          ;
;     -- <=2 input functions                  ; 1396          ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 3485          ;
;     -- arithmetic mode                      ; 2863          ;
;                                             ;               ;
; Total registers                             ; 6336          ;
;     -- Dedicated logic registers            ; 6336          ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 36            ;
; Total memory bits                           ; 15150         ;
;                                             ;               ;
; Embedded Multiplier 9-bit elements          ; 46            ;
;                                             ;               ;
; Total PLLs                                  ; 1             ;
;     -- PLLs                                 ; 1             ;
;                                             ;               ;
; Maximum fan-out node                        ; sys_rst~input ;
; Maximum fan-out                             ; 6489          ;
; Total fan-out                               ; 45111         ;
; Average fan-out                             ; 3.48          ;
+---------------------------------------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+
; Compilation Hierarchy Node                                          ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                 ; Entity Name                             ; Library Name ;
+---------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+
; |au_filter                                                          ; 6348 (31)           ; 6336 (78)                 ; 15150       ; 46           ; 0       ; 23        ; 36   ; 0            ; |au_filter                                                                                                                                                                                                          ; au_filter                               ; work         ;
;    |FirIP:FirIP_inst|                                               ; 161 (0)             ; 277 (0)                   ; 5120        ; 4            ; 0       ; 2         ; 0    ; 0            ; |au_filter|FirIP:FirIP_inst                                                                                                                                                                                         ; FirIP                                   ; work         ;
;       |fir:fir_inst|                                                ; 161 (0)             ; 277 (0)                   ; 5120        ; 4            ; 0       ; 2         ; 0    ; 0            ; |au_filter|FirIP:FirIP_inst|fir:fir_inst                                                                                                                                                                            ; fir                                     ; fir          ;
;          |fir_0002:fir_inst|                                        ; 161 (0)             ; 277 (0)                   ; 5120        ; 4            ; 0       ; 2         ; 0    ; 0            ; |au_filter|FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst                                                                                                                                                          ; fir_0002                                ; fir          ;
;             |fir_0002_ast:fir_0002_ast_inst|                        ; 161 (0)             ; 277 (0)                   ; 5120        ; 4            ; 0       ; 2         ; 0    ; 0            ; |au_filter|FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst                                                                                                                           ; fir_0002_ast                            ; fir          ;
;                |auk_dspip_avalon_streaming_source_hpfir:source|     ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                            ; auk_dspip_avalon_streaming_source_hpfir ; fir          ;
;                |fir_0002_rtl_core:\real_passthrough:hpfircore_core| ; 161 (161)           ; 268 (160)                 ; 5120        ; 4            ; 0       ; 2         ; 0    ; 0            ; |au_filter|FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core                                                                        ; fir_0002_rtl_core                       ; fir          ;
;                   |altsyncram:u0_m0_wo0_cm0_lutmem_dmem|            ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm0_lutmem_dmem                                   ; altsyncram                              ; work         ;
;                      |altsyncram_aaq3:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_aaq3:auto_generated    ; altsyncram_aaq3                         ; work         ;
;                   |altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|          ; 0 (0)               ; 0 (0)                     ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem                                 ; altsyncram                              ; work         ;
;                      |altsyncram_2pn3:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2pn3:auto_generated  ; altsyncram_2pn3                         ; work         ;
;                   |dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_14|    ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_14                           ; dspba_delay                             ; fir          ;
;                   |dspba_delay:d_u0_m0_wo0_compute_q_16|            ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16                                   ; dspba_delay                             ; fir          ;
;                   |dspba_delay:d_u0_m0_wo0_compute_q_17|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_17                                   ; dspba_delay                             ; fir          ;
;                   |dspba_delay:d_u0_m0_wo0_memread_q_13|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_13                                   ; dspba_delay                             ; fir          ;
;                   |dspba_delay:d_xIn_0_14|                          ; 0 (0)               ; 96 (96)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14                                                 ; dspba_delay                             ; fir          ;
;                   |dspba_delay:u0_m0_wo0_compute|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute                                          ; dspba_delay                             ; fir          ;
;                   |dspba_delay:u0_m0_wo0_memread|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread                                          ; dspba_delay                             ; fir          ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|  ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |au_filter|FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component                         ; lpm_mult                                ; work         ;
;                      |mult_9eu:auto_generated|                      ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |au_filter|FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated ; mult_9eu                                ; work         ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|  ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |au_filter|FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component                         ; lpm_mult                                ; work         ;
;                      |mult_lcu:auto_generated|                      ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |au_filter|FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated ; mult_lcu                                ; work         ;
;    |equalizer:equalizer_inst|                                       ; 6143 (361)          ; 5922 (404)                ; 10030       ; 42           ; 0       ; 21        ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst                                                                                                                                                                                 ; equalizer                               ; work         ;
;       |iir:iir_1000|                                                ; 639 (438)           ; 695 (695)                 ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_1000                                                                                                                                                                    ; iir                                     ; work         ;
;          |my_lpm_mult28in:my_lpm_mult28in_inst|                     ; 36 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_1000|my_lpm_mult28in:my_lpm_mult28in_inst                                                                                                                               ; my_lpm_mult28in                         ; work         ;
;             |lpm_mult:lpm_mult_component|                           ; 36 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_1000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component                                                                                                   ; lpm_mult                                ; work         ;
;                |mult_v8n:auto_generated|                            ; 36 (36)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_1000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component|mult_v8n:auto_generated                                                                           ; mult_v8n                                ; work         ;
;          |my_lpm_mult:my_lpm_mult_inst|                             ; 165 (0)             ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_1000|my_lpm_mult:my_lpm_mult_inst                                                                                                                                       ; my_lpm_mult                             ; work         ;
;             |lpm_mult:lpm_mult_component|                           ; 165 (0)             ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_1000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component                                                                                                           ; lpm_mult                                ; work         ;
;                |mult_l8n:auto_generated|                            ; 165 (30)            ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_1000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated                                                                                   ; mult_l8n                                ; work         ;
;                   |alt_mac_mult:mac_mult3|                          ; 135 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_1000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|alt_mac_mult:mac_mult3                                                            ; alt_mac_mult                            ; work         ;
;                      |mac_mult_58h1:auto_generated|                 ; 135 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_1000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|alt_mac_mult:mac_mult3|mac_mult_58h1:auto_generated                               ; mac_mult_58h1                           ; work         ;
;                         |mult_veo:mult1|                            ; 135 (135)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_1000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|alt_mac_mult:mac_mult3|mac_mult_58h1:auto_generated|mult_veo:mult1                ; mult_veo                                ; work         ;
;       |iir:iir_100|                                                 ; 634 (433)           ; 689 (689)                 ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_100                                                                                                                                                                     ; iir                                     ; work         ;
;          |my_lpm_mult28in:my_lpm_mult28in_inst|                     ; 36 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_100|my_lpm_mult28in:my_lpm_mult28in_inst                                                                                                                                ; my_lpm_mult28in                         ; work         ;
;             |lpm_mult:lpm_mult_component|                           ; 36 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_100|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component                                                                                                    ; lpm_mult                                ; work         ;
;                |mult_v8n:auto_generated|                            ; 36 (36)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_100|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component|mult_v8n:auto_generated                                                                            ; mult_v8n                                ; work         ;
;          |my_lpm_mult:my_lpm_mult_inst|                             ; 165 (0)             ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_100|my_lpm_mult:my_lpm_mult_inst                                                                                                                                        ; my_lpm_mult                             ; work         ;
;             |lpm_mult:lpm_mult_component|                           ; 165 (0)             ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_100|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component                                                                                                            ; lpm_mult                                ; work         ;
;                |mult_l8n:auto_generated|                            ; 165 (30)            ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_100|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated                                                                                    ; mult_l8n                                ; work         ;
;                   |alt_mac_mult:mac_mult3|                          ; 135 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_100|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|alt_mac_mult:mac_mult3                                                             ; alt_mac_mult                            ; work         ;
;                      |mac_mult_58h1:auto_generated|                 ; 135 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_100|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|alt_mac_mult:mac_mult3|mac_mult_58h1:auto_generated                                ; mac_mult_58h1                           ; work         ;
;                         |mult_veo:mult1|                            ; 135 (135)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_100|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|alt_mac_mult:mac_mult3|mac_mult_58h1:auto_generated|mult_veo:mult1                 ; mult_veo                                ; work         ;
;       |iir:iir_2000|                                                ; 634 (433)           ; 689 (689)                 ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_2000                                                                                                                                                                    ; iir                                     ; work         ;
;          |my_lpm_mult28in:my_lpm_mult28in_inst|                     ; 36 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_2000|my_lpm_mult28in:my_lpm_mult28in_inst                                                                                                                               ; my_lpm_mult28in                         ; work         ;
;             |lpm_mult:lpm_mult_component|                           ; 36 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_2000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component                                                                                                   ; lpm_mult                                ; work         ;
;                |mult_v8n:auto_generated|                            ; 36 (36)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_2000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component|mult_v8n:auto_generated                                                                           ; mult_v8n                                ; work         ;
;          |my_lpm_mult:my_lpm_mult_inst|                             ; 165 (0)             ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_2000|my_lpm_mult:my_lpm_mult_inst                                                                                                                                       ; my_lpm_mult                             ; work         ;
;             |lpm_mult:lpm_mult_component|                           ; 165 (0)             ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_2000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component                                                                                                           ; lpm_mult                                ; work         ;
;                |mult_l8n:auto_generated|                            ; 165 (30)            ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_2000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated                                                                                   ; mult_l8n                                ; work         ;
;                   |alt_mac_mult:mac_mult3|                          ; 135 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_2000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|alt_mac_mult:mac_mult3                                                            ; alt_mac_mult                            ; work         ;
;                      |mac_mult_58h1:auto_generated|                 ; 135 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_2000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|alt_mac_mult:mac_mult3|mac_mult_58h1:auto_generated                               ; mac_mult_58h1                           ; work         ;
;                         |mult_veo:mult1|                            ; 135 (135)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_2000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|alt_mac_mult:mac_mult3|mac_mult_58h1:auto_generated|mult_veo:mult1                ; mult_veo                                ; work         ;
;       |iir:iir_200|                                                 ; 634 (433)           ; 689 (689)                 ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_200                                                                                                                                                                     ; iir                                     ; work         ;
;          |my_lpm_mult28in:my_lpm_mult28in_inst|                     ; 36 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_200|my_lpm_mult28in:my_lpm_mult28in_inst                                                                                                                                ; my_lpm_mult28in                         ; work         ;
;             |lpm_mult:lpm_mult_component|                           ; 36 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_200|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component                                                                                                    ; lpm_mult                                ; work         ;
;                |mult_v8n:auto_generated|                            ; 36 (36)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_200|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component|mult_v8n:auto_generated                                                                            ; mult_v8n                                ; work         ;
;          |my_lpm_mult:my_lpm_mult_inst|                             ; 165 (0)             ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_200|my_lpm_mult:my_lpm_mult_inst                                                                                                                                        ; my_lpm_mult                             ; work         ;
;             |lpm_mult:lpm_mult_component|                           ; 165 (0)             ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_200|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component                                                                                                            ; lpm_mult                                ; work         ;
;                |mult_l8n:auto_generated|                            ; 165 (30)            ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_200|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated                                                                                    ; mult_l8n                                ; work         ;
;                   |alt_mac_mult:mac_mult3|                          ; 135 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_200|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|alt_mac_mult:mac_mult3                                                             ; alt_mac_mult                            ; work         ;
;                      |mac_mult_58h1:auto_generated|                 ; 135 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_200|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|alt_mac_mult:mac_mult3|mac_mult_58h1:auto_generated                                ; mac_mult_58h1                           ; work         ;
;                         |mult_veo:mult1|                            ; 135 (135)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_200|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|alt_mac_mult:mac_mult3|mac_mult_58h1:auto_generated|mult_veo:mult1                 ; mult_veo                                ; work         ;
;       |iir:iir_3000|                                                ; 868 (435)           ; 689 (689)                 ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_3000                                                                                                                                                                    ; iir                                     ; work         ;
;          |my_lpm_mult28in:my_lpm_mult28in_inst|                     ; 268 (0)             ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_3000|my_lpm_mult28in:my_lpm_mult28in_inst                                                                                                                               ; my_lpm_mult28in                         ; work         ;
;             |lpm_mult:lpm_mult_component|                           ; 268 (0)             ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_3000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component                                                                                                   ; lpm_mult                                ; work         ;
;                |mult_v8n:auto_generated|                            ; 268 (36)            ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_3000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component|mult_v8n:auto_generated                                                                           ; mult_v8n                                ; work         ;
;                   |alt_mac_mult:mac_mult3|                          ; 232 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_3000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component|mult_v8n:auto_generated|alt_mac_mult:mac_mult3                                                    ; alt_mac_mult                            ; work         ;
;                      |mac_mult_m9h1:auto_generated|                 ; 232 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_3000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component|mult_v8n:auto_generated|alt_mac_mult:mac_mult3|mac_mult_m9h1:auto_generated                       ; mac_mult_m9h1                           ; work         ;
;                         |mult_ggo:mult1|                            ; 232 (232)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_3000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component|mult_v8n:auto_generated|alt_mac_mult:mac_mult3|mac_mult_m9h1:auto_generated|mult_ggo:mult1        ; mult_ggo                                ; work         ;
;          |my_lpm_mult:my_lpm_mult_inst|                             ; 165 (0)             ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_3000|my_lpm_mult:my_lpm_mult_inst                                                                                                                                       ; my_lpm_mult                             ; work         ;
;             |lpm_mult:lpm_mult_component|                           ; 165 (0)             ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_3000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component                                                                                                           ; lpm_mult                                ; work         ;
;                |mult_l8n:auto_generated|                            ; 165 (30)            ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_3000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated                                                                                   ; mult_l8n                                ; work         ;
;                   |alt_mac_mult:mac_mult3|                          ; 135 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_3000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|alt_mac_mult:mac_mult3                                                            ; alt_mac_mult                            ; work         ;
;                      |mac_mult_58h1:auto_generated|                 ; 135 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_3000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|alt_mac_mult:mac_mult3|mac_mult_58h1:auto_generated                               ; mac_mult_58h1                           ; work         ;
;                         |mult_veo:mult1|                            ; 135 (135)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_3000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|alt_mac_mult:mac_mult3|mac_mult_58h1:auto_generated|mult_veo:mult1                ; mult_veo                                ; work         ;
;       |iir:iir_5000|                                                ; 868 (435)           ; 689 (689)                 ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_5000                                                                                                                                                                    ; iir                                     ; work         ;
;          |my_lpm_mult28in:my_lpm_mult28in_inst|                     ; 268 (0)             ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_5000|my_lpm_mult28in:my_lpm_mult28in_inst                                                                                                                               ; my_lpm_mult28in                         ; work         ;
;             |lpm_mult:lpm_mult_component|                           ; 268 (0)             ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_5000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component                                                                                                   ; lpm_mult                                ; work         ;
;                |mult_v8n:auto_generated|                            ; 268 (36)            ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_5000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component|mult_v8n:auto_generated                                                                           ; mult_v8n                                ; work         ;
;                   |alt_mac_mult:mac_mult3|                          ; 232 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_5000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component|mult_v8n:auto_generated|alt_mac_mult:mac_mult3                                                    ; alt_mac_mult                            ; work         ;
;                      |mac_mult_m9h1:auto_generated|                 ; 232 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_5000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component|mult_v8n:auto_generated|alt_mac_mult:mac_mult3|mac_mult_m9h1:auto_generated                       ; mac_mult_m9h1                           ; work         ;
;                         |mult_ggo:mult1|                            ; 232 (232)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_5000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component|mult_v8n:auto_generated|alt_mac_mult:mac_mult3|mac_mult_m9h1:auto_generated|mult_ggo:mult1        ; mult_ggo                                ; work         ;
;          |my_lpm_mult:my_lpm_mult_inst|                             ; 165 (0)             ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_5000|my_lpm_mult:my_lpm_mult_inst                                                                                                                                       ; my_lpm_mult                             ; work         ;
;             |lpm_mult:lpm_mult_component|                           ; 165 (0)             ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_5000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component                                                                                                           ; lpm_mult                                ; work         ;
;                |mult_l8n:auto_generated|                            ; 165 (30)            ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_5000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated                                                                                   ; mult_l8n                                ; work         ;
;                   |alt_mac_mult:mac_mult3|                          ; 135 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_5000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|alt_mac_mult:mac_mult3                                                            ; alt_mac_mult                            ; work         ;
;                      |mac_mult_58h1:auto_generated|                 ; 135 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_5000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|alt_mac_mult:mac_mult3|mac_mult_58h1:auto_generated                               ; mac_mult_58h1                           ; work         ;
;                         |mult_veo:mult1|                            ; 135 (135)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_5000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|alt_mac_mult:mac_mult3|mac_mult_58h1:auto_generated|mult_veo:mult1                ; mult_veo                                ; work         ;
;       |iir:iir_600|                                                 ; 633 (432)           ; 689 (689)                 ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_600                                                                                                                                                                     ; iir                                     ; work         ;
;          |my_lpm_mult28in:my_lpm_mult28in_inst|                     ; 36 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_600|my_lpm_mult28in:my_lpm_mult28in_inst                                                                                                                                ; my_lpm_mult28in                         ; work         ;
;             |lpm_mult:lpm_mult_component|                           ; 36 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_600|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component                                                                                                    ; lpm_mult                                ; work         ;
;                |mult_v8n:auto_generated|                            ; 36 (36)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_600|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component|mult_v8n:auto_generated                                                                            ; mult_v8n                                ; work         ;
;          |my_lpm_mult:my_lpm_mult_inst|                             ; 165 (0)             ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_600|my_lpm_mult:my_lpm_mult_inst                                                                                                                                        ; my_lpm_mult                             ; work         ;
;             |lpm_mult:lpm_mult_component|                           ; 165 (0)             ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_600|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component                                                                                                            ; lpm_mult                                ; work         ;
;                |mult_l8n:auto_generated|                            ; 165 (30)            ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_600|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated                                                                                    ; mult_l8n                                ; work         ;
;                   |alt_mac_mult:mac_mult3|                          ; 135 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_600|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|alt_mac_mult:mac_mult3                                                             ; alt_mac_mult                            ; work         ;
;                      |mac_mult_58h1:auto_generated|                 ; 135 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_600|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|alt_mac_mult:mac_mult3|mac_mult_58h1:auto_generated                                ; mac_mult_58h1                           ; work         ;
;                         |mult_veo:mult1|                            ; 135 (135)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_600|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|alt_mac_mult:mac_mult3|mac_mult_58h1:auto_generated|mult_veo:mult1                 ; mult_veo                                ; work         ;
;       |iir:iir_8000|                                                ; 872 (439)           ; 689 (689)                 ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_8000                                                                                                                                                                    ; iir                                     ; work         ;
;          |my_lpm_mult28in:my_lpm_mult28in_inst|                     ; 268 (0)             ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_8000|my_lpm_mult28in:my_lpm_mult28in_inst                                                                                                                               ; my_lpm_mult28in                         ; work         ;
;             |lpm_mult:lpm_mult_component|                           ; 268 (0)             ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_8000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component                                                                                                   ; lpm_mult                                ; work         ;
;                |mult_v8n:auto_generated|                            ; 268 (36)            ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_8000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component|mult_v8n:auto_generated                                                                           ; mult_v8n                                ; work         ;
;                   |alt_mac_mult:mac_mult3|                          ; 232 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_8000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component|mult_v8n:auto_generated|alt_mac_mult:mac_mult3                                                    ; alt_mac_mult                            ; work         ;
;                      |mac_mult_m9h1:auto_generated|                 ; 232 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_8000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component|mult_v8n:auto_generated|alt_mac_mult:mac_mult3|mac_mult_m9h1:auto_generated                       ; mac_mult_m9h1                           ; work         ;
;                         |mult_ggo:mult1|                            ; 232 (232)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_8000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component|mult_v8n:auto_generated|alt_mac_mult:mac_mult3|mac_mult_m9h1:auto_generated|mult_ggo:mult1        ; mult_ggo                                ; work         ;
;          |my_lpm_mult:my_lpm_mult_inst|                             ; 165 (0)             ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_8000|my_lpm_mult:my_lpm_mult_inst                                                                                                                                       ; my_lpm_mult                             ; work         ;
;             |lpm_mult:lpm_mult_component|                           ; 165 (0)             ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_8000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component                                                                                                           ; lpm_mult                                ; work         ;
;                |mult_l8n:auto_generated|                            ; 165 (30)            ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_8000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated                                                                                   ; mult_l8n                                ; work         ;
;                   |alt_mac_mult:mac_mult3|                          ; 135 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_8000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|alt_mac_mult:mac_mult3                                                            ; alt_mac_mult                            ; work         ;
;                      |mac_mult_58h1:auto_generated|                 ; 135 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_8000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|alt_mac_mult:mac_mult3|mac_mult_58h1:auto_generated                               ; mac_mult_58h1                           ; work         ;
;                         |mult_veo:mult1|                            ; 135 (135)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|iir:iir_8000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|alt_mac_mult:mac_mult3|mac_mult_58h1:auto_generated|mult_veo:mult1                ; mult_veo                                ; work         ;
;       |rom_iir_1000:rom_iir_1000_inst|                              ; 0 (0)               ; 0 (0)                     ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|rom_iir_1000:rom_iir_1000_inst                                                                                                                                                  ; rom_iir_1000                            ; work         ;
;          |altsyncram:altsyncram_component|                          ; 0 (0)               ; 0 (0)                     ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|rom_iir_1000:rom_iir_1000_inst|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                              ; work         ;
;             |altsyncram_8mb1:auto_generated|                        ; 0 (0)               ; 0 (0)                     ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|rom_iir_1000:rom_iir_1000_inst|altsyncram:altsyncram_component|altsyncram_8mb1:auto_generated                                                                                   ; altsyncram_8mb1                         ; work         ;
;       |rom_iir_100:rom_iir_100_inst|                                ; 0 (0)               ; 0 (0)                     ; 1122        ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|rom_iir_100:rom_iir_100_inst                                                                                                                                                    ; rom_iir_100                             ; work         ;
;          |altsyncram:altsyncram_component|                          ; 0 (0)               ; 0 (0)                     ; 1122        ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|rom_iir_100:rom_iir_100_inst|altsyncram:altsyncram_component                                                                                                                    ; altsyncram                              ; work         ;
;             |altsyncram_phb1:auto_generated|                        ; 0 (0)               ; 0 (0)                     ; 1122        ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|rom_iir_100:rom_iir_100_inst|altsyncram:altsyncram_component|altsyncram_phb1:auto_generated                                                                                     ; altsyncram_phb1                         ; work         ;
;       |rom_iir_2000:rom_iir_2000_inst|                              ; 0 (0)               ; 0 (0)                     ; 1122        ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|rom_iir_2000:rom_iir_2000_inst                                                                                                                                                  ; rom_iir_2000                            ; work         ;
;          |altsyncram:altsyncram_component|                          ; 0 (0)               ; 0 (0)                     ; 1122        ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|rom_iir_2000:rom_iir_2000_inst|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                              ; work         ;
;             |altsyncram_rkb1:auto_generated|                        ; 0 (0)               ; 0 (0)                     ; 1122        ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|rom_iir_2000:rom_iir_2000_inst|altsyncram:altsyncram_component|altsyncram_rkb1:auto_generated                                                                                   ; altsyncram_rkb1                         ; work         ;
;       |rom_iir_200:rom_iir_200_inst|                                ; 0 (0)               ; 0 (0)                     ; 1122        ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|rom_iir_200:rom_iir_200_inst                                                                                                                                                    ; rom_iir_200                             ; work         ;
;          |altsyncram:altsyncram_component|                          ; 0 (0)               ; 0 (0)                     ; 1122        ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|rom_iir_200:rom_iir_200_inst|altsyncram:altsyncram_component                                                                                                                    ; altsyncram                              ; work         ;
;             |altsyncram_rhb1:auto_generated|                        ; 0 (0)               ; 0 (0)                     ; 1122        ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|rom_iir_200:rom_iir_200_inst|altsyncram:altsyncram_component|altsyncram_rhb1:auto_generated                                                                                     ; altsyncram_rhb1                         ; work         ;
;       |rom_iir_3000:rom_iir_3000_inst|                              ; 0 (0)               ; 0 (0)                     ; 1122        ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|rom_iir_3000:rom_iir_3000_inst                                                                                                                                                  ; rom_iir_3000                            ; work         ;
;          |altsyncram:altsyncram_component|                          ; 0 (0)               ; 0 (0)                     ; 1122        ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|rom_iir_3000:rom_iir_3000_inst|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                              ; work         ;
;             |altsyncram_tkb1:auto_generated|                        ; 0 (0)               ; 0 (0)                     ; 1122        ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|rom_iir_3000:rom_iir_3000_inst|altsyncram:altsyncram_component|altsyncram_tkb1:auto_generated                                                                                   ; altsyncram_tkb1                         ; work         ;
;       |rom_iir_5000:rom_iir_5000_inst|                              ; 0 (0)               ; 0 (0)                     ; 1122        ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|rom_iir_5000:rom_iir_5000_inst                                                                                                                                                  ; rom_iir_5000                            ; work         ;
;          |altsyncram:altsyncram_component|                          ; 0 (0)               ; 0 (0)                     ; 1122        ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|rom_iir_5000:rom_iir_5000_inst|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                              ; work         ;
;             |altsyncram_1lb1:auto_generated|                        ; 0 (0)               ; 0 (0)                     ; 1122        ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|rom_iir_5000:rom_iir_5000_inst|altsyncram:altsyncram_component|altsyncram_1lb1:auto_generated                                                                                   ; altsyncram_1lb1                         ; work         ;
;       |rom_iir_600:rom_iir_600_inst|                                ; 0 (0)               ; 0 (0)                     ; 1122        ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|rom_iir_600:rom_iir_600_inst                                                                                                                                                    ; rom_iir_600                             ; work         ;
;          |altsyncram:altsyncram_component|                          ; 0 (0)               ; 0 (0)                     ; 1122        ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|rom_iir_600:rom_iir_600_inst|altsyncram:altsyncram_component                                                                                                                    ; altsyncram                              ; work         ;
;             |altsyncram_2ib1:auto_generated|                        ; 0 (0)               ; 0 (0)                     ; 1122        ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|rom_iir_600:rom_iir_600_inst|altsyncram:altsyncram_component|altsyncram_2ib1:auto_generated                                                                                     ; altsyncram_2ib1                         ; work         ;
;       |rom_iir_8000:rom_iir_8000_inst|                              ; 0 (0)               ; 0 (0)                     ; 1122        ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|rom_iir_8000:rom_iir_8000_inst                                                                                                                                                  ; rom_iir_8000                            ; work         ;
;          |altsyncram:altsyncram_component|                          ; 0 (0)               ; 0 (0)                     ; 1122        ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|rom_iir_8000:rom_iir_8000_inst|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                              ; work         ;
;             |altsyncram_7lb1:auto_generated|                        ; 0 (0)               ; 0 (0)                     ; 1122        ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|equalizer:equalizer_inst|rom_iir_8000:rom_iir_8000_inst|altsyncram:altsyncram_component|altsyncram_7lb1:auto_generated                                                                                   ; altsyncram_7lb1                         ; work         ;
;    |i2s:i2s_inst|                                                   ; 13 (13)             ; 59 (59)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|i2s:i2s_inst                                                                                                                                                                                             ; i2s                                     ; work         ;
;    |pll:pll_inst|                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|pll:pll_inst                                                                                                                                                                                             ; pll                                     ; work         ;
;       |altpll:altpll_component|                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|pll:pll_inst|altpll:altpll_component                                                                                                                                                                     ; altpll                                  ; work         ;
;          |pll_altpll2:auto_generated|                               ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |au_filter|pll:pll_inst|altpll:altpll_component|pll_altpll2:auto_generated                                                                                                                                          ; pll_altpll2                             ; work         ;
+---------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------------------------------------+
; Name                                                                                                                                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------------------------------------+
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_aaq3:auto_generated|ALTSYNCRAM   ; M9K  ; ROM              ; 128          ; 16           ; --           ; --           ; 2048 ; fir_0002_rtl_core_u0_m0_wo0_cm0_lutmem.hex ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2pn3:auto_generated|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072 ; None                                       ;
; equalizer:equalizer_inst|rom_iir_1000:rom_iir_1000_inst|altsyncram:altsyncram_component|altsyncram_8mb1:auto_generated|ALTSYNCRAM                                                                                  ; AUTO ; ROM              ; 128          ; 17           ; --           ; --           ; 2176 ; ./ipcore/rom_iir_1000/coe1000.mif          ;
; equalizer:equalizer_inst|rom_iir_100:rom_iir_100_inst|altsyncram:altsyncram_component|altsyncram_phb1:auto_generated|ALTSYNCRAM                                                                                    ; AUTO ; ROM              ; 66           ; 17           ; --           ; --           ; 1122 ; ./ipcore/rom_iir_100/coe100.mif            ;
; equalizer:equalizer_inst|rom_iir_2000:rom_iir_2000_inst|altsyncram:altsyncram_component|altsyncram_rkb1:auto_generated|ALTSYNCRAM                                                                                  ; AUTO ; ROM              ; 66           ; 17           ; --           ; --           ; 1122 ; ./ipcore/rom_iir_2000/coe2000.mif          ;
; equalizer:equalizer_inst|rom_iir_200:rom_iir_200_inst|altsyncram:altsyncram_component|altsyncram_rhb1:auto_generated|ALTSYNCRAM                                                                                    ; AUTO ; ROM              ; 66           ; 17           ; --           ; --           ; 1122 ; ./ipcore/rom_iir_200/coe200.mif            ;
; equalizer:equalizer_inst|rom_iir_3000:rom_iir_3000_inst|altsyncram:altsyncram_component|altsyncram_tkb1:auto_generated|ALTSYNCRAM                                                                                  ; AUTO ; ROM              ; 66           ; 17           ; --           ; --           ; 1122 ; ./ipcore/rom_iir_3000/coe3000.mif          ;
; equalizer:equalizer_inst|rom_iir_5000:rom_iir_5000_inst|altsyncram:altsyncram_component|altsyncram_1lb1:auto_generated|ALTSYNCRAM                                                                                  ; AUTO ; ROM              ; 66           ; 17           ; --           ; --           ; 1122 ; ./ipcore/rom_iir_5000/coe5000.mif          ;
; equalizer:equalizer_inst|rom_iir_600:rom_iir_600_inst|altsyncram:altsyncram_component|altsyncram_2ib1:auto_generated|ALTSYNCRAM                                                                                    ; AUTO ; ROM              ; 66           ; 17           ; --           ; --           ; 1122 ; ./ipcore/rom_iir_600/coe500.mif            ;
; equalizer:equalizer_inst|rom_iir_8000:rom_iir_8000_inst|altsyncram:altsyncram_component|altsyncram_7lb1:auto_generated|ALTSYNCRAM                                                                                  ; AUTO ; ROM              ; 66           ; 17           ; --           ; --           ; 1122 ; ./ipcore/rom_iir_8000/coe8000.mif          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 23          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 46          ;
; Signed Embedded Multipliers           ; 7           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 16          ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                      ;
+--------+------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------+------------------------------------------+
; Vendor ; IP Core Name           ; Version ; Release Date ; License Type ; Entity Instance                                                                       ; IP Include File                          ;
+--------+------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------+------------------------------------------+
; Altera ; altera_fir_compiler_ii ; 17.1    ; N/A          ; N/A          ; |au_filter|FirIP:FirIP_inst|fir:fir_inst                                              ; ipcore/fir/fir.v                         ;
; Altera ; LPM_MULT               ; 17.1    ; N/A          ; N/A          ; |au_filter|equalizer:equalizer_inst|iir:iir_100|my_lpm_mult28in:my_lpm_mult28in_inst  ; ipcore/my_lpm_mult28in/my_lpm_mult28in.v ;
; Altera ; LPM_MULT               ; 17.1    ; N/A          ; N/A          ; |au_filter|equalizer:equalizer_inst|iir:iir_100|my_lpm_mult:my_lpm_mult_inst          ; ipcore/my_lpm_mult/my_lpm_mult.v         ;
; Altera ; LPM_MULT               ; 17.1    ; N/A          ; N/A          ; |au_filter|equalizer:equalizer_inst|iir:iir_200|my_lpm_mult28in:my_lpm_mult28in_inst  ; ipcore/my_lpm_mult28in/my_lpm_mult28in.v ;
; Altera ; LPM_MULT               ; 17.1    ; N/A          ; N/A          ; |au_filter|equalizer:equalizer_inst|iir:iir_200|my_lpm_mult:my_lpm_mult_inst          ; ipcore/my_lpm_mult/my_lpm_mult.v         ;
; Altera ; LPM_MULT               ; 17.1    ; N/A          ; N/A          ; |au_filter|equalizer:equalizer_inst|iir:iir_600|my_lpm_mult28in:my_lpm_mult28in_inst  ; ipcore/my_lpm_mult28in/my_lpm_mult28in.v ;
; Altera ; LPM_MULT               ; 17.1    ; N/A          ; N/A          ; |au_filter|equalizer:equalizer_inst|iir:iir_600|my_lpm_mult:my_lpm_mult_inst          ; ipcore/my_lpm_mult/my_lpm_mult.v         ;
; Altera ; LPM_MULT               ; 17.1    ; N/A          ; N/A          ; |au_filter|equalizer:equalizer_inst|iir:iir_1000|my_lpm_mult28in:my_lpm_mult28in_inst ; ipcore/my_lpm_mult28in/my_lpm_mult28in.v ;
; Altera ; LPM_MULT               ; 17.1    ; N/A          ; N/A          ; |au_filter|equalizer:equalizer_inst|iir:iir_1000|my_lpm_mult:my_lpm_mult_inst         ; ipcore/my_lpm_mult/my_lpm_mult.v         ;
; Altera ; LPM_MULT               ; 17.1    ; N/A          ; N/A          ; |au_filter|equalizer:equalizer_inst|iir:iir_2000|my_lpm_mult28in:my_lpm_mult28in_inst ; ipcore/my_lpm_mult28in/my_lpm_mult28in.v ;
; Altera ; LPM_MULT               ; 17.1    ; N/A          ; N/A          ; |au_filter|equalizer:equalizer_inst|iir:iir_2000|my_lpm_mult:my_lpm_mult_inst         ; ipcore/my_lpm_mult/my_lpm_mult.v         ;
; Altera ; LPM_MULT               ; 17.1    ; N/A          ; N/A          ; |au_filter|equalizer:equalizer_inst|iir:iir_3000|my_lpm_mult28in:my_lpm_mult28in_inst ; ipcore/my_lpm_mult28in/my_lpm_mult28in.v ;
; Altera ; LPM_MULT               ; 17.1    ; N/A          ; N/A          ; |au_filter|equalizer:equalizer_inst|iir:iir_3000|my_lpm_mult:my_lpm_mult_inst         ; ipcore/my_lpm_mult/my_lpm_mult.v         ;
; Altera ; LPM_MULT               ; 17.1    ; N/A          ; N/A          ; |au_filter|equalizer:equalizer_inst|iir:iir_5000|my_lpm_mult28in:my_lpm_mult28in_inst ; ipcore/my_lpm_mult28in/my_lpm_mult28in.v ;
; Altera ; LPM_MULT               ; 17.1    ; N/A          ; N/A          ; |au_filter|equalizer:equalizer_inst|iir:iir_5000|my_lpm_mult:my_lpm_mult_inst         ; ipcore/my_lpm_mult/my_lpm_mult.v         ;
; Altera ; LPM_MULT               ; 17.1    ; N/A          ; N/A          ; |au_filter|equalizer:equalizer_inst|iir:iir_8000|my_lpm_mult28in:my_lpm_mult28in_inst ; ipcore/my_lpm_mult28in/my_lpm_mult28in.v ;
; Altera ; LPM_MULT               ; 17.1    ; N/A          ; N/A          ; |au_filter|equalizer:equalizer_inst|iir:iir_8000|my_lpm_mult:my_lpm_mult_inst         ; ipcore/my_lpm_mult/my_lpm_mult.v         ;
; Altera ; ROM: 1-PORT            ; 17.1    ; N/A          ; N/A          ; |au_filter|equalizer:equalizer_inst|rom_iir_100:rom_iir_100_inst                      ; ipcore/rom_iir_100/rom_iir_100.v         ;
; Altera ; ROM: 1-PORT            ; 17.1    ; N/A          ; N/A          ; |au_filter|equalizer:equalizer_inst|rom_iir_200:rom_iir_200_inst                      ; ipcore/rom_iir_200/rom_iir_200.v         ;
; Altera ; ROM: 1-PORT            ; 17.1    ; N/A          ; N/A          ; |au_filter|equalizer:equalizer_inst|rom_iir_600:rom_iir_600_inst                      ; ipcore/rom_iir_600/rom_iir_600.v         ;
; Altera ; ROM: 1-PORT            ; 17.1    ; N/A          ; N/A          ; |au_filter|equalizer:equalizer_inst|rom_iir_1000:rom_iir_1000_inst                    ; ipcore/rom_iir_1000/rom_iir_1000.v       ;
; Altera ; ROM: 1-PORT            ; 17.1    ; N/A          ; N/A          ; |au_filter|equalizer:equalizer_inst|rom_iir_2000:rom_iir_2000_inst                    ; ipcore/rom_iir_2000/rom_iir_2000.v       ;
; Altera ; ROM: 1-PORT            ; 17.1    ; N/A          ; N/A          ; |au_filter|equalizer:equalizer_inst|rom_iir_3000:rom_iir_3000_inst                    ; ipcore/rom_iir_3000/rom_iir_3000.v       ;
; Altera ; ROM: 1-PORT            ; 17.1    ; N/A          ; N/A          ; |au_filter|equalizer:equalizer_inst|rom_iir_5000:rom_iir_5000_inst                    ; ipcore/rom_iir_5000/rom_iir_5000.v       ;
; Altera ; ROM: 1-PORT            ; 17.1    ; N/A          ; N/A          ; |au_filter|equalizer:equalizer_inst|rom_iir_8000:rom_iir_8000_inst                    ; ipcore/rom_iir_8000/rom_iir_8000.v       ;
; Altera ; ALTPLL                 ; 17.1    ; N/A          ; N/A          ; |au_filter|pll:pll_inst                                                               ; ipcore/pll/pll.v                         ;
+--------+------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------+------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |au_filter|FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state ;
+-------------------+-----------------+-------------------+-----------------+------------------+------------------------------------------------------------------+
; Name              ; sink_state.end1 ; sink_state.st_err ; sink_state.run1 ; sink_state.stall ; sink_state.start                                                 ;
+-------------------+-----------------+-------------------+-----------------+------------------+------------------------------------------------------------------+
; sink_state.start  ; 0               ; 0                 ; 0               ; 0                ; 0                                                                ;
; sink_state.stall  ; 0               ; 0                 ; 0               ; 1                ; 1                                                                ;
; sink_state.run1   ; 0               ; 0                 ; 1               ; 0                ; 1                                                                ;
; sink_state.st_err ; 0               ; 1                 ; 0               ; 0                ; 1                                                                ;
; sink_state.end1   ; 1               ; 0                 ; 0               ; 0                ; 1                                                                ;
+-------------------+-----------------+-------------------+-----------------+------------------+------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |au_filter|equalizer:equalizer_inst|state_8000                                                                     ;
+------------------------+------------------------+------------------------+---------------------+-----------------+-----------------+
; Name                   ; state_8000.STA_CTRL_WK ; state_8000.STA_CTRL_ST ; state_8000.CTRL_SIG ; state_8000.IDLE ; state_8000.SEND ;
+------------------------+------------------------+------------------------+---------------------+-----------------+-----------------+
; state_8000.IDLE        ; 0                      ; 0                      ; 0                   ; 0               ; 0               ;
; state_8000.CTRL_SIG    ; 0                      ; 0                      ; 1                   ; 1               ; 0               ;
; state_8000.STA_CTRL_ST ; 0                      ; 1                      ; 0                   ; 1               ; 0               ;
; state_8000.STA_CTRL_WK ; 1                      ; 0                      ; 0                   ; 1               ; 0               ;
; state_8000.SEND        ; 0                      ; 0                      ; 0                   ; 1               ; 1               ;
+------------------------+------------------------+------------------------+---------------------+-----------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |au_filter|equalizer:equalizer_inst|state_5000                                                                     ;
+------------------------+------------------------+------------------------+---------------------+-----------------+-----------------+
; Name                   ; state_5000.STA_CTRL_WK ; state_5000.STA_CTRL_ST ; state_5000.CTRL_SIG ; state_5000.IDLE ; state_5000.SEND ;
+------------------------+------------------------+------------------------+---------------------+-----------------+-----------------+
; state_5000.IDLE        ; 0                      ; 0                      ; 0                   ; 0               ; 0               ;
; state_5000.CTRL_SIG    ; 0                      ; 0                      ; 1                   ; 1               ; 0               ;
; state_5000.STA_CTRL_ST ; 0                      ; 1                      ; 0                   ; 1               ; 0               ;
; state_5000.STA_CTRL_WK ; 1                      ; 0                      ; 0                   ; 1               ; 0               ;
; state_5000.SEND        ; 0                      ; 0                      ; 0                   ; 1               ; 1               ;
+------------------------+------------------------+------------------------+---------------------+-----------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |au_filter|equalizer:equalizer_inst|state_3000                                                                     ;
+------------------------+------------------------+------------------------+---------------------+-----------------+-----------------+
; Name                   ; state_3000.STA_CTRL_WK ; state_3000.STA_CTRL_ST ; state_3000.CTRL_SIG ; state_3000.IDLE ; state_3000.SEND ;
+------------------------+------------------------+------------------------+---------------------+-----------------+-----------------+
; state_3000.IDLE        ; 0                      ; 0                      ; 0                   ; 0               ; 0               ;
; state_3000.CTRL_SIG    ; 0                      ; 0                      ; 1                   ; 1               ; 0               ;
; state_3000.STA_CTRL_ST ; 0                      ; 1                      ; 0                   ; 1               ; 0               ;
; state_3000.STA_CTRL_WK ; 1                      ; 0                      ; 0                   ; 1               ; 0               ;
; state_3000.SEND        ; 0                      ; 0                      ; 0                   ; 1               ; 1               ;
+------------------------+------------------------+------------------------+---------------------+-----------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |au_filter|equalizer:equalizer_inst|state_2000                                                                     ;
+------------------------+------------------------+------------------------+---------------------+-----------------+-----------------+
; Name                   ; state_2000.STA_CTRL_WK ; state_2000.STA_CTRL_ST ; state_2000.CTRL_SIG ; state_2000.IDLE ; state_2000.SEND ;
+------------------------+------------------------+------------------------+---------------------+-----------------+-----------------+
; state_2000.IDLE        ; 0                      ; 0                      ; 0                   ; 0               ; 0               ;
; state_2000.CTRL_SIG    ; 0                      ; 0                      ; 1                   ; 1               ; 0               ;
; state_2000.STA_CTRL_ST ; 0                      ; 1                      ; 0                   ; 1               ; 0               ;
; state_2000.STA_CTRL_WK ; 1                      ; 0                      ; 0                   ; 1               ; 0               ;
; state_2000.SEND        ; 0                      ; 0                      ; 0                   ; 1               ; 1               ;
+------------------------+------------------------+------------------------+---------------------+-----------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |au_filter|equalizer:equalizer_inst|state_1000                                                                     ;
+------------------------+------------------------+------------------------+---------------------+-----------------+-----------------+
; Name                   ; state_1000.STA_CTRL_WK ; state_1000.STA_CTRL_ST ; state_1000.CTRL_SIG ; state_1000.IDLE ; state_1000.SEND ;
+------------------------+------------------------+------------------------+---------------------+-----------------+-----------------+
; state_1000.IDLE        ; 0                      ; 0                      ; 0                   ; 0               ; 0               ;
; state_1000.CTRL_SIG    ; 0                      ; 0                      ; 1                   ; 1               ; 0               ;
; state_1000.STA_CTRL_ST ; 0                      ; 1                      ; 0                   ; 1               ; 0               ;
; state_1000.STA_CTRL_WK ; 1                      ; 0                      ; 0                   ; 1               ; 0               ;
; state_1000.SEND        ; 0                      ; 0                      ; 0                   ; 1               ; 1               ;
+------------------------+------------------------+------------------------+---------------------+-----------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |au_filter|equalizer:equalizer_inst|state_600                                                                ;
+-----------------------+-----------------------+-----------------------+--------------------+----------------+----------------+
; Name                  ; state_600.STA_CTRL_WK ; state_600.STA_CTRL_ST ; state_600.CTRL_SIG ; state_600.IDLE ; state_600.SEND ;
+-----------------------+-----------------------+-----------------------+--------------------+----------------+----------------+
; state_600.IDLE        ; 0                     ; 0                     ; 0                  ; 0              ; 0              ;
; state_600.CTRL_SIG    ; 0                     ; 0                     ; 1                  ; 1              ; 0              ;
; state_600.STA_CTRL_ST ; 0                     ; 1                     ; 0                  ; 1              ; 0              ;
; state_600.STA_CTRL_WK ; 1                     ; 0                     ; 0                  ; 1              ; 0              ;
; state_600.SEND        ; 0                     ; 0                     ; 0                  ; 1              ; 1              ;
+-----------------------+-----------------------+-----------------------+--------------------+----------------+----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |au_filter|equalizer:equalizer_inst|state_200                                                                ;
+-----------------------+-----------------------+-----------------------+--------------------+----------------+----------------+
; Name                  ; state_200.STA_CTRL_WK ; state_200.STA_CTRL_ST ; state_200.CTRL_SIG ; state_200.IDLE ; state_200.SEND ;
+-----------------------+-----------------------+-----------------------+--------------------+----------------+----------------+
; state_200.IDLE        ; 0                     ; 0                     ; 0                  ; 0              ; 0              ;
; state_200.CTRL_SIG    ; 0                     ; 0                     ; 1                  ; 1              ; 0              ;
; state_200.STA_CTRL_ST ; 0                     ; 1                     ; 0                  ; 1              ; 0              ;
; state_200.STA_CTRL_WK ; 1                     ; 0                     ; 0                  ; 1              ; 0              ;
; state_200.SEND        ; 0                     ; 0                     ; 0                  ; 1              ; 1              ;
+-----------------------+-----------------------+-----------------------+--------------------+----------------+----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |au_filter|equalizer:equalizer_inst|state_100                                                                ;
+-----------------------+-----------------------+-----------------------+--------------------+----------------+----------------+
; Name                  ; state_100.STA_CTRL_WK ; state_100.STA_CTRL_ST ; state_100.CTRL_SIG ; state_100.IDLE ; state_100.SEND ;
+-----------------------+-----------------------+-----------------------+--------------------+----------------+----------------+
; state_100.IDLE        ; 0                     ; 0                     ; 0                  ; 0              ; 0              ;
; state_100.CTRL_SIG    ; 0                     ; 0                     ; 1                  ; 1              ; 0              ;
; state_100.STA_CTRL_ST ; 0                     ; 1                     ; 0                  ; 1              ; 0              ;
; state_100.STA_CTRL_WK ; 1                     ; 0                     ; 0                  ; 1              ; 0              ;
; state_100.SEND        ; 0                     ; 0                     ; 0                  ; 1              ; 1              ;
+-----------------------+-----------------------+-----------------------+--------------------+----------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                            ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[0]              ; yes                                                              ; yes                                        ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[1]              ; yes                                                              ; yes                                        ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[2]              ; yes                                                              ; yes                                        ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[3]              ; yes                                                              ; yes                                        ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[4]              ; yes                                                              ; yes                                        ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[5]              ; yes                                                              ; yes                                        ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[6]              ; yes                                                              ; yes                                        ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[0]                     ; yes                                                              ; yes                                        ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[1]                     ; yes                                                              ; yes                                        ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[2]                     ; yes                                                              ; yes                                        ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[3]                     ; yes                                                              ; yes                                        ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[4]                     ; yes                                                              ; yes                                        ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[5]                     ; yes                                                              ; yes                                        ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[6]                     ; yes                                                              ; yes                                        ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[0]       ; yes                                                              ; yes                                        ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[0]       ; yes                                                              ; yes                                        ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[1]       ; yes                                                              ; yes                                        ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[1]       ; yes                                                              ; yes                                        ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[2]       ; yes                                                              ; yes                                        ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[2]       ; yes                                                              ; yes                                        ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[3]       ; yes                                                              ; yes                                        ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[3]       ; yes                                                              ; yes                                        ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[4]       ; yes                                                              ; yes                                        ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[4]       ; yes                                                              ; yes                                        ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[5]       ; yes                                                              ; yes                                        ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[5]       ; yes                                                              ; yes                                        ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[6]       ; yes                                                              ; yes                                        ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[6]       ; yes                                                              ; yes                                        ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[7] ; yes                                                              ; yes                                        ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[6] ; yes                                                              ; yes                                        ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[5] ; yes                                                              ; yes                                        ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4] ; yes                                                              ; yes                                        ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3] ; yes                                                              ; yes                                        ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2] ; yes                                                              ; yes                                        ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1] ; yes                                                              ; yes                                        ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 36                                                                                                                                ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                       ; Reason for Removal                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; equalizer:equalizer_inst|iir:iir_8000|Yout[44..47]                                                                                                                                  ; Lost fanout                                                                                                                                                                                            ;
; equalizer:equalizer_inst|iir:iir_5000|Yout[44..47]                                                                                                                                  ; Lost fanout                                                                                                                                                                                            ;
; equalizer:equalizer_inst|iir:iir_3000|Yout[44..47]                                                                                                                                  ; Lost fanout                                                                                                                                                                                            ;
; equalizer:equalizer_inst|iir:iir_2000|Yout[44..47]                                                                                                                                  ; Lost fanout                                                                                                                                                                                            ;
; equalizer:equalizer_inst|iir:iir_1000|Yout[44..47]                                                                                                                                  ; Lost fanout                                                                                                                                                                                            ;
; equalizer:equalizer_inst|iir:iir_600|Yout[44..47]                                                                                                                                   ; Lost fanout                                                                                                                                                                                            ;
; equalizer:equalizer_inst|iir:iir_200|Yout[44..47]                                                                                                                                   ; Lost fanout                                                                                                                                                                                            ;
; equalizer:equalizer_inst|iir:iir_100|Yout[44..47]                                                                                                                                   ; Lost fanout                                                                                                                                                                                            ;
; equalizer:equalizer_inst|iir:iir_8000|pole_mult_reg[1][45]                                                                                                                          ; Lost fanout                                                                                                                                                                                            ;
; equalizer:equalizer_inst|iir:iir_8000|pole_mult_reg[1][44]                                                                                                                          ; Lost fanout                                                                                                                                                                                            ;
; equalizer:equalizer_inst|iir:iir_8000|pole_mult_reg[0][45]                                                                                                                          ; Lost fanout                                                                                                                                                                                            ;
; equalizer:equalizer_inst|iir:iir_8000|pole_mult_reg[0][44]                                                                                                                          ; Lost fanout                                                                                                                                                                                            ;
; equalizer:equalizer_inst|iir:iir_5000|pole_mult_reg[1][45]                                                                                                                          ; Lost fanout                                                                                                                                                                                            ;
; equalizer:equalizer_inst|iir:iir_5000|pole_mult_reg[1][44]                                                                                                                          ; Lost fanout                                                                                                                                                                                            ;
; equalizer:equalizer_inst|iir:iir_5000|pole_mult_reg[0][45]                                                                                                                          ; Lost fanout                                                                                                                                                                                            ;
; equalizer:equalizer_inst|iir:iir_5000|pole_mult_reg[0][44]                                                                                                                          ; Lost fanout                                                                                                                                                                                            ;
; equalizer:equalizer_inst|iir:iir_3000|pole_mult_reg[1][45]                                                                                                                          ; Lost fanout                                                                                                                                                                                            ;
; equalizer:equalizer_inst|iir:iir_3000|pole_mult_reg[1][44]                                                                                                                          ; Lost fanout                                                                                                                                                                                            ;
; equalizer:equalizer_inst|iir:iir_3000|pole_mult_reg[0][45]                                                                                                                          ; Lost fanout                                                                                                                                                                                            ;
; equalizer:equalizer_inst|iir:iir_3000|pole_mult_reg[0][44]                                                                                                                          ; Lost fanout                                                                                                                                                                                            ;
; equalizer:equalizer_inst|iir:iir_2000|pole_mult_reg[1][45]                                                                                                                          ; Lost fanout                                                                                                                                                                                            ;
; equalizer:equalizer_inst|iir:iir_2000|pole_mult_reg[1][44]                                                                                                                          ; Lost fanout                                                                                                                                                                                            ;
; equalizer:equalizer_inst|iir:iir_2000|pole_mult_reg[0][45]                                                                                                                          ; Lost fanout                                                                                                                                                                                            ;
; equalizer:equalizer_inst|iir:iir_2000|pole_mult_reg[0][44]                                                                                                                          ; Lost fanout                                                                                                                                                                                            ;
; equalizer:equalizer_inst|iir:iir_1000|pole_mult_reg[1][45]                                                                                                                          ; Lost fanout                                                                                                                                                                                            ;
; equalizer:equalizer_inst|iir:iir_1000|pole_mult_reg[1][44]                                                                                                                          ; Lost fanout                                                                                                                                                                                            ;
; equalizer:equalizer_inst|iir:iir_1000|pole_mult_reg[0][45]                                                                                                                          ; Lost fanout                                                                                                                                                                                            ;
; equalizer:equalizer_inst|iir:iir_1000|pole_mult_reg[0][44]                                                                                                                          ; Lost fanout                                                                                                                                                                                            ;
; equalizer:equalizer_inst|iir:iir_600|pole_mult_reg[1][45]                                                                                                                           ; Lost fanout                                                                                                                                                                                            ;
; equalizer:equalizer_inst|iir:iir_600|pole_mult_reg[1][44]                                                                                                                           ; Lost fanout                                                                                                                                                                                            ;
; equalizer:equalizer_inst|iir:iir_600|pole_mult_reg[0][45]                                                                                                                           ; Lost fanout                                                                                                                                                                                            ;
; equalizer:equalizer_inst|iir:iir_600|pole_mult_reg[0][44]                                                                                                                           ; Lost fanout                                                                                                                                                                                            ;
; equalizer:equalizer_inst|iir:iir_200|pole_mult_reg[1][45]                                                                                                                           ; Lost fanout                                                                                                                                                                                            ;
; equalizer:equalizer_inst|iir:iir_200|pole_mult_reg[1][44]                                                                                                                           ; Lost fanout                                                                                                                                                                                            ;
; equalizer:equalizer_inst|iir:iir_200|pole_mult_reg[0][45]                                                                                                                           ; Lost fanout                                                                                                                                                                                            ;
; equalizer:equalizer_inst|iir:iir_200|pole_mult_reg[0][44]                                                                                                                           ; Lost fanout                                                                                                                                                                                            ;
; equalizer:equalizer_inst|iir:iir_100|pole_mult_reg[1][45]                                                                                                                           ; Lost fanout                                                                                                                                                                                            ;
; equalizer:equalizer_inst|iir:iir_100|pole_mult_reg[1][44]                                                                                                                           ; Lost fanout                                                                                                                                                                                            ;
; equalizer:equalizer_inst|iir:iir_100|pole_mult_reg[0][45]                                                                                                                           ; Lost fanout                                                                                                                                                                                            ;
; equalizer:equalizer_inst|iir:iir_100|pole_mult_reg[0][44]                                                                                                                           ; Lost fanout                                                                                                                                                                                            ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_aseq_q[0]                               ; Merged with FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[9]              ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_q[0]                               ; Merged with FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[9]              ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[1][0] ; Merged with FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_13|delay_signals[0][0] ;
; equalizer:equalizer_inst|iir:iir_100|clk240k_cnt[1]                                                                                                                                 ; Merged with equalizer:equalizer_inst|iir:iir_1000|clk240k_cnt[1]                                                                                                                                       ;
; equalizer:equalizer_inst|iir:iir_2000|clk240k_cnt[1]                                                                                                                                ; Merged with equalizer:equalizer_inst|iir:iir_1000|clk240k_cnt[1]                                                                                                                                       ;
; equalizer:equalizer_inst|iir:iir_200|clk240k_cnt[1]                                                                                                                                 ; Merged with equalizer:equalizer_inst|iir:iir_1000|clk240k_cnt[1]                                                                                                                                       ;
; equalizer:equalizer_inst|iir:iir_3000|clk240k_cnt[1]                                                                                                                                ; Merged with equalizer:equalizer_inst|iir:iir_1000|clk240k_cnt[1]                                                                                                                                       ;
; equalizer:equalizer_inst|iir:iir_5000|clk240k_cnt[1]                                                                                                                                ; Merged with equalizer:equalizer_inst|iir:iir_1000|clk240k_cnt[1]                                                                                                                                       ;
; equalizer:equalizer_inst|iir:iir_600|clk240k_cnt[1]                                                                                                                                 ; Merged with equalizer:equalizer_inst|iir:iir_1000|clk240k_cnt[1]                                                                                                                                       ;
; equalizer:equalizer_inst|iir:iir_8000|clk240k_cnt[1]                                                                                                                                ; Merged with equalizer:equalizer_inst|iir:iir_1000|clk240k_cnt[1]                                                                                                                                       ;
; equalizer:equalizer_inst|iir:iir_100|clk240k_cnt[2]                                                                                                                                 ; Merged with equalizer:equalizer_inst|iir:iir_1000|clk240k_cnt[2]                                                                                                                                       ;
; equalizer:equalizer_inst|iir:iir_2000|clk240k_cnt[2]                                                                                                                                ; Merged with equalizer:equalizer_inst|iir:iir_1000|clk240k_cnt[2]                                                                                                                                       ;
; equalizer:equalizer_inst|iir:iir_200|clk240k_cnt[2]                                                                                                                                 ; Merged with equalizer:equalizer_inst|iir:iir_1000|clk240k_cnt[2]                                                                                                                                       ;
; equalizer:equalizer_inst|iir:iir_3000|clk240k_cnt[2]                                                                                                                                ; Merged with equalizer:equalizer_inst|iir:iir_1000|clk240k_cnt[2]                                                                                                                                       ;
; equalizer:equalizer_inst|iir:iir_5000|clk240k_cnt[2]                                                                                                                                ; Merged with equalizer:equalizer_inst|iir:iir_1000|clk240k_cnt[2]                                                                                                                                       ;
; equalizer:equalizer_inst|iir:iir_600|clk240k_cnt[2]                                                                                                                                 ; Merged with equalizer:equalizer_inst|iir:iir_1000|clk240k_cnt[2]                                                                                                                                       ;
; equalizer:equalizer_inst|iir:iir_8000|clk240k_cnt[2]                                                                                                                                ; Merged with equalizer:equalizer_inst|iir:iir_1000|clk240k_cnt[2]                                                                                                                                       ;
; equalizer:equalizer_inst|iir:iir_100|clk240k_cnt[0]                                                                                                                                 ; Merged with equalizer:equalizer_inst|iir:iir_1000|clk240k_cnt[0]                                                                                                                                       ;
; equalizer:equalizer_inst|iir:iir_2000|clk240k_cnt[0]                                                                                                                                ; Merged with equalizer:equalizer_inst|iir:iir_1000|clk240k_cnt[0]                                                                                                                                       ;
; equalizer:equalizer_inst|iir:iir_200|clk240k_cnt[0]                                                                                                                                 ; Merged with equalizer:equalizer_inst|iir:iir_1000|clk240k_cnt[0]                                                                                                                                       ;
; equalizer:equalizer_inst|iir:iir_3000|clk240k_cnt[0]                                                                                                                                ; Merged with equalizer:equalizer_inst|iir:iir_1000|clk240k_cnt[0]                                                                                                                                       ;
; equalizer:equalizer_inst|iir:iir_5000|clk240k_cnt[0]                                                                                                                                ; Merged with equalizer:equalizer_inst|iir:iir_1000|clk240k_cnt[0]                                                                                                                                       ;
; equalizer:equalizer_inst|iir:iir_600|clk240k_cnt[0]                                                                                                                                 ; Merged with equalizer:equalizer_inst|iir:iir_1000|clk240k_cnt[0]                                                                                                                                       ;
; equalizer:equalizer_inst|iir:iir_8000|clk240k_cnt[0]                                                                                                                                ; Merged with equalizer:equalizer_inst|iir:iir_1000|clk240k_cnt[0]                                                                                                                                       ;
; equalizer:equalizer_inst|iir:iir_100|coe_mul_cnt[1]                                                                                                                                 ; Merged with equalizer:equalizer_inst|iir:iir_1000|coe_mul_cnt[1]                                                                                                                                       ;
; equalizer:equalizer_inst|iir:iir_2000|coe_mul_cnt[1]                                                                                                                                ; Merged with equalizer:equalizer_inst|iir:iir_1000|coe_mul_cnt[1]                                                                                                                                       ;
; equalizer:equalizer_inst|iir:iir_200|coe_mul_cnt[1]                                                                                                                                 ; Merged with equalizer:equalizer_inst|iir:iir_1000|coe_mul_cnt[1]                                                                                                                                       ;
; equalizer:equalizer_inst|iir:iir_3000|coe_mul_cnt[1]                                                                                                                                ; Merged with equalizer:equalizer_inst|iir:iir_1000|coe_mul_cnt[1]                                                                                                                                       ;
; equalizer:equalizer_inst|iir:iir_5000|coe_mul_cnt[1]                                                                                                                                ; Merged with equalizer:equalizer_inst|iir:iir_1000|coe_mul_cnt[1]                                                                                                                                       ;
; equalizer:equalizer_inst|iir:iir_600|coe_mul_cnt[1]                                                                                                                                 ; Merged with equalizer:equalizer_inst|iir:iir_1000|coe_mul_cnt[1]                                                                                                                                       ;
; equalizer:equalizer_inst|iir:iir_8000|coe_mul_cnt[1]                                                                                                                                ; Merged with equalizer:equalizer_inst|iir:iir_1000|coe_mul_cnt[1]                                                                                                                                       ;
; equalizer:equalizer_inst|iir:iir_100|coe_mul_cnt[2]                                                                                                                                 ; Merged with equalizer:equalizer_inst|iir:iir_1000|coe_mul_cnt[2]                                                                                                                                       ;
; equalizer:equalizer_inst|iir:iir_2000|coe_mul_cnt[2]                                                                                                                                ; Merged with equalizer:equalizer_inst|iir:iir_1000|coe_mul_cnt[2]                                                                                                                                       ;
; equalizer:equalizer_inst|iir:iir_200|coe_mul_cnt[2]                                                                                                                                 ; Merged with equalizer:equalizer_inst|iir:iir_1000|coe_mul_cnt[2]                                                                                                                                       ;
; equalizer:equalizer_inst|iir:iir_3000|coe_mul_cnt[2]                                                                                                                                ; Merged with equalizer:equalizer_inst|iir:iir_1000|coe_mul_cnt[2]                                                                                                                                       ;
; equalizer:equalizer_inst|iir:iir_5000|coe_mul_cnt[2]                                                                                                                                ; Merged with equalizer:equalizer_inst|iir:iir_1000|coe_mul_cnt[2]                                                                                                                                       ;
; equalizer:equalizer_inst|iir:iir_600|coe_mul_cnt[2]                                                                                                                                 ; Merged with equalizer:equalizer_inst|iir:iir_1000|coe_mul_cnt[2]                                                                                                                                       ;
; equalizer:equalizer_inst|iir:iir_8000|coe_mul_cnt[2]                                                                                                                                ; Merged with equalizer:equalizer_inst|iir:iir_1000|coe_mul_cnt[2]                                                                                                                                       ;
; equalizer:equalizer_inst|iir:iir_100|coe_mul_cnt[0]                                                                                                                                 ; Merged with equalizer:equalizer_inst|iir:iir_1000|coe_mul_cnt[0]                                                                                                                                       ;
; equalizer:equalizer_inst|iir:iir_2000|coe_mul_cnt[0]                                                                                                                                ; Merged with equalizer:equalizer_inst|iir:iir_1000|coe_mul_cnt[0]                                                                                                                                       ;
; equalizer:equalizer_inst|iir:iir_200|coe_mul_cnt[0]                                                                                                                                 ; Merged with equalizer:equalizer_inst|iir:iir_1000|coe_mul_cnt[0]                                                                                                                                       ;
; equalizer:equalizer_inst|iir:iir_3000|coe_mul_cnt[0]                                                                                                                                ; Merged with equalizer:equalizer_inst|iir:iir_1000|coe_mul_cnt[0]                                                                                                                                       ;
; equalizer:equalizer_inst|iir:iir_5000|coe_mul_cnt[0]                                                                                                                                ; Merged with equalizer:equalizer_inst|iir:iir_1000|coe_mul_cnt[0]                                                                                                                                       ;
; equalizer:equalizer_inst|iir:iir_600|coe_mul_cnt[0]                                                                                                                                 ; Merged with equalizer:equalizer_inst|iir:iir_1000|coe_mul_cnt[0]                                                                                                                                       ;
; equalizer:equalizer_inst|iir:iir_8000|coe_mul_cnt[0]                                                                                                                                ; Merged with equalizer:equalizer_inst|iir:iir_1000|coe_mul_cnt[0]                                                                                                                                       ;
; led[3]~reg0                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                 ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.start                                          ; Lost fanout                                                                                                                                                                                            ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.stall                                          ; Lost fanout                                                                                                                                                                                            ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.run1                                           ; Lost fanout                                                                                                                                                                                            ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.st_err                                         ; Lost fanout                                                                                                                                                                                            ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.end1                                           ; Lost fanout                                                                                                                                                                                            ;
; equalizer:equalizer_inst|state_8000~9                                                                                                                                               ; Lost fanout                                                                                                                                                                                            ;
; equalizer:equalizer_inst|state_8000~10                                                                                                                                              ; Lost fanout                                                                                                                                                                                            ;
; equalizer:equalizer_inst|state_8000~12                                                                                                                                              ; Lost fanout                                                                                                                                                                                            ;
; equalizer:equalizer_inst|state_5000~9                                                                                                                                               ; Lost fanout                                                                                                                                                                                            ;
; equalizer:equalizer_inst|state_5000~10                                                                                                                                              ; Lost fanout                                                                                                                                                                                            ;
; equalizer:equalizer_inst|state_5000~12                                                                                                                                              ; Lost fanout                                                                                                                                                                                            ;
; equalizer:equalizer_inst|state_3000~9                                                                                                                                               ; Lost fanout                                                                                                                                                                                            ;
; equalizer:equalizer_inst|state_3000~10                                                                                                                                              ; Lost fanout                                                                                                                                                                                            ;
; equalizer:equalizer_inst|state_3000~12                                                                                                                                              ; Lost fanout                                                                                                                                                                                            ;
; equalizer:equalizer_inst|state_2000~9                                                                                                                                               ; Lost fanout                                                                                                                                                                                            ;
; equalizer:equalizer_inst|state_2000~10                                                                                                                                              ; Lost fanout                                                                                                                                                                                            ;
; equalizer:equalizer_inst|state_2000~12                                                                                                                                              ; Lost fanout                                                                                                                                                                                            ;
; equalizer:equalizer_inst|state_1000~9                                                                                                                                               ; Lost fanout                                                                                                                                                                                            ;
; equalizer:equalizer_inst|state_1000~10                                                                                                                                              ; Lost fanout                                                                                                                                                                                            ;
; equalizer:equalizer_inst|state_1000~12                                                                                                                                              ; Lost fanout                                                                                                                                                                                            ;
; equalizer:equalizer_inst|state_600~9                                                                                                                                                ; Lost fanout                                                                                                                                                                                            ;
; equalizer:equalizer_inst|state_600~10                                                                                                                                               ; Lost fanout                                                                                                                                                                                            ;
; equalizer:equalizer_inst|state_600~12                                                                                                                                               ; Lost fanout                                                                                                                                                                                            ;
; equalizer:equalizer_inst|state_200~9                                                                                                                                                ; Lost fanout                                                                                                                                                                                            ;
; equalizer:equalizer_inst|state_200~10                                                                                                                                               ; Lost fanout                                                                                                                                                                                            ;
; equalizer:equalizer_inst|state_200~12                                                                                                                                               ; Lost fanout                                                                                                                                                                                            ;
; equalizer:equalizer_inst|state_100~9                                                                                                                                                ; Lost fanout                                                                                                                                                                                            ;
; equalizer:equalizer_inst|state_100~10                                                                                                                                               ; Lost fanout                                                                                                                                                                                            ;
; equalizer:equalizer_inst|state_100~12                                                                                                                                               ; Lost fanout                                                                                                                                                                                            ;
; equalizer:equalizer_inst|state_1000.IDLE                                                                                                                                            ; Merged with equalizer:equalizer_inst|state_100.IDLE                                                                                                                                                    ;
; equalizer:equalizer_inst|state_200.IDLE                                                                                                                                             ; Merged with equalizer:equalizer_inst|state_100.IDLE                                                                                                                                                    ;
; equalizer:equalizer_inst|state_2000.IDLE                                                                                                                                            ; Merged with equalizer:equalizer_inst|state_100.IDLE                                                                                                                                                    ;
; equalizer:equalizer_inst|state_3000.IDLE                                                                                                                                            ; Merged with equalizer:equalizer_inst|state_100.IDLE                                                                                                                                                    ;
; equalizer:equalizer_inst|state_5000.IDLE                                                                                                                                            ; Merged with equalizer:equalizer_inst|state_100.IDLE                                                                                                                                                    ;
; equalizer:equalizer_inst|state_600.IDLE                                                                                                                                             ; Merged with equalizer:equalizer_inst|state_100.IDLE                                                                                                                                                    ;
; equalizer:equalizer_inst|state_8000.IDLE                                                                                                                                            ; Merged with equalizer:equalizer_inst|state_100.IDLE                                                                                                                                                    ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[7]  ; Lost fanout                                                                                                                                                                                            ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[42..46]                         ; Lost fanout                                                                                                                                                                                            ;
; Total Number of Removed Registers = 152                                                                                                                                             ;                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                              ; Reason for Removal ; Registers Removed due to This Register                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.stall ; Lost Fanouts       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.end1 ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 6336  ;
; Number of registers using Synchronous Clear  ; 36    ;
; Number of registers using Synchronous Load   ; 90    ;
; Number of registers using Asynchronous Clear ; 6277  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4562  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                  ; Fan out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[6]      ; 2       ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5]      ; 2       ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4]      ; 2       ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3]      ; 2       ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2]      ; 2       ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1]      ; 2       ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0]      ; 2       ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[1]                        ; 2       ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[2]                        ; 2       ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[3]                        ; 2       ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[4]                        ; 2       ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[5]                        ; 2       ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[6]                        ; 2       ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[6]           ; 1       ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[5]           ; 1       ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4]           ; 1       ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3]           ; 1       ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2]           ; 1       ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1]           ; 1       ;
; equalizer:equalizer_inst|iir8000_rom_addr[1]                                                                                                                                       ; 4       ;
; equalizer:equalizer_inst|iir8000_rom_addr[2]                                                                                                                                       ; 5       ;
; equalizer:equalizer_inst|iir8000_rom_addr[3]                                                                                                                                       ; 5       ;
; equalizer:equalizer_inst|iir8000_rom_addr[4]                                                                                                                                       ; 4       ;
; equalizer:equalizer_inst|iir5000_rom_addr[1]                                                                                                                                       ; 4       ;
; equalizer:equalizer_inst|iir5000_rom_addr[2]                                                                                                                                       ; 5       ;
; equalizer:equalizer_inst|iir5000_rom_addr[3]                                                                                                                                       ; 5       ;
; equalizer:equalizer_inst|iir5000_rom_addr[4]                                                                                                                                       ; 5       ;
; equalizer:equalizer_inst|iir3000_rom_addr[1]                                                                                                                                       ; 4       ;
; equalizer:equalizer_inst|iir3000_rom_addr[2]                                                                                                                                       ; 5       ;
; equalizer:equalizer_inst|iir3000_rom_addr[3]                                                                                                                                       ; 5       ;
; equalizer:equalizer_inst|iir3000_rom_addr[4]                                                                                                                                       ; 5       ;
; equalizer:equalizer_inst|iir2000_rom_addr[1]                                                                                                                                       ; 4       ;
; equalizer:equalizer_inst|iir2000_rom_addr[2]                                                                                                                                       ; 5       ;
; equalizer:equalizer_inst|iir2000_rom_addr[3]                                                                                                                                       ; 5       ;
; equalizer:equalizer_inst|iir2000_rom_addr[4]                                                                                                                                       ; 4       ;
; equalizer:equalizer_inst|iir1000_rom_addr[1]                                                                                                                                       ; 4       ;
; equalizer:equalizer_inst|iir1000_rom_addr[2]                                                                                                                                       ; 5       ;
; equalizer:equalizer_inst|iir1000_rom_addr[3]                                                                                                                                       ; 5       ;
; equalizer:equalizer_inst|iir1000_rom_addr[4]                                                                                                                                       ; 4       ;
; equalizer:equalizer_inst|iir600_rom_addr[1]                                                                                                                                        ; 4       ;
; equalizer:equalizer_inst|iir600_rom_addr[2]                                                                                                                                        ; 5       ;
; equalizer:equalizer_inst|iir600_rom_addr[3]                                                                                                                                        ; 5       ;
; equalizer:equalizer_inst|iir600_rom_addr[4]                                                                                                                                        ; 4       ;
; equalizer:equalizer_inst|iir200_rom_addr[1]                                                                                                                                        ; 4       ;
; equalizer:equalizer_inst|iir200_rom_addr[2]                                                                                                                                        ; 5       ;
; equalizer:equalizer_inst|iir200_rom_addr[3]                                                                                                                                        ; 5       ;
; equalizer:equalizer_inst|iir200_rom_addr[4]                                                                                                                                        ; 5       ;
; equalizer:equalizer_inst|iir100_rom_addr[1]                                                                                                                                        ; 4       ;
; equalizer:equalizer_inst|iir100_rom_addr[2]                                                                                                                                        ; 5       ;
; equalizer:equalizer_inst|iir100_rom_addr[3]                                                                                                                                        ; 5       ;
; equalizer:equalizer_inst|iir100_rom_addr[4]                                                                                                                                        ; 5       ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[0]                        ; 3       ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[6] ; 1       ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[5] ; 1       ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4] ; 1       ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3] ; 1       ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2] ; 1       ;
; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1] ; 1       ;
; equalizer:equalizer_inst|iir:iir_8000|coe_buf[4][0]                                                                                                                                ; 1       ;
; equalizer:equalizer_inst|iir:iir_8000|coe_buf[1][0]                                                                                                                                ; 1       ;
; equalizer:equalizer_inst|iir:iir_8000|coe_buf[5][1]                                                                                                                                ; 1       ;
; equalizer:equalizer_inst|iir:iir_8000|coe_buf[2][1]                                                                                                                                ; 1       ;
; equalizer:equalizer_inst|iir:iir_8000|coe_buf[4][3]                                                                                                                                ; 1       ;
; equalizer:equalizer_inst|iir:iir_8000|coe_buf[1][3]                                                                                                                                ; 1       ;
; equalizer:equalizer_inst|iir:iir_8000|coe_buf[5][5]                                                                                                                                ; 1       ;
; equalizer:equalizer_inst|iir:iir_8000|coe_buf[2][5]                                                                                                                                ; 1       ;
; equalizer:equalizer_inst|iir:iir_8000|coe_buf[4][6]                                                                                                                                ; 1       ;
; equalizer:equalizer_inst|iir:iir_8000|coe_buf[5][6]                                                                                                                                ; 1       ;
; equalizer:equalizer_inst|iir:iir_8000|coe_buf[1][6]                                                                                                                                ; 1       ;
; equalizer:equalizer_inst|iir:iir_8000|coe_buf[2][6]                                                                                                                                ; 1       ;
; equalizer:equalizer_inst|iir:iir_8000|coe_buf[4][7]                                                                                                                                ; 1       ;
; equalizer:equalizer_inst|iir:iir_8000|coe_buf[1][7]                                                                                                                                ; 1       ;
; equalizer:equalizer_inst|iir:iir_8000|coe_buf[4][8]                                                                                                                                ; 1       ;
; equalizer:equalizer_inst|iir:iir_8000|coe_buf[5][8]                                                                                                                                ; 1       ;
; equalizer:equalizer_inst|iir:iir_8000|coe_buf[1][8]                                                                                                                                ; 1       ;
; equalizer:equalizer_inst|iir:iir_8000|coe_buf[2][8]                                                                                                                                ; 1       ;
; equalizer:equalizer_inst|iir:iir_8000|coe_buf[5][10]                                                                                                                               ; 1       ;
; equalizer:equalizer_inst|iir:iir_8000|coe_buf[2][10]                                                                                                                               ; 1       ;
; equalizer:equalizer_inst|iir:iir_8000|coe_buf[4][11]                                                                                                                               ; 1       ;
; equalizer:equalizer_inst|iir:iir_8000|coe_buf[1][11]                                                                                                                               ; 1       ;
; equalizer:equalizer_inst|iir:iir_8000|coe_buf[4][12]                                                                                                                               ; 1       ;
; equalizer:equalizer_inst|iir:iir_8000|coe_buf[5][12]                                                                                                                               ; 1       ;
; equalizer:equalizer_inst|iir:iir_8000|coe_buf[1][12]                                                                                                                               ; 1       ;
; equalizer:equalizer_inst|iir:iir_8000|coe_buf[2][12]                                                                                                                               ; 1       ;
; equalizer:equalizer_inst|iir:iir_8000|coe_buf[5][13]                                                                                                                               ; 1       ;
; equalizer:equalizer_inst|iir:iir_8000|coe_buf[2][13]                                                                                                                               ; 1       ;
; equalizer:equalizer_inst|iir:iir_8000|coe_buf[5][14]                                                                                                                               ; 1       ;
; equalizer:equalizer_inst|iir:iir_8000|coe_buf[2][14]                                                                                                                               ; 1       ;
; equalizer:equalizer_inst|iir:iir_8000|coe_buf[3][15]                                                                                                                               ; 1       ;
; equalizer:equalizer_inst|iir:iir_8000|coe_buf[0][15]                                                                                                                               ; 1       ;
; equalizer:equalizer_inst|iir:iir_8000|coe_buf[4][16]                                                                                                                               ; 1       ;
; equalizer:equalizer_inst|iir:iir_8000|coe_buf[1][16]                                                                                                                               ; 1       ;
; equalizer:equalizer_inst|iir:iir_8000|coe_reg[4][0]                                                                                                                                ; 2       ;
; equalizer:equalizer_inst|iir:iir_8000|coe_reg[1][0]                                                                                                                                ; 2       ;
; equalizer:equalizer_inst|iir:iir_8000|coe_reg[5][1]                                                                                                                                ; 2       ;
; equalizer:equalizer_inst|iir:iir_8000|coe_reg[2][1]                                                                                                                                ; 2       ;
; equalizer:equalizer_inst|iir:iir_8000|coe_reg[4][3]                                                                                                                                ; 2       ;
; equalizer:equalizer_inst|iir:iir_8000|coe_reg[1][3]                                                                                                                                ; 2       ;
; equalizer:equalizer_inst|iir:iir_8000|coe_reg[5][5]                                                                                                                                ; 2       ;
; equalizer:equalizer_inst|iir:iir_8000|coe_reg[2][5]                                                                                                                                ; 2       ;
; Total number of inverted registers = 602*                                                                                                                                          ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |au_filter|equalizer:equalizer_inst|coe_ful_cnt[1]      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |au_filter|led[2]~reg0                                  ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |au_filter|equalizer:equalizer_inst|iir8000_rom_addr[6] ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |au_filter|equalizer:equalizer_inst|iir5000_rom_addr[5] ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |au_filter|equalizer:equalizer_inst|iir3000_rom_addr[6] ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |au_filter|equalizer:equalizer_inst|iir2000_rom_addr[5] ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |au_filter|equalizer:equalizer_inst|iir1000_rom_addr[5] ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |au_filter|equalizer:equalizer_inst|iir600_rom_addr[6]  ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |au_filter|equalizer:equalizer_inst|iir200_rom_addr[5]  ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |au_filter|equalizer:equalizer_inst|iir100_rom_addr[5]  ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |au_filter|equalizer:equalizer_inst|iir8000_rom_addr[3] ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |au_filter|equalizer:equalizer_inst|iir5000_rom_addr[4] ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |au_filter|equalizer:equalizer_inst|iir3000_rom_addr[4] ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |au_filter|equalizer:equalizer_inst|iir2000_rom_addr[2] ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |au_filter|equalizer:equalizer_inst|iir1000_rom_addr[4] ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |au_filter|equalizer:equalizer_inst|iir600_rom_addr[2]  ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |au_filter|equalizer:equalizer_inst|iir200_rom_addr[1]  ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |au_filter|equalizer:equalizer_inst|iir100_rom_addr[2]  ;
; 3:1                ; 560 bits  ; 1120 LEs      ; 1120 LEs             ; 0 LEs                  ; No         ; |au_filter|equalizer:equalizer_inst|iir:iir_5000|Mux85  ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |au_filter|equalizer:equalizer_inst|iir:iir_8000|Mux51  ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |au_filter|equalizer:equalizer_inst|iir:iir_5000|Mux53  ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |au_filter|equalizer:equalizer_inst|iir:iir_3000|Mux49  ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |au_filter|equalizer:equalizer_inst|iir:iir_2000|Mux45  ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |au_filter|equalizer:equalizer_inst|iir:iir_1000|Mux41  ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |au_filter|equalizer:equalizer_inst|iir:iir_600|Mux44   ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |au_filter|equalizer:equalizer_inst|iir:iir_200|Mux55   ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |au_filter|equalizer:equalizer_inst|iir:iir_100|Mux42   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |au_filter|equalizer:equalizer_inst|Selector84          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |au_filter|equalizer:equalizer_inst|Selector76          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |au_filter|equalizer:equalizer_inst|Selector60          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |au_filter|equalizer:equalizer_inst|Selector52          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |au_filter|equalizer:equalizer_inst|Selector40          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |au_filter|equalizer:equalizer_inst|Selector24          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |au_filter|equalizer:equalizer_inst|Selector12          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |au_filter|equalizer:equalizer_inst|Selector4           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |au_filter|equalizer:equalizer_inst|Selector85          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |au_filter|equalizer:equalizer_inst|Selector75          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |au_filter|equalizer:equalizer_inst|Selector63          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |au_filter|equalizer:equalizer_inst|Selector51          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |au_filter|equalizer:equalizer_inst|Selector37          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |au_filter|equalizer:equalizer_inst|Selector25          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |au_filter|equalizer:equalizer_inst|Selector15          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |au_filter|equalizer:equalizer_inst|Selector1           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for equalizer:equalizer_inst|rom_iir_100:rom_iir_100_inst|altsyncram:altsyncram_component|altsyncram_phb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for equalizer:equalizer_inst|rom_iir_200:rom_iir_200_inst|altsyncram:altsyncram_component|altsyncram_rhb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for equalizer:equalizer_inst|rom_iir_600:rom_iir_600_inst|altsyncram:altsyncram_component|altsyncram_2ib1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for equalizer:equalizer_inst|rom_iir_1000:rom_iir_1000_inst|altsyncram:altsyncram_component|altsyncram_8mb1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for equalizer:equalizer_inst|rom_iir_2000:rom_iir_2000_inst|altsyncram:altsyncram_component|altsyncram_rkb1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for equalizer:equalizer_inst|rom_iir_3000:rom_iir_3000_inst|altsyncram:altsyncram_component|altsyncram_tkb1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for equalizer:equalizer_inst|rom_iir_5000:rom_iir_5000_inst|altsyncram:altsyncram_component|altsyncram_1lb1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for equalizer:equalizer_inst|rom_iir_8000:rom_iir_8000_inst|altsyncram:altsyncram_component|altsyncram_7lb1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst ;
+-----------------+-------+------+----------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                   ;
+-----------------+-------+------+----------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15400 ; -    ; -                                                                    ;
; MESSAGE_DISABLE ; 14130 ; -    ; -                                                                    ;
; MESSAGE_DISABLE ; 12020 ; -    ; -                                                                    ;
; MESSAGE_DISABLE ; 12030 ; -    ; -                                                                    ;
; MESSAGE_DISABLE ; 12010 ; -    ; -                                                                    ;
; MESSAGE_DISABLE ; 12110 ; -    ; -                                                                    ;
; MESSAGE_DISABLE ; 14320 ; -    ; -                                                                    ;
; MESSAGE_DISABLE ; 13410 ; -    ; -                                                                    ;
; MESSAGE_DISABLE ; 10036 ; -    ; -                                                                    ;
+-----------------+-------+------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                             ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                              ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                              ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                              ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                              ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                              ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                              ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                              ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                              ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                              ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                              ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                              ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                              ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                              ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                              ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                              ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[6]                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[5]                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[4]                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[3]                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[2]                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[1]                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[0]                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[7]                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[6]                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[5]                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4]                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3]                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2]                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1]                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0]                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[6]                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[5]                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[4]                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[3]                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[2]                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[1]                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[0]                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[6]                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[5]                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[4]                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[3]                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[2]                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[1]                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[0]                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[6]                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[5]                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[4]                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[3]                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[2]                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[1]                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[0]                                                                             ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2pn3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_aaq3:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------+
; Parameter Name                ; Value                 ; Type                      ;
+-------------------------------+-----------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                   ;
; PLL_TYPE                      ; AUTO                  ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                   ;
; LOCK_HIGH                     ; 1                     ; Untyped                   ;
; LOCK_LOW                      ; 1                     ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                   ;
; SKIP_VCO                      ; OFF                   ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                   ;
; BANDWIDTH                     ; 0                     ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                   ;
; DOWN_SPREAD                   ; 0                     ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 3                     ; Signed Integer            ;
; CLK1_MULTIPLY_BY              ; 32                    ; Signed Integer            ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 625                   ; Signed Integer            ;
; CLK1_DIVIDE_BY                ; 625                   ; Signed Integer            ;
; CLK0_DIVIDE_BY                ; 1250                  ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                   ;
; DPA_DIVIDER                   ; 0                     ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; VCO_MIN                       ; 0                     ; Untyped                   ;
; VCO_MAX                       ; 0                     ; Untyped                   ;
; VCO_CENTER                    ; 0                     ; Untyped                   ;
; PFD_MIN                       ; 0                     ; Untyped                   ;
; PFD_MAX                       ; 0                     ; Untyped                   ;
; M_INITIAL                     ; 0                     ; Untyped                   ;
; M                             ; 0                     ; Untyped                   ;
; N                             ; 1                     ; Untyped                   ;
; M2                            ; 1                     ; Untyped                   ;
; N2                            ; 1                     ; Untyped                   ;
; SS                            ; 1                     ; Untyped                   ;
; C0_HIGH                       ; 0                     ; Untyped                   ;
; C1_HIGH                       ; 0                     ; Untyped                   ;
; C2_HIGH                       ; 0                     ; Untyped                   ;
; C3_HIGH                       ; 0                     ; Untyped                   ;
; C4_HIGH                       ; 0                     ; Untyped                   ;
; C5_HIGH                       ; 0                     ; Untyped                   ;
; C6_HIGH                       ; 0                     ; Untyped                   ;
; C7_HIGH                       ; 0                     ; Untyped                   ;
; C8_HIGH                       ; 0                     ; Untyped                   ;
; C9_HIGH                       ; 0                     ; Untyped                   ;
; C0_LOW                        ; 0                     ; Untyped                   ;
; C1_LOW                        ; 0                     ; Untyped                   ;
; C2_LOW                        ; 0                     ; Untyped                   ;
; C3_LOW                        ; 0                     ; Untyped                   ;
; C4_LOW                        ; 0                     ; Untyped                   ;
; C5_LOW                        ; 0                     ; Untyped                   ;
; C6_LOW                        ; 0                     ; Untyped                   ;
; C7_LOW                        ; 0                     ; Untyped                   ;
; C8_LOW                        ; 0                     ; Untyped                   ;
; C9_LOW                        ; 0                     ; Untyped                   ;
; C0_INITIAL                    ; 0                     ; Untyped                   ;
; C1_INITIAL                    ; 0                     ; Untyped                   ;
; C2_INITIAL                    ; 0                     ; Untyped                   ;
; C3_INITIAL                    ; 0                     ; Untyped                   ;
; C4_INITIAL                    ; 0                     ; Untyped                   ;
; C5_INITIAL                    ; 0                     ; Untyped                   ;
; C6_INITIAL                    ; 0                     ; Untyped                   ;
; C7_INITIAL                    ; 0                     ; Untyped                   ;
; C8_INITIAL                    ; 0                     ; Untyped                   ;
; C9_INITIAL                    ; 0                     ; Untyped                   ;
; C0_MODE                       ; BYPASS                ; Untyped                   ;
; C1_MODE                       ; BYPASS                ; Untyped                   ;
; C2_MODE                       ; BYPASS                ; Untyped                   ;
; C3_MODE                       ; BYPASS                ; Untyped                   ;
; C4_MODE                       ; BYPASS                ; Untyped                   ;
; C5_MODE                       ; BYPASS                ; Untyped                   ;
; C6_MODE                       ; BYPASS                ; Untyped                   ;
; C7_MODE                       ; BYPASS                ; Untyped                   ;
; C8_MODE                       ; BYPASS                ; Untyped                   ;
; C9_MODE                       ; BYPASS                ; Untyped                   ;
; C0_PH                         ; 0                     ; Untyped                   ;
; C1_PH                         ; 0                     ; Untyped                   ;
; C2_PH                         ; 0                     ; Untyped                   ;
; C3_PH                         ; 0                     ; Untyped                   ;
; C4_PH                         ; 0                     ; Untyped                   ;
; C5_PH                         ; 0                     ; Untyped                   ;
; C6_PH                         ; 0                     ; Untyped                   ;
; C7_PH                         ; 0                     ; Untyped                   ;
; C8_PH                         ; 0                     ; Untyped                   ;
; C9_PH                         ; 0                     ; Untyped                   ;
; L0_HIGH                       ; 1                     ; Untyped                   ;
; L1_HIGH                       ; 1                     ; Untyped                   ;
; G0_HIGH                       ; 1                     ; Untyped                   ;
; G1_HIGH                       ; 1                     ; Untyped                   ;
; G2_HIGH                       ; 1                     ; Untyped                   ;
; G3_HIGH                       ; 1                     ; Untyped                   ;
; E0_HIGH                       ; 1                     ; Untyped                   ;
; E1_HIGH                       ; 1                     ; Untyped                   ;
; E2_HIGH                       ; 1                     ; Untyped                   ;
; E3_HIGH                       ; 1                     ; Untyped                   ;
; L0_LOW                        ; 1                     ; Untyped                   ;
; L1_LOW                        ; 1                     ; Untyped                   ;
; G0_LOW                        ; 1                     ; Untyped                   ;
; G1_LOW                        ; 1                     ; Untyped                   ;
; G2_LOW                        ; 1                     ; Untyped                   ;
; G3_LOW                        ; 1                     ; Untyped                   ;
; E0_LOW                        ; 1                     ; Untyped                   ;
; E1_LOW                        ; 1                     ; Untyped                   ;
; E2_LOW                        ; 1                     ; Untyped                   ;
; E3_LOW                        ; 1                     ; Untyped                   ;
; L0_INITIAL                    ; 1                     ; Untyped                   ;
; L1_INITIAL                    ; 1                     ; Untyped                   ;
; G0_INITIAL                    ; 1                     ; Untyped                   ;
; G1_INITIAL                    ; 1                     ; Untyped                   ;
; G2_INITIAL                    ; 1                     ; Untyped                   ;
; G3_INITIAL                    ; 1                     ; Untyped                   ;
; E0_INITIAL                    ; 1                     ; Untyped                   ;
; E1_INITIAL                    ; 1                     ; Untyped                   ;
; E2_INITIAL                    ; 1                     ; Untyped                   ;
; E3_INITIAL                    ; 1                     ; Untyped                   ;
; L0_MODE                       ; BYPASS                ; Untyped                   ;
; L1_MODE                       ; BYPASS                ; Untyped                   ;
; G0_MODE                       ; BYPASS                ; Untyped                   ;
; G1_MODE                       ; BYPASS                ; Untyped                   ;
; G2_MODE                       ; BYPASS                ; Untyped                   ;
; G3_MODE                       ; BYPASS                ; Untyped                   ;
; E0_MODE                       ; BYPASS                ; Untyped                   ;
; E1_MODE                       ; BYPASS                ; Untyped                   ;
; E2_MODE                       ; BYPASS                ; Untyped                   ;
; E3_MODE                       ; BYPASS                ; Untyped                   ;
; L0_PH                         ; 0                     ; Untyped                   ;
; L1_PH                         ; 0                     ; Untyped                   ;
; G0_PH                         ; 0                     ; Untyped                   ;
; G1_PH                         ; 0                     ; Untyped                   ;
; G2_PH                         ; 0                     ; Untyped                   ;
; G3_PH                         ; 0                     ; Untyped                   ;
; E0_PH                         ; 0                     ; Untyped                   ;
; E1_PH                         ; 0                     ; Untyped                   ;
; E2_PH                         ; 0                     ; Untyped                   ;
; E3_PH                         ; 0                     ; Untyped                   ;
; M_PH                          ; 0                     ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; CLK0_COUNTER                  ; G0                    ; Untyped                   ;
; CLK1_COUNTER                  ; G0                    ; Untyped                   ;
; CLK2_COUNTER                  ; G0                    ; Untyped                   ;
; CLK3_COUNTER                  ; G0                    ; Untyped                   ;
; CLK4_COUNTER                  ; G0                    ; Untyped                   ;
; CLK5_COUNTER                  ; G0                    ; Untyped                   ;
; CLK6_COUNTER                  ; E0                    ; Untyped                   ;
; CLK7_COUNTER                  ; E1                    ; Untyped                   ;
; CLK8_COUNTER                  ; E2                    ; Untyped                   ;
; CLK9_COUNTER                  ; E3                    ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; M_TIME_DELAY                  ; 0                     ; Untyped                   ;
; N_TIME_DELAY                  ; 0                     ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                   ;
; VCO_POST_SCALE                ; 0                     ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK2                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                   ;
; CBXI_PARAMETER                ; pll_altpll2           ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE            ;
+-------------------------------+-----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2s:i2s_inst ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; WORD_LENGTH    ; 24    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: equalizer:equalizer_inst|iir:iir_100|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                       ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                             ;
; LPM_WIDTHA                                     ; 17           ; Signed Integer                                                             ;
; LPM_WIDTHB                                     ; 24           ; Signed Integer                                                             ;
; LPM_WIDTHP                                     ; 41           ; Signed Integer                                                             ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                    ;
; LATENCY                                        ; 0            ; Untyped                                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                    ;
; CBXI_PARAMETER                                 ; mult_l8n     ; Untyped                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                    ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: equalizer:equalizer_inst|iir:iir_100|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                               ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                     ;
; LPM_WIDTHA                                     ; 17           ; Signed Integer                                                                     ;
; LPM_WIDTHB                                     ; 29           ; Signed Integer                                                                     ;
; LPM_WIDTHP                                     ; 46           ; Signed Integer                                                                     ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                            ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                            ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                            ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                            ;
; LATENCY                                        ; 0            ; Untyped                                                                            ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                            ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                            ;
; USE_EAB                                        ; OFF          ; Untyped                                                                            ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                            ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                            ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                            ;
; CBXI_PARAMETER                                 ; mult_v8n     ; Untyped                                                                            ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                            ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                            ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: equalizer:equalizer_inst|rom_iir_100:rom_iir_100_inst|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                        ;
+------------------------------------+---------------------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                                     ;
; OPERATION_MODE                     ; ROM                             ; Untyped                                                     ;
; WIDTH_A                            ; 17                              ; Signed Integer                                              ;
; WIDTHAD_A                          ; 7                               ; Signed Integer                                              ;
; NUMWORDS_A                         ; 66                              ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                                     ;
; WIDTH_B                            ; 1                               ; Untyped                                                     ;
; WIDTHAD_B                          ; 1                               ; Untyped                                                     ;
; NUMWORDS_B                         ; 1                               ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                               ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                               ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                     ;
; INIT_FILE                          ; ./ipcore/rom_iir_100/coe100.mif ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                          ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                          ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                           ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                    ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_phb1                 ; Untyped                                                     ;
+------------------------------------+---------------------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: equalizer:equalizer_inst|iir:iir_200|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                       ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                             ;
; LPM_WIDTHA                                     ; 17           ; Signed Integer                                                             ;
; LPM_WIDTHB                                     ; 24           ; Signed Integer                                                             ;
; LPM_WIDTHP                                     ; 41           ; Signed Integer                                                             ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                    ;
; LATENCY                                        ; 0            ; Untyped                                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                    ;
; CBXI_PARAMETER                                 ; mult_l8n     ; Untyped                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                    ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: equalizer:equalizer_inst|iir:iir_200|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                               ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                     ;
; LPM_WIDTHA                                     ; 17           ; Signed Integer                                                                     ;
; LPM_WIDTHB                                     ; 29           ; Signed Integer                                                                     ;
; LPM_WIDTHP                                     ; 46           ; Signed Integer                                                                     ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                            ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                            ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                            ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                            ;
; LATENCY                                        ; 0            ; Untyped                                                                            ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                            ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                            ;
; USE_EAB                                        ; OFF          ; Untyped                                                                            ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                            ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                            ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                            ;
; CBXI_PARAMETER                                 ; mult_v8n     ; Untyped                                                                            ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                            ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                            ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: equalizer:equalizer_inst|rom_iir_200:rom_iir_200_inst|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                        ;
+------------------------------------+---------------------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                                     ;
; OPERATION_MODE                     ; ROM                             ; Untyped                                                     ;
; WIDTH_A                            ; 17                              ; Signed Integer                                              ;
; WIDTHAD_A                          ; 7                               ; Signed Integer                                              ;
; NUMWORDS_A                         ; 66                              ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                                     ;
; WIDTH_B                            ; 1                               ; Untyped                                                     ;
; WIDTHAD_B                          ; 1                               ; Untyped                                                     ;
; NUMWORDS_B                         ; 1                               ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                               ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                               ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                     ;
; INIT_FILE                          ; ./ipcore/rom_iir_200/coe200.mif ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                          ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                          ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                           ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                    ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_rhb1                 ; Untyped                                                     ;
+------------------------------------+---------------------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: equalizer:equalizer_inst|iir:iir_600|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                       ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                             ;
; LPM_WIDTHA                                     ; 17           ; Signed Integer                                                             ;
; LPM_WIDTHB                                     ; 24           ; Signed Integer                                                             ;
; LPM_WIDTHP                                     ; 41           ; Signed Integer                                                             ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                    ;
; LATENCY                                        ; 0            ; Untyped                                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                    ;
; CBXI_PARAMETER                                 ; mult_l8n     ; Untyped                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                    ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: equalizer:equalizer_inst|iir:iir_600|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                               ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                     ;
; LPM_WIDTHA                                     ; 17           ; Signed Integer                                                                     ;
; LPM_WIDTHB                                     ; 29           ; Signed Integer                                                                     ;
; LPM_WIDTHP                                     ; 46           ; Signed Integer                                                                     ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                            ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                            ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                            ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                            ;
; LATENCY                                        ; 0            ; Untyped                                                                            ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                            ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                            ;
; USE_EAB                                        ; OFF          ; Untyped                                                                            ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                            ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                            ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                            ;
; CBXI_PARAMETER                                 ; mult_v8n     ; Untyped                                                                            ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                            ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                            ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: equalizer:equalizer_inst|rom_iir_600:rom_iir_600_inst|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                        ;
+------------------------------------+---------------------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                                     ;
; OPERATION_MODE                     ; ROM                             ; Untyped                                                     ;
; WIDTH_A                            ; 17                              ; Signed Integer                                              ;
; WIDTHAD_A                          ; 7                               ; Signed Integer                                              ;
; NUMWORDS_A                         ; 66                              ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                                     ;
; WIDTH_B                            ; 1                               ; Untyped                                                     ;
; WIDTHAD_B                          ; 1                               ; Untyped                                                     ;
; NUMWORDS_B                         ; 1                               ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                               ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                               ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                     ;
; INIT_FILE                          ; ./ipcore/rom_iir_600/coe500.mif ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                          ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                          ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                           ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                    ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_2ib1                 ; Untyped                                                     ;
+------------------------------------+---------------------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: equalizer:equalizer_inst|iir:iir_1000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                        ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                              ;
; LPM_WIDTHA                                     ; 17           ; Signed Integer                                                              ;
; LPM_WIDTHB                                     ; 24           ; Signed Integer                                                              ;
; LPM_WIDTHP                                     ; 41           ; Signed Integer                                                              ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                     ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                     ;
; LATENCY                                        ; 0            ; Untyped                                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                     ;
; USE_EAB                                        ; OFF          ; Untyped                                                                     ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                     ;
; CBXI_PARAMETER                                 ; mult_l8n     ; Untyped                                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                     ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: equalizer:equalizer_inst|iir:iir_1000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                      ;
; LPM_WIDTHA                                     ; 17           ; Signed Integer                                                                      ;
; LPM_WIDTHB                                     ; 29           ; Signed Integer                                                                      ;
; LPM_WIDTHP                                     ; 46           ; Signed Integer                                                                      ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                             ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                             ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                             ;
; LATENCY                                        ; 0            ; Untyped                                                                             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                             ;
; USE_EAB                                        ; OFF          ; Untyped                                                                             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                             ;
; CBXI_PARAMETER                                 ; mult_v8n     ; Untyped                                                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                             ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: equalizer:equalizer_inst|rom_iir_1000:rom_iir_1000_inst|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                             ; Type                                                        ;
+------------------------------------+-----------------------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                                                     ;
; OPERATION_MODE                     ; ROM                               ; Untyped                                                     ;
; WIDTH_A                            ; 17                                ; Signed Integer                                              ;
; WIDTHAD_A                          ; 7                                 ; Signed Integer                                              ;
; NUMWORDS_A                         ; 128                               ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                                                     ;
; WIDTH_B                            ; 1                                 ; Untyped                                                     ;
; WIDTHAD_B                          ; 1                                 ; Untyped                                                     ;
; NUMWORDS_B                         ; 1                                 ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                                 ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                     ;
; INIT_FILE                          ; ./ipcore/rom_iir_1000/coe1000.mif ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                            ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                            ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                      ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_8mb1                   ; Untyped                                                     ;
+------------------------------------+-----------------------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: equalizer:equalizer_inst|iir:iir_2000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                        ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                              ;
; LPM_WIDTHA                                     ; 17           ; Signed Integer                                                              ;
; LPM_WIDTHB                                     ; 24           ; Signed Integer                                                              ;
; LPM_WIDTHP                                     ; 41           ; Signed Integer                                                              ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                     ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                     ;
; LATENCY                                        ; 0            ; Untyped                                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                     ;
; USE_EAB                                        ; OFF          ; Untyped                                                                     ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                     ;
; CBXI_PARAMETER                                 ; mult_l8n     ; Untyped                                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                     ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: equalizer:equalizer_inst|iir:iir_2000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                      ;
; LPM_WIDTHA                                     ; 17           ; Signed Integer                                                                      ;
; LPM_WIDTHB                                     ; 29           ; Signed Integer                                                                      ;
; LPM_WIDTHP                                     ; 46           ; Signed Integer                                                                      ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                             ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                             ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                             ;
; LATENCY                                        ; 0            ; Untyped                                                                             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                             ;
; USE_EAB                                        ; OFF          ; Untyped                                                                             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                             ;
; CBXI_PARAMETER                                 ; mult_v8n     ; Untyped                                                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                             ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: equalizer:equalizer_inst|rom_iir_2000:rom_iir_2000_inst|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                             ; Type                                                        ;
+------------------------------------+-----------------------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                                                     ;
; OPERATION_MODE                     ; ROM                               ; Untyped                                                     ;
; WIDTH_A                            ; 17                                ; Signed Integer                                              ;
; WIDTHAD_A                          ; 7                                 ; Signed Integer                                              ;
; NUMWORDS_A                         ; 66                                ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                                                     ;
; WIDTH_B                            ; 1                                 ; Untyped                                                     ;
; WIDTHAD_B                          ; 1                                 ; Untyped                                                     ;
; NUMWORDS_B                         ; 1                                 ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                                 ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                     ;
; INIT_FILE                          ; ./ipcore/rom_iir_2000/coe2000.mif ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                            ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                            ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                      ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_rkb1                   ; Untyped                                                     ;
+------------------------------------+-----------------------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: equalizer:equalizer_inst|iir:iir_3000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                        ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                              ;
; LPM_WIDTHA                                     ; 17           ; Signed Integer                                                              ;
; LPM_WIDTHB                                     ; 24           ; Signed Integer                                                              ;
; LPM_WIDTHP                                     ; 41           ; Signed Integer                                                              ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                     ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                     ;
; LATENCY                                        ; 0            ; Untyped                                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                     ;
; USE_EAB                                        ; OFF          ; Untyped                                                                     ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                     ;
; CBXI_PARAMETER                                 ; mult_l8n     ; Untyped                                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                     ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: equalizer:equalizer_inst|iir:iir_3000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                      ;
; LPM_WIDTHA                                     ; 17           ; Signed Integer                                                                      ;
; LPM_WIDTHB                                     ; 29           ; Signed Integer                                                                      ;
; LPM_WIDTHP                                     ; 46           ; Signed Integer                                                                      ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                             ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                             ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                             ;
; LATENCY                                        ; 0            ; Untyped                                                                             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                             ;
; USE_EAB                                        ; OFF          ; Untyped                                                                             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                             ;
; CBXI_PARAMETER                                 ; mult_v8n     ; Untyped                                                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                             ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: equalizer:equalizer_inst|rom_iir_3000:rom_iir_3000_inst|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                             ; Type                                                        ;
+------------------------------------+-----------------------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                                                     ;
; OPERATION_MODE                     ; ROM                               ; Untyped                                                     ;
; WIDTH_A                            ; 17                                ; Signed Integer                                              ;
; WIDTHAD_A                          ; 7                                 ; Signed Integer                                              ;
; NUMWORDS_A                         ; 66                                ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                                                     ;
; WIDTH_B                            ; 1                                 ; Untyped                                                     ;
; WIDTHAD_B                          ; 1                                 ; Untyped                                                     ;
; NUMWORDS_B                         ; 1                                 ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                                 ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                     ;
; INIT_FILE                          ; ./ipcore/rom_iir_3000/coe3000.mif ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                            ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                            ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                      ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_tkb1                   ; Untyped                                                     ;
+------------------------------------+-----------------------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: equalizer:equalizer_inst|iir:iir_5000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                        ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                              ;
; LPM_WIDTHA                                     ; 17           ; Signed Integer                                                              ;
; LPM_WIDTHB                                     ; 24           ; Signed Integer                                                              ;
; LPM_WIDTHP                                     ; 41           ; Signed Integer                                                              ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                     ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                     ;
; LATENCY                                        ; 0            ; Untyped                                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                     ;
; USE_EAB                                        ; OFF          ; Untyped                                                                     ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                     ;
; CBXI_PARAMETER                                 ; mult_l8n     ; Untyped                                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                     ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: equalizer:equalizer_inst|iir:iir_5000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                      ;
; LPM_WIDTHA                                     ; 17           ; Signed Integer                                                                      ;
; LPM_WIDTHB                                     ; 29           ; Signed Integer                                                                      ;
; LPM_WIDTHP                                     ; 46           ; Signed Integer                                                                      ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                             ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                             ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                             ;
; LATENCY                                        ; 0            ; Untyped                                                                             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                             ;
; USE_EAB                                        ; OFF          ; Untyped                                                                             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                             ;
; CBXI_PARAMETER                                 ; mult_v8n     ; Untyped                                                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                             ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: equalizer:equalizer_inst|rom_iir_5000:rom_iir_5000_inst|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                             ; Type                                                        ;
+------------------------------------+-----------------------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                                                     ;
; OPERATION_MODE                     ; ROM                               ; Untyped                                                     ;
; WIDTH_A                            ; 17                                ; Signed Integer                                              ;
; WIDTHAD_A                          ; 7                                 ; Signed Integer                                              ;
; NUMWORDS_A                         ; 66                                ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                                                     ;
; WIDTH_B                            ; 1                                 ; Untyped                                                     ;
; WIDTHAD_B                          ; 1                                 ; Untyped                                                     ;
; NUMWORDS_B                         ; 1                                 ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                                 ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                     ;
; INIT_FILE                          ; ./ipcore/rom_iir_5000/coe5000.mif ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                            ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                            ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                      ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_1lb1                   ; Untyped                                                     ;
+------------------------------------+-----------------------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: equalizer:equalizer_inst|iir:iir_8000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                        ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                              ;
; LPM_WIDTHA                                     ; 17           ; Signed Integer                                                              ;
; LPM_WIDTHB                                     ; 24           ; Signed Integer                                                              ;
; LPM_WIDTHP                                     ; 41           ; Signed Integer                                                              ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                     ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                     ;
; LATENCY                                        ; 0            ; Untyped                                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                     ;
; USE_EAB                                        ; OFF          ; Untyped                                                                     ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                     ;
; CBXI_PARAMETER                                 ; mult_l8n     ; Untyped                                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                     ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: equalizer:equalizer_inst|iir:iir_8000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                      ;
; LPM_WIDTHA                                     ; 17           ; Signed Integer                                                                      ;
; LPM_WIDTHB                                     ; 29           ; Signed Integer                                                                      ;
; LPM_WIDTHP                                     ; 46           ; Signed Integer                                                                      ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                             ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                             ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                             ;
; LATENCY                                        ; 0            ; Untyped                                                                             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                             ;
; USE_EAB                                        ; OFF          ; Untyped                                                                             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                             ;
; CBXI_PARAMETER                                 ; mult_v8n     ; Untyped                                                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                             ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: equalizer:equalizer_inst|rom_iir_8000:rom_iir_8000_inst|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                             ; Type                                                        ;
+------------------------------------+-----------------------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                                                     ;
; OPERATION_MODE                     ; ROM                               ; Untyped                                                     ;
; WIDTH_A                            ; 17                                ; Signed Integer                                              ;
; WIDTHAD_A                          ; 7                                 ; Signed Integer                                              ;
; NUMWORDS_A                         ; 66                                ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                                                     ;
; WIDTH_B                            ; 1                                 ; Untyped                                                     ;
; WIDTHAD_B                          ; 1                                 ; Untyped                                                     ;
; NUMWORDS_B                         ; 1                                 ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                                 ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                     ;
; INIT_FILE                          ; ./ipcore/rom_iir_8000/coe8000.mif ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                            ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                            ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                      ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_7lb1                   ; Untyped                                                     ;
+------------------------------------+-----------------------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst ;
+---------------------+--------------+----------------------------------------------------------------------------------------+
; Parameter Name      ; Value        ; Type                                                                                   ;
+---------------------+--------------+----------------------------------------------------------------------------------------+
; INWIDTH             ; 24           ; Signed Integer                                                                         ;
; OUT_WIDTH_UNTRIMMED ; 47           ; Signed Integer                                                                         ;
; BANKINWIDTH         ; 0            ; Signed Integer                                                                         ;
; REM_LSB_BIT_g       ; 25           ; Signed Integer                                                                         ;
; REM_LSB_TYPE_g      ; trunc        ; String                                                                                 ;
; REM_MSB_BIT_g       ; 0            ; Signed Integer                                                                         ;
; REM_MSB_TYPE_g      ; trunc        ; String                                                                                 ;
; PHYSCHANIN          ; 1            ; Signed Integer                                                                         ;
; PHYSCHANOUT         ; 1            ; Signed Integer                                                                         ;
; CHANSPERPHYIN       ; 1            ; Signed Integer                                                                         ;
; CHANSPERPHYOUT      ; 1            ; Signed Integer                                                                         ;
; OUTPUTFIFODEPTH     ; 4            ; Signed Integer                                                                         ;
; USE_PACKETS         ; 0            ; Signed Integer                                                                         ;
; MODE_WIDTH          ; 0            ; Signed Integer                                                                         ;
; ENABLE_BACKPRESSURE ; false        ; Enumerated                                                                             ;
; LOG2_CHANSPERPHYOUT ; 1            ; Signed Integer                                                                         ;
; NUMCHANS            ; 1            ; Signed Integer                                                                         ;
; DEVICE_FAMILY       ; Cyclone IV E ; String                                                                                 ;
; COMPLEX_CONST       ; 1            ; Signed Integer                                                                         ;
+---------------------+--------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; width_g         ; 24    ; Signed Integer                                                                                                                               ;
; data_width      ; 24    ; Signed Integer                                                                                                                               ;
; data_port_count ; 1     ; Signed Integer                                                                                                                               ;
; packet_size_g   ; 1     ; Signed Integer                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                       ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; width_g               ; 22    ; Signed Integer                                                                                                                             ;
; data_width            ; 22    ; Signed Integer                                                                                                                             ;
; data_port_count       ; 1     ; Signed Integer                                                                                                                             ;
; packet_size_g         ; 1     ; Signed Integer                                                                                                                             ;
; fifo_depth_g          ; 4     ; Signed Integer                                                                                                                             ;
; have_counter_g        ; false ; Enumerated                                                                                                                                 ;
; counter_limit_g       ; 1     ; Signed Integer                                                                                                                             ;
; use_packets           ; 0     ; Signed Integer                                                                                                                             ;
; enable_backpressure_g ; false ; Enumerated                                                                                                                                 ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                      ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                      ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                             ;
; depth          ; 4     ; Signed Integer                                                                                                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                 ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_17 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                             ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                 ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_13 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                             ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                 ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 24    ; Signed Integer                                                                                                                                                               ;
; depth          ; 4     ; Signed Integer                                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_14 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                     ;
; depth          ; 4     ; Signed Integer                                                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                   ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                                                                                                            ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                                                            ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                   ;
; WIDTH_B                            ; 24                   ; Signed Integer                                                                                                                                            ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                                                            ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                                                                                            ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                   ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                                            ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_2pn3      ; Untyped                                                                                                                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm0_lutmem_dmem ;
+------------------------------------+--------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                      ; Type                                                                                                                              ;
+------------------------------------+--------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped                                                                                                                           ;
; OPERATION_MODE                     ; ROM                                        ; Untyped                                                                                                                           ;
; WIDTH_A                            ; 16                                         ; Signed Integer                                                                                                                    ;
; WIDTHAD_A                          ; 7                                          ; Signed Integer                                                                                                                    ;
; NUMWORDS_A                         ; 128                                        ; Signed Integer                                                                                                                    ;
; OUTDATA_REG_A                      ; CLOCK0                                     ; Untyped                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped                                                                                                                           ;
; OUTDATA_ACLR_A                     ; CLEAR0                                     ; Untyped                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped                                                                                                                           ;
; WIDTH_B                            ; 1                                          ; Signed Integer                                                                                                                    ;
; WIDTHAD_B                          ; 1                                          ; Signed Integer                                                                                                                    ;
; NUMWORDS_B                         ; 0                                          ; Signed Integer                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1                                     ; Untyped                                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Signed Integer                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Signed Integer                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; M9K                                        ; Untyped                                                                                                                           ;
; BYTE_SIZE                          ; 8                                          ; Signed Integer                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ; Untyped                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                       ; Untyped                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped                                                                                                                           ;
; INIT_FILE                          ; fir_0002_rtl_core_u0_m0_wo0_cm0_lutmem.hex ; Untyped                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                                          ; Signed Integer                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                     ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                     ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Signed Integer                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                               ; Untyped                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_aaq3                            ; Untyped                                                                                                                           ;
+------------------------------------+--------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                                                          ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                                                ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                                                                                ;
; LPM_WIDTHB                                     ; 7            ; Signed Integer                                                                                                                                                ;
; LPM_WIDTHP                                     ; 23           ; Signed Integer                                                                                                                                                ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                                                       ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                                                       ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                                                                ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                                                       ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                                       ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                                       ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                                                       ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                                                       ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                                                       ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                                                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                                                       ;
; CBXI_PARAMETER                                 ; mult_lcu     ; Untyped                                                                                                                                                       ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                                       ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                                                       ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                                                          ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                                                ;
; LPM_WIDTHA                                     ; 18           ; Signed Integer                                                                                                                                                ;
; LPM_WIDTHB                                     ; 16           ; Signed Integer                                                                                                                                                ;
; LPM_WIDTHP                                     ; 34           ; Signed Integer                                                                                                                                                ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                                                       ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                                                       ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                                                                ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                                                       ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                                       ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                                       ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                                                       ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                                                       ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                                                       ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                                                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                                                       ;
; CBXI_PARAMETER                                 ; mult_9eu     ; Untyped                                                                                                                                                       ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                                       ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                                                       ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_width_g     ; 47    ; Signed Integer                                                                                                                                                        ;
; rem_lsb_bit_g  ; 25    ; Signed Integer                                                                                                                                                        ;
; rem_lsb_type_g ; trunc ; String                                                                                                                                                                ;
; rem_msb_bit_g  ; 0     ; Signed Integer                                                                                                                                                        ;
; rem_msb_type_g ; trunc ; String                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: equalizer:equalizer_inst|iir:iir_8000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component|mult_v8n:auto_generated|alt_mac_mult:mac_mult3 ;
+------------------------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name               ; Value         ; Type                                                                                                                                                    ;
+------------------------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHS                   ; 1             ; Untyped                                                                                                                                                 ;
; DATAA_WIDTH                  ; 17            ; Untyped                                                                                                                                                 ;
; DATAB_WIDTH                  ; 11            ; Untyped                                                                                                                                                 ;
; DATAA_CLOCK                  ; NONE          ; Untyped                                                                                                                                                 ;
; DATAB_CLOCK                  ; NONE          ; Untyped                                                                                                                                                 ;
; SIGNA_CLOCK                  ; NONE          ; Untyped                                                                                                                                                 ;
; SIGNB_CLOCK                  ; NONE          ; Untyped                                                                                                                                                 ;
; OUTPUT_CLOCK                 ; NONE          ; Untyped                                                                                                                                                 ;
; DATAA_CLEAR                  ; NONE          ; Untyped                                                                                                                                                 ;
; DATAB_CLEAR                  ; NONE          ; Untyped                                                                                                                                                 ;
; SIGNA_CLEAR                  ; NONE          ; Untyped                                                                                                                                                 ;
; SIGNB_CLEAR                  ; NONE          ; Untyped                                                                                                                                                 ;
; OUTPUT_CLEAR                 ; NONE          ; Untyped                                                                                                                                                 ;
; ROUND_CLOCK                  ; none          ; Untyped                                                                                                                                                 ;
; ROUND_CLEAR                  ; none          ; Untyped                                                                                                                                                 ;
; SATURATE_CLOCK               ; none          ; Untyped                                                                                                                                                 ;
; SATURATE_CLEAR               ; none          ; Untyped                                                                                                                                                 ;
; BYPASS_MULTIPLIER            ; NO            ; Untyped                                                                                                                                                 ;
; DYNAMIC_SCAN_CHAIN_SUPPORTED ; NO            ; Untyped                                                                                                                                                 ;
; USING_ROUNDING               ; NO            ; Untyped                                                                                                                                                 ;
; USING_SATURATION             ; NO            ; Untyped                                                                                                                                                 ;
; EXTRA_OUTPUT_CLOCK           ; none          ; Untyped                                                                                                                                                 ;
; EXTRA_SIGNA_CLOCK            ; none          ; Untyped                                                                                                                                                 ;
; EXTRA_SIGNB_CLOCK            ; none          ; Untyped                                                                                                                                                 ;
; EXTRA_OUTPUT_CLEAR           ; none          ; Untyped                                                                                                                                                 ;
; EXTRA_SIGNA_CLEAR            ; none          ; Untyped                                                                                                                                                 ;
; EXTRA_SIGNB_CLEAR            ; none          ; Untyped                                                                                                                                                 ;
; MULT_PIPELINE                ; 0             ; Untyped                                                                                                                                                 ;
; MULT_CLOCK                   ; NONE          ; Untyped                                                                                                                                                 ;
; MULT_CLEAR                   ; NONE          ; Untyped                                                                                                                                                 ;
; MULT_REPRESENTATION_A        ; SIGNED        ; Untyped                                                                                                                                                 ;
; MULT_REPRESENTATION_B        ; SIGNED        ; Untyped                                                                                                                                                 ;
; MULT_INPUT_A_IS_CONSTANT     ; NO            ; Untyped                                                                                                                                                 ;
; MULT_INPUT_B_IS_CONSTANT     ; NO            ; Untyped                                                                                                                                                 ;
; MULT_INPUT_A_FIXED_VALUE     ; Bx            ; Untyped                                                                                                                                                 ;
; MULT_INPUT_B_FIXED_VALUE     ; Bx            ; Untyped                                                                                                                                                 ;
; MULT_MAXIMIZE_SPEED          ; 5             ; Untyped                                                                                                                                                 ;
; CBXI_PARAMETER               ; mac_mult_m9h1 ; Untyped                                                                                                                                                 ;
+------------------------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: equalizer:equalizer_inst|iir:iir_8000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component|mult_v8n:auto_generated|alt_mac_out:mac_out4 ;
+-------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value        ; Type                                                                                                                                                  ;
+-------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPERATION_MODE                ; OUTPUT_ONLY  ; Untyped                                                                                                                                               ;
; DATAA_WIDTH                   ; 28           ; Untyped                                                                                                                                               ;
; DATAB_WIDTH                   ; 0            ; Untyped                                                                                                                                               ;
; DATAC_WIDTH                   ; 0            ; Untyped                                                                                                                                               ;
; DATAD_WIDTH                   ; 0            ; Untyped                                                                                                                                               ;
; ADDNSUB0_CLOCK                ; NONE         ; Untyped                                                                                                                                               ;
; ADDNSUB1_CLOCK                ; NONE         ; Untyped                                                                                                                                               ;
; ROUND0_CLOCK                  ; none         ; Untyped                                                                                                                                               ;
; ROUND1_CLOCK                  ; none         ; Untyped                                                                                                                                               ;
; SATURATE_CLOCK                ; none         ; Untyped                                                                                                                                               ;
; MULTABSATURATE_CLOCK          ; none         ; Untyped                                                                                                                                               ;
; MULTCDSATURATE_CLOCK          ; none         ; Untyped                                                                                                                                               ;
; ZEROACC_CLOCK                 ; NONE         ; Untyped                                                                                                                                               ;
; SIGNA_CLOCK                   ; NONE         ; Untyped                                                                                                                                               ;
; SIGNB_CLOCK                   ; NONE         ; Untyped                                                                                                                                               ;
; OUTPUT_CLOCK                  ; NONE         ; Untyped                                                                                                                                               ;
; ADDNSUB0_CLEAR                ; NONE         ; Untyped                                                                                                                                               ;
; ADDNSUB1_CLEAR                ; NONE         ; Untyped                                                                                                                                               ;
; ROUND0_CLEAR                  ; none         ; Untyped                                                                                                                                               ;
; ROUND1_CLEAR                  ; none         ; Untyped                                                                                                                                               ;
; SATURATE_CLEAR                ; none         ; Untyped                                                                                                                                               ;
; MULTABSATURATE_CLEAR          ; none         ; Untyped                                                                                                                                               ;
; MULTCDSATURATE_CLEAR          ; none         ; Untyped                                                                                                                                               ;
; ZEROACC_CLEAR                 ; NONE         ; Untyped                                                                                                                                               ;
; SIGNA_CLEAR                   ; NONE         ; Untyped                                                                                                                                               ;
; SIGNB_CLEAR                   ; NONE         ; Untyped                                                                                                                                               ;
; OUTPUT_CLEAR                  ; NONE         ; Untyped                                                                                                                                               ;
; ADDNSUB0_PIPELINE_CLOCK       ; NONE         ; Untyped                                                                                                                                               ;
; ADDNSUB1_PIPELINE_CLOCK       ; NONE         ; Untyped                                                                                                                                               ;
; ROUND0_PIPELINE_CLOCK         ; none         ; Untyped                                                                                                                                               ;
; ROUND1_PIPELINE_CLOCK         ; none         ; Untyped                                                                                                                                               ;
; SATURATE_PIPELINE_CLOCK       ; none         ; Untyped                                                                                                                                               ;
; MULTABSATURATE_PIPELINE_CLOCK ; none         ; Untyped                                                                                                                                               ;
; MULTCDSATURATE_PIPELINE_CLOCK ; none         ; Untyped                                                                                                                                               ;
; ZEROACC_PIPELINE_CLOCK        ; NONE         ; Untyped                                                                                                                                               ;
; SIGNA_PIPELINE_CLOCK          ; NONE         ; Untyped                                                                                                                                               ;
; SIGNB_PIPELINE_CLOCK          ; NONE         ; Untyped                                                                                                                                               ;
; ADDNSUB0_PIPELINE_CLEAR       ; NONE         ; Untyped                                                                                                                                               ;
; ADDNSUB1_PIPELINE_CLEAR       ; NONE         ; Untyped                                                                                                                                               ;
; ROUND0_PIPELINE_CLEAR         ; none         ; Untyped                                                                                                                                               ;
; ROUND1_PIPELINE_CLEAR         ; none         ; Untyped                                                                                                                                               ;
; SATURATE_PIPELINE_CLEAR       ; none         ; Untyped                                                                                                                                               ;
; MULTABSATURATE_PIPELINE_CLEAR ; none         ; Untyped                                                                                                                                               ;
; MULTCDSATURATE_PIPELINE_CLEAR ; none         ; Untyped                                                                                                                                               ;
; ZEROACC_PIPELINE_CLEAR        ; NONE         ; Untyped                                                                                                                                               ;
; SIGNA_PIPELINE_CLEAR          ; NONE         ; Untyped                                                                                                                                               ;
; SIGNB_PIPELINE_CLEAR          ; NONE         ; Untyped                                                                                                                                               ;
; MODE0_CLOCK                   ; none         ; Untyped                                                                                                                                               ;
; MODE1_CLOCK                   ; none         ; Untyped                                                                                                                                               ;
; ZEROACC1_CLOCK                ; none         ; Untyped                                                                                                                                               ;
; SATURATE1_CLOCK               ; none         ; Untyped                                                                                                                                               ;
; OUTPUT1_CLOCK                 ; none         ; Untyped                                                                                                                                               ;
; OUTPUT2_CLOCK                 ; none         ; Untyped                                                                                                                                               ;
; OUTPUT3_CLOCK                 ; none         ; Untyped                                                                                                                                               ;
; OUTPUT4_CLOCK                 ; none         ; Untyped                                                                                                                                               ;
; OUTPUT5_CLOCK                 ; none         ; Untyped                                                                                                                                               ;
; OUTPUT6_CLOCK                 ; none         ; Untyped                                                                                                                                               ;
; OUTPUT7_CLOCK                 ; none         ; Untyped                                                                                                                                               ;
; MODE0_CLEAR                   ; none         ; Untyped                                                                                                                                               ;
; MODE1_CLEAR                   ; none         ; Untyped                                                                                                                                               ;
; ZEROACC1_CLEAR                ; none         ; Untyped                                                                                                                                               ;
; SATURATE1_CLEAR               ; none         ; Untyped                                                                                                                                               ;
; OUTPUT1_CLEAR                 ; none         ; Untyped                                                                                                                                               ;
; OUTPUT2_CLEAR                 ; none         ; Untyped                                                                                                                                               ;
; OUTPUT3_CLEAR                 ; none         ; Untyped                                                                                                                                               ;
; OUTPUT4_CLEAR                 ; none         ; Untyped                                                                                                                                               ;
; OUTPUT5_CLEAR                 ; none         ; Untyped                                                                                                                                               ;
; OUTPUT6_CLEAR                 ; none         ; Untyped                                                                                                                                               ;
; OUTPUT7_CLEAR                 ; none         ; Untyped                                                                                                                                               ;
; MODE0_PIPELINE_CLOCK          ; none         ; Untyped                                                                                                                                               ;
; MODE1_PIPELINE_CLOCK          ; none         ; Untyped                                                                                                                                               ;
; ZEROACC1_PIPELINE_CLOCK       ; none         ; Untyped                                                                                                                                               ;
; SATURATE1_PIPELINE_CLOCK      ; none         ; Untyped                                                                                                                                               ;
; MODE0_PIPELINE_CLEAR          ; none         ; Untyped                                                                                                                                               ;
; MODE1_PIPELINE_CLEAR          ; none         ; Untyped                                                                                                                                               ;
; ZEROACC1_PIPELINE_CLEAR       ; none         ; Untyped                                                                                                                                               ;
; SATURATE1_PIPELINE_CLEAR      ; none         ; Untyped                                                                                                                                               ;
; FIRST_ADDER0_CLOCK            ; NONE         ; Untyped                                                                                                                                               ;
; FIRST_ADDER1_CLOCK            ; NONE         ; Untyped                                                                                                                                               ;
; FIRST_ADDER0_CLEAR            ; NONE         ; Untyped                                                                                                                                               ;
; FIRST_ADDER1_CLEAR            ; NONE         ; Untyped                                                                                                                                               ;
; DATAA_FORCED_TO_ZERO          ; NO           ; Untyped                                                                                                                                               ;
; DATAC_FORCED_TO_ZERO          ; NO           ; Untyped                                                                                                                                               ;
; USING_ROUNDING                ; NO           ; Untyped                                                                                                                                               ;
; USING_SATURATION              ; NO           ; Untyped                                                                                                                                               ;
; USING_MULT_SATURATION         ; NO           ; Untyped                                                                                                                                               ;
; USING_LOADABLE_ACCUM          ; NO           ; Untyped                                                                                                                                               ;
; LOADABLE_ACCUM_SUPPORTED      ; NO           ; Untyped                                                                                                                                               ;
; USING_CHAINOUT                ; NO           ; Untyped                                                                                                                                               ;
; CHAININ_WIDTH                 ; 0            ; Untyped                                                                                                                                               ;
; CHAINOUT_PIPELINE_CLOCK       ; none         ; Untyped                                                                                                                                               ;
; CHAINOUT_PIPELINE_CLEAR       ; none         ; Untyped                                                                                                                                               ;
; CBXI_PARAMETER                ; mac_out_4s82 ; Untyped                                                                                                                                               ;
+-------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: equalizer:equalizer_inst|iir:iir_8000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|alt_mac_mult:mac_mult3 ;
+------------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name               ; Value         ; Type                                                                                                                                            ;
+------------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHS                   ; 1             ; Untyped                                                                                                                                         ;
; DATAA_WIDTH                  ; 17            ; Untyped                                                                                                                                         ;
; DATAB_WIDTH                  ; 6             ; Untyped                                                                                                                                         ;
; DATAA_CLOCK                  ; NONE          ; Untyped                                                                                                                                         ;
; DATAB_CLOCK                  ; NONE          ; Untyped                                                                                                                                         ;
; SIGNA_CLOCK                  ; NONE          ; Untyped                                                                                                                                         ;
; SIGNB_CLOCK                  ; NONE          ; Untyped                                                                                                                                         ;
; OUTPUT_CLOCK                 ; NONE          ; Untyped                                                                                                                                         ;
; DATAA_CLEAR                  ; NONE          ; Untyped                                                                                                                                         ;
; DATAB_CLEAR                  ; NONE          ; Untyped                                                                                                                                         ;
; SIGNA_CLEAR                  ; NONE          ; Untyped                                                                                                                                         ;
; SIGNB_CLEAR                  ; NONE          ; Untyped                                                                                                                                         ;
; OUTPUT_CLEAR                 ; NONE          ; Untyped                                                                                                                                         ;
; ROUND_CLOCK                  ; none          ; Untyped                                                                                                                                         ;
; ROUND_CLEAR                  ; none          ; Untyped                                                                                                                                         ;
; SATURATE_CLOCK               ; none          ; Untyped                                                                                                                                         ;
; SATURATE_CLEAR               ; none          ; Untyped                                                                                                                                         ;
; BYPASS_MULTIPLIER            ; NO            ; Untyped                                                                                                                                         ;
; DYNAMIC_SCAN_CHAIN_SUPPORTED ; NO            ; Untyped                                                                                                                                         ;
; USING_ROUNDING               ; NO            ; Untyped                                                                                                                                         ;
; USING_SATURATION             ; NO            ; Untyped                                                                                                                                         ;
; EXTRA_OUTPUT_CLOCK           ; none          ; Untyped                                                                                                                                         ;
; EXTRA_SIGNA_CLOCK            ; none          ; Untyped                                                                                                                                         ;
; EXTRA_SIGNB_CLOCK            ; none          ; Untyped                                                                                                                                         ;
; EXTRA_OUTPUT_CLEAR           ; none          ; Untyped                                                                                                                                         ;
; EXTRA_SIGNA_CLEAR            ; none          ; Untyped                                                                                                                                         ;
; EXTRA_SIGNB_CLEAR            ; none          ; Untyped                                                                                                                                         ;
; MULT_PIPELINE                ; 0             ; Untyped                                                                                                                                         ;
; MULT_CLOCK                   ; NONE          ; Untyped                                                                                                                                         ;
; MULT_CLEAR                   ; NONE          ; Untyped                                                                                                                                         ;
; MULT_REPRESENTATION_A        ; SIGNED        ; Untyped                                                                                                                                         ;
; MULT_REPRESENTATION_B        ; SIGNED        ; Untyped                                                                                                                                         ;
; MULT_INPUT_A_IS_CONSTANT     ; NO            ; Untyped                                                                                                                                         ;
; MULT_INPUT_B_IS_CONSTANT     ; NO            ; Untyped                                                                                                                                         ;
; MULT_INPUT_A_FIXED_VALUE     ; Bx            ; Untyped                                                                                                                                         ;
; MULT_INPUT_B_FIXED_VALUE     ; Bx            ; Untyped                                                                                                                                         ;
; MULT_MAXIMIZE_SPEED          ; 5             ; Untyped                                                                                                                                         ;
; CBXI_PARAMETER               ; mac_mult_58h1 ; Untyped                                                                                                                                         ;
+------------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: equalizer:equalizer_inst|iir:iir_8000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|alt_mac_out:mac_out4 ;
+-------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value        ; Type                                                                                                                                          ;
+-------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; OPERATION_MODE                ; OUTPUT_ONLY  ; Untyped                                                                                                                                       ;
; DATAA_WIDTH                   ; 23           ; Untyped                                                                                                                                       ;
; DATAB_WIDTH                   ; 0            ; Untyped                                                                                                                                       ;
; DATAC_WIDTH                   ; 0            ; Untyped                                                                                                                                       ;
; DATAD_WIDTH                   ; 0            ; Untyped                                                                                                                                       ;
; ADDNSUB0_CLOCK                ; NONE         ; Untyped                                                                                                                                       ;
; ADDNSUB1_CLOCK                ; NONE         ; Untyped                                                                                                                                       ;
; ROUND0_CLOCK                  ; none         ; Untyped                                                                                                                                       ;
; ROUND1_CLOCK                  ; none         ; Untyped                                                                                                                                       ;
; SATURATE_CLOCK                ; none         ; Untyped                                                                                                                                       ;
; MULTABSATURATE_CLOCK          ; none         ; Untyped                                                                                                                                       ;
; MULTCDSATURATE_CLOCK          ; none         ; Untyped                                                                                                                                       ;
; ZEROACC_CLOCK                 ; NONE         ; Untyped                                                                                                                                       ;
; SIGNA_CLOCK                   ; NONE         ; Untyped                                                                                                                                       ;
; SIGNB_CLOCK                   ; NONE         ; Untyped                                                                                                                                       ;
; OUTPUT_CLOCK                  ; NONE         ; Untyped                                                                                                                                       ;
; ADDNSUB0_CLEAR                ; NONE         ; Untyped                                                                                                                                       ;
; ADDNSUB1_CLEAR                ; NONE         ; Untyped                                                                                                                                       ;
; ROUND0_CLEAR                  ; none         ; Untyped                                                                                                                                       ;
; ROUND1_CLEAR                  ; none         ; Untyped                                                                                                                                       ;
; SATURATE_CLEAR                ; none         ; Untyped                                                                                                                                       ;
; MULTABSATURATE_CLEAR          ; none         ; Untyped                                                                                                                                       ;
; MULTCDSATURATE_CLEAR          ; none         ; Untyped                                                                                                                                       ;
; ZEROACC_CLEAR                 ; NONE         ; Untyped                                                                                                                                       ;
; SIGNA_CLEAR                   ; NONE         ; Untyped                                                                                                                                       ;
; SIGNB_CLEAR                   ; NONE         ; Untyped                                                                                                                                       ;
; OUTPUT_CLEAR                  ; NONE         ; Untyped                                                                                                                                       ;
; ADDNSUB0_PIPELINE_CLOCK       ; NONE         ; Untyped                                                                                                                                       ;
; ADDNSUB1_PIPELINE_CLOCK       ; NONE         ; Untyped                                                                                                                                       ;
; ROUND0_PIPELINE_CLOCK         ; none         ; Untyped                                                                                                                                       ;
; ROUND1_PIPELINE_CLOCK         ; none         ; Untyped                                                                                                                                       ;
; SATURATE_PIPELINE_CLOCK       ; none         ; Untyped                                                                                                                                       ;
; MULTABSATURATE_PIPELINE_CLOCK ; none         ; Untyped                                                                                                                                       ;
; MULTCDSATURATE_PIPELINE_CLOCK ; none         ; Untyped                                                                                                                                       ;
; ZEROACC_PIPELINE_CLOCK        ; NONE         ; Untyped                                                                                                                                       ;
; SIGNA_PIPELINE_CLOCK          ; NONE         ; Untyped                                                                                                                                       ;
; SIGNB_PIPELINE_CLOCK          ; NONE         ; Untyped                                                                                                                                       ;
; ADDNSUB0_PIPELINE_CLEAR       ; NONE         ; Untyped                                                                                                                                       ;
; ADDNSUB1_PIPELINE_CLEAR       ; NONE         ; Untyped                                                                                                                                       ;
; ROUND0_PIPELINE_CLEAR         ; none         ; Untyped                                                                                                                                       ;
; ROUND1_PIPELINE_CLEAR         ; none         ; Untyped                                                                                                                                       ;
; SATURATE_PIPELINE_CLEAR       ; none         ; Untyped                                                                                                                                       ;
; MULTABSATURATE_PIPELINE_CLEAR ; none         ; Untyped                                                                                                                                       ;
; MULTCDSATURATE_PIPELINE_CLEAR ; none         ; Untyped                                                                                                                                       ;
; ZEROACC_PIPELINE_CLEAR        ; NONE         ; Untyped                                                                                                                                       ;
; SIGNA_PIPELINE_CLEAR          ; NONE         ; Untyped                                                                                                                                       ;
; SIGNB_PIPELINE_CLEAR          ; NONE         ; Untyped                                                                                                                                       ;
; MODE0_CLOCK                   ; none         ; Untyped                                                                                                                                       ;
; MODE1_CLOCK                   ; none         ; Untyped                                                                                                                                       ;
; ZEROACC1_CLOCK                ; none         ; Untyped                                                                                                                                       ;
; SATURATE1_CLOCK               ; none         ; Untyped                                                                                                                                       ;
; OUTPUT1_CLOCK                 ; none         ; Untyped                                                                                                                                       ;
; OUTPUT2_CLOCK                 ; none         ; Untyped                                                                                                                                       ;
; OUTPUT3_CLOCK                 ; none         ; Untyped                                                                                                                                       ;
; OUTPUT4_CLOCK                 ; none         ; Untyped                                                                                                                                       ;
; OUTPUT5_CLOCK                 ; none         ; Untyped                                                                                                                                       ;
; OUTPUT6_CLOCK                 ; none         ; Untyped                                                                                                                                       ;
; OUTPUT7_CLOCK                 ; none         ; Untyped                                                                                                                                       ;
; MODE0_CLEAR                   ; none         ; Untyped                                                                                                                                       ;
; MODE1_CLEAR                   ; none         ; Untyped                                                                                                                                       ;
; ZEROACC1_CLEAR                ; none         ; Untyped                                                                                                                                       ;
; SATURATE1_CLEAR               ; none         ; Untyped                                                                                                                                       ;
; OUTPUT1_CLEAR                 ; none         ; Untyped                                                                                                                                       ;
; OUTPUT2_CLEAR                 ; none         ; Untyped                                                                                                                                       ;
; OUTPUT3_CLEAR                 ; none         ; Untyped                                                                                                                                       ;
; OUTPUT4_CLEAR                 ; none         ; Untyped                                                                                                                                       ;
; OUTPUT5_CLEAR                 ; none         ; Untyped                                                                                                                                       ;
; OUTPUT6_CLEAR                 ; none         ; Untyped                                                                                                                                       ;
; OUTPUT7_CLEAR                 ; none         ; Untyped                                                                                                                                       ;
; MODE0_PIPELINE_CLOCK          ; none         ; Untyped                                                                                                                                       ;
; MODE1_PIPELINE_CLOCK          ; none         ; Untyped                                                                                                                                       ;
; ZEROACC1_PIPELINE_CLOCK       ; none         ; Untyped                                                                                                                                       ;
; SATURATE1_PIPELINE_CLOCK      ; none         ; Untyped                                                                                                                                       ;
; MODE0_PIPELINE_CLEAR          ; none         ; Untyped                                                                                                                                       ;
; MODE1_PIPELINE_CLEAR          ; none         ; Untyped                                                                                                                                       ;
; ZEROACC1_PIPELINE_CLEAR       ; none         ; Untyped                                                                                                                                       ;
; SATURATE1_PIPELINE_CLEAR      ; none         ; Untyped                                                                                                                                       ;
; FIRST_ADDER0_CLOCK            ; NONE         ; Untyped                                                                                                                                       ;
; FIRST_ADDER1_CLOCK            ; NONE         ; Untyped                                                                                                                                       ;
; FIRST_ADDER0_CLEAR            ; NONE         ; Untyped                                                                                                                                       ;
; FIRST_ADDER1_CLEAR            ; NONE         ; Untyped                                                                                                                                       ;
; DATAA_FORCED_TO_ZERO          ; NO           ; Untyped                                                                                                                                       ;
; DATAC_FORCED_TO_ZERO          ; NO           ; Untyped                                                                                                                                       ;
; USING_ROUNDING                ; NO           ; Untyped                                                                                                                                       ;
; USING_SATURATION              ; NO           ; Untyped                                                                                                                                       ;
; USING_MULT_SATURATION         ; NO           ; Untyped                                                                                                                                       ;
; USING_LOADABLE_ACCUM          ; NO           ; Untyped                                                                                                                                       ;
; LOADABLE_ACCUM_SUPPORTED      ; NO           ; Untyped                                                                                                                                       ;
; USING_CHAINOUT                ; NO           ; Untyped                                                                                                                                       ;
; CHAININ_WIDTH                 ; 0            ; Untyped                                                                                                                                       ;
; CHAINOUT_PIPELINE_CLOCK       ; none         ; Untyped                                                                                                                                       ;
; CHAINOUT_PIPELINE_CLEAR       ; none         ; Untyped                                                                                                                                       ;
; CBXI_PARAMETER                ; mac_out_qr82 ; Untyped                                                                                                                                       ;
+-------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: equalizer:equalizer_inst|iir:iir_5000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component|mult_v8n:auto_generated|alt_mac_mult:mac_mult3 ;
+------------------------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name               ; Value         ; Type                                                                                                                                                    ;
+------------------------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHS                   ; 1             ; Untyped                                                                                                                                                 ;
; DATAA_WIDTH                  ; 17            ; Untyped                                                                                                                                                 ;
; DATAB_WIDTH                  ; 11            ; Untyped                                                                                                                                                 ;
; DATAA_CLOCK                  ; NONE          ; Untyped                                                                                                                                                 ;
; DATAB_CLOCK                  ; NONE          ; Untyped                                                                                                                                                 ;
; SIGNA_CLOCK                  ; NONE          ; Untyped                                                                                                                                                 ;
; SIGNB_CLOCK                  ; NONE          ; Untyped                                                                                                                                                 ;
; OUTPUT_CLOCK                 ; NONE          ; Untyped                                                                                                                                                 ;
; DATAA_CLEAR                  ; NONE          ; Untyped                                                                                                                                                 ;
; DATAB_CLEAR                  ; NONE          ; Untyped                                                                                                                                                 ;
; SIGNA_CLEAR                  ; NONE          ; Untyped                                                                                                                                                 ;
; SIGNB_CLEAR                  ; NONE          ; Untyped                                                                                                                                                 ;
; OUTPUT_CLEAR                 ; NONE          ; Untyped                                                                                                                                                 ;
; ROUND_CLOCK                  ; none          ; Untyped                                                                                                                                                 ;
; ROUND_CLEAR                  ; none          ; Untyped                                                                                                                                                 ;
; SATURATE_CLOCK               ; none          ; Untyped                                                                                                                                                 ;
; SATURATE_CLEAR               ; none          ; Untyped                                                                                                                                                 ;
; BYPASS_MULTIPLIER            ; NO            ; Untyped                                                                                                                                                 ;
; DYNAMIC_SCAN_CHAIN_SUPPORTED ; NO            ; Untyped                                                                                                                                                 ;
; USING_ROUNDING               ; NO            ; Untyped                                                                                                                                                 ;
; USING_SATURATION             ; NO            ; Untyped                                                                                                                                                 ;
; EXTRA_OUTPUT_CLOCK           ; none          ; Untyped                                                                                                                                                 ;
; EXTRA_SIGNA_CLOCK            ; none          ; Untyped                                                                                                                                                 ;
; EXTRA_SIGNB_CLOCK            ; none          ; Untyped                                                                                                                                                 ;
; EXTRA_OUTPUT_CLEAR           ; none          ; Untyped                                                                                                                                                 ;
; EXTRA_SIGNA_CLEAR            ; none          ; Untyped                                                                                                                                                 ;
; EXTRA_SIGNB_CLEAR            ; none          ; Untyped                                                                                                                                                 ;
; MULT_PIPELINE                ; 0             ; Untyped                                                                                                                                                 ;
; MULT_CLOCK                   ; NONE          ; Untyped                                                                                                                                                 ;
; MULT_CLEAR                   ; NONE          ; Untyped                                                                                                                                                 ;
; MULT_REPRESENTATION_A        ; SIGNED        ; Untyped                                                                                                                                                 ;
; MULT_REPRESENTATION_B        ; SIGNED        ; Untyped                                                                                                                                                 ;
; MULT_INPUT_A_IS_CONSTANT     ; NO            ; Untyped                                                                                                                                                 ;
; MULT_INPUT_B_IS_CONSTANT     ; NO            ; Untyped                                                                                                                                                 ;
; MULT_INPUT_A_FIXED_VALUE     ; Bx            ; Untyped                                                                                                                                                 ;
; MULT_INPUT_B_FIXED_VALUE     ; Bx            ; Untyped                                                                                                                                                 ;
; MULT_MAXIMIZE_SPEED          ; 5             ; Untyped                                                                                                                                                 ;
; CBXI_PARAMETER               ; mac_mult_m9h1 ; Untyped                                                                                                                                                 ;
+------------------------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: equalizer:equalizer_inst|iir:iir_5000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component|mult_v8n:auto_generated|alt_mac_out:mac_out4 ;
+-------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value        ; Type                                                                                                                                                  ;
+-------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPERATION_MODE                ; OUTPUT_ONLY  ; Untyped                                                                                                                                               ;
; DATAA_WIDTH                   ; 28           ; Untyped                                                                                                                                               ;
; DATAB_WIDTH                   ; 0            ; Untyped                                                                                                                                               ;
; DATAC_WIDTH                   ; 0            ; Untyped                                                                                                                                               ;
; DATAD_WIDTH                   ; 0            ; Untyped                                                                                                                                               ;
; ADDNSUB0_CLOCK                ; NONE         ; Untyped                                                                                                                                               ;
; ADDNSUB1_CLOCK                ; NONE         ; Untyped                                                                                                                                               ;
; ROUND0_CLOCK                  ; none         ; Untyped                                                                                                                                               ;
; ROUND1_CLOCK                  ; none         ; Untyped                                                                                                                                               ;
; SATURATE_CLOCK                ; none         ; Untyped                                                                                                                                               ;
; MULTABSATURATE_CLOCK          ; none         ; Untyped                                                                                                                                               ;
; MULTCDSATURATE_CLOCK          ; none         ; Untyped                                                                                                                                               ;
; ZEROACC_CLOCK                 ; NONE         ; Untyped                                                                                                                                               ;
; SIGNA_CLOCK                   ; NONE         ; Untyped                                                                                                                                               ;
; SIGNB_CLOCK                   ; NONE         ; Untyped                                                                                                                                               ;
; OUTPUT_CLOCK                  ; NONE         ; Untyped                                                                                                                                               ;
; ADDNSUB0_CLEAR                ; NONE         ; Untyped                                                                                                                                               ;
; ADDNSUB1_CLEAR                ; NONE         ; Untyped                                                                                                                                               ;
; ROUND0_CLEAR                  ; none         ; Untyped                                                                                                                                               ;
; ROUND1_CLEAR                  ; none         ; Untyped                                                                                                                                               ;
; SATURATE_CLEAR                ; none         ; Untyped                                                                                                                                               ;
; MULTABSATURATE_CLEAR          ; none         ; Untyped                                                                                                                                               ;
; MULTCDSATURATE_CLEAR          ; none         ; Untyped                                                                                                                                               ;
; ZEROACC_CLEAR                 ; NONE         ; Untyped                                                                                                                                               ;
; SIGNA_CLEAR                   ; NONE         ; Untyped                                                                                                                                               ;
; SIGNB_CLEAR                   ; NONE         ; Untyped                                                                                                                                               ;
; OUTPUT_CLEAR                  ; NONE         ; Untyped                                                                                                                                               ;
; ADDNSUB0_PIPELINE_CLOCK       ; NONE         ; Untyped                                                                                                                                               ;
; ADDNSUB1_PIPELINE_CLOCK       ; NONE         ; Untyped                                                                                                                                               ;
; ROUND0_PIPELINE_CLOCK         ; none         ; Untyped                                                                                                                                               ;
; ROUND1_PIPELINE_CLOCK         ; none         ; Untyped                                                                                                                                               ;
; SATURATE_PIPELINE_CLOCK       ; none         ; Untyped                                                                                                                                               ;
; MULTABSATURATE_PIPELINE_CLOCK ; none         ; Untyped                                                                                                                                               ;
; MULTCDSATURATE_PIPELINE_CLOCK ; none         ; Untyped                                                                                                                                               ;
; ZEROACC_PIPELINE_CLOCK        ; NONE         ; Untyped                                                                                                                                               ;
; SIGNA_PIPELINE_CLOCK          ; NONE         ; Untyped                                                                                                                                               ;
; SIGNB_PIPELINE_CLOCK          ; NONE         ; Untyped                                                                                                                                               ;
; ADDNSUB0_PIPELINE_CLEAR       ; NONE         ; Untyped                                                                                                                                               ;
; ADDNSUB1_PIPELINE_CLEAR       ; NONE         ; Untyped                                                                                                                                               ;
; ROUND0_PIPELINE_CLEAR         ; none         ; Untyped                                                                                                                                               ;
; ROUND1_PIPELINE_CLEAR         ; none         ; Untyped                                                                                                                                               ;
; SATURATE_PIPELINE_CLEAR       ; none         ; Untyped                                                                                                                                               ;
; MULTABSATURATE_PIPELINE_CLEAR ; none         ; Untyped                                                                                                                                               ;
; MULTCDSATURATE_PIPELINE_CLEAR ; none         ; Untyped                                                                                                                                               ;
; ZEROACC_PIPELINE_CLEAR        ; NONE         ; Untyped                                                                                                                                               ;
; SIGNA_PIPELINE_CLEAR          ; NONE         ; Untyped                                                                                                                                               ;
; SIGNB_PIPELINE_CLEAR          ; NONE         ; Untyped                                                                                                                                               ;
; MODE0_CLOCK                   ; none         ; Untyped                                                                                                                                               ;
; MODE1_CLOCK                   ; none         ; Untyped                                                                                                                                               ;
; ZEROACC1_CLOCK                ; none         ; Untyped                                                                                                                                               ;
; SATURATE1_CLOCK               ; none         ; Untyped                                                                                                                                               ;
; OUTPUT1_CLOCK                 ; none         ; Untyped                                                                                                                                               ;
; OUTPUT2_CLOCK                 ; none         ; Untyped                                                                                                                                               ;
; OUTPUT3_CLOCK                 ; none         ; Untyped                                                                                                                                               ;
; OUTPUT4_CLOCK                 ; none         ; Untyped                                                                                                                                               ;
; OUTPUT5_CLOCK                 ; none         ; Untyped                                                                                                                                               ;
; OUTPUT6_CLOCK                 ; none         ; Untyped                                                                                                                                               ;
; OUTPUT7_CLOCK                 ; none         ; Untyped                                                                                                                                               ;
; MODE0_CLEAR                   ; none         ; Untyped                                                                                                                                               ;
; MODE1_CLEAR                   ; none         ; Untyped                                                                                                                                               ;
; ZEROACC1_CLEAR                ; none         ; Untyped                                                                                                                                               ;
; SATURATE1_CLEAR               ; none         ; Untyped                                                                                                                                               ;
; OUTPUT1_CLEAR                 ; none         ; Untyped                                                                                                                                               ;
; OUTPUT2_CLEAR                 ; none         ; Untyped                                                                                                                                               ;
; OUTPUT3_CLEAR                 ; none         ; Untyped                                                                                                                                               ;
; OUTPUT4_CLEAR                 ; none         ; Untyped                                                                                                                                               ;
; OUTPUT5_CLEAR                 ; none         ; Untyped                                                                                                                                               ;
; OUTPUT6_CLEAR                 ; none         ; Untyped                                                                                                                                               ;
; OUTPUT7_CLEAR                 ; none         ; Untyped                                                                                                                                               ;
; MODE0_PIPELINE_CLOCK          ; none         ; Untyped                                                                                                                                               ;
; MODE1_PIPELINE_CLOCK          ; none         ; Untyped                                                                                                                                               ;
; ZEROACC1_PIPELINE_CLOCK       ; none         ; Untyped                                                                                                                                               ;
; SATURATE1_PIPELINE_CLOCK      ; none         ; Untyped                                                                                                                                               ;
; MODE0_PIPELINE_CLEAR          ; none         ; Untyped                                                                                                                                               ;
; MODE1_PIPELINE_CLEAR          ; none         ; Untyped                                                                                                                                               ;
; ZEROACC1_PIPELINE_CLEAR       ; none         ; Untyped                                                                                                                                               ;
; SATURATE1_PIPELINE_CLEAR      ; none         ; Untyped                                                                                                                                               ;
; FIRST_ADDER0_CLOCK            ; NONE         ; Untyped                                                                                                                                               ;
; FIRST_ADDER1_CLOCK            ; NONE         ; Untyped                                                                                                                                               ;
; FIRST_ADDER0_CLEAR            ; NONE         ; Untyped                                                                                                                                               ;
; FIRST_ADDER1_CLEAR            ; NONE         ; Untyped                                                                                                                                               ;
; DATAA_FORCED_TO_ZERO          ; NO           ; Untyped                                                                                                                                               ;
; DATAC_FORCED_TO_ZERO          ; NO           ; Untyped                                                                                                                                               ;
; USING_ROUNDING                ; NO           ; Untyped                                                                                                                                               ;
; USING_SATURATION              ; NO           ; Untyped                                                                                                                                               ;
; USING_MULT_SATURATION         ; NO           ; Untyped                                                                                                                                               ;
; USING_LOADABLE_ACCUM          ; NO           ; Untyped                                                                                                                                               ;
; LOADABLE_ACCUM_SUPPORTED      ; NO           ; Untyped                                                                                                                                               ;
; USING_CHAINOUT                ; NO           ; Untyped                                                                                                                                               ;
; CHAININ_WIDTH                 ; 0            ; Untyped                                                                                                                                               ;
; CHAINOUT_PIPELINE_CLOCK       ; none         ; Untyped                                                                                                                                               ;
; CHAINOUT_PIPELINE_CLEAR       ; none         ; Untyped                                                                                                                                               ;
; CBXI_PARAMETER                ; mac_out_4s82 ; Untyped                                                                                                                                               ;
+-------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: equalizer:equalizer_inst|iir:iir_5000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|alt_mac_mult:mac_mult3 ;
+------------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name               ; Value         ; Type                                                                                                                                            ;
+------------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHS                   ; 1             ; Untyped                                                                                                                                         ;
; DATAA_WIDTH                  ; 17            ; Untyped                                                                                                                                         ;
; DATAB_WIDTH                  ; 6             ; Untyped                                                                                                                                         ;
; DATAA_CLOCK                  ; NONE          ; Untyped                                                                                                                                         ;
; DATAB_CLOCK                  ; NONE          ; Untyped                                                                                                                                         ;
; SIGNA_CLOCK                  ; NONE          ; Untyped                                                                                                                                         ;
; SIGNB_CLOCK                  ; NONE          ; Untyped                                                                                                                                         ;
; OUTPUT_CLOCK                 ; NONE          ; Untyped                                                                                                                                         ;
; DATAA_CLEAR                  ; NONE          ; Untyped                                                                                                                                         ;
; DATAB_CLEAR                  ; NONE          ; Untyped                                                                                                                                         ;
; SIGNA_CLEAR                  ; NONE          ; Untyped                                                                                                                                         ;
; SIGNB_CLEAR                  ; NONE          ; Untyped                                                                                                                                         ;
; OUTPUT_CLEAR                 ; NONE          ; Untyped                                                                                                                                         ;
; ROUND_CLOCK                  ; none          ; Untyped                                                                                                                                         ;
; ROUND_CLEAR                  ; none          ; Untyped                                                                                                                                         ;
; SATURATE_CLOCK               ; none          ; Untyped                                                                                                                                         ;
; SATURATE_CLEAR               ; none          ; Untyped                                                                                                                                         ;
; BYPASS_MULTIPLIER            ; NO            ; Untyped                                                                                                                                         ;
; DYNAMIC_SCAN_CHAIN_SUPPORTED ; NO            ; Untyped                                                                                                                                         ;
; USING_ROUNDING               ; NO            ; Untyped                                                                                                                                         ;
; USING_SATURATION             ; NO            ; Untyped                                                                                                                                         ;
; EXTRA_OUTPUT_CLOCK           ; none          ; Untyped                                                                                                                                         ;
; EXTRA_SIGNA_CLOCK            ; none          ; Untyped                                                                                                                                         ;
; EXTRA_SIGNB_CLOCK            ; none          ; Untyped                                                                                                                                         ;
; EXTRA_OUTPUT_CLEAR           ; none          ; Untyped                                                                                                                                         ;
; EXTRA_SIGNA_CLEAR            ; none          ; Untyped                                                                                                                                         ;
; EXTRA_SIGNB_CLEAR            ; none          ; Untyped                                                                                                                                         ;
; MULT_PIPELINE                ; 0             ; Untyped                                                                                                                                         ;
; MULT_CLOCK                   ; NONE          ; Untyped                                                                                                                                         ;
; MULT_CLEAR                   ; NONE          ; Untyped                                                                                                                                         ;
; MULT_REPRESENTATION_A        ; SIGNED        ; Untyped                                                                                                                                         ;
; MULT_REPRESENTATION_B        ; SIGNED        ; Untyped                                                                                                                                         ;
; MULT_INPUT_A_IS_CONSTANT     ; NO            ; Untyped                                                                                                                                         ;
; MULT_INPUT_B_IS_CONSTANT     ; NO            ; Untyped                                                                                                                                         ;
; MULT_INPUT_A_FIXED_VALUE     ; Bx            ; Untyped                                                                                                                                         ;
; MULT_INPUT_B_FIXED_VALUE     ; Bx            ; Untyped                                                                                                                                         ;
; MULT_MAXIMIZE_SPEED          ; 5             ; Untyped                                                                                                                                         ;
; CBXI_PARAMETER               ; mac_mult_58h1 ; Untyped                                                                                                                                         ;
+------------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: equalizer:equalizer_inst|iir:iir_5000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|alt_mac_out:mac_out4 ;
+-------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value        ; Type                                                                                                                                          ;
+-------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; OPERATION_MODE                ; OUTPUT_ONLY  ; Untyped                                                                                                                                       ;
; DATAA_WIDTH                   ; 23           ; Untyped                                                                                                                                       ;
; DATAB_WIDTH                   ; 0            ; Untyped                                                                                                                                       ;
; DATAC_WIDTH                   ; 0            ; Untyped                                                                                                                                       ;
; DATAD_WIDTH                   ; 0            ; Untyped                                                                                                                                       ;
; ADDNSUB0_CLOCK                ; NONE         ; Untyped                                                                                                                                       ;
; ADDNSUB1_CLOCK                ; NONE         ; Untyped                                                                                                                                       ;
; ROUND0_CLOCK                  ; none         ; Untyped                                                                                                                                       ;
; ROUND1_CLOCK                  ; none         ; Untyped                                                                                                                                       ;
; SATURATE_CLOCK                ; none         ; Untyped                                                                                                                                       ;
; MULTABSATURATE_CLOCK          ; none         ; Untyped                                                                                                                                       ;
; MULTCDSATURATE_CLOCK          ; none         ; Untyped                                                                                                                                       ;
; ZEROACC_CLOCK                 ; NONE         ; Untyped                                                                                                                                       ;
; SIGNA_CLOCK                   ; NONE         ; Untyped                                                                                                                                       ;
; SIGNB_CLOCK                   ; NONE         ; Untyped                                                                                                                                       ;
; OUTPUT_CLOCK                  ; NONE         ; Untyped                                                                                                                                       ;
; ADDNSUB0_CLEAR                ; NONE         ; Untyped                                                                                                                                       ;
; ADDNSUB1_CLEAR                ; NONE         ; Untyped                                                                                                                                       ;
; ROUND0_CLEAR                  ; none         ; Untyped                                                                                                                                       ;
; ROUND1_CLEAR                  ; none         ; Untyped                                                                                                                                       ;
; SATURATE_CLEAR                ; none         ; Untyped                                                                                                                                       ;
; MULTABSATURATE_CLEAR          ; none         ; Untyped                                                                                                                                       ;
; MULTCDSATURATE_CLEAR          ; none         ; Untyped                                                                                                                                       ;
; ZEROACC_CLEAR                 ; NONE         ; Untyped                                                                                                                                       ;
; SIGNA_CLEAR                   ; NONE         ; Untyped                                                                                                                                       ;
; SIGNB_CLEAR                   ; NONE         ; Untyped                                                                                                                                       ;
; OUTPUT_CLEAR                  ; NONE         ; Untyped                                                                                                                                       ;
; ADDNSUB0_PIPELINE_CLOCK       ; NONE         ; Untyped                                                                                                                                       ;
; ADDNSUB1_PIPELINE_CLOCK       ; NONE         ; Untyped                                                                                                                                       ;
; ROUND0_PIPELINE_CLOCK         ; none         ; Untyped                                                                                                                                       ;
; ROUND1_PIPELINE_CLOCK         ; none         ; Untyped                                                                                                                                       ;
; SATURATE_PIPELINE_CLOCK       ; none         ; Untyped                                                                                                                                       ;
; MULTABSATURATE_PIPELINE_CLOCK ; none         ; Untyped                                                                                                                                       ;
; MULTCDSATURATE_PIPELINE_CLOCK ; none         ; Untyped                                                                                                                                       ;
; ZEROACC_PIPELINE_CLOCK        ; NONE         ; Untyped                                                                                                                                       ;
; SIGNA_PIPELINE_CLOCK          ; NONE         ; Untyped                                                                                                                                       ;
; SIGNB_PIPELINE_CLOCK          ; NONE         ; Untyped                                                                                                                                       ;
; ADDNSUB0_PIPELINE_CLEAR       ; NONE         ; Untyped                                                                                                                                       ;
; ADDNSUB1_PIPELINE_CLEAR       ; NONE         ; Untyped                                                                                                                                       ;
; ROUND0_PIPELINE_CLEAR         ; none         ; Untyped                                                                                                                                       ;
; ROUND1_PIPELINE_CLEAR         ; none         ; Untyped                                                                                                                                       ;
; SATURATE_PIPELINE_CLEAR       ; none         ; Untyped                                                                                                                                       ;
; MULTABSATURATE_PIPELINE_CLEAR ; none         ; Untyped                                                                                                                                       ;
; MULTCDSATURATE_PIPELINE_CLEAR ; none         ; Untyped                                                                                                                                       ;
; ZEROACC_PIPELINE_CLEAR        ; NONE         ; Untyped                                                                                                                                       ;
; SIGNA_PIPELINE_CLEAR          ; NONE         ; Untyped                                                                                                                                       ;
; SIGNB_PIPELINE_CLEAR          ; NONE         ; Untyped                                                                                                                                       ;
; MODE0_CLOCK                   ; none         ; Untyped                                                                                                                                       ;
; MODE1_CLOCK                   ; none         ; Untyped                                                                                                                                       ;
; ZEROACC1_CLOCK                ; none         ; Untyped                                                                                                                                       ;
; SATURATE1_CLOCK               ; none         ; Untyped                                                                                                                                       ;
; OUTPUT1_CLOCK                 ; none         ; Untyped                                                                                                                                       ;
; OUTPUT2_CLOCK                 ; none         ; Untyped                                                                                                                                       ;
; OUTPUT3_CLOCK                 ; none         ; Untyped                                                                                                                                       ;
; OUTPUT4_CLOCK                 ; none         ; Untyped                                                                                                                                       ;
; OUTPUT5_CLOCK                 ; none         ; Untyped                                                                                                                                       ;
; OUTPUT6_CLOCK                 ; none         ; Untyped                                                                                                                                       ;
; OUTPUT7_CLOCK                 ; none         ; Untyped                                                                                                                                       ;
; MODE0_CLEAR                   ; none         ; Untyped                                                                                                                                       ;
; MODE1_CLEAR                   ; none         ; Untyped                                                                                                                                       ;
; ZEROACC1_CLEAR                ; none         ; Untyped                                                                                                                                       ;
; SATURATE1_CLEAR               ; none         ; Untyped                                                                                                                                       ;
; OUTPUT1_CLEAR                 ; none         ; Untyped                                                                                                                                       ;
; OUTPUT2_CLEAR                 ; none         ; Untyped                                                                                                                                       ;
; OUTPUT3_CLEAR                 ; none         ; Untyped                                                                                                                                       ;
; OUTPUT4_CLEAR                 ; none         ; Untyped                                                                                                                                       ;
; OUTPUT5_CLEAR                 ; none         ; Untyped                                                                                                                                       ;
; OUTPUT6_CLEAR                 ; none         ; Untyped                                                                                                                                       ;
; OUTPUT7_CLEAR                 ; none         ; Untyped                                                                                                                                       ;
; MODE0_PIPELINE_CLOCK          ; none         ; Untyped                                                                                                                                       ;
; MODE1_PIPELINE_CLOCK          ; none         ; Untyped                                                                                                                                       ;
; ZEROACC1_PIPELINE_CLOCK       ; none         ; Untyped                                                                                                                                       ;
; SATURATE1_PIPELINE_CLOCK      ; none         ; Untyped                                                                                                                                       ;
; MODE0_PIPELINE_CLEAR          ; none         ; Untyped                                                                                                                                       ;
; MODE1_PIPELINE_CLEAR          ; none         ; Untyped                                                                                                                                       ;
; ZEROACC1_PIPELINE_CLEAR       ; none         ; Untyped                                                                                                                                       ;
; SATURATE1_PIPELINE_CLEAR      ; none         ; Untyped                                                                                                                                       ;
; FIRST_ADDER0_CLOCK            ; NONE         ; Untyped                                                                                                                                       ;
; FIRST_ADDER1_CLOCK            ; NONE         ; Untyped                                                                                                                                       ;
; FIRST_ADDER0_CLEAR            ; NONE         ; Untyped                                                                                                                                       ;
; FIRST_ADDER1_CLEAR            ; NONE         ; Untyped                                                                                                                                       ;
; DATAA_FORCED_TO_ZERO          ; NO           ; Untyped                                                                                                                                       ;
; DATAC_FORCED_TO_ZERO          ; NO           ; Untyped                                                                                                                                       ;
; USING_ROUNDING                ; NO           ; Untyped                                                                                                                                       ;
; USING_SATURATION              ; NO           ; Untyped                                                                                                                                       ;
; USING_MULT_SATURATION         ; NO           ; Untyped                                                                                                                                       ;
; USING_LOADABLE_ACCUM          ; NO           ; Untyped                                                                                                                                       ;
; LOADABLE_ACCUM_SUPPORTED      ; NO           ; Untyped                                                                                                                                       ;
; USING_CHAINOUT                ; NO           ; Untyped                                                                                                                                       ;
; CHAININ_WIDTH                 ; 0            ; Untyped                                                                                                                                       ;
; CHAINOUT_PIPELINE_CLOCK       ; none         ; Untyped                                                                                                                                       ;
; CHAINOUT_PIPELINE_CLEAR       ; none         ; Untyped                                                                                                                                       ;
; CBXI_PARAMETER                ; mac_out_qr82 ; Untyped                                                                                                                                       ;
+-------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: equalizer:equalizer_inst|iir:iir_3000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component|mult_v8n:auto_generated|alt_mac_mult:mac_mult3 ;
+------------------------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name               ; Value         ; Type                                                                                                                                                    ;
+------------------------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHS                   ; 1             ; Untyped                                                                                                                                                 ;
; DATAA_WIDTH                  ; 17            ; Untyped                                                                                                                                                 ;
; DATAB_WIDTH                  ; 11            ; Untyped                                                                                                                                                 ;
; DATAA_CLOCK                  ; NONE          ; Untyped                                                                                                                                                 ;
; DATAB_CLOCK                  ; NONE          ; Untyped                                                                                                                                                 ;
; SIGNA_CLOCK                  ; NONE          ; Untyped                                                                                                                                                 ;
; SIGNB_CLOCK                  ; NONE          ; Untyped                                                                                                                                                 ;
; OUTPUT_CLOCK                 ; NONE          ; Untyped                                                                                                                                                 ;
; DATAA_CLEAR                  ; NONE          ; Untyped                                                                                                                                                 ;
; DATAB_CLEAR                  ; NONE          ; Untyped                                                                                                                                                 ;
; SIGNA_CLEAR                  ; NONE          ; Untyped                                                                                                                                                 ;
; SIGNB_CLEAR                  ; NONE          ; Untyped                                                                                                                                                 ;
; OUTPUT_CLEAR                 ; NONE          ; Untyped                                                                                                                                                 ;
; ROUND_CLOCK                  ; none          ; Untyped                                                                                                                                                 ;
; ROUND_CLEAR                  ; none          ; Untyped                                                                                                                                                 ;
; SATURATE_CLOCK               ; none          ; Untyped                                                                                                                                                 ;
; SATURATE_CLEAR               ; none          ; Untyped                                                                                                                                                 ;
; BYPASS_MULTIPLIER            ; NO            ; Untyped                                                                                                                                                 ;
; DYNAMIC_SCAN_CHAIN_SUPPORTED ; NO            ; Untyped                                                                                                                                                 ;
; USING_ROUNDING               ; NO            ; Untyped                                                                                                                                                 ;
; USING_SATURATION             ; NO            ; Untyped                                                                                                                                                 ;
; EXTRA_OUTPUT_CLOCK           ; none          ; Untyped                                                                                                                                                 ;
; EXTRA_SIGNA_CLOCK            ; none          ; Untyped                                                                                                                                                 ;
; EXTRA_SIGNB_CLOCK            ; none          ; Untyped                                                                                                                                                 ;
; EXTRA_OUTPUT_CLEAR           ; none          ; Untyped                                                                                                                                                 ;
; EXTRA_SIGNA_CLEAR            ; none          ; Untyped                                                                                                                                                 ;
; EXTRA_SIGNB_CLEAR            ; none          ; Untyped                                                                                                                                                 ;
; MULT_PIPELINE                ; 0             ; Untyped                                                                                                                                                 ;
; MULT_CLOCK                   ; NONE          ; Untyped                                                                                                                                                 ;
; MULT_CLEAR                   ; NONE          ; Untyped                                                                                                                                                 ;
; MULT_REPRESENTATION_A        ; SIGNED        ; Untyped                                                                                                                                                 ;
; MULT_REPRESENTATION_B        ; SIGNED        ; Untyped                                                                                                                                                 ;
; MULT_INPUT_A_IS_CONSTANT     ; NO            ; Untyped                                                                                                                                                 ;
; MULT_INPUT_B_IS_CONSTANT     ; NO            ; Untyped                                                                                                                                                 ;
; MULT_INPUT_A_FIXED_VALUE     ; Bx            ; Untyped                                                                                                                                                 ;
; MULT_INPUT_B_FIXED_VALUE     ; Bx            ; Untyped                                                                                                                                                 ;
; MULT_MAXIMIZE_SPEED          ; 5             ; Untyped                                                                                                                                                 ;
; CBXI_PARAMETER               ; mac_mult_m9h1 ; Untyped                                                                                                                                                 ;
+------------------------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: equalizer:equalizer_inst|iir:iir_3000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component|mult_v8n:auto_generated|alt_mac_out:mac_out4 ;
+-------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value        ; Type                                                                                                                                                  ;
+-------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPERATION_MODE                ; OUTPUT_ONLY  ; Untyped                                                                                                                                               ;
; DATAA_WIDTH                   ; 28           ; Untyped                                                                                                                                               ;
; DATAB_WIDTH                   ; 0            ; Untyped                                                                                                                                               ;
; DATAC_WIDTH                   ; 0            ; Untyped                                                                                                                                               ;
; DATAD_WIDTH                   ; 0            ; Untyped                                                                                                                                               ;
; ADDNSUB0_CLOCK                ; NONE         ; Untyped                                                                                                                                               ;
; ADDNSUB1_CLOCK                ; NONE         ; Untyped                                                                                                                                               ;
; ROUND0_CLOCK                  ; none         ; Untyped                                                                                                                                               ;
; ROUND1_CLOCK                  ; none         ; Untyped                                                                                                                                               ;
; SATURATE_CLOCK                ; none         ; Untyped                                                                                                                                               ;
; MULTABSATURATE_CLOCK          ; none         ; Untyped                                                                                                                                               ;
; MULTCDSATURATE_CLOCK          ; none         ; Untyped                                                                                                                                               ;
; ZEROACC_CLOCK                 ; NONE         ; Untyped                                                                                                                                               ;
; SIGNA_CLOCK                   ; NONE         ; Untyped                                                                                                                                               ;
; SIGNB_CLOCK                   ; NONE         ; Untyped                                                                                                                                               ;
; OUTPUT_CLOCK                  ; NONE         ; Untyped                                                                                                                                               ;
; ADDNSUB0_CLEAR                ; NONE         ; Untyped                                                                                                                                               ;
; ADDNSUB1_CLEAR                ; NONE         ; Untyped                                                                                                                                               ;
; ROUND0_CLEAR                  ; none         ; Untyped                                                                                                                                               ;
; ROUND1_CLEAR                  ; none         ; Untyped                                                                                                                                               ;
; SATURATE_CLEAR                ; none         ; Untyped                                                                                                                                               ;
; MULTABSATURATE_CLEAR          ; none         ; Untyped                                                                                                                                               ;
; MULTCDSATURATE_CLEAR          ; none         ; Untyped                                                                                                                                               ;
; ZEROACC_CLEAR                 ; NONE         ; Untyped                                                                                                                                               ;
; SIGNA_CLEAR                   ; NONE         ; Untyped                                                                                                                                               ;
; SIGNB_CLEAR                   ; NONE         ; Untyped                                                                                                                                               ;
; OUTPUT_CLEAR                  ; NONE         ; Untyped                                                                                                                                               ;
; ADDNSUB0_PIPELINE_CLOCK       ; NONE         ; Untyped                                                                                                                                               ;
; ADDNSUB1_PIPELINE_CLOCK       ; NONE         ; Untyped                                                                                                                                               ;
; ROUND0_PIPELINE_CLOCK         ; none         ; Untyped                                                                                                                                               ;
; ROUND1_PIPELINE_CLOCK         ; none         ; Untyped                                                                                                                                               ;
; SATURATE_PIPELINE_CLOCK       ; none         ; Untyped                                                                                                                                               ;
; MULTABSATURATE_PIPELINE_CLOCK ; none         ; Untyped                                                                                                                                               ;
; MULTCDSATURATE_PIPELINE_CLOCK ; none         ; Untyped                                                                                                                                               ;
; ZEROACC_PIPELINE_CLOCK        ; NONE         ; Untyped                                                                                                                                               ;
; SIGNA_PIPELINE_CLOCK          ; NONE         ; Untyped                                                                                                                                               ;
; SIGNB_PIPELINE_CLOCK          ; NONE         ; Untyped                                                                                                                                               ;
; ADDNSUB0_PIPELINE_CLEAR       ; NONE         ; Untyped                                                                                                                                               ;
; ADDNSUB1_PIPELINE_CLEAR       ; NONE         ; Untyped                                                                                                                                               ;
; ROUND0_PIPELINE_CLEAR         ; none         ; Untyped                                                                                                                                               ;
; ROUND1_PIPELINE_CLEAR         ; none         ; Untyped                                                                                                                                               ;
; SATURATE_PIPELINE_CLEAR       ; none         ; Untyped                                                                                                                                               ;
; MULTABSATURATE_PIPELINE_CLEAR ; none         ; Untyped                                                                                                                                               ;
; MULTCDSATURATE_PIPELINE_CLEAR ; none         ; Untyped                                                                                                                                               ;
; ZEROACC_PIPELINE_CLEAR        ; NONE         ; Untyped                                                                                                                                               ;
; SIGNA_PIPELINE_CLEAR          ; NONE         ; Untyped                                                                                                                                               ;
; SIGNB_PIPELINE_CLEAR          ; NONE         ; Untyped                                                                                                                                               ;
; MODE0_CLOCK                   ; none         ; Untyped                                                                                                                                               ;
; MODE1_CLOCK                   ; none         ; Untyped                                                                                                                                               ;
; ZEROACC1_CLOCK                ; none         ; Untyped                                                                                                                                               ;
; SATURATE1_CLOCK               ; none         ; Untyped                                                                                                                                               ;
; OUTPUT1_CLOCK                 ; none         ; Untyped                                                                                                                                               ;
; OUTPUT2_CLOCK                 ; none         ; Untyped                                                                                                                                               ;
; OUTPUT3_CLOCK                 ; none         ; Untyped                                                                                                                                               ;
; OUTPUT4_CLOCK                 ; none         ; Untyped                                                                                                                                               ;
; OUTPUT5_CLOCK                 ; none         ; Untyped                                                                                                                                               ;
; OUTPUT6_CLOCK                 ; none         ; Untyped                                                                                                                                               ;
; OUTPUT7_CLOCK                 ; none         ; Untyped                                                                                                                                               ;
; MODE0_CLEAR                   ; none         ; Untyped                                                                                                                                               ;
; MODE1_CLEAR                   ; none         ; Untyped                                                                                                                                               ;
; ZEROACC1_CLEAR                ; none         ; Untyped                                                                                                                                               ;
; SATURATE1_CLEAR               ; none         ; Untyped                                                                                                                                               ;
; OUTPUT1_CLEAR                 ; none         ; Untyped                                                                                                                                               ;
; OUTPUT2_CLEAR                 ; none         ; Untyped                                                                                                                                               ;
; OUTPUT3_CLEAR                 ; none         ; Untyped                                                                                                                                               ;
; OUTPUT4_CLEAR                 ; none         ; Untyped                                                                                                                                               ;
; OUTPUT5_CLEAR                 ; none         ; Untyped                                                                                                                                               ;
; OUTPUT6_CLEAR                 ; none         ; Untyped                                                                                                                                               ;
; OUTPUT7_CLEAR                 ; none         ; Untyped                                                                                                                                               ;
; MODE0_PIPELINE_CLOCK          ; none         ; Untyped                                                                                                                                               ;
; MODE1_PIPELINE_CLOCK          ; none         ; Untyped                                                                                                                                               ;
; ZEROACC1_PIPELINE_CLOCK       ; none         ; Untyped                                                                                                                                               ;
; SATURATE1_PIPELINE_CLOCK      ; none         ; Untyped                                                                                                                                               ;
; MODE0_PIPELINE_CLEAR          ; none         ; Untyped                                                                                                                                               ;
; MODE1_PIPELINE_CLEAR          ; none         ; Untyped                                                                                                                                               ;
; ZEROACC1_PIPELINE_CLEAR       ; none         ; Untyped                                                                                                                                               ;
; SATURATE1_PIPELINE_CLEAR      ; none         ; Untyped                                                                                                                                               ;
; FIRST_ADDER0_CLOCK            ; NONE         ; Untyped                                                                                                                                               ;
; FIRST_ADDER1_CLOCK            ; NONE         ; Untyped                                                                                                                                               ;
; FIRST_ADDER0_CLEAR            ; NONE         ; Untyped                                                                                                                                               ;
; FIRST_ADDER1_CLEAR            ; NONE         ; Untyped                                                                                                                                               ;
; DATAA_FORCED_TO_ZERO          ; NO           ; Untyped                                                                                                                                               ;
; DATAC_FORCED_TO_ZERO          ; NO           ; Untyped                                                                                                                                               ;
; USING_ROUNDING                ; NO           ; Untyped                                                                                                                                               ;
; USING_SATURATION              ; NO           ; Untyped                                                                                                                                               ;
; USING_MULT_SATURATION         ; NO           ; Untyped                                                                                                                                               ;
; USING_LOADABLE_ACCUM          ; NO           ; Untyped                                                                                                                                               ;
; LOADABLE_ACCUM_SUPPORTED      ; NO           ; Untyped                                                                                                                                               ;
; USING_CHAINOUT                ; NO           ; Untyped                                                                                                                                               ;
; CHAININ_WIDTH                 ; 0            ; Untyped                                                                                                                                               ;
; CHAINOUT_PIPELINE_CLOCK       ; none         ; Untyped                                                                                                                                               ;
; CHAINOUT_PIPELINE_CLEAR       ; none         ; Untyped                                                                                                                                               ;
; CBXI_PARAMETER                ; mac_out_4s82 ; Untyped                                                                                                                                               ;
+-------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: equalizer:equalizer_inst|iir:iir_3000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|alt_mac_mult:mac_mult3 ;
+------------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name               ; Value         ; Type                                                                                                                                            ;
+------------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHS                   ; 1             ; Untyped                                                                                                                                         ;
; DATAA_WIDTH                  ; 17            ; Untyped                                                                                                                                         ;
; DATAB_WIDTH                  ; 6             ; Untyped                                                                                                                                         ;
; DATAA_CLOCK                  ; NONE          ; Untyped                                                                                                                                         ;
; DATAB_CLOCK                  ; NONE          ; Untyped                                                                                                                                         ;
; SIGNA_CLOCK                  ; NONE          ; Untyped                                                                                                                                         ;
; SIGNB_CLOCK                  ; NONE          ; Untyped                                                                                                                                         ;
; OUTPUT_CLOCK                 ; NONE          ; Untyped                                                                                                                                         ;
; DATAA_CLEAR                  ; NONE          ; Untyped                                                                                                                                         ;
; DATAB_CLEAR                  ; NONE          ; Untyped                                                                                                                                         ;
; SIGNA_CLEAR                  ; NONE          ; Untyped                                                                                                                                         ;
; SIGNB_CLEAR                  ; NONE          ; Untyped                                                                                                                                         ;
; OUTPUT_CLEAR                 ; NONE          ; Untyped                                                                                                                                         ;
; ROUND_CLOCK                  ; none          ; Untyped                                                                                                                                         ;
; ROUND_CLEAR                  ; none          ; Untyped                                                                                                                                         ;
; SATURATE_CLOCK               ; none          ; Untyped                                                                                                                                         ;
; SATURATE_CLEAR               ; none          ; Untyped                                                                                                                                         ;
; BYPASS_MULTIPLIER            ; NO            ; Untyped                                                                                                                                         ;
; DYNAMIC_SCAN_CHAIN_SUPPORTED ; NO            ; Untyped                                                                                                                                         ;
; USING_ROUNDING               ; NO            ; Untyped                                                                                                                                         ;
; USING_SATURATION             ; NO            ; Untyped                                                                                                                                         ;
; EXTRA_OUTPUT_CLOCK           ; none          ; Untyped                                                                                                                                         ;
; EXTRA_SIGNA_CLOCK            ; none          ; Untyped                                                                                                                                         ;
; EXTRA_SIGNB_CLOCK            ; none          ; Untyped                                                                                                                                         ;
; EXTRA_OUTPUT_CLEAR           ; none          ; Untyped                                                                                                                                         ;
; EXTRA_SIGNA_CLEAR            ; none          ; Untyped                                                                                                                                         ;
; EXTRA_SIGNB_CLEAR            ; none          ; Untyped                                                                                                                                         ;
; MULT_PIPELINE                ; 0             ; Untyped                                                                                                                                         ;
; MULT_CLOCK                   ; NONE          ; Untyped                                                                                                                                         ;
; MULT_CLEAR                   ; NONE          ; Untyped                                                                                                                                         ;
; MULT_REPRESENTATION_A        ; SIGNED        ; Untyped                                                                                                                                         ;
; MULT_REPRESENTATION_B        ; SIGNED        ; Untyped                                                                                                                                         ;
; MULT_INPUT_A_IS_CONSTANT     ; NO            ; Untyped                                                                                                                                         ;
; MULT_INPUT_B_IS_CONSTANT     ; NO            ; Untyped                                                                                                                                         ;
; MULT_INPUT_A_FIXED_VALUE     ; Bx            ; Untyped                                                                                                                                         ;
; MULT_INPUT_B_FIXED_VALUE     ; Bx            ; Untyped                                                                                                                                         ;
; MULT_MAXIMIZE_SPEED          ; 5             ; Untyped                                                                                                                                         ;
; CBXI_PARAMETER               ; mac_mult_58h1 ; Untyped                                                                                                                                         ;
+------------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: equalizer:equalizer_inst|iir:iir_3000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|alt_mac_out:mac_out4 ;
+-------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value        ; Type                                                                                                                                          ;
+-------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; OPERATION_MODE                ; OUTPUT_ONLY  ; Untyped                                                                                                                                       ;
; DATAA_WIDTH                   ; 23           ; Untyped                                                                                                                                       ;
; DATAB_WIDTH                   ; 0            ; Untyped                                                                                                                                       ;
; DATAC_WIDTH                   ; 0            ; Untyped                                                                                                                                       ;
; DATAD_WIDTH                   ; 0            ; Untyped                                                                                                                                       ;
; ADDNSUB0_CLOCK                ; NONE         ; Untyped                                                                                                                                       ;
; ADDNSUB1_CLOCK                ; NONE         ; Untyped                                                                                                                                       ;
; ROUND0_CLOCK                  ; none         ; Untyped                                                                                                                                       ;
; ROUND1_CLOCK                  ; none         ; Untyped                                                                                                                                       ;
; SATURATE_CLOCK                ; none         ; Untyped                                                                                                                                       ;
; MULTABSATURATE_CLOCK          ; none         ; Untyped                                                                                                                                       ;
; MULTCDSATURATE_CLOCK          ; none         ; Untyped                                                                                                                                       ;
; ZEROACC_CLOCK                 ; NONE         ; Untyped                                                                                                                                       ;
; SIGNA_CLOCK                   ; NONE         ; Untyped                                                                                                                                       ;
; SIGNB_CLOCK                   ; NONE         ; Untyped                                                                                                                                       ;
; OUTPUT_CLOCK                  ; NONE         ; Untyped                                                                                                                                       ;
; ADDNSUB0_CLEAR                ; NONE         ; Untyped                                                                                                                                       ;
; ADDNSUB1_CLEAR                ; NONE         ; Untyped                                                                                                                                       ;
; ROUND0_CLEAR                  ; none         ; Untyped                                                                                                                                       ;
; ROUND1_CLEAR                  ; none         ; Untyped                                                                                                                                       ;
; SATURATE_CLEAR                ; none         ; Untyped                                                                                                                                       ;
; MULTABSATURATE_CLEAR          ; none         ; Untyped                                                                                                                                       ;
; MULTCDSATURATE_CLEAR          ; none         ; Untyped                                                                                                                                       ;
; ZEROACC_CLEAR                 ; NONE         ; Untyped                                                                                                                                       ;
; SIGNA_CLEAR                   ; NONE         ; Untyped                                                                                                                                       ;
; SIGNB_CLEAR                   ; NONE         ; Untyped                                                                                                                                       ;
; OUTPUT_CLEAR                  ; NONE         ; Untyped                                                                                                                                       ;
; ADDNSUB0_PIPELINE_CLOCK       ; NONE         ; Untyped                                                                                                                                       ;
; ADDNSUB1_PIPELINE_CLOCK       ; NONE         ; Untyped                                                                                                                                       ;
; ROUND0_PIPELINE_CLOCK         ; none         ; Untyped                                                                                                                                       ;
; ROUND1_PIPELINE_CLOCK         ; none         ; Untyped                                                                                                                                       ;
; SATURATE_PIPELINE_CLOCK       ; none         ; Untyped                                                                                                                                       ;
; MULTABSATURATE_PIPELINE_CLOCK ; none         ; Untyped                                                                                                                                       ;
; MULTCDSATURATE_PIPELINE_CLOCK ; none         ; Untyped                                                                                                                                       ;
; ZEROACC_PIPELINE_CLOCK        ; NONE         ; Untyped                                                                                                                                       ;
; SIGNA_PIPELINE_CLOCK          ; NONE         ; Untyped                                                                                                                                       ;
; SIGNB_PIPELINE_CLOCK          ; NONE         ; Untyped                                                                                                                                       ;
; ADDNSUB0_PIPELINE_CLEAR       ; NONE         ; Untyped                                                                                                                                       ;
; ADDNSUB1_PIPELINE_CLEAR       ; NONE         ; Untyped                                                                                                                                       ;
; ROUND0_PIPELINE_CLEAR         ; none         ; Untyped                                                                                                                                       ;
; ROUND1_PIPELINE_CLEAR         ; none         ; Untyped                                                                                                                                       ;
; SATURATE_PIPELINE_CLEAR       ; none         ; Untyped                                                                                                                                       ;
; MULTABSATURATE_PIPELINE_CLEAR ; none         ; Untyped                                                                                                                                       ;
; MULTCDSATURATE_PIPELINE_CLEAR ; none         ; Untyped                                                                                                                                       ;
; ZEROACC_PIPELINE_CLEAR        ; NONE         ; Untyped                                                                                                                                       ;
; SIGNA_PIPELINE_CLEAR          ; NONE         ; Untyped                                                                                                                                       ;
; SIGNB_PIPELINE_CLEAR          ; NONE         ; Untyped                                                                                                                                       ;
; MODE0_CLOCK                   ; none         ; Untyped                                                                                                                                       ;
; MODE1_CLOCK                   ; none         ; Untyped                                                                                                                                       ;
; ZEROACC1_CLOCK                ; none         ; Untyped                                                                                                                                       ;
; SATURATE1_CLOCK               ; none         ; Untyped                                                                                                                                       ;
; OUTPUT1_CLOCK                 ; none         ; Untyped                                                                                                                                       ;
; OUTPUT2_CLOCK                 ; none         ; Untyped                                                                                                                                       ;
; OUTPUT3_CLOCK                 ; none         ; Untyped                                                                                                                                       ;
; OUTPUT4_CLOCK                 ; none         ; Untyped                                                                                                                                       ;
; OUTPUT5_CLOCK                 ; none         ; Untyped                                                                                                                                       ;
; OUTPUT6_CLOCK                 ; none         ; Untyped                                                                                                                                       ;
; OUTPUT7_CLOCK                 ; none         ; Untyped                                                                                                                                       ;
; MODE0_CLEAR                   ; none         ; Untyped                                                                                                                                       ;
; MODE1_CLEAR                   ; none         ; Untyped                                                                                                                                       ;
; ZEROACC1_CLEAR                ; none         ; Untyped                                                                                                                                       ;
; SATURATE1_CLEAR               ; none         ; Untyped                                                                                                                                       ;
; OUTPUT1_CLEAR                 ; none         ; Untyped                                                                                                                                       ;
; OUTPUT2_CLEAR                 ; none         ; Untyped                                                                                                                                       ;
; OUTPUT3_CLEAR                 ; none         ; Untyped                                                                                                                                       ;
; OUTPUT4_CLEAR                 ; none         ; Untyped                                                                                                                                       ;
; OUTPUT5_CLEAR                 ; none         ; Untyped                                                                                                                                       ;
; OUTPUT6_CLEAR                 ; none         ; Untyped                                                                                                                                       ;
; OUTPUT7_CLEAR                 ; none         ; Untyped                                                                                                                                       ;
; MODE0_PIPELINE_CLOCK          ; none         ; Untyped                                                                                                                                       ;
; MODE1_PIPELINE_CLOCK          ; none         ; Untyped                                                                                                                                       ;
; ZEROACC1_PIPELINE_CLOCK       ; none         ; Untyped                                                                                                                                       ;
; SATURATE1_PIPELINE_CLOCK      ; none         ; Untyped                                                                                                                                       ;
; MODE0_PIPELINE_CLEAR          ; none         ; Untyped                                                                                                                                       ;
; MODE1_PIPELINE_CLEAR          ; none         ; Untyped                                                                                                                                       ;
; ZEROACC1_PIPELINE_CLEAR       ; none         ; Untyped                                                                                                                                       ;
; SATURATE1_PIPELINE_CLEAR      ; none         ; Untyped                                                                                                                                       ;
; FIRST_ADDER0_CLOCK            ; NONE         ; Untyped                                                                                                                                       ;
; FIRST_ADDER1_CLOCK            ; NONE         ; Untyped                                                                                                                                       ;
; FIRST_ADDER0_CLEAR            ; NONE         ; Untyped                                                                                                                                       ;
; FIRST_ADDER1_CLEAR            ; NONE         ; Untyped                                                                                                                                       ;
; DATAA_FORCED_TO_ZERO          ; NO           ; Untyped                                                                                                                                       ;
; DATAC_FORCED_TO_ZERO          ; NO           ; Untyped                                                                                                                                       ;
; USING_ROUNDING                ; NO           ; Untyped                                                                                                                                       ;
; USING_SATURATION              ; NO           ; Untyped                                                                                                                                       ;
; USING_MULT_SATURATION         ; NO           ; Untyped                                                                                                                                       ;
; USING_LOADABLE_ACCUM          ; NO           ; Untyped                                                                                                                                       ;
; LOADABLE_ACCUM_SUPPORTED      ; NO           ; Untyped                                                                                                                                       ;
; USING_CHAINOUT                ; NO           ; Untyped                                                                                                                                       ;
; CHAININ_WIDTH                 ; 0            ; Untyped                                                                                                                                       ;
; CHAINOUT_PIPELINE_CLOCK       ; none         ; Untyped                                                                                                                                       ;
; CHAINOUT_PIPELINE_CLEAR       ; none         ; Untyped                                                                                                                                       ;
; CBXI_PARAMETER                ; mac_out_qr82 ; Untyped                                                                                                                                       ;
+-------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: equalizer:equalizer_inst|iir:iir_2000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|alt_mac_mult:mac_mult3 ;
+------------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name               ; Value         ; Type                                                                                                                                            ;
+------------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHS                   ; 1             ; Untyped                                                                                                                                         ;
; DATAA_WIDTH                  ; 17            ; Untyped                                                                                                                                         ;
; DATAB_WIDTH                  ; 6             ; Untyped                                                                                                                                         ;
; DATAA_CLOCK                  ; NONE          ; Untyped                                                                                                                                         ;
; DATAB_CLOCK                  ; NONE          ; Untyped                                                                                                                                         ;
; SIGNA_CLOCK                  ; NONE          ; Untyped                                                                                                                                         ;
; SIGNB_CLOCK                  ; NONE          ; Untyped                                                                                                                                         ;
; OUTPUT_CLOCK                 ; NONE          ; Untyped                                                                                                                                         ;
; DATAA_CLEAR                  ; NONE          ; Untyped                                                                                                                                         ;
; DATAB_CLEAR                  ; NONE          ; Untyped                                                                                                                                         ;
; SIGNA_CLEAR                  ; NONE          ; Untyped                                                                                                                                         ;
; SIGNB_CLEAR                  ; NONE          ; Untyped                                                                                                                                         ;
; OUTPUT_CLEAR                 ; NONE          ; Untyped                                                                                                                                         ;
; ROUND_CLOCK                  ; none          ; Untyped                                                                                                                                         ;
; ROUND_CLEAR                  ; none          ; Untyped                                                                                                                                         ;
; SATURATE_CLOCK               ; none          ; Untyped                                                                                                                                         ;
; SATURATE_CLEAR               ; none          ; Untyped                                                                                                                                         ;
; BYPASS_MULTIPLIER            ; NO            ; Untyped                                                                                                                                         ;
; DYNAMIC_SCAN_CHAIN_SUPPORTED ; NO            ; Untyped                                                                                                                                         ;
; USING_ROUNDING               ; NO            ; Untyped                                                                                                                                         ;
; USING_SATURATION             ; NO            ; Untyped                                                                                                                                         ;
; EXTRA_OUTPUT_CLOCK           ; none          ; Untyped                                                                                                                                         ;
; EXTRA_SIGNA_CLOCK            ; none          ; Untyped                                                                                                                                         ;
; EXTRA_SIGNB_CLOCK            ; none          ; Untyped                                                                                                                                         ;
; EXTRA_OUTPUT_CLEAR           ; none          ; Untyped                                                                                                                                         ;
; EXTRA_SIGNA_CLEAR            ; none          ; Untyped                                                                                                                                         ;
; EXTRA_SIGNB_CLEAR            ; none          ; Untyped                                                                                                                                         ;
; MULT_PIPELINE                ; 0             ; Untyped                                                                                                                                         ;
; MULT_CLOCK                   ; NONE          ; Untyped                                                                                                                                         ;
; MULT_CLEAR                   ; NONE          ; Untyped                                                                                                                                         ;
; MULT_REPRESENTATION_A        ; SIGNED        ; Untyped                                                                                                                                         ;
; MULT_REPRESENTATION_B        ; SIGNED        ; Untyped                                                                                                                                         ;
; MULT_INPUT_A_IS_CONSTANT     ; NO            ; Untyped                                                                                                                                         ;
; MULT_INPUT_B_IS_CONSTANT     ; NO            ; Untyped                                                                                                                                         ;
; MULT_INPUT_A_FIXED_VALUE     ; Bx            ; Untyped                                                                                                                                         ;
; MULT_INPUT_B_FIXED_VALUE     ; Bx            ; Untyped                                                                                                                                         ;
; MULT_MAXIMIZE_SPEED          ; 5             ; Untyped                                                                                                                                         ;
; CBXI_PARAMETER               ; mac_mult_58h1 ; Untyped                                                                                                                                         ;
+------------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: equalizer:equalizer_inst|iir:iir_2000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|alt_mac_out:mac_out4 ;
+-------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value        ; Type                                                                                                                                          ;
+-------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; OPERATION_MODE                ; OUTPUT_ONLY  ; Untyped                                                                                                                                       ;
; DATAA_WIDTH                   ; 23           ; Untyped                                                                                                                                       ;
; DATAB_WIDTH                   ; 0            ; Untyped                                                                                                                                       ;
; DATAC_WIDTH                   ; 0            ; Untyped                                                                                                                                       ;
; DATAD_WIDTH                   ; 0            ; Untyped                                                                                                                                       ;
; ADDNSUB0_CLOCK                ; NONE         ; Untyped                                                                                                                                       ;
; ADDNSUB1_CLOCK                ; NONE         ; Untyped                                                                                                                                       ;
; ROUND0_CLOCK                  ; none         ; Untyped                                                                                                                                       ;
; ROUND1_CLOCK                  ; none         ; Untyped                                                                                                                                       ;
; SATURATE_CLOCK                ; none         ; Untyped                                                                                                                                       ;
; MULTABSATURATE_CLOCK          ; none         ; Untyped                                                                                                                                       ;
; MULTCDSATURATE_CLOCK          ; none         ; Untyped                                                                                                                                       ;
; ZEROACC_CLOCK                 ; NONE         ; Untyped                                                                                                                                       ;
; SIGNA_CLOCK                   ; NONE         ; Untyped                                                                                                                                       ;
; SIGNB_CLOCK                   ; NONE         ; Untyped                                                                                                                                       ;
; OUTPUT_CLOCK                  ; NONE         ; Untyped                                                                                                                                       ;
; ADDNSUB0_CLEAR                ; NONE         ; Untyped                                                                                                                                       ;
; ADDNSUB1_CLEAR                ; NONE         ; Untyped                                                                                                                                       ;
; ROUND0_CLEAR                  ; none         ; Untyped                                                                                                                                       ;
; ROUND1_CLEAR                  ; none         ; Untyped                                                                                                                                       ;
; SATURATE_CLEAR                ; none         ; Untyped                                                                                                                                       ;
; MULTABSATURATE_CLEAR          ; none         ; Untyped                                                                                                                                       ;
; MULTCDSATURATE_CLEAR          ; none         ; Untyped                                                                                                                                       ;
; ZEROACC_CLEAR                 ; NONE         ; Untyped                                                                                                                                       ;
; SIGNA_CLEAR                   ; NONE         ; Untyped                                                                                                                                       ;
; SIGNB_CLEAR                   ; NONE         ; Untyped                                                                                                                                       ;
; OUTPUT_CLEAR                  ; NONE         ; Untyped                                                                                                                                       ;
; ADDNSUB0_PIPELINE_CLOCK       ; NONE         ; Untyped                                                                                                                                       ;
; ADDNSUB1_PIPELINE_CLOCK       ; NONE         ; Untyped                                                                                                                                       ;
; ROUND0_PIPELINE_CLOCK         ; none         ; Untyped                                                                                                                                       ;
; ROUND1_PIPELINE_CLOCK         ; none         ; Untyped                                                                                                                                       ;
; SATURATE_PIPELINE_CLOCK       ; none         ; Untyped                                                                                                                                       ;
; MULTABSATURATE_PIPELINE_CLOCK ; none         ; Untyped                                                                                                                                       ;
; MULTCDSATURATE_PIPELINE_CLOCK ; none         ; Untyped                                                                                                                                       ;
; ZEROACC_PIPELINE_CLOCK        ; NONE         ; Untyped                                                                                                                                       ;
; SIGNA_PIPELINE_CLOCK          ; NONE         ; Untyped                                                                                                                                       ;
; SIGNB_PIPELINE_CLOCK          ; NONE         ; Untyped                                                                                                                                       ;
; ADDNSUB0_PIPELINE_CLEAR       ; NONE         ; Untyped                                                                                                                                       ;
; ADDNSUB1_PIPELINE_CLEAR       ; NONE         ; Untyped                                                                                                                                       ;
; ROUND0_PIPELINE_CLEAR         ; none         ; Untyped                                                                                                                                       ;
; ROUND1_PIPELINE_CLEAR         ; none         ; Untyped                                                                                                                                       ;
; SATURATE_PIPELINE_CLEAR       ; none         ; Untyped                                                                                                                                       ;
; MULTABSATURATE_PIPELINE_CLEAR ; none         ; Untyped                                                                                                                                       ;
; MULTCDSATURATE_PIPELINE_CLEAR ; none         ; Untyped                                                                                                                                       ;
; ZEROACC_PIPELINE_CLEAR        ; NONE         ; Untyped                                                                                                                                       ;
; SIGNA_PIPELINE_CLEAR          ; NONE         ; Untyped                                                                                                                                       ;
; SIGNB_PIPELINE_CLEAR          ; NONE         ; Untyped                                                                                                                                       ;
; MODE0_CLOCK                   ; none         ; Untyped                                                                                                                                       ;
; MODE1_CLOCK                   ; none         ; Untyped                                                                                                                                       ;
; ZEROACC1_CLOCK                ; none         ; Untyped                                                                                                                                       ;
; SATURATE1_CLOCK               ; none         ; Untyped                                                                                                                                       ;
; OUTPUT1_CLOCK                 ; none         ; Untyped                                                                                                                                       ;
; OUTPUT2_CLOCK                 ; none         ; Untyped                                                                                                                                       ;
; OUTPUT3_CLOCK                 ; none         ; Untyped                                                                                                                                       ;
; OUTPUT4_CLOCK                 ; none         ; Untyped                                                                                                                                       ;
; OUTPUT5_CLOCK                 ; none         ; Untyped                                                                                                                                       ;
; OUTPUT6_CLOCK                 ; none         ; Untyped                                                                                                                                       ;
; OUTPUT7_CLOCK                 ; none         ; Untyped                                                                                                                                       ;
; MODE0_CLEAR                   ; none         ; Untyped                                                                                                                                       ;
; MODE1_CLEAR                   ; none         ; Untyped                                                                                                                                       ;
; ZEROACC1_CLEAR                ; none         ; Untyped                                                                                                                                       ;
; SATURATE1_CLEAR               ; none         ; Untyped                                                                                                                                       ;
; OUTPUT1_CLEAR                 ; none         ; Untyped                                                                                                                                       ;
; OUTPUT2_CLEAR                 ; none         ; Untyped                                                                                                                                       ;
; OUTPUT3_CLEAR                 ; none         ; Untyped                                                                                                                                       ;
; OUTPUT4_CLEAR                 ; none         ; Untyped                                                                                                                                       ;
; OUTPUT5_CLEAR                 ; none         ; Untyped                                                                                                                                       ;
; OUTPUT6_CLEAR                 ; none         ; Untyped                                                                                                                                       ;
; OUTPUT7_CLEAR                 ; none         ; Untyped                                                                                                                                       ;
; MODE0_PIPELINE_CLOCK          ; none         ; Untyped                                                                                                                                       ;
; MODE1_PIPELINE_CLOCK          ; none         ; Untyped                                                                                                                                       ;
; ZEROACC1_PIPELINE_CLOCK       ; none         ; Untyped                                                                                                                                       ;
; SATURATE1_PIPELINE_CLOCK      ; none         ; Untyped                                                                                                                                       ;
; MODE0_PIPELINE_CLEAR          ; none         ; Untyped                                                                                                                                       ;
; MODE1_PIPELINE_CLEAR          ; none         ; Untyped                                                                                                                                       ;
; ZEROACC1_PIPELINE_CLEAR       ; none         ; Untyped                                                                                                                                       ;
; SATURATE1_PIPELINE_CLEAR      ; none         ; Untyped                                                                                                                                       ;
; FIRST_ADDER0_CLOCK            ; NONE         ; Untyped                                                                                                                                       ;
; FIRST_ADDER1_CLOCK            ; NONE         ; Untyped                                                                                                                                       ;
; FIRST_ADDER0_CLEAR            ; NONE         ; Untyped                                                                                                                                       ;
; FIRST_ADDER1_CLEAR            ; NONE         ; Untyped                                                                                                                                       ;
; DATAA_FORCED_TO_ZERO          ; NO           ; Untyped                                                                                                                                       ;
; DATAC_FORCED_TO_ZERO          ; NO           ; Untyped                                                                                                                                       ;
; USING_ROUNDING                ; NO           ; Untyped                                                                                                                                       ;
; USING_SATURATION              ; NO           ; Untyped                                                                                                                                       ;
; USING_MULT_SATURATION         ; NO           ; Untyped                                                                                                                                       ;
; USING_LOADABLE_ACCUM          ; NO           ; Untyped                                                                                                                                       ;
; LOADABLE_ACCUM_SUPPORTED      ; NO           ; Untyped                                                                                                                                       ;
; USING_CHAINOUT                ; NO           ; Untyped                                                                                                                                       ;
; CHAININ_WIDTH                 ; 0            ; Untyped                                                                                                                                       ;
; CHAINOUT_PIPELINE_CLOCK       ; none         ; Untyped                                                                                                                                       ;
; CHAINOUT_PIPELINE_CLEAR       ; none         ; Untyped                                                                                                                                       ;
; CBXI_PARAMETER                ; mac_out_qr82 ; Untyped                                                                                                                                       ;
+-------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: equalizer:equalizer_inst|iir:iir_1000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|alt_mac_mult:mac_mult3 ;
+------------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name               ; Value         ; Type                                                                                                                                            ;
+------------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHS                   ; 1             ; Untyped                                                                                                                                         ;
; DATAA_WIDTH                  ; 17            ; Untyped                                                                                                                                         ;
; DATAB_WIDTH                  ; 6             ; Untyped                                                                                                                                         ;
; DATAA_CLOCK                  ; NONE          ; Untyped                                                                                                                                         ;
; DATAB_CLOCK                  ; NONE          ; Untyped                                                                                                                                         ;
; SIGNA_CLOCK                  ; NONE          ; Untyped                                                                                                                                         ;
; SIGNB_CLOCK                  ; NONE          ; Untyped                                                                                                                                         ;
; OUTPUT_CLOCK                 ; NONE          ; Untyped                                                                                                                                         ;
; DATAA_CLEAR                  ; NONE          ; Untyped                                                                                                                                         ;
; DATAB_CLEAR                  ; NONE          ; Untyped                                                                                                                                         ;
; SIGNA_CLEAR                  ; NONE          ; Untyped                                                                                                                                         ;
; SIGNB_CLEAR                  ; NONE          ; Untyped                                                                                                                                         ;
; OUTPUT_CLEAR                 ; NONE          ; Untyped                                                                                                                                         ;
; ROUND_CLOCK                  ; none          ; Untyped                                                                                                                                         ;
; ROUND_CLEAR                  ; none          ; Untyped                                                                                                                                         ;
; SATURATE_CLOCK               ; none          ; Untyped                                                                                                                                         ;
; SATURATE_CLEAR               ; none          ; Untyped                                                                                                                                         ;
; BYPASS_MULTIPLIER            ; NO            ; Untyped                                                                                                                                         ;
; DYNAMIC_SCAN_CHAIN_SUPPORTED ; NO            ; Untyped                                                                                                                                         ;
; USING_ROUNDING               ; NO            ; Untyped                                                                                                                                         ;
; USING_SATURATION             ; NO            ; Untyped                                                                                                                                         ;
; EXTRA_OUTPUT_CLOCK           ; none          ; Untyped                                                                                                                                         ;
; EXTRA_SIGNA_CLOCK            ; none          ; Untyped                                                                                                                                         ;
; EXTRA_SIGNB_CLOCK            ; none          ; Untyped                                                                                                                                         ;
; EXTRA_OUTPUT_CLEAR           ; none          ; Untyped                                                                                                                                         ;
; EXTRA_SIGNA_CLEAR            ; none          ; Untyped                                                                                                                                         ;
; EXTRA_SIGNB_CLEAR            ; none          ; Untyped                                                                                                                                         ;
; MULT_PIPELINE                ; 0             ; Untyped                                                                                                                                         ;
; MULT_CLOCK                   ; NONE          ; Untyped                                                                                                                                         ;
; MULT_CLEAR                   ; NONE          ; Untyped                                                                                                                                         ;
; MULT_REPRESENTATION_A        ; SIGNED        ; Untyped                                                                                                                                         ;
; MULT_REPRESENTATION_B        ; SIGNED        ; Untyped                                                                                                                                         ;
; MULT_INPUT_A_IS_CONSTANT     ; NO            ; Untyped                                                                                                                                         ;
; MULT_INPUT_B_IS_CONSTANT     ; NO            ; Untyped                                                                                                                                         ;
; MULT_INPUT_A_FIXED_VALUE     ; Bx            ; Untyped                                                                                                                                         ;
; MULT_INPUT_B_FIXED_VALUE     ; Bx            ; Untyped                                                                                                                                         ;
; MULT_MAXIMIZE_SPEED          ; 5             ; Untyped                                                                                                                                         ;
; CBXI_PARAMETER               ; mac_mult_58h1 ; Untyped                                                                                                                                         ;
+------------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: equalizer:equalizer_inst|iir:iir_1000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|alt_mac_out:mac_out4 ;
+-------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value        ; Type                                                                                                                                          ;
+-------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; OPERATION_MODE                ; OUTPUT_ONLY  ; Untyped                                                                                                                                       ;
; DATAA_WIDTH                   ; 23           ; Untyped                                                                                                                                       ;
; DATAB_WIDTH                   ; 0            ; Untyped                                                                                                                                       ;
; DATAC_WIDTH                   ; 0            ; Untyped                                                                                                                                       ;
; DATAD_WIDTH                   ; 0            ; Untyped                                                                                                                                       ;
; ADDNSUB0_CLOCK                ; NONE         ; Untyped                                                                                                                                       ;
; ADDNSUB1_CLOCK                ; NONE         ; Untyped                                                                                                                                       ;
; ROUND0_CLOCK                  ; none         ; Untyped                                                                                                                                       ;
; ROUND1_CLOCK                  ; none         ; Untyped                                                                                                                                       ;
; SATURATE_CLOCK                ; none         ; Untyped                                                                                                                                       ;
; MULTABSATURATE_CLOCK          ; none         ; Untyped                                                                                                                                       ;
; MULTCDSATURATE_CLOCK          ; none         ; Untyped                                                                                                                                       ;
; ZEROACC_CLOCK                 ; NONE         ; Untyped                                                                                                                                       ;
; SIGNA_CLOCK                   ; NONE         ; Untyped                                                                                                                                       ;
; SIGNB_CLOCK                   ; NONE         ; Untyped                                                                                                                                       ;
; OUTPUT_CLOCK                  ; NONE         ; Untyped                                                                                                                                       ;
; ADDNSUB0_CLEAR                ; NONE         ; Untyped                                                                                                                                       ;
; ADDNSUB1_CLEAR                ; NONE         ; Untyped                                                                                                                                       ;
; ROUND0_CLEAR                  ; none         ; Untyped                                                                                                                                       ;
; ROUND1_CLEAR                  ; none         ; Untyped                                                                                                                                       ;
; SATURATE_CLEAR                ; none         ; Untyped                                                                                                                                       ;
; MULTABSATURATE_CLEAR          ; none         ; Untyped                                                                                                                                       ;
; MULTCDSATURATE_CLEAR          ; none         ; Untyped                                                                                                                                       ;
; ZEROACC_CLEAR                 ; NONE         ; Untyped                                                                                                                                       ;
; SIGNA_CLEAR                   ; NONE         ; Untyped                                                                                                                                       ;
; SIGNB_CLEAR                   ; NONE         ; Untyped                                                                                                                                       ;
; OUTPUT_CLEAR                  ; NONE         ; Untyped                                                                                                                                       ;
; ADDNSUB0_PIPELINE_CLOCK       ; NONE         ; Untyped                                                                                                                                       ;
; ADDNSUB1_PIPELINE_CLOCK       ; NONE         ; Untyped                                                                                                                                       ;
; ROUND0_PIPELINE_CLOCK         ; none         ; Untyped                                                                                                                                       ;
; ROUND1_PIPELINE_CLOCK         ; none         ; Untyped                                                                                                                                       ;
; SATURATE_PIPELINE_CLOCK       ; none         ; Untyped                                                                                                                                       ;
; MULTABSATURATE_PIPELINE_CLOCK ; none         ; Untyped                                                                                                                                       ;
; MULTCDSATURATE_PIPELINE_CLOCK ; none         ; Untyped                                                                                                                                       ;
; ZEROACC_PIPELINE_CLOCK        ; NONE         ; Untyped                                                                                                                                       ;
; SIGNA_PIPELINE_CLOCK          ; NONE         ; Untyped                                                                                                                                       ;
; SIGNB_PIPELINE_CLOCK          ; NONE         ; Untyped                                                                                                                                       ;
; ADDNSUB0_PIPELINE_CLEAR       ; NONE         ; Untyped                                                                                                                                       ;
; ADDNSUB1_PIPELINE_CLEAR       ; NONE         ; Untyped                                                                                                                                       ;
; ROUND0_PIPELINE_CLEAR         ; none         ; Untyped                                                                                                                                       ;
; ROUND1_PIPELINE_CLEAR         ; none         ; Untyped                                                                                                                                       ;
; SATURATE_PIPELINE_CLEAR       ; none         ; Untyped                                                                                                                                       ;
; MULTABSATURATE_PIPELINE_CLEAR ; none         ; Untyped                                                                                                                                       ;
; MULTCDSATURATE_PIPELINE_CLEAR ; none         ; Untyped                                                                                                                                       ;
; ZEROACC_PIPELINE_CLEAR        ; NONE         ; Untyped                                                                                                                                       ;
; SIGNA_PIPELINE_CLEAR          ; NONE         ; Untyped                                                                                                                                       ;
; SIGNB_PIPELINE_CLEAR          ; NONE         ; Untyped                                                                                                                                       ;
; MODE0_CLOCK                   ; none         ; Untyped                                                                                                                                       ;
; MODE1_CLOCK                   ; none         ; Untyped                                                                                                                                       ;
; ZEROACC1_CLOCK                ; none         ; Untyped                                                                                                                                       ;
; SATURATE1_CLOCK               ; none         ; Untyped                                                                                                                                       ;
; OUTPUT1_CLOCK                 ; none         ; Untyped                                                                                                                                       ;
; OUTPUT2_CLOCK                 ; none         ; Untyped                                                                                                                                       ;
; OUTPUT3_CLOCK                 ; none         ; Untyped                                                                                                                                       ;
; OUTPUT4_CLOCK                 ; none         ; Untyped                                                                                                                                       ;
; OUTPUT5_CLOCK                 ; none         ; Untyped                                                                                                                                       ;
; OUTPUT6_CLOCK                 ; none         ; Untyped                                                                                                                                       ;
; OUTPUT7_CLOCK                 ; none         ; Untyped                                                                                                                                       ;
; MODE0_CLEAR                   ; none         ; Untyped                                                                                                                                       ;
; MODE1_CLEAR                   ; none         ; Untyped                                                                                                                                       ;
; ZEROACC1_CLEAR                ; none         ; Untyped                                                                                                                                       ;
; SATURATE1_CLEAR               ; none         ; Untyped                                                                                                                                       ;
; OUTPUT1_CLEAR                 ; none         ; Untyped                                                                                                                                       ;
; OUTPUT2_CLEAR                 ; none         ; Untyped                                                                                                                                       ;
; OUTPUT3_CLEAR                 ; none         ; Untyped                                                                                                                                       ;
; OUTPUT4_CLEAR                 ; none         ; Untyped                                                                                                                                       ;
; OUTPUT5_CLEAR                 ; none         ; Untyped                                                                                                                                       ;
; OUTPUT6_CLEAR                 ; none         ; Untyped                                                                                                                                       ;
; OUTPUT7_CLEAR                 ; none         ; Untyped                                                                                                                                       ;
; MODE0_PIPELINE_CLOCK          ; none         ; Untyped                                                                                                                                       ;
; MODE1_PIPELINE_CLOCK          ; none         ; Untyped                                                                                                                                       ;
; ZEROACC1_PIPELINE_CLOCK       ; none         ; Untyped                                                                                                                                       ;
; SATURATE1_PIPELINE_CLOCK      ; none         ; Untyped                                                                                                                                       ;
; MODE0_PIPELINE_CLEAR          ; none         ; Untyped                                                                                                                                       ;
; MODE1_PIPELINE_CLEAR          ; none         ; Untyped                                                                                                                                       ;
; ZEROACC1_PIPELINE_CLEAR       ; none         ; Untyped                                                                                                                                       ;
; SATURATE1_PIPELINE_CLEAR      ; none         ; Untyped                                                                                                                                       ;
; FIRST_ADDER0_CLOCK            ; NONE         ; Untyped                                                                                                                                       ;
; FIRST_ADDER1_CLOCK            ; NONE         ; Untyped                                                                                                                                       ;
; FIRST_ADDER0_CLEAR            ; NONE         ; Untyped                                                                                                                                       ;
; FIRST_ADDER1_CLEAR            ; NONE         ; Untyped                                                                                                                                       ;
; DATAA_FORCED_TO_ZERO          ; NO           ; Untyped                                                                                                                                       ;
; DATAC_FORCED_TO_ZERO          ; NO           ; Untyped                                                                                                                                       ;
; USING_ROUNDING                ; NO           ; Untyped                                                                                                                                       ;
; USING_SATURATION              ; NO           ; Untyped                                                                                                                                       ;
; USING_MULT_SATURATION         ; NO           ; Untyped                                                                                                                                       ;
; USING_LOADABLE_ACCUM          ; NO           ; Untyped                                                                                                                                       ;
; LOADABLE_ACCUM_SUPPORTED      ; NO           ; Untyped                                                                                                                                       ;
; USING_CHAINOUT                ; NO           ; Untyped                                                                                                                                       ;
; CHAININ_WIDTH                 ; 0            ; Untyped                                                                                                                                       ;
; CHAINOUT_PIPELINE_CLOCK       ; none         ; Untyped                                                                                                                                       ;
; CHAINOUT_PIPELINE_CLEAR       ; none         ; Untyped                                                                                                                                       ;
; CBXI_PARAMETER                ; mac_out_qr82 ; Untyped                                                                                                                                       ;
+-------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: equalizer:equalizer_inst|iir:iir_600|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|alt_mac_mult:mac_mult3 ;
+------------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name               ; Value         ; Type                                                                                                                                           ;
+------------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHS                   ; 1             ; Untyped                                                                                                                                        ;
; DATAA_WIDTH                  ; 17            ; Untyped                                                                                                                                        ;
; DATAB_WIDTH                  ; 6             ; Untyped                                                                                                                                        ;
; DATAA_CLOCK                  ; NONE          ; Untyped                                                                                                                                        ;
; DATAB_CLOCK                  ; NONE          ; Untyped                                                                                                                                        ;
; SIGNA_CLOCK                  ; NONE          ; Untyped                                                                                                                                        ;
; SIGNB_CLOCK                  ; NONE          ; Untyped                                                                                                                                        ;
; OUTPUT_CLOCK                 ; NONE          ; Untyped                                                                                                                                        ;
; DATAA_CLEAR                  ; NONE          ; Untyped                                                                                                                                        ;
; DATAB_CLEAR                  ; NONE          ; Untyped                                                                                                                                        ;
; SIGNA_CLEAR                  ; NONE          ; Untyped                                                                                                                                        ;
; SIGNB_CLEAR                  ; NONE          ; Untyped                                                                                                                                        ;
; OUTPUT_CLEAR                 ; NONE          ; Untyped                                                                                                                                        ;
; ROUND_CLOCK                  ; none          ; Untyped                                                                                                                                        ;
; ROUND_CLEAR                  ; none          ; Untyped                                                                                                                                        ;
; SATURATE_CLOCK               ; none          ; Untyped                                                                                                                                        ;
; SATURATE_CLEAR               ; none          ; Untyped                                                                                                                                        ;
; BYPASS_MULTIPLIER            ; NO            ; Untyped                                                                                                                                        ;
; DYNAMIC_SCAN_CHAIN_SUPPORTED ; NO            ; Untyped                                                                                                                                        ;
; USING_ROUNDING               ; NO            ; Untyped                                                                                                                                        ;
; USING_SATURATION             ; NO            ; Untyped                                                                                                                                        ;
; EXTRA_OUTPUT_CLOCK           ; none          ; Untyped                                                                                                                                        ;
; EXTRA_SIGNA_CLOCK            ; none          ; Untyped                                                                                                                                        ;
; EXTRA_SIGNB_CLOCK            ; none          ; Untyped                                                                                                                                        ;
; EXTRA_OUTPUT_CLEAR           ; none          ; Untyped                                                                                                                                        ;
; EXTRA_SIGNA_CLEAR            ; none          ; Untyped                                                                                                                                        ;
; EXTRA_SIGNB_CLEAR            ; none          ; Untyped                                                                                                                                        ;
; MULT_PIPELINE                ; 0             ; Untyped                                                                                                                                        ;
; MULT_CLOCK                   ; NONE          ; Untyped                                                                                                                                        ;
; MULT_CLEAR                   ; NONE          ; Untyped                                                                                                                                        ;
; MULT_REPRESENTATION_A        ; SIGNED        ; Untyped                                                                                                                                        ;
; MULT_REPRESENTATION_B        ; SIGNED        ; Untyped                                                                                                                                        ;
; MULT_INPUT_A_IS_CONSTANT     ; NO            ; Untyped                                                                                                                                        ;
; MULT_INPUT_B_IS_CONSTANT     ; NO            ; Untyped                                                                                                                                        ;
; MULT_INPUT_A_FIXED_VALUE     ; Bx            ; Untyped                                                                                                                                        ;
; MULT_INPUT_B_FIXED_VALUE     ; Bx            ; Untyped                                                                                                                                        ;
; MULT_MAXIMIZE_SPEED          ; 5             ; Untyped                                                                                                                                        ;
; CBXI_PARAMETER               ; mac_mult_58h1 ; Untyped                                                                                                                                        ;
+------------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: equalizer:equalizer_inst|iir:iir_600|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|alt_mac_out:mac_out4 ;
+-------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value        ; Type                                                                                                                                         ;
+-------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OPERATION_MODE                ; OUTPUT_ONLY  ; Untyped                                                                                                                                      ;
; DATAA_WIDTH                   ; 23           ; Untyped                                                                                                                                      ;
; DATAB_WIDTH                   ; 0            ; Untyped                                                                                                                                      ;
; DATAC_WIDTH                   ; 0            ; Untyped                                                                                                                                      ;
; DATAD_WIDTH                   ; 0            ; Untyped                                                                                                                                      ;
; ADDNSUB0_CLOCK                ; NONE         ; Untyped                                                                                                                                      ;
; ADDNSUB1_CLOCK                ; NONE         ; Untyped                                                                                                                                      ;
; ROUND0_CLOCK                  ; none         ; Untyped                                                                                                                                      ;
; ROUND1_CLOCK                  ; none         ; Untyped                                                                                                                                      ;
; SATURATE_CLOCK                ; none         ; Untyped                                                                                                                                      ;
; MULTABSATURATE_CLOCK          ; none         ; Untyped                                                                                                                                      ;
; MULTCDSATURATE_CLOCK          ; none         ; Untyped                                                                                                                                      ;
; ZEROACC_CLOCK                 ; NONE         ; Untyped                                                                                                                                      ;
; SIGNA_CLOCK                   ; NONE         ; Untyped                                                                                                                                      ;
; SIGNB_CLOCK                   ; NONE         ; Untyped                                                                                                                                      ;
; OUTPUT_CLOCK                  ; NONE         ; Untyped                                                                                                                                      ;
; ADDNSUB0_CLEAR                ; NONE         ; Untyped                                                                                                                                      ;
; ADDNSUB1_CLEAR                ; NONE         ; Untyped                                                                                                                                      ;
; ROUND0_CLEAR                  ; none         ; Untyped                                                                                                                                      ;
; ROUND1_CLEAR                  ; none         ; Untyped                                                                                                                                      ;
; SATURATE_CLEAR                ; none         ; Untyped                                                                                                                                      ;
; MULTABSATURATE_CLEAR          ; none         ; Untyped                                                                                                                                      ;
; MULTCDSATURATE_CLEAR          ; none         ; Untyped                                                                                                                                      ;
; ZEROACC_CLEAR                 ; NONE         ; Untyped                                                                                                                                      ;
; SIGNA_CLEAR                   ; NONE         ; Untyped                                                                                                                                      ;
; SIGNB_CLEAR                   ; NONE         ; Untyped                                                                                                                                      ;
; OUTPUT_CLEAR                  ; NONE         ; Untyped                                                                                                                                      ;
; ADDNSUB0_PIPELINE_CLOCK       ; NONE         ; Untyped                                                                                                                                      ;
; ADDNSUB1_PIPELINE_CLOCK       ; NONE         ; Untyped                                                                                                                                      ;
; ROUND0_PIPELINE_CLOCK         ; none         ; Untyped                                                                                                                                      ;
; ROUND1_PIPELINE_CLOCK         ; none         ; Untyped                                                                                                                                      ;
; SATURATE_PIPELINE_CLOCK       ; none         ; Untyped                                                                                                                                      ;
; MULTABSATURATE_PIPELINE_CLOCK ; none         ; Untyped                                                                                                                                      ;
; MULTCDSATURATE_PIPELINE_CLOCK ; none         ; Untyped                                                                                                                                      ;
; ZEROACC_PIPELINE_CLOCK        ; NONE         ; Untyped                                                                                                                                      ;
; SIGNA_PIPELINE_CLOCK          ; NONE         ; Untyped                                                                                                                                      ;
; SIGNB_PIPELINE_CLOCK          ; NONE         ; Untyped                                                                                                                                      ;
; ADDNSUB0_PIPELINE_CLEAR       ; NONE         ; Untyped                                                                                                                                      ;
; ADDNSUB1_PIPELINE_CLEAR       ; NONE         ; Untyped                                                                                                                                      ;
; ROUND0_PIPELINE_CLEAR         ; none         ; Untyped                                                                                                                                      ;
; ROUND1_PIPELINE_CLEAR         ; none         ; Untyped                                                                                                                                      ;
; SATURATE_PIPELINE_CLEAR       ; none         ; Untyped                                                                                                                                      ;
; MULTABSATURATE_PIPELINE_CLEAR ; none         ; Untyped                                                                                                                                      ;
; MULTCDSATURATE_PIPELINE_CLEAR ; none         ; Untyped                                                                                                                                      ;
; ZEROACC_PIPELINE_CLEAR        ; NONE         ; Untyped                                                                                                                                      ;
; SIGNA_PIPELINE_CLEAR          ; NONE         ; Untyped                                                                                                                                      ;
; SIGNB_PIPELINE_CLEAR          ; NONE         ; Untyped                                                                                                                                      ;
; MODE0_CLOCK                   ; none         ; Untyped                                                                                                                                      ;
; MODE1_CLOCK                   ; none         ; Untyped                                                                                                                                      ;
; ZEROACC1_CLOCK                ; none         ; Untyped                                                                                                                                      ;
; SATURATE1_CLOCK               ; none         ; Untyped                                                                                                                                      ;
; OUTPUT1_CLOCK                 ; none         ; Untyped                                                                                                                                      ;
; OUTPUT2_CLOCK                 ; none         ; Untyped                                                                                                                                      ;
; OUTPUT3_CLOCK                 ; none         ; Untyped                                                                                                                                      ;
; OUTPUT4_CLOCK                 ; none         ; Untyped                                                                                                                                      ;
; OUTPUT5_CLOCK                 ; none         ; Untyped                                                                                                                                      ;
; OUTPUT6_CLOCK                 ; none         ; Untyped                                                                                                                                      ;
; OUTPUT7_CLOCK                 ; none         ; Untyped                                                                                                                                      ;
; MODE0_CLEAR                   ; none         ; Untyped                                                                                                                                      ;
; MODE1_CLEAR                   ; none         ; Untyped                                                                                                                                      ;
; ZEROACC1_CLEAR                ; none         ; Untyped                                                                                                                                      ;
; SATURATE1_CLEAR               ; none         ; Untyped                                                                                                                                      ;
; OUTPUT1_CLEAR                 ; none         ; Untyped                                                                                                                                      ;
; OUTPUT2_CLEAR                 ; none         ; Untyped                                                                                                                                      ;
; OUTPUT3_CLEAR                 ; none         ; Untyped                                                                                                                                      ;
; OUTPUT4_CLEAR                 ; none         ; Untyped                                                                                                                                      ;
; OUTPUT5_CLEAR                 ; none         ; Untyped                                                                                                                                      ;
; OUTPUT6_CLEAR                 ; none         ; Untyped                                                                                                                                      ;
; OUTPUT7_CLEAR                 ; none         ; Untyped                                                                                                                                      ;
; MODE0_PIPELINE_CLOCK          ; none         ; Untyped                                                                                                                                      ;
; MODE1_PIPELINE_CLOCK          ; none         ; Untyped                                                                                                                                      ;
; ZEROACC1_PIPELINE_CLOCK       ; none         ; Untyped                                                                                                                                      ;
; SATURATE1_PIPELINE_CLOCK      ; none         ; Untyped                                                                                                                                      ;
; MODE0_PIPELINE_CLEAR          ; none         ; Untyped                                                                                                                                      ;
; MODE1_PIPELINE_CLEAR          ; none         ; Untyped                                                                                                                                      ;
; ZEROACC1_PIPELINE_CLEAR       ; none         ; Untyped                                                                                                                                      ;
; SATURATE1_PIPELINE_CLEAR      ; none         ; Untyped                                                                                                                                      ;
; FIRST_ADDER0_CLOCK            ; NONE         ; Untyped                                                                                                                                      ;
; FIRST_ADDER1_CLOCK            ; NONE         ; Untyped                                                                                                                                      ;
; FIRST_ADDER0_CLEAR            ; NONE         ; Untyped                                                                                                                                      ;
; FIRST_ADDER1_CLEAR            ; NONE         ; Untyped                                                                                                                                      ;
; DATAA_FORCED_TO_ZERO          ; NO           ; Untyped                                                                                                                                      ;
; DATAC_FORCED_TO_ZERO          ; NO           ; Untyped                                                                                                                                      ;
; USING_ROUNDING                ; NO           ; Untyped                                                                                                                                      ;
; USING_SATURATION              ; NO           ; Untyped                                                                                                                                      ;
; USING_MULT_SATURATION         ; NO           ; Untyped                                                                                                                                      ;
; USING_LOADABLE_ACCUM          ; NO           ; Untyped                                                                                                                                      ;
; LOADABLE_ACCUM_SUPPORTED      ; NO           ; Untyped                                                                                                                                      ;
; USING_CHAINOUT                ; NO           ; Untyped                                                                                                                                      ;
; CHAININ_WIDTH                 ; 0            ; Untyped                                                                                                                                      ;
; CHAINOUT_PIPELINE_CLOCK       ; none         ; Untyped                                                                                                                                      ;
; CHAINOUT_PIPELINE_CLEAR       ; none         ; Untyped                                                                                                                                      ;
; CBXI_PARAMETER                ; mac_out_qr82 ; Untyped                                                                                                                                      ;
+-------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: equalizer:equalizer_inst|iir:iir_200|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|alt_mac_mult:mac_mult3 ;
+------------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name               ; Value         ; Type                                                                                                                                           ;
+------------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHS                   ; 1             ; Untyped                                                                                                                                        ;
; DATAA_WIDTH                  ; 17            ; Untyped                                                                                                                                        ;
; DATAB_WIDTH                  ; 6             ; Untyped                                                                                                                                        ;
; DATAA_CLOCK                  ; NONE          ; Untyped                                                                                                                                        ;
; DATAB_CLOCK                  ; NONE          ; Untyped                                                                                                                                        ;
; SIGNA_CLOCK                  ; NONE          ; Untyped                                                                                                                                        ;
; SIGNB_CLOCK                  ; NONE          ; Untyped                                                                                                                                        ;
; OUTPUT_CLOCK                 ; NONE          ; Untyped                                                                                                                                        ;
; DATAA_CLEAR                  ; NONE          ; Untyped                                                                                                                                        ;
; DATAB_CLEAR                  ; NONE          ; Untyped                                                                                                                                        ;
; SIGNA_CLEAR                  ; NONE          ; Untyped                                                                                                                                        ;
; SIGNB_CLEAR                  ; NONE          ; Untyped                                                                                                                                        ;
; OUTPUT_CLEAR                 ; NONE          ; Untyped                                                                                                                                        ;
; ROUND_CLOCK                  ; none          ; Untyped                                                                                                                                        ;
; ROUND_CLEAR                  ; none          ; Untyped                                                                                                                                        ;
; SATURATE_CLOCK               ; none          ; Untyped                                                                                                                                        ;
; SATURATE_CLEAR               ; none          ; Untyped                                                                                                                                        ;
; BYPASS_MULTIPLIER            ; NO            ; Untyped                                                                                                                                        ;
; DYNAMIC_SCAN_CHAIN_SUPPORTED ; NO            ; Untyped                                                                                                                                        ;
; USING_ROUNDING               ; NO            ; Untyped                                                                                                                                        ;
; USING_SATURATION             ; NO            ; Untyped                                                                                                                                        ;
; EXTRA_OUTPUT_CLOCK           ; none          ; Untyped                                                                                                                                        ;
; EXTRA_SIGNA_CLOCK            ; none          ; Untyped                                                                                                                                        ;
; EXTRA_SIGNB_CLOCK            ; none          ; Untyped                                                                                                                                        ;
; EXTRA_OUTPUT_CLEAR           ; none          ; Untyped                                                                                                                                        ;
; EXTRA_SIGNA_CLEAR            ; none          ; Untyped                                                                                                                                        ;
; EXTRA_SIGNB_CLEAR            ; none          ; Untyped                                                                                                                                        ;
; MULT_PIPELINE                ; 0             ; Untyped                                                                                                                                        ;
; MULT_CLOCK                   ; NONE          ; Untyped                                                                                                                                        ;
; MULT_CLEAR                   ; NONE          ; Untyped                                                                                                                                        ;
; MULT_REPRESENTATION_A        ; SIGNED        ; Untyped                                                                                                                                        ;
; MULT_REPRESENTATION_B        ; SIGNED        ; Untyped                                                                                                                                        ;
; MULT_INPUT_A_IS_CONSTANT     ; NO            ; Untyped                                                                                                                                        ;
; MULT_INPUT_B_IS_CONSTANT     ; NO            ; Untyped                                                                                                                                        ;
; MULT_INPUT_A_FIXED_VALUE     ; Bx            ; Untyped                                                                                                                                        ;
; MULT_INPUT_B_FIXED_VALUE     ; Bx            ; Untyped                                                                                                                                        ;
; MULT_MAXIMIZE_SPEED          ; 5             ; Untyped                                                                                                                                        ;
; CBXI_PARAMETER               ; mac_mult_58h1 ; Untyped                                                                                                                                        ;
+------------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: equalizer:equalizer_inst|iir:iir_200|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|alt_mac_out:mac_out4 ;
+-------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value        ; Type                                                                                                                                         ;
+-------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OPERATION_MODE                ; OUTPUT_ONLY  ; Untyped                                                                                                                                      ;
; DATAA_WIDTH                   ; 23           ; Untyped                                                                                                                                      ;
; DATAB_WIDTH                   ; 0            ; Untyped                                                                                                                                      ;
; DATAC_WIDTH                   ; 0            ; Untyped                                                                                                                                      ;
; DATAD_WIDTH                   ; 0            ; Untyped                                                                                                                                      ;
; ADDNSUB0_CLOCK                ; NONE         ; Untyped                                                                                                                                      ;
; ADDNSUB1_CLOCK                ; NONE         ; Untyped                                                                                                                                      ;
; ROUND0_CLOCK                  ; none         ; Untyped                                                                                                                                      ;
; ROUND1_CLOCK                  ; none         ; Untyped                                                                                                                                      ;
; SATURATE_CLOCK                ; none         ; Untyped                                                                                                                                      ;
; MULTABSATURATE_CLOCK          ; none         ; Untyped                                                                                                                                      ;
; MULTCDSATURATE_CLOCK          ; none         ; Untyped                                                                                                                                      ;
; ZEROACC_CLOCK                 ; NONE         ; Untyped                                                                                                                                      ;
; SIGNA_CLOCK                   ; NONE         ; Untyped                                                                                                                                      ;
; SIGNB_CLOCK                   ; NONE         ; Untyped                                                                                                                                      ;
; OUTPUT_CLOCK                  ; NONE         ; Untyped                                                                                                                                      ;
; ADDNSUB0_CLEAR                ; NONE         ; Untyped                                                                                                                                      ;
; ADDNSUB1_CLEAR                ; NONE         ; Untyped                                                                                                                                      ;
; ROUND0_CLEAR                  ; none         ; Untyped                                                                                                                                      ;
; ROUND1_CLEAR                  ; none         ; Untyped                                                                                                                                      ;
; SATURATE_CLEAR                ; none         ; Untyped                                                                                                                                      ;
; MULTABSATURATE_CLEAR          ; none         ; Untyped                                                                                                                                      ;
; MULTCDSATURATE_CLEAR          ; none         ; Untyped                                                                                                                                      ;
; ZEROACC_CLEAR                 ; NONE         ; Untyped                                                                                                                                      ;
; SIGNA_CLEAR                   ; NONE         ; Untyped                                                                                                                                      ;
; SIGNB_CLEAR                   ; NONE         ; Untyped                                                                                                                                      ;
; OUTPUT_CLEAR                  ; NONE         ; Untyped                                                                                                                                      ;
; ADDNSUB0_PIPELINE_CLOCK       ; NONE         ; Untyped                                                                                                                                      ;
; ADDNSUB1_PIPELINE_CLOCK       ; NONE         ; Untyped                                                                                                                                      ;
; ROUND0_PIPELINE_CLOCK         ; none         ; Untyped                                                                                                                                      ;
; ROUND1_PIPELINE_CLOCK         ; none         ; Untyped                                                                                                                                      ;
; SATURATE_PIPELINE_CLOCK       ; none         ; Untyped                                                                                                                                      ;
; MULTABSATURATE_PIPELINE_CLOCK ; none         ; Untyped                                                                                                                                      ;
; MULTCDSATURATE_PIPELINE_CLOCK ; none         ; Untyped                                                                                                                                      ;
; ZEROACC_PIPELINE_CLOCK        ; NONE         ; Untyped                                                                                                                                      ;
; SIGNA_PIPELINE_CLOCK          ; NONE         ; Untyped                                                                                                                                      ;
; SIGNB_PIPELINE_CLOCK          ; NONE         ; Untyped                                                                                                                                      ;
; ADDNSUB0_PIPELINE_CLEAR       ; NONE         ; Untyped                                                                                                                                      ;
; ADDNSUB1_PIPELINE_CLEAR       ; NONE         ; Untyped                                                                                                                                      ;
; ROUND0_PIPELINE_CLEAR         ; none         ; Untyped                                                                                                                                      ;
; ROUND1_PIPELINE_CLEAR         ; none         ; Untyped                                                                                                                                      ;
; SATURATE_PIPELINE_CLEAR       ; none         ; Untyped                                                                                                                                      ;
; MULTABSATURATE_PIPELINE_CLEAR ; none         ; Untyped                                                                                                                                      ;
; MULTCDSATURATE_PIPELINE_CLEAR ; none         ; Untyped                                                                                                                                      ;
; ZEROACC_PIPELINE_CLEAR        ; NONE         ; Untyped                                                                                                                                      ;
; SIGNA_PIPELINE_CLEAR          ; NONE         ; Untyped                                                                                                                                      ;
; SIGNB_PIPELINE_CLEAR          ; NONE         ; Untyped                                                                                                                                      ;
; MODE0_CLOCK                   ; none         ; Untyped                                                                                                                                      ;
; MODE1_CLOCK                   ; none         ; Untyped                                                                                                                                      ;
; ZEROACC1_CLOCK                ; none         ; Untyped                                                                                                                                      ;
; SATURATE1_CLOCK               ; none         ; Untyped                                                                                                                                      ;
; OUTPUT1_CLOCK                 ; none         ; Untyped                                                                                                                                      ;
; OUTPUT2_CLOCK                 ; none         ; Untyped                                                                                                                                      ;
; OUTPUT3_CLOCK                 ; none         ; Untyped                                                                                                                                      ;
; OUTPUT4_CLOCK                 ; none         ; Untyped                                                                                                                                      ;
; OUTPUT5_CLOCK                 ; none         ; Untyped                                                                                                                                      ;
; OUTPUT6_CLOCK                 ; none         ; Untyped                                                                                                                                      ;
; OUTPUT7_CLOCK                 ; none         ; Untyped                                                                                                                                      ;
; MODE0_CLEAR                   ; none         ; Untyped                                                                                                                                      ;
; MODE1_CLEAR                   ; none         ; Untyped                                                                                                                                      ;
; ZEROACC1_CLEAR                ; none         ; Untyped                                                                                                                                      ;
; SATURATE1_CLEAR               ; none         ; Untyped                                                                                                                                      ;
; OUTPUT1_CLEAR                 ; none         ; Untyped                                                                                                                                      ;
; OUTPUT2_CLEAR                 ; none         ; Untyped                                                                                                                                      ;
; OUTPUT3_CLEAR                 ; none         ; Untyped                                                                                                                                      ;
; OUTPUT4_CLEAR                 ; none         ; Untyped                                                                                                                                      ;
; OUTPUT5_CLEAR                 ; none         ; Untyped                                                                                                                                      ;
; OUTPUT6_CLEAR                 ; none         ; Untyped                                                                                                                                      ;
; OUTPUT7_CLEAR                 ; none         ; Untyped                                                                                                                                      ;
; MODE0_PIPELINE_CLOCK          ; none         ; Untyped                                                                                                                                      ;
; MODE1_PIPELINE_CLOCK          ; none         ; Untyped                                                                                                                                      ;
; ZEROACC1_PIPELINE_CLOCK       ; none         ; Untyped                                                                                                                                      ;
; SATURATE1_PIPELINE_CLOCK      ; none         ; Untyped                                                                                                                                      ;
; MODE0_PIPELINE_CLEAR          ; none         ; Untyped                                                                                                                                      ;
; MODE1_PIPELINE_CLEAR          ; none         ; Untyped                                                                                                                                      ;
; ZEROACC1_PIPELINE_CLEAR       ; none         ; Untyped                                                                                                                                      ;
; SATURATE1_PIPELINE_CLEAR      ; none         ; Untyped                                                                                                                                      ;
; FIRST_ADDER0_CLOCK            ; NONE         ; Untyped                                                                                                                                      ;
; FIRST_ADDER1_CLOCK            ; NONE         ; Untyped                                                                                                                                      ;
; FIRST_ADDER0_CLEAR            ; NONE         ; Untyped                                                                                                                                      ;
; FIRST_ADDER1_CLEAR            ; NONE         ; Untyped                                                                                                                                      ;
; DATAA_FORCED_TO_ZERO          ; NO           ; Untyped                                                                                                                                      ;
; DATAC_FORCED_TO_ZERO          ; NO           ; Untyped                                                                                                                                      ;
; USING_ROUNDING                ; NO           ; Untyped                                                                                                                                      ;
; USING_SATURATION              ; NO           ; Untyped                                                                                                                                      ;
; USING_MULT_SATURATION         ; NO           ; Untyped                                                                                                                                      ;
; USING_LOADABLE_ACCUM          ; NO           ; Untyped                                                                                                                                      ;
; LOADABLE_ACCUM_SUPPORTED      ; NO           ; Untyped                                                                                                                                      ;
; USING_CHAINOUT                ; NO           ; Untyped                                                                                                                                      ;
; CHAININ_WIDTH                 ; 0            ; Untyped                                                                                                                                      ;
; CHAINOUT_PIPELINE_CLOCK       ; none         ; Untyped                                                                                                                                      ;
; CHAINOUT_PIPELINE_CLEAR       ; none         ; Untyped                                                                                                                                      ;
; CBXI_PARAMETER                ; mac_out_qr82 ; Untyped                                                                                                                                      ;
+-------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: equalizer:equalizer_inst|iir:iir_100|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|alt_mac_mult:mac_mult3 ;
+------------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name               ; Value         ; Type                                                                                                                                           ;
+------------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHS                   ; 1             ; Untyped                                                                                                                                        ;
; DATAA_WIDTH                  ; 17            ; Untyped                                                                                                                                        ;
; DATAB_WIDTH                  ; 6             ; Untyped                                                                                                                                        ;
; DATAA_CLOCK                  ; NONE          ; Untyped                                                                                                                                        ;
; DATAB_CLOCK                  ; NONE          ; Untyped                                                                                                                                        ;
; SIGNA_CLOCK                  ; NONE          ; Untyped                                                                                                                                        ;
; SIGNB_CLOCK                  ; NONE          ; Untyped                                                                                                                                        ;
; OUTPUT_CLOCK                 ; NONE          ; Untyped                                                                                                                                        ;
; DATAA_CLEAR                  ; NONE          ; Untyped                                                                                                                                        ;
; DATAB_CLEAR                  ; NONE          ; Untyped                                                                                                                                        ;
; SIGNA_CLEAR                  ; NONE          ; Untyped                                                                                                                                        ;
; SIGNB_CLEAR                  ; NONE          ; Untyped                                                                                                                                        ;
; OUTPUT_CLEAR                 ; NONE          ; Untyped                                                                                                                                        ;
; ROUND_CLOCK                  ; none          ; Untyped                                                                                                                                        ;
; ROUND_CLEAR                  ; none          ; Untyped                                                                                                                                        ;
; SATURATE_CLOCK               ; none          ; Untyped                                                                                                                                        ;
; SATURATE_CLEAR               ; none          ; Untyped                                                                                                                                        ;
; BYPASS_MULTIPLIER            ; NO            ; Untyped                                                                                                                                        ;
; DYNAMIC_SCAN_CHAIN_SUPPORTED ; NO            ; Untyped                                                                                                                                        ;
; USING_ROUNDING               ; NO            ; Untyped                                                                                                                                        ;
; USING_SATURATION             ; NO            ; Untyped                                                                                                                                        ;
; EXTRA_OUTPUT_CLOCK           ; none          ; Untyped                                                                                                                                        ;
; EXTRA_SIGNA_CLOCK            ; none          ; Untyped                                                                                                                                        ;
; EXTRA_SIGNB_CLOCK            ; none          ; Untyped                                                                                                                                        ;
; EXTRA_OUTPUT_CLEAR           ; none          ; Untyped                                                                                                                                        ;
; EXTRA_SIGNA_CLEAR            ; none          ; Untyped                                                                                                                                        ;
; EXTRA_SIGNB_CLEAR            ; none          ; Untyped                                                                                                                                        ;
; MULT_PIPELINE                ; 0             ; Untyped                                                                                                                                        ;
; MULT_CLOCK                   ; NONE          ; Untyped                                                                                                                                        ;
; MULT_CLEAR                   ; NONE          ; Untyped                                                                                                                                        ;
; MULT_REPRESENTATION_A        ; SIGNED        ; Untyped                                                                                                                                        ;
; MULT_REPRESENTATION_B        ; SIGNED        ; Untyped                                                                                                                                        ;
; MULT_INPUT_A_IS_CONSTANT     ; NO            ; Untyped                                                                                                                                        ;
; MULT_INPUT_B_IS_CONSTANT     ; NO            ; Untyped                                                                                                                                        ;
; MULT_INPUT_A_FIXED_VALUE     ; Bx            ; Untyped                                                                                                                                        ;
; MULT_INPUT_B_FIXED_VALUE     ; Bx            ; Untyped                                                                                                                                        ;
; MULT_MAXIMIZE_SPEED          ; 5             ; Untyped                                                                                                                                        ;
; CBXI_PARAMETER               ; mac_mult_58h1 ; Untyped                                                                                                                                        ;
+------------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: equalizer:equalizer_inst|iir:iir_100|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|alt_mac_out:mac_out4 ;
+-------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value        ; Type                                                                                                                                         ;
+-------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OPERATION_MODE                ; OUTPUT_ONLY  ; Untyped                                                                                                                                      ;
; DATAA_WIDTH                   ; 23           ; Untyped                                                                                                                                      ;
; DATAB_WIDTH                   ; 0            ; Untyped                                                                                                                                      ;
; DATAC_WIDTH                   ; 0            ; Untyped                                                                                                                                      ;
; DATAD_WIDTH                   ; 0            ; Untyped                                                                                                                                      ;
; ADDNSUB0_CLOCK                ; NONE         ; Untyped                                                                                                                                      ;
; ADDNSUB1_CLOCK                ; NONE         ; Untyped                                                                                                                                      ;
; ROUND0_CLOCK                  ; none         ; Untyped                                                                                                                                      ;
; ROUND1_CLOCK                  ; none         ; Untyped                                                                                                                                      ;
; SATURATE_CLOCK                ; none         ; Untyped                                                                                                                                      ;
; MULTABSATURATE_CLOCK          ; none         ; Untyped                                                                                                                                      ;
; MULTCDSATURATE_CLOCK          ; none         ; Untyped                                                                                                                                      ;
; ZEROACC_CLOCK                 ; NONE         ; Untyped                                                                                                                                      ;
; SIGNA_CLOCK                   ; NONE         ; Untyped                                                                                                                                      ;
; SIGNB_CLOCK                   ; NONE         ; Untyped                                                                                                                                      ;
; OUTPUT_CLOCK                  ; NONE         ; Untyped                                                                                                                                      ;
; ADDNSUB0_CLEAR                ; NONE         ; Untyped                                                                                                                                      ;
; ADDNSUB1_CLEAR                ; NONE         ; Untyped                                                                                                                                      ;
; ROUND0_CLEAR                  ; none         ; Untyped                                                                                                                                      ;
; ROUND1_CLEAR                  ; none         ; Untyped                                                                                                                                      ;
; SATURATE_CLEAR                ; none         ; Untyped                                                                                                                                      ;
; MULTABSATURATE_CLEAR          ; none         ; Untyped                                                                                                                                      ;
; MULTCDSATURATE_CLEAR          ; none         ; Untyped                                                                                                                                      ;
; ZEROACC_CLEAR                 ; NONE         ; Untyped                                                                                                                                      ;
; SIGNA_CLEAR                   ; NONE         ; Untyped                                                                                                                                      ;
; SIGNB_CLEAR                   ; NONE         ; Untyped                                                                                                                                      ;
; OUTPUT_CLEAR                  ; NONE         ; Untyped                                                                                                                                      ;
; ADDNSUB0_PIPELINE_CLOCK       ; NONE         ; Untyped                                                                                                                                      ;
; ADDNSUB1_PIPELINE_CLOCK       ; NONE         ; Untyped                                                                                                                                      ;
; ROUND0_PIPELINE_CLOCK         ; none         ; Untyped                                                                                                                                      ;
; ROUND1_PIPELINE_CLOCK         ; none         ; Untyped                                                                                                                                      ;
; SATURATE_PIPELINE_CLOCK       ; none         ; Untyped                                                                                                                                      ;
; MULTABSATURATE_PIPELINE_CLOCK ; none         ; Untyped                                                                                                                                      ;
; MULTCDSATURATE_PIPELINE_CLOCK ; none         ; Untyped                                                                                                                                      ;
; ZEROACC_PIPELINE_CLOCK        ; NONE         ; Untyped                                                                                                                                      ;
; SIGNA_PIPELINE_CLOCK          ; NONE         ; Untyped                                                                                                                                      ;
; SIGNB_PIPELINE_CLOCK          ; NONE         ; Untyped                                                                                                                                      ;
; ADDNSUB0_PIPELINE_CLEAR       ; NONE         ; Untyped                                                                                                                                      ;
; ADDNSUB1_PIPELINE_CLEAR       ; NONE         ; Untyped                                                                                                                                      ;
; ROUND0_PIPELINE_CLEAR         ; none         ; Untyped                                                                                                                                      ;
; ROUND1_PIPELINE_CLEAR         ; none         ; Untyped                                                                                                                                      ;
; SATURATE_PIPELINE_CLEAR       ; none         ; Untyped                                                                                                                                      ;
; MULTABSATURATE_PIPELINE_CLEAR ; none         ; Untyped                                                                                                                                      ;
; MULTCDSATURATE_PIPELINE_CLEAR ; none         ; Untyped                                                                                                                                      ;
; ZEROACC_PIPELINE_CLEAR        ; NONE         ; Untyped                                                                                                                                      ;
; SIGNA_PIPELINE_CLEAR          ; NONE         ; Untyped                                                                                                                                      ;
; SIGNB_PIPELINE_CLEAR          ; NONE         ; Untyped                                                                                                                                      ;
; MODE0_CLOCK                   ; none         ; Untyped                                                                                                                                      ;
; MODE1_CLOCK                   ; none         ; Untyped                                                                                                                                      ;
; ZEROACC1_CLOCK                ; none         ; Untyped                                                                                                                                      ;
; SATURATE1_CLOCK               ; none         ; Untyped                                                                                                                                      ;
; OUTPUT1_CLOCK                 ; none         ; Untyped                                                                                                                                      ;
; OUTPUT2_CLOCK                 ; none         ; Untyped                                                                                                                                      ;
; OUTPUT3_CLOCK                 ; none         ; Untyped                                                                                                                                      ;
; OUTPUT4_CLOCK                 ; none         ; Untyped                                                                                                                                      ;
; OUTPUT5_CLOCK                 ; none         ; Untyped                                                                                                                                      ;
; OUTPUT6_CLOCK                 ; none         ; Untyped                                                                                                                                      ;
; OUTPUT7_CLOCK                 ; none         ; Untyped                                                                                                                                      ;
; MODE0_CLEAR                   ; none         ; Untyped                                                                                                                                      ;
; MODE1_CLEAR                   ; none         ; Untyped                                                                                                                                      ;
; ZEROACC1_CLEAR                ; none         ; Untyped                                                                                                                                      ;
; SATURATE1_CLEAR               ; none         ; Untyped                                                                                                                                      ;
; OUTPUT1_CLEAR                 ; none         ; Untyped                                                                                                                                      ;
; OUTPUT2_CLEAR                 ; none         ; Untyped                                                                                                                                      ;
; OUTPUT3_CLEAR                 ; none         ; Untyped                                                                                                                                      ;
; OUTPUT4_CLEAR                 ; none         ; Untyped                                                                                                                                      ;
; OUTPUT5_CLEAR                 ; none         ; Untyped                                                                                                                                      ;
; OUTPUT6_CLEAR                 ; none         ; Untyped                                                                                                                                      ;
; OUTPUT7_CLEAR                 ; none         ; Untyped                                                                                                                                      ;
; MODE0_PIPELINE_CLOCK          ; none         ; Untyped                                                                                                                                      ;
; MODE1_PIPELINE_CLOCK          ; none         ; Untyped                                                                                                                                      ;
; ZEROACC1_PIPELINE_CLOCK       ; none         ; Untyped                                                                                                                                      ;
; SATURATE1_PIPELINE_CLOCK      ; none         ; Untyped                                                                                                                                      ;
; MODE0_PIPELINE_CLEAR          ; none         ; Untyped                                                                                                                                      ;
; MODE1_PIPELINE_CLEAR          ; none         ; Untyped                                                                                                                                      ;
; ZEROACC1_PIPELINE_CLEAR       ; none         ; Untyped                                                                                                                                      ;
; SATURATE1_PIPELINE_CLEAR      ; none         ; Untyped                                                                                                                                      ;
; FIRST_ADDER0_CLOCK            ; NONE         ; Untyped                                                                                                                                      ;
; FIRST_ADDER1_CLOCK            ; NONE         ; Untyped                                                                                                                                      ;
; FIRST_ADDER0_CLEAR            ; NONE         ; Untyped                                                                                                                                      ;
; FIRST_ADDER1_CLEAR            ; NONE         ; Untyped                                                                                                                                      ;
; DATAA_FORCED_TO_ZERO          ; NO           ; Untyped                                                                                                                                      ;
; DATAC_FORCED_TO_ZERO          ; NO           ; Untyped                                                                                                                                      ;
; USING_ROUNDING                ; NO           ; Untyped                                                                                                                                      ;
; USING_SATURATION              ; NO           ; Untyped                                                                                                                                      ;
; USING_MULT_SATURATION         ; NO           ; Untyped                                                                                                                                      ;
; USING_LOADABLE_ACCUM          ; NO           ; Untyped                                                                                                                                      ;
; LOADABLE_ACCUM_SUPPORTED      ; NO           ; Untyped                                                                                                                                      ;
; USING_CHAINOUT                ; NO           ; Untyped                                                                                                                                      ;
; CHAININ_WIDTH                 ; 0            ; Untyped                                                                                                                                      ;
; CHAINOUT_PIPELINE_CLOCK       ; none         ; Untyped                                                                                                                                      ;
; CHAINOUT_PIPELINE_CLEAR       ; none         ; Untyped                                                                                                                                      ;
; CBXI_PARAMETER                ; mac_out_qr82 ; Untyped                                                                                                                                      ;
+-------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; pll:pll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                                                                           ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                                                                            ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 18                                                                                                                                                                               ;
; Entity Instance                       ; equalizer:equalizer_inst|iir:iir_100|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component                                                                                    ;
;     -- LPM_WIDTHA                     ; 17                                                                                                                                                                               ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                                                                               ;
;     -- LPM_WIDTHP                     ; 41                                                                                                                                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                               ;
; Entity Instance                       ; equalizer:equalizer_inst|iir:iir_100|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component                                                                            ;
;     -- LPM_WIDTHA                     ; 17                                                                                                                                                                               ;
;     -- LPM_WIDTHB                     ; 29                                                                                                                                                                               ;
;     -- LPM_WIDTHP                     ; 46                                                                                                                                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                               ;
; Entity Instance                       ; equalizer:equalizer_inst|iir:iir_200|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component                                                                                    ;
;     -- LPM_WIDTHA                     ; 17                                                                                                                                                                               ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                                                                               ;
;     -- LPM_WIDTHP                     ; 41                                                                                                                                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                               ;
; Entity Instance                       ; equalizer:equalizer_inst|iir:iir_200|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component                                                                            ;
;     -- LPM_WIDTHA                     ; 17                                                                                                                                                                               ;
;     -- LPM_WIDTHB                     ; 29                                                                                                                                                                               ;
;     -- LPM_WIDTHP                     ; 46                                                                                                                                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                               ;
; Entity Instance                       ; equalizer:equalizer_inst|iir:iir_600|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component                                                                                    ;
;     -- LPM_WIDTHA                     ; 17                                                                                                                                                                               ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                                                                               ;
;     -- LPM_WIDTHP                     ; 41                                                                                                                                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                               ;
; Entity Instance                       ; equalizer:equalizer_inst|iir:iir_600|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component                                                                            ;
;     -- LPM_WIDTHA                     ; 17                                                                                                                                                                               ;
;     -- LPM_WIDTHB                     ; 29                                                                                                                                                                               ;
;     -- LPM_WIDTHP                     ; 46                                                                                                                                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                               ;
; Entity Instance                       ; equalizer:equalizer_inst|iir:iir_1000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component                                                                                   ;
;     -- LPM_WIDTHA                     ; 17                                                                                                                                                                               ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                                                                               ;
;     -- LPM_WIDTHP                     ; 41                                                                                                                                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                               ;
; Entity Instance                       ; equalizer:equalizer_inst|iir:iir_1000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component                                                                           ;
;     -- LPM_WIDTHA                     ; 17                                                                                                                                                                               ;
;     -- LPM_WIDTHB                     ; 29                                                                                                                                                                               ;
;     -- LPM_WIDTHP                     ; 46                                                                                                                                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                               ;
; Entity Instance                       ; equalizer:equalizer_inst|iir:iir_2000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component                                                                                   ;
;     -- LPM_WIDTHA                     ; 17                                                                                                                                                                               ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                                                                               ;
;     -- LPM_WIDTHP                     ; 41                                                                                                                                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                               ;
; Entity Instance                       ; equalizer:equalizer_inst|iir:iir_2000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component                                                                           ;
;     -- LPM_WIDTHA                     ; 17                                                                                                                                                                               ;
;     -- LPM_WIDTHB                     ; 29                                                                                                                                                                               ;
;     -- LPM_WIDTHP                     ; 46                                                                                                                                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                               ;
; Entity Instance                       ; equalizer:equalizer_inst|iir:iir_3000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component                                                                                   ;
;     -- LPM_WIDTHA                     ; 17                                                                                                                                                                               ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                                                                               ;
;     -- LPM_WIDTHP                     ; 41                                                                                                                                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                               ;
; Entity Instance                       ; equalizer:equalizer_inst|iir:iir_3000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component                                                                           ;
;     -- LPM_WIDTHA                     ; 17                                                                                                                                                                               ;
;     -- LPM_WIDTHB                     ; 29                                                                                                                                                                               ;
;     -- LPM_WIDTHP                     ; 46                                                                                                                                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                               ;
; Entity Instance                       ; equalizer:equalizer_inst|iir:iir_5000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component                                                                                   ;
;     -- LPM_WIDTHA                     ; 17                                                                                                                                                                               ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                                                                               ;
;     -- LPM_WIDTHP                     ; 41                                                                                                                                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                               ;
; Entity Instance                       ; equalizer:equalizer_inst|iir:iir_5000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component                                                                           ;
;     -- LPM_WIDTHA                     ; 17                                                                                                                                                                               ;
;     -- LPM_WIDTHB                     ; 29                                                                                                                                                                               ;
;     -- LPM_WIDTHP                     ; 46                                                                                                                                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                               ;
; Entity Instance                       ; equalizer:equalizer_inst|iir:iir_8000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component                                                                                   ;
;     -- LPM_WIDTHA                     ; 17                                                                                                                                                                               ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                                                                               ;
;     -- LPM_WIDTHP                     ; 41                                                                                                                                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                               ;
; Entity Instance                       ; equalizer:equalizer_inst|iir:iir_8000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component                                                                           ;
;     -- LPM_WIDTHA                     ; 17                                                                                                                                                                               ;
;     -- LPM_WIDTHB                     ; 29                                                                                                                                                                               ;
;     -- LPM_WIDTHP                     ; 46                                                                                                                                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                               ;
; Entity Instance                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                                               ;
;     -- LPM_WIDTHB                     ; 7                                                                                                                                                                                ;
;     -- LPM_WIDTHP                     ; 23                                                                                                                                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                               ;
; Entity Instance                       ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component ;
;     -- LPM_WIDTHA                     ; 18                                                                                                                                                                               ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                                                               ;
;     -- LPM_WIDTHP                     ; 34                                                                                                                                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                               ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                     ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                    ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 10                                                                                                                                                                       ;
; Entity Instance                           ; equalizer:equalizer_inst|rom_iir_100:rom_iir_100_inst|altsyncram:altsyncram_component                                                                                    ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 17                                                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 66                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                ;
; Entity Instance                           ; equalizer:equalizer_inst|rom_iir_200:rom_iir_200_inst|altsyncram:altsyncram_component                                                                                    ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 17                                                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 66                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                ;
; Entity Instance                           ; equalizer:equalizer_inst|rom_iir_600:rom_iir_600_inst|altsyncram:altsyncram_component                                                                                    ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 17                                                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 66                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                ;
; Entity Instance                           ; equalizer:equalizer_inst|rom_iir_1000:rom_iir_1000_inst|altsyncram:altsyncram_component                                                                                  ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 17                                                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                ;
; Entity Instance                           ; equalizer:equalizer_inst|rom_iir_2000:rom_iir_2000_inst|altsyncram:altsyncram_component                                                                                  ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 17                                                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 66                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                ;
; Entity Instance                           ; equalizer:equalizer_inst|rom_iir_3000:rom_iir_3000_inst|altsyncram:altsyncram_component                                                                                  ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 17                                                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 66                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                ;
; Entity Instance                           ; equalizer:equalizer_inst|rom_iir_5000:rom_iir_5000_inst|altsyncram:altsyncram_component                                                                                  ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 17                                                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 66                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                ;
; Entity Instance                           ; equalizer:equalizer_inst|rom_iir_8000:rom_iir_8000_inst|altsyncram:altsyncram_component                                                                                  ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 17                                                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 66                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                ;
; Entity Instance                           ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                ;
;     -- WIDTH_A                            ; 24                                                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                             ;
;     -- WIDTH_B                            ; 24                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                ;
; Entity Instance                           ; FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm0_lutmem_dmem   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 0                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FirIP:FirIP_inst|fir:fir_inst"                                                                                                                                                      ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ast_sink_error   ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; ast_source_data  ; Output ; Warning  ; Output or bidir port (22 bits) is smaller than the port expression (24 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND. ;
; ast_source_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FirIP:FirIP_inst"                                                                           ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; dout[23..17] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dout[8..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "equalizer:equalizer_inst|iir:iir_5000"                                                      ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Dout[28..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "equalizer:equalizer_inst|iir:iir_3000"                                                      ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Dout[28..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "equalizer:equalizer_inst|iir:iir_2000"                                                      ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Dout[28..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "equalizer:equalizer_inst|iir:iir_1000"                                                      ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Dout[28..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "equalizer:equalizer_inst|iir:iir_600"                                                       ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Dout[28..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "equalizer:equalizer_inst|iir:iir_200"                                                       ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Dout[28..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "equalizer:equalizer_inst|iir:iir_100"                                                       ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Dout[28..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "equalizer:equalizer_inst"                                                                      ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; eq_data[28..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "i2s:i2s_inst"                        ;
+--------------------+--------+----------+------------------------+
; Port               ; Type   ; Severity ; Details                ;
+--------------------+--------+----------+------------------------+
; receive_valid      ; Output ; Info     ; Explicitly unconnected ;
; receive_right_data ; Output ; Info     ; Explicitly unconnected ;
+--------------------+--------+----------+------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:pll_inst"                                                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 36                          ;
; cycloneiii_ff         ; 6336                        ;
;     CLR               ; 1737                        ;
;     CLR SCLR          ; 26                          ;
;     ENA               ; 48                          ;
;     ENA CLR           ; 4424                        ;
;     ENA CLR SLD       ; 90                          ;
;     SCLR              ; 10                          ;
;     plain             ; 1                           ;
; cycloneiii_lcell_comb ; 6350                        ;
;     arith             ; 2863                        ;
;         1 data inputs ; 37                          ;
;         2 data inputs ; 464                         ;
;         3 data inputs ; 2362                        ;
;     normal            ; 3487                        ;
;         0 data inputs ; 47                          ;
;         1 data inputs ; 543                         ;
;         2 data inputs ; 307                         ;
;         3 data inputs ; 669                         ;
;         4 data inputs ; 1921                        ;
; cycloneiii_mac_mult   ; 23                          ;
; cycloneiii_mac_out    ; 23                          ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 176                         ;
;                       ;                             ;
; Max LUT depth         ; 12.50                       ;
; Average LUT depth     ; 4.57                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Sun May 22 17:13:53 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off au_filter -c au_filter
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/sim/iir_serial_tb.v
    Info (12023): Found entity 1: iir_serial_tb File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/sim/iir_serial_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/fliter/filter_test.v
    Info (12023): Found entity 1: filter_test File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/fliter/filter_test.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/sim/filter_tb.v
    Info (12023): Found entity 1: filter_tb File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/sim/filter_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/i2s/i2s.v
    Info (12023): Found entity 1: i2s File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/i2s/i2s.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/fir/fir.v
    Info (12023): Found entity 1: fir File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file ipcore/fir/fir/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (fir) File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file ipcore/fir/fir/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 0 entities, in source file ipcore/fir/fir/auk_dspip_math_pkg_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg_hpfir (fir) File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/auk_dspip_math_pkg_hpfir.vhd Line: 54
    Info (12022): Found design unit 2: auk_dspip_math_pkg_hpfir-body File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/auk_dspip_math_pkg_hpfir.vhd Line: 131
Info (12021): Found 1 design units, including 0 entities, in source file ipcore/fir/fir/auk_dspip_lib_pkg_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg_hpfir (fir) File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/auk_dspip_lib_pkg_hpfir.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fir/fir/auk_dspip_avalon_streaming_controller_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/auk_dspip_avalon_streaming_controller_hpfir.vhd Line: 64
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_controller_hpfir File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/auk_dspip_avalon_streaming_controller_hpfir.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fir/fir/auk_dspip_avalon_streaming_sink_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/auk_dspip_avalon_streaming_sink_hpfir.vhd Line: 106
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_sink_hpfir File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/auk_dspip_avalon_streaming_sink_hpfir.vhd Line: 56
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fir/fir/auk_dspip_avalon_streaming_source_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/auk_dspip_avalon_streaming_source_hpfir.vhd Line: 109
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_source_hpfir File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/auk_dspip_avalon_streaming_source_hpfir.vhd Line: 70
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fir/fir/auk_dspip_roundsat_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat_hpfir-beh File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/auk_dspip_roundsat_hpfir.vhd Line: 57
    Info (12023): Found entity 1: auk_dspip_roundsat_hpfir File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/auk_dspip_roundsat_hpfir.vhd Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/fir/fir/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fir/fir/fir_0002_rtl_core.vhd
    Info (12022): Found design unit 1: fir_0002_rtl_core-normal File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/fir_0002_rtl_core.vhd Line: 47
    Info (12023): Found entity 1: fir_0002_rtl_core File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/fir_0002_rtl_core.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fir/fir/fir_0002_ast.vhd
    Info (12022): Found design unit 1: fir_0002_ast-struct File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/fir_0002_ast.vhd Line: 55
    Info (12023): Found entity 1: fir_0002_ast File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/fir_0002_ast.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file ipcore/fir/fir/fir_0002.vhd
    Info (12022): Found design unit 1: fir_0002-syn File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/fir_0002.vhd Line: 33
    Info (12023): Found entity 1: fir_0002 File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/fir_0002.vhd Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/fliter/fir_all.v
    Info (12023): Found entity 1: FirIP_all File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/fliter/fir_all.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/fliter/filter.v
    Info (12023): Found entity 1: FirIP File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/fliter/filter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v
    Info (12023): Found entity 1: au_filter File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/rom_iir_1000/rom_iir_1000.v
    Info (12023): Found entity 1: rom_iir_1000 File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_1000/rom_iir_1000.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/equalizer.v
    Info (12023): Found entity 1: equalizer File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/equalizer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/iir_filter/iir.v
    Info (12023): Found entity 1: iir File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/iir_filter/iir.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/my_lpm_mult/my_lpm_mult.v
    Info (12023): Found entity 1: my_lpm_mult File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/my_lpm_mult/my_lpm_mult.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/sim/iir_tb.v
    Info (12023): Found entity 1: iir_tb File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/sim/iir_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/my_lpm_mult28in/my_lpm_mult28in.v
    Info (12023): Found entity 1: my_lpm_mult28in File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/my_lpm_mult28in/my_lpm_mult28in.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/pll/pll.v
    Info (12023): Found entity 1: pll File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/pll/pll.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/rom_iir_100/rom_iir_100.v
    Info (12023): Found entity 1: rom_iir_100 File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_100/rom_iir_100.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/rom_iir_200/rom_iir_200.v
    Info (12023): Found entity 1: rom_iir_200 File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_200/rom_iir_200.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/rom_iir_600/rom_iir_600.v
    Info (12023): Found entity 1: rom_iir_600 File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_600/rom_iir_600.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/rom_iir_2000/rom_iir_2000.v
    Info (12023): Found entity 1: rom_iir_2000 File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_2000/rom_iir_2000.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/rom_iir_3000/rom_iir_3000.v
    Info (12023): Found entity 1: rom_iir_3000 File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_3000/rom_iir_3000.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/rom_iir_5000/rom_iir_5000.v
    Info (12023): Found entity 1: rom_iir_5000 File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_5000/rom_iir_5000.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/rom_iir_8000/rom_iir_8000.v
    Info (12023): Found entity 1: rom_iir_8000 File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_8000/rom_iir_8000.v Line: 39
Info (12127): Elaborating entity "au_filter" for the top level hierarchy
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll_inst" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v Line: 99
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll_inst|altpll:altpll_component" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/pll/pll.v Line: 98
Info (12130): Elaborated megafunction instantiation "pll:pll_inst|altpll:altpll_component" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/pll/pll.v Line: 98
Info (12133): Instantiated megafunction "pll:pll_inst|altpll:altpll_component" with the following parameter: File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/pll/pll.v Line: 98
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1250"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "625"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "32"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "625"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "3"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll2.v
    Info (12023): Found entity 1: pll_altpll2 File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/pll_altpll2.v Line: 29
Info (12128): Elaborating entity "pll_altpll2" for hierarchy "pll:pll_inst|altpll:altpll_component|pll_altpll2:auto_generated" File: d:/qq/quartus_17_1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "i2s" for hierarchy "i2s:i2s_inst" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v Line: 110
Info (12128): Elaborating entity "equalizer" for hierarchy "equalizer:equalizer_inst" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v Line: 151
Info (12128): Elaborating entity "iir" for hierarchy "equalizer:equalizer_inst|iir:iir_100" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/equalizer.v Line: 860
Warning (10240): Verilog HDL Always Construct warning at iir.v(90): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/iir_filter/iir.v Line: 90
Warning (10240): Verilog HDL Always Construct warning at iir.v(225): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/iir_filter/iir.v Line: 225
Info (12128): Elaborating entity "my_lpm_mult" for hierarchy "equalizer:equalizer_inst|iir:iir_100|my_lpm_mult:my_lpm_mult_inst" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/iir_filter/iir.v Line: 166
Info (12128): Elaborating entity "lpm_mult" for hierarchy "equalizer:equalizer_inst|iir:iir_100|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/my_lpm_mult/my_lpm_mult.v Line: 59
Info (12130): Elaborated megafunction instantiation "equalizer:equalizer_inst|iir:iir_100|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/my_lpm_mult/my_lpm_mult.v Line: 59
Info (12133): Instantiated megafunction "equalizer:equalizer_inst|iir:iir_100|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component" with the following parameter: File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/my_lpm_mult/my_lpm_mult.v Line: 59
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "17"
    Info (12134): Parameter "lpm_widthb" = "24"
    Info (12134): Parameter "lpm_widthp" = "41"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_l8n.tdf
    Info (12023): Found entity 1: mult_l8n File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_l8n.tdf Line: 30
Info (12128): Elaborating entity "mult_l8n" for hierarchy "equalizer:equalizer_inst|iir:iir_100|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated" File: d:/qq/quartus_17_1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 376
Info (12128): Elaborating entity "my_lpm_mult28in" for hierarchy "equalizer:equalizer_inst|iir:iir_100|my_lpm_mult28in:my_lpm_mult28in_inst" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/iir_filter/iir.v Line: 258
Info (12128): Elaborating entity "lpm_mult" for hierarchy "equalizer:equalizer_inst|iir:iir_100|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/my_lpm_mult28in/my_lpm_mult28in.v Line: 59
Info (12130): Elaborated megafunction instantiation "equalizer:equalizer_inst|iir:iir_100|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/my_lpm_mult28in/my_lpm_mult28in.v Line: 59
Info (12133): Instantiated megafunction "equalizer:equalizer_inst|iir:iir_100|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component" with the following parameter: File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/my_lpm_mult28in/my_lpm_mult28in.v Line: 59
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "17"
    Info (12134): Parameter "lpm_widthb" = "29"
    Info (12134): Parameter "lpm_widthp" = "46"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_v8n.tdf
    Info (12023): Found entity 1: mult_v8n File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_v8n.tdf Line: 30
Info (12128): Elaborating entity "mult_v8n" for hierarchy "equalizer:equalizer_inst|iir:iir_100|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component|mult_v8n:auto_generated" File: d:/qq/quartus_17_1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 376
Info (12128): Elaborating entity "rom_iir_100" for hierarchy "equalizer:equalizer_inst|rom_iir_100:rom_iir_100_inst" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/equalizer.v Line: 866
Info (12128): Elaborating entity "altsyncram" for hierarchy "equalizer:equalizer_inst|rom_iir_100:rom_iir_100_inst|altsyncram:altsyncram_component" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_100/rom_iir_100.v Line: 81
Info (12130): Elaborated megafunction instantiation "equalizer:equalizer_inst|rom_iir_100:rom_iir_100_inst|altsyncram:altsyncram_component" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_100/rom_iir_100.v Line: 81
Info (12133): Instantiated megafunction "equalizer:equalizer_inst|rom_iir_100:rom_iir_100_inst|altsyncram:altsyncram_component" with the following parameter: File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_100/rom_iir_100.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./ipcore/rom_iir_100/coe100.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "66"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "17"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_phb1.tdf
    Info (12023): Found entity 1: altsyncram_phb1 File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/altsyncram_phb1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_phb1" for hierarchy "equalizer:equalizer_inst|rom_iir_100:rom_iir_100_inst|altsyncram:altsyncram_component|altsyncram_phb1:auto_generated" File: d:/qq/quartus_17_1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "rom_iir_200" for hierarchy "equalizer:equalizer_inst|rom_iir_200:rom_iir_200_inst" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/equalizer.v Line: 885
Info (12128): Elaborating entity "altsyncram" for hierarchy "equalizer:equalizer_inst|rom_iir_200:rom_iir_200_inst|altsyncram:altsyncram_component" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_200/rom_iir_200.v Line: 81
Info (12130): Elaborated megafunction instantiation "equalizer:equalizer_inst|rom_iir_200:rom_iir_200_inst|altsyncram:altsyncram_component" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_200/rom_iir_200.v Line: 81
Info (12133): Instantiated megafunction "equalizer:equalizer_inst|rom_iir_200:rom_iir_200_inst|altsyncram:altsyncram_component" with the following parameter: File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_200/rom_iir_200.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./ipcore/rom_iir_200/coe200.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "66"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "17"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rhb1.tdf
    Info (12023): Found entity 1: altsyncram_rhb1 File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/altsyncram_rhb1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_rhb1" for hierarchy "equalizer:equalizer_inst|rom_iir_200:rom_iir_200_inst|altsyncram:altsyncram_component|altsyncram_rhb1:auto_generated" File: d:/qq/quartus_17_1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "rom_iir_600" for hierarchy "equalizer:equalizer_inst|rom_iir_600:rom_iir_600_inst" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/equalizer.v Line: 922
Info (12128): Elaborating entity "altsyncram" for hierarchy "equalizer:equalizer_inst|rom_iir_600:rom_iir_600_inst|altsyncram:altsyncram_component" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_600/rom_iir_600.v Line: 81
Info (12130): Elaborated megafunction instantiation "equalizer:equalizer_inst|rom_iir_600:rom_iir_600_inst|altsyncram:altsyncram_component" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_600/rom_iir_600.v Line: 81
Info (12133): Instantiated megafunction "equalizer:equalizer_inst|rom_iir_600:rom_iir_600_inst|altsyncram:altsyncram_component" with the following parameter: File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_600/rom_iir_600.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./ipcore/rom_iir_600/coe500.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "66"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "17"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2ib1.tdf
    Info (12023): Found entity 1: altsyncram_2ib1 File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/altsyncram_2ib1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_2ib1" for hierarchy "equalizer:equalizer_inst|rom_iir_600:rom_iir_600_inst|altsyncram:altsyncram_component|altsyncram_2ib1:auto_generated" File: d:/qq/quartus_17_1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "rom_iir_1000" for hierarchy "equalizer:equalizer_inst|rom_iir_1000:rom_iir_1000_inst" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/equalizer.v Line: 941
Info (12128): Elaborating entity "altsyncram" for hierarchy "equalizer:equalizer_inst|rom_iir_1000:rom_iir_1000_inst|altsyncram:altsyncram_component" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_1000/rom_iir_1000.v Line: 81
Info (12130): Elaborated megafunction instantiation "equalizer:equalizer_inst|rom_iir_1000:rom_iir_1000_inst|altsyncram:altsyncram_component" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_1000/rom_iir_1000.v Line: 81
Info (12133): Instantiated megafunction "equalizer:equalizer_inst|rom_iir_1000:rom_iir_1000_inst|altsyncram:altsyncram_component" with the following parameter: File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_1000/rom_iir_1000.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./ipcore/rom_iir_1000/coe1000.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "17"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8mb1.tdf
    Info (12023): Found entity 1: altsyncram_8mb1 File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/altsyncram_8mb1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_8mb1" for hierarchy "equalizer:equalizer_inst|rom_iir_1000:rom_iir_1000_inst|altsyncram:altsyncram_component|altsyncram_8mb1:auto_generated" File: d:/qq/quartus_17_1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "rom_iir_2000" for hierarchy "equalizer:equalizer_inst|rom_iir_2000:rom_iir_2000_inst" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/equalizer.v Line: 960
Info (12128): Elaborating entity "altsyncram" for hierarchy "equalizer:equalizer_inst|rom_iir_2000:rom_iir_2000_inst|altsyncram:altsyncram_component" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_2000/rom_iir_2000.v Line: 81
Info (12130): Elaborated megafunction instantiation "equalizer:equalizer_inst|rom_iir_2000:rom_iir_2000_inst|altsyncram:altsyncram_component" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_2000/rom_iir_2000.v Line: 81
Info (12133): Instantiated megafunction "equalizer:equalizer_inst|rom_iir_2000:rom_iir_2000_inst|altsyncram:altsyncram_component" with the following parameter: File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_2000/rom_iir_2000.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./ipcore/rom_iir_2000/coe2000.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "66"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "17"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rkb1.tdf
    Info (12023): Found entity 1: altsyncram_rkb1 File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/altsyncram_rkb1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_rkb1" for hierarchy "equalizer:equalizer_inst|rom_iir_2000:rom_iir_2000_inst|altsyncram:altsyncram_component|altsyncram_rkb1:auto_generated" File: d:/qq/quartus_17_1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "rom_iir_3000" for hierarchy "equalizer:equalizer_inst|rom_iir_3000:rom_iir_3000_inst" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/equalizer.v Line: 978
Info (12128): Elaborating entity "altsyncram" for hierarchy "equalizer:equalizer_inst|rom_iir_3000:rom_iir_3000_inst|altsyncram:altsyncram_component" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_3000/rom_iir_3000.v Line: 81
Info (12130): Elaborated megafunction instantiation "equalizer:equalizer_inst|rom_iir_3000:rom_iir_3000_inst|altsyncram:altsyncram_component" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_3000/rom_iir_3000.v Line: 81
Info (12133): Instantiated megafunction "equalizer:equalizer_inst|rom_iir_3000:rom_iir_3000_inst|altsyncram:altsyncram_component" with the following parameter: File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_3000/rom_iir_3000.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./ipcore/rom_iir_3000/coe3000.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "66"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "17"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tkb1.tdf
    Info (12023): Found entity 1: altsyncram_tkb1 File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/altsyncram_tkb1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_tkb1" for hierarchy "equalizer:equalizer_inst|rom_iir_3000:rom_iir_3000_inst|altsyncram:altsyncram_component|altsyncram_tkb1:auto_generated" File: d:/qq/quartus_17_1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "rom_iir_5000" for hierarchy "equalizer:equalizer_inst|rom_iir_5000:rom_iir_5000_inst" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/equalizer.v Line: 996
Info (12128): Elaborating entity "altsyncram" for hierarchy "equalizer:equalizer_inst|rom_iir_5000:rom_iir_5000_inst|altsyncram:altsyncram_component" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_5000/rom_iir_5000.v Line: 81
Info (12130): Elaborated megafunction instantiation "equalizer:equalizer_inst|rom_iir_5000:rom_iir_5000_inst|altsyncram:altsyncram_component" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_5000/rom_iir_5000.v Line: 81
Info (12133): Instantiated megafunction "equalizer:equalizer_inst|rom_iir_5000:rom_iir_5000_inst|altsyncram:altsyncram_component" with the following parameter: File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_5000/rom_iir_5000.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./ipcore/rom_iir_5000/coe5000.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "66"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "17"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1lb1.tdf
    Info (12023): Found entity 1: altsyncram_1lb1 File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/altsyncram_1lb1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_1lb1" for hierarchy "equalizer:equalizer_inst|rom_iir_5000:rom_iir_5000_inst|altsyncram:altsyncram_component|altsyncram_1lb1:auto_generated" File: d:/qq/quartus_17_1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "rom_iir_8000" for hierarchy "equalizer:equalizer_inst|rom_iir_8000:rom_iir_8000_inst" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/equalizer.v Line: 1014
Info (12128): Elaborating entity "altsyncram" for hierarchy "equalizer:equalizer_inst|rom_iir_8000:rom_iir_8000_inst|altsyncram:altsyncram_component" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_8000/rom_iir_8000.v Line: 81
Info (12130): Elaborated megafunction instantiation "equalizer:equalizer_inst|rom_iir_8000:rom_iir_8000_inst|altsyncram:altsyncram_component" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_8000/rom_iir_8000.v Line: 81
Info (12133): Instantiated megafunction "equalizer:equalizer_inst|rom_iir_8000:rom_iir_8000_inst|altsyncram:altsyncram_component" with the following parameter: File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/rom_iir_8000/rom_iir_8000.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./ipcore/rom_iir_8000/coe8000.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "66"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "17"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7lb1.tdf
    Info (12023): Found entity 1: altsyncram_7lb1 File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/altsyncram_7lb1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7lb1" for hierarchy "equalizer:equalizer_inst|rom_iir_8000:rom_iir_8000_inst|altsyncram:altsyncram_component|altsyncram_7lb1:auto_generated" File: d:/qq/quartus_17_1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "FirIP" for hierarchy "FirIP:FirIP_inst" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v Line: 176
Info (12128): Elaborating entity "fir" for hierarchy "FirIP:FirIP_inst|fir:fir_inst" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/fliter/filter.v Line: 24
Info (12128): Elaborating entity "fir_0002" for hierarchy "FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir.v Line: 28
Warning (10036): Verilog HDL or VHDL warning at fir_0002.vhd(54): object "coeff_in_read_sig" assigned a value but never read File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/fir_0002.vhd Line: 54
Info (12128): Elaborating entity "fir_0002_ast" for hierarchy "FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/fir_0002.vhd Line: 62
Warning (10541): VHDL Signal Declaration warning at fir_0002_ast.vhd(208): used implicit default value for signal "core_channel_out_core" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/fir_0002_ast.vhd Line: 208
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_sink_hpfir" for hierarchy "FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/fir_0002_ast.vhd Line: 89
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_source_hpfir" for hierarchy "FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/fir_0002_ast.vhd Line: 109
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_controller_hpfir" for hierarchy "FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/fir_0002_ast.vhd Line: 137
Info (12128): Elaborating entity "fir_0002_rtl_core" for hierarchy "FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/fir_0002_ast.vhd Line: 218
Info (12128): Elaborating entity "dspba_delay" for hierarchy "FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/fir_0002_rtl_core.vhd Line: 179
Info (12128): Elaborating entity "dspba_delay" for hierarchy "FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/fir_0002_rtl_core.vhd Line: 184
Info (12128): Elaborating entity "dspba_delay" for hierarchy "FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/fir_0002_rtl_core.vhd Line: 189
Info (12128): Elaborating entity "dspba_delay" for hierarchy "FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/fir_0002_rtl_core.vhd Line: 295
Info (12128): Elaborating entity "altsyncram" for hierarchy "FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/fir_0002_rtl_core.vhd Line: 322
Info (12130): Elaborated megafunction instantiation "FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/fir_0002_rtl_core.vhd Line: 322
Info (12133): Instantiated megafunction "FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem" with the following parameter: File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/fir_0002_rtl_core.vhd Line: 322
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_b" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2pn3.tdf
    Info (12023): Found entity 1: altsyncram_2pn3 File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/altsyncram_2pn3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_2pn3" for hierarchy "FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2pn3:auto_generated" File: d:/qq/quartus_17_1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "altsyncram" for hierarchy "FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm0_lutmem_dmem" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/fir_0002_rtl_core.vhd Line: 381
Info (12130): Elaborated megafunction instantiation "FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm0_lutmem_dmem" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/fir_0002_rtl_core.vhd Line: 381
Info (12133): Instantiated megafunction "FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm0_lutmem_dmem" with the following parameter: File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/fir_0002_rtl_core.vhd Line: 381
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "fir_0002_rtl_core_u0_m0_wo0_cm0_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_aaq3.tdf
    Info (12023): Found entity 1: altsyncram_aaq3 File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/altsyncram_aaq3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_aaq3" for hierarchy "FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_aaq3:auto_generated" File: d:/qq/quartus_17_1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "lpm_mult" for hierarchy "FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/fir_0002_rtl_core.vhd Line: 411
Info (12130): Elaborated megafunction instantiation "FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/fir_0002_rtl_core.vhd Line: 411
Info (12133): Instantiated megafunction "FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component" with the following parameter: File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/fir_0002_rtl_core.vhd Line: 411
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "23"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_lcu.tdf
    Info (12023): Found entity 1: mult_lcu File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_lcu.tdf Line: 28
Info (12128): Elaborating entity "mult_lcu" for hierarchy "FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated" File: d:/qq/quartus_17_1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 376
Info (12128): Elaborating entity "lpm_mult" for hierarchy "FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/fir_0002_rtl_core.vhd Line: 443
Info (12130): Elaborated megafunction instantiation "FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/fir_0002_rtl_core.vhd Line: 443
Info (12133): Instantiated megafunction "FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component" with the following parameter: File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/fir_0002_rtl_core.vhd Line: 443
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_9eu.tdf
    Info (12023): Found entity 1: mult_9eu File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_9eu.tdf Line: 28
Info (12128): Elaborating entity "mult_9eu" for hierarchy "FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated" File: d:/qq/quartus_17_1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 376
Info (12128): Elaborating entity "auk_dspip_roundsat_hpfir" for hierarchy "FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/fir_0002_ast.vhd Line: 244
Info (13014): Ignored 1392 buffer(s)
    Info (13019): Ignored 1392 SOFT buffer(s)
Info (270001): Converted 11 DSP block slices
    Info (270002): Used 34 DSP blocks before DSP block balancing
        Info (270003): Used 34 DSP block slices in "Simple Multiplier (18-bit)" mode implemented in approximately 34 DSP blocks
    Info (270013): Converted the following 11 DSP block slices to logic elements
        Info (270006): DSP block slice in "Simple Multiplier (18-bit)" mode with output node "equalizer:equalizer_inst|iir:iir_8000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component|mult_v8n:auto_generated|mac_out4" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_v8n.tdf Line: 62
            Info (270004): DSP block output node "equalizer:equalizer_inst|iir:iir_8000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component|mult_v8n:auto_generated|mac_out4" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_v8n.tdf Line: 62
            Info (270005): DSP block multiplier node "equalizer:equalizer_inst|iir:iir_8000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component|mult_v8n:auto_generated|mac_mult3" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_v8n.tdf Line: 48
        Info (270006): DSP block slice in "Simple Multiplier (18-bit)" mode with output node "equalizer:equalizer_inst|iir:iir_8000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|mac_out4" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_l8n.tdf Line: 62
            Info (270004): DSP block output node "equalizer:equalizer_inst|iir:iir_8000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|mac_out4" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_l8n.tdf Line: 62
            Info (270005): DSP block multiplier node "equalizer:equalizer_inst|iir:iir_8000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|mac_mult3" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_l8n.tdf Line: 48
        Info (270006): DSP block slice in "Simple Multiplier (18-bit)" mode with output node "equalizer:equalizer_inst|iir:iir_5000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component|mult_v8n:auto_generated|mac_out4" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_v8n.tdf Line: 62
            Info (270004): DSP block output node "equalizer:equalizer_inst|iir:iir_5000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component|mult_v8n:auto_generated|mac_out4" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_v8n.tdf Line: 62
            Info (270005): DSP block multiplier node "equalizer:equalizer_inst|iir:iir_5000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component|mult_v8n:auto_generated|mac_mult3" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_v8n.tdf Line: 48
        Info (270006): DSP block slice in "Simple Multiplier (18-bit)" mode with output node "equalizer:equalizer_inst|iir:iir_5000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|mac_out4" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_l8n.tdf Line: 62
            Info (270004): DSP block output node "equalizer:equalizer_inst|iir:iir_5000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|mac_out4" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_l8n.tdf Line: 62
            Info (270005): DSP block multiplier node "equalizer:equalizer_inst|iir:iir_5000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|mac_mult3" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_l8n.tdf Line: 48
        Info (270006): DSP block slice in "Simple Multiplier (18-bit)" mode with output node "equalizer:equalizer_inst|iir:iir_3000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component|mult_v8n:auto_generated|mac_out4" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_v8n.tdf Line: 62
            Info (270004): DSP block output node "equalizer:equalizer_inst|iir:iir_3000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component|mult_v8n:auto_generated|mac_out4" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_v8n.tdf Line: 62
            Info (270005): DSP block multiplier node "equalizer:equalizer_inst|iir:iir_3000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component|mult_v8n:auto_generated|mac_mult3" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_v8n.tdf Line: 48
        Info (270006): DSP block slice in "Simple Multiplier (18-bit)" mode with output node "equalizer:equalizer_inst|iir:iir_3000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|mac_out4" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_l8n.tdf Line: 62
            Info (270004): DSP block output node "equalizer:equalizer_inst|iir:iir_3000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|mac_out4" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_l8n.tdf Line: 62
            Info (270005): DSP block multiplier node "equalizer:equalizer_inst|iir:iir_3000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|mac_mult3" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_l8n.tdf Line: 48
        Info (270006): DSP block slice in "Simple Multiplier (18-bit)" mode with output node "equalizer:equalizer_inst|iir:iir_2000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|mac_out4" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_l8n.tdf Line: 62
            Info (270004): DSP block output node "equalizer:equalizer_inst|iir:iir_2000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|mac_out4" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_l8n.tdf Line: 62
            Info (270005): DSP block multiplier node "equalizer:equalizer_inst|iir:iir_2000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|mac_mult3" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_l8n.tdf Line: 48
        Info (270006): DSP block slice in "Simple Multiplier (18-bit)" mode with output node "equalizer:equalizer_inst|iir:iir_1000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|mac_out4" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_l8n.tdf Line: 62
            Info (270004): DSP block output node "equalizer:equalizer_inst|iir:iir_1000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|mac_out4" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_l8n.tdf Line: 62
            Info (270005): DSP block multiplier node "equalizer:equalizer_inst|iir:iir_1000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|mac_mult3" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_l8n.tdf Line: 48
        Info (270006): DSP block slice in "Simple Multiplier (18-bit)" mode with output node "equalizer:equalizer_inst|iir:iir_600|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|mac_out4" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_l8n.tdf Line: 62
            Info (270004): DSP block output node "equalizer:equalizer_inst|iir:iir_600|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|mac_out4" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_l8n.tdf Line: 62
            Info (270005): DSP block multiplier node "equalizer:equalizer_inst|iir:iir_600|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|mac_mult3" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_l8n.tdf Line: 48
        Info (270006): DSP block slice in "Simple Multiplier (18-bit)" mode with output node "equalizer:equalizer_inst|iir:iir_200|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|mac_out4" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_l8n.tdf Line: 62
            Info (270004): DSP block output node "equalizer:equalizer_inst|iir:iir_200|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|mac_out4" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_l8n.tdf Line: 62
            Info (270005): DSP block multiplier node "equalizer:equalizer_inst|iir:iir_200|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|mac_mult3" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_l8n.tdf Line: 48
        Info (270006): DSP block slice in "Simple Multiplier (18-bit)" mode with output node "equalizer:equalizer_inst|iir:iir_100|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|mac_out4" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_l8n.tdf Line: 62
            Info (270004): DSP block output node "equalizer:equalizer_inst|iir:iir_100|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|mac_out4" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_l8n.tdf Line: 62
            Info (270005): DSP block multiplier node "equalizer:equalizer_inst|iir:iir_100|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|mac_mult3" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_l8n.tdf Line: 48
    Info (270002): Used 23 DSP blocks after DSP block balancing
        Info (270003): Used 23 DSP block slices in "Simple Multiplier (18-bit)" mode implemented in approximately 23 DSP blocks
Info (12130): Elaborated megafunction instantiation "equalizer:equalizer_inst|iir:iir_8000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component|mult_v8n:auto_generated|alt_mac_mult:mac_mult3" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_v8n.tdf Line: 48
Info (12133): Instantiated megafunction "equalizer:equalizer_inst|iir:iir_8000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component|mult_v8n:auto_generated|alt_mac_mult:mac_mult3" with the following parameter: File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_v8n.tdf Line: 48
    Info (12134): Parameter "MULT_REPRESENTATION_A" = "SIGNED"
    Info (12134): Parameter "MULT_REPRESENTATION_B" = "SIGNED"
    Info (12134): Parameter "MULT_PIPELINE" = "0"
    Info (12134): Parameter "MULT_CLOCK" = "NONE"
    Info (12134): Parameter "MULT_CLEAR" = "NONE"
    Info (12134): Parameter "MULT_INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MULT_INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "dataa_width" = "17"
    Info (12134): Parameter "datab_width" = "11"
    Info (12134): Parameter "output_width" = "28"
    Info (12134): Parameter "dataa_clock" = "NONE"
    Info (12134): Parameter "datab_clock" = "NONE"
    Info (12134): Parameter "signa_clock" = "NONE"
    Info (12134): Parameter "signb_clock" = "NONE"
    Info (12134): Parameter "output_clock" = "NONE"
    Info (12134): Parameter "dataa_clear" = "NONE"
    Info (12134): Parameter "datab_clear" = "NONE"
    Info (12134): Parameter "signa_clear" = "NONE"
    Info (12134): Parameter "signb_clear" = "NONE"
    Info (12134): Parameter "output_clear" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/mac_mult_m9h1.tdf
    Info (12023): Found entity 1: mac_mult_m9h1 File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mac_mult_m9h1.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_ggo.tdf
    Info (12023): Found entity 1: mult_ggo File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_ggo.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "equalizer:equalizer_inst|iir:iir_8000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component|mult_v8n:auto_generated|alt_mac_out:mac_out4" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_v8n.tdf Line: 62
Info (12133): Instantiated megafunction "equalizer:equalizer_inst|iir:iir_8000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component|mult_v8n:auto_generated|alt_mac_out:mac_out4" with the following parameter: File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_v8n.tdf Line: 62
    Info (12134): Parameter "OPERATION_MODE" = "OUTPUT_ONLY"
    Info (12134): Parameter "dataa_width" = "28"
    Info (12134): Parameter "datab_width" = "0"
    Info (12134): Parameter "datac_width" = "0"
    Info (12134): Parameter "datad_width" = "0"
    Info (12134): Parameter "output_width" = "28"
    Info (12134): Parameter "signa_clock" = "NONE"
    Info (12134): Parameter "signb_clock" = "NONE"
    Info (12134): Parameter "addnsub0_clock" = "NONE"
    Info (12134): Parameter "addnsub1_clock" = "NONE"
    Info (12134): Parameter "zeroacc_clock" = "NONE"
    Info (12134): Parameter "first_adder0_clock" = "NONE"
    Info (12134): Parameter "first_adder1_clock" = "NONE"
    Info (12134): Parameter "output_clock" = "NONE"
    Info (12134): Parameter "signa_clear" = "NONE"
    Info (12134): Parameter "signb_clear" = "NONE"
    Info (12134): Parameter "addnsub0_clear" = "NONE"
    Info (12134): Parameter "addnsub1_clear" = "NONE"
    Info (12134): Parameter "zeroacc_clear" = "NONE"
    Info (12134): Parameter "first_adder0_clear" = "NONE"
    Info (12134): Parameter "first_adder1_clear" = "NONE"
    Info (12134): Parameter "output_clear" = "NONE"
    Info (12134): Parameter "signa_pipeline_clock" = "NONE"
    Info (12134): Parameter "signb_pipeline_clock" = "NONE"
    Info (12134): Parameter "addnsub0_pipeline_clock" = "NONE"
    Info (12134): Parameter "addnsub1_pipeline_clock" = "NONE"
    Info (12134): Parameter "zeroacc_pipeline_clock" = "NONE"
    Info (12134): Parameter "signa_pipeline_clear" = "NONE"
    Info (12134): Parameter "signb_pipeline_clear" = "NONE"
    Info (12134): Parameter "addnsub0_pipeline_clear" = "NONE"
    Info (12134): Parameter "addnsub1_pipeline_clear" = "NONE"
    Info (12134): Parameter "zeroacc_pipeline_clear" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/mac_out_4s82.tdf
    Info (12023): Found entity 1: mac_out_4s82 File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mac_out_4s82.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "equalizer:equalizer_inst|iir:iir_8000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|alt_mac_mult:mac_mult3" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_l8n.tdf Line: 48
Info (12133): Instantiated megafunction "equalizer:equalizer_inst|iir:iir_8000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|alt_mac_mult:mac_mult3" with the following parameter: File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_l8n.tdf Line: 48
    Info (12134): Parameter "MULT_REPRESENTATION_A" = "SIGNED"
    Info (12134): Parameter "MULT_REPRESENTATION_B" = "SIGNED"
    Info (12134): Parameter "MULT_PIPELINE" = "0"
    Info (12134): Parameter "MULT_CLOCK" = "NONE"
    Info (12134): Parameter "MULT_CLEAR" = "NONE"
    Info (12134): Parameter "MULT_INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MULT_INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "dataa_width" = "17"
    Info (12134): Parameter "datab_width" = "6"
    Info (12134): Parameter "output_width" = "23"
    Info (12134): Parameter "dataa_clock" = "NONE"
    Info (12134): Parameter "datab_clock" = "NONE"
    Info (12134): Parameter "signa_clock" = "NONE"
    Info (12134): Parameter "signb_clock" = "NONE"
    Info (12134): Parameter "output_clock" = "NONE"
    Info (12134): Parameter "dataa_clear" = "NONE"
    Info (12134): Parameter "datab_clear" = "NONE"
    Info (12134): Parameter "signa_clear" = "NONE"
    Info (12134): Parameter "signb_clear" = "NONE"
    Info (12134): Parameter "output_clear" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/mac_mult_58h1.tdf
    Info (12023): Found entity 1: mac_mult_58h1 File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mac_mult_58h1.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_veo.tdf
    Info (12023): Found entity 1: mult_veo File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_veo.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "equalizer:equalizer_inst|iir:iir_8000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|alt_mac_out:mac_out4" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_l8n.tdf Line: 62
Info (12133): Instantiated megafunction "equalizer:equalizer_inst|iir:iir_8000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|alt_mac_out:mac_out4" with the following parameter: File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_l8n.tdf Line: 62
    Info (12134): Parameter "OPERATION_MODE" = "OUTPUT_ONLY"
    Info (12134): Parameter "dataa_width" = "23"
    Info (12134): Parameter "datab_width" = "0"
    Info (12134): Parameter "datac_width" = "0"
    Info (12134): Parameter "datad_width" = "0"
    Info (12134): Parameter "output_width" = "23"
    Info (12134): Parameter "signa_clock" = "NONE"
    Info (12134): Parameter "signb_clock" = "NONE"
    Info (12134): Parameter "addnsub0_clock" = "NONE"
    Info (12134): Parameter "addnsub1_clock" = "NONE"
    Info (12134): Parameter "zeroacc_clock" = "NONE"
    Info (12134): Parameter "first_adder0_clock" = "NONE"
    Info (12134): Parameter "first_adder1_clock" = "NONE"
    Info (12134): Parameter "output_clock" = "NONE"
    Info (12134): Parameter "signa_clear" = "NONE"
    Info (12134): Parameter "signb_clear" = "NONE"
    Info (12134): Parameter "addnsub0_clear" = "NONE"
    Info (12134): Parameter "addnsub1_clear" = "NONE"
    Info (12134): Parameter "zeroacc_clear" = "NONE"
    Info (12134): Parameter "first_adder0_clear" = "NONE"
    Info (12134): Parameter "first_adder1_clear" = "NONE"
    Info (12134): Parameter "output_clear" = "NONE"
    Info (12134): Parameter "signa_pipeline_clock" = "NONE"
    Info (12134): Parameter "signb_pipeline_clock" = "NONE"
    Info (12134): Parameter "addnsub0_pipeline_clock" = "NONE"
    Info (12134): Parameter "addnsub1_pipeline_clock" = "NONE"
    Info (12134): Parameter "zeroacc_pipeline_clock" = "NONE"
    Info (12134): Parameter "signa_pipeline_clear" = "NONE"
    Info (12134): Parameter "signb_pipeline_clear" = "NONE"
    Info (12134): Parameter "addnsub0_pipeline_clear" = "NONE"
    Info (12134): Parameter "addnsub1_pipeline_clear" = "NONE"
    Info (12134): Parameter "zeroacc_pipeline_clear" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/mac_out_qr82.tdf
    Info (12023): Found entity 1: mac_out_qr82 File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mac_out_qr82.tdf Line: 22
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "equalizer:equalizer_inst|iir:iir_3000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component|mult_v8n:auto_generated|alt_mac_mult:mac_mult3|mac_mult_m9h1:auto_generated|mult_ggo:mult1|le3a[16]" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_ggo.tdf Line: 43
        Warning (14320): Synthesized away node "equalizer:equalizer_inst|iir:iir_5000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component|mult_v8n:auto_generated|alt_mac_mult:mac_mult3|mac_mult_m9h1:auto_generated|mult_ggo:mult1|le3a[16]" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_ggo.tdf Line: 43
        Warning (14320): Synthesized away node "equalizer:equalizer_inst|iir:iir_8000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component|mult_v8n:auto_generated|alt_mac_mult:mac_mult3|mac_mult_m9h1:auto_generated|mult_ggo:mult1|le3a[16]" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/mult_ggo.tdf Line: 43
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 2220 buffer(s)
    Info (13016): Ignored 62 CARRY_SUM buffer(s)
    Info (13019): Ignored 2158 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/ipcore/fir/fir/fir_0002_rtl_core.vhd Line: 308
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "led[3]" is stuck at GND File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v Line: 117
Info (286030): Timing-Driven Synthesis is running
Info (17049): 99 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "pll:pll_inst|altpll:altpll_component|pll_altpll2:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/pll_altpll2.v Line: 43
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "adc_dat_a[0]" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v Line: 11
    Warning (15610): No output dependent on input pin "adc_dat_a[1]" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v Line: 11
    Warning (15610): No output dependent on input pin "adc_dat_a[2]" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v Line: 11
    Warning (15610): No output dependent on input pin "adc_dat_a[3]" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v Line: 11
    Warning (15610): No output dependent on input pin "adc_dat_a[4]" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v Line: 11
    Warning (15610): No output dependent on input pin "adc_dat_a[5]" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v Line: 11
    Warning (15610): No output dependent on input pin "adc_dat_a[6]" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v Line: 11
    Warning (15610): No output dependent on input pin "adc_dat_a[7]" File: D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v Line: 11
Info (21057): Implemented 11466 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 22 input pins
    Info (21059): Implemented 14 output pins
    Info (21061): Implemented 11207 logic cells
    Info (21064): Implemented 176 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 46 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings
    Info: Peak virtual memory: 4889 megabytes
    Info: Processing ended: Sun May 22 17:14:18 2022
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:00:39


