#BLIF generated by VPR  from post-place-and-route implementation
.model gpio_and
.inputs a b 
.outputs c 

#IO assignments
.names c_input_0_0 c
1 1
.names a a_output_0_0
1 1
.names b b_output_0_0
1 1

#Interconnect
.names a_output_0_0 lut_c_input_0_0
1 1
.names b_output_0_0 lut_c_input_0_3
1 1
.names lut_c_output_0_0 c_input_0_0
1 1

#Cell instances
.names lut_c_input_0_0 __vpr__unconn0 __vpr__unconn1 lut_c_input_0_3 __vpr__unconn2 lut_c_output_0_0 
10010 1


.end
