// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition"

// DATE "09/20/2025 13:27:51"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module control (
	clock,
	dados_porta_a_saida,
	dados_fila_saida,
	contador_endereco_saida,
	proximo_x_vga,
	proximo_y_vga,
	leitura_fila_saida);
input 	clock;
output 	[7:0] dados_porta_a_saida;
output 	[7:0] dados_fila_saida;
output 	[16:0] contador_endereco_saida;
output 	[9:0] proximo_x_vga;
output 	[9:0] proximo_y_vga;
output 	leitura_fila_saida;

// Design Ports Information
// dados_porta_a_saida[0]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dados_porta_a_saida[1]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dados_porta_a_saida[2]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dados_porta_a_saida[3]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dados_porta_a_saida[4]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dados_porta_a_saida[5]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dados_porta_a_saida[6]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dados_porta_a_saida[7]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dados_fila_saida[0]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dados_fila_saida[1]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dados_fila_saida[2]	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dados_fila_saida[3]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dados_fila_saida[4]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dados_fila_saida[5]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dados_fila_saida[6]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dados_fila_saida[7]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// contador_endereco_saida[0]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// contador_endereco_saida[1]	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// contador_endereco_saida[2]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// contador_endereco_saida[3]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// contador_endereco_saida[4]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// contador_endereco_saida[5]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// contador_endereco_saida[6]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// contador_endereco_saida[7]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// contador_endereco_saida[8]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// contador_endereco_saida[9]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// contador_endereco_saida[10]	=>  Location: PIN_AG2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// contador_endereco_saida[11]	=>  Location: PIN_AK2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// contador_endereco_saida[12]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// contador_endereco_saida[13]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// contador_endereco_saida[14]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// contador_endereco_saida[15]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// contador_endereco_saida[16]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// proximo_x_vga[0]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// proximo_x_vga[1]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// proximo_x_vga[2]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// proximo_x_vga[3]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// proximo_x_vga[4]	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// proximo_x_vga[5]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// proximo_x_vga[6]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// proximo_x_vga[7]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// proximo_x_vga[8]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// proximo_x_vga[9]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// proximo_y_vga[0]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// proximo_y_vga[1]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// proximo_y_vga[2]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// proximo_y_vga[3]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// proximo_y_vga[4]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// proximo_y_vga[5]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// proximo_y_vga[6]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// proximo_y_vga[7]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// proximo_y_vga[8]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// proximo_y_vga[9]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leitura_fila_saida	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \clock~input_o ;
wire \clock~inputCLKENA0_outclk ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|full_dff~q ;
wire \escrita_na_fila~0_combout ;
wire \escrita_na_fila~q ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ;
wire \vga|Add0~1_sumout ;
wire \vga|Add0~30 ;
wire \vga|Add0~33_sumout ;
wire \vga|Add0~34 ;
wire \vga|Add0~37_sumout ;
wire \vga|h_counter[4]~DUPLICATE_q ;
wire \vga|Equal1~0_combout ;
wire \vga|h_counter[7]~DUPLICATE_q ;
wire \vga|h_counter[8]~DUPLICATE_q ;
wire \vga|Equal0~0_combout ;
wire \vga|Equal1~1_combout ;
wire \vga|Equal0~1_combout ;
wire \vga|Equal0~2_combout ;
wire \vga|h_counter[0]~1_combout ;
wire \Equal0~0_combout ;
wire \Add0~54 ;
wire \Add0~57_sumout ;
wire \contador_endereco[14]~DUPLICATE_q ;
wire \Add0~58 ;
wire \Add0~61_sumout ;
wire \contador_endereco[15]~DUPLICATE_q ;
wire \Equal0~1_combout ;
wire \contador_endereco[11]~DUPLICATE_q ;
wire \Equal0~2_combout ;
wire \Add0~62 ;
wire \Add0~65_sumout ;
wire \Equal0~3_combout ;
wire \contador_endereco[3]~DUPLICATE_q ;
wire \always0~0_combout ;
wire \ativar_leitura_da_fila~0_combout ;
wire \ativar_leitura_da_fila~q ;
wire \vga|h_state.H_ACTIVE_STATE~q ;
wire \vga|h_state~18_combout ;
wire \vga|h_state.H_ACTIVE_STATE~DUPLICATE_q ;
wire \vga|h_state~19_combout ;
wire \vga|h_state.H_FRONT_STATE~q ;
wire \vga|h_state~17_combout ;
wire \vga|h_state~20_combout ;
wire \vga|h_state.H_PULSE_STATE~q ;
wire \vga|h_state~21_combout ;
wire \vga|h_state.H_BACK_STATE~q ;
wire \vga|h_state.H_PULSE_STATE~DUPLICATE_q ;
wire \vga|h_counter[0]~3_combout ;
wire \vga|h_state.H_FRONT_STATE~DUPLICATE_q ;
wire \vga|h_counter[9]~DUPLICATE_q ;
wire \vga|h_counter[0]~4_combout ;
wire \vga|h_counter[0]~2_combout ;
wire \vga|Add0~2 ;
wire \vga|Add0~5_sumout ;
wire \vga|Add0~6 ;
wire \vga|Add0~9_sumout ;
wire \vga|Add0~10 ;
wire \vga|Add0~13_sumout ;
wire \vga|Add0~14 ;
wire \vga|Add0~17_sumout ;
wire \vga|Add0~18 ;
wire \vga|Add0~21_sumout ;
wire \vga|Add0~22 ;
wire \vga|Add0~25_sumout ;
wire \vga|Add0~26 ;
wire \vga|Add0~29_sumout ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~2_combout ;
wire \vga|Add1~1_sumout ;
wire \vga|line_done~0_combout ;
wire \vga|line_done~q ;
wire \vga|v_counter[2]~3_combout ;
wire \vga|v_counter[5]~DUPLICATE_q ;
wire \vga|Add1~30 ;
wire \vga|Add1~33_sumout ;
wire \vga|Add1~34 ;
wire \vga|Add1~37_sumout ;
wire \vga|v_counter[6]~DUPLICATE_q ;
wire \vga|Equal6~1_combout ;
wire \vga|v_counter[4]~DUPLICATE_q ;
wire \vga|v_counter[7]~DUPLICATE_q ;
wire \vga|v_counter[8]~DUPLICATE_q ;
wire \LessThan2~0_combout ;
wire \vga|Equal7~0_combout ;
wire \vga|Equal8~0_combout ;
wire \vga|v_state.V_PULSE_STATE~q ;
wire \vga|v_state~19_combout ;
wire \vga|v_state.V_BACK_STATE~q ;
wire \vga|Equal5~0_combout ;
wire \vga|Equal6~0_combout ;
wire \vga|Equal5~1_combout ;
wire \vga|v_state~17_combout ;
wire \vga|v_state.V_ACTIVE_STATE~q ;
wire \vga|Equal6~2_combout ;
wire \vga|v_state~20_combout ;
wire \vga|v_state.V_FRONT_STATE~q ;
wire \vga|v_state~18_combout ;
wire \vga|v_state.V_PULSE_STATE~DUPLICATE_q ;
wire \vga|v_counter[2]~1_combout ;
wire \vga|v_counter[2]~2_combout ;
wire \vga|Add1~2 ;
wire \vga|Add1~5_sumout ;
wire \vga|Add1~6 ;
wire \vga|Add1~9_sumout ;
wire \vga|Add1~10 ;
wire \vga|Add1~13_sumout ;
wire \vga|Add1~14 ;
wire \vga|Add1~17_sumout ;
wire \vga|Add1~18 ;
wire \vga|Add1~21_sumout ;
wire \vga|Add1~22 ;
wire \vga|Add1~25_sumout ;
wire \vga|Add1~26 ;
wire \vga|Add1~29_sumout ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~sumout ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|_~3_combout ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|_~4_combout ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|_~8_combout ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|_~5_combout ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ;
wire \vga|v_counter[9]~DUPLICATE_q ;
wire \vga|v_state.V_ACTIVE_STATE~DUPLICATE_q ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|_~7_combout ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|_~0_combout ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|_~1_combout ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|_~2_combout ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|full_dff~DUPLICATE_q ;
wire \Add0~1_sumout ;
wire \Add0~2 ;
wire \Add0~5_sumout ;
wire \Add0~6 ;
wire \Add0~9_sumout ;
wire \contador_endereco[2]~DUPLICATE_q ;
wire \Add0~10 ;
wire \Add0~13_sumout ;
wire \Add0~14 ;
wire \Add0~17_sumout ;
wire \contador_endereco[4]~DUPLICATE_q ;
wire \Add0~18 ;
wire \Add0~21_sumout ;
wire \Add0~22 ;
wire \Add0~25_sumout ;
wire \Add0~26 ;
wire \Add0~29_sumout ;
wire \Add0~30 ;
wire \Add0~33_sumout ;
wire \contador_endereco[8]~DUPLICATE_q ;
wire \Add0~34 ;
wire \Add0~37_sumout ;
wire \contador_endereco[9]~DUPLICATE_q ;
wire \Add0~38 ;
wire \Add0~41_sumout ;
wire \contador_endereco[10]~DUPLICATE_q ;
wire \Add0~42 ;
wire \Add0~45_sumout ;
wire \Add0~46 ;
wire \Add0~49_sumout ;
wire \Add0~50 ;
wire \Add0~53_sumout ;
wire \contador_endereco[13]~DUPLICATE_q ;
wire \contador_endereco[16]~DUPLICATE_q ;
wire \~GND~combout ;
wire \contador_endereco[0]~DUPLICATE_q ;
wire \contador_endereco[1]~DUPLICATE_q ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \contador_endereco[12]~DUPLICATE_q ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~2_combout ;
wire \ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ;
wire \ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout ;
wire \ram_inst|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1291w[3]~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1281w[3]~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1301w[3]~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1331w[3]~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1341w[3]~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1311w[3]~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1321w[3]~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~1_combout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~3_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a73 ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~2_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~1_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~3_combout ;
wire \ram_inst|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~1_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~2_combout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~3_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a75 ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~2_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~1_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~3_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~1_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~2_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~3_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~1_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a77 ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~2_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~3_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~2_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~1_combout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~3_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a79 ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~2_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~1_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~3_combout ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|_~6_combout ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout ;
wire \fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ;
wire \vga|next_x[0]~0_combout ;
wire \vga|next_x[1]~1_combout ;
wire \vga|next_x[2]~2_combout ;
wire \vga|next_x[3]~3_combout ;
wire \vga|next_x[4]~4_combout ;
wire \vga|next_x[5]~5_combout ;
wire \vga|next_x[6]~6_combout ;
wire \vga|next_x[7]~7_combout ;
wire \vga|next_x[8]~8_combout ;
wire \vga|next_x[9]~9_combout ;
wire \vga|next_y[0]~0_combout ;
wire \vga|next_y[1]~1_combout ;
wire \vga|next_y[2]~2_combout ;
wire \vga|next_y[3]~3_combout ;
wire \vga|next_y[4]~4_combout ;
wire \vga|next_y[5]~5_combout ;
wire \vga|next_y[6]~6_combout ;
wire \vga|next_y[7]~7_combout ;
wire \vga|next_y[8]~8_combout ;
wire \vga|next_y[9]~9_combout ;
wire [7:0] \fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|out_address_reg_a ;
wire [9:0] \vga|h_counter ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1351w ;
wire [7:0] dados_fila_reg;
wire [16:0] contador_endereco;
wire [9:0] \vga|v_counter ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|address_reg_a ;
wire [8:0] \fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1362w ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1264w ;
wire [8:0] \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit ;
wire [7:0] \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit ;
wire [8:0] \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;

wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [1:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [1:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [1:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [1:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [19:0] \fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];
assign \ram_inst|altsyncram_component|auto_generated|ram_block1a73  = \ram_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [1];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];
assign \ram_inst|altsyncram_component|auto_generated|ram_block1a75  = \ram_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [1];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];
assign \ram_inst|altsyncram_component|auto_generated|ram_block1a77  = \ram_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [1];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];
assign \ram_inst|altsyncram_component|auto_generated|ram_block1a79  = \ram_inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [1];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] = \fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] = \fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] = \fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] = \fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] = \fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] = \fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] = \fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] = \fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7];

// Location: IOOBUF_X40_Y0_N19
cyclonev_io_obuf \dados_porta_a_saida[0]~output (
	.i(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dados_porta_a_saida[0]),
	.obar());
// synopsys translate_off
defparam \dados_porta_a_saida[0]~output .bus_hold = "false";
defparam \dados_porta_a_saida[0]~output .open_drain_output = "false";
defparam \dados_porta_a_saida[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \dados_porta_a_saida[1]~output (
	.i(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dados_porta_a_saida[1]),
	.obar());
// synopsys translate_off
defparam \dados_porta_a_saida[1]~output .bus_hold = "false";
defparam \dados_porta_a_saida[1]~output .open_drain_output = "false";
defparam \dados_porta_a_saida[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \dados_porta_a_saida[2]~output (
	.i(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dados_porta_a_saida[2]),
	.obar());
// synopsys translate_off
defparam \dados_porta_a_saida[2]~output .bus_hold = "false";
defparam \dados_porta_a_saida[2]~output .open_drain_output = "false";
defparam \dados_porta_a_saida[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \dados_porta_a_saida[3]~output (
	.i(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dados_porta_a_saida[3]),
	.obar());
// synopsys translate_off
defparam \dados_porta_a_saida[3]~output .bus_hold = "false";
defparam \dados_porta_a_saida[3]~output .open_drain_output = "false";
defparam \dados_porta_a_saida[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \dados_porta_a_saida[4]~output (
	.i(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dados_porta_a_saida[4]),
	.obar());
// synopsys translate_off
defparam \dados_porta_a_saida[4]~output .bus_hold = "false";
defparam \dados_porta_a_saida[4]~output .open_drain_output = "false";
defparam \dados_porta_a_saida[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \dados_porta_a_saida[5]~output (
	.i(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dados_porta_a_saida[5]),
	.obar());
// synopsys translate_off
defparam \dados_porta_a_saida[5]~output .bus_hold = "false";
defparam \dados_porta_a_saida[5]~output .open_drain_output = "false";
defparam \dados_porta_a_saida[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \dados_porta_a_saida[6]~output (
	.i(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dados_porta_a_saida[6]),
	.obar());
// synopsys translate_off
defparam \dados_porta_a_saida[6]~output .bus_hold = "false";
defparam \dados_porta_a_saida[6]~output .open_drain_output = "false";
defparam \dados_porta_a_saida[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \dados_porta_a_saida[7]~output (
	.i(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dados_porta_a_saida[7]),
	.obar());
// synopsys translate_off
defparam \dados_porta_a_saida[7]~output .bus_hold = "false";
defparam \dados_porta_a_saida[7]~output .open_drain_output = "false";
defparam \dados_porta_a_saida[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \dados_fila_saida[0]~output (
	.i(\fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dados_fila_saida[0]),
	.obar());
// synopsys translate_off
defparam \dados_fila_saida[0]~output .bus_hold = "false";
defparam \dados_fila_saida[0]~output .open_drain_output = "false";
defparam \dados_fila_saida[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \dados_fila_saida[1]~output (
	.i(\fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dados_fila_saida[1]),
	.obar());
// synopsys translate_off
defparam \dados_fila_saida[1]~output .bus_hold = "false";
defparam \dados_fila_saida[1]~output .open_drain_output = "false";
defparam \dados_fila_saida[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \dados_fila_saida[2]~output (
	.i(\fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dados_fila_saida[2]),
	.obar());
// synopsys translate_off
defparam \dados_fila_saida[2]~output .bus_hold = "false";
defparam \dados_fila_saida[2]~output .open_drain_output = "false";
defparam \dados_fila_saida[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \dados_fila_saida[3]~output (
	.i(\fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dados_fila_saida[3]),
	.obar());
// synopsys translate_off
defparam \dados_fila_saida[3]~output .bus_hold = "false";
defparam \dados_fila_saida[3]~output .open_drain_output = "false";
defparam \dados_fila_saida[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \dados_fila_saida[4]~output (
	.i(\fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dados_fila_saida[4]),
	.obar());
// synopsys translate_off
defparam \dados_fila_saida[4]~output .bus_hold = "false";
defparam \dados_fila_saida[4]~output .open_drain_output = "false";
defparam \dados_fila_saida[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \dados_fila_saida[5]~output (
	.i(\fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dados_fila_saida[5]),
	.obar());
// synopsys translate_off
defparam \dados_fila_saida[5]~output .bus_hold = "false";
defparam \dados_fila_saida[5]~output .open_drain_output = "false";
defparam \dados_fila_saida[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N93
cyclonev_io_obuf \dados_fila_saida[6]~output (
	.i(\fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dados_fila_saida[6]),
	.obar());
// synopsys translate_off
defparam \dados_fila_saida[6]~output .bus_hold = "false";
defparam \dados_fila_saida[6]~output .open_drain_output = "false";
defparam \dados_fila_saida[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \dados_fila_saida[7]~output (
	.i(\fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dados_fila_saida[7]),
	.obar());
// synopsys translate_off
defparam \dados_fila_saida[7]~output .bus_hold = "false";
defparam \dados_fila_saida[7]~output .open_drain_output = "false";
defparam \dados_fila_saida[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N53
cyclonev_io_obuf \contador_endereco_saida[0]~output (
	.i(\contador_endereco[0]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(contador_endereco_saida[0]),
	.obar());
// synopsys translate_off
defparam \contador_endereco_saida[0]~output .bus_hold = "false";
defparam \contador_endereco_saida[0]~output .open_drain_output = "false";
defparam \contador_endereco_saida[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N36
cyclonev_io_obuf \contador_endereco_saida[1]~output (
	.i(\contador_endereco[1]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(contador_endereco_saida[1]),
	.obar());
// synopsys translate_off
defparam \contador_endereco_saida[1]~output .bus_hold = "false";
defparam \contador_endereco_saida[1]~output .open_drain_output = "false";
defparam \contador_endereco_saida[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cyclonev_io_obuf \contador_endereco_saida[2]~output (
	.i(\contador_endereco[2]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(contador_endereco_saida[2]),
	.obar());
// synopsys translate_off
defparam \contador_endereco_saida[2]~output .bus_hold = "false";
defparam \contador_endereco_saida[2]~output .open_drain_output = "false";
defparam \contador_endereco_saida[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N76
cyclonev_io_obuf \contador_endereco_saida[3]~output (
	.i(\contador_endereco[3]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(contador_endereco_saida[3]),
	.obar());
// synopsys translate_off
defparam \contador_endereco_saida[3]~output .bus_hold = "false";
defparam \contador_endereco_saida[3]~output .open_drain_output = "false";
defparam \contador_endereco_saida[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N53
cyclonev_io_obuf \contador_endereco_saida[4]~output (
	.i(contador_endereco[4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(contador_endereco_saida[4]),
	.obar());
// synopsys translate_off
defparam \contador_endereco_saida[4]~output .bus_hold = "false";
defparam \contador_endereco_saida[4]~output .open_drain_output = "false";
defparam \contador_endereco_saida[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \contador_endereco_saida[5]~output (
	.i(contador_endereco[5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(contador_endereco_saida[5]),
	.obar());
// synopsys translate_off
defparam \contador_endereco_saida[5]~output .bus_hold = "false";
defparam \contador_endereco_saida[5]~output .open_drain_output = "false";
defparam \contador_endereco_saida[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N53
cyclonev_io_obuf \contador_endereco_saida[6]~output (
	.i(contador_endereco[6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(contador_endereco_saida[6]),
	.obar());
// synopsys translate_off
defparam \contador_endereco_saida[6]~output .bus_hold = "false";
defparam \contador_endereco_saida[6]~output .open_drain_output = "false";
defparam \contador_endereco_saida[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N19
cyclonev_io_obuf \contador_endereco_saida[7]~output (
	.i(contador_endereco[7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(contador_endereco_saida[7]),
	.obar());
// synopsys translate_off
defparam \contador_endereco_saida[7]~output .bus_hold = "false";
defparam \contador_endereco_saida[7]~output .open_drain_output = "false";
defparam \contador_endereco_saida[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cyclonev_io_obuf \contador_endereco_saida[8]~output (
	.i(\contador_endereco[8]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(contador_endereco_saida[8]),
	.obar());
// synopsys translate_off
defparam \contador_endereco_saida[8]~output .bus_hold = "false";
defparam \contador_endereco_saida[8]~output .open_drain_output = "false";
defparam \contador_endereco_saida[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N59
cyclonev_io_obuf \contador_endereco_saida[9]~output (
	.i(contador_endereco[9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(contador_endereco_saida[9]),
	.obar());
// synopsys translate_off
defparam \contador_endereco_saida[9]~output .bus_hold = "false";
defparam \contador_endereco_saida[9]~output .open_drain_output = "false";
defparam \contador_endereco_saida[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N36
cyclonev_io_obuf \contador_endereco_saida[10]~output (
	.i(contador_endereco[10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(contador_endereco_saida[10]),
	.obar());
// synopsys translate_off
defparam \contador_endereco_saida[10]~output .bus_hold = "false";
defparam \contador_endereco_saida[10]~output .open_drain_output = "false";
defparam \contador_endereco_saida[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N36
cyclonev_io_obuf \contador_endereco_saida[11]~output (
	.i(\contador_endereco[11]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(contador_endereco_saida[11]),
	.obar());
// synopsys translate_off
defparam \contador_endereco_saida[11]~output .bus_hold = "false";
defparam \contador_endereco_saida[11]~output .open_drain_output = "false";
defparam \contador_endereco_saida[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \contador_endereco_saida[12]~output (
	.i(\contador_endereco[12]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(contador_endereco_saida[12]),
	.obar());
// synopsys translate_off
defparam \contador_endereco_saida[12]~output .bus_hold = "false";
defparam \contador_endereco_saida[12]~output .open_drain_output = "false";
defparam \contador_endereco_saida[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \contador_endereco_saida[13]~output (
	.i(contador_endereco[13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(contador_endereco_saida[13]),
	.obar());
// synopsys translate_off
defparam \contador_endereco_saida[13]~output .bus_hold = "false";
defparam \contador_endereco_saida[13]~output .open_drain_output = "false";
defparam \contador_endereco_saida[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \contador_endereco_saida[14]~output (
	.i(contador_endereco[14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(contador_endereco_saida[14]),
	.obar());
// synopsys translate_off
defparam \contador_endereco_saida[14]~output .bus_hold = "false";
defparam \contador_endereco_saida[14]~output .open_drain_output = "false";
defparam \contador_endereco_saida[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \contador_endereco_saida[15]~output (
	.i(contador_endereco[15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(contador_endereco_saida[15]),
	.obar());
// synopsys translate_off
defparam \contador_endereco_saida[15]~output .bus_hold = "false";
defparam \contador_endereco_saida[15]~output .open_drain_output = "false";
defparam \contador_endereco_saida[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \contador_endereco_saida[16]~output (
	.i(contador_endereco[16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(contador_endereco_saida[16]),
	.obar());
// synopsys translate_off
defparam \contador_endereco_saida[16]~output .bus_hold = "false";
defparam \contador_endereco_saida[16]~output .open_drain_output = "false";
defparam \contador_endereco_saida[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \proximo_x_vga[0]~output (
	.i(\vga|next_x[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(proximo_x_vga[0]),
	.obar());
// synopsys translate_off
defparam \proximo_x_vga[0]~output .bus_hold = "false";
defparam \proximo_x_vga[0]~output .open_drain_output = "false";
defparam \proximo_x_vga[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \proximo_x_vga[1]~output (
	.i(\vga|next_x[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(proximo_x_vga[1]),
	.obar());
// synopsys translate_off
defparam \proximo_x_vga[1]~output .bus_hold = "false";
defparam \proximo_x_vga[1]~output .open_drain_output = "false";
defparam \proximo_x_vga[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \proximo_x_vga[2]~output (
	.i(\vga|next_x[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(proximo_x_vga[2]),
	.obar());
// synopsys translate_off
defparam \proximo_x_vga[2]~output .bus_hold = "false";
defparam \proximo_x_vga[2]~output .open_drain_output = "false";
defparam \proximo_x_vga[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N53
cyclonev_io_obuf \proximo_x_vga[3]~output (
	.i(\vga|next_x[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(proximo_x_vga[3]),
	.obar());
// synopsys translate_off
defparam \proximo_x_vga[3]~output .bus_hold = "false";
defparam \proximo_x_vga[3]~output .open_drain_output = "false";
defparam \proximo_x_vga[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \proximo_x_vga[4]~output (
	.i(\vga|next_x[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(proximo_x_vga[4]),
	.obar());
// synopsys translate_off
defparam \proximo_x_vga[4]~output .bus_hold = "false";
defparam \proximo_x_vga[4]~output .open_drain_output = "false";
defparam \proximo_x_vga[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \proximo_x_vga[5]~output (
	.i(\vga|next_x[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(proximo_x_vga[5]),
	.obar());
// synopsys translate_off
defparam \proximo_x_vga[5]~output .bus_hold = "false";
defparam \proximo_x_vga[5]~output .open_drain_output = "false";
defparam \proximo_x_vga[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \proximo_x_vga[6]~output (
	.i(\vga|next_x[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(proximo_x_vga[6]),
	.obar());
// synopsys translate_off
defparam \proximo_x_vga[6]~output .bus_hold = "false";
defparam \proximo_x_vga[6]~output .open_drain_output = "false";
defparam \proximo_x_vga[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \proximo_x_vga[7]~output (
	.i(\vga|next_x[7]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(proximo_x_vga[7]),
	.obar());
// synopsys translate_off
defparam \proximo_x_vga[7]~output .bus_hold = "false";
defparam \proximo_x_vga[7]~output .open_drain_output = "false";
defparam \proximo_x_vga[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \proximo_x_vga[8]~output (
	.i(\vga|next_x[8]~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(proximo_x_vga[8]),
	.obar());
// synopsys translate_off
defparam \proximo_x_vga[8]~output .bus_hold = "false";
defparam \proximo_x_vga[8]~output .open_drain_output = "false";
defparam \proximo_x_vga[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N53
cyclonev_io_obuf \proximo_x_vga[9]~output (
	.i(\vga|next_x[9]~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(proximo_x_vga[9]),
	.obar());
// synopsys translate_off
defparam \proximo_x_vga[9]~output .bus_hold = "false";
defparam \proximo_x_vga[9]~output .open_drain_output = "false";
defparam \proximo_x_vga[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \proximo_y_vga[0]~output (
	.i(\vga|next_y[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(proximo_y_vga[0]),
	.obar());
// synopsys translate_off
defparam \proximo_y_vga[0]~output .bus_hold = "false";
defparam \proximo_y_vga[0]~output .open_drain_output = "false";
defparam \proximo_y_vga[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \proximo_y_vga[1]~output (
	.i(\vga|next_y[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(proximo_y_vga[1]),
	.obar());
// synopsys translate_off
defparam \proximo_y_vga[1]~output .bus_hold = "false";
defparam \proximo_y_vga[1]~output .open_drain_output = "false";
defparam \proximo_y_vga[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N59
cyclonev_io_obuf \proximo_y_vga[2]~output (
	.i(\vga|next_y[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(proximo_y_vga[2]),
	.obar());
// synopsys translate_off
defparam \proximo_y_vga[2]~output .bus_hold = "false";
defparam \proximo_y_vga[2]~output .open_drain_output = "false";
defparam \proximo_y_vga[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \proximo_y_vga[3]~output (
	.i(\vga|next_y[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(proximo_y_vga[3]),
	.obar());
// synopsys translate_off
defparam \proximo_y_vga[3]~output .bus_hold = "false";
defparam \proximo_y_vga[3]~output .open_drain_output = "false";
defparam \proximo_y_vga[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N42
cyclonev_io_obuf \proximo_y_vga[4]~output (
	.i(\vga|next_y[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(proximo_y_vga[4]),
	.obar());
// synopsys translate_off
defparam \proximo_y_vga[4]~output .bus_hold = "false";
defparam \proximo_y_vga[4]~output .open_drain_output = "false";
defparam \proximo_y_vga[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \proximo_y_vga[5]~output (
	.i(\vga|next_y[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(proximo_y_vga[5]),
	.obar());
// synopsys translate_off
defparam \proximo_y_vga[5]~output .bus_hold = "false";
defparam \proximo_y_vga[5]~output .open_drain_output = "false";
defparam \proximo_y_vga[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \proximo_y_vga[6]~output (
	.i(\vga|next_y[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(proximo_y_vga[6]),
	.obar());
// synopsys translate_off
defparam \proximo_y_vga[6]~output .bus_hold = "false";
defparam \proximo_y_vga[6]~output .open_drain_output = "false";
defparam \proximo_y_vga[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \proximo_y_vga[7]~output (
	.i(\vga|next_y[7]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(proximo_y_vga[7]),
	.obar());
// synopsys translate_off
defparam \proximo_y_vga[7]~output .bus_hold = "false";
defparam \proximo_y_vga[7]~output .open_drain_output = "false";
defparam \proximo_y_vga[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \proximo_y_vga[8]~output (
	.i(\vga|next_y[8]~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(proximo_y_vga[8]),
	.obar());
// synopsys translate_off
defparam \proximo_y_vga[8]~output .bus_hold = "false";
defparam \proximo_y_vga[8]~output .open_drain_output = "false";
defparam \proximo_y_vga[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \proximo_y_vga[9]~output (
	.i(\vga|next_y[9]~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(proximo_y_vga[9]),
	.obar());
// synopsys translate_off
defparam \proximo_y_vga[9]~output .bus_hold = "false";
defparam \proximo_y_vga[9]~output .open_drain_output = "false";
defparam \proximo_y_vga[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N76
cyclonev_io_obuf \leitura_fila_saida~output (
	.i(\ativar_leitura_da_fila~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leitura_fila_saida),
	.obar());
// synopsys translate_off
defparam \leitura_fila_saida~output .bus_hold = "false";
defparam \leitura_fila_saida~output .open_drain_output = "false";
defparam \leitura_fila_saida~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N4
cyclonev_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G8
cyclonev_clkena \clock~inputCLKENA0 (
	.inclk(\clock~input_o ),
	.ena(vcc),
	.outclk(\clock~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clock~inputCLKENA0 .clock_type = "global clock";
defparam \clock~inputCLKENA0 .disable_mode = "low";
defparam \clock~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clock~inputCLKENA0 .ena_register_power_up = "high";
defparam \clock~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X43_Y4_N53
dffeas \fifo_inst|scfifo_component|auto_generated|dpfifo|full_dff (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fifo_inst|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inst|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|full_dff .is_wysiwyg = "true";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|full_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N12
cyclonev_lcell_comb \escrita_na_fila~0 (
// Equation(s):
// \escrita_na_fila~0_combout  = ( !\fifo_inst|scfifo_component|auto_generated|dpfifo|full_dff~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo_inst|scfifo_component|auto_generated|dpfifo|full_dff~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\escrita_na_fila~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \escrita_na_fila~0 .extended_lut = "off";
defparam \escrita_na_fila~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \escrita_na_fila~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N13
dffeas escrita_na_fila(
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\escrita_na_fila~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\escrita_na_fila~q ),
	.prn(vcc));
// synopsys translate_off
defparam escrita_na_fila.is_wysiwyg = "true";
defparam escrita_na_fila.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N21
cyclonev_lcell_comb \fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq (
// Equation(s):
// \fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  = ( \escrita_na_fila~q  & ( !\fifo_inst|scfifo_component|auto_generated|dpfifo|full_dff~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo_inst|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datae(gnd),
	.dataf(!\escrita_na_fila~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq .extended_lut = "off";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq .lut_mask = 64'h00000000FF00FF00;
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N30
cyclonev_lcell_comb \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 (
// Equation(s):
// \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout  = SUM(( \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  = CARRY(( \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.cout(\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .extended_lut = "off";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N30
cyclonev_lcell_comb \vga|Add0~1 (
// Equation(s):
// \vga|Add0~1_sumout  = SUM(( \vga|h_counter [0] ) + ( VCC ) + ( !VCC ))
// \vga|Add0~2  = CARRY(( \vga|h_counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|h_counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add0~1_sumout ),
	.cout(\vga|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add0~1 .extended_lut = "off";
defparam \vga|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \vga|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N51
cyclonev_lcell_comb \vga|Add0~29 (
// Equation(s):
// \vga|Add0~29_sumout  = SUM(( \vga|h_counter [7] ) + ( GND ) + ( \vga|Add0~26  ))
// \vga|Add0~30  = CARRY(( \vga|h_counter [7] ) + ( GND ) + ( \vga|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|h_counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add0~29_sumout ),
	.cout(\vga|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add0~29 .extended_lut = "off";
defparam \vga|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N54
cyclonev_lcell_comb \vga|Add0~33 (
// Equation(s):
// \vga|Add0~33_sumout  = SUM(( \vga|h_counter [8] ) + ( GND ) + ( \vga|Add0~30  ))
// \vga|Add0~34  = CARRY(( \vga|h_counter [8] ) + ( GND ) + ( \vga|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|h_counter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add0~33_sumout ),
	.cout(\vga|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add0~33 .extended_lut = "off";
defparam \vga|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N56
dffeas \vga|h_counter[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vga|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|h_counter[0]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|h_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|h_counter[8] .is_wysiwyg = "true";
defparam \vga|h_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N57
cyclonev_lcell_comb \vga|Add0~37 (
// Equation(s):
// \vga|Add0~37_sumout  = SUM(( \vga|h_counter [9] ) + ( GND ) + ( \vga|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|h_counter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add0~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|Add0~37 .extended_lut = "off";
defparam \vga|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N58
dffeas \vga|h_counter[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vga|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|h_counter[0]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|h_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|h_counter[9] .is_wysiwyg = "true";
defparam \vga|h_counter[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N43
dffeas \vga|h_counter[4]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vga|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|h_counter[0]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|h_counter[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|h_counter[4]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|h_counter[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N39
cyclonev_lcell_comb \vga|Equal1~0 (
// Equation(s):
// \vga|Equal1~0_combout  = ( !\vga|h_counter[4]~DUPLICATE_q  & ( (!\vga|h_counter [6] & !\vga|h_counter [9]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|h_counter [6]),
	.datad(!\vga|h_counter [9]),
	.datae(gnd),
	.dataf(!\vga|h_counter[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|Equal1~0 .extended_lut = "off";
defparam \vga|Equal1~0 .lut_mask = 64'hF000F00000000000;
defparam \vga|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N52
dffeas \vga|h_counter[7]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vga|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|h_counter[0]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|h_counter[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|h_counter[7]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|h_counter[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N55
dffeas \vga|h_counter[8]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vga|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|h_counter[0]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|h_counter[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|h_counter[8]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|h_counter[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N57
cyclonev_lcell_comb \vga|Equal0~0 (
// Equation(s):
// \vga|Equal0~0_combout  = ( \vga|h_counter [2] & ( !\vga|h_counter[8]~DUPLICATE_q  & ( (\vga|h_counter [3] & (\vga|h_counter [1] & !\vga|h_counter[7]~DUPLICATE_q )) ) ) )

	.dataa(!\vga|h_counter [3]),
	.datab(gnd),
	.datac(!\vga|h_counter [1]),
	.datad(!\vga|h_counter[7]~DUPLICATE_q ),
	.datae(!\vga|h_counter [2]),
	.dataf(!\vga|h_counter[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|Equal0~0 .extended_lut = "off";
defparam \vga|Equal0~0 .lut_mask = 64'h0000050000000000;
defparam \vga|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N51
cyclonev_lcell_comb \vga|Equal1~1 (
// Equation(s):
// \vga|Equal1~1_combout  = ( \vga|h_counter [0] & ( (\vga|Equal1~0_combout  & \vga|Equal0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|Equal1~0_combout ),
	.datad(!\vga|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\vga|h_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|Equal1~1 .extended_lut = "off";
defparam \vga|Equal1~1 .lut_mask = 64'h00000000000F000F;
defparam \vga|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N42
cyclonev_lcell_comb \vga|Equal0~1 (
// Equation(s):
// \vga|Equal0~1_combout  = ( \vga|h_counter [0] & ( (\vga|h_counter[4]~DUPLICATE_q  & \vga|h_counter [6]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|h_counter[4]~DUPLICATE_q ),
	.datad(!\vga|h_counter [6]),
	.datae(gnd),
	.dataf(!\vga|h_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|Equal0~1 .extended_lut = "off";
defparam \vga|Equal0~1 .lut_mask = 64'h00000000000F000F;
defparam \vga|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N33
cyclonev_lcell_comb \vga|Equal0~2 (
// Equation(s):
// \vga|Equal0~2_combout  = ( \vga|Equal0~1_combout  & ( (\vga|h_counter [5] & (\vga|Equal0~0_combout  & \vga|h_counter [9])) ) )

	.dataa(gnd),
	.datab(!\vga|h_counter [5]),
	.datac(!\vga|Equal0~0_combout ),
	.datad(!\vga|h_counter [9]),
	.datae(gnd),
	.dataf(!\vga|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|Equal0~2 .extended_lut = "off";
defparam \vga|Equal0~2 .lut_mask = 64'h0000000000030003;
defparam \vga|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N36
cyclonev_lcell_comb \vga|h_counter[0]~1 (
// Equation(s):
// \vga|h_counter[0]~1_combout  = ( \vga|h_counter [0] & ( (\vga|h_state.H_BACK_STATE~q  & (\vga|Equal1~0_combout  & (\vga|h_counter [5] & \vga|Equal0~0_combout ))) ) )

	.dataa(!\vga|h_state.H_BACK_STATE~q ),
	.datab(!\vga|Equal1~0_combout ),
	.datac(!\vga|h_counter [5]),
	.datad(!\vga|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\vga|h_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|h_counter[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|h_counter[0]~1 .extended_lut = "off";
defparam \vga|h_counter[0]~1 .lut_mask = 64'h0000000000010001;
defparam \vga|h_counter[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N32
dffeas \contador_endereco[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(contador_endereco[10]),
	.prn(vcc));
// synopsys translate_off
defparam \contador_endereco[10] .is_wysiwyg = "true";
defparam \contador_endereco[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y7_N8
dffeas \contador_endereco[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(contador_endereco[2]),
	.prn(vcc));
// synopsys translate_off
defparam \contador_endereco[2] .is_wysiwyg = "true";
defparam \contador_endereco[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N42
cyclonev_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( contador_endereco[1] & ( \contador_endereco[8]~DUPLICATE_q  & ( (!contador_endereco[10] & (!contador_endereco[12] & (contador_endereco[2] & \contador_endereco[4]~DUPLICATE_q ))) ) ) )

	.dataa(!contador_endereco[10]),
	.datab(!contador_endereco[12]),
	.datac(!contador_endereco[2]),
	.datad(!\contador_endereco[4]~DUPLICATE_q ),
	.datae(!contador_endereco[1]),
	.dataf(!\contador_endereco[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'h0000000000000008;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N39
cyclonev_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( \contador_endereco[13]~DUPLICATE_q  ) + ( GND ) + ( \Add0~50  ))
// \Add0~54  = CARRY(( \contador_endereco[13]~DUPLICATE_q  ) + ( GND ) + ( \Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\contador_endereco[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N42
cyclonev_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_sumout  = SUM(( \contador_endereco[14]~DUPLICATE_q  ) + ( GND ) + ( \Add0~54  ))
// \Add0~58  = CARRY(( \contador_endereco[14]~DUPLICATE_q  ) + ( GND ) + ( \Add0~54  ))

	.dataa(gnd),
	.datab(!\contador_endereco[14]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~57_sumout ),
	.cout(\Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Add0~57 .extended_lut = "off";
defparam \Add0~57 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N44
dffeas \contador_endereco[14]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\contador_endereco[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \contador_endereco[14]~DUPLICATE .is_wysiwyg = "true";
defparam \contador_endereco[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N45
cyclonev_lcell_comb \Add0~61 (
// Equation(s):
// \Add0~61_sumout  = SUM(( \contador_endereco[15]~DUPLICATE_q  ) + ( GND ) + ( \Add0~58  ))
// \Add0~62  = CARRY(( \contador_endereco[15]~DUPLICATE_q  ) + ( GND ) + ( \Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\contador_endereco[15]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~61_sumout ),
	.cout(\Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Add0~61 .extended_lut = "off";
defparam \Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N47
dffeas \contador_endereco[15]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\contador_endereco[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \contador_endereco[15]~DUPLICATE .is_wysiwyg = "true";
defparam \contador_endereco[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N18
cyclonev_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = ( !\contador_endereco[15]~DUPLICATE_q  & ( (contador_endereco[0] & !\contador_endereco[14]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!contador_endereco[0]),
	.datad(!\contador_endereco[14]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\contador_endereco[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~1 .extended_lut = "off";
defparam \Equal0~1 .lut_mask = 64'h0F000F0000000000;
defparam \Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N34
dffeas \contador_endereco[11]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\contador_endereco[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \contador_endereco[11]~DUPLICATE .is_wysiwyg = "true";
defparam \contador_endereco[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N21
cyclonev_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = ( !contador_endereco[7] & ( (\contador_endereco[9]~DUPLICATE_q  & (\contador_endereco[13]~DUPLICATE_q  & (\contador_endereco[11]~DUPLICATE_q  & contador_endereco[5]))) ) )

	.dataa(!\contador_endereco[9]~DUPLICATE_q ),
	.datab(!\contador_endereco[13]~DUPLICATE_q ),
	.datac(!\contador_endereco[11]~DUPLICATE_q ),
	.datad(!contador_endereco[5]),
	.datae(gnd),
	.dataf(!contador_endereco[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~2 .extended_lut = "off";
defparam \Equal0~2 .lut_mask = 64'h0001000100000000;
defparam \Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N48
cyclonev_lcell_comb \Add0~65 (
// Equation(s):
// \Add0~65_sumout  = SUM(( contador_endereco[16] ) + ( GND ) + ( \Add0~62  ))

	.dataa(gnd),
	.datab(!contador_endereco[16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~65_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~65 .extended_lut = "off";
defparam \Add0~65 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N49
dffeas \contador_endereco[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(contador_endereco[16]),
	.prn(vcc));
// synopsys translate_off
defparam \contador_endereco[16] .is_wysiwyg = "true";
defparam \contador_endereco[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N3
cyclonev_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = ( \Equal0~2_combout  & ( contador_endereco[16] & ( (!contador_endereco[3] & (\Equal0~0_combout  & (!contador_endereco[6] & \Equal0~1_combout ))) ) ) )

	.dataa(!contador_endereco[3]),
	.datab(!\Equal0~0_combout ),
	.datac(!contador_endereco[6]),
	.datad(!\Equal0~1_combout ),
	.datae(!\Equal0~2_combout ),
	.dataf(!contador_endereco[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~3 .extended_lut = "off";
defparam \Equal0~3 .lut_mask = 64'h0000000000000020;
defparam \Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N40
dffeas \contador_endereco[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(contador_endereco[13]),
	.prn(vcc));
// synopsys translate_off
defparam \contador_endereco[13] .is_wysiwyg = "true";
defparam \contador_endereco[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y7_N10
dffeas \contador_endereco[3]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\contador_endereco[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \contador_endereco[3]~DUPLICATE .is_wysiwyg = "true";
defparam \contador_endereco[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N54
cyclonev_lcell_comb \always0~0 (
// Equation(s):
// \always0~0_combout  = ( contador_endereco[7] & ( !\contador_endereco[11]~DUPLICATE_q  & ( (contador_endereco[6] & (\contador_endereco[3]~DUPLICATE_q  & (!\contador_endereco[9]~DUPLICATE_q  & !contador_endereco[5]))) ) ) )

	.dataa(!contador_endereco[6]),
	.datab(!\contador_endereco[3]~DUPLICATE_q ),
	.datac(!\contador_endereco[9]~DUPLICATE_q ),
	.datad(!contador_endereco[5]),
	.datae(!contador_endereco[7]),
	.dataf(!\contador_endereco[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~0 .extended_lut = "off";
defparam \always0~0 .lut_mask = 64'h0000100000000000;
defparam \always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N54
cyclonev_lcell_comb \ativar_leitura_da_fila~0 (
// Equation(s):
// \ativar_leitura_da_fila~0_combout  = ( \ativar_leitura_da_fila~q  & ( \Equal0~1_combout  ) ) # ( !\ativar_leitura_da_fila~q  & ( \Equal0~1_combout  & ( (!contador_endereco[13] & (!contador_endereco[16] & (\Equal0~0_combout  & \always0~0_combout ))) ) ) ) 
// # ( \ativar_leitura_da_fila~q  & ( !\Equal0~1_combout  ) )

	.dataa(!contador_endereco[13]),
	.datab(!contador_endereco[16]),
	.datac(!\Equal0~0_combout ),
	.datad(!\always0~0_combout ),
	.datae(!\ativar_leitura_da_fila~q ),
	.dataf(!\Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ativar_leitura_da_fila~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ativar_leitura_da_fila~0 .extended_lut = "off";
defparam \ativar_leitura_da_fila~0 .lut_mask = 64'h0000FFFF0008FFFF;
defparam \ativar_leitura_da_fila~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y4_N56
dffeas ativar_leitura_da_fila(
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ativar_leitura_da_fila~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ativar_leitura_da_fila~q ),
	.prn(vcc));
// synopsys translate_off
defparam ativar_leitura_da_fila.is_wysiwyg = "true";
defparam ativar_leitura_da_fila.power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N13
dffeas \vga|h_state.H_ACTIVE_STATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vga|h_state~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|h_state.H_ACTIVE_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|h_state.H_ACTIVE_STATE .is_wysiwyg = "true";
defparam \vga|h_state.H_ACTIVE_STATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N12
cyclonev_lcell_comb \vga|h_state~18 (
// Equation(s):
// \vga|h_state~18_combout  = ( \vga|h_state.H_BACK_STATE~q  & ( (!\vga|h_counter[0]~1_combout  & \ativar_leitura_da_fila~q ) ) ) # ( !\vga|h_state.H_BACK_STATE~q  & ( (!\vga|h_counter[0]~1_combout  & (\ativar_leitura_da_fila~q  & 
// ((\vga|h_state.H_ACTIVE_STATE~q ) # (\vga|Equal0~2_combout )))) ) )

	.dataa(!\vga|h_counter[0]~1_combout ),
	.datab(!\vga|Equal0~2_combout ),
	.datac(!\ativar_leitura_da_fila~q ),
	.datad(!\vga|h_state.H_ACTIVE_STATE~q ),
	.datae(gnd),
	.dataf(!\vga|h_state.H_BACK_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|h_state~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|h_state~18 .extended_lut = "off";
defparam \vga|h_state~18 .lut_mask = 64'h020A020A0A0A0A0A;
defparam \vga|h_state~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N14
dffeas \vga|h_state.H_ACTIVE_STATE~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vga|h_state~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|h_state.H_ACTIVE_STATE~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|h_state.H_ACTIVE_STATE~DUPLICATE .is_wysiwyg = "true";
defparam \vga|h_state.H_ACTIVE_STATE~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N30
cyclonev_lcell_comb \vga|h_state~19 (
// Equation(s):
// \vga|h_state~19_combout  = ( \vga|h_state.H_ACTIVE_STATE~DUPLICATE_q  & ( (\vga|h_state.H_FRONT_STATE~q  & ((!\vga|Equal1~1_combout ) # (\vga|h_counter [5]))) ) ) # ( !\vga|h_state.H_ACTIVE_STATE~DUPLICATE_q  & ( ((\vga|h_state.H_FRONT_STATE~q  & 
// ((!\vga|Equal1~1_combout ) # (\vga|h_counter [5])))) # (\vga|Equal0~2_combout ) ) )

	.dataa(!\vga|Equal1~1_combout ),
	.datab(!\vga|h_counter [5]),
	.datac(!\vga|Equal0~2_combout ),
	.datad(!\vga|h_state.H_FRONT_STATE~q ),
	.datae(gnd),
	.dataf(!\vga|h_state.H_ACTIVE_STATE~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|h_state~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|h_state~19 .extended_lut = "off";
defparam \vga|h_state~19 .lut_mask = 64'h0FBF0FBF00BB00BB;
defparam \vga|h_state~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y4_N32
dffeas \vga|h_state.H_FRONT_STATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vga|h_state~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ativar_leitura_da_fila~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|h_state.H_FRONT_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|h_state.H_FRONT_STATE .is_wysiwyg = "true";
defparam \vga|h_state.H_FRONT_STATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N45
cyclonev_lcell_comb \vga|h_state~17 (
// Equation(s):
// \vga|h_state~17_combout  = ( !\vga|h_counter [5] & ( (\vga|h_counter [0] & (\vga|h_state.H_FRONT_STATE~q  & (\vga|Equal1~0_combout  & \vga|Equal0~0_combout ))) ) )

	.dataa(!\vga|h_counter [0]),
	.datab(!\vga|h_state.H_FRONT_STATE~q ),
	.datac(!\vga|Equal1~0_combout ),
	.datad(!\vga|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\vga|h_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|h_state~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|h_state~17 .extended_lut = "off";
defparam \vga|h_state~17 .lut_mask = 64'h0001000100000000;
defparam \vga|h_state~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N12
cyclonev_lcell_comb \vga|h_state~20 (
// Equation(s):
// \vga|h_state~20_combout  = ( \vga|h_state.H_PULSE_STATE~q  & ( \vga|h_counter [5] ) ) # ( !\vga|h_state.H_PULSE_STATE~q  & ( \vga|h_counter [5] & ( \vga|h_state~17_combout  ) ) ) # ( \vga|h_state.H_PULSE_STATE~q  & ( !\vga|h_counter [5] & ( 
// (!\vga|Equal0~0_combout ) # ((!\vga|Equal0~1_combout ) # (\vga|h_counter [9])) ) ) ) # ( !\vga|h_state.H_PULSE_STATE~q  & ( !\vga|h_counter [5] & ( \vga|h_state~17_combout  ) ) )

	.dataa(!\vga|h_state~17_combout ),
	.datab(!\vga|Equal0~0_combout ),
	.datac(!\vga|h_counter [9]),
	.datad(!\vga|Equal0~1_combout ),
	.datae(!\vga|h_state.H_PULSE_STATE~q ),
	.dataf(!\vga|h_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|h_state~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|h_state~20 .extended_lut = "off";
defparam \vga|h_state~20 .lut_mask = 64'h5555FFCF5555FFFF;
defparam \vga|h_state~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y4_N14
dffeas \vga|h_state.H_PULSE_STATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vga|h_state~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ativar_leitura_da_fila~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|h_state.H_PULSE_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|h_state.H_PULSE_STATE .is_wysiwyg = "true";
defparam \vga|h_state.H_PULSE_STATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N6
cyclonev_lcell_comb \vga|h_state~21 (
// Equation(s):
// \vga|h_state~21_combout  = ( !\vga|h_state.H_BACK_STATE~q  & ( (!\vga|h_counter [5] & (!\vga|h_counter [9] & (\vga|Equal0~0_combout  & (\vga|h_state.H_PULSE_STATE~q  & \vga|Equal0~1_combout )))) ) ) # ( \vga|h_state.H_BACK_STATE~q  & ( (!\vga|h_counter 
// [5]) # (((!\vga|Equal1~1_combout ))) ) )

	.dataa(!\vga|h_counter [5]),
	.datab(!\vga|h_counter [9]),
	.datac(!\vga|Equal1~1_combout ),
	.datad(!\vga|h_state.H_PULSE_STATE~q ),
	.datae(!\vga|h_state.H_BACK_STATE~q ),
	.dataf(!\vga|Equal0~1_combout ),
	.datag(!\vga|Equal0~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|h_state~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|h_state~21 .extended_lut = "on";
defparam \vga|h_state~21 .lut_mask = 64'h0000FAFA0008FAFA;
defparam \vga|h_state~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y4_N7
dffeas \vga|h_state.H_BACK_STATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vga|h_state~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ativar_leitura_da_fila~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|h_state.H_BACK_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|h_state.H_BACK_STATE .is_wysiwyg = "true";
defparam \vga|h_state.H_BACK_STATE .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N13
dffeas \vga|h_state.H_PULSE_STATE~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vga|h_state~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ativar_leitura_da_fila~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|h_state.H_PULSE_STATE~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|h_state.H_PULSE_STATE~DUPLICATE .is_wysiwyg = "true";
defparam \vga|h_state.H_PULSE_STATE~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N24
cyclonev_lcell_comb \vga|h_counter[0]~3 (
// Equation(s):
// \vga|h_counter[0]~3_combout  = ( \vga|h_counter [9] & ( \vga|h_counter [0] & ( (!\vga|h_state.H_BACK_STATE~q  & (!\vga|h_state.H_PULSE_STATE~DUPLICATE_q  & (!\vga|h_counter [5] $ (!\vga|h_state.H_FRONT_STATE~q )))) # (\vga|h_state.H_BACK_STATE~q  & 
// (\vga|h_counter [5])) ) ) ) # ( !\vga|h_counter [9] & ( \vga|h_counter [0] & ( (!\vga|h_counter [5] & (!\vga|h_state.H_BACK_STATE~q  & ((\vga|h_state.H_PULSE_STATE~DUPLICATE_q ) # (\vga|h_state.H_FRONT_STATE~q )))) # (\vga|h_counter [5] & 
// (((\vga|h_state.H_BACK_STATE~q )))) ) ) ) # ( \vga|h_counter [9] & ( !\vga|h_counter [0] & ( (\vga|h_counter [5] & (!\vga|h_state.H_FRONT_STATE~q  & (!\vga|h_state.H_BACK_STATE~q  & !\vga|h_state.H_PULSE_STATE~DUPLICATE_q ))) ) ) ) # ( !\vga|h_counter [9] 
// & ( !\vga|h_counter [0] & ( (!\vga|h_counter [5] & (!\vga|h_state.H_BACK_STATE~q  & \vga|h_state.H_PULSE_STATE~DUPLICATE_q )) ) ) )

	.dataa(!\vga|h_counter [5]),
	.datab(!\vga|h_state.H_FRONT_STATE~q ),
	.datac(!\vga|h_state.H_BACK_STATE~q ),
	.datad(!\vga|h_state.H_PULSE_STATE~DUPLICATE_q ),
	.datae(!\vga|h_counter [9]),
	.dataf(!\vga|h_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|h_counter[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|h_counter[0]~3 .extended_lut = "off";
defparam \vga|h_counter[0]~3 .lut_mask = 64'h00A0400025A56505;
defparam \vga|h_counter[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y4_N31
dffeas \vga|h_state.H_FRONT_STATE~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vga|h_state~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ativar_leitura_da_fila~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|h_state.H_FRONT_STATE~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|h_state.H_FRONT_STATE~DUPLICATE .is_wysiwyg = "true";
defparam \vga|h_state.H_FRONT_STATE~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N59
dffeas \vga|h_counter[9]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vga|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|h_counter[0]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|h_counter[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|h_counter[9]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|h_counter[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N0
cyclonev_lcell_comb \vga|h_counter[0]~4 (
// Equation(s):
// \vga|h_counter[0]~4_combout  = ( \vga|h_state.H_PULSE_STATE~DUPLICATE_q  & ( \vga|h_counter [0] & ( (\vga|h_counter [4] & \vga|h_counter [6]) ) ) ) # ( !\vga|h_state.H_PULSE_STATE~DUPLICATE_q  & ( \vga|h_counter [0] & ( 
// (!\vga|h_state.H_FRONT_STATE~DUPLICATE_q  & (\vga|h_counter [4] & (\vga|h_counter [6]))) # (\vga|h_state.H_FRONT_STATE~DUPLICATE_q  & (!\vga|h_counter [4] & (!\vga|h_counter [6] & !\vga|h_counter[9]~DUPLICATE_q ))) ) ) ) # ( 
// !\vga|h_state.H_PULSE_STATE~DUPLICATE_q  & ( !\vga|h_counter [0] & ( (\vga|h_state.H_FRONT_STATE~DUPLICATE_q  & (!\vga|h_counter [4] & (!\vga|h_counter [6] & !\vga|h_counter[9]~DUPLICATE_q ))) ) ) )

	.dataa(!\vga|h_state.H_FRONT_STATE~DUPLICATE_q ),
	.datab(!\vga|h_counter [4]),
	.datac(!\vga|h_counter [6]),
	.datad(!\vga|h_counter[9]~DUPLICATE_q ),
	.datae(!\vga|h_state.H_PULSE_STATE~DUPLICATE_q ),
	.dataf(!\vga|h_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|h_counter[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|h_counter[0]~4 .extended_lut = "off";
defparam \vga|h_counter[0]~4 .lut_mask = 64'h4000000042020303;
defparam \vga|h_counter[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N18
cyclonev_lcell_comb \vga|h_counter[0]~2 (
// Equation(s):
// \vga|h_counter[0]~2_combout  = ( \vga|h_counter[0]~4_combout  & ( \vga|Equal0~0_combout  & ( (!\ativar_leitura_da_fila~q ) # ((\vga|h_counter[0]~3_combout  & ((!\vga|h_state.H_BACK_STATE~q ) # (\vga|Equal1~0_combout )))) ) ) ) # ( 
// !\vga|h_counter[0]~4_combout  & ( \vga|Equal0~0_combout  & ( (!\ativar_leitura_da_fila~q ) # ((\vga|h_state.H_BACK_STATE~q  & (\vga|h_counter[0]~3_combout  & \vga|Equal1~0_combout ))) ) ) ) # ( \vga|h_counter[0]~4_combout  & ( !\vga|Equal0~0_combout  & ( 
// !\ativar_leitura_da_fila~q  ) ) ) # ( !\vga|h_counter[0]~4_combout  & ( !\vga|Equal0~0_combout  & ( !\ativar_leitura_da_fila~q  ) ) )

	.dataa(!\vga|h_state.H_BACK_STATE~q ),
	.datab(!\ativar_leitura_da_fila~q ),
	.datac(!\vga|h_counter[0]~3_combout ),
	.datad(!\vga|Equal1~0_combout ),
	.datae(!\vga|h_counter[0]~4_combout ),
	.dataf(!\vga|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|h_counter[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|h_counter[0]~2 .extended_lut = "off";
defparam \vga|h_counter[0]~2 .lut_mask = 64'hCCCCCCCCCCCDCECF;
defparam \vga|h_counter[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N32
dffeas \vga|h_counter[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vga|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|h_counter[0]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|h_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|h_counter[0] .is_wysiwyg = "true";
defparam \vga|h_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N33
cyclonev_lcell_comb \vga|Add0~5 (
// Equation(s):
// \vga|Add0~5_sumout  = SUM(( \vga|h_counter [1] ) + ( GND ) + ( \vga|Add0~2  ))
// \vga|Add0~6  = CARRY(( \vga|h_counter [1] ) + ( GND ) + ( \vga|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|h_counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add0~5_sumout ),
	.cout(\vga|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add0~5 .extended_lut = "off";
defparam \vga|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N34
dffeas \vga|h_counter[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vga|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|h_counter[0]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|h_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|h_counter[1] .is_wysiwyg = "true";
defparam \vga|h_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N36
cyclonev_lcell_comb \vga|Add0~9 (
// Equation(s):
// \vga|Add0~9_sumout  = SUM(( \vga|h_counter [2] ) + ( GND ) + ( \vga|Add0~6  ))
// \vga|Add0~10  = CARRY(( \vga|h_counter [2] ) + ( GND ) + ( \vga|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|h_counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add0~9_sumout ),
	.cout(\vga|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add0~9 .extended_lut = "off";
defparam \vga|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N37
dffeas \vga|h_counter[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vga|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|h_counter[0]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|h_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|h_counter[2] .is_wysiwyg = "true";
defparam \vga|h_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N39
cyclonev_lcell_comb \vga|Add0~13 (
// Equation(s):
// \vga|Add0~13_sumout  = SUM(( \vga|h_counter [3] ) + ( GND ) + ( \vga|Add0~10  ))
// \vga|Add0~14  = CARRY(( \vga|h_counter [3] ) + ( GND ) + ( \vga|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|h_counter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add0~13_sumout ),
	.cout(\vga|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add0~13 .extended_lut = "off";
defparam \vga|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N40
dffeas \vga|h_counter[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vga|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|h_counter[0]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|h_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|h_counter[3] .is_wysiwyg = "true";
defparam \vga|h_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N42
cyclonev_lcell_comb \vga|Add0~17 (
// Equation(s):
// \vga|Add0~17_sumout  = SUM(( \vga|h_counter [4] ) + ( GND ) + ( \vga|Add0~14  ))
// \vga|Add0~18  = CARRY(( \vga|h_counter [4] ) + ( GND ) + ( \vga|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|h_counter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add0~17_sumout ),
	.cout(\vga|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add0~17 .extended_lut = "off";
defparam \vga|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N44
dffeas \vga|h_counter[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vga|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|h_counter[0]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|h_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|h_counter[4] .is_wysiwyg = "true";
defparam \vga|h_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N45
cyclonev_lcell_comb \vga|Add0~21 (
// Equation(s):
// \vga|Add0~21_sumout  = SUM(( \vga|h_counter [5] ) + ( GND ) + ( \vga|Add0~18  ))
// \vga|Add0~22  = CARRY(( \vga|h_counter [5] ) + ( GND ) + ( \vga|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|h_counter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add0~21_sumout ),
	.cout(\vga|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add0~21 .extended_lut = "off";
defparam \vga|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N47
dffeas \vga|h_counter[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vga|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|h_counter[0]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|h_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|h_counter[5] .is_wysiwyg = "true";
defparam \vga|h_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N48
cyclonev_lcell_comb \vga|Add0~25 (
// Equation(s):
// \vga|Add0~25_sumout  = SUM(( \vga|h_counter [6] ) + ( GND ) + ( \vga|Add0~22  ))
// \vga|Add0~26  = CARRY(( \vga|h_counter [6] ) + ( GND ) + ( \vga|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|h_counter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add0~25_sumout ),
	.cout(\vga|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add0~25 .extended_lut = "off";
defparam \vga|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N50
dffeas \vga|h_counter[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vga|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|h_counter[0]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|h_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|h_counter[6] .is_wysiwyg = "true";
defparam \vga|h_counter[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N53
dffeas \vga|h_counter[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vga|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|h_counter[0]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|h_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|h_counter[7] .is_wysiwyg = "true";
defparam \vga|h_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N27
cyclonev_lcell_comb \fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~2 (
// Equation(s):
// \fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~2_combout  = ( \vga|h_counter [6] & ( (!\vga|h_counter [7] & ((!\vga|h_counter [8]))) # (\vga|h_counter [7] & (\vga|h_counter [5] & \vga|h_counter [8])) ) ) # ( !\vga|h_counter [6] & ( 
// (!\vga|h_counter [8] & ((!\vga|h_counter [7]) # (!\vga|h_counter [5]))) ) )

	.dataa(!\vga|h_counter [7]),
	.datab(gnd),
	.datac(!\vga|h_counter [5]),
	.datad(!\vga|h_counter [8]),
	.datae(gnd),
	.dataf(!\vga|h_counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~2 .extended_lut = "off";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~2 .lut_mask = 64'hFA00FA00AA05AA05;
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N0
cyclonev_lcell_comb \vga|Add1~1 (
// Equation(s):
// \vga|Add1~1_sumout  = SUM(( \vga|v_counter [0] ) + ( VCC ) + ( !VCC ))
// \vga|Add1~2  = CARRY(( \vga|v_counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|v_counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add1~1_sumout ),
	.cout(\vga|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add1~1 .extended_lut = "off";
defparam \vga|Add1~1 .lut_mask = 64'h00000000000000FF;
defparam \vga|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N12
cyclonev_lcell_comb \vga|line_done~0 (
// Equation(s):
// \vga|line_done~0_combout  = ( !\vga|h_state.H_BACK_STATE~q  & ( (((\vga|h_state.H_ACTIVE_STATE~q  & ((\vga|line_done~q ))))) ) ) # ( \vga|h_state.H_BACK_STATE~q  & ( (\vga|Equal0~0_combout  & (!\vga|h_counter [0] & (\vga|h_counter [5] & 
// (\vga|Equal1~0_combout )))) ) )

	.dataa(!\vga|Equal0~0_combout ),
	.datab(!\vga|h_counter [0]),
	.datac(!\vga|h_counter [5]),
	.datad(!\vga|Equal1~0_combout ),
	.datae(!\vga|h_state.H_BACK_STATE~q ),
	.dataf(!\vga|line_done~q ),
	.datag(!\vga|h_state.H_ACTIVE_STATE~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|line_done~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|line_done~0 .extended_lut = "on";
defparam \vga|line_done~0 .lut_mask = 64'h000000040F0F0004;
defparam \vga|line_done~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N13
dffeas \vga|line_done (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vga|line_done~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ativar_leitura_da_fila~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|line_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|line_done .is_wysiwyg = "true";
defparam \vga|line_done .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N39
cyclonev_lcell_comb \vga|v_counter[2]~3 (
// Equation(s):
// \vga|v_counter[2]~3_combout  = ( \ativar_leitura_da_fila~q  & ( \vga|line_done~q  ) ) # ( !\ativar_leitura_da_fila~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|line_done~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ativar_leitura_da_fila~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|v_counter[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|v_counter[2]~3 .extended_lut = "off";
defparam \vga|v_counter[2]~3 .lut_mask = 64'hFFFFFFFF0F0F0F0F;
defparam \vga|v_counter[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N16
dffeas \vga|v_counter[5]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vga|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|v_counter[2]~2_combout ),
	.sload(gnd),
	.ena(\vga|v_counter[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|v_counter[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|v_counter[5]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|v_counter[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N21
cyclonev_lcell_comb \vga|Add1~29 (
// Equation(s):
// \vga|Add1~29_sumout  = SUM(( \vga|v_counter [7] ) + ( GND ) + ( \vga|Add1~26  ))
// \vga|Add1~30  = CARRY(( \vga|v_counter [7] ) + ( GND ) + ( \vga|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|v_counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add1~29_sumout ),
	.cout(\vga|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add1~29 .extended_lut = "off";
defparam \vga|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N24
cyclonev_lcell_comb \vga|Add1~33 (
// Equation(s):
// \vga|Add1~33_sumout  = SUM(( \vga|v_counter [8] ) + ( GND ) + ( \vga|Add1~30  ))
// \vga|Add1~34  = CARRY(( \vga|v_counter [8] ) + ( GND ) + ( \vga|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|v_counter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add1~33_sumout ),
	.cout(\vga|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add1~33 .extended_lut = "off";
defparam \vga|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N26
dffeas \vga|v_counter[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vga|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|v_counter[2]~2_combout ),
	.sload(gnd),
	.ena(\vga|v_counter[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|v_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|v_counter[8] .is_wysiwyg = "true";
defparam \vga|v_counter[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N27
cyclonev_lcell_comb \vga|Add1~37 (
// Equation(s):
// \vga|Add1~37_sumout  = SUM(( \vga|v_counter [9] ) + ( GND ) + ( \vga|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|v_counter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add1~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|Add1~37 .extended_lut = "off";
defparam \vga|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N28
dffeas \vga|v_counter[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vga|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|v_counter[2]~2_combout ),
	.sload(gnd),
	.ena(\vga|v_counter[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|v_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|v_counter[9] .is_wysiwyg = "true";
defparam \vga|v_counter[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y4_N19
dffeas \vga|v_counter[6]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vga|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|v_counter[2]~2_combout ),
	.sload(gnd),
	.ena(\vga|v_counter[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|v_counter[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|v_counter[6]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|v_counter[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N30
cyclonev_lcell_comb \vga|Equal6~1 (
// Equation(s):
// \vga|Equal6~1_combout  = ( !\vga|v_counter[6]~DUPLICATE_q  & ( (!\vga|v_counter [1] & (!\vga|v_counter [9] & !\vga|v_counter [2])) ) )

	.dataa(gnd),
	.datab(!\vga|v_counter [1]),
	.datac(!\vga|v_counter [9]),
	.datad(!\vga|v_counter [2]),
	.datae(gnd),
	.dataf(!\vga|v_counter[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|Equal6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|Equal6~1 .extended_lut = "off";
defparam \vga|Equal6~1 .lut_mask = 64'hC000C00000000000;
defparam \vga|Equal6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N13
dffeas \vga|v_counter[4]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vga|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|v_counter[2]~2_combout ),
	.sload(gnd),
	.ena(\vga|v_counter[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|v_counter[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|v_counter[4]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|v_counter[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y4_N22
dffeas \vga|v_counter[7]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vga|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|v_counter[2]~2_combout ),
	.sload(gnd),
	.ena(\vga|v_counter[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|v_counter[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|v_counter[7]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|v_counter[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y4_N25
dffeas \vga|v_counter[8]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vga|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|v_counter[2]~2_combout ),
	.sload(gnd),
	.ena(\vga|v_counter[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|v_counter[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|v_counter[8]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|v_counter[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N48
cyclonev_lcell_comb \LessThan2~0 (
// Equation(s):
// \LessThan2~0_combout  = ( !\vga|v_counter[8]~DUPLICATE_q  & ( (!\vga|v_counter[4]~DUPLICATE_q  & !\vga|v_counter[7]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|v_counter[4]~DUPLICATE_q ),
	.datad(!\vga|v_counter[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\vga|v_counter[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~0 .extended_lut = "off";
defparam \LessThan2~0 .lut_mask = 64'hF000F00000000000;
defparam \LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N9
cyclonev_lcell_comb \vga|Equal7~0 (
// Equation(s):
// \vga|Equal7~0_combout  = ( \LessThan2~0_combout  & ( (!\vga|v_counter[5]~DUPLICATE_q  & (\vga|Equal6~1_combout  & (\vga|v_counter [0] & !\vga|v_counter [3]))) ) )

	.dataa(!\vga|v_counter[5]~DUPLICATE_q ),
	.datab(!\vga|Equal6~1_combout ),
	.datac(!\vga|v_counter [0]),
	.datad(!\vga|v_counter [3]),
	.datae(gnd),
	.dataf(!\LessThan2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|Equal7~0 .extended_lut = "off";
defparam \vga|Equal7~0 .lut_mask = 64'h0000000002000200;
defparam \vga|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N24
cyclonev_lcell_comb \vga|Equal8~0 (
// Equation(s):
// \vga|Equal8~0_combout  = ( \vga|Equal6~1_combout  & ( (\vga|v_counter[5]~DUPLICATE_q  & (!\vga|v_counter [0] & (\LessThan2~0_combout  & !\vga|v_counter [3]))) ) )

	.dataa(!\vga|v_counter[5]~DUPLICATE_q ),
	.datab(!\vga|v_counter [0]),
	.datac(!\LessThan2~0_combout ),
	.datad(!\vga|v_counter [3]),
	.datae(gnd),
	.dataf(!\vga|Equal6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|Equal8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|Equal8~0 .extended_lut = "off";
defparam \vga|Equal8~0 .lut_mask = 64'h0000000004000400;
defparam \vga|Equal8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N37
dffeas \vga|v_state.V_PULSE_STATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vga|v_state~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ativar_leitura_da_fila~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|v_state.V_PULSE_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|v_state.V_PULSE_STATE .is_wysiwyg = "true";
defparam \vga|v_state.V_PULSE_STATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N39
cyclonev_lcell_comb \vga|v_state~19 (
// Equation(s):
// \vga|v_state~19_combout  = ( \vga|Equal8~0_combout  & ( (!\vga|line_done~q  & (((\vga|v_state.V_BACK_STATE~q )))) # (\vga|line_done~q  & (\vga|Equal7~0_combout  & (\vga|v_state.V_PULSE_STATE~q  & !\vga|v_state.V_BACK_STATE~q ))) ) ) # ( 
// !\vga|Equal8~0_combout  & ( ((\vga|line_done~q  & (\vga|Equal7~0_combout  & \vga|v_state.V_PULSE_STATE~q ))) # (\vga|v_state.V_BACK_STATE~q ) ) )

	.dataa(!\vga|line_done~q ),
	.datab(!\vga|Equal7~0_combout ),
	.datac(!\vga|v_state.V_PULSE_STATE~q ),
	.datad(!\vga|v_state.V_BACK_STATE~q ),
	.datae(gnd),
	.dataf(!\vga|Equal8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|v_state~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|v_state~19 .extended_lut = "off";
defparam \vga|v_state~19 .lut_mask = 64'h01FF01FF01AA01AA;
defparam \vga|v_state~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N41
dffeas \vga|v_state.V_BACK_STATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vga|v_state~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ativar_leitura_da_fila~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|v_state.V_BACK_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|v_state.V_BACK_STATE .is_wysiwyg = "true";
defparam \vga|v_state.V_BACK_STATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N12
cyclonev_lcell_comb \vga|Equal5~0 (
// Equation(s):
// \vga|Equal5~0_combout  = ( \vga|v_counter[7]~DUPLICATE_q  & ( \vga|v_counter [1] & ( (\vga|v_counter[4]~DUPLICATE_q  & (\vga|v_counter[6]~DUPLICATE_q  & (\vga|v_counter [2] & \vga|v_counter[8]~DUPLICATE_q ))) ) ) )

	.dataa(!\vga|v_counter[4]~DUPLICATE_q ),
	.datab(!\vga|v_counter[6]~DUPLICATE_q ),
	.datac(!\vga|v_counter [2]),
	.datad(!\vga|v_counter[8]~DUPLICATE_q ),
	.datae(!\vga|v_counter[7]~DUPLICATE_q ),
	.dataf(!\vga|v_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|Equal5~0 .extended_lut = "off";
defparam \vga|Equal5~0 .lut_mask = 64'h0000000000000001;
defparam \vga|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N18
cyclonev_lcell_comb \vga|Equal6~0 (
// Equation(s):
// \vga|Equal6~0_combout  = ( \vga|v_counter [0] & ( (!\vga|v_counter[5]~DUPLICATE_q  & \vga|v_counter [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|v_counter[5]~DUPLICATE_q ),
	.datad(!\vga|v_counter [3]),
	.datae(gnd),
	.dataf(!\vga|v_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|Equal6~0 .extended_lut = "off";
defparam \vga|Equal6~0 .lut_mask = 64'h0000000000F000F0;
defparam \vga|Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N27
cyclonev_lcell_comb \vga|Equal5~1 (
// Equation(s):
// \vga|Equal5~1_combout  = ( \vga|Equal6~0_combout  & ( (\vga|Equal5~0_combout  & !\vga|v_counter [9]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|Equal5~0_combout ),
	.datad(!\vga|v_counter [9]),
	.datae(gnd),
	.dataf(!\vga|Equal6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|Equal5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|Equal5~1 .extended_lut = "off";
defparam \vga|Equal5~1 .lut_mask = 64'h000000000F000F00;
defparam \vga|Equal5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N0
cyclonev_lcell_comb \vga|v_state~17 (
// Equation(s):
// \vga|v_state~17_combout  = ( \vga|v_state.V_ACTIVE_STATE~q  & ( \vga|Equal5~1_combout  & ( (\ativar_leitura_da_fila~q  & ((!\vga|line_done~q ) # ((!\vga|Equal8~0_combout ) # (!\vga|v_state.V_BACK_STATE~q )))) ) ) ) # ( !\vga|v_state.V_ACTIVE_STATE~q  & ( 
// \vga|Equal5~1_combout  & ( (\ativar_leitura_da_fila~q  & ((!\vga|line_done~q  & ((\vga|v_state.V_BACK_STATE~q ))) # (\vga|line_done~q  & ((!\vga|Equal8~0_combout ) # (!\vga|v_state.V_BACK_STATE~q ))))) ) ) ) # ( \vga|v_state.V_ACTIVE_STATE~q  & ( 
// !\vga|Equal5~1_combout  & ( (\ativar_leitura_da_fila~q  & ((!\vga|line_done~q ) # ((!\vga|Equal8~0_combout ) # (!\vga|v_state.V_BACK_STATE~q )))) ) ) ) # ( !\vga|v_state.V_ACTIVE_STATE~q  & ( !\vga|Equal5~1_combout  & ( (\ativar_leitura_da_fila~q  & 
// (\vga|v_state.V_BACK_STATE~q  & ((!\vga|line_done~q ) # (!\vga|Equal8~0_combout )))) ) ) )

	.dataa(!\vga|line_done~q ),
	.datab(!\ativar_leitura_da_fila~q ),
	.datac(!\vga|Equal8~0_combout ),
	.datad(!\vga|v_state.V_BACK_STATE~q ),
	.datae(!\vga|v_state.V_ACTIVE_STATE~q ),
	.dataf(!\vga|Equal5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|v_state~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|v_state~17 .extended_lut = "off";
defparam \vga|v_state~17 .lut_mask = 64'h0032333211323332;
defparam \vga|v_state~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N2
dffeas \vga|v_state.V_ACTIVE_STATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vga|v_state~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|v_state.V_ACTIVE_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|v_state.V_ACTIVE_STATE .is_wysiwyg = "true";
defparam \vga|v_state.V_ACTIVE_STATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N33
cyclonev_lcell_comb \vga|Equal6~2 (
// Equation(s):
// \vga|Equal6~2_combout  = ( \LessThan2~0_combout  & ( (\vga|Equal6~0_combout  & \vga|Equal6~1_combout ) ) )

	.dataa(!\vga|Equal6~0_combout ),
	.datab(gnd),
	.datac(!\vga|Equal6~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LessThan2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|Equal6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|Equal6~2 .extended_lut = "off";
defparam \vga|Equal6~2 .lut_mask = 64'h0000000005050505;
defparam \vga|Equal6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N21
cyclonev_lcell_comb \vga|v_state~20 (
// Equation(s):
// \vga|v_state~20_combout  = ( \vga|Equal6~2_combout  & ( (!\vga|line_done~q  & (((\vga|v_state.V_FRONT_STATE~q )))) # (\vga|line_done~q  & (!\vga|v_state.V_ACTIVE_STATE~q  & (\vga|Equal5~1_combout ))) ) ) # ( !\vga|Equal6~2_combout  & ( 
// ((!\vga|v_state.V_ACTIVE_STATE~q  & (\vga|Equal5~1_combout  & \vga|line_done~q ))) # (\vga|v_state.V_FRONT_STATE~q ) ) )

	.dataa(!\vga|v_state.V_ACTIVE_STATE~q ),
	.datab(!\vga|Equal5~1_combout ),
	.datac(!\vga|line_done~q ),
	.datad(!\vga|v_state.V_FRONT_STATE~q ),
	.datae(gnd),
	.dataf(!\vga|Equal6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|v_state~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|v_state~20 .extended_lut = "off";
defparam \vga|v_state~20 .lut_mask = 64'h02FF02FF02F202F2;
defparam \vga|v_state~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N23
dffeas \vga|v_state.V_FRONT_STATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vga|v_state~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ativar_leitura_da_fila~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|v_state.V_FRONT_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|v_state.V_FRONT_STATE .is_wysiwyg = "true";
defparam \vga|v_state.V_FRONT_STATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N36
cyclonev_lcell_comb \vga|v_state~18 (
// Equation(s):
// \vga|v_state~18_combout  = ( \vga|Equal6~2_combout  & ( (!\vga|line_done~q  & (((\vga|v_state.V_PULSE_STATE~q )))) # (\vga|line_done~q  & ((!\vga|v_state.V_PULSE_STATE~q  & ((\vga|v_state.V_FRONT_STATE~q ))) # (\vga|v_state.V_PULSE_STATE~q  & 
// (!\vga|Equal7~0_combout )))) ) ) # ( !\vga|Equal6~2_combout  & ( (\vga|v_state.V_PULSE_STATE~q  & ((!\vga|line_done~q ) # (!\vga|Equal7~0_combout ))) ) )

	.dataa(!\vga|line_done~q ),
	.datab(!\vga|Equal7~0_combout ),
	.datac(!\vga|v_state.V_FRONT_STATE~q ),
	.datad(!\vga|v_state.V_PULSE_STATE~q ),
	.datae(gnd),
	.dataf(!\vga|Equal6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|v_state~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|v_state~18 .extended_lut = "off";
defparam \vga|v_state~18 .lut_mask = 64'h00EE00EE05EE05EE;
defparam \vga|v_state~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N38
dffeas \vga|v_state.V_PULSE_STATE~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vga|v_state~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ativar_leitura_da_fila~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|v_state.V_PULSE_STATE~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|v_state.V_PULSE_STATE~DUPLICATE .is_wysiwyg = "true";
defparam \vga|v_state.V_PULSE_STATE~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N54
cyclonev_lcell_comb \vga|v_counter[2]~1 (
// Equation(s):
// \vga|v_counter[2]~1_combout  = ( \vga|v_state.V_FRONT_STATE~q  & ( \LessThan2~0_combout  & ( (\vga|Equal6~1_combout  & \vga|Equal6~0_combout ) ) ) ) # ( !\vga|v_state.V_FRONT_STATE~q  & ( \LessThan2~0_combout  & ( (!\vga|v_counter [9] & 
// (\vga|Equal6~0_combout  & \vga|Equal5~0_combout )) ) ) ) # ( !\vga|v_state.V_FRONT_STATE~q  & ( !\LessThan2~0_combout  & ( (!\vga|v_counter [9] & (\vga|Equal6~0_combout  & \vga|Equal5~0_combout )) ) ) )

	.dataa(!\vga|v_counter [9]),
	.datab(!\vga|Equal6~1_combout ),
	.datac(!\vga|Equal6~0_combout ),
	.datad(!\vga|Equal5~0_combout ),
	.datae(!\vga|v_state.V_FRONT_STATE~q ),
	.dataf(!\LessThan2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|v_counter[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|v_counter[2]~1 .extended_lut = "off";
defparam \vga|v_counter[2]~1 .lut_mask = 64'h000A0000000A0303;
defparam \vga|v_counter[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N42
cyclonev_lcell_comb \vga|v_counter[2]~2 (
// Equation(s):
// \vga|v_counter[2]~2_combout  = ( \vga|v_counter[2]~1_combout  & ( \vga|Equal8~0_combout  & ( (!\vga|v_state.V_PULSE_STATE~DUPLICATE_q ) # (((!\ativar_leitura_da_fila~q ) # (\vga|Equal7~0_combout )) # (\vga|v_state.V_BACK_STATE~q )) ) ) ) # ( 
// !\vga|v_counter[2]~1_combout  & ( \vga|Equal8~0_combout  & ( ((!\ativar_leitura_da_fila~q ) # ((\vga|v_state.V_PULSE_STATE~DUPLICATE_q  & \vga|Equal7~0_combout ))) # (\vga|v_state.V_BACK_STATE~q ) ) ) ) # ( \vga|v_counter[2]~1_combout  & ( 
// !\vga|Equal8~0_combout  & ( (!\ativar_leitura_da_fila~q ) # ((!\vga|v_state.V_BACK_STATE~q  & ((!\vga|v_state.V_PULSE_STATE~DUPLICATE_q ) # (\vga|Equal7~0_combout )))) ) ) ) # ( !\vga|v_counter[2]~1_combout  & ( !\vga|Equal8~0_combout  & ( 
// (!\ativar_leitura_da_fila~q ) # ((\vga|v_state.V_PULSE_STATE~DUPLICATE_q  & (!\vga|v_state.V_BACK_STATE~q  & \vga|Equal7~0_combout ))) ) ) )

	.dataa(!\vga|v_state.V_PULSE_STATE~DUPLICATE_q ),
	.datab(!\vga|v_state.V_BACK_STATE~q ),
	.datac(!\ativar_leitura_da_fila~q ),
	.datad(!\vga|Equal7~0_combout ),
	.datae(!\vga|v_counter[2]~1_combout ),
	.dataf(!\vga|Equal8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|v_counter[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|v_counter[2]~2 .extended_lut = "off";
defparam \vga|v_counter[2]~2 .lut_mask = 64'hF0F4F8FCF3F7FBFF;
defparam \vga|v_counter[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N1
dffeas \vga|v_counter[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vga|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|v_counter[2]~2_combout ),
	.sload(gnd),
	.ena(\vga|v_counter[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|v_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|v_counter[0] .is_wysiwyg = "true";
defparam \vga|v_counter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N3
cyclonev_lcell_comb \vga|Add1~5 (
// Equation(s):
// \vga|Add1~5_sumout  = SUM(( \vga|v_counter [1] ) + ( GND ) + ( \vga|Add1~2  ))
// \vga|Add1~6  = CARRY(( \vga|v_counter [1] ) + ( GND ) + ( \vga|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|v_counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add1~5_sumout ),
	.cout(\vga|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add1~5 .extended_lut = "off";
defparam \vga|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N4
dffeas \vga|v_counter[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vga|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|v_counter[2]~2_combout ),
	.sload(gnd),
	.ena(\vga|v_counter[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|v_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|v_counter[1] .is_wysiwyg = "true";
defparam \vga|v_counter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N6
cyclonev_lcell_comb \vga|Add1~9 (
// Equation(s):
// \vga|Add1~9_sumout  = SUM(( \vga|v_counter [2] ) + ( GND ) + ( \vga|Add1~6  ))
// \vga|Add1~10  = CARRY(( \vga|v_counter [2] ) + ( GND ) + ( \vga|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|v_counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add1~9_sumout ),
	.cout(\vga|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add1~9 .extended_lut = "off";
defparam \vga|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N7
dffeas \vga|v_counter[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vga|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|v_counter[2]~2_combout ),
	.sload(gnd),
	.ena(\vga|v_counter[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|v_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|v_counter[2] .is_wysiwyg = "true";
defparam \vga|v_counter[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N9
cyclonev_lcell_comb \vga|Add1~13 (
// Equation(s):
// \vga|Add1~13_sumout  = SUM(( \vga|v_counter [3] ) + ( GND ) + ( \vga|Add1~10  ))
// \vga|Add1~14  = CARRY(( \vga|v_counter [3] ) + ( GND ) + ( \vga|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|v_counter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add1~13_sumout ),
	.cout(\vga|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add1~13 .extended_lut = "off";
defparam \vga|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N10
dffeas \vga|v_counter[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vga|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|v_counter[2]~2_combout ),
	.sload(gnd),
	.ena(\vga|v_counter[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|v_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|v_counter[3] .is_wysiwyg = "true";
defparam \vga|v_counter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N12
cyclonev_lcell_comb \vga|Add1~17 (
// Equation(s):
// \vga|Add1~17_sumout  = SUM(( \vga|v_counter [4] ) + ( GND ) + ( \vga|Add1~14  ))
// \vga|Add1~18  = CARRY(( \vga|v_counter [4] ) + ( GND ) + ( \vga|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|v_counter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add1~17_sumout ),
	.cout(\vga|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add1~17 .extended_lut = "off";
defparam \vga|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N14
dffeas \vga|v_counter[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vga|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|v_counter[2]~2_combout ),
	.sload(gnd),
	.ena(\vga|v_counter[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|v_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|v_counter[4] .is_wysiwyg = "true";
defparam \vga|v_counter[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N15
cyclonev_lcell_comb \vga|Add1~21 (
// Equation(s):
// \vga|Add1~21_sumout  = SUM(( \vga|v_counter [5] ) + ( GND ) + ( \vga|Add1~18  ))
// \vga|Add1~22  = CARRY(( \vga|v_counter [5] ) + ( GND ) + ( \vga|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|v_counter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add1~21_sumout ),
	.cout(\vga|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add1~21 .extended_lut = "off";
defparam \vga|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N17
dffeas \vga|v_counter[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vga|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|v_counter[2]~2_combout ),
	.sload(gnd),
	.ena(\vga|v_counter[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|v_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|v_counter[5] .is_wysiwyg = "true";
defparam \vga|v_counter[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N18
cyclonev_lcell_comb \vga|Add1~25 (
// Equation(s):
// \vga|Add1~25_sumout  = SUM(( \vga|v_counter [6] ) + ( GND ) + ( \vga|Add1~22  ))
// \vga|Add1~26  = CARRY(( \vga|v_counter [6] ) + ( GND ) + ( \vga|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|v_counter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add1~25_sumout ),
	.cout(\vga|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add1~25 .extended_lut = "off";
defparam \vga|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N20
dffeas \vga|v_counter[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vga|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|v_counter[2]~2_combout ),
	.sload(gnd),
	.ena(\vga|v_counter[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|v_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|v_counter[6] .is_wysiwyg = "true";
defparam \vga|v_counter[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y4_N23
dffeas \vga|v_counter[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vga|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|v_counter[2]~2_combout ),
	.sload(gnd),
	.ena(\vga|v_counter[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|v_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|v_counter[7] .is_wysiwyg = "true";
defparam \vga|v_counter[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N30
cyclonev_lcell_comb \fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~0 (
// Equation(s):
// \fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  = ( \vga|v_counter [3] & ( \vga|v_counter [6] & ( (!\vga|v_counter [7] & ((!\vga|v_counter [5] & (\vga|v_counter [8])) # (\vga|v_counter [5] & (!\vga|v_counter [8] & \vga|v_counter 
// [4])))) # (\vga|v_counter [7] & (((!\vga|v_counter [8])))) ) ) ) # ( !\vga|v_counter [3] & ( \vga|v_counter [6] & ( (!\vga|v_counter [7] & (\vga|v_counter [8] & ((!\vga|v_counter [5]) # (!\vga|v_counter [4])))) # (\vga|v_counter [7] & (((!\vga|v_counter 
// [8])))) ) ) ) # ( \vga|v_counter [3] & ( !\vga|v_counter [6] & ( !\vga|v_counter [7] $ (!\vga|v_counter [8]) ) ) ) # ( !\vga|v_counter [3] & ( !\vga|v_counter [6] & ( !\vga|v_counter [7] $ (!\vga|v_counter [8]) ) ) )

	.dataa(!\vga|v_counter [7]),
	.datab(!\vga|v_counter [5]),
	.datac(!\vga|v_counter [8]),
	.datad(!\vga|v_counter [4]),
	.datae(!\vga|v_counter [3]),
	.dataf(!\vga|v_counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~0 .extended_lut = "off";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~0 .lut_mask = 64'h5A5A5A5A5A585878;
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N15
cyclonev_lcell_comb \fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq (
// Equation(s):
// \fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  = ( \fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( (\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & 
// !\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.datad(!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~2_combout ),
	.datae(gnd),
	.dataf(!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq .extended_lut = "off";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq .lut_mask = 64'h000000000F000F00;
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N51
cyclonev_lcell_comb \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 (
// Equation(s):
// \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout  = SUM(( \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] ) + ( 
// !\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  ))
// \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  = CARRY(( \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] ) + ( 
// !\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datad(!\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout ),
	.cout(\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .extended_lut = "off";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .lut_mask = 64'h00000F0F000000FF;
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N54
cyclonev_lcell_comb \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 (
// Equation(s):
// \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~sumout  = SUM(( \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] ) + ( 
// !\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datad(!\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .extended_lut = "off";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .lut_mask = 64'h00000F0F000000FF;
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N56
dffeas \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_inst|scfifo_component|auto_generated|dpfifo|_~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N18
cyclonev_lcell_comb \fifo_inst|scfifo_component|auto_generated|dpfifo|_~3 (
// Equation(s):
// \fifo_inst|scfifo_component|auto_generated|dpfifo|_~3_combout  = ( !\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] & ( (!\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & 
// (!\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & (!\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] & 
// !\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]))) ) )

	.dataa(!\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datab(!\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datac(!\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datad(!\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(!\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_inst|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|_~3 .extended_lut = "off";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|_~3 .lut_mask = 64'h8000800000000000;
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|_~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N27
cyclonev_lcell_comb \fifo_inst|scfifo_component|auto_generated|dpfifo|_~4 (
// Equation(s):
// \fifo_inst|scfifo_component|auto_generated|dpfifo|_~4_combout  = ( \fifo_inst|scfifo_component|auto_generated|dpfifo|_~3_combout  & ( (\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & 
// (!\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & (!\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & 
// !\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]))) ) )

	.dataa(!\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datab(!\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datac(!\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datad(!\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(!\fifo_inst|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_inst|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|_~4 .extended_lut = "off";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|_~4 .lut_mask = 64'h0000000040004000;
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|_~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N54
cyclonev_lcell_comb \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 (
// Equation(s):
// \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout  = ( \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & ( (!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & 
// ((!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & ((\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ))) # (\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\fifo_inst|scfifo_component|auto_generated|dpfifo|_~4_combout )))) # (\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & (\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q )))) ) ) # ( !\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & ( (!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & 
// ((!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & ((\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ))) # (\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\fifo_inst|scfifo_component|auto_generated|dpfifo|_~4_combout )))) # (\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ((!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ) # 
// ((\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q )))) ) )

	.dataa(!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datac(!\fifo_inst|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.datad(!\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datae(gnd),
	.dataf(!\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .extended_lut = "off";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .lut_mask = 64'h46DF46DF029B029B;
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y4_N55
dffeas \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .is_wysiwyg = "true";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N30
cyclonev_lcell_comb \fifo_inst|scfifo_component|auto_generated|dpfifo|_~8 (
// Equation(s):
// \fifo_inst|scfifo_component|auto_generated|dpfifo|_~8_combout  = ( \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & ( \fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) ) # ( 
// !\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & ( \fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ( (!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ) # 
// ((!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout ) # (\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~2_combout )) ) ) ) # ( \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & ( 
// !\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ( (!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ) # (((!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout ) # 
// (!\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q )) # (\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~2_combout )) ) ) ) # ( !\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & ( 
// !\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ( (\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & (!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~2_combout  & 
// (\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & !\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ))) ) ) )

	.dataa(!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.datab(!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~2_combout ),
	.datac(!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout ),
	.datad(!\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datae(!\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.dataf(!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_inst|scfifo_component|auto_generated|dpfifo|_~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|_~8 .extended_lut = "off";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|_~8 .lut_mask = 64'h0400FFFBFBFBFFFF;
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|_~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y4_N31
dffeas \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fifo_inst|scfifo_component|auto_generated|dpfifo|_~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .is_wysiwyg = "true";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N24
cyclonev_lcell_comb \fifo_inst|scfifo_component|auto_generated|dpfifo|_~5 (
// Equation(s):
// \fifo_inst|scfifo_component|auto_generated|dpfifo|_~5_combout  = ( \fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & ( (!\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & 
// ((!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ))) ) ) # ( !\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & ( 
// \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  ) )

	.dataa(gnd),
	.datab(!\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datac(!\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datad(!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datae(gnd),
	.dataf(!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_inst|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|_~5 .extended_lut = "off";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|_~5 .lut_mask = 64'h33333333F030F030;
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|_~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N26
dffeas \fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fifo_inst|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff .is_wysiwyg = "true";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y4_N29
dffeas \vga|v_counter[9]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vga|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|v_counter[2]~2_combout ),
	.sload(gnd),
	.ena(\vga|v_counter[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|v_counter[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|v_counter[9]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|v_counter[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y4_N1
dffeas \vga|v_state.V_ACTIVE_STATE~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\vga|v_state~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|v_state.V_ACTIVE_STATE~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|v_state.V_ACTIVE_STATE~DUPLICATE .is_wysiwyg = "true";
defparam \vga|v_state.V_ACTIVE_STATE~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N18
cyclonev_lcell_comb \fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~1 (
// Equation(s):
// \fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  = ( \ativar_leitura_da_fila~q  & ( !\vga|h_state.H_ACTIVE_STATE~DUPLICATE_q  & ( (\fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (!\vga|h_counter[9]~DUPLICATE_q  & 
// (!\vga|v_counter[9]~DUPLICATE_q  & !\vga|v_state.V_ACTIVE_STATE~DUPLICATE_q ))) ) ) )

	.dataa(!\fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(!\vga|h_counter[9]~DUPLICATE_q ),
	.datac(!\vga|v_counter[9]~DUPLICATE_q ),
	.datad(!\vga|v_state.V_ACTIVE_STATE~DUPLICATE_q ),
	.datae(!\ativar_leitura_da_fila~q ),
	.dataf(!\vga|h_state.H_ACTIVE_STATE~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~1 .extended_lut = "off";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~1 .lut_mask = 64'h0000400000000000;
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N6
cyclonev_lcell_comb \fifo_inst|scfifo_component|auto_generated|dpfifo|_~7 (
// Equation(s):
// \fifo_inst|scfifo_component|auto_generated|dpfifo|_~7_combout  = ( \fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( \fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ( 
// !\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ (\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~2_combout ) ) ) ) # ( !\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( 
// \fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ( \fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) ) ) # ( \fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( 
// !\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ( \fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) ) ) # ( !\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( 
// !\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ( \fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) ) )

	.dataa(!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(gnd),
	.datac(!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~2_combout ),
	.datad(gnd),
	.datae(!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout ),
	.dataf(!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_inst|scfifo_component|auto_generated|dpfifo|_~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|_~7 .extended_lut = "off";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|_~7 .lut_mask = 64'h555555555555A5A5;
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|_~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N32
dffeas \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_inst|scfifo_component|auto_generated|dpfifo|_~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N33
cyclonev_lcell_comb \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 (
// Equation(s):
// \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout  = SUM(( \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( 
// !\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))
// \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  = CARRY(( \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( 
// !\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datad(!\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.cout(\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .extended_lut = "off";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .lut_mask = 64'h00000F0F000000FF;
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N35
dffeas \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_inst|scfifo_component|auto_generated|dpfifo|_~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N36
cyclonev_lcell_comb \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 (
// Equation(s):
// \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout  = SUM(( \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( 
// !\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))
// \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  = CARRY(( \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( 
// !\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datad(!\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.cout(\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .extended_lut = "off";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .lut_mask = 64'h00000F0F000000FF;
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N38
dffeas \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_inst|scfifo_component|auto_generated|dpfifo|_~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N39
cyclonev_lcell_comb \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 (
// Equation(s):
// \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout  = SUM(( \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( 
// !\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))
// \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  = CARRY(( \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( 
// !\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datad(!\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.cout(\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .extended_lut = "off";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .lut_mask = 64'h00000F0F000000FF;
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N40
dffeas \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_inst|scfifo_component|auto_generated|dpfifo|_~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N42
cyclonev_lcell_comb \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 (
// Equation(s):
// \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout  = SUM(( \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( 
// !\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  ))
// \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  = CARRY(( \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( 
// !\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datad(!\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.cout(\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .extended_lut = "off";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .lut_mask = 64'h00000F0F000000FF;
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N44
dffeas \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_inst|scfifo_component|auto_generated|dpfifo|_~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N45
cyclonev_lcell_comb \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 (
// Equation(s):
// \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout  = SUM(( \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( 
// !\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  ))
// \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  = CARRY(( \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( 
// !\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datad(!\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ),
	.cout(\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .extended_lut = "off";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .lut_mask = 64'h00000F0F000000FF;
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N47
dffeas \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_inst|scfifo_component|auto_generated|dpfifo|_~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N48
cyclonev_lcell_comb \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 (
// Equation(s):
// \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout  = SUM(( \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] ) + ( 
// !\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  ))
// \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  = CARRY(( \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] ) + ( 
// !\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datad(!\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ),
	.cout(\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .extended_lut = "off";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .lut_mask = 64'h00000F0F000000FF;
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N50
dffeas \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_inst|scfifo_component|auto_generated|dpfifo|_~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y4_N53
dffeas \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_inst|scfifo_component|auto_generated|dpfifo|_~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N0
cyclonev_lcell_comb \fifo_inst|scfifo_component|auto_generated|dpfifo|_~0 (
// Equation(s):
// \fifo_inst|scfifo_component|auto_generated|dpfifo|_~0_combout  = ( \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] & ( !\fifo_inst|scfifo_component|auto_generated|dpfifo|full_dff~DUPLICATE_q  & ( 
// (\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] & (\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & (\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [6] & \escrita_na_fila~q ))) ) ) )

	.dataa(!\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datab(!\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datac(!\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datad(!\escrita_na_fila~q ),
	.datae(!\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.dataf(!\fifo_inst|scfifo_component|auto_generated|dpfifo|full_dff~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_inst|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|_~0 .extended_lut = "off";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|_~0 .lut_mask = 64'h0000000100000000;
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N24
cyclonev_lcell_comb \fifo_inst|scfifo_component|auto_generated|dpfifo|_~1 (
// Equation(s):
// \fifo_inst|scfifo_component|auto_generated|dpfifo|_~1_combout  = ( \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & ( (\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & 
// (\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & (\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & \fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [3]))) ) )

	.dataa(!\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datab(!\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datac(!\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datad(!\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(!\fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_inst|scfifo_component|auto_generated|dpfifo|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|_~1 .extended_lut = "off";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|_~1 .lut_mask = 64'h0000000000010001;
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N51
cyclonev_lcell_comb \fifo_inst|scfifo_component|auto_generated|dpfifo|_~2 (
// Equation(s):
// \fifo_inst|scfifo_component|auto_generated|dpfifo|_~2_combout  = ( \fifo_inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( \fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ( 
// (!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout ) # (\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~2_combout ) ) ) ) # ( !\fifo_inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( 
// \fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ( (\fifo_inst|scfifo_component|auto_generated|dpfifo|_~0_combout  & (\fifo_inst|scfifo_component|auto_generated|dpfifo|_~1_combout  & 
// ((!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout ) # (\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~2_combout )))) ) ) ) # ( \fifo_inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( 
// !\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  ) ) # ( !\fifo_inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( !\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ( 
// (\fifo_inst|scfifo_component|auto_generated|dpfifo|_~0_combout  & \fifo_inst|scfifo_component|auto_generated|dpfifo|_~1_combout ) ) ) )

	.dataa(!\fifo_inst|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.datab(!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout ),
	.datac(!\fifo_inst|scfifo_component|auto_generated|dpfifo|_~1_combout ),
	.datad(!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~2_combout ),
	.datae(!\fifo_inst|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.dataf(!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_inst|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|_~2 .extended_lut = "off";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|_~2 .lut_mask = 64'h0505FFFF0405CCFF;
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N52
dffeas \fifo_inst|scfifo_component|auto_generated|dpfifo|full_dff~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fifo_inst|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inst|scfifo_component|auto_generated|dpfifo|full_dff~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|full_dff~DUPLICATE .is_wysiwyg = "true";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|full_dff~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N0
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( !\fifo_inst|scfifo_component|auto_generated|dpfifo|full_dff~DUPLICATE_q  ) + ( contador_endereco[0] ) + ( !VCC ))
// \Add0~2  = CARRY(( !\fifo_inst|scfifo_component|auto_generated|dpfifo|full_dff~DUPLICATE_q  ) + ( contador_endereco[0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!contador_endereco[0]),
	.datad(!\fifo_inst|scfifo_component|auto_generated|dpfifo|full_dff~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000F0F00000FF00;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N2
dffeas \contador_endereco[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(contador_endereco[0]),
	.prn(vcc));
// synopsys translate_off
defparam \contador_endereco[0] .is_wysiwyg = "true";
defparam \contador_endereco[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N3
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( contador_endereco[1] ) + ( GND ) + ( \Add0~2  ))
// \Add0~6  = CARRY(( contador_endereco[1] ) + ( GND ) + ( \Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!contador_endereco[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N5
dffeas \contador_endereco[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(contador_endereco[1]),
	.prn(vcc));
// synopsys translate_off
defparam \contador_endereco[1] .is_wysiwyg = "true";
defparam \contador_endereco[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N6
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( \contador_endereco[2]~DUPLICATE_q  ) + ( GND ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( \contador_endereco[2]~DUPLICATE_q  ) + ( GND ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\contador_endereco[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N7
dffeas \contador_endereco[2]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\contador_endereco[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \contador_endereco[2]~DUPLICATE .is_wysiwyg = "true";
defparam \contador_endereco[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N9
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( contador_endereco[3] ) + ( GND ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( contador_endereco[3] ) + ( GND ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!contador_endereco[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N11
dffeas \contador_endereco[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(contador_endereco[3]),
	.prn(vcc));
// synopsys translate_off
defparam \contador_endereco[3] .is_wysiwyg = "true";
defparam \contador_endereco[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N12
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( \contador_endereco[4]~DUPLICATE_q  ) + ( GND ) + ( \Add0~14  ))
// \Add0~18  = CARRY(( \contador_endereco[4]~DUPLICATE_q  ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(!\contador_endereco[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N14
dffeas \contador_endereco[4]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\contador_endereco[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \contador_endereco[4]~DUPLICATE .is_wysiwyg = "true";
defparam \contador_endereco[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N15
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( contador_endereco[5] ) + ( GND ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( contador_endereco[5] ) + ( GND ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!contador_endereco[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N17
dffeas \contador_endereco[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(contador_endereco[5]),
	.prn(vcc));
// synopsys translate_off
defparam \contador_endereco[5] .is_wysiwyg = "true";
defparam \contador_endereco[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N18
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( contador_endereco[6] ) + ( GND ) + ( \Add0~22  ))
// \Add0~26  = CARRY(( contador_endereco[6] ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!contador_endereco[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N20
dffeas \contador_endereco[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(contador_endereco[6]),
	.prn(vcc));
// synopsys translate_off
defparam \contador_endereco[6] .is_wysiwyg = "true";
defparam \contador_endereco[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N21
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( contador_endereco[7] ) + ( GND ) + ( \Add0~26  ))
// \Add0~30  = CARRY(( contador_endereco[7] ) + ( GND ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!contador_endereco[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N22
dffeas \contador_endereco[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(contador_endereco[7]),
	.prn(vcc));
// synopsys translate_off
defparam \contador_endereco[7] .is_wysiwyg = "true";
defparam \contador_endereco[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N24
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( \contador_endereco[8]~DUPLICATE_q  ) + ( GND ) + ( \Add0~30  ))
// \Add0~34  = CARRY(( \contador_endereco[8]~DUPLICATE_q  ) + ( GND ) + ( \Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\contador_endereco[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N26
dffeas \contador_endereco[8]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\contador_endereco[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \contador_endereco[8]~DUPLICATE .is_wysiwyg = "true";
defparam \contador_endereco[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N27
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( \contador_endereco[9]~DUPLICATE_q  ) + ( GND ) + ( \Add0~34  ))
// \Add0~38  = CARRY(( \contador_endereco[9]~DUPLICATE_q  ) + ( GND ) + ( \Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\contador_endereco[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N29
dffeas \contador_endereco[9]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\contador_endereco[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \contador_endereco[9]~DUPLICATE .is_wysiwyg = "true";
defparam \contador_endereco[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N30
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( \contador_endereco[10]~DUPLICATE_q  ) + ( GND ) + ( \Add0~38  ))
// \Add0~42  = CARRY(( \contador_endereco[10]~DUPLICATE_q  ) + ( GND ) + ( \Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\contador_endereco[10]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N31
dffeas \contador_endereco[10]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\contador_endereco[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \contador_endereco[10]~DUPLICATE .is_wysiwyg = "true";
defparam \contador_endereco[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N33
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( contador_endereco[11] ) + ( GND ) + ( \Add0~42  ))
// \Add0~46  = CARRY(( contador_endereco[11] ) + ( GND ) + ( \Add0~42  ))

	.dataa(!contador_endereco[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N35
dffeas \contador_endereco[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(contador_endereco[11]),
	.prn(vcc));
// synopsys translate_off
defparam \contador_endereco[11] .is_wysiwyg = "true";
defparam \contador_endereco[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N36
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( contador_endereco[12] ) + ( GND ) + ( \Add0~46  ))
// \Add0~50  = CARRY(( contador_endereco[12] ) + ( GND ) + ( \Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!contador_endereco[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N38
dffeas \contador_endereco[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(contador_endereco[12]),
	.prn(vcc));
// synopsys translate_off
defparam \contador_endereco[12] .is_wysiwyg = "true";
defparam \contador_endereco[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y7_N41
dffeas \contador_endereco[13]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\contador_endereco[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \contador_endereco[13]~DUPLICATE .is_wysiwyg = "true";
defparam \contador_endereco[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y7_N2
dffeas \ram_inst|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\contador_endereco[13]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y7_N31
dffeas \ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y7_N50
dffeas \contador_endereco[16]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\contador_endereco[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \contador_endereco[16]~DUPLICATE .is_wysiwyg = "true";
defparam \contador_endereco[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N36
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1362w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1362w [3] = ( !\contador_endereco[15]~DUPLICATE_q  & ( (!\contador_endereco[14]~DUPLICATE_q  & (\contador_endereco[13]~DUPLICATE_q  & \contador_endereco[16]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\contador_endereco[14]~DUPLICATE_q ),
	.datac(!\contador_endereco[13]~DUPLICATE_q ),
	.datad(!\contador_endereco[16]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\contador_endereco[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1362w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1362w[3] .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1362w[3] .lut_mask = 64'h000C000C00000000;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1362w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y5_N12
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N1
dffeas \contador_endereco[0]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\contador_endereco[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \contador_endereco[0]~DUPLICATE .is_wysiwyg = "true";
defparam \contador_endereco[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y7_N4
dffeas \contador_endereco[1]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\contador_endereco[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \contador_endereco[1]~DUPLICATE .is_wysiwyg = "true";
defparam \contador_endereco[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y7_N13
dffeas \contador_endereco[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(contador_endereco[4]),
	.prn(vcc));
// synopsys translate_off
defparam \contador_endereco[4] .is_wysiwyg = "true";
defparam \contador_endereco[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y7_N28
dffeas \contador_endereco[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(contador_endereco[9]),
	.prn(vcc));
// synopsys translate_off
defparam \contador_endereco[9] .is_wysiwyg = "true";
defparam \contador_endereco[9] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1362w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\contador_endereco[11]~DUPLICATE_q ,\contador_endereco[10]~DUPLICATE_q ,contador_endereco[9],\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],contador_endereco[4],contador_endereco[3],\contador_endereco[2]~DUPLICATE_q ,
\contador_endereco[1]~DUPLICATE_q ,\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout ,\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 12;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 4095;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 12;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_last_address = 4095;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init2 = "3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6AABFEABAAAAAAAAAAAAAAAA56ABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAFFEABFFFEAAAAAAAAEEEEAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAFFFFFFFEAAAAAAAAFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAEFAAAAABFFFFFFAAAAAAAABFFFFFEAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAEAAAAAAABFFFFFFFFABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAABAAAAAAABAAAAAAABFFFFAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = "FAAFFAAABFFFFFEAAAABFFFFFAAAAAA9BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAFBFFEFFFFFFBAABBBBBAAAAAAA5AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE4BA46B6BEAFAA0A5AA97BFE63EF8C69AA8CF2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC6FF25B54767AEAEEFC5AE946EEF42BF7DE3";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N39
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1351w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1351w [3] = ( !\contador_endereco[15]~DUPLICATE_q  & ( (!\contador_endereco[13]~DUPLICATE_q  & (\contador_endereco[16]~DUPLICATE_q  & !\contador_endereco[14]~DUPLICATE_q )) ) )

	.dataa(!\contador_endereco[13]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\contador_endereco[16]~DUPLICATE_q ),
	.datad(!\contador_endereco[14]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\contador_endereco[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1351w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1351w[3] .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1351w[3] .lut_mask = 64'h0A000A0000000000;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1351w[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N37
dffeas \contador_endereco[12]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\contador_endereco[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \contador_endereco[12]~DUPLICATE .is_wysiwyg = "true";
defparam \contador_endereco[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y7_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1351w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,contador_endereco[10],contador_endereco[9],\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],contador_endereco[4],\contador_endereco[3]~DUPLICATE_q ,
\contador_endereco[2]~DUPLICATE_q ,\contador_endereco[1]~DUPLICATE_q ,\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init3 = "FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCF82FA3289883A226045FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF804FFE5B236A0580FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD9003B37F388D55062E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80099052372721229641F2807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF805780CBAD50241DE7F77C007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7FFFF557CCE7AD2C47C975672F1DE407FFFFFF5FFFFFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init2 = "FFFFFFFFFFFFFFFFFFFF807817C36CF1930A7FDFF8D79D0373E3E05907807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80784C37EC2A5CDB28A4341472FD129CF41F87807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FF8003B8A6AD01939CA003731C834017127FC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F06660BACABFB3437000BF1A51D0BA300B03F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFE0458DBF635F2D5180686FFC0CF33B26A281FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7F04017A686DB82E3BD5AF9A721E447791803F8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0780871953B";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = "A541116B4E1923C2F73D9060C780FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801FEBE56EF1962051E00C1CF215E6AEF73F7E00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000A9459E87048C127F3A51B0F757685C726407FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE04429DE9AA11BC9C30960832829840F18EFF1E27FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBE023CF3AC61F25BF038D069BC37900D94EA2E197FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8C071BB09070338D7BBDF4DFB7898C60DB44E6FC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF857D95CC84F1E768A75530A2F2B74ACCB79798F87FFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAC5FE43A5AC71EEE34AF9E749DDB65FEF766AC907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC8FCE24652D0A9EE55598FAD565C7748E423C462FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7FE1886C4F2A2B862D53987CC463683B664F0955B96C4067FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC143043922876D7FFF3484644977575EEE5ECE372391A3D1BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4CC4201EB025537F976AA50DDC2CA8F23FA50CE559939861BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCE030B870C2447C39F52EB4F70735E873F005A6907550CF1BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N54
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~2 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~2_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout  ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~2 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~2 .lut_mask = 64'h00003333CCCCFFFF;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N29
dffeas \ram_inst|altsyncram_component|auto_generated|address_reg_a[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\contador_endereco[16]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_a[3] .is_wysiwyg = "true";
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_a[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y7_N46
dffeas \ram_inst|altsyncram_component|auto_generated|out_address_reg_a[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|out_address_reg_a[3] .is_wysiwyg = "true";
defparam \ram_inst|altsyncram_component|auto_generated|out_address_reg_a[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y7_N53
dffeas \ram_inst|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\contador_endereco[14]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y7_N55
dffeas \ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE .is_wysiwyg = "true";
defparam \ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y7_N46
dffeas \contador_endereco[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(contador_endereco[15]),
	.prn(vcc));
// synopsys translate_off
defparam \contador_endereco[15] .is_wysiwyg = "true";
defparam \contador_endereco[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N15
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~feeder (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout  = ( contador_endereco[15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!contador_endereco[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~feeder .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N17
dffeas \ram_inst|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N12
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder_combout  = \ram_inst|altsyncram_component|auto_generated|address_reg_a [2]

	.dataa(gnd),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \ram_inst|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N14
dffeas \ram_inst|altsyncram_component|auto_generated|out_address_reg_a[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|out_address_reg_a[2] .is_wysiwyg = "true";
defparam \ram_inst|altsyncram_component|auto_generated|out_address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N57
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1264w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1264w [3] = ( !\contador_endereco[16]~DUPLICATE_q  & ( !\contador_endereco[15]~DUPLICATE_q  & ( (!\contador_endereco[14]~DUPLICATE_q  & !\contador_endereco[13]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\contador_endereco[14]~DUPLICATE_q ),
	.datad(!\contador_endereco[13]~DUPLICATE_q ),
	.datae(!\contador_endereco[16]~DUPLICATE_q ),
	.dataf(!\contador_endereco[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1264w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1264w[3] .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1264w[3] .lut_mask = 64'hF000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1264w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1264w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,contador_endereco[10],contador_endereco[9],\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],\contador_endereco[4]~DUPLICATE_q ,
\contador_endereco[3]~DUPLICATE_q ,\contador_endereco[2]~DUPLICATE_q ,\contador_endereco[1]~DUPLICATE_q ,\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "CD01E1FFFFFF744401A60648B61DE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA1D0413D6F80335861FFFFFFA5312F1FD99CB6D061FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8E1C6ADCBF19730E7FFFFFFFF027BC0A144A98087FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7E4A2A285A1903FFFFFFFFF0649C31C7691E7C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81E03590C000E1807FFFFFFFE0219A68A24EC0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81F8129929900BFDFFFFFFFFFFB01264A2706801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8DEBD2CAD87007FFFFFFF80130C0C9E9DCE387FFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1D40E53F81007FFFFFFF80001241FFD5BFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9C13E0A56E384007FFFFFFFFC2F68D0B514499E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0E17C1B866386061FFFFFFFF2E9475A6574429AEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FF0200D11C7F103FFFFFFFF800F81B3620287FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0DC31FFFFFFFFFFFFFFFFFF81F8BEEDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80BEE35FFFFFFFFFFFFFFFFF81DFD4C43FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "FFFFFFFFB157C71FFFFFFFFFFFFFFFFF81F6CE003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF915E431FFFFFFFFFFFFFFFFF81EB0D023FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF115C029FFFFFFFFFFFFFFFFF81F81F023FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2928BC1FFFFFFFFFFFFFFFFF87B2C0023FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF45655B1FFFFFFFFFFFFFFFFFC7FDAA023FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6301F01FFFFFFFFFFFFFFFFFFFFFB0043FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF60FCE01FFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "FFFFE00C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00807DFFFFFFFFFFFFFFFFFFFFFFC00C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0407FFFFFFFFFFFFFFFFFFFFFFFE03C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF88207FFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF841CFFFFFFFFFFFFFFFFFFFFFFFF9787FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF63A5FFFFFFFFFFFFFFFFFFFFFFFF22067FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7300FFFFFFFFFFFFFFFFFFFFFFFF28A67FFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N48
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1291w[3]~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1291w[3]~0_combout  = ( !\contador_endereco[16]~DUPLICATE_q  & ( !\contador_endereco[13]~DUPLICATE_q  & ( (!\contador_endereco[15]~DUPLICATE_q  & \contador_endereco[14]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\contador_endereco[15]~DUPLICATE_q ),
	.datad(!\contador_endereco[14]~DUPLICATE_q ),
	.datae(!\contador_endereco[16]~DUPLICATE_q ),
	.dataf(!\contador_endereco[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1291w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1291w[3]~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1291w[3]~0 .lut_mask = 64'h00F0000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1291w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1291w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,\contador_endereco[10]~DUPLICATE_q ,contador_endereco[9],\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],contador_endereco[4],
\contador_endereco[3]~DUPLICATE_q ,\contador_endereco[2]~DUPLICATE_q ,\contador_endereco[1]~DUPLICATE_q ,\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "FFFFF81780B1353E31FD599ED8DA9DC428C0DB169A48FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF991CEC7724D05F2A381A1DF0273BD49F9AA9FEA4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD64FD5D2E8B9B117BFC05FE22D3501F0AE3676C67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD12FCF8158A526FC383B4E1956E0A36527FB5C42FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF04BAF636B402E6D6EBF9524506FE8E008DBC23C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCF012B200C4BC3991E811B39FF554497267507FC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF88740B941B8468594D224AAEEAA6";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "8A52B4D1FC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF89B114276D2AEF18FC172877CD43524EE69A99E27FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF91B461701D900C0BE03E7E102021FA7D28E209327FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00610ACF661AD67805DDBC0632BFF3DBF269806FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFA428EB97C562025D82ED7CF3A549664BFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7404B0D4CD347B87356E0E4972444DE66F215FF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5405BC7C4C0179E8C3E6CDED9F5B6E799F185F387FFFFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "FFFFFFFFFFFFFFFFFFFF0300830008A8D1DE819E0C54D5C53E34300FBE987FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01800300B0AD7238E218A1B92E3F26B7B0207E083FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01800FFF9A39B516B06AADF6E13BB3888C01BF8E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81E003A0C44F92AC24A67F9E90453C2C07F33FDEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FF0003EEF010C66121BDD02CDC6892403D1FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FF800C4180BB211B1F17B91814C0291E0F9FF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC380124B60";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "07BA391987CF1B1E003CB2007F7B3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF870001007951800B348C860A80CC30EE007F0A3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF90610241C4C3783FD05FEA7FF2C8402B0E1D03BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB9874614B9C4011E78001FFFFFE2A1814941D401BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1C5C9187FC7820780001FFFD805500F85014384BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0C2BE51F8AB850100007FFFD00577018F931A813FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80C26E7181D06F00FFFF8007FE05530007A41D02BFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N12
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1281w[3]~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1281w[3]~0_combout  = ( !\contador_endereco[16]~DUPLICATE_q  & ( \contador_endereco[13]~DUPLICATE_q  & ( (!\contador_endereco[15]~DUPLICATE_q  & !\contador_endereco[14]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\contador_endereco[15]~DUPLICATE_q ),
	.datad(!\contador_endereco[14]~DUPLICATE_q ),
	.datae(!\contador_endereco[16]~DUPLICATE_q ),
	.dataf(!\contador_endereco[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1281w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1281w[3]~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1281w[3]~0 .lut_mask = 64'h00000000F0000000;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1281w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1281w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,\contador_endereco[10]~DUPLICATE_q ,contador_endereco[9],\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],contador_endereco[4],
\contador_endereco[3]~DUPLICATE_q ,\contador_endereco[2]~DUPLICATE_q ,\contador_endereco[1]~DUPLICATE_q ,\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80810B1C218E4581FFF000FFFE050A9C07FB94827FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80882C981DA88BFFFFFFFFF887E68A53C0D00E99FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC06AEB803D9E8FFFDFFFFFC047F2D85B60C12E837FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEA5F8DC5A9473D07FFFFFFFFFFFEFA00531D769C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE54A5D168849807FFFFFFFFFFFE61EED3742A1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9F039E0E6EA73A01FFFFFFFFFFFE638230F59441FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "FFFF9FDB3864F2EABDE07FFFFFFFFFFEAB4E541448007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0C3961F19013C3F07FFFFFFFFFFE167CFEE5DC80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF08090FAEF89943F03FFFFFFFFFDEB7DE7EAEAF827FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA802323189C582F03FFFFFFFFF0078CA7A9A200DBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0806D2536BBE82103FFFFFFFFE02E770D2C9931BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1008AB17811982103FFFFFFFFE0FCEFB3E335B1B3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF103997120086157C7FFFFFFFFC67";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "623355CD0E0C3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF804ABE2E1173C27DFFFFFFFFFC1EF28F57CDCA007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC20EDB36737B65FFFFFFFFFFFE381067F1B5CA007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9E01FDBFB49A3DF07FFFFFFFFE7E5A8A59E49E807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9E9B4337F6579A407FFFFFFFFEE1A249E11D655F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07936B5FDFB3FD017FFFFFFFFFE377219049F562BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80335CC7DF747561FFFFFFFF981694F991EEC48FBFFFFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "FFFFFFFFFFFFFFFFFFFF8AD48CA80FE64AF0A1FFFFFF4649984C8ADFFC28E1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEB82CA4F749F266021FFFFFF01D56647BD7FF0BAE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9CAB27BEB78DFF0C21FFFFFF8DB31E9664405412E1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC5606F6EBE19AA3661FFFFFF310691AFA07F660CE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBA2177F4DD8088DA61FFFFFF4A98E7CD304E675DA1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF66F5C143E581B3CDA1FFFFFF12FD5639ABCFAFC8A1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF920AA14A10F7";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N54
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1301w[3]~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1301w[3]~0_combout  = ( \contador_endereco[14]~DUPLICATE_q  & ( (\contador_endereco[13]~DUPLICATE_q  & (!\contador_endereco[16]~DUPLICATE_q  & !\contador_endereco[15]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\contador_endereco[13]~DUPLICATE_q ),
	.datac(!\contador_endereco[16]~DUPLICATE_q ),
	.datad(!\contador_endereco[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\contador_endereco[14]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1301w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1301w[3]~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1301w[3]~0 .lut_mask = 64'h0000000030003000;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1301w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y1_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1301w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,\contador_endereco[10]~DUPLICATE_q ,contador_endereco[9],\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],\contador_endereco[4]~DUPLICATE_q ,
\contador_endereco[3]~DUPLICATE_q ,\contador_endereco[2]~DUPLICATE_q ,\contador_endereco[1]~DUPLICATE_q ,\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "8F0E75FD787EFE0FD9227FFFFFFFFFFFFFFFFFFFFFFFE103DF27252F57C79175FACC9D46A1ECA38B464BA75909A5C2959621FFFFFFFFFFFFFFFFFFFFFFFFF12FA0957275C4812D84F043E9693DBB849403838EEF1E43C2EE8A35FFFFFFFFFFFFFFFFFFFFFFFFF0BC98C1668E0BF1BBC840FA79A4C8513C9358D9AE5A9E83E58D8E3FFFFFFFFFFFFFFFFFFFFFFFFF90123F0A77AFD2A59D9620301DC633579E7A1BBA38C3687E484EE7FFFFFFFFFFFFFFFFFFFFFFFFFF9C2548E5113699D8768F42ED51920B0A6C8C4F0349EE269862265460FFFFFFFFFFFFFFFFFFFFFFFFFC0ED7B028BFD6E3CE3E1F1C60E6BEAE404E3D206D1A2ABDA1FF317AFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "FFFFFFFFFFFFFFE161D8A2E78419CD4EA6095848928E761872C06892E18094E77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE10CB945924E4726F8EA126A21F4A1C45033DB9D1E8B380D697FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1D6C1043D6C941AC3D83B2E0762267F1B818861BA135C0244FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1B2601B5F13000ADCCEDC3F8E71649F8D20B6865C6AEFE768FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1A10DC1197D9CD8AAC6E740904072E3CABDC708F3A7F872B0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1E5CDACEFC32B371F9035D64573932187FBDE10053EECF9A1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1A90EF09B75F621E8";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "F16D70E65F098C02295FAFC4195090C17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE18211F862389E826E51FC8593BB6036D3D5132F9A3CB5CB59FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD758019A78DB2D8AF412B595955E6D68211DB12C4E050A607FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA096C8046BD334738F9EC01DC6421348101D4E9C5CDDD6FC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCA06AF9C625A0969238CB84D1BA1B5E52FA4332C4A1D2DE67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE85403E74A6A9A703DFE01DB8DC062353B9390BCB512CCF67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE41B31A690AA66B0CB405482789505F7C09B026AE7C10661";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC49512D7BF8C127391223754761EAF0E292DE104D5AA0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0551B7AA525F8CDE069EA5405C7127E7FF92827A9AF02C87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF022B3CCF804F4739204DF699B6A728D4F948431A4A792087FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8686174983C3F0CEC16E26D5BF17401752B50ACC2C387FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6C767A93B644CFE81C19DB5D34857107813B155BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE5BA007FB1EB86D71C3CD01C3CE4C98A1DCB287FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N0
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~0_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( 
// ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout )))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ))))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ))))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ))))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~0 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N33
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1331w[3]~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1331w[3]~0_combout  = ( \contador_endereco[14]~DUPLICATE_q  & ( \contador_endereco[15]~DUPLICATE_q  & ( (!\contador_endereco[16]~DUPLICATE_q  & !\contador_endereco[13]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\contador_endereco[16]~DUPLICATE_q ),
	.datad(!\contador_endereco[13]~DUPLICATE_q ),
	.datae(!\contador_endereco[14]~DUPLICATE_q ),
	.dataf(!\contador_endereco[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1331w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1331w[3]~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1331w[3]~0 .lut_mask = 64'h000000000000F000;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1331w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y4_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1331w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,\contador_endereco[10]~DUPLICATE_q ,contador_endereco[9],\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],\contador_endereco[4]~DUPLICATE_q ,
\contador_endereco[3]~DUPLICATE_q ,\contador_endereco[2]~DUPLICATE_q ,\contador_endereco[1]~DUPLICATE_q ,\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = "69933FFFFFFFFFFFFFFFFFFFFFFF171F14E67FFF906E7D7B3B3D80007F007D413BDD4963EC205AB0D67B3FFFFFFFFFFFFFFFFFFFFFFF1517B3DDFFC00D63F0703FE780001F98388AE73139C83F0CED000308BFFFFFFFFFFFFFFFFFFFFFFF14ED68E675E01D06D35099F37F80007F5036326781653097AFB1A3E2BFFFFFFFFFFFFFFFFFFFFFFF1FD84486AB93475A8074D62B6382C00A7B324FCAF16838CC5B4F0FE43FFFFFFFFFFFFFFFFFFFFFFFA01DBBC38CC8522D4242AD3ED298FBF03017CD5025C0C84CB1CF2F54FFFFFFFFFFFFFFFFFFFFFFFFE1DF5789578A52A4A30EB1EBAC3EA0640580D36FE4CE8C57CC63B2FE7FFFFFFFFFFFFFFFFFFFFFFF8FD3";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = "B121A292A40D2195AF8EE679F5703AB261DB28906E3F1C5590337FFFFFFFFFFFFFFFFFFFFFFFD55FD89D18CA44DEA0671E9448E4D7FF33100D8C7DD7B0B3C36C518E7FFFFFFFFFFFFFFFFFFFFFFFCDF82D0D2047752EA034F644032944426A2976D89646BF2F3F3DF318FFFFFFFFFFFFFFFFFFFFFFFFD7D7E7755B64239981A575DD22529E07B0261527E61407B402D225E9FFFFFFFFFFFFFFFFFFFFFFFFD9716DA2A3FFE90B81ADD87894487BA7BFEAB58B9E55DBEF26E08AF77FFFFFFFFFFFFFFFFFFFFFFEE0654A24A32C03C9609A2F00BFC77FFFDD9652697FB4AD2081FB90A821FFFFFFFFFFFFFFFFFFFFFEE0C10304DF4B9FA960DB1C0E33EF8000300F";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = "DCFE70A4D4E2139B9E1261FFFFFFFFFFFFFFFFFFFFFCA83D53266E5E8095C1AE70BFC0BFBFFFDB070F071A628F72315189E361FFFFFFFFFFFFFFFFFFFFBDBC06A62D1333F09043D37E0FFC1F8000A646037694203BE6AD709F3061FFFFFFFFFFFFFFFFFFFF9929590FCA3AFD481A03B4FBFC7FA07FFFFC00ABDF47136CA5DE15E49661FFFFFFFFFFFFFFFFFFFFC23F6A4471E0CEAAC7878CC7FEA30080005E74952AAEA0B07EA14F5175E1FFFFFFFFFFFFFFFFFFFFC2BCED884FD4A3A65587FD3867FFFEFFFF803014F9F68E3566B16279C961FFFFFFFFFFFFFFFFFFFFE2AA4AF8F8D55C26F5CDF903FF847F95558F182E6DAE3EAABBB77CC57F21FFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = "FFFFFFFFE0EAD8D3072BD13AF207439B0D55779C3FF8C5790BCD937D5AB503C28C7E59C1FFFFFFFFFFFFFFFFE063B4C0C976682A3209101721926BF07387221B59981ED8B5A329E851AA28C07FFFFFFFFFFFFFFFE0C4A09713D721D09DF8E2D325C49DF5B8D5F9DFC5E8FE7E36DD51DB0CA239C07FFFFFFFFFFFFFFFE0E3CF3B6965F8903A1744A96B0FE6A00C789A5D6B22FA335DF7CB0C46C9CDC07FFFFFFFFFFFFFFFC0F662146A2784C36025FD7F70A8DBF0A799EE29BF87483A189538B6C21B44C07FFFFFFFFFFFFFFFC0F283D01370B7E9D3E9706C23CD07CEFE9CFEDD6BFF53401C67AA938051C5E07FFFFFFFFFFFFFFFC0D3A4040F38B1134011090D";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N24
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1341w[3]~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1341w[3]~0_combout  = ( \contador_endereco[14]~DUPLICATE_q  & ( \contador_endereco[13]~DUPLICATE_q  & ( (\contador_endereco[15]~DUPLICATE_q  & !\contador_endereco[16]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\contador_endereco[15]~DUPLICATE_q ),
	.datad(!\contador_endereco[16]~DUPLICATE_q ),
	.datae(!\contador_endereco[14]~DUPLICATE_q ),
	.dataf(!\contador_endereco[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1341w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1341w[3]~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1341w[3]~0 .lut_mask = 64'h0000000000000F00;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1341w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1341w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,\contador_endereco[10]~DUPLICATE_q ,contador_endereco[9],\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],contador_endereco[4],
\contador_endereco[3]~DUPLICATE_q ,\contador_endereco[2]~DUPLICATE_q ,\contador_endereco[1]~DUPLICATE_q ,\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = "CE45BD013DA59581DF9F4C2DB257491F1E3AF94185A778C47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC662151065FCBF80DF59B291A37B85EFFFD132993545F903FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0383DF3E2EA6000DECC015100C7260C8C7EA09D98483A91FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAEE2D0DFCA600FC173B1B334CE2C5A105CE2888BC45087FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB834789A11806801FC7AC79FF8CCA409AEC223DD61C286883FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF930AF4F7F1CF9BC3AEC28D13D54E902DD0C6FA46AE1F12BDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFADE5537381504DE7AE5786F4DE758EB6";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = "56FE4B3196C3B8623FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80046A94112614FB99D6B743FF9605E591AA86885385E2FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE796807C094B2BBD5B050B71654A082098227D58D96E1DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA736422375397BB8F773FCF0430E00BE88AA378B31E6672BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9163EFDC434DB07810247993A2F557D2B81866D2FA797DDB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB19F4AF8342A4DF061C502143E953056A3E974F7C76D62FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7CED8B9466CD6DF0FCC70F44900FE3D06BBCEBFA43B27FAFDFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = "FFFFFFFFFFFFFC0A9CC7927EE06E1C992E23D4C39E6FDB5FF4546803276CA8344E1FFFFFFFFFFFFFFFFFFFFFFFFF9C493E117E6EF06F5AC3C1AC4FF86D08A4050650479F786146C36E9EFFFFFFFFFFFFFFFFFFFFFFFF9078246F83EF8784B7D18AC7CB8F6FDC9FC726DA5ACC1FBED9DC8A06FFFFFFFFFFFFFFFFFFFFFFFFF0D1030CCC67003EC4005E304B71E57124595A0E2CB29FD750CC6DC67FFFFFFFFFFFFFFFFFFFFFFFB08269F8C187337C6964C18FD78E2F478EA92B11464E7FB817261EC27FFFFFFFFFFFFFFFFFFFFFFF90890841601707E33518535FB23C4DB9E913D5D0D2377FF04A794C427FFFFFFFFFFFFFFFFFFFFFFF94821782CEBFBC374FDB";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = "8FCFA94FFECA918E152B574301D692F102C27FFFFFFFFFFFFFFFFFFFFFFF90C7133F8CFCE154E7B97F46FEB548CF71DDFB9C886781B6A024ADC27FFFFFFFFFFFFFFFFFFFFFFF91A7B6152BF000669E0C6A4EA87EFC2F0FC23EC0EA7FAA21EAB69562FFFFFFFFFFFFFFFFFFFFFFFF9805257F9BE0C7E1D40D05DF456B800FAAF9D2AB96F81731A606F94A7FFFFFFFFFFFFFFFFFFFFFFFF822CCBAA1C0CCFD57DD3CC055FF824F18B450E8B07372F14BF438F17FFFFFFFFFFFFFFFFFFFFFFFFB713C67602AE9D38F90F750804080306D07386612F6BD2BD2E2A6FDFFFFFFFFFFFFFFFFFFFFFFFF90A2C481FFFF91F005001A0A600000005449B5043BFBA2A4A8E1";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N9
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1311w[3]~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1311w[3]~0_combout  = ( !\contador_endereco[16]~DUPLICATE_q  & ( !\contador_endereco[13]~DUPLICATE_q  & ( (!\contador_endereco[14]~DUPLICATE_q  & \contador_endereco[15]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\contador_endereco[14]~DUPLICATE_q ),
	.datad(!\contador_endereco[15]~DUPLICATE_q ),
	.datae(!\contador_endereco[16]~DUPLICATE_q ),
	.dataf(!\contador_endereco[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1311w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1311w[3]~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1311w[3]~0 .lut_mask = 64'h00F0000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1311w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1311w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,contador_endereco[10],contador_endereco[9],\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],contador_endereco[4],\contador_endereco[3]~DUPLICATE_q ,
\contador_endereco[2]~DUPLICATE_q ,\contador_endereco[1]~DUPLICATE_q ,\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = "FFFFFFFFFFE10F4C6ABCC453A4AABE6783FFF3A537EBAB23C7BC5CAECA48B928927D71BFFFFFFFFFFFFFFFFFFFE17D8B95E1B45F0823C5AE400079180DE1BAF614877412DB6E3C3D809021FFFFFFFFFFFFFFFFFFFFE1BDE9C00BEBD982C9CB3E155561FE39698745292B990A3547A4E1F28B21FFFFFFFFFFFFFFFFFFFFE10E2B13353188F4E9AA5ABFFF966BD3F2A8A665465DCE538EA2DC6229A1FFFFFFFFFFFFFFFFFFFFE173E6879393BC61A6E4D7BFFF7E052727305DAA0038E77DF4D585A10261FFFFFFFFFFFFFFFFFFFFE1D78023E60C5C8C614B58407FF4602A05819C09CC114CB446516E9431E1FFFFFFFFFFFFFFFFFFFFE18BEC848DE9CBFC321DA0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = "3F807783E7946CD0F77DFBAFF6C9F23C0DC0A1FFFFFFFFFFFFFFFFFFFFE1A55080030FACB088E18F80004F787F3B850121A78BA184B82E6C783C61FFFFFFFFFFFFFFFFFFFFFFEFDEC77F4315E1A9938400008DE2524D3980391F4B3EB612EA3115CEFFFFFFFFFFFFFFFFFFFFFFFFF5F11ED5692563FB66CB8000760A138134C7982DDE805856A675949C7FFFFFFFFFFFFFFFFFFFFFFFFC1D00AE42438809C67000006622250EE462F59C403E879477794FFF7FFFFFFFFFFFFFFFFFFFFFFFFEEFEB769DFBDE16E6C780006D88ECEA34457E28E05324C75F4014417FFFFFFFFFFFFFFFFFFFFFFF9564522CD187CE30040055559EC5623869E41BD92D7773C8695D";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = "1EC8FFFFFFFFFFFFFFFFFFFFFFFFC26F92F9B96A0C6DD61540001D84A8A166440B156E5E10207E97AD4B3FFFFFFFFFFFFFFFFFFFFFFF92CBC4C1FCD5211F777FC000E2E3AC480B74786C4AC21CD5C652D69F3FFFFFFFFFFFFFFFFFFFFFFFE2B3B46FCAF38B740835C0008F04A48CB581BCDB30A5B2EC4AC381727FFFFFFFFFFFFFFFFFFFFFFFC5F525DBC250F080BA2311C5D9CE8037877FCDF8E16B839FCA8261B37FFFFFFFFFFFFFFFFFFFFFFFB6D32094731678A0E3BB3AA6A324C67E40A7985F4431089DE4D625A1FFFFFFFFFFFFFFFFFFFFFFFFB77BB1895E8087FC5212879C33E9B2BC76D4BB87DC114343545A6E41FFFFFFFFFFFFFFFFFFFFFFFFBB9B";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = "707DA387DC2B1452BA012EE2AFF05D6409B0E51846C84DC2C6FB7FFFFFFFFFFFFFFFFFFFFFFFAE16205953CE9C878C521FD20752C31B3EED17824508E4F155811B4CFFFFFFFFFFFFFFFFFFFFFFFFA65C946A8778DA7DD00D4803C600A74EF4447714A0221E013419F510FFFFFFFFFFFFFFFFFFFFFFFFB98C2E07D214A0FB884C8E01CF0986E5844D8DD5AFF806917E2B4D22FFFFFFFFFFFFFFFFFFFFFFFF96FDFAC84B188DE8F006CB9FD1F0E3E34C10D92C2FD7515B7DD1C6907FFFFFFFFFFFFFFFFFFFFFFFB169604EAAEDDCC1769BF32449872B0E96334759F97775E8338EA1A27FFFFFFFFFFFFFFFFFFFFFFFE144A58C88B014F6A794E38ADE809C80525F";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N57
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1321w[3]~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1321w[3]~0_combout  = ( !\contador_endereco[14]~DUPLICATE_q  & ( (!\contador_endereco[16]~DUPLICATE_q  & (\contador_endereco[13]~DUPLICATE_q  & \contador_endereco[15]~DUPLICATE_q )) ) )

	.dataa(!\contador_endereco[16]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\contador_endereco[13]~DUPLICATE_q ),
	.datad(!\contador_endereco[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\contador_endereco[14]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1321w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1321w[3]~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1321w[3]~0 .lut_mask = 64'h000A000A00000000;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1321w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1321w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,contador_endereco[10],contador_endereco[9],\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],contador_endereco[4],\contador_endereco[3]~DUPLICATE_q ,
\contador_endereco[2]~DUPLICATE_q ,contador_endereco[1],\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = "0246F0D13AB58C9C3D751A2508180C67F25C48E07FFFFFFFFFFFFFFF41B79C05B7C1D0D42CF6C0020321AE9482321D78590695C86654EC77D8EB14E07FFFFFFFFFFFFFFF418235011535AAEA77C050874000FDA17F3C198383B604D38017AB6100887FE07FFFFFFFFFFFFFFF41CB038AFF6DBC41B5242AF0860F7E61C3FC4B5D298F8EBAC43638A27BD667E07FFFFFFFFFFFFFFF41CC2689675CCBEE9744800798DF0C1EFE1C7CEDBF80C63F031004D9BDB0A3E07FFFFFFFFFFFFFFF419CB5596E76FBCA9782800018DFA070407F832D93889210C672F4ECFD2603F27FFFFFFFFFFFFFFF01B8F113B34065F3BC4096803C1FC78300007F0D18D98E11D446C027";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = "FE4B07767FFFFFFFFFFFFFFF01A01958CE4EA0732908F6BDC0000761FFFFBE0130E46EA9D8AC538F3B5AE2F77FFFFFFFFFFFFFFF01E13E189DF77193A7DAE97D838027DC1FFE6B8F608DC6F7C34256715A181B7F7FFFFFFFFFFFFFFF01E1912209010E23FB8EB159830720E540007F9D414EEEAF22C52A1372656BFFFFFFFFFFFFFFFFFF01838ECA8D25462B000C51F879F78BC839D07BAB772B2D57A27B154427DF8211FFFFFFFFFFFFFFFF01D2E0A44CAB9FF8BB0AD8A044F60FE16C6114D058F3864B81C0CD9DA7F20601FFFFFFFFFFFFFFFF018070F6CB901BCB260C504ED39AA70476A502C415DB2B5D8EB6F3935428AE01FFFFFFFFFFFFFFFF01905715";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = "8C9524A193046988842BCF66FE90A8BF5D08FD7C3AEBF9CE9D41CB11FFFFFFFFFFFFFFFF018028020C2F433B14807EE37D5B4988F1CE82B6520FAF9D1784686DA6984A11FFFFFFFFFFFFFFFF0198B015CD8A85DB6CA02D8759606A130C6A484F47328705B6AB822F8F9DB811FFFFFFFFFFFFFFFF418A2894ACBECA9421321B2096D8EC8CFC3AB642BF59D3A316832EDF3723B011FFFFFFFFFFFFFFFF41896F81335438DB45E622434C16A5BEE313CDD66F438BA803CC350BD020EA51FFFFFFFFFFFFFFFF4198E6C1253308707547760239E0AFEDAFE324E5110031C103544653388392D1FFFFFFFFFFFFFFFFC1C583346F15CB8430EDF9C205C3AED5B342ADCE";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = "9304AE4FA0B34617F92C5353FFFFFFFFFFFFFFFFD1C141014CEBC8C319CC5DB1827594007F9705DCE240D6AE092C1FCE7B9A2153FFFFFFFFFFFFFFFFD1C258B8BCD4C0585BEC2E4241C702E96CF9A161493B6EAFED3D3218649E014BFFFFFFFFFFFFFFFFD1C429687A8B383D66E9A0BCFF00EE3C439D889085B01A90C4AF25814454694BFFFFFFFFFFFFFFFFD1E70ECCD02607CA3EEA04F08007EE2E2A524E5C274F299D386FA8ED05B2BC6BFFFFFFFFFFFFFFFFD1E185E831A3C9F5B2187C8A86272CD84BC583C4BF91682F58F08C2F77A0346BFFFFFFFFFFFFFFFFF1C639E077F02157BB92DC01C07CB01D85A7F7345A3A5229AA786C1A2B56A10FFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N39
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~1 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~1_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) # ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout )) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout )))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout )) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ))))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout )) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ))))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ))))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~1 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~1 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N24
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~3 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~3_combout  = ( \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~0_combout  & ( \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~1_combout 
//  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3]) # ((\ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~2_combout  & (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2]))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~0_combout  & ( \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~1_combout  & 
// ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~2_combout  & (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2]))) ) ) ) # ( 
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~0_combout  & ( !\ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~1_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3]) # ((\ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~2_combout  & !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~0_combout  & ( !\ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~1_combout  & ( 
// (\ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~2_combout  & (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2]))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~2_combout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datae(!\ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~0_combout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~3 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~3 .lut_mask = 64'h1000DC0010CCDCCC;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y7_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1351w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,contador_endereco[10],\contador_endereco[9]~DUPLICATE_q ,\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],contador_endereco[4],
\contador_endereco[3]~DUPLICATE_q ,\contador_endereco[2]~DUPLICATE_q ,\contador_endereco[1]~DUPLICATE_q ,\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init3 = "FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7BF79C4F1F7E7DF9FE5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF180762715FF7E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFEBFF04A644A8D2F1DF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8DFF074DD3C331E824C57FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDA3A3A9B47D069AF793DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF832288941C7FF06E8678A8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFE37E9B01C39852A8602FB383189F57FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC2221547823175B21EB052F7E60C3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBDF45EEB51E544011FFA274764C47B8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA79BB0BFCB7D3E0FFF11E29EA6FA3B7AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9EC2F71002E1E187F077D3644D1EC81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB5BFD4B2FCC64EE715C737F90178F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3B4C0BA";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = "FA8CE19809875F22271527DCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8DD06B8EF12748E483CC97251C3DEE84FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE75CA2B619AB609D52105D44A69A481471EFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFAC7897AF6E723C75BD6A4AF69CB460CB12F27FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCF0C6F0F99E1F97F11AC194935D7F99E4673FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB0010EE3D78C5C47D95A847264DA5FEB5A1D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBDB6327F171D3487B009C021C729365BFB559EFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7862A47B55B7E1C1EA74AC29958ACB7F44584E57FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAF685A3B67A09FFD37516B2AD28F738338DC631BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE005BE933E694C54E8ED916866AA4F9CB20E6EB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF47369F43074FFFF679C2578B407858FD69D50D78798CE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FBE54603C9BB7FFF2E1939F46499253F9C67F898F8EC6E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1EEA25CBD5BC143FF71C29F6DA8B8ADFF0F8DDE936CFB8E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N51
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~2 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~2_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a73  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout  ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a73  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a73  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(gnd),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a73 ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~2 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~2 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N56
dffeas \ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1331w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,contador_endereco[10],contador_endereco[9],\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],contador_endereco[4],\contador_endereco[3]~DUPLICATE_q ,
\contador_endereco[2]~DUPLICATE_q ,\contador_endereco[1]~DUPLICATE_q ,\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = "81CEFFFFFFFFFFFFFFFFFFFFFFFFF9AFEEAEFFFFF006067AFCEAFFFFFFFF823F00FEED63960B8DDBA824FFFFFFFFFFFFFFFFFFFFFFFFF923CDF0FFFFFDBE570B4DDCFFFFFFFFC5C09BD0C4CE26ADAF3B00B67FFFFFFFFFFFFFFFFFFFFFFFF9A3D701FFFFFDE6C407974E807FFF808FD35C90F6B92F4DD2CF64FE7FFFFFFFFFFFFFFFFFFFFFFFF8C21BCB8AA4D7EEFFEC57FA96AD3FF1E3082664E4BD2605C2E4B29BFFFFFFFFFFFFFFFFFFFFFFFFD93CC194D6FA6B1F00127F8EE44DF9703F539C53F20A168F05F842BD7FFFFFFFFFFFFFFFFFFFFFFFDCF46C7D68ADC53D80596E4D88258F9978F71B547F0FD3822A16C9B57FFFFFFFFFFFFFFFFFFFFFFFDA10";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = "7D9C054C5A9F8065E8CF44D6F9A03C8F7664ED162E0678E82383FFFFFFFFFFFFFFFFFFFFFFFFE55DD97AE1F9943F0022B3F59A098FF86B3189BC2B8D91E04999E012FFFFFFFFFFFFFFFFFFFFFFFFE030F7C66EB770F80032CA12168DEB5B5160C1812B6DA7B44062DC02FFFFFFFFFFFFFFFFFFFFFFFFF11978DAFE8862ED0046034D7BCE2659DAECAC78F7A95A867473F5A7FFFFFFFFFFFFFFFFFFFFFFFFC34BFC46F03E1DF80065F1846E5D42373C5B0FC7D9E8E166C6B3F2627FFFFFFFFFFFFFFFFFFFFFFF445FAA9205E9D58500002F004000000002686E35A529A6F65D81734DDFFFFFFFFFFFFFFFFFFFFFFF47F3F93CF6F7B2A080001C0E000000007FF0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = "1230DB59C9ABE808EABD9FFFFFFFFFFFFFFFFFFFFFFF6B77BF0945F4D7FC800000BFC0003FFF5C00AFD4EEDDCC6200097D3E9FFFFFFFFFFFFFFFFFFFFFFE7D2CED7E17D896360000000FFC0000007841AB00ED8E4BA300571D411FFFFFFFFFFFFFFFFFFFFFFE4945E7214F0B1212404004007FA000007C0022A5285AB2632C4477FA9FFFFFFFFFFFFFFFFFFFFFBC4F94226FFA193549C070380123007FFF7E0047DC3346C206175766D21FFFFFFFFFFFFFFFFFFFFFBCAA5DA81B8DCC584E4000000000010000000FEED80F525FC8383B443B1FFFFFFFFFFFFFFFFFFFFF9CA1D6F09153694C3640000000038000007007CFE8F63A6B7B2005F6AD1FFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = "FFFFFFFFFFBE10EF7E06315C8CA4C8638199F87C3FF84658FA7B6CF05BDD9D6E564CAFFFFFFFFFFFFFFFFFFFFFF740AEFFCB9E8DDE9A01709E09E1800FFF7C88BE6A781E53F65E1FCD389FFFFFFFFFFFFFFFFFFFFFF9592AABDADCEA61BF55F11F1112739E2A67A477757D2493B4AB9806129EFFFFFFFFFFFFFFFFFFFFDB2A6027BD01E7A748EB91178F91EA6C7F1A42C0745C65D537EE988DBD3BFFFFFFFFFFFFFFFFFFFFCB60C8FBE41C1D98916183DA90291A6C61C9C3737EB4E56EC45837F98E2BFFFFFFFFFFFFFFFFFFFFE9732ECA356ACDC92B0FE3FCC93C96DE909D471C52A7037C96102D7B927AFFFFFFFFFFFFFFFFFFFFAC7FABCF40FCF9CACEC4F1";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1311w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,contador_endereco[10],\contador_endereco[9]~DUPLICATE_q ,\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],contador_endereco[4],
\contador_endereco[3]~DUPLICATE_q ,\contador_endereco[2]~DUPLICATE_q ,contador_endereco[1],\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = "FFFFFFFFFFFE6932BF1CFC9CE1AF6B387F807C756708AD5D46FF7BE79D80C6C9EDEEDFFFFFFFFFFFFFFFFFFFFFFE1B4B84D38956F202554FC07FFE5486B268BF83F291D728CFCB917DF81FFFFFFFFFFFFFFFFFFFFFFE05F7766EECA4F11252C000001E20BE09EAC1AE569415DCDE4B249FCF9FFFFFFFFFFFFFFFFFFFFFFE4C56DC28ACB7108A1506C000F01CC87255688BA3E13BDA58D30BBF239FFFFFFFFFFFFFFFFFFFFFFE7BDF4640C2033D8FA3303FFFE979E1454B8FBBFEC20878489C788C429FFFFFFFFFFFFFFFFFFFFFFE181DE3331CFABCCCEFC0000068535AFCDD27F9350811AA8413B72AF31FFFFFFFFFFFFFFFFFFFFFFE474332A3665BEA079DE0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = "3F80686F901201CF1B769A510FE6CD6CF6655FFFFFFFFFFFFFFFFFFFFFFE4423ABA7735E3E67B30F800040F4EFD39F4E4FF405BE06745EC676D79FFFFFFFFFFFFFFFFFFFFFFFC7FF62BA369854D4DE787FFFF25697C6D5025ED3B06241B04A7AFDAB7FFFFFFFFFFFFFFFFFFFFFFFECC6EEB1F4758C29223C7FFF887540C46ACC3A0A86FA914887D63941FFFFFFFFFFFFFFFFFFFFFFFFE65EE5DB385DD7EF3C0FFFFF9B9D520DEC8F3CDF9DC7967C0963B048FFFFFFFFFFFFFFFFFFFFFFFFDEB526400CC1E1CF97387FFF961194E740FBA84E1A42FC61A2E77137FFFFFFFFFFFFFFFFFFFFFFFFDEC5730B1E1A46FBDBFFFFFFE8579BF53043A67DAB0C921F89F9";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = "48437FFFFFFFFFFFFFFFFFFFFFFFEC3815337A1D9C397F02FFFFEFD933CEE300891EC5A0738601D8E29CFFFFFFFFFFFFFFFFFFFFFFFFB8A11A10C861DFF452807FFF9D2A03FF1CC167404D5CD513D5972289FFFFFFFFFFFFFFFFFFFFFFFFFD9E9A9138ADB55757C07FFFF029AE528B9908AB0053EF7BF6F9793FFFFFFFFFFFFFFFFFFFFFFFFFBB1960CACD00CE9B52FDFE14328C68A87A8AA643D88A7B33A15894D9FFFFFFFFFFFFFFFFFFFFFFFFF884BBC11CAAA187507593C6A25FA4878A45DCC156ACBC03946E181DFFFFFFFFFFFFFFFFFFFFFFFFE8853E24E3D396339871D003CE65C71AB28A4A84B1F532D43AB578DF7FFFFFFFFFFFFFFFFFFFFFFFECF6";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = "9C02FD19A9F2E5BAF9E57FF04A1169315A7F276BE58E9A1FB00FFFFFFFFFFFFFFFFFFFFFFFFFAD8735CC97549A231A5F33BC7B373C77146764E8A6375202CF395CA57FFFFFFFFFFFFFFFFFFFFFFFAE9D190F0E0A63B78F8A3CFDF9FEC7AB10F311654A1B3C6E27C6346F7FFFFFFFFFFFFFFFFFFFFFFFDBAC4BC8EFE7CCB683153579CEB77B58B57735407DD47E2D5BD4188D7FFFFFFFFFFFFFFFFFFFFFFFFB70DA2A46FADA45C743DC6F96FF3C5B010C975045945D7FACFBFD99FFFFFFFFFFFFFFFFFFFFFFFFFF996CB68B1B2A6FEF634347A760CEB3185FC0A3468961791335027DFFFFFFFFFFFFFFFFFFFFFFFFFFAF4D7D6F5AC8D4EF6E1359E080407F4A6D";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1321w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,\contador_endereco[10]~DUPLICATE_q ,contador_endereco[9],\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],contador_endereco[4],
\contador_endereco[3]~DUPLICATE_q ,\contador_endereco[2]~DUPLICATE_q ,\contador_endereco[1]~DUPLICATE_q ,\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = "797E469981C641C94078EE421510185FE7A166FFFFFFFFFFFFFFFFFFFFAE80AA6DBE823B89CB7F7CFFC6C0E483C3988320B07A7DF29B4EE5DDEEC6FFFFFFFFFFFFFFFFFFFFBBF2BE948012885C9F14877FFF81BE803FF87C02B9FB7C37A2E6E84FE3A3FFFFFFFFFFFFFFFFFFFFBC176595F376345FDF15807FF0BE010000003E7AD671307F4CF846B80CA6FFFFFFFFFFFFFFFFFFFFAF6776CE48F4D0D1FF5F7FC7E0FFE001FF8011D163F1DB78F065F84FCF93FFFFFFFFFFFFFFFFFFFFFC76F5791927C4CF3D6FFFC7E07F803FFFFFD1F18FE1EF7CDE17141ED093FFFFFFFFFFFFFFFFFFFFFD75B5AECA08D6FDBF7A007FE07FFCFFFF80FE5BC26DCE3B2538BA";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = "B8EBEAFFFFFFFFFFFFFFFFFFFFEDBABF97A85D64A0773A3FFFFFF8FE7FFFC1FE72ECAD768C6F1763E8F0EA7FFFFFFFFFFFFFFFFFFFBD67F744B2E875442507807FFFD8607FFFFFFE6BFDAD2B3460C2E32DBA72FFFFFFFFFFFFFFFFFFFFBD36D63ECAA5DF187156A67FF880657FFFFFFE329BAD2058E31A47888FC3FFFFFFFFFFFFFFFFFFFFFE3E348E59FCE8D6F386C200D9EE09C84FB4FF63A77C947C7B5C00084486FFFFFFFFFFFFFFFFFFFFAEBB8F1AC2086570F12BDC4C591C2C1BFDF58787053DA8FA2797A5B852A6FFFFFFFFFFFFFFFFFFFFEC6D8D75DB8BE7C7F3A288CD641FCD8B607FFBA099138FD3F07FE73C428AFFFFFFFFFFFFFFFFFFFFFD0FBA";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = "94541E5D5DFBDFAEB02FBA7CA0904682DEC86D88F5ACFF97F42146FFFFFFFFFFFFFFFFFFFFED81A881F64A69407FFBAD6A54E1776C6112F965DAB5E35887E040E5E027FFFFFFFFFFFFFFFFFFFFECD2AC19AB8F59F77FFDEDB4C0C0D979C6CDDF1CC03CE0DAE7C320347C0FFFFFFFFFFFFFFFFFFFFFFF382FADC08A35DBFFC9EA1B5471A97FCC936B14548C7EF403817B0ED56DFFFFFFFFFFFFFFFFFFFFFE2DBB1862E4D68BBFC4988FB9E1ADFF1AD47260EE7B09FCE52E780EFA77BFFFFFFFFFFFFFFFFFFFEF213A94AC2717C47FA601B81FCE4830CEC430DDBC3F53D9853D31BF679F3FFFFFFFFFFFFFFFFFFFFAA40FA01333BF5A5EC001803FCE5812BED26A";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = "2EFA1755937742CC8BC9ADBFFFFFFFFFFFFFFFFFFFEC384FA948EFF4E01E9BC3FD806459C6F1FE7AB77F8CE6371501B34C53FFBFFFFFFFFFFFFFFFFFFFFD947FA460B5A9AE0FB861FE076270CF8AD538441414EA1BFE47CCABA31FBFFFFFFFFFFFFFFFFFFFF99B0FDA78CF5C803546DC00000E61B39E7C8308E4C0CD82C8E3631B3A96BFFFFFFFFFFFFFFFFFFFDCFE0ABC459AE76CF67BDC00000E71A4399699B1C3BBD0DD93614EFCB30B9FFFFFFFFFFFFFFFFFFFFF760ED63C7716E7865F290000CC5E75E6C1B9C5704B7AA7074A940E82DE9FFFFFFFFFFFFFFFFFFFFE300A7C07F2213D3345A00003405F96C54B59B3DDBFF1DB030A8CD41B9EFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1341w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,contador_endereco[10],\contador_endereco[9]~DUPLICATE_q ,\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],contador_endereco[4],
\contador_endereco[3]~DUPLICATE_q ,\contador_endereco[2]~DUPLICATE_q ,contador_endereco[1],\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = "F1CF1F5A64AEE281FFD0FF2C5C3BF718FE08AFA6FD2E3BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FF6CAB940D3380FF6D75C12B3D04C9FFF1F0D0DBF306FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEB0473BF3F400FFB23B0B8CD84D9A0F95E96A4A85D37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7F562BA1BFF00FFE9B69D1971BF54C623C651E4FE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF86DD88E7415601FFE50B45DDC1A1EDB4BF3AC99FA161FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFECD0EB8AC39FCC3E0E5415AF2511ACE1AA7F59225B8422E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD69BF9AC8FACAFE7E3863218F7A07FBA";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = "A373A423AB3C4859FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE48C7BFF5A2313FBC24EFC45402D05B2E1B65CF9EF7EA55EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1D35C6E1D085FBC9B6BE671A0724359D3EB73B86EDDACFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD8C29F12D08B50F8EE04D7DDEF4A0FF3B2A662DE46F9DFDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBCCAF19B4425F786E5A56D4CEDDD6E57DC8E1905A01A907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC063F0C564EF9F062E25CBBE8435CCB7D94642B1EB6DB42FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7BC5D921E6A15F0FA815CF8DFC019CB402224A3EA148451FFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = "FFFFFFFFFFFFFFF97DFC7F7EFF9426D20E5BEC7DE18F7CE7DBEB6ECC2718422AADFFFFFFFFFFFFFFFFFFFFFFFFFFFFBEC283A2FEFFB203B0454280FD83A7DDDCA82AC8817800F39D177FFFFFFFFFFFFFFFFFFFFFFFFFFFBEABF3E57F878724A329535F273989C22FF436B72A7FF1FD68DBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB14CD00FF00379EF153633176A1788BB9CAE88702FFB7AF5F35FFFFFFFFFFFFFFFFFFFFFFFFFFFFF92B854F7F033A3ED67E6B7075082383761CA5E2BD7F86FD09877FFFFFFFFFFFFFFFFFFFFFFFFFFFF5550B9DFF07CA2DC1A57751670496ADCB64947CDC7FB93FA437FFFFFFFFFFFFFFFFFFFFFFFFFFFBBD2E7E60FFBFF4E5A3";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = "372BFD4E0048EEF1F5B94F4B81971611637FFFFFFFFFFFFFFFFFFFFFFFFFFFE974D89CFCFE97560AB1025247A702D8CD905D029301E02DA8187FFFFFFFFFFFFFFFFFFFFFFFFFFFD29BF82BF07FB84772FE2528017FAF766E6B9C2BFFCA061B6953FF7FFFFFFFFFFFFFFFFFFFFFFFFFBBB6B39BE0FFA823E8284380147F8F70A4FBB91AF848C2FFD1EE97FFFFFFFFFFFFFFFFFFFFFFFFFFD16B42A1C0FC0BF41A0BFD80007D8F67379A55F9704A089BBA31F3FFFFFFFFFFFFFFFFFFFFFFFFFC2F735AE02AF8422CB05297FFBF7FCF8F74990807F118ECE07DDD3EFFFFFFFFFFFFFFFFFFFFFFFFFEB426D67FFFF07B2C38C77DFFFFFFFFEFB7A87F307060D0ED3F";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N42
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~1 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~1_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( 
// ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout )))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~1 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~1 .lut_mask = 64'h04C434F407C737F7;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1291w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,\contador_endereco[10]~DUPLICATE_q ,\contador_endereco[9]~DUPLICATE_q ,\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],contador_endereco[4],
\contador_endereco[3]~DUPLICATE_q ,\contador_endereco[2]~DUPLICATE_q ,\contador_endereco[1]~DUPLICATE_q ,\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "FFFFEDDC257F06FAF48C298061D37D61E4D8C7D1C3377FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBE73272ED887590B67803A21B6D4AB23C4EB4DDE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7A4C5918700124E70C02278F785E59E4FED2C37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF6E1C38D2714EBB657B60B2CFB9DB808D8BD77F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF67604B8B7D099257FD9538DA1577F05DB4CDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE90877EF130247A7F7DB1CE20D875CBBDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8BF8132A03980664D8E3B8EA1C";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "FAA030AF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0EB816CE05118F1ED60DCD23D8BDDC1851FE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FCA7385DEBEF29D43F9AFEFE80DD0751EFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF04A63143B87FE3FC7FF992C3E782677FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03B38F93521C1D9C3C8E073A968D53B9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFE6F03274D2FBCADF1FFBE82B7A3731E6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFE6B9D8B49D5370AFE623745C451A8EFF3FFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFD69338AF83F71BF252EE91987FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCF4C29757E7D0A3FF8178F387FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB80D15C15931C49594649777FFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFAC0AC4FCEDA821FCC941DA7FFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF82258A949D35C6E2D785558DFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF857E1ECFB63DF8E167F39FD2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC347F";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "F557C8E00036C1F179C52FFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD79F0A6DFF39DF058E7FF206E67FFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FCFCFE77B77FFFFFFFFFFFFCF0BFA6F5F7FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF88F7FC63BF3FFFFFFFFFFFFFCAEFE96FE4E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB83E7F803FB5FFFFFFFFFFFFF9FBF07AC0BE7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD30FE07041CFFFFFFFFFFFFF98CFE704629FE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBD04FE7E62387FFFFFFFFFFFF991FFF85993FF7FFF";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1264w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,\contador_endereco[10]~DUPLICATE_q ,contador_endereco[9],\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],contador_endereco[4],
\contador_endereco[3]~DUPLICATE_q ,\contador_endereco[2]~DUPLICATE_q ,\contador_endereco[1]~DUPLICATE_q ,\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "D8FF9FFFFFFF8B9A005837B936689FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE4FFE1D9EF9ADFC9FFFFFFFDB53D0F06C62A5979FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF872DFA060FFFFFFFFFFFFFF87FE32451FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87E4250407FFFFFFFFFFFFF87FCDAC50FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCE45A57F1FFFFFFFFFFFFFFE7FB37051FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC5F1161FFFFFFFFFFFFFFFFFFFA22EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9E6C524C7FFFFFFFFFFFFFFCFFBDF061FFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC901AD87FFFFFFFFFFFFFFFFFB192C9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7F1753C7FFFFFFFFFFFFFD0FF3C7EC8307FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF97E078FC7FF9FFFFFFFFFD02FC3C9AF83A7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF58DFFFFFFFFFFFFFFFFFFFFCD69FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA6CBFFFFFFFFFFFFFFFFFFFFC4A97E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDA5FFFFFFFFFFFFFFFFFFFFFE1817FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "FFFFFFFFFF99FB7FFFFFFFFFFFFFFFFFFFE1237FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9CB77FFFFFFFFFFFFFFFFFFFF1E67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF99877FFFFFFFFFFFFFFFFFFFF1E07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFCD0FFFFFFFFFFFFFFFFFFFFFFABB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FCE3CFFFFFFFFFFFFFFFFFFFFBF13FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9C1FFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8C1FFFFFFFFFFFFFFFFFFFFFFFFFC75FFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y2_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1301w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,\contador_endereco[10]~DUPLICATE_q ,\contador_endereco[9]~DUPLICATE_q ,\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],contador_endereco[4],
\contador_endereco[3]~DUPLICATE_q ,\contador_endereco[2]~DUPLICATE_q ,\contador_endereco[1]~DUPLICATE_q ,\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "05E16C03AB1D2CE53EFDFFFFFFFFFFFFFFFFFFFFFFFFFFF8FBFCB10AEF91EC3B23998D38F61442FF3BAE32C8B4DCDF2953FFFFFFFFFFFFFFFFFFFFFFFFFFFFDCEBFEECD32F645CDB06315387A161ED836454A7918945D98CD9FFFFFFFFFFFFFFFFFFFFFFFFFFFFF7D8BC66B1BA063BB4FE5C935717A04B0F034EC10011D5AE0E53FFFFFFFFFFFFFFFFFFFFFFFFFFFFADF1BF26BFAF9ABF6533ED7AC3F3FECD1BF61022944087B724DD7FFFFFFFFFFFFFFFFFFFFFFFFFFFDBDB726CDEE36536C979D14FB85EB3B36B8B36D6E27DD41B252B7FFFFFFFFFFFFFFFFFFFFFFFFFFFF5B68FFD481C92B7DA28FBBDB0688EBEF0CA26A5E0E010FFD0D6FFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "FFFFFFFFFFFFFFFE85F498ED2C6E488FF074870EE1FD8DEDD0C9C1D384A932DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFED925C83551324853DEEDB4612F7EB9A5FD0A61E281D3F4BAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE316FEEAFE80091CC0EB673F98989B9D14879596542ED86A77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7F909E7C38442197DD9750698E41DD52EEF7B1D29BDD32517FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3DBFBF05BE8DC6435E76BB7CBFEE8F675917D44641BAE69FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7B435F34C8E36B98A93B97B910877E112A5235DBABFAE0D6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE72401D9986D73FBB";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "03423FF4D7A631250743B09818FFF0BD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FE5C51E4B7685BB4F48997DA0B9F1D3564764708F7EEF92FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF86ED9551CA1A5CD93A85525468824ABF3AD7FA4EC6461FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF85375CE05B678E8E33CE58A817458F1F6F82CA8782E583FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1BA79F382E93CBD140289EE60B54110AF91708EB69EDF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1A2E41EB668104C67B94E0EB189A4083BFA84A1CA7C1601FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB8BE0CFB717DF4C8628D7ABA0C4146C0E8E4F794A68F9F";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFECC3B9E1595EC11F1AEAC3CA0079C2E2D0C21B55B41EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC254AC1824B5992ED699B398B84629FFE4A64BC7BECB37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF95B1A233ABEB0700222E78D430CCF4FEEB38D31984DF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE736E746CF5408BA9D67D42F8701910469BDE2D67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAB8B3E673B745A012F41ACB6698C401E17DB9A847FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01731D65D35CA7948063DA6F08AF51F92A06ABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1281w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,\contador_endereco[10]~DUPLICATE_q ,contador_endereco[9],\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],contador_endereco[4],
\contador_endereco[3]~DUPLICATE_q ,\contador_endereco[2]~DUPLICATE_q ,\contador_endereco[1]~DUPLICATE_q ,\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC8FFFE0ABEFFFFFFFFFFFFF9DE7FF841F2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF55A67E230F7FFFFFFFFFFFFF8EC3CDF21A0E77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD57D7FC1BDBBFFFFFFFFFFFFFCE5C46F08A67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80A35A6462A3FFFFFFFFFFFFFF1817CC99AEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80F09295E787FFFFFFFFFFFFFF03143A5997FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCA1A5974607FFFFFFFFFFFFFF6A28A18709FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "FFFFFFFC36BF08D48FFFFFFFFFFFFFFF5D0E6CFBABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6F27B6D53FFFFFFFFFFFFFFF6F366F02A77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE319BFB40BFFFFFFFFFFFFFFF0F3AF31CDE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFC3A3A70547FFFFFFFFFFFFFFFA04A6B975CFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF895B33F147FFFFFFFFFFFFFFF51E499E96EFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3524C00F3FFFFFFFFFFFFFFE732057034BDFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE25D8C01EC69FFFFFFFFFFFFEE";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "724D2808F5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1D090630F3C7FFFFFFFFFFFBF27F0082A70FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8198861771BFFFFFFFFFFFFFFEB780E58A3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD6A00239B06FFFFFFFFFFFFF180F186524EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3950861C945FFFFFFFFFFFFFE2E719E13117FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA5CF002059F3FEFFFFFFFFFFFDECD00F09257C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD420000644769E7FFFFFFFFFD586800E0C64717FFFFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFEEEB24E9449660735FFFFFFFBFF87BC4BF2046F39FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFED8D666CBBF678A1DFFFFFFFF8851BD5828050169FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE49DE07848065F01DFFFFFFFF0F783DE2DC07EA99FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAA899F82FDF993B81FFFFFFFD95E7E4BE2001F7D9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB8BFF0614900BD0E9FFFFFFFEB3467A7E67FCA381FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9EFA41C53400D3DA1FFFFFFFB3F9561A783F57C71FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE759E757207";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N36
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~0_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( 
// ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout )))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout  & 
// ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  & !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout )))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~0 .lut_mask = 64'h3500350F35F035FF;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N30
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~3 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~3_combout  = ( \ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~0_combout  & ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & \ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~1_combout ) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~0_combout  & ( 
// \ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & \ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~1_combout ) ) ) ) # ( 
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~0_combout  & ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3]) # 
// ((\ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~2_combout  & !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1])) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~0_combout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( (\ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~2_combout  & (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1])) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~2_combout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~1_combout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~0_combout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~3 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~3 .lut_mask = 64'h1010DCDC00CC00CC;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N13
dffeas \ram_inst|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE .is_wysiwyg = "true";
defparam \ram_inst|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y6_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1331w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,contador_endereco[10],contador_endereco[9],\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],\contador_endereco[4]~DUPLICATE_q ,
\contador_endereco[3]~DUPLICATE_q ,\contador_endereco[2]~DUPLICATE_q ,contador_endereco[1],\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = "1E2EFFFFFFFFFFFFFFFFFFFFFFFFFE0C77797FFFF0490C8B7EFDFFFFFFFFFCFFB7F3AFE3D5FB4D1BE67FFFFFFFFFFFFFFFFFFFFFFFFFFE0B3F527FFFFDD4E224F76EFFFFFFFFFFF54AADFACFE0C222DBD477FFFFFFFFFFFFFFFFFFFFFFFFFEF53AD87FFFFDE63FAE80EDFFFFFFFFFFDDCA1B7EBEF7403DAFD31FFFFFFFFFFFFFFFFFFFFFFFFFDD4D37DFE89921F8007333DD8F1E7FFF9CDCA7E04E2CD86DA21BE3BEFFFFFFFFFFFFFFFFFFFFFFFFFC2F4E581FCC37CE004C6C6D786C7D8FC0419A36B367E6A249566AA77FFFFFFFFFFFFFFFFFFFFFFFEEEECAD75C6D445E0047B8A717C39FFE5B0FCA247A75E25AD635BC2D7FFFFFFFFFFFFFFFFFFFFFFFFD74";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = "8754FBDFA071800587C1D34F01EF80FC31AD47324D1A6CBDA7DAFFFFFFFFFFFFFFFFFFFFFFFFFB0A2C06AADED46A8021F31B692D00088514D33B86DEEF7714BFFA62FFFFFFFFFFFFFFFFFFFFFFFFFA8B59BB25E3A975803154ACED614D0303B05743A58857D8A577E346FFFFFFFFFFFFFFFFFFFFFFFFE9FAD639B8EF50598007A06CB69607B44E44CACFC171DAB912C7EF27FFFFFFFFFFFFFFFFFFFFFFFFD416B3FF48D15A7300627683ADC1C3B81032B0B199671E6240DB7831FFFFFFFFFFFFFFFFFFFFFFFFFA53EADE38F6B63000002F0000000000000045944BBF8B6B4610FF1FFFFFFFFFFFFFFFFFFFFFFFFFDE6FFA91DFA2DB9A00001C0E000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = "3081B63857EAFF47FE4F7FFFFFFFFFFFFFFFFFFFFFFFE46DD182A55B0FDB000000BFC0003FFF2000786147BA7B5B3CCA7F1B7FFFFFFFFFFFFFFFFFFFFFFFD1BDCA697EEF0E800000000FFC00000000406FD1F1A7E90E6B186E1BFFFFFFFFFFFFFFFFFFFFFFFFCFDFCBB99AEA2F8D800000007FA000007C0045F4C489EDABE9F11C10FFFFFFFFFFFFFFFFFFFFFFFFDCD6C69AE3297B6980000000230000007E0011634DBE48F5F9B80F9EFFFFFFFFFFFFFFFFFFFFFFFF52F63161D448D11380000000000000000000306130B4A0315B823D17FFFFFFFFFFFFFFFFFFFFFFFF28BD4F6F7BEAF98B8000000000000000000038F35B61D94F0FF8FF677FFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = "FFFFFFFFFFD7ACADF73DCA2269425B8381E1FF83BFF838185C2ECEA1BB7EEA37F69FFFFFFFFFFFFFFFFFFFFFFFDEE5EDB1AE73C3F5DB4B0FFF87E7800000FF07F6FEDCA7FA5769F1F6A55FFFFFFFFFFFFFFFFFFFFFDFE8BF7470B71FFCCAA76580661C701F801F87CB74FF63E272F41399C37FFFFFFFFFFFFFFFFFFFFFDCAF5FD4BD5FF1E2593E2BC48F8F8C138065C17768D73BA84D6C9DFD643EFFFFFFFFFFFFFFFFFFFFDDB4FED21161A3FD784303E9E1A7899C018FF19DAEF539727DFDBFF9263EFFFFFFFFFFFFFFFFFFFFDF00FFA67611D2FF04BF9F9F0E07AC6B60F6DC1619ECF14559BD041D72EEFFFFFFFFFFFFFFFFFFFFFB35FA4112E5EBCBB4F1FE";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1311w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,contador_endereco[10],contador_endereco[9],\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],contador_endereco[4],\contador_endereco[3]~DUPLICATE_q ,
\contador_endereco[2]~DUPLICATE_q ,\contador_endereco[1]~DUPLICATE_q ,\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = "FFFFFFFFFFFFBFBEE5E5F3F17DF35FC000000007077F65A275CFC6DBB6F59D602F11BFFFFFFFFFFFFFFFFFFFFFFFE5B77E4486E9AA21B3703FFFFFCA16C0EF15A7471C06E878CF643B957FFFFFFFFFFFFFFFFFFFFFFFE83E896CBB8A64A7B77FFF800029CB2208A7DAE61EDE9ABD23D7D9C2FFFFFFFFFFFFFFFFFFFFFFFFA9DD89C46F41E727EB7EFFFF0F8152983BAB88F1AD8DF79EC4CE5D98FFFFFFFFFFFFFFFFFFFFFFFFE1D35860E72EAB003C0FC0006787C87998533BFB6A3F45ADA357CFC6FFFFFFFFFFFFFFFFFFFFFFFFFECB70139F22EDA5BD3FFFFF9FF08D7C3E6F597A8AD783F9A968EF98FFFFFFFFFFFFFFFFFFFFFFFFF4AFEC14DDF61AD9641F";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = "C07F9FF51DFB3139DB567257C683ED37FA56FFFFFFFFFFFFFFFFFFFFFFFFF2CF6E8AEC05239612707FFFBF9504B05BA388183FFB985FA0DBDB05FFFFFFFFFFFFFFFFFFFFFFFFFAD7BC3BD70F2BC3277FFFFFFFD89A25AA59D7AAF3CEB60FBDF5F9DF7FFFFFFFFFFFFFFFFFFFFFFFF712FC86C8DE6DBA75FFFFFFFFDA6B4E27CB099011B4ABF4CAF2F453FFFFFFFFFFFFFFFFFFFFFFFFFA2BD4ECFC9EBAE2667FFFFFFC5A2E0D8BF768E597EDCFE2024AFD3FFFFFFFFFFFFFFFFFFFFFFFFFDD8FFAFB32485BC6E1FFFFFFF85AFB9D1964C492D7DD84F72BDBEC87FFFFFFFFFFFFFFFFFFFFFFFFF879AEC69699FD7B55FFFFFFF01DEC0477EB1B91A335ED561485";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = "7106FFFFFFFFFFFFFFFFFFFFFFFFBB6F3F0E02EAD1EA51FFFFFFF055F81999187600C3D73D27CF2E5075FFFFFFFFFFFFFFFFFFFFFFFFBD0CB7736A980A3DC6FFFFFFFFD7E14BF036D370BEF2AC33FB6572B6FFFFFFFFFFFFFFFFFFFFFFFFFE7FDB664E31BD73A9FFFFFFFFD5C65D3CC8D0C6ABADBDBFB61AF473FFFFFFFFFFFFFFFFFFFFFFFFFBFF9F10EF9C5F9F3F8E9C9BCB933D04B017D2193B39DF6F7F19EECDFFFFFFFFFFFFFFFFFFFFFFFFFB585FD6FD3D6F811FD5877962952A54F094970AAAEDE6A964ED1A7FFFFFFFFFFFFFFFFFFFFFFFFFFF3C5FA5371D4DBDDF4ADF7FFDF4743C12A42C9587E1A1E5B9F4EEDFFFFFFFFFFFFFFFFFFFFFFFFFED16";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = "2F2F2897546DBA96B99EEFF562750259EC65A31CDAC549572577FFFFFFFFFFFFFFFFFFFFFFFFFD466FB4F24D6260FE4DE7FFFCF17872AEAD0F9ECC2E06FF3E6B35AFFFFFFFFFFFFFFFFFFFFFFFFFF76FFB46B6848D197F7FE2FE3FFDE3E46842B09BCADA175895CF4FADFFFFFFFFFFFFFFFFFFFFFFFFF7ECA7F736FA3470CDBF6FFE31D9FC7FA6818D0E47668ECD22DF6FFDFFFFFFFFFFFFFFFFFFFFFFFFD8F1BFF2F4221CBCEEF150706F7F9FBCFD6272B65C44A6A0A7FB796DFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FD81D6C5CD3C5CFA6FAC7FFF1FAECCC67C99A1BBA19B4B5737FFFFFFFFFFFFFFFFFFFFFFFFFFFF1AAFBDF3603EE1EBFD28E5F7FFFFFB27D";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1341w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,contador_endereco[10],contador_endereco[9],\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],contador_endereco[4],\contador_endereco[3]~DUPLICATE_q ,
\contador_endereco[2]~DUPLICATE_q ,\contador_endereco[1]~DUPLICATE_q ,\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = "FFFFD9C7DF25DE01FFCCC55CAE2FE89D7E0F29F64E19FB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF30AC6FA90C900FF4BFA6B2B41C318FF9CAE0DFB83F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF2FCDD3F2F80FFF457FE7C4FE7A68F9D97DEDD6A4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBC71DF7B3C880FF9E546BDD64448C07D77723F73402FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA0B4E79A9A81FF92D7BE875E56F14717A338B94C67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF91B7A6C552BC3E086EC5D45BB772FDBD34ED7FB604BB67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCBC612B8BE2016E7E3A3F529DCB0FD7D";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = "EB12F1DC4BF5CD9BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFB8E573DB9F267BC38D8C56AEAB253F51B33CBEFFEF4F26FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBA048DCFBD059CFBC1F6F51C42D166EC408F81A76B7B7917FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFAEBF6E4C608E78E035050B1FBB70816CD41F87F99FF3E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC095D6FD6E1EE78601B0854750CC9D906BB46154BEFC46D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9DBBDE6B481E4706356A587D7F41513FFC244D53E67A8AD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF8CD6BD7ACDEAF0FCF073332ECFF9753CD4AD569644BB8EFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = "FFFFFFFFFFFFFFCBE5B3F07EFFBBDC7F779EF3FE7FF046B82B5676F527077A457FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0CF69FEFFDD531306727F29FA9FE3EFB5273C3AF826F523F2FFFFFFFFFFFFFFFFFFFFFFFFFFFFBCF58BD7FF87D0B1C826FF9A761401FA4009667FCB7FAB3A2B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAA79DF2FF005A85743BCD24F249595FFE5B6B99CCFFA3B456CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDAE8FD9BFF0307AC57BF040906183CA073D099703EFFF8D4EC96FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDDDDE5FF07A36E06D736A52EE6113BCF230E414DFFFA1B37FB7FFFFFFFFFFFFFFFFFFFFFFFFFFFBD93BF977FBFC1C978";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = "FE19CB59FD397F2FE3EBBF6D0198E3588DFFFFFFFFFFFFFFFFFFFFFFFFFFFFA9686EED7CFF906437E3215DF81FFD039141D3180F81C8D68867FFFFFFFFFFFFFFFFFFFFFFFFFFFFDB37ED2BF07FFF91F06D6957FFFFD0E050AF3CBBFFFB4A15D80FDF7FFFFFFFFFFFFFFFFFFFFFFFFFDC9FFD9BE0FFB8A63AB55CFFFFFFF0DF4052C020F87A42F972C7FBFFFFFFFFFFFFFFFFFFFFFFFFFFE7A7EC21C0FC75EFC7443FFFFFFFF0FFD20533E8F04AC5C57DA8BBFFFFFFFFFFFFFFFFFFFFFFFFFFDB9F20E02AF84FB672C1F7FFFFFFFFF1BB384F88F025D21BF724BE7FFFFFFFFFFFFFFFFFFFFFFFFF4F9FAFFFFFF00F6F94B7FFFFFFFFFF9FCFBB6BF2F04D0D2CBF";
// synopsys translate_on

// Location: M10K_X49_Y14_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1321w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,\contador_endereco[10]~DUPLICATE_q ,contador_endereco[9],\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],contador_endereco[4],
\contador_endereco[3]~DUPLICATE_q ,\contador_endereco[2]~DUPLICATE_q ,\contador_endereco[1]~DUPLICATE_q ,\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = "FDFE389E2907AEE44F02ACEFB8C5B2EC5D558EFFFFFFFFFFFFFFFFFFFFFCFB6A3AFF78257A0FBFFFFFF87F78FC039BBC8F31EA35B2F8ABCDCF219EFFFFFFFFFFFFFFFFFFFFFF882FECD9ED01F8BF8F78FFFFFE407FC007FFDF377FBCFDF325B28B357AFFFFFFFFFFFFFFFFFFFFFDAABE924B5BE3CF3FFF7FFFFFC1FEFFFFFFFFEDEAFFE6BC4292462FF15BFFFFFFFFFFFFFFFFFFFFFDCABED95A4293713F8BFFFFFFFFFFFFFFFFFE56C17FD5BD125C46BEDA2FFFFFFFFFFFFFFFFFFFFFEE7ABCC47874F3767FFFFFFFFFFFFFFFFFFFFE77067FEAB8D9D3EC6AF3AFFFFFFFFFFFFFFFFFFFFFEE5BFF97566547547FEDFFFFFFFFFFFFFFFFFFEF3DF3DEEF30FAFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = "0EBB37FFFFFFFFFFFFFFFFFFFFFFB1F538D9375709FFCFC07FFFFFFFFFFFFFFFE62B73F7F0C559FE8EB857FFFFFFFFFFFFFFFFFFFFFE77F7DF0ED17430FFF7FFFFFFFFFFFFFFFFFFB66BF3F25F75FC284AF047FFFFFFFFFFFFFFFFFFFFFEE5F4EA5B2EDE64FFE77FFFFFFFFAFFFFFFFF8719F3E45E44B3541BF5B7FFFFFFFFFFFFFFFFFFFFBCF8EC17FCE967FE7FE13DFF3FF1EBF7BFF9FDD9BD31D75EFB401FF9F99BFFFFFFFFFFFFFFFFFFFFFC7DEC56A27927FA7FE70DBC40E3F387FE0BD7CEC8B1C95CE07D5E59E7DBFFFFFFFFFFFFFFFFFFFFFEBCEFDCA0EE41EBFF88447BD260027C1FFF7D76F3A5DAFCF00BE14BEFB7FFFFFFFFFFFFFFFFFFFFEE1CED";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = "3228027F49FF92E9994DA77C5F6FFFF9F24DA3FEDCAF3615CBE677FFFFFFFFFFFFFFFFFFFFFF1AFC3ADD88EFC2FF8C9773A7C459340A186FF6576B747E87AD98CB7737FFFFFFFFFFFFFFFFFFFFFFCAF84C22B8D7DFFFF1970C5E6E75AB8B1B6DA7F52B59FDE0630ABBFB5FFFFFFFFFFFFFFFFFFFFFFCC0FA22051CA3F87FF9121C587C20FF80F1238AF26B5D7003F60709EB1FFFFFFFFFFFFFFFFFFFFFFDC67FFACF58E9C17FE9C1F00061B080E34511FDF3B85DF309B7D1A9C25DFFFFFFFFFFFFFFFFFFFFEFAFBBBFE5F311F374890038000E6DCB1481C527F556FCDDF28C54BEC2ADFFFFFFFFFFFFFFFFFFFFEE2BFABF8EF49BE916B30000000E7D82898DC5";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = "3DB8F5D8F0C0F589CEC82FFFFFFFFFFFFFFFFFFFFFFB427F23F3D873BB7EEB000000047D93EEFF7AEFB11E75F103EE02FBDD9FFFFFFFFFFFFFFFFFFFFFFB074F5378EF72BB5EC2800007025DE0C3737AE7F4BE5D6F63AD5C7B70B6FFFFFFFFFFFFFFFFFFFFFBA75EF1F22C8EF14EFC1C00000E5DCDF7FF4E05DC97FF7AF5D2419B5676FFFFFFFFFFFFFFFFFFFFFB705FCF7EBC9D53BD531C00000E5D9FF4EAAA26D04FFBC8EBF5BF7B8E36FFFFFFFFFFFFFFFFFFFFDE3D5FC61FA8CD737F39C800000C7C572E387342F1EEBDE6EC114E79C0ABFFFFFFFFFFFFFFFFFFFFDEE55BA41B9B3CE03FB9C00000007D950BE19FFC6A988BB579A7F0F9042BFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N54
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~1 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~1_combout  = ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout )) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & \ram_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\ram_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~1 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~1 .lut_mask = 64'h0A0A22775F5F2277;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1264w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,contador_endereco[10],contador_endereco[9],\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],contador_endereco[4],\contador_endereco[3]~DUPLICATE_q ,
\contador_endereco[2]~DUPLICATE_q ,\contador_endereco[1]~DUPLICATE_q ,\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "1BFFFFFFFFFFFFBC7FE5D0864986FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFBFFFF8617F9E1FFFFFFFFFBCEFFFAD9A1F186FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD8017FFFFFFFFFFFFFFFFFFFD01BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD3D77FFFFFFFFFFFFFFFFFFFF296BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF14F7FFFFFFFFFFFFFFFFFFFF084BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFDE7FFFFFFFFFFFFFFFFFFFB3451FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1DDBFF3FFFFFFFFFFFFFFFFFFF0DD1E7FFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FDA7E7FFFFFFFFFFFFFFFFFFFD453E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81DFFFFFFFFFFFFFFFFFFFFFD4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFF859FFFFFFFFFFFFFFFFFFFFDE18FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB97BFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA5FFFFFFFFFFFFFFFFFFFFFFE87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE53FFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "FFFFFFFFFFE73FFFFFFFFFFFFFFFFFFFFFFFADFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE37FFFFFFFFFFFFFFFFFFFFFFFB9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA3FFFFFFFFFFFFFFFFFFFFFFFFD9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB3FFFFFFFFFFFFFFFFFFFFFFFDD9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB37FFFFFFFFFFFFFFFFFFFFFF8D9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1291w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,\contador_endereco[10]~DUPLICATE_q ,\contador_endereco[9]~DUPLICATE_q ,\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],contador_endereco[4],
\contador_endereco[3]~DUPLICATE_q ,\contador_endereco[2]~DUPLICATE_q ,contador_endereco[1],\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "FFFFCDB644CF5B9313498C803F61C0C6288FAFF3AF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF642979B670E69CD78007D7C04F5BF89E05691CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBEB31F7FF25D78342404299E79D16EF519D73EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDC6289A7DF09A09AFB2ADC670661F5BFF44F79FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBCD40079BBFCC7847FD4160FA17F5FBB6C8DF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE5004BBEFFD1238081D724BE3FE06F1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC56CC33EFFF9DECE62C97B9";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "8548591E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCF6FF5EF3E87E003F97E9FBC7DD1970B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB920AC7FBFCFE7C079F9FD5E6BD3BFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBC0CFD7F9FFF80007FF27D226E517FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD21D2967FFFE3FF700FF6A9C08EB5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDCF768B8761F9E7FFFFF78A39DC7BFEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFBCFCE571A7B401F1D44034459F67F3FFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFEF90005938DAE8AD6A56ED6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE781C301FE1BEAE7A1F99FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBDDA94D983FC4A352395F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9F3EACB69E3B01FC1B6BFE77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC3FCB23C39822B4A79B87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7F01FEEF560A515F8FBFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "F861F7FFFFF9BDE0FFF8DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFCFBFFC63FFBFFFFF9FDF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFBBFFFFFFFFFFFFFFFF39FFDFFFFBFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF5FFFFFBFBFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFF7BFFFFFFFFFFFFFE67FFFFBFCCFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBEC1FFFFFF7BFFFFFFFFFFFFFE3FFFFFE1F4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB9FFFFBFFFFFFFFFFFFFFFFE3EFFFFE694FFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y8_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1301w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,contador_endereco[10],contador_endereco[9],\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],contador_endereco[4],\contador_endereco[3]~DUPLICATE_q ,
\contador_endereco[2]~DUPLICATE_q ,\contador_endereco[1]~DUPLICATE_q ,\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "79704D789D93617F7AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD621A66BEEE270675C5445CFF6F8B4533B59611D55C25BDB8FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC417B13B0F409095F7A2C9EE54EAFC02BF740E3EFC310BD6C03FFFFFFFFFFFFFFFFFFFFFFFFFFFFB0D96F82D9552FA527FE824B7D6F3A8E9CDC70FB0ED405DF8B86FFFFFFFFFFFFFFFFFFFFFFFFFFFFAFBE3BFE3861768686DF7AB3440C4DC7E5724917C71FD8B6EF1F7FFFFFFFFFFFFFFFFFFFFFFFFFFFDFD15E67C8EAABE777DAFFDB266E1F6F9B6F1EE3AFFAE0B3637D7FFFFFFFFFFFFFFFFFFFFFFFFFFFF5D77FFB3D5C664A3B34A7C85D150FF33D04D14664B2BB5AA757FFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "FFFFFFFFFFFFFFFFEA0DB7A2DCE1D95BAAFB33F097FF77D3A569B1BCF0553DE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCF5427BF8092A3EEB90FA31E5FCEDE7962EFDBDF6758FD59FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE262F6BE11EF867BB4CAF9FE67E1C62857B6BD71A7BECF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07059D48FCEDA4B9C7ACBE7FFBF0B841D1EDA87173D4C117FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDCCBFD9166A6E43BF4A38A1DF6BB20ADEA65E3771F9B42BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC778F2B631E99B3E07894E54341AE038525DFF27B259EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB5FF652875F61";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "F4DEAE074FEB3F503ADB9F3071EE8F5D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB958C3FD981A7F6A93334201C9050791E4FFD17845F293D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE15FA7DB8EE27FE2C26E58B8EA18AFBF0C2AABB5D2C0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD6EFE79AF4CD5D39E539235747C5F09F6BFB944B60277FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDDB3F7768E3EFEBC0700DA81CADF5AFD5867EBECA0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7E01BF0A677BFD2A5E7B19DBF78FBBBBD0AC25F034FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBC8BBC1378959D145AFDF72DA4BEC0A6CAD7F70EAEFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFAA87CE7F77F026C2D7F33FFE539662D787CBEEA8967FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF56FBDF5F49701F2E6E3CDEE46CDAFFA150CB2FEAAD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFCEBA7B69F65B7841E852DDA3A63B4FB147F100A3EDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF82D9B7C3A3DD620E167E95020D2DD0C38BAA26BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF52519EE9D3E356DD2C1C4F913F0AA1BEF7DB0D9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF32E05F9A7536D8748803D4982E049B53ED2EF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y11_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1281w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,contador_endereco[10],contador_endereco[9],\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],contador_endereco[4],\contador_endereco[3]~DUPLICATE_q ,
\contador_endereco[2]~DUPLICATE_q ,\contador_endereco[1]~DUPLICATE_q ,\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFF5FF7FFFFFFFFFFFFE51FFFFFD1F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF15FFFFE4DF7FFFFFFFFFFFFF76FF3FF20FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE397FFE3AF77FFFFFFFFFFFFF563F9FE21D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6A27FF585FFFFFFFFFFFFFFF808FB309397FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF598DBAFC7FFFFFFFFFFFFFFFB0BB5DAF19FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF440BE358FFFFFFFFFFFFFFFF8F83988033FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "FFFFFFFF9BD21E5B7FFFFFFFFFFFFFFFABCE145BF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB1477F327FFFFFFFFFFFFFFFA1FB406FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6F0D10B7FFFFFFFFFFFFFFFF9A6118D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC91A457FFFFFFFFFFFFFFFFD6CD5727FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3ED59CC7FFFFFFFFFFFFFFFF9B912E84FDFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7E9BFFFCE7FFFFFFFFFFFFFFF9FFEFFE5FE7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9C677FFFBDFE7FFFFFFFFFFF9F";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "9A7EFFC563FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBC2C7FFF18FFFFFFFFFFFFFFFFCAFFFFE90F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1CF7FFF687FFFFFFFFFFFFFFFF1FFFFEC1C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2717FBFFAF9FFFFFFFFFFFFFFF0FFFFA4B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9D8B7FFFB03FFFFFFFFFFFFFFFEAFFFFB9CEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF86FFFFFE4EFFFFFFFFFFFFFFFBBFFFFAD62FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEF67FFF8AA07FFFFFFFFFFFEA747FFFFF91FEFFFFFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFF107DCCBFF0FBC77FFFFFFFFFB887C3871FFCA81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9EE39E0DC90FA29FFFFFFFFFFF05FC367FFFA5ACFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF925E0017900557FFFFFFFFFFED383B0DDC07987FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF986803DF3865977FFFFFFFFFF960048D3800015FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8041F0498000E1FF7FFFFFFF9DDC6793D57FF80EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9003E79AC7F1427FFFFFFFFCC80A995DC80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1807FAF3BF8";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N21
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~0_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( 
// ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout )))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ))))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ))))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ))))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\ram_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~0 .lut_mask = 64'h220A225F770A775F;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1351w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,contador_endereco[10],contador_endereco[9],\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],contador_endereco[4],\contador_endereco[3]~DUPLICATE_q ,
\contador_endereco[2]~DUPLICATE_q ,\contador_endereco[1]~DUPLICATE_q ,\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init3 = "FE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FE7F99E7FFDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807FE45D79F8FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBDF1FDE64BFA7F1DFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3DF1EF603FF1EF6E863FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8E424F8BFFFF1EAE7F8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE86C803FFF000F0CE37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFF7FDF3CB4805259862C42B26233FEFBDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF99AC8D288065DD309FF04F19FC99FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB61F012BDFBFE7FFEBF0BBAC37FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFF7D56A88C8FC7FFF8E7E056F2813FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEEC6FF9E58FE7FFFF817F0E187177F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFE8466C527981F00183F6CEFD6AFBE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA755208";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = "41DEFE07F07B3DFCBC9AE9BD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFAD0EBF6E5FD722EF3EEFC4FB0543CAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7B0989B6C7C1F36902F02319F9BF346793F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFBBFEB145EE7A980858EBAD461659BA88A35E1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFD09F779B3C24D79728257D5C07F40E9CDFF77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB20B75FC36DBA10522B6FCF91F76FB8990739FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBC66BCFFECDFCC8CD4B90BC428FD1FF5E8592FCFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBE517DB9639E8ABD701BFA95F8250ACE5A675EEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF61690FE7FA1ACBD042260E17733D3BF1D653B7D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6DE831CE73651DF593D0743DD04E55A07FFD8FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBFCBA6DFBD27FFF3973CA978551BD8FFDDB81F769FB3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB39EC59B7B637FFF18E7C01D3657543FEADB74B6427D9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEB7B63FF16043FF4FCF95EE1337A1FF34ADDD9B7BFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y4_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1362w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\contador_endereco[11]~DUPLICATE_q ,contador_endereco[10],contador_endereco[9],\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],contador_endereco[4],\contador_endereco[3]~DUPLICATE_q ,\contador_endereco[2]~DUPLICATE_q ,
\contador_endereco[1]~DUPLICATE_q ,\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout ,\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 12;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 4095;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 12;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_last_address = 4095;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init2 = "3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBEBFBFFFBFFFFFFFEAFFFFBFFFFFBAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAFEAFEABFFEABFFFFFFFFAAAFFFFAF";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N48
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~2 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~2_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout  ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~2 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~2 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N42
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~3 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~3_combout  = ( \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~0_combout  & ( \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~2_combout 
//  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & (((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) # (\ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~1_combout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~0_combout  & ( \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~2_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (((\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~1_combout )))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ))) ) ) ) # ( 
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~0_combout  & ( !\ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~2_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) # (\ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~1_combout ))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~0_combout  & ( !\ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~2_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~1_combout )) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~1_combout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~0_combout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~3 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~3 .lut_mask = 64'h000CC0CC202CE0EC;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y9_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1351w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,\contador_endereco[10]~DUPLICATE_q ,contador_endereco[9],\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],contador_endereco[4],
\contador_endereco[3]~DUPLICATE_q ,\contador_endereco[2]~DUPLICATE_q ,\contador_endereco[1]~DUPLICATE_q ,\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFF5973F9CFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBE740783FF7E13BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE74F1207FFFFFE40A5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE36BFFF800FFF0F4F2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC8C7FE07F8637C1CE45AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFDFCA18AEC6B4C540DD70B629BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEB79BA857FFFFFCAA879CF3BFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF379B7977FFFFFFFFFDA59F87E77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7DD4E915BFFFFFFFFFEFF62CA06FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA22AA4DFFFFFFFFFFF9FF7F9C2BF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF79CEC53";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = "7FBF7FFFFFFCFE7F1AD792BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF756FC5FFFFF8F34E5407FFBE7CCCF7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF72FDFF9FFECB0ACCEEFFA7FE7F58BE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC0CD2FFF7D04F383EE60C0B7FCCD8D80FFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC9E2FFF3CEDCA23C53E33EF886FFB979759FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF1F87BFEDFC22871DB96BF4EB9CDF70BD9BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD1D1779FB03D5398A194205A5E5FF5ED8BB1FFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE30C79DEB471E427BFB1F774E63739FBBE377FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2EA1FF3D1F9ECA2517766FBCA06D4BB8C24833FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9423FFFB4F6EFEF3CE13D9B27F1B4FFFF6673BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF826EBE4B0000BBC188BF1DD2B1F033BFFF9B1DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF10EB7FC348000A1EFE6A8DB2E45401C67FBCDC276FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6557DCE524BC00FF193AADFFCF2500CECDFF8643F77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N39
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~2 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~2_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a75  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout  ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a75  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a75  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a75 ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~2 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~2 .lut_mask = 64'h00005555AAAAFFFF;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1341w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,contador_endereco[10],\contador_endereco[9]~DUPLICATE_q ,\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],contador_endereco[4],
\contador_endereco[3]~DUPLICATE_q ,\contador_endereco[2]~DUPLICATE_q ,contador_endereco[1],\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = "FFFCC38FCBDC61FE007F59F9CE3E0E5601F11EF775945FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFE65EFA7B867F00B665BDBF1B8EEB00385BFCEAAAB6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7B9FFCD5A687F004EABD31DBED8A97062CDA7DF5A3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8A5DE357ACDFF0066215F1BB3BB03F8638F9BFE0957FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDA18BFDF6767FE00127EE3482C7D96F8386AB7DBF9E67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFD4F77CEFC7CBC1F3F4DEBBF4C71AB403A99241FB3FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7CFDA72033A981C2BEE7AE3D6F92C";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = "D92E579097DD27FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE913FF5FC51D8843C43AC3F881D31BC804C8C1D36F836FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE96ECF290306843E04F715655E8B91AAEAA82543762FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE5B37E6439CDE071FC36ED7798DA566FC51F1564BBB97BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCF1FFF4F41BEC079FF1C9C3D0E26E2C79375490937CFE6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF784BF6ED312F78F9C202AFFFB3893272277DBF4F9176CEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD07FFFECB14FE98F00CBBF7FFCEFFF9848CCBFFCBC7BFE77FFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = "FFFFFFFFFFFFFFDFB80AF4010047FC8CB85DFFFFFFFFBFEED171B7F9D8BFF385EDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5E4FBB01007770ACD167FFCE067FF3BB7FB3B7BF078CB81DB6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAA9F8007807ECDCFDBFFE53F6E93DFD6070BF410013FBB7FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF51FE980FF9D7235E7FEAFF1F162F7B380CC14AB005EBE926DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE26FF5000FCD6C8B7FFDBA987F86553FF68CE5D708003FFE85FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC2DEB880F83932F76E2CAA0A0D3D169CB97B0342003E5FF2EBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD2EFA1400402A0F9D";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = "FA834D47FE67EDF7FCEA33BE7E31A768DBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEADEE9103005CC2FF61C54FFFFFFF02BB5756E4F3FE013FD4DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC1FDD40F806979FE24BBFFFFFFFFF6D1DD52AC0048EDFFDE92FFFFFFFFFFFFFFFFFFFFFFFFFFFFFB22E2641F0013A6351929FFFFFFFFBC1D2DC8EB87FD0B15BF0DFFFFFFFFFFFFFFFFFFFFFFFFFFFFE76F76DE3F03E59BF7773FFFFFFFFFFFE9F24EC10FC941EAD7F77FFFFFFFFFFFFFFFFFFFFFFFFFFFF9FBFF1FD507B0FD5723EF7FFFFFFFFE78A9FEB70FE63631F579FFFFFFFFFFFFFFFFFFFFFFFFFFFFC4EAF600000FED13D9AB7FFFFFFFFFFFD61FDCC58FE68D58BF";
// synopsys translate_on

// Location: M10K_X26_Y3_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1311w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,\contador_endereco[10]~DUPLICATE_q ,contador_endereco[9],\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],contador_endereco[4],
\contador_endereco[3]~DUPLICATE_q ,\contador_endereco[2]~DUPLICATE_q ,\contador_endereco[1]~DUPLICATE_q ,\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = "FFFFFFFFFFFFA03B2B3E57E3DE0BF57FFFFFFFF2D2F16C1F0F790DDF3C574D6F3FCF7FFFFFFFFFFFFFFFFFFFFFFFDB3EFF479E1EFC5FFA000000004AD0FE679A1FF57C46CCA190F77F71FFFFFFFFFFFFFFFFFFFFFFFFFB1F9FEF784DFD65FE7FFF80005EE3B3A8AE94F96B2EAF78E5E0FFFB7FFFFFFFFFFFFFFFFFFFFFFFF1FFBA03A135DE0EFD0100000006F9C9251FD73071B7BBDFCAFC5F8C7FFFFFFFFFFFFFFFFFFFFFFF8C3DCEFF6DC67E4FF1FFFFFF9FFB67819103647AECBBC4BD5FBC7F8DFFFFFFFFFFFFFFFFFFFFFFFFF67FF48C47C3BB0FFE7FFFFFFF88D583FFD1A5F6F85FB6C3B6C3FE57FFFFFFFFFFFFFFFFFFFFFFFFFA2FFB7864BC3FE7FDFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = "FFFFFFF8DFA3CEF5C7FAA1BF892B3946FFAEFFFFFFFFFFFFFFFFFFFFFFFFD5AFF6F0DC4D36C17DFFFFFFFFE87E0EF77D953CCB5EA99D8FC1DE13FFFFFFFFFFFFFFFFFFFFFFFFD97BEE42C76CFF7927FFFFFFFFF955322CCF9FEF87EFCFF5367D6E47FFFFFFFFFFFFFFFFFFFFFFFFFD0FFF113EFBB7CF3BFFFFFFFFF9E4F0ED65E4BE0FF4399E7E0DFEBFFFFFFFFFFFFFFFFFFFFFFFFFF03EF9464C47FEE75BFFFFFFFFF9D9313BA9D35B1BD988DEEB0AF9BBFFFFFFFFFFFFFFFFFFFFFFFFF363EC770271EAFBE3FFFFFFFFF90E7EDB33EB2CCEF2983DF5A3EC62FFFFFFFFFFFFFFFFFFFFFFFFF4977A36DFAA5DBD8DFFFFFFFFFC289EFFA9FC253BA77256CA57";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = "F14FFFFFFFFFFFFFFFFFFFFFFFFFFE1FF7652BAE18EED6FFFFFFFFFC36D60FBDCCAB6FF904C3E5D7F627FFFFFFFFFFFFFFFFFFFFFFFFECFDDC358F57BF6D8FFFFFFFFFFE1E37EE7A8C9D82D759E37D2AEF2FFFFFFFFFFFFFFFFFFFFFFFFFFC476EB5FEC4CE9BEFFFFFFFFFFC6FC3EB6B3F21A72E5FF17EBD69EEFFFFFFFFFFFFFFFFFFFFFFFFFEDEBF492F9DA6BFFCFFEA9FACEB1E1FFF5861D63B83FD9BFEDB751FFFFFFFFFFFFFFFFFFFFFFFFFEFE4FF1ECD9BF38EFFF22E80372531E5F81E6ECC2268A1CED2AF46DFFFFFFFFFFFFFFFFFFFFFFFFFED537AECDACE5DAFE58C7FFFFEE373AE349911A9AC3B59C6FF2FA17FFFFFFFFFFFFFFFFFFFFFFFFFFDC7";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = "36D331188EDF84C273FF9FEFCAA9783E7115EC2C594FF7FAC97FFFFFFFFFFFFFFFFFFFFFFFFFFEF73512E5C3833EDEC55FFFFFEFFCC63F1236E588B546D7B5BEC97FFFFFFFFFFFFFFFFFFFFFFFFFFFDA5DEA897F562AF9C26DFFFFFFFF8B8841B4CFD0AADE36B3FF9BFFFFFFFFFFFFFFFFFFFFFFFFFFFFB52D558901DBD6FFDA5BFFFFFEFFE764DE42C65BB99BE2B8D776FFFFFFFFFFFFFFFFFFFFFFFFFFFFBE4DAE919D87FFEEF9FEFFFFFFFFFFFEC9E47E357ADB8B322EE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFF92BF96BC0833A076CF0DDFFFFFFFDFE265FDD83E9AC54A7FF27FFFFFFFFFFFFFFFFFFFFFFFFFFFFF7AD74C8895D5FA9F74E38BFFFFFFFF5D3";
// synopsys translate_on

// Location: M10K_X58_Y1_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1321w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,\contador_endereco[10]~DUPLICATE_q ,contador_endereco[9],\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],\contador_endereco[4]~DUPLICATE_q ,
\contador_endereco[3]~DUPLICATE_q ,\contador_endereco[2]~DUPLICATE_q ,\contador_endereco[1]~DUPLICATE_q ,\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = "FE01FF1FCD879A23B7DEFFBFF247AC803FCABFFFFFFFFFFFFFFFFFFFFFFB2FFBDD7FDAE7E53DFBFFFFFFFFFF7FFC67FFEDBEBFCEFCA485E017D6AFFFFFFFFFFFFFFFFFFFFFFD1BFF2C2DFF5FEAFF9BFFFFFFFFFFFFFFFFFFD5E6FFBBF80540840BEE7FFFFFFFFFFFFFFFFFFFFFFF9AFED137D4F7D87FCBFFFFFFFFFFFFFFFFFFD7B77F8AF8C8AD328BDE1FFFFFFFFFFFFFFFFFFFFFFED8FC14071637C5FFEFFFFFFFFFFFFFFFFFFFCF6CFFE1FF85854C3BFC5FFFFFFFFFFFFFFFFFFFFFFECAFC12562B87F37FFFFFFFFFFFFFFFFFFFFFEEE8FFDEFDC5FFFA1FF41FFFFFFFFFFFFFFFFFFFFFFFE9FE1D536B9FD0FFEFFFFFFFFFFFFFFFFFFFFEBA7FDFFC557F9D";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = "DFFCDFFFFFFFFFFFFFFFFFFFFFFEABFFBB4EE007D5FFC5FFFFFFFFFFFFFFFFFFC7DBFFC67FE3A338CFEFBFFFFFFFFFFFFFFFFFFFFFFEEEFC853DB217CEFFFDFFFFFFFFFFFFFFFFFFF7CAFFD779A3DD3E9FFF9FFFFFFFFFFFFFFFFFFFFFFE6DFC85FEBCADEDFFFDFFFFFFFFFFFFFFFFFFCFDAFFE17A311B6B0FEA3FFFFFFFFFFFFFFFFFFFFFFE0CFD40FFBFEB59FFF67FFFFFFFF7FFFFFFFE3F4F3FE1FE04FA1E3FF63FFFFFFFFFFFFFFFFFFFFFFE0DFD69FE6BEB5CFFFD5C03BFFFFFFFFFFFEFBDEA7FFDFE1FDB583FFC7FFFFFFFFFFFFFFFFFFFFFFE0DFDAB7A6B876CFFE0DDAD31FFFFFFFFFFFE8FDC7FEEFC0FB8E9AFFC7FFFFFFFFFFFFFFFFFFFFFFEAEFE";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = "DAA86C97E6FFEB1074B16A83FFFFFF472FC53FFE7E5037F93FE49FFFFFFFFFFFFFFFFFFFFFFE29FC97439897F7FF95F8FC07D6A213F3DC02BBE7FFE6FE780EE03FE4FFFFFFFFFFFFFFFFFFFFFFFFEAFFA6049737EA7FFD78FC3E0E0AE78C125E7BE5BFF67F1FC0D46FECF7FFFFFFFFFFFFFFFFFFFFFEEBFEDF1412C7EC7FE17DE0207C267F808F1C0FE5BFD3FBFC07574FFC97FFFFFFFFFFFFFFFFFFFFFE6CFE8C747E97E47FF63FFFFF9E567FFC44EF97C48FC1F6F1ED7A5FEDB7FFFFFFFFFFFFFFFFFFFFFE26FF79CBE5AED337FDFFC7FFF1B878D13EE059EB9CD1FC240B8AFFFA6FFFFFFFFFFFFFFFFFFFFFFF36FE81BCFD07FEFFF1FFFFFFF1A813837F92";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = "43EE1EBFFF06B60ADFC21FFFFFFFFFFFFFFFFFFFFFFF8FFFBCB3FFEBEE9BF5FFFFFFFBA84CDDFE8505F617E1FD32FF766FD09FFFFFFFFFFFFFFFFFFFFFFF237EA49CFD72E6BBF8FFFFF8FDA86E37B88B19EB7771FE6D1B2E5FD5FFFFFFFFFFFFFFFFFFFFFFFF027E4DCBB2C7F2BFF8E3FFFFF1A8490FFF41CBF77FD3DDB76AD59FE5BFFFFFFFFFFFFFFFFFFFFFFF397ED3DDA84FF61FFFE3FFFFF1A82C0FF1066FFEFEC5FFE188BE3F747FFFFFFFFFFFFFFFFFFFFFFFF3FA8BFEA95DF51FD7F7FFFFF3A9CAB1FFDA9BC5EE2FED76EB47BF2E7FFFFFFFFFFFFFFFFFFFFFFFC4FADF37FF68FB4BD7FFFFFFFFA84372FE759ADDAF3BF8F611E37F8ABFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y9_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1331w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,contador_endereco[10],contador_endereco[9],\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],contador_endereco[4],\contador_endereco[3]~DUPLICATE_q ,
\contador_endereco[2]~DUPLICATE_q ,\contador_endereco[1]~DUPLICATE_q ,\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = "07FFFFFFFFFFFFFFFFFFFFFFFFFFFFEFD7CD00000FEFF77CFD9FFFFFFFFFFFFF9293769C21FBA3FDF97EFFFFFFFFFFFFFFFFFFFFFFFFFFE31F4000000245367DF7FF7FFFFFFFFFF8E88EB0304F57F7F3723EFFFFFFFFFFFFFFFFFFFFFFFFFF14FE9A8000024832278F9FFFFFFFFFFFEE3F79EB406B89D57FE997FFFFFFFFFFFFFFFFFFFFFFFFFB0AFEF05066F3807FFA103FFFFFFFFFFFBF7431DE335F59287ECEFFFFFFFFFFFFFFFFFFFFFFFFFFAFD13DF0D82E34D27FBFDFD3FFF3FE7FFFEDCEE43DDBF23FEB1FFA3DFFFFFFFFFFFFFFFFFFFFFFFFBEF6BFB1CA9618F8FFBFE295AFFFFFFFE7D2FDDA1FBA0C7A56A77FDFFFFFFFFFFFFFFFFFFFFFFFFFF54B";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = "FDBDBFFFF5557FFA1FB5DA3FFE1FFC70878277C5D89C122BF59FFFFFFFFFFFFFFFFFFFFFFFFFDDFBF6AFBE96AEA3FFDFA11F0BDAFFF2C7D7AE2C26C57A19B816D1CEFFFFFFFFFFFFFFFFFFFFFFFFE95FDA2A84A4101B7FCFCF1F089B5B69F7BF9252A4F9345D28B6F47FFFFFFFFFFFFFFFFFFFFFFFFFFB1BFD31AC64F3FAFFF83FF3931987F3918320DCBFDD7A59C743E84FFFFFFFFFFFFFFFFFFFFFFFFFDC87F075DBC9A3AEFF9F8F7FB3BE43BF8FFDB2AEDCAA948979ADFE07FFFFFFFFFFFFFFFFFFFFFFFFF80FE1E1BBD0FAE9FFFFD0FFFFFFFFFFFFFFA277767F2ED31FD7EEEFFFFFFFFFFFFFFFFFFFFFFFFFF557BE8E9F09B5557FFFE3F1FFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = "F667F2D965108C97FF15FFFFFFFFFFFFFFFFFFFFFFFFD6FFF6D1ABE95DF27FFFFF403FFFC000FFFFF637CEDF340C839EFBDDFFFFFFFFFFFFFFFFFFFFFFFFE3AFCFE656D51FF67FFFFFF003FFFFFFFFBFFCB3FBFFF29BAF29FB6BFFFFFFFFFFFFFFFFFFFFFFFFF5BEA5C64FEF3745FFFFFFFF805FFFFF83FFF715D4BD335C7F93EF76FFFFFFFFFFFFFFFFFFFFFFFFC45FCB1E223AF64A7FFFFFFFDCFFFFFF81FFF693F45EBA68B9577FA5FFFFFFFFFFFFFFFFFFFFFFFFDDDFAD5D482DFD467FFFFFFFFFFFFFFFFFFFCE15FEE6B8FCC1D85FDDFFFFFFFFFFFFFFFFFFFFFFFFF35FFCFCE4D16F4EFFFFFFFFFFFFFFFFFFFFDE93DBCBBFE3FDDB3A9A7FFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = "FFFFFFFFFFFECAAEDE6FF492FFCB21FC7E7E007FC007FFE7FB27FF5F6B50CD53FF92DFFFFFFFFFFFFFFFFFFFFFFECB3FCF0EFF67FE0E5EFFFFFF9FFFFFFFFFFFCB77FFFBF0E515FDFFFBFFFFFFFFFFFFFFFFFFFFFFFE87FD391CFBCB7B4E90F98078600FE07F807837AEDA82EE69F9D8BF817FFFFFFFFFFFFFFFFFFFFFFFB5FD96C28FD9F99F874DED707F8FFFFFFFBF62A9FAAAD5C3FD06BBD6BFFFFFFFFFFFFFFFFFFFFFFF3D5F058E7BAC7E575D7C0D5F35F803FE7000D2EBFF1BD37F6DC99FD53FFFFFFFFFFFFFFFFFFFFFFF5FDF41A789FED376DFFFFFF052A28C00F21C2FACFDF9F05E8F1B5FF1FFFFFFFFFFFFFFFFFFFFFFFFCAFFB634DBF6E32FDF7F";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N21
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~1 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~1_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout )))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ((\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout  & 
// !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout  & !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ((\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~1 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~1 .lut_mask = 64'h30053F0530F53FF5;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N25
dffeas \contador_endereco[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(contador_endereco[8]),
	.prn(vcc));
// synopsys translate_off
defparam \contador_endereco[8] .is_wysiwyg = "true";
defparam \contador_endereco[8] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1281w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,\contador_endereco[10]~DUPLICATE_q ,contador_endereco[9],contador_endereco[8],contador_endereco[7],contador_endereco[6],contador_endereco[5],contador_endereco[4],\contador_endereco[3]~DUPLICATE_q ,
\contador_endereco[2]~DUPLICATE_q ,\contador_endereco[1]~DUPLICATE_q ,\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8FFFFFF8DFFFFFFFFFFFFFFF8FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFFFFCC3FFFFFFFFFFFFFFFCFFFFFF95F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFC8FFFFF9FFFFFFFFFFFFFFFF9C7FFFFFDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF86FFFE5BFFFFFFFFFFFFFFFFC1DFFFCCDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF61FFFFCFFFFFFFFFFFFFFFFD9C7BEFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7B7F1FEFFFFFFFFFFFFFFFFFFEDFC73FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "FFFFFFFFEBFDC67DFFFFFFFFFFFFFFFFE796EED9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD9245FB3FFFFFFFFFFFFFFFFF7FEE7CC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFE6981FFFFFFFFFFFFFFFFFBE59FCCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA93C5FFFFFFFFFFFFFFFFFFECF3FE6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7B77FDBFFFFFFFFFFFFFFFFFBF18F69FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FFFFEFFFFFFFFFFFFFFFFFFDFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB3FFFFFBFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "FC7FFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4FFFF47FFFFFFFFFFFFFFFFFF7FFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFF7FFFFFFFFFFFFFFFFFF87FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF97FFBFABFFFFFFFFFFFFFFFFEFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9FFFFFFC7FFFFFFFFFFFFFFF9DFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCDFFFFFA7BFFFFFFFFFFFFFFEE7FFFFEEDF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1567FFFF8DFFFFFFFFFFFFFFC77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFC7FCF7FFFFB18FFFFFFFFFFC79FFFFFFFFCD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2FFE73F9FFBBFFFFFFFFFFFFC37FF7FFFFFA9F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3DE07F79805A5FFFFFFFFFFF3F83F0FDC07FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77F7FBFFFFFBCBFFFFFFFFFFCEF7FC8F3FFFFA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF401F059CD00E1D7FFFFFFFFFC9C6797F77FF805FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9ECFFEFFFFFFFFFFFFF7FFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCF7FFF";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1264w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,\contador_endereco[10]~DUPLICATE_q ,contador_endereco[9],\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],contador_endereco[4],
\contador_endereco[3]~DUPLICATE_q ,\contador_endereco[2]~DUPLICATE_q ,\contador_endereco[1]~DUPLICATE_q ,\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "E7FFFFFFFFFFFFFFFFF7F7FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFEF7DFFFFBFFFFFFFFFFFFFFFF7FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE5F7FFFFFFFFFFFFFFFFFFFFFD7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFBFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7E3FFFFFFFFFFFFFFFFFFFFFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDEFFFFFFFFFFFFFFFFFFFFFFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3F7FFFFFFFFFFFFFFFFFFFFFC6BFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB4FFFFFFFFFFFFFFFFFFFFFFF63FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC5FFFFFFFFFFFFFFFFFFFFFFE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCBFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "FFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1301w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,\contador_endereco[10]~DUPLICATE_q ,contador_endereco[9],\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],contador_endereco[4],
\contador_endereco[3]~DUPLICATE_q ,\contador_endereco[2]~DUPLICATE_q ,\contador_endereco[1]~DUPLICATE_q ,\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "FE7295F818E36FE4CBFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC9DFE23A557F647DEDFB7DBFF9FFE63ADBB9CC7FDDB3E17E14DFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFABCDC900995B553FF62D8BCCF55A6DD3FF22C1DEF8455F4B9BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC06ED996B0ABFB636BF91ECACF5B98F3FB943872A8AA7FAE756FFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC1B75316A40E6F27E747B7B8003795F3F28B1641EFDCFEAD97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFABC7BA5CD6FFAF9317DBE61BE0E0CCFB7D98EFC65DA99B92679FFFFFFFFFFFFFFFFFFFFFFFFFFFFDF480ED573707DE7501FF3F636769DF9FF1E376027ED27FE8EFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "FFFFFFFFFFFFFFFFBA67ED892BDD1D406EFFFFFF0FF3FBEB2FF0B49EF4AFEE8DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD46FFF0CA55096B5617F9FFFFFFF3C3A67DDDE7CBEEEFBA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF040F2E1F3D03F7CACB8FFFF9F9FED6A75C4F02EC0DEFA4BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAD2FF829C933E5720428F9FFFFF34F97E5BFCE3716FF98F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC55FEE7EB6498B1DE15EE6B95ADED44F921DE5F6F7EBF7BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE3CBBD94CE67D10616B0D73F9E4B7C127E37E77CFBE695FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2A12F6D42814E23";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "EE3DC587C0257ED49FBFE714B7BA862F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDB0B773EA7AF19586FFE7FE0D99FE962039AC40AD4F8CFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE62A7FF72BAFD363E4CC00EAA6A9A540FC2778FED2A9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD1D8F87B0DF53F49FDB85FBD4FB0C560C7FE115BFD0DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBCC7FFADB95BDF3C97C53FC8D74E9502BFDA8F4D0BCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7C31DDC312A3F1BC53C7FECE3212944092B035BA7CBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF756AF7EDE6FE22BFEFB7FCD8D2E5DBF4F670BFA61A7FF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDA88EF3B10E8EC7A3F40CB053F4D51D26B7FFF8B05FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF579FFFE4EFEB7E22F44FBD8D57190007975DF6A37BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD1A9FB7CF1C1B01FB0C363ED874307C75BEF711DEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF7EDFBF3458A743C0981E53EF71EEFE87F793C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2CA4F7CA4F9A8BC43E544A976E1D59A7DE97FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3C5FBFFD5ECF0FB767FFF67FBE7F0BEFF3740F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y3_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1291w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,contador_endereco[10],contador_endereco[9],\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],contador_endereco[4],\contador_endereco[3]~DUPLICATE_q ,
\contador_endereco[2]~DUPLICATE_q ,\contador_endereco[1]~DUPLICATE_q ,\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "FFFFFFEADFFE7EAD1E05127FD9131F27265F73F76E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7C6599F984AD348C7FBE638868227DBE5F917FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9F90F6FFFF0DE90B93FCFA47389577F6C279CF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFF34D23FF6E78BF7504FF4167F72AFBECCDFB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80AFBFFFD1566580084537ECBFBFEC1FFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFEE5FF7C77B9FFFE676FEFFFFF9CCAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6B3AA7FF7F23C8F1E706DFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "FFFCD653FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAEBC1E7F7FF51BFB55FFFFFF7AC25FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7E07D43F1FF7FFFFFFFFFE3FF4FD17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF38195D7FFFFFFFFFFFFC7E97D35BCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA6378AFFFFFFFFFFFFC3BBA15BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFE3EF3F7B93FFFFFFFFFAD3FE64FF6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFF26EB9FDC5FFFFE328F3B983F3FFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7EFFEF1249F2A279B9D7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7AE9D2007FFB999FE5D6BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9E43ECE1FC03CC793D7E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FE41FBF8042A9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1BD63E7E66FBFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5E180621BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "FFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFBFFFFFFFFFFFFFFFF9FFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFD5FFFFFFFFFFFFFFFCFFFFFFF7FFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N27
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~0_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( 
// ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout )))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  & 
// ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  & !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout )))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\ram_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~0 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N9
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~3 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~3_combout  = ( \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~1_combout  & ( \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~0_combout 
//  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3]) # ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~2_combout  & 
// !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~1_combout  & ( 
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~0_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3]) # 
// ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~2_combout )))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~1_combout  & 
// ( !\ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~0_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q )))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~2_combout  & 
// !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~1_combout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~0_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~2_combout  & 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~2_combout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datad(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~1_combout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~3 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~3 .lut_mask = 64'h020002F0F200F2F0;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1341w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,contador_endereco[10],contador_endereco[9],\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],contador_endereco[4],\contador_endereco[3]~DUPLICATE_q ,
\contador_endereco[2]~DUPLICATE_q ,contador_endereco[1],\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = "FFFFE6D9FFEBFFFFFF9CB8605E3DED6FFFFF71FFF73C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8EA7FF07FFFFFFFFC65B9E365FF7FFFFFD7FFE797FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3AEFFF8BEFFFFFCFBFC52F8E1FEFFFFF7E27FEBBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD11FFF3FDB3FFFFDF7BCF1CDE3E7FFFFFFF837F8F9DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFD7FE3FFFF7FFFE7E2C7CE1E345FFFFFEDF3FFC5D3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE73FFB7EFE77FFFC7E9FF0EBD1DFFBCDFFFFD7FE5F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7B7FFFCD2E7DFFFFF58CF6FFFE7E7B";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = "319FF7BD1FFAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCB07FF3FBA7FFFFFFBC00953B5749B792FF05BBDDE1EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5C9FF8B5ADBDFFFFBF37E4DC2C1AFD47ED933E37FFBDBEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA26BFFEBFF67C7FFFABF330823A4DFF7FA7F81FF1FF125FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF745BC777A3FDFFFFFD1E30215607FFB78FB4A6DDFFE32FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF9FEFAEFF5B9FFFFCA1FFFFFFE6CF5BBAFE7AF0EFFF0A3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1F9FA7FFF8FFF7FFF59FFFFFFFFF16EA65FAFC7FF9FF48BFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = "FFFFFFFFFFFFFFFFE9D7FD7FFFE5FFFFF0FFFFFFFFFFFF298CFCFFF3FFEFFAEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9C7FFFFFF87F03FA3FF7FF001FFFFF91E6E9BEDFFDFFD9EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF8FDDFFFF95D13FCFFFE91BF24CFFFE3E7FEFEFFFF3FFFC5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD337E4FFFFF1977BFFFC180FFE84FFFF8D379FD7FFFBF778FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC76FE3FFFFE65F41FFF599F807E621FFF887D14FFFF45ECE37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE257F867FFFD55F9FFEB3316609A3233FE697FFBFFFD77BE8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1DFFFC7FFFEFC69F";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = "F17C8E3FFFA09E27F397FFF7FFB13FE4CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC3FE1FFFFFEFC0FFE4FF1FFFFFFE65A3F39BFFF8FFED9FF1EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF97BFD7FFFFFDFE9FF852FFFFFFFFFF53593D5F7FFFBCBDFF8CBFFFFFFFFFFFFFFFFFFFFFFFFFFFFF243FDFFFFFFFF47FF95FFFFFFFFFFFEA597C99AFFB3D2F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAD7F9FFFFFFFDEFF8E3FFFFFFFFFFFFD8AFFE5BFFFB5AE3FEDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF34FF3FFFFFFF01BC737FFFFFFFFFFFFFF33DF53FFAB567DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEA9FEBFFFFFFF37FAF7FFFFFFFFFFFFFEF6DDFEE7FD4BFBBEE";
// synopsys translate_on

// Location: M10K_X41_Y1_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1331w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,\contador_endereco[10]~DUPLICATE_q ,\contador_endereco[9]~DUPLICATE_q ,\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],contador_endereco[4],
\contador_endereco[3]~DUPLICATE_q ,\contador_endereco[2]~DUPLICATE_q ,\contador_endereco[1]~DUPLICATE_q ,\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = "5EFFFFFFFFFFFFFFFFFFFFFFFFFFFFDB1FE7FFFFFFAE110A7FFFFFFFFFFFFFFF8D6FFAFFA3F719FF9F7FFFFFFFFFFFFFFFFFFFFFFFFFFFCAFF8EFFFFFFF2F9F3BBFFFFFFFFFFFFFFF9DFDCFFFBDD98DF943FFFFFFFFFFFFFFFFFFFFFFFFFFFF8DFC3FFFFFFD1CC38DFFFFFFFFFFFFFFFF1FBFCFFFFC943BEBF7FFFFFFFFFFFFFFFFFFFFFFFFFFF9DFFF2F5FFF2F50003D0FFFFFFFFFFFFFFEBFFFE9DFDF0F33FFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8446B1116080001287FFFFFFFFFFFC83D8FFB9F4E06197F0DFFFFFFFFFFFFFFFFFFFFFFFFFFF5AFE4E09193EA200001CF41FFFFFFFFFF3DCEC7BF7CCE5339FF59FFFFFFFFFFFFFFFFFFFFFFFFFFCFD";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = "FF43FFFFC9E3000000061CFFFFFFFC7B7EC23FE1EFF8D2CFE2EFFFFFFFFFFFFFFFFFFFFFFFFFFEF1FCFFEE7B90F9000040E0F6D27FFCBDC804E93FFEE39E9487FFEFFFFFFFFFFFFFFFFFFFFFFFFFF9F3F997A1F93FF4000040007078C772704026E5BFFE77FD936FFCEFFFFFFFFFFFFFFFFFFFFFFFFFF9EBFC8CF9EC0FD5800040000C6007F0600003EC6BF8DB8B941FFBFFFFFFFFFFFFFFFFFFFFFFFFFFF7C7F7DD75D39EFC0000000040003C4000005D7F97FBBCFBFCDBFA7BFFFFFFFFFFFFFFFFFFFFFFFFFEF7F9FFD8CE27F6000000000000000000000DEB3BF6FD79BBF9FEF7FFFFFFFFFFFFFFFFFFFFFFFFF3CFEB7F1D9EEFFE00000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = "16FF09FEAFF78B59FCFDFFFFFFFFFFFFFFFFFFFFFFFFE3CFEB9FC78D9F89800000000000000000001DFFD87E0517BA79FF79FFFFFFFFFFFFFFFFFFFFFFFFF6FFE59F99A6FFE980000000000000000000167BF7FD3C77DF5CFFFEFFFFFFFFFFFFFFFFFFFFFFFFF69FEE7FAAE5BF7F00000000000000000000177BF96F3DF3F7CFFEAEFFFFFFFFFFFFFFFFFFFFFFFFCFDFFF31DCFFBF10800000000000000000001F7BF63FB873ECED7D3CFFFFFFFFFFFFFFFFFFFFFFFFEF3FCEFEB57FFEFB000000000000000000000FFDF8AFE4A47DCB7F7D7FFFFFFFFFFFFFFFFFFFFFFFCF7FECFEDE3A7CCD000000000000000000000EFDFCDFE1F566645F5CFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = "FFFFFFFFFFFFBFFF9CBFFFECFECFA40000000000000000003769FDCFD1C369FDBF9FFFFFFFFFFFFFFFFFFFFFFFFF9EBF164EFF87FFDE2000000000000000000036BBFD5FFDEE7DC5BF9EFFFFFFFFFFFFFFFFFFFFFFFFBEFFCDE27FC3F9BFCA0180000000000000004E39FEFBE0E4E1F33FD6BFFFFFFFFFFFFFFFFFFFFFFF9E7F7BFFBFA9F9FF2C8E0980007000000000EF3EFF77F97EA10DDFA3FFFFFFFFFFFFFFFFFFFFFFFF9F7F3EFFFC95F7DF3EFFF195B9F8000000004FBFFFF7FEFBE07F7FE3FFFFFFFFFFFFFFFFFFFFFFFF3CFE0E384033F6FF7FFFFFFF9B34F000F1C90F7EFF1BF3AEF67FBFE73FFFFFFFFFFFFFFFFFFFFFFF7C7F632746AFFE7FDFFF";
// synopsys translate_on

// Location: M10K_X58_Y2_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1321w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,\contador_endereco[10]~DUPLICATE_q ,contador_endereco[9],\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],\contador_endereco[4]~DUPLICATE_q ,
\contador_endereco[3]~DUPLICATE_q ,\contador_endereco[2]~DUPLICATE_q ,\contador_endereco[1]~DUPLICATE_q ,\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = "FFFFFFE071F8799FDF7DFF9BFC9A1F3F1FDF7FFFFFFFFFFFFFFFFFFFFFFFFDFEE7FFFE2FF07FBFFFFFFFFFFFFFFFFFFFCF9CFFFBFC675F2DBFFF3FFFFFFFFFFFFFFFFFFFFFFFFDFFF29FFE87E77F9FFFFFFFFFFFFFFFFFFFFF5DFF8CFBF7FF7DFFD7BFFFFFFFFFFFFFFFFFFFFFFF7CFF5B1EA3A7E7FFBFFFFFFFFFFFFFFFFFFFFF1CFFDFFDAEE0894FF7BFFFFFFFFFFFFFFFFFFFFFFFBFFE7F662867CFFFEFFFFFFFFFFFFFFFFFFFDFCF7FDEFACF853BEFE7DFFFFFFFFFFFFFFFFFFFFFFF3EFF3FA6FDF7ECFFFFFFFFFFFFFFFFFFFFFFDFCEFFD5FEBFEFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFEBCFC7B5CFA7FFEFFF7FFFFFFFFFFFFFFFFFFF7DF7FD5FC0E7BDD";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = "EFE79FFFFFFFFFFFFFFFFFFFFFFE7DFD6C167F67DFFFE7FFFFFFFFFFFFFFFFFFC7BE7FECFEE03B696FF7BFFFFFFFFFFFFFFFFFFFFFFE38FD4E477FE7FDFFFFFFFFFFFFFFFFFFFFFFCFDE7FCDFCDF5D99FFF7BFFFFFFFFFFFFFFFFFFFFFFE3AFD5FFA0F7FDDFFEFFFFFFFFFFFFFFFFFFFF7AEFFDFFDF78898FFE79FFFFFFFFFFFFFFFFFFFFFFE7BFCE7FFFF5FCCFFF3FFFFFFFFFFFFFFFFFFEFDA7FDE7DFFF99DCFE7DFFFFFFFFFFFFFFFFFFFFFFE7AFCFF9637DFCCFFE6C3FFFFFFFFFFFFFFFFF7FFBFD67DFFAD19CFE79FFFFFFFFFFFFFFFFFFFFFFE7AFC600626FFDDFFF5C3E48FFFFFFFFFFFFC67EF7FD57DFF9E7CDFE79FFFFFFFFFFFFFFFFFFFFFFE78FD";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = "5EEFA467FCFFF500739499FFFFFFFFBF0FFFBFE4FFFFDFF7DFEFBFFFFFFFFFFFFFFFFFFFFFFEFDFE7FBFBBEFDDFFF2000007B2690FFC0AD1F3DD3FCDFDFF97094FFFBFFFFFFFFFFFFFFFFFFFFFFEBFFE2FBF0EF7E4FFF60003818E039F8F9C3FC7EF7FFCFEFF8D645FE79FFFFFFFFFFFFFFFFFFFFFFF3EFF57773E7FD77FF800000003DB807F7F7FBBDF7FCDFCFF91F06FF7FFFFFFFFFFFFFFFFFFFFFFFFBAFF27F95BE7EEFFF3000000000BFFFFBBFFF3EF3FEEFAFE14526FF7FFFFFFFFFFFFFFFFFFFFFFFFCCFF7F75FCE7EEFFF60000000003EFE8702C7BE6DF8DF5EAAABF9FDFBFFFFFFFFFFFFFFFFFFFFFFF5DFF7F97FF0BE67FFA0000000003F64FFFEE";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = "F1F7BFCAFD83FF878FDFDFFFFFFFFFFFFFFFFFFFFFFFFDFEBF5FFBBFFEFFFA0000000003FF1FFF54FFEFDF91F9AEFF64BFFF3FFFFFFFFFFFFFFFFFFFFFFFB5FE24FC3ABFF3BFFF0000000003FD7FFFC1FBEF9FDFF5DF87FCBFEF7FFFFFFFFFFFFFFFFFFFFFFF747F21FA76D7F23FFF00000000038AFFFFFBE9F3BFB7F6300FE6FFEF7FFFFFFFFFFFFFFFFFFFFFFF8F7F4D585431FC5FFC0000000003E0FFFFEDCAEBBF33FA63EAE39FEFFFFFFFFFFFFFFFFFFFFFFFFF8EFFF5FF7C7BFDDFFC0000000003F2CFFFFF7EF8BE5FF37E986B1FBF7FFFFFFFFFFFFFFFFFFFFFFFBCFF94AFFFD9FD1FFC0000000003F2AF838EEDF8CE1BEEF4E4FEFFDFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y2_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1311w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,\contador_endereco[10]~DUPLICATE_q ,contador_endereco[9],\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],contador_endereco[4],
\contador_endereco[3]~DUPLICATE_q ,\contador_endereco[2]~DUPLICATE_q ,\contador_endereco[1]~DUPLICATE_q ,\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = "FFFFFFFFFFFFDEBF9E688FE7FBDFFA800000000BE780963B9CFBEF65F0FAF6C3FFE67FFFFFFFFFFFFFFFFFFFFFFF8EBFDBB857E0FD7FF80000000041EE81E01F7CFBDEFFD7723C277FDC7FFFFFFFFFFFFFFFFFFFFFFFCF7FFBEF8187FFE7FD80007FFFFFDCC3C8AF9F77CAEFFE39C0EF7F9FFFFFFFFFFFFFFFFFFFFFFFFFFF5FEFFFDE26FFDFF4FFFFFFFFFDCE1243279EF3DE8FA4361BF3FF7EFFFFFFFFFFFFFFFFFFFFFFFFD7DFCFFF847AFF83F5FFFFFFFFFACE7E60B7DF75C6FFFC0FFFAE7F9DFFFFFFFFFFFFFFFFFFFFFFFFF7BFFFFFCFFABF8BF3FFFFFFFFFBEEFFFF8FFF39C93F91E1FEF9FE8EFFFFFFFFFFFFFFFFFFFFFFFFFFEFF5FFD7F4BFFEF9FF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = "FFFFFFFBFE1683EFBD19D2B45AF1C59AFEF9FFFFFFFFFFFFFFFFFFFFFFFFEBCFFC7E7F7C7FC97FFFFFFFFFFBCB8185DF9FBFEF7E75DA31F1FF33FFFFFFFFFFFFFFFFFFFFFFFFF3CFF8F57E36DFD275FFFFFFFFFBF680576F8CBFF5FF5784FFABFFF9FFFFFFFFFFFFFFFFFFFFFFFFF7EFF3FBFC9CD7FEFFFFFFFFFFFBC7C07F17BFFBB2BF87C97D65FDF5FFFFFFFFFFFFFFFFFFFFFFFFFCE7FFEF3FA677F5A3FFFFFFFFFBEF8117333FCCC3FAFBFCF7E3F8F7FFFFFFFFFFFFFFFFFFFFFFFFFDF3F89F6F2BF7F993FFFFFFFFFBFE7FBF062F9B8FDD79FE54E3FFF3FFFFFFFFFFFFFFFFFFFFFFFFF9F7FFDEE69B67F403FFFFFFFFFFC5606F717FEA87EBB93F92EF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = "F7F7FFFFFFFFFFFFFFFFFFFFFFFFFDF3FE967B8FFAFF8FFFFFFFFFFFEB20167DFFECB7C2CABBF247F0D7FFFFFFFFFFFFFFFFFFFFFFFFFC7BFFCF4FFFC65FFFFFFFFFFFFDCDBFF609FFFC9F93B96A5EEFF9EFFFFFFFFFFFFFFFFFFFFFFFFFFEFAFFF7BBF12BBEEFFFFFFFFFFFCD3FFFFFFFFE97A9FFC7345FF48FFFFFFFFFFFFFFFFFFFFFFFFFFEB5FF9FFFABFF3FD7FFD31F9A7A7FEFFF97FFFCD691FEF173BFDFBFFFFFFFFFFFFFFFFFFFFFFFFFFF38DB1CFCA7FCDFDFEB1E7FBB86BF967EAFFF6599E0CFCCC73DFC3FFFFFFFFFFFFFFFFFFFFFFFFFFF9E3FBAE13FF817EF353FFFFF1D0FB3037F7FCD74F9A9F5C6FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB5";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = "FFCFC39FFF33E8FBFFFFFFFF371E87FFFF39181ACF53BDFF7CBFFFFFFFFFFFFFFFFFFFFFFFFFFFC39FE897BFDA2CAE483F7FFFFFFC49BFFFCF7DC87EF3FC13FF1E7FFFFFFFFFFFFFFFFFFFFFFFFFFFDF8FE83FFFFBFD3FCB6FFFFFFFFFFCF13FB7A31E76F9FE7AFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFC3FFFDAD59FE147FFFFFFFFFF939FFEBB05AF767737FFDCFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFF9F7FFDD737FF2657FFFFFFFFFFFCFDDFB3FFFFFD5EBFEB1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF96FEFDFFBFFEE3FD156FFFFFFFFFFF1FAFFE5EF1FEFD8FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA93FC64DB6F88D0BBB763FFFFFFFFE338";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N48
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~1 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~1_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) # ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout )))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout )))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout )))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~1 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~1 .lut_mask = 64'h031103DDCF11CFDD;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y5_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1351w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,contador_endereco[10],contador_endereco[9],\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],contador_endereco[4],\contador_endereco[3]~DUPLICATE_q ,
\contador_endereco[2]~DUPLICATE_q ,contador_endereco[1],\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE15FC07A55FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCD787C0081DB1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0A1FFFFFFFFF1A6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD897FFFFFFFFFFFB3AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF33FFFF8079C03FFE7A6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC178B1D20C066AE37FA31FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBCF9C714FFFFFFF66FFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07B802FFFFFFFFFFEFE7FF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC6CF08BFFFFFFFFFFFFFFB3BF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1E59C3FFFFFFFFFFFFFFF927FDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1BFFAF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = "FFFFFFFFFFFFFFFFFAEFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAFF0BFFFFFEA471CD5FFFFFFCBFC8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB6FADFFFFF1BF01310C8DFFFFFD7F93FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDFECFFFFCF715C3F84E8C3FBFFED57FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA7B17FFFF31FFFD1F4F9FA2DFFFFD1A9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6FFDDFFFDD3A7DB8819D130F15FBFFF7E4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFE0FFFF47FE9DEE17E1B70E618FFECBFC7FFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8B9FFEFD3FF978FFEEBFCEC7E7BBFFF87E5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD2FFFFFC7FFF494DCB8BCC6E3FFE37FFED657FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FCBFFD8FFFF3DEEDA978A7BFFFF67FFFD7FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFB8FFF17FFFFD977A95E36E7FD7FF81FFFBF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8C83FFE4FFFFF9B82D64FA0EF3B7FFF97FF6FF7EEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5EEFFF4E7FFFFBF91F60EF7FEA6FFFF45BFD13BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y8_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1362w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\contador_endereco[11]~DUPLICATE_q ,contador_endereco[10],contador_endereco[9],\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],contador_endereco[4],\contador_endereco[3]~DUPLICATE_q ,\contador_endereco[2]~DUPLICATE_q ,
\contador_endereco[1]~DUPLICATE_q ,\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout ,\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 12;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 4095;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 12;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_last_address = 4095;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init2 = "3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N57
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~2 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~2_combout  = ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout  ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout  ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout  ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~2 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~2 .lut_mask = 64'h555500005555FFFF;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1291w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,contador_endereco[10],contador_endereco[9],\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],contador_endereco[4],\contador_endereco[3]~DUPLICATE_q ,
\contador_endereco[2]~DUPLICATE_q ,\contador_endereco[1]~DUPLICATE_q ,\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "FFFFFFC7BDFFFC1F2079CFFFBE7AFF755F2FFFD5EBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9EA1FFFBB73BBDBFFF8BDA07DF35FFF6AE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFE177FFCB6721FFFFB973807A5FFFE2BE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFB1ACDFFFA295BFBB9DFFFA7E7FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFEBFFFFFE8AEFFFC7773877FFFFF3F8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8FF1FFFFEB247FFFFF898BFFFFC7FE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC755BFFFFF929700195CBFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "FFEDEF97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA776DFFFFFF9E3F8B3FFFFFE37453FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCD7E2DFFFFFFFFFFFFFFFFF233E47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA7F64DFFFFFFFFFFFFFFF1C3FA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFF403FFFFFFFFFFFFEC47E46DFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDCBF04A7FFFFFFFFFE347FCB7FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFE16D3FFFFFA250FFE6BFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF19FFF0F647FCCB87FFE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE399B3FF800407FFE60FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEA47CFE7FFFCFFEC7AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7D01C7FBFFFBE23FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC91840019E537FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF941FFE6B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFE3FFFFFFFFFFFFFFFDFFFFFFF8FFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y12_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1281w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,\contador_endereco[10]~DUPLICATE_q ,contador_endereco[9],\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],contador_endereco[4],
\contador_endereco[3]~DUPLICATE_q ,\contador_endereco[2]~DUPLICATE_q ,\contador_endereco[1]~DUPLICATE_q ,\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE5FFFFFFD3FFFFFFFFFFFFFFFF7FFFFFE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEB7FFFFF7FFFFFFFFFFFFFFFFA5FFFFFD9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFFD17FFFFFFFFFFFFFFFC2FFFFF47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD87FFFA5FFFFFFFFFFFFFFFFF63FFFD33FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC9BFFD02FFFFFFFFFFFFFFFFF62FFF407FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA86FFA03FFFFFFFFFFFFFFFFE01BFE8CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "FFFFFFFFE40BE981FFFFFFFFFFFFFFFFF863F7247FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC69AE04DFFFFFFFFFFFFFFFFF0018831FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001867BFFFFFFFFFFFFFFFFF4186032FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE04643ABFFFFFFFFFFFFFFFFFD30801BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF808802FFFFFFFFFFFFFFFFFF80E7011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000017FFFFFFFFFFFFFFFFFA000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000017FFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "FD00003BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000AFFFFFFFFFFFFFFFFFFD00001BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4000097FFFFFFFFFFFFFFFFFD800007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD8004041FFFFFFFFFFFFFFFFF40000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF20000002FFFFFFFFFFFFFFFFD0000000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE800000181FFFFFFFFFFFFFFF400000102FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA098000072FFFFFFFFFFFFFFE880000000BFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFE8030000004BFFFFFFFFFFFFF20000000032FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB001800600467FFFFFFFFFFFE88008000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE421F80867FA13FFFFFFFFFFFA07C0F023F805FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA0000400000006FFFFFFFFFFE8000370C000013FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801F0663300E1CFFFFFFFFFFE9C679808FFF803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA611FFFFFFFFFFFFFFFFFFFFE801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD085FF";
// synopsys translate_on

// Location: M10K_X49_Y2_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1301w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,\contador_endereco[10]~DUPLICATE_q ,contador_endereco[9],\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],\contador_endereco[4]~DUPLICATE_q ,
\contador_endereco[3]~DUPLICATE_q ,\contador_endereco[2]~DUPLICATE_q ,\contador_endereco[1]~DUPLICATE_q ,\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "DFE9FF7CBFF80FF7AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCF1FEB4798DCF3B6FE0FB97FFFFFD0F89FFDAEA16861AFFF7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB0DFF9794BAE9DCFFFD5E2CA3F9B91E67FEB576BFB5C0BBC7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFF8AC22EB3CEA7FF4FF063F9C7F2DFFC371D67C19EDEE59FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1C3FD5F8E797A635FFE4CFFFFFF852FFE9677BFF77C0F7863FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFE7FE0F6F18A0996BFFEBA41F1F8FFFFE62DA7C0FEFBFFA8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF1FF1C717FC6767CFFFFAD8722BFFFCF97BCEFDAEABFF3EFEFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "FFFFFFFFFFFFFFFFF7DFF83FC278FFD1DDFFFFFFFFFFFFE873B0FCF7548FFEFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBDFFCDBECF9CEF93F7FFFFFFFFFFEA13BB8FAE8F9DFFDC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD21FF4FFB4E5D6E34C7FFFFFFFFE11BCF14FBD3F117F7C3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC7FFB17FAFD933DDE477FFFFFB087F63BDFBBD8F3F6507FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7C7FD39F7619B0D1B81B1866611F7F3C2BFAEE7AFFAD0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF299FFEFEB464B1FBC0FE0FFE14F87F1A2FFFC2E5F73CB6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFCACFE81E6E1F3F";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "9B7FF3F83FEB26B7FF1C470ED6FD3C3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCBD7FC5DEDEFD751FFD7FFF1D6FECFFF7667BDCBFD3DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3E3FE2FFCDE7EBFE2F3BF06D3978FFFE29FC8BFF9EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8F7FFD8D0E65FF18073BFFC456F7FFFDD7C6E7F79F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF996FFE0B6E3D55BF8BB3FFECF1CEFFFA074E7FFDCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC259FFD14FC5BF75EF7805EDFF07FFFB5FAFBFF168FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB2F4FFC3FFDF9F72DFFFFBEF0E77B7FDB8A4DFE5B17FF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBE5FFF5B6FF3F72FFBFFFCE973F3FFED9377FA1EFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEB8B7FD438EFCEDCF3FFBCCD427FFFEF9DFFF4E5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FF7FFC7D36CED1E7FFFCF0DCBFFFEE9FFFCEC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD55FFC4F9FCFFAEFFF9FEDCC777FFF1FFFCB9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF58FFF47FFCF70CFFFFB9320B2FF529FEEF45FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1783FFF6FFB779CFFF9E9FF9C77FC6FFF8FE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y11_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1264w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,\contador_endereco[10]~DUPLICATE_q ,contador_endereco[9],\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],contador_endereco[4],
\contador_endereco[3]~DUPLICATE_q ,\contador_endereco[2]~DUPLICATE_q ,\contador_endereco[1]~DUPLICATE_q ,\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "FFFFFFFFFFFFFFFFFFF0097FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD087FFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE20BFFFFFFFFFFFFFFFFFFFFFC82FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE80BFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF017FFFFFFFFFFFFFFFFFFFFFE05FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF017FFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA2FFFFFFFFFFFFFFFFFFFFFFF0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9FFFFFFFFFFFFFFFFFFFFFFE97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC9FFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "FFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X47_Y8_N51
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~0_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & \ram_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout )))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout  & 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout  & (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & \ram_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout )))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\ram_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~0 .lut_mask = 64'h02520757A2F2A7F7;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N24
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~3 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~3_combout  = ( \ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~2_combout  & ( \ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~0_combout 
//  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) # ((\ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~1_combout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~2_combout  & ( \ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~0_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) # (\ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~1_combout ))) ) ) ) # ( 
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~2_combout  & ( !\ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~0_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~1_combout ))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~2_combout  & ( !\ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~0_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & \ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~1_combout )) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~1_combout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~2_combout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~3 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~3 .lut_mask = 64'h020246028A8ACE8A;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1311w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,\contador_endereco[10]~DUPLICATE_q ,contador_endereco[9],\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],contador_endereco[4],
\contador_endereco[3]~DUPLICATE_q ,\contador_endereco[2]~DUPLICATE_q ,\contador_endereco[1]~DUPLICATE_q ,contador_endereco[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = "FFFFFFFFFFFF9F7FFFE5BFF6FDFFFE0000000003FE00786FDFF7FEFFFA77FF77FFAF7FFFFFFFFFFFFFFFFFFFFFFFFFBFBFFFCD9AFF6FFE0000000043E580601FBE7FFEEFEFF6BE773FFDFFFFFFFFFFFFFFFFFFFFFFFFDFBFBFEFBFAE7EFFF80000000007FE0388DFBFF7FDFFDFFBAFFFFF3F7FFFFFFFFFFFFFFFFFFFFFFFFFBFDFFFFFD77FDBF9FFFFFFFFFDEE9C7F2FFFFBEBFFDFBFDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFDFFFFFCEAF3FCFFBFFFFFFFFFBFFFFFFDFFF3BE6FFBCEFFFFEFFDEFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFFFFBEE3F2DF3FFFFFFFFFBFF7FFFF7FFFFFDBF37E3FEFBFF5EFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFEBFBEFBFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = "FFFFFFFBEF8E7D7FFFFBE37F5BF87BDEFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7EFFEFE6E395FDAFBFFFFFFFFFBEF000F57FF9BE97EFDFFFFF7FFB5FFFFFFFFFFFFFFFFFFFFFFFFF7FFF6FCADDFEFEBFFFFFFFFFFFBEF806E0FDFDDF2FCFF1DFFFFFDF9FFFFFFFFFFFFFFFFFFFFFFFFF7E7FFF7FFFFF7EFDBFFFFFFFFFBE73FFF4F3FDBBFFFB7F77F6BFDFFFFFFFFFFFFFFFFFFFFFFFFFFFEF7FBE73FA6F7F7DBFFFFFFFFFBFF7EDF177FE9D1FFFFFE7FEFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FEEE6FF73FFFFFFFFFFFFFFBFFFFFF426FBDDFF7FE3E77FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFDE776DFB1FFBFFFFFFFFFFFEB7F876EFFE7BFF7F9BFEEFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = "FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFB7F77FFBFED7FFFFFFFFFFFEFF9DF5FFE5F3FBFD31F7FFFEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFF3E3FE7F7F7FFFFFFFFFFFDF7FFB53FFF7DBC67B7D7B6FE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFE3FFEFBFE7FFFFFFFFFFEF3FFFE7FFFFB78DFFEEFEFFEDDFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFF5F9FFFFFBFEFFFE3E079FB7FEFFF9FFFF8FFDBFFFB679FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFDFFBFFFDFDFF401FFC38FBFF9FDBFFFEE9BF20EDFF7FFFEDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBEF1FFFCBFFE50FFFFFF9A7FBEFBFF7FECFDF9FFB9DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = "BFFF8F9FFFFBAD79FFFFFFFFABFFFFFFFF3DF73EDFE7FE7FBDFFFFFFFFFFFFFFFFFFFFFFFFFFFFD79FFAF7FFD93F970EFFFFFFFFFEEFBFFFFFFF44FFF7FF37FF5E7FFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFF6BFFFFD9E7FBB9FFFFFFFFFF57F7FB7F8FAFEFEFE7DFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD3FFFFFF7FFF723FFFFFFFFFFDA9FFE57FD9FFF93BFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFF7FFDE7BAFFDFFFFFFFFFFFFFFBFFFFF7DDFFFFFF7FFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFF3B3FDFFFFBFBFEFFE777FFFFFFFFFFEDFEFFBDCFBFEFDA7FBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBDFFEEDDB0FEEFDFFFFEDFFFFFFFFF1FE";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1331w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,contador_endereco[10],contador_endereco[9],\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],contador_endereco[4],\contador_endereco[3]~DUPLICATE_q ,
\contador_endereco[2]~DUPLICATE_q ,\contador_endereco[1]~DUPLICATE_q ,\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = "5CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFDFFFFFFFEECBFB7FFFFFFFFFFFFFFFEFFFE7FFB8FFFAFF7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFD6FFFFFFF0FFFBFFFFFFFFFFFFFFFFE3EFFEFFBFE99AFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFBDFFDBFFFFFFF0003A3FFFFFFFFFFFFFFFF7FBFDFFFFDFF77FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5E7F7BFDFFFBC00003C5FFFFFFFFFFFFFF9FFBFEBC7DFAEBBFDF9FFFFFFFFFFFFFFFFFFFFFFFFFFE7EFFD546FFF59800001E2FFFFFFFFFFFFF8BFF7F79F5FFFD9FCADFFFFFFFFFFFFFFFFFFFFFFFFFFEFDFEFFE41FFF28000000F17FFFFFFFFFEFCDF3BFBFFF7539FFEFCFFFFFFFFFFFFFFFFFFFFFFFFFFEFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = "FED3FFFFFA6100000007B5FFFFFFFED809D6BFD6F7B2B6FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFE1FFF4F1000000007E49FFFF29C00FFF6FFEFFB9FDAFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFDFFFDB3C9753FF40000400000783F7C700003FAB7F737ADBB77FAF7FFFFFFFFFFFFFFFFFFFFFFFFFFF7FADDFE7BDBFC80000000000007F0000005FBFBF1FFAFD6D3FFF3FFFFFFFFFFFFFFFFFFFFFFFFFBDFFBFE7EEBBFF40000000000000000000017FE59FBDDFFFDFBFD7FFFFFFFFFFFFFFFFFFFFFFFFFFEEFF3FFFDDE8FFC000000000000000000000DFFBDFDFFFBBFFBFDFBFFFFFFFFFFFFFFFFFFFFFFFFF7EFF7FFCF9FFFDE00000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = "14FB9BFF86F7EBDDFCFDFFFFFFFFFFFFFFFFFFFFFFFFF7EFFF9FF7FDDFFA0000000000000000000016FFDFFE5B3F857DFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFCFEF9F8E000000000000000000001FFFEFBF7FFFBFFDFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFAFEFFF7D0000000000000000000017FBFDFFDD77FDBEFF7EFFFFFFFFFFFFFFFFFFFFFFFFEFFFDF5FFF7F7FDF0000000000000000000016F9FF7FFA7F76FFFF7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFEAFD76FFF50000000000000000000007FDFEDFD7EFEFEBFF7EFFFFFFFFFFFFFFFFFFFFFFFFDFBFFFFF57EBFEDF8000000000000000000006FFFFEFFBCEEEFDFFBE7FFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = "FFFFFFFFFFFFDFBFBF9FFABFFDEE800000000000000000002E6DFDE7EBD6EFFFBFBF7FFFFFFFFFFFFFFFFFFFFFFF9F7FFFDBFFC4F9DE000000000000000000002F7FFFF7EECEEDFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6DFE57DFFFFF400180000000000000001FFFFEF7F7EFE9FBBF977FFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFAD9FFFF1C0F8E000000000000007F7DFFFFFDF8FDFFBFD7BFFFFFFFFFFFFFFFFFFFFFFFFF7F7FFFFFBBF7BF7FFFFE19C1F8000000007F7EFFFFFF3FDCFFDFF7FFFFFFFFFFFFFFFFFFFFFFFFBE7FC83FFFFBF7BF9FFFFFFFE3C70000F03B6FFEFFB9FB9FBFFFFFD7BFFFFFFFFFFFFFFFFFFFFFFF7FFE73C787FFF73FFFFF";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1341w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,\contador_endereco[10]~DUPLICATE_q ,contador_endereco[9],\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],contador_endereco[4],
\contador_endereco[3]~DUPLICATE_q ,\contador_endereco[2]~DUPLICATE_q ,\contador_endereco[1]~DUPLICATE_q ,\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = "FFFFDFDBFFFFFFFFFFFFFFFF7F9FEEFFFFFF7C7FF3B9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDEF7FF5FFFFFFFECEFF7FDEFFFFFFFFFFF1FFCFBBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7BDFFDFBEFFFFFFF76F7FDBEFFEFFFFFFFDFFEFBBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDB73FFAFFFFFFFFFE75EF4DFE9BFFFFFFFFBBFFDFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFCFFF7FFFFFFFFEEF5CDEFFFB93FFFFFEFFEFFDDF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77BFFBFFFFFFFFFDFDDEBFF3F3BDFFC3FFFFFFFF7FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFBFF7F6E7FFFFFF79EFFFBFDFFBF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = "CEDFF7BDDFFDEDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDB6FFCFFBBFFFFFFF72D5CDD5FFCBFA11FFCFFEFFFBEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFFFBDAF3D7FFFBFF7FBFA3EF5FDFFDFB33F7BFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF3FFAFFF83A7FFFEEEDF003F7CDFFBFF7FFDFFBFFB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF77FCFF7BBFBFFFFFEC58FFE647FFFBFDFF036DFFFDB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFEFFBEFFF7FBFFFFF89FFFFFFF57F7AB1FF7BFBE3FFD8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FF7FFFC7FFFFFFEFFFFFFFFFFB7EFEFFFFFFFF9FFEDFFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = "FFFFFFFFFFFFFFFFFDCFFFFFFFE7FBFFFCBFFFFFFFFFFF9FE5BDFFFBFFFFFBEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3EFF9FFFFF3FEBFE3FFFFFFFFFFFFF7CFAF9FEFFFD7FDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFF3FFFF95FFFFFFFFF263F1DBFFFEAE6FDFFFFFFBFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7FFE5FFFFFCFF7C7FFEAFFFFFFDAFFFEFFFFFEFFFFFFFFD3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF3FCBFFFFE7FFFFFFEDF9FFFFE7EAFFE8EFF25FFFF6FFAEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE567F96FFFFFD7FFFFF1FBF1E0E3F3EDFF7CFFFFFFFFF7FDAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFFF3D7FFFEFCF3F";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = "F8FFDAFFFFCAFFFBFFFFFFFFFFA3BFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDEFFF5FFFFFFFE5FFDFFDBFFFFFFFD7BBF7FFFFFBFFEDDFFDEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFEFFFFFFFFFBFF1DF3FFFFFFFFFCF777C3FFFFFBEFEFF2D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF35FFFFFFFFFFFF7FDF7DFFFFFFFFFFF1DDFEE3BFFFFDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FBFFFFFFFDDFF7F8FFFFFFFFFFFFFB9FFE9BFFFB76F3FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFF33FE777FFFFFFFFFFFFF883EFB7FFEFFFFBFEFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFCEDFEFFFFFFFFFFFDFFFFFFFFFFFFFFFFEBBFFEEFFF6BF7FFE";
// synopsys translate_on

// Location: M10K_X58_Y13_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1321w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,\contador_endereco[10]~DUPLICATE_q ,contador_endereco[9],\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],contador_endereco[4],
\contador_endereco[3]~DUPLICATE_q ,\contador_endereco[2]~DUPLICATE_q ,\contador_endereco[1]~DUPLICATE_q ,\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = "FFFFFFFF81FFF87FFF7FFFBDFEDFBF3F5FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF3FFFF73E5FFFFFFFFFFFFFFFFFFFFFFEF3FFFFFFAFFDFEDFFDFFFFFFFFFFFFFFFFFFFFFFFFF7EFEF57FFFDFFF7FFFFFFFFFFFFFFFFFFFFFFFBFFFDDFBF7FFFDDFEF9FFFFFFFFFFFFFFFFFFFFFFF7FFEDB0E8F77EFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFEF9EEE0035FEF9FFFFFFFFFFFFFFFFFFFFFFFFFFEFF7FFEFFFF7FDFFFFFFFFFFFFFFFFFFFDFEEFFDFFDE07AF9EFFFDFFFFFFFFFFFFFFFFFFFFFFFFEFFBFF7FFF7CEFFFFFFFFFFFFFFFFFFFFFFDFAE7FFEFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFF7CFFFF56FBF7DFFFDFFFFFFFFFFFFFFFFFFFDFFF7FDFFD7FBC39";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = "FFEFFFFFFFFFFFFFFFFFFFFFFFFF7CFEFFF6FF6FDFFFE7FFFFFFFFFFFFFFFFFFEFBFFFCFFDF05B7DFFEFDFFFFFFFFFFFFFFFFFFFFFFF7DFED86FFFEFFEFFE7FFFFFFFFFFFFFFFFFFE79F7FEEFFFFFFFDEFEFDFFFFFFFFFFFFFFFFFFFFFFF7DFEDFFFCFE7FEFFFFFFFFFFFFFFFFFFFFFFE7DFFFEEFFF7BAFDEFFFDFFFFFFFFFFFFFFFFFFFFFFF7DFEE7FFFEEFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFEEFFFFDFD9EFFFDFFFFFFFFFFFFFFFFFFFFFFF7DFEF871DFEFFFFFFC3FFFFFFFFFFFFFFFFFDFFF7FEEFFFFFD7DEFFFDFFFFFFFFFFFFFFFFFFFFFFF7DFEFFFE1E6FFEFFFA3F9C7FFFFFFFFFFFFED7DF3FEEFFFFDFFFEFFFDFFFFFFFFFFFFFFFFFFFFFFF7DFE";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = "DEEFFA6FFEFFF500707387FFFFFFFFD5FFFFBFCFFDFFEFF3EFFFDFFFFFFFFFFFFFFFFFFFFFFF7CFFFFFFB967DFFFFC0000078E18FFFFEC9FFFDFFFCFFDFFBCCDFFEFDFFFFFFFFFFFFFFFFFFFFFFF7EFFAFBFC6F7CFFFF40000000E0380701FFFF3CFBFFEFFFFCC767FEFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFF773EFFEEFFF00000000003FFFFFF7FBBEFFFFEFFFFB7F6EFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFAFFCFEFFFE7FFA0000000003FFFFFFFFFFFFFFDFFDFFFD7B6FFFFFFFFFFFFFFFFFFFFFFFFFFF6FFEFFF3FBF7EFFFFA0000000003FFFAFAED73EFBFFCF9FB43BFCFEF9FFFFFFFFFFFFFFFFFFFFFFFFEFFFFCFE397FF7FFE0000000003F6D3FEFE";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = "FFEF9F9DFFB7FBCFFFEFBFFFFFFFFFFFFFFFFFFFFFFFFFFEBF7E3FFBEF7FFE0000000003FFBFFFFDFDFFDFF5FBDFFFF6FFDFFFFFFFFFFFFFFFFFFFFFFFFF36FF67F8B7FFFFBFFE0000000003FF7FFFB3FFEFFFFFFBFC2FFEDFFFFFFFFFFFFFFFFFFFFFFFFFFFB6FFFFF5B6DFFEBFFE0000000003CCFFFF9FEDE7DF39F77FFFEFFFDFBFFFFFFFFFFFFFFFFFFFFFFFFF7F0BF17BFBF6BFFE0000000003EFFFFFBFEDF7FFFBF77FEEEF9FFFFFFFFFFFFFFFFFFFFFFFFFFFBF7FFDFFFDBFFFFFFE0000000003FB5FFF8EFEFDDFFFFF7FBBF7FFDF3FFFFFFFFFFFFFFFFFFFFFFFFDFF329FFF9DFF7FFE0000000003F51A7D1F7FFDDEB7EE6EEDF7FF9F7FFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N30
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~1 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~1_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( 
// ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout )))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ))))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ))))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ))))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~1 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~1 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1351w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,contador_endereco[10],contador_endereco[9],\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],contador_endereco[4],\contador_endereco[3]~DUPLICATE_q ,
\contador_endereco[2]~DUPLICATE_q ,\contador_endereco[1]~DUPLICATE_q ,\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF998000633FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF967FFFFFFFC97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF53FFFFFFFFFFF8DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9FFFFFFFFFFFFFFE7EBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEF78BFCE7C078CFF7FBEDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6FF9FEB3FFFFFFFB4FFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7FBFA9FFFFFFFFFFF57FFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFD7FFFFFFFFFFFFFABFBF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1E7F8FFFFFFFFFFFFFFFFCBFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFB7";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init1 = "FFFFFFFFFFFFFFFFFE7FFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFCFFFFFFF387FC33FFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBEFEFFFFFFADFFFFFFC5BFFFFF3FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFEA7F7C3FB4FFD6FFFFE1DF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBCFFFFD5FFFFDDFCF9FFE6FFFFD7BE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFF1FA7DAC33FFFF4FF6FFFF1FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFF8FFFEDFFFDFE3FFC9777E7F1FFFF7FEFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3BE3FFF3FFFCFAAFF79F9FAFE7E9FFFBFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEF8FFFB7FFFB76BD3B72FFFBFFFC7FFEF67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FE7FFFBFFFFBFFFF16E7FF77FFF78FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFBDFFFBFFFFFBBF328EF9AFFFDFFFEBFFF7FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBCEFFFC7FFFFF9DEFFF4DE6E67F7FFFFFFFDFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFF5E7FFFFDE9FAADFFEFFA7FFFFF3FFE77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N36
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~2 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~2_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a77  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout  ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a77  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a77  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a77 ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~2 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~2 .lut_mask = 64'h00003333CCCCFFFF;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1291w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,\contador_endereco[10]~DUPLICATE_q ,contador_endereco[9],\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],contador_endereco[4],
\contador_endereco[3]~DUPLICATE_q ,\contador_endereco[2]~DUPLICATE_q ,\contador_endereco[1]~DUPLICATE_q ,\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "FFFFFFDFFFFFFC7F357BFFFFFF79FFD77FB7FFE3EEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBEEBFFF8FFFBDDFFFFFFEFDDDFFBFFF9BFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFF2F6F97FFFFFB7C38CE7FFFC6FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7F31FFFE9FAFFFFFDFDDFFFFDFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFEFFFFFEAFEEFFFDF773FE1FFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FF8FFFFF5BFFFFFFFFFA1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF775FFFFFDB1FFFFF3A7FF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "FFFDFFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFB3FFFFFFE7C078FFFFFFFFFC71FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC77FCBFFFFFFFFFFFFFFFFF97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6FF7EBFFFFFFFFFFFFFFFB7FFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FF7A9FFFFFFFFFFFFF57FE77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7BF7DEFFFFFFFFFFCA7FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF97FFFF24FFFFFFC49FFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFF1C000F3FFFFFD3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6F9F3FFFFFFFFFFE7D5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF57FCFFFFFFCFFFFD1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA9FFC7FBFFFFE77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFED9FFFFFFE36FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE79FFE18FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1264w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,\contador_endereco[10]~DUPLICATE_q ,contador_endereco[9],\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],contador_endereco[4],
\contador_endereco[3]~DUPLICATE_q ,\contador_endereco[2]~DUPLICATE_q ,\contador_endereco[1]~DUPLICATE_q ,contador_endereco[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "FFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE003FFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y14_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1281w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,\contador_endereco[10]~DUPLICATE_q ,contador_endereco[9],\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],contador_endereco[4],
\contador_endereco[3]~DUPLICATE_q ,\contador_endereco[2]~DUPLICATE_q ,\contador_endereco[1]~DUPLICATE_q ,\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFE7FFFFFFFFFFFFFFF8FFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFF87FFFFFFFFFFFFFFFC3FFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFE0FFFFFFFFFFFFFFFFE1FFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FFFF80FFFFFFFFFFFFFFFFE07FFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807FFE01FFFFFFFFFFFFFFFFE01FFF807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFC01FFFFFFFFFFFFFFFFF007FF007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "FFFFFFFFC007F003FFFFFFFFFFFFFFFFF001F800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0018003FFFFFFFFFFFFFFFFF8007000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000007FFFFFFFFFFFFFFFFF8000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFF8000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFC000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000FFFFFFFFFFFFFFFFFFC000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000FFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "FE000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800001FFFFFFFFFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000FFFFFFFFFFFFFFFFFFE000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000007FFFFFFFFFFFFFFFFF8000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000001FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007FFFFFFFFFFFFFFF800000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000001FFFFFFFFFFFFFFF0000000007FFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFF00000000007FFFFFFFFFFFFFC0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000001FFFFFFFFFFFFF000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000FFFFFFFFFFFFC000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000001FFFFFFFFFFF0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0F8000FF1E3FFFFFFFFFFF639860000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE003FF";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1301w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,contador_endereco[10],contador_endereco[9],\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],contador_endereco[4],\contador_endereco[3]~DUPLICATE_q ,
\contador_endereco[2]~DUPLICATE_q ,contador_endereco[1],\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "BFF3FFFBBFDB6FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFF6FF9FEFFFFFE3FECFFFFFFE2FBEFFEEEFFEDE7EFFE7E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAEFF77B47FD3FF9FFB7FE59FFE2DFFC7FF77F65FB665FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FFFFBEF3FF7EEEFFFCFFFE001FFFF3FFDFEDF67BB9F7FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3D3FEFFFC767BF35FFF2FFFFFFFFC5FFFF6FBFF9EF9DFFAFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFDF6FBFFEEF7FFFF53FFFFFA5FFF8FAFB7E5DFB9FF6DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6FFFE730FCF5DF8FFFFC9F8E67FFFFFE3FEEFFFFBFFEBD7FFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "FFFFFFFFFFFFFFFFEFE7FDBBD8FDE7FBF1FFFFFFFFFFFFF9F8EFEDFF7AAFFDFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F3FEDCE2F7FFF8FE5FFFFFFFFFFF6F67CFFEFCFD8FFBE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB6BFFEF75FEFDFFFDD5FFFFFFFFF47BDE3DFFFDD3FFF7D3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD6FF83DF9FDDEBDDFDAFFFFFFDAFFF79FEFDDD7F7FEDA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFFFFDFFF5FB9EEFFF97807B1FF7FFF3FFCFABFDFFF4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7DFFF7FEF6CDFFFAA2FFFFFFF7FFFF3EE7EFE769FFDD9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFABDFF958EF3F23";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "FE7EDFFFFFEE65F7FF9FEFDEE7FE5E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFEFFFEF3EF54FFD78001DBFF9FFF7DF7BDCFFFBE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F3FF3FFDFDFF7FCCFF7FFDFFD7DFFFF6C79B9FFBEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2FDFFDBDFFF7FFFDFFB7FFF47BBDFFFFE1F7F7FE5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDF7FEEFCE7DFFFA9737FFDEFF9EFFFAFF9EDFFFEF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE73FFFB771FBF3BF77FF9DFFF2F7FFFFCEFFFFB7CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFDFFF7F1F7FFF3F77FFDDECFFF7FFDF1BEFFE1BFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9EEFFF8A47F7FF6FFFFFDDFFF7F7FFF9F5FFFFBE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF95FFE0FDEFE77FE7FFDDED77FFFFEE9FFFFEE5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFEFFF9FADEFED2FFFFDDFBDDFFFFFEFFFFDFDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF77FFFFF9FEFFAFFFFFFFF6FF7FFFF8FFF5BEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7DEFFFCFFFFCFFCFFFFFF4FCE6FF5F7FFCF7CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF97BBFFEBFFDFFFDFFFFFDBE5DFFFF7FFFDFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N15
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~0_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( 
// ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout )))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~0 .lut_mask = 64'h04C434F407C737F7;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N6
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~3 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~3_combout  = ( \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~2_combout  & ( \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~0_combout 
//  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & (((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) # (\ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~1_combout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~2_combout  & ( \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~0_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) # (\ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~1_combout ))) ) ) ) # ( 
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~2_combout  & ( !\ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~0_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (((\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~1_combout )))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~2_combout  & ( !\ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~0_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~1_combout )) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~1_combout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~2_combout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~3 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~3 .lut_mask = 64'h000A404AA0AAE0EA;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1362w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\contador_endereco[11]~DUPLICATE_q ,\contador_endereco[10]~DUPLICATE_q ,\contador_endereco[9]~DUPLICATE_q ,contador_endereco[8],contador_endereco[7],contador_endereco[6],contador_endereco[5],contador_endereco[4],\contador_endereco[3]~DUPLICATE_q ,
\contador_endereco[2]~DUPLICATE_q ,\contador_endereco[1]~DUPLICATE_q ,\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout ,\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 12;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 4095;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 12;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_last_address = 4095;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init2 = "3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y5_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1351w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,contador_endereco[10],contador_endereco[9],\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],\contador_endereco[4]~DUPLICATE_q ,
\contador_endereco[3]~DUPLICATE_q ,\contador_endereco[2]~DUPLICATE_q ,\contador_endereco[1]~DUPLICATE_q ,\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE78000000038FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9C0000000000063FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF30000000000000019FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2000000000000001819FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7087403E03F80F008041BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB006018FFFFFFFFC7000017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD804067FFFFFFFFFFF9800027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE83004FFFFFFFFFFFFFFCC0405FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA1805FFFFFFFFFFFFFFFFEC000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0006F";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init1 = "FFFFFFFFFFFFFFFFFC80027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF40027FFFFFFC07FC0FFFFFFFD0005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE101BFFFFFCE0000003C7FFFFFA0017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8005FFFFF38083C04B0031FFFFF6205FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE042FFFFE60000220306001DFFFFF8417FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800BFFFE6058243CC0000B00DFFFFA005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE005FFFF60002017D026488180BFFFE8017FFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4417FFFA0003853FF03FC070181FFFFE007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD105FFFD80003C97D7879F0340002FFFF899FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE017FFEC00003C03C79F9E0F800085FFFA003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE041FFFA000007C0FD70F4F07820001FFFE803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE31FFFE8000007E13C0BF891F8080002FFFA007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF002FFFE1800001E67FD3FF81E5800000BFFE885FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N12
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~2 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~2_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout  ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout  ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~2 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~2 .lut_mask = 64'h0000FFFF55555555;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y3_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1291w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,\contador_endereco[10]~DUPLICATE_q ,\contador_endereco[9]~DUPLICATE_q ,\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],contador_endereco[4],
\contador_endereco[3]~DUPLICATE_q ,\contador_endereco[2]~DUPLICATE_q ,\contador_endereco[1]~DUPLICATE_q ,\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "FFFFFFF002FFFE80CE87E0001E85FFA8806FFFE810FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF411FFFFD00047A0001E017E82017FFFA403FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD002FFFFB090740001E483C7213FFFE901FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00CBFFFF205000003C220000BFFFF4005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0117FFFF30110002088C013FFFFD0017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4005FFFFF9C00000000067FFFFE8005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD088BFFFFFE3E00000F9FFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "FFF6003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF40017FFFFFFF80007FFFFFFFA038BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE88027FFFFFFFFFFFFFFFFFD8002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB00827FFFFFFFFFFFFFFFD80017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF400867FFFFFFFFFFFFF98018DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE840839FFFFFFFFFFF380006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD80000E3FFFFFFF8E000027FFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9000000FC000FC0000037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB060C00000000001833FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF98030000003000037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCE00380400001EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1E0000001F1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y3_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1264w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,\contador_endereco[10]~DUPLICATE_q ,contador_endereco[9],\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],\contador_endereco[4]~DUPLICATE_q ,
\contador_endereco[3]~DUPLICATE_q ,\contador_endereco[2]~DUPLICATE_q ,\contador_endereco[1]~DUPLICATE_q ,\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1281w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,\contador_endereco[10]~DUPLICATE_q ,contador_endereco[9],\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],contador_endereco[4],
\contador_endereco[3]~DUPLICATE_q ,\contador_endereco[2]~DUPLICATE_q ,\contador_endereco[1]~DUPLICATE_q ,\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y3_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1301w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,\contador_endereco[10]~DUPLICATE_q ,contador_endereco[9],\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],\contador_endereco[4]~DUPLICATE_q ,
\contador_endereco[3]~DUPLICATE_q ,\contador_endereco[2]~DUPLICATE_q ,\contador_endereco[1]~DUPLICATE_q ,\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "FFF4007E40249FF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FF89005017C1FFF401BFFFFFFFB045FFD1107E21811FF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF50FFC84B7E23C03FFD801C7FFFCE002FFFC8092F4BDA3FF02FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA07FE410FE0BD10FFF90001FFE00017FFF02A097E3E07FE81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC2FFF0061FDF80CFFFFB0000000033FFF49BC007E762FF903FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF815FFA0603DF90097FFF9C0000063FFFD07FC81AFE05FF12FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0BFFC1FCBFF0C605FFFFF1FFE1FFFFE817FD100FE43FE41FFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "FFFFFFFFFFFFFFFFE01FFC43C5FA1FEC0BFFFFFFFFFFFFF205F7E2007D57FC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFE23FBF03FFD013FFFFFFFFFFFB097D1F903E23FF817FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF897FF107BF11FDF4233FFFFFFFFF9841F42FC07CC7FF02FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC29FFEC7FE03E17F2039FFFFFFE30008C017E27C07FE25FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE017FF02F009E47F1000707F83E008000C5FF0080FFE0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF023FF00E093F07E463000000080000C10FBE1817FFC27FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF941FFEA7107F8F";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "81FF600000111908003E9F2107FFA1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC41FFE0000FFE7ABFFF87FFE25FF6000BA07823FFC41FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE80FFFC003F2FF81EDF8FFFC0FEFC000092FA43FF813FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD01FFC423C0FF07E074FFFCBF45F00000BE81FFFA07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE21FFF903E83C0396FCFFDC0E02F00052FA11FFC107FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE18FFFA49FA3C0FC0F8001C0F0DF8000BE10FFF883FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF401FFE80BE7C0FC070001C1D0070002FA43FFFA47FFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE117FFA4AFF0071078001C0008F8000308BFFE417FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE067FFEB07F01F81F8001C1288F0001062FFF11AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF400FFFA01611F2CE0001C0422F000010BFFF023FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE08BFFE80601F05F0001E00907000005FFFE417FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE823FFF90003F03F0001E0DC2F900A17FFE081FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA84FFFF4002C01C0001E23C3F0000DFFFA01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N3
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~0_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( 
// ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout )))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout )) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout )))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~0 .lut_mask = 64'h048C26AE159D37BF;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y1_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1331w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,\contador_endereco[10]~DUPLICATE_q ,contador_endereco[9],\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],contador_endereco[4],
\contador_endereco[3]~DUPLICATE_q ,\contador_endereco[2]~DUPLICATE_q ,\contador_endereco[1]~DUPLICATE_q ,\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = "A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FF000000011C685FFFFFFFFFFFFFFFFD41FF80045FFC4FF00FFFFFFFFFFFFFFFFFFFFFFFFFFFF943FC90000000F0005FFFFFFFFFFFFFFFFF81FFD0017FFE57FCAFFFFFFFFFFFFFFFFFFFFFFFFFFFFC2FFA40000000FFFC67FFFFFFFFFFFFFFFFC07FC005FC3C8FFC03FFFFFFFFFFFFFFFFFFFFFFFFFFF21FF840200043FFFFC33FFFFFFFFFFFFFFD007FE42FFC4E43FC07FFFFFFFFFFFFFFFFFFFFFFFFFFF80FFABB9000A67FFFFE19FFFFFFFFFFFFEF405FF07FFE07A7FF51FFFFFFFFFFFFFFFFFFFFFFFFFFE03FF07FFE020F7FFFFFF0CFFFFFFFFFFF43600FF83F072FC3FE03FFFFFFFFFFFFFFFFFFFFFFFFFFF01";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = "FF2FFFFFE5FEFFFFFFF873FFFFFFFF67F2215FC8F07D7D0FF80FFFFFFFFFFFFFFFFFFFFFFFFFFC07FC0FDFFF8BFEFFFFFFFF81C7FFFFCE3FF2089FF1787E325FF01FFFFFFFFFFFFFFFFFFFFFFFFFFE03FE4BD67541F3FFFFBFFFFF87FF7F8FFFFE0E4FF8F83C4487FD07FFFFFFFFFFFFFFFFFFFFFFFFF80FF921E1E023F37FFFFFFFFFFFF80FFFFFFC0707FE7844292FF80FFFFFFFFFFFFFFFFFFFFFFFFFFC27FC01FCF44FF3FFFFFFFFFFFFFFFFFFFFEC03A7FC1C000203FE83FFFFFFFFFFFFFFFFFFFFFFFFF11FF4003FC15FE3FFFFFFFFFFFFFFFFFFFFFE03C3FC0F044007FC07FFFFFFFFFFFFFFFFFFFFFFFFF00FF8001FE00FE1FFFFFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = "E703E5FF5E081421FF03FFFFFFFFFFFFFFFFFFFFFFFFF81FE0601F821FE5FFFFFFFFFFFFFFFFFFFFE707E07FAAC05E83FF01FFFFFFFFFFFFFFFFFFFFFFFFE03FF00023D07F91FFFFFFFFFFFFFFFFFFFFE707E07F00287FC2FE03FFFFFFFFFFFFFFFFFFFFFFFFF01FF00053F83F82FFFFFFFFFFFFFFFFFFFFEF07FA7FC2B87BE1FF81FFFFFFFFFFFFFFFFFFFFFFFFF03FC06001F8FFA0FFFFFFFFFFFFFFFFFFFFEE07F89F85FCFBC0FF00FFFFFFFFFFFFFFFFFFFFFFFFC07FE1F302A07E0EFFFFFFFFFFFFFFFFFFFFFE03F93FE8F9F1F47F81FFFFFFFFFFFFFFFFFFFFFFFFC03F80FF9835FF277FFFFFFFFFFFFFFFFFFFFF01FE0FC4F1F1F2FFC1FFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = "FFFFFFFFFFFFE07F817FFCC0FC0E7FFFFFFFFFFFFFFFFFFFDF91FE1FF4E9F1F07F807FFFFFFFFFFFFFFFFFFFFFFFE0FFC039FFDBFE2FFFFFFFFFFFFFFFFFFFFFDF83FF07E0F1F0F23F80FFFFFFFFFFFFFFFFFFFFFFFF80FF9201CFC3F83FBFFE7FFFFFFFFFFFFFFFFF83FF0FF9E1F7C43FE8FFFFFFFFFFFFFFFFFFFFFFFF807F00000627FC1F43F00FFFFFFFFFFFFFFF9F03FF83FA77E1A07FE87FFFFFFFFFFFFFFFFFFFFFFFC0FF00000047F87FFFFFFFE1FE07FFFFFFFFFF01FF07F0FFF2803FE83FFFFFFFFFFFFFFFFFFFFFFFC1FFB7C00003F03FFFFFFFFFFC07FFFF0FF8CF01FFC7FC7FE0001FC83FFFFFFFFFFFFFFFFFFFFFFF81FF8FF80703F8FFDFFF";
// synopsys translate_on

// Location: M10K_X38_Y1_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1321w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,\contador_endereco[10]~DUPLICATE_q ,contador_endereco[9],\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],contador_endereco[4],
\contador_endereco[3]~DUPLICATE_q ,\contador_endereco[2]~DUPLICATE_q ,\contador_endereco[1]~DUPLICATE_q ,\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = "FFFFFFFFFE0007FFDF80FF81FD30C0C09FE07FFFFFFFFFFFFFFFFFFFFFFF01FF0FFFFF0FFAFFBFFFFFFFFFFFFFFFFFFFCFC0FF83F90020123FE07FFFFFFFFFFFFFFFFFFFFFFF00FE0BFFFFAFE07FFFFFFFFFFFFFFFFFFFFFDFC1FFE3FC0800023FF07FFFFFFFFFFFFFFFFFFFFFFF00FE24F78087E07FFFFFFFFFFFFFFFFFFFFFDFC1FFE1FE111FFCBFF07FFFFFFFFFFFFFFFFFFFFFFF80FE00860107F0FFCFFFFFFFFFFFFFFFFFFFFFD1FFC0FE3FFFFE1FF03FFFFFFFFFFFFFFFFFFFFFFF81FF400E000FF1FFDFFFFFFFFFFFFFFFFFFFFF91FFC0FE3FFFFE0FF01FFFFFFFFFFFFFFFFFFFFFFF83FF00AE040FE1FFFFFFFFFFFFFFFFFFFFFFFF80FFE1FCBFFFFE";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = "0FE01FFFFFFFFFFFFFFFFFFFFFFF83FF000E009FE1FFEFFFFFFFFFFFFFFFFFFFEFC07FF1FC1FF8BE0FE01FFFFFFFFFFFFFFFFFFFFFFF83FF286F001FC0FFE7FFFFFFFFFFFFFFFFFFEFE07FF1FC003C3E0FE01FFFFFFFFFFFFFFFFFFFFFFF83FF27FFF11FC0FFEFFFFFFFFFFFFFFFFFFFEFE0FFF1FC08793E0FE01FFFFFFFFFFFFFFFFFFFFFFF83FF1FFFFE1FC0FFFFFFFFFFFFFFFFFFFFFFE7E0FFF1FC00381E0FE01FFFFFFFFFFFFFFFFFFFFFFF83FF080FFF1FC0FFFBFFFFFFFFFFFFFFFFFFF7E0FFF1FC001CFE0FE01FFFFFFFFFFFFFFFFFFFFFFF83FF0001FF1FC0FFFFFF83FFFFFFFFFFFFFF67C0FFF1FC001FF80FE01FFFFFFFFFFFFFFFFFFFFFFF83FF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = "2110019FC0FFF2FF8FF07FFFFFFFFFE60FC07FF1FC000FFC0FE01FFFFFFFFFFFFFFFFFFFFFFF83FF0000431FE1FFF3FFFFF87E07FFFFF0E00FE03FF1FC004BE20FE01FFFFFFFFFFFFFFFFFFFFFFF81FF50402E0FF1FFFBFFFFFFF1FC7FFFE0000FF03FC0FE0033898FE01FFFFFFFFFFFFFFFFFFFFFFF81FF0088BF07F1FFFFFFFFFFFFFC0000008047F07FC0FE0048091FF01FFFFFFFFFFFFFFFFFFFFFFF81FF5002FD07F1FFFDFFFFFFFFFC0000000003F07FC0FE0002849FF01FFFFFFFFFFFFFFFFFFFFFFF10FE000BF407E07FFDFFFFFFFFFC0006031283E07FE3FE060C403FF07FFFFFFFFFFFFFFFFFFFFFFF00FE002FF86FE07FFDFFFFFFFFFC0937FF41";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = "07E07FE3F85FFD303FF07FFFFFFFFFFFFFFFFFFFFFFF01FF40BF7807F0FFFDFFFFFFFFFC005FFFF203E03F89F81FFFC93FE07FFFFFFFFFFFFFFFFFFFFFFFC9FF9AFD7003F87FFDFFFFFFFFFC007FFFF401F01FC1FC7E1FE11FC07FFFFFFFFFFFFFFFFFFFFFFFC9FF87E83927F13FFDFFFFFFFFFC32FFFFF811F81FC7F8FC05E01FC03FFFFFFFFFFFFFFFFFFFFFFFC0FF37E1FC07F97FFDFFFFFFFFFC11FFFF9C13F83F03F07810F07FE03FFFFFFFFFFFFFFFFFFFFFFF807F03FFF9C1FC1FFDFFFFFFFFFC003FFF9E01FA3F83F8E044787FE0FFFFFFFFFFFFFFFFFFFFFFFF82FFCA7FFFE1F8BFFDFFFFFFFFFC0CF9FE6F80FA3F4FF1E112F87FE0FFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y4_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1311w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,contador_endereco[10],contador_endereco[9],\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],contador_endereco[4],\contador_endereco[3]~DUPLICATE_q ,
\contador_endereco[2]~DUPLICATE_q ,\contador_endereco[1]~DUPLICATE_q ,\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = "FFFFFFFFFFFFE0FFC01C7FE9FE0FFDFFFFFFFFFC05FFFFCF21F01F07F5E800783F907FFFFFFFFFFFFFFFFFFFFFFFE07F80003C44FC9FFDFFFFFFFFBC1F7F9FBFC1F00D1FF07141E8FFC27FFFFFFFFFFFFFFFFFFFFFFFC03FC0104071FF07FE00000000041EFC773F80780E0FC0FE12F0FFC0FFFFFFFFFFFFFFFFFFFFFFFFC07FE00000087E27FDFFFFFFFFFA0F607F7F80FC083FE03F1BC07F01FFFFFFFFFFFFFFFFFFFFFFFFF03FC0003230FFB7FDFFFFFFFFFC0FFFFFCF80FC091F833FFF81FFA0FFFFFFFFFFFFFFFFFFFFFFFFF01FE0000FF93FD1FDFFFFFFFFFC0FFFFFCF803C123FC817FF85FFA1FFFFFFFFFFFFFFFFFFFFFFFFE03FF0001FFD5F81F7FF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = "FFFFFFFC0F01FE0780781CFF24070221FE03FFFFFFFFFFFFFFFFFFFFFFFFF81FE1018F3EBFC5F7FFFFFFFFFC0F7FFE67807814FF0F00000BFF49FFFFFFFFFFFFFFFFFFFFFFFFF01FF907DC3C0FF4F7FFFFFFFFFC1F7F8FFFE0180CFF1FA20001FE07FFFFFFFFFFFFFFFFFFFFFFFFF81FF007FE1F0FF07BFFFFFFFFFC1F7FBFBFC03C47FE5FE88097FC07FFFFFFFFFFFFFFFFFFFFFFFFFD07FC1F9C5F0FF81FFFFFFFFFFC0FFFDFDF001E27F805FB0013FE03FFFFFFFFFFFFFFFFFFFFFFFFF80FF91E8F0F07F81FFFFFFFFFFC03FFFFAF905E2FF8017F080FF80FFFFFFFFFFFFFFFFFFFFFFFFFFE03FE1E0F2FC9FC4FFFFFFFFFF817FFCE97001E4FF8067FD107";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = "FC07FFFFFFFFFFFFFFFFFFFFFFFFFC07FC478F5F84FE27FFFFFFFFF803FFDE0800180FF400FFFC1FF11FFFFFFFFFFFFFFFFFFFFFFFFFFF01FF0F13FF40FF07FFFFFFFFF821FFFCB8000427C9F8FAF89FF80FFFFFFFFFFFFFFFFFFFFFFFFFFE01FF07D7FA107F9FFFFFFFFFF810FFFFF800044B91FFE0F13FE23FFFFFFFFFFFFFFFFFFFFFFFFFFF81FF21FFD0005FDFFFFC0007FC803FFFC0000703A3FFC4F87FE01FFFFFFFFFFFFFFFFFFFFFFFFFFF037FC3FEC0002FDFF800000384400BFEC00011630FF7E0F83FE17FFFFFFFFFFFFFFFFFFFFFFFFFFFC0FFC0FA000347E86BFFFFFFE38041FC008011060603E1C0FF803FFFFFFFFFFFFFFFFFFFFFFFFFFFC8";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = "3FC050600003DD05FFFFFFFFCC00000000C204C123E381FFC2FFFFFFFFFFFFFFFFFFFFFFFFFFFFC87FF508002443CF317FFFFFFFFF7040000000C30008FFC8FF21FFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FF9400002E1FFE45FFFFFFFFFF980804806DD81017F81FE00FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FF2C00003F83FE897FFFFFFFFFFE36001CFC2E0004A47FF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFF007F8080021F43FFA02FFFFFFFFFFFFD00BFE83F000000FFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC4FFC0000403E17FE88DFFFFFFFFFFF603FFE23F401025FF803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC27FE1224B03F07FFA01BFFFFFFFFFA01";
// synopsys translate_on

// Location: M10K_X26_Y12_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1341w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,\contador_endereco[10]~DUPLICATE_q ,contador_endereco[9],\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],contador_endereco[4],
\contador_endereco[3]~DUPLICATE_q ,\contador_endereco[2]~DUPLICATE_q ,\contador_endereco[1]~DUPLICATE_q ,\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = "FFFFF023FFD00000003C02F8BF1C1F00000082FFFC42FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA11FFFE00000001F107C3F0F3C00000000BFFD04FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF041FFF041000000F28F83E5E1E100000002FFF845FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF48FFF8000000001EB3C09E1E7C000000004FFFA02FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA02FFE8000000001F73F1FF0F3B2000001003FFF207FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF085FFE00000000027F2F79F1CFFE003C000007FF007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFF009180000007E17F0FFAFF80";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = "402008427FFA12FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC48FFF00440000000FD2C124E879401EE003000FFD417FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC25FF84250C2000043080001C1680240204CC08FFF803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF90FFF90005D1800017000FFC0032004028002005FF881FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF09FFF0084FF40000003C7FFF87800040000CC921FFC48FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FF81000FF80000067FFFFFFF980854001FE041FFE257FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FF00003FF8000027FFFFFFFFFD8111403FF0007FF123FFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = "FFFFFFFFFFFFFFFFFA2FFF00001FF800027FFFFFFFFFFFD002421FE4000FFC11FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF40FFE000007FD4017FFFFFFFFFFFFFA00507FF00027FE40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03FFC00006FE8005FFFFC7C0FC7FFFF61901FE00003FE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF887FFA000003E082FFFF300000039FFFF0102FD00003FF02FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF10FFF4000018000BFFF60600001819FFF70007E00008FF917FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA9FFE9000002802FFFA040FE0FC0C1BFF800000000007FC53FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF40FFC280001030FF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = "FD0039FFFFF30017F8200000004C3FF20FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC11FFA00000001AFFE8037FFFFFFF9846F020000400121FFA17FFFFFFFFFFFFFFFFFFFFFFFFFFFFF803FF0000000003FFA217FFFFFFFFF908B03C000004100FFD2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCAFFE000000001FFF08BFFFFFFFFFFFA2201D4400002407F807FFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FF8000000021FFC05FFFFFFFFFFFFEC500FA40004890FFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFE40FF00000000CFFE89FFFFFFFFFFFFFFD5C0F8800102E07FF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFF11FF000000001FFA05FFFFFFFFFFFFFFF441FD10009FF03FF";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N30
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~1 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~1_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout  & (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\ram_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout )))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout  & (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & \ram_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout )))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\ram_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~1 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~1 .lut_mask = 64'h0252A2F20757A7F7;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N42
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~3 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~3_combout  = ( \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~0_combout  & ( \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~1_combout 
//  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3]) # ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~2_combout ))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~0_combout  & ( 
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~1_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q )))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~2_combout ))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~0_combout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~1_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3]) # 
// ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~2_combout )))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~0_combout  & 
// ( !\ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~1_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~2_combout ))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~2_combout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~0_combout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~3 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~3 .lut_mask = 64'h0020C0E00C2CCCEC;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1351w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,contador_endereco[10],contador_endereco[9],\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],contador_endereco[4],\contador_endereco[3]~DUPLICATE_q ,
\contador_endereco[2]~DUPLICATE_q ,\contador_endereco[1]~DUPLICATE_q ,\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000001FFFFF00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000007FFFFFFFFF800000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00001FFFFFFFFFFFFE00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FFFFFFFFFFFFFFF00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0003FFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0001F";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init1 = "FFFFFFFFFFFFFFFFFF0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFF803FFFFFFFFE0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0007FFFFFF000000003FFFFFFC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0003FFFFFC00000000000FFFFFF8003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFF800000000000003FFFFE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0007FFFF80000000000000003FFFFC003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC003FFFF8000000FE01F8000007FFFF000FFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800FFFFC0000001FF87FE0000007FFFC003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE003FFFE00007803EFCFFE0780001FFFF000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800FFFF00000780783CF0F07800003FFFC007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FFFC000003C07801E000F0000007FFF001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC007FFF0000003C07801E700F0000001FFFC00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801FFF80000003C03C01FFC0F00000007FFF003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N6
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~2 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~2_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a79  ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a79  & ( \ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a79  & ( !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(gnd),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a79 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~2 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~2 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y10_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1331w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,contador_endereco[10],contador_endereco[9],\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],contador_endereco[4],\contador_endereco[3]~DUPLICATE_q ,
\contador_endereco[2]~DUPLICATE_q ,\contador_endereco[1]~DUPLICATE_q ,\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = "01FFFFFFFFFFFFFFFFFFFFFFFFFFFFC03FE0000000003F00FFFFFFFFFFFFFFFFE80FF00003FF81FF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FE0000000000003FFFFFFFFFFFFFFFFFC0FF8000FF3C0FF807FFFFFFFFFFFFFFFFFFFFFFFFFFF807FC0000000000001FFFFFFFFFFFFFFFFF80FFE003FE1E07FC07FFFFFFFFFFFFFFFFFFFFFFFFFFF80FF800000000000000FFFFFFFFFFFFFFFE009FF01FFE1F07FE03FFFFFFFFFFFFFFFFFFFFFFFFFFF01FF00000000300000007FFFFFFFFFFFFF0008FF83F8F0F03FE03FFFFFFFFFFFFFFFFFFFFFFFFFFF01FF03FFFFC07000000003FFFFFFFFFFF8000C7FC1E0F8781FF01FFFFFFFFFFFFFFFFFFFFFFFFFFE03";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = "FE07FFFFC0F0000000000FFFFFFFFF80040C3FE1E078381FF01FFFFFFFFFFFFFFFFFFFFFFFFFFE03FE07FFFFC1F000000000003FFFFFF00004041FE0F03C000FF80FFFFFFFFFFFFFFFFFFFFFFFFFFC07FC07E0FA83F80000000000000080000004040FF0781E000FF80FFFFFFFFFFFFFFFFFFFFFFFFFFC07FC03F0F007F800000000000000000000060607F83C180007FC07FFFFFFFFFFFFFFFFFFFFFFFFF80FF800F9E007F800000000000000000000060703FC3E000007FC07FFFFFFFFFFFFFFFFFFFFFFFFF80FF8007FE00FF000000000000000000000060781FE1E000003FE03FFFFFFFFFFFFFFFFFFFFFFFFF81FF0003FC01FE000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = "0E07C0FE0F000003FE03FFFFFFFFFFFFFFFFFFFFFFFFF01FF0000FC03FC0000000000000000000000E03E0FF04003F01FE03FFFFFFFFFFFFFFFFFFFFFFFFF01FE00007E03FC0000000000000000000000E03F07F80107F81FF01FFFFFFFFFFFFFFFFFFFFFFFFE03FE00001F07F80000000000000000000000E03F03F8078FFC0FF01FFFFFFFFFFFFFFFFFFFFFFFFE03FE08000F07F06000000000000000000000F03F83FC0F8F1E0FF81FFFFFFFFFFFFFFFFFFFFFFFFE03FC0FC0070FF06000000000000000000000F03FC1FC1F0F0E0FF80FFFFFFFFFFFFFFFFFFFFFFFFE07FC1FFE000FE0E000000000000000000000F03FC1FE1E0F0E07F80FFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = "FFFFFFFFFFFFC07FC0FFFF01FE1F000000000000000000000F03FE0FE1E0F0E07FC0FFFFFFFFFFFFFFFFFFFFFFFFC07F8007FFE1FC1F000000000000000000000F01FE0FF1E0F3E07FC07FFFFFFFFFFFFFFFFFFFFFFFC07F80003FE1FC1F000000000000000000000F01FF07F0F0F3E07FC07FFFFFFFFFFFFFFFFFFFFFFFC0FF800001C3F83FBFFFF0000000000000000F81FF07F0F9F3C03FC07FFFFFFFFFFFFFFFFFFFFFFF80FF80000003F83FBFFFFFFE0000000000000F81FF83F87FE1003FC07FFFFFFFFFFFFFFFFFFFFFFF80FF00000007F87FBFFFFFFFFFF800000007FF81FF83F83FC0003FE07FFFFFFFFFFFFFFFFFFFFFFF80FF07FFF807F07FBFFF";
// synopsys translate_on

// Location: M10K_X58_Y11_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1321w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,\contador_endereco[10]~DUPLICATE_q ,contador_endereco[9],\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],contador_endereco[4],
\contador_endereco[3]~DUPLICATE_q ,\contador_endereco[2]~DUPLICATE_q ,\contador_endereco[1]~DUPLICATE_q ,\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = "FFFFFFFFFFFFFFFFEF81FFC3F80F00003FE03FFFFFFFFFFFFFFFFFFFFFFF80FF07FFFF87F07FDFFFFFFFFFFFFFFFFFFFFF81FFC1FC0000001FE03FFFFFFFFFFFFFFFFFFFFFFF81FF07FFFF07F0FFDFFFFFFFFFFFFFFFFFFFEF80FFC1FC0000001FE03FFFFFFFFFFFFFFFFFFFFFFF81FF000F7F0FF0FFDFFFFFFFFFFFFFFFFFFFEF80FFC1FC0000001FE03FFFFFFFFFFFFFFFFFFFFFFF01FF000F000FE0FFFFFFFFFFFFFFFFFFFFFFEF80FFE1FC1FFFFC1FE03FFFFFFFFFFFFFFFFFFFFFFF01FE000F000FE0FFEFFFFFFFFFFFFFFFFFFFEFC0FFE1FC1FFFFC1FE03FFFFFFFFFFFFFFFFFFFFFFF01FE000F000FE0FFEFFFFFFFFFFFFFFFFFFFEFC0FFE0FE1FFFFC";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = "1FF03FFFFFFFFFFFFFFFFFFFFFFF01FE000F000FE0FFFFFFFFFFFFFFFFFFFFFFFFC0FFE0FE003C1C1FF03FFFFFFFFFFFFFFFFFFFFFFF01FE079E000FE1FFFFFFFFFFFFFFFFFFFFFFFFC0FFE0FE00381C1FF03FFFFFFFFFFFFFFFFFFFFFFF01FE0FFFFE0FE1FFF7FFFFFFFFFFFFFFFFFFFFC07FE0FE003C1C1FF03FFFFFFFFFFFFFFFFFFFFFFF01FE0FFFFF0FE1FFF7FFFFFFFFFFFFFFFFFFFFC07FE0FE003C3C1FF03FFFFFFFFFFFFFFFFFFFFFFF01FE07FFFE0FE1FFF7FFFFFFFFFFFFFFFFFFEFC07FE0FE003E3C1FF03FFFFFFFFFFFFFFFFFFFFFFF01FE0000000FE1FFF0007FFFFFFFFFFFFFFF8FE07FE0FE003FFC1FF03FFFFFFFFFFFFFFFFFFFFFFF01FE";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = "0000000FE1FFF800000FFFFFFFFFFFF807E07FE0FE001FF81FF03FFFFFFFFFFFFFFFFFFFFFFF01FE0000060FE0FFF800000001FFFFFFFF0007E07FE0FE0007F01FF03FFFFFFFFFFFFFFFFFFFFFFF01FE00001F0FE0FFF800000000000000000007E07FE1FC0000001FF03FFFFFFFFFFFFFFFFFFFFFFF01FE00007F0FE0FFF800000000000000000007E03FE1FC0000001FE03FFFFFFFFFFFFFFFFFFFFFFF01FE0001FE0FE0FFF800000000000000000007E03FE1FC0000001FE03FFFFFFFFFFFFFFFFFFFFFFF81FF0007F80FF0FFF800000000000001FC0007F03FC1FC01F0001FE03FFFFFFFFFFFFFFFFFFFFFFF81FF001FF007F0FFF80000000000000FFF80";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = "03F03FC1FC0FFE001FE03FFFFFFFFFFFFFFFFFFFFFFF80FF007FF007F07FF80000000000003FFF8003F03FC3FC3FFF801FE03FFFFFFFFFFFFFFFFFFFFFFF80FF01FE7807F07FF8000000000000FFFF9803F03F83F83FFFC03FE03FFFFFFFFFFFFFFFFFFFFFFF80FF03F07803F87FF8000000000001FFFF9C03F03F83F87803F03FE07FFFFFFFFFFFFFFFFFFFFFFF80FF83FE3803F83FF8000000000003FFFFDE01F01F87F8F001F03FC07FFFFFFFFFFFFFFFFFFFFFFFC0FF83FFFE03F83FF8000000000007FFFFDF01F01F07F0F000F03FC07FFFFFFFFFFFFFFFFFFFFFFFC07F81FFFFC3FC1FF800000000000607FF9F01F01F07F0F000703FC07FFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1311w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,contador_endereco[10],contador_endereco[9],\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],contador_endereco[4],\contador_endereco[3]~DUPLICATE_q ,
\contador_endereco[2]~DUPLICATE_q ,\contador_endereco[1]~DUPLICATE_q ,\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = "FFFFFFFFFFFFC07F8003FFC1FC1FF800000000000E00001F80F81E0FE0F000F07FC0FFFFFFFFFFFFFFFFFFFFFFFFC07FC00003E1FE0FF800000000000E00004F80F81E0FE0F800F07F80FFFFFFFFFFFFFFFFFFFFFFFFE07FC0000000FE0FF9FFFFFFFFF80F00004FC0F81C1FE07C01E07F80FFFFFFFFFFFFFFFFFFFFFFFFE03FC0000000FF07FBFFFFFFFFFC1FFF80CFC0781C1FC07FE7E0FF80FFFFFFFFFFFFFFFFFFFFFFFFE03FE00001C07F03FBFFFFFFFFFC1FFFFFEFC078183FC01FFFC0FF01FFFFFFFFFFFFFFFFFFFFFFFFE03FE00007F07F83FBFFFFFFFFFC1FFFFFEFC078087F800FFF00FF01FFFFFFFFFFFFFFFFFFFFFFFFF01FE0000FF83FC1FBFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = "FFFFFFFC1FFFFFEFC03C087F8000FC01FF01FFFFFFFFFFFFFFFFFFFFFFFFF01FF0001FFC1FE0FBFFFFFFFFFC1F80002FC03C08FF06000001FE03FFFFFFFFFFFFFFFFFFFFFFFFF80FF003FE1E1FE07BFFFFFFFFFC0F801F27803C09FE0FC00003FE03FFFFFFFFFFFFFFFFFFFFFFFFF80FF80FFC0E0FF037FFFFFFFFFC0F801FA7801C09FC0FF00003FE03FFFFFFFFFFFFFFFFFFFFFFFFF80FF80FFE0F07F837FFFFFFFFFC07FFBFA7801C0FFC03FC0007FC07FFFFFFFFFFFFFFFFFFFFFFFFFC07FC0F1E0783FC07FFFFFFFFFC07FF9F97000C07F800FF8007FC07FFFFFFFFFFFFFFFFFFFFFFFFFC07FC0F0F0783FE07FFFFFFFFFC03FF9F06000C07F0003FE00F";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = "F80FFFFFFFFFFFFFFFFFFFFFFFFFFE03FE0F07BFC1FF0FFFFFFFFFFC01FFE006000607E0007FF80FF80FFFFFFFFFFFFFFFFFFFFFFFFFFE03FE0787FF80FF8FFFFFFFFFFC00FFFFFC000207E007F1FC1FF01FFFFFFFFFFFFFFFFFFFFFFFFFFF01FF038FFC007FCFFFFFFFFFFC007FFFF0000207C3FFF0781FF01FFFFFFFFFFFFFFFFFFFFFFFFFFF00FF83FFE0003FEFFFFFFFFFFC001FFFE000020707FFE0F03FE03FFFFFFFFFFFFFFFFFFFFFFFFFFF80FF81FF00001FEFFFFFFFFC780007FF0000020607F9C1E07FC03FFFFFFFFFFFFFFFFFFFFFFFFFFF807FC1FC00000FDF87FFFFFFFC000000000002020001C3E07FC07FFFFFFFFFFFFFFFFFFFFFFFFFFFC0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = "7FE0E0000007C203FFFFFFFFF00000000000020001FFC0FF807FFFFFFFFFFFFFFFFFFFFFFFFFFFE03FE000000081FF80FFFFFFFFFF80000000003E0001FF81FF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FF0000001C0FFC03FFFFFFFFFFE00000001E00000FF03FF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FF8000001E07FF00FFFFFFFFFFFFC00003F81C0003C03FE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFC000000F81FFC01FFFFFFFFFFFFE007FF03E0000007FC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFF807FE0000007C0FFF003FFFFFFFFFFF801FFC01F800000FFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03FF0000001F03FFC007FFFFFFFFFC00";
// synopsys translate_on

// Location: M10K_X26_Y13_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1341w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,\contador_endereco[10]~DUPLICATE_q ,contador_endereco[9],\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],contador_endereco[4],
\contador_endereco[3]~DUPLICATE_q ,\contador_endereco[2]~DUPLICATE_q ,\contador_endereco[1]~DUPLICATE_q ,\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = "FFFFE007FFE00000001E01FC1FFE1E00000001FFF801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFF800000001E00F81E1E1E000000007FFE007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF803FFE000000001E11E01E0F3C000000001FFF003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE007FFC000000000F79E1FE0F3C0000000007FFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFF0000000000FF9E3DE1E7CC000000001FFE00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF803FFC0000000000FE1FFCFFE7FC000000000FFF803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FF80000000000FC0FF87FC7FC0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = "3FC000003FFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FFE000000000007803E03F0FE00604000001FFE00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF803FFC00000000000780000000F0002040000007FF007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FF00003E00000000000000000002040000003FFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFE00007F800000003FFFFF800002060030000FFE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFC0000FFC000001FFFFFFFFE00020600FC0007FF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF803FF80000FFC00001FFFFFFFFFFE0020201FE0003FF807FFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = "FFFFFFFFFFFFFFFFF007FE00000FFC0001FFFFFFFFFFFFE030203FF0001FFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FFC00000FF8000FFFFFFFFFFFFFFC30203FF0000FFE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FF8000003F0003FFFFF80003FFFFF90203FF00007FF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03FF00000000001FFFFC00000007FFFF0201FE00001FF807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807FE00000000007FFF80000000007FFF0300F800001FFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFC0000000001FFFC00001F000007FF03000000000FFE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FF80000000007F";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = "FE0007FFFFFC000FF010000000007FE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FF0000000001FFF000FFFFFFFFE001F810000000003FF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FE0000000007FFC00FFFFFFFFFFE007818000000001FF807FFFFFFFFFFFFFFFFFFFFFFFFFFFFF807FC000000000FFE007FFFFFFFFFFFC0181E000000000FFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFC000000003FF803FFFFFFFFFFFFF0081F0000000607FE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FF8000000007FF00FFFFFFFFFFFFFFE081FC000001F03FE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FF000000000FFC03FFFFFFFFFFFFFFF880FE000007F81FF";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N0
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~1 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~1_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout  & (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\ram_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )) # 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout )))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout  & (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & \ram_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout )))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~1 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~1 .lut_mask = 64'h0434C4F40737C7F7;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1281w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({contador_endereco[12],\contador_endereco[11]~DUPLICATE_q ,contador_endereco[10],contador_endereco[9],\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],contador_endereco[4],\contador_endereco[3]~DUPLICATE_q ,\contador_endereco[2]~DUPLICATE_q ,
\contador_endereco[1]~DUPLICATE_q ,\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1264w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,\contador_endereco[10]~DUPLICATE_q ,\contador_endereco[9]~DUPLICATE_q ,\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],contador_endereco[4],
contador_endereco[3],\contador_endereco[2]~DUPLICATE_q ,\contador_endereco[1]~DUPLICATE_q ,\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1301w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,contador_endereco[10],contador_endereco[9],\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],contador_endereco[4],\contador_endereco[3]~DUPLICATE_q ,
\contador_endereco[2]~DUPLICATE_q ,contador_endereco[1],\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = "7FF800FC00001FF807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FF0000380F80FFF8007FFFFFFFC003FFE0003F00003FF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FF80003C07E07FFE0003FFFFF0001FFF80001F81807FE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFC0001F07E01FFFE00000000000FFFE01000FC7C0FFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807FE0000F8FC003FFFC000000000FFFF8078003FF81FFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03FF00F07FF0000FFFFE0000001FFFFE01FC001FF03FF807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FF80F81FE03803FFFFFE001FFFFFF00FFE0007C07FF00FFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = "FFFFFFFFFFFFFFFFF00FFE07E0FC0FF007FFFFFFFFFFFFFC03F9F000F80FFE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807FF01F1F81FFE00FFFFFFFFFFFFC00FE0F001F01FFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03FF80FFE03E3F800FFFFFFFFFFE000F807803E03FF807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FFC03FC03C0FE0007FFFFFFFC0000600FC0380FFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFE01F803C03E00000FFFFC000000003FE0101FFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807FF807001E03C01C000000000000001FDF0003FF803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03FFC0000FFC7";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = "C0FF80000000FE00007F0F800FFF007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFF0001FFFF81FFE0000003FF80007C0FC01FFE00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FF8001E1FF03F3F07FFE07FFE000301FC07FFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF803FFE001E03E03C0F87FFE0F83E000007F00FFF003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFF001F03E07C078003E1F01F00001FC03FFE00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FFC00FC7C078078003E1E00F00007F007FFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF803FFF007FF80780F8003E0200F80007C01FFF003FFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFC01FF80F80F0003E0000780006007FFC00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FFF003F00F00F0003E000078000001FFF801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801FFFC00E00F01F0003E000078000007FFE007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC007FFF00001E01E0003C0000F800003FFF800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FFFE0001E01E0003C0381F00000FFFF003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC007FFF8001E03E0003C07FFE00003FFFC007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y6_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1291w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\contador_endereco[12]~DUPLICATE_q ,\contador_endereco[11]~DUPLICATE_q ,contador_endereco[10],contador_endereco[9],\contador_endereco[8]~DUPLICATE_q ,contador_endereco[7],contador_endereco[6],contador_endereco[5],contador_endereco[4],\contador_endereco[3]~DUPLICATE_q ,
\contador_endereco[2]~DUPLICATE_q ,\contador_endereco[1]~DUPLICATE_q ,\contador_endereco[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file = "memoria_bahia.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t3r2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 76800;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "FFFFFFE001FFFF000003C0003C03FFC0001FFFF001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8007FFFE00003C0003C00FF0000FFFFC007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE001FFFFC000080003C0000000FFFFF000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8007FFFFC0000000000000007FFFF8003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000FFFFFC0000000000000FFFFFE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8003FFFFFE00000000001FFFFFF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0007FFFFFFC00000007FFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "FFF8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000FFFFFFFFFFFFFFFFFFFFC0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0001FFFFFFFFFFFFFFFFFFE0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80001FFFFFFFFFFFFFFE00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000007FFFFFFFFFFFC00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000001FFFFFFFFF000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000003FFF00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N51
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~0_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( 
// ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout  & 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & \ram_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout )))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\ram_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~0 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N33
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~3 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~3_combout  = ( \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~1_combout  & ( \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~0_combout 
//  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3]) # ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~2_combout ))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~1_combout  & ( 
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~0_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3]) # 
// ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~2_combout )))) ) ) ) # ( 
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~1_combout  & ( !\ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~0_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~2_combout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3])))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~1_combout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~0_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~2_combout ))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datad(!\ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~2_combout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~1_combout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~3 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~3 .lut_mask = 64'h00083038C0C8F0F8;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N25
dffeas \dados_fila_reg[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n0_mux_dataout~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dados_fila_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \dados_fila_reg[0] .is_wysiwyg = "true";
defparam \dados_fila_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N0
cyclonev_lcell_comb \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout  = SUM(( \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(( \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.cout(\fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .extended_lut = "off";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y4_N1
dffeas \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N3
cyclonev_lcell_comb \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout  = SUM(( \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))
// \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY(( \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.cout(\fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .extended_lut = "off";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y4_N4
dffeas \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N6
cyclonev_lcell_comb \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout  = SUM(( \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))
// \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY(( \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.cout(\fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .extended_lut = "off";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y4_N7
dffeas \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N9
cyclonev_lcell_comb \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout  = SUM(( \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))
// \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY(( \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.cout(\fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .extended_lut = "off";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y4_N10
dffeas \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N12
cyclonev_lcell_comb \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout  = SUM(( \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))
// \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY(( \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.cout(\fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .extended_lut = "off";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y4_N14
dffeas \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N15
cyclonev_lcell_comb \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout  = SUM(( \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND ) + ( 
// \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))
// \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY(( \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND ) + ( 
// \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.cout(\fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .extended_lut = "off";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y4_N16
dffeas \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N18
cyclonev_lcell_comb \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout  = SUM(( \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] ) + ( GND ) + ( 
// \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  ))
// \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  = CARRY(( \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] ) + ( GND ) + ( 
// \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.cout(\fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .extended_lut = "off";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 64'h0000FFFF000000FF;
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y4_N19
dffeas \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N21
cyclonev_lcell_comb \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 (
// Equation(s):
// \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout  = SUM(( \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] ) + ( GND ) + ( 
// \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  ))
// \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  = CARRY(( \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] ) + ( GND ) + ( 
// \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ),
	.cout(\fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .extended_lut = "off";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .lut_mask = 64'h0000FFFF000000FF;
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y4_N22
dffeas \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N24
cyclonev_lcell_comb \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 (
// Equation(s):
// \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout  = SUM(( \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] ) + ( GND ) + ( 
// \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .extended_lut = "off";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .lut_mask = 64'h0000FFFF000000FF;
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y4_N26
dffeas \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N54
cyclonev_lcell_comb \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 (
// Equation(s):
// \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout  = ( !\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .extended_lut = "off";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N35
dffeas \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .is_wysiwyg = "true";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y4_N38
dffeas \fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[0] .is_wysiwyg = "true";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N36
cyclonev_lcell_comb \fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 (
// Equation(s):
// \fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout  = ( \fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( (!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~2_combout  & 
// ((!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ((\fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [0]))) # (\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & 
// (!\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q )))) # (\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~2_combout  & (((\fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [0])))) ) ) # ( 
// !\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( \fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [0] ) )

	.dataa(!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~2_combout ),
	.datab(!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.datac(!\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datad(!\fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.datae(gnd),
	.dataf(!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .extended_lut = "off";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .lut_mask = 64'h00FF00FF20FD20FD;
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N30
cyclonev_lcell_comb \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 (
// Equation(s):
// \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout  = SUM(( \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  = CARRY(( \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.cout(\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .extended_lut = "off";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N27
cyclonev_lcell_comb \fifo_inst|scfifo_component|auto_generated|dpfifo|_~6 (
// Equation(s):
// \fifo_inst|scfifo_component|auto_generated|dpfifo|_~6_combout  = ( !\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~2_combout  & ( \fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( 
// (!\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  & \fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ) ) ) )

	.dataa(!\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.datae(!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~2_combout ),
	.dataf(!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_inst|scfifo_component|auto_generated|dpfifo|_~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|_~6 .extended_lut = "off";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|_~6 .lut_mask = 64'h0000000000AA0000;
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|_~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N31
dffeas \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_inst|scfifo_component|auto_generated|dpfifo|_~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N8
dffeas \fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[1] .is_wysiwyg = "true";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N6
cyclonev_lcell_comb \fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 (
// Equation(s):
// \fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout  = ( \fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ( (!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & 
// (((\fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [1])))) # (\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ((!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~2_combout  & 
// (\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0])) # (\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~2_combout  & ((\fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [1]))))) ) ) # ( 
// !\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ( \fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [1] ) )

	.dataa(!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout ),
	.datab(!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~2_combout ),
	.datac(!\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datad(!\fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.datae(gnd),
	.dataf(!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .extended_lut = "off";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .lut_mask = 64'h00FF00FF04BF04BF;
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N33
cyclonev_lcell_comb \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 (
// Equation(s):
// \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout  = SUM(( \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) + ( GND ) + ( 
// \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))
// \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  = CARRY(( \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) + ( GND ) + ( 
// \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.cout(\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .extended_lut = "off";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N34
dffeas \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_inst|scfifo_component|auto_generated|dpfifo|_~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N11
dffeas \fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[2] .is_wysiwyg = "true";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N9
cyclonev_lcell_comb \fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 (
// Equation(s):
// \fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout  = ( \fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ( (!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & 
// (((\fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [2])))) # (\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ((!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~2_combout  & 
// (\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1])) # (\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~2_combout  & ((\fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [2]))))) ) ) # ( 
// !\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ( \fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [2] ) )

	.dataa(!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout ),
	.datab(!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~2_combout ),
	.datac(!\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datad(!\fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.datae(gnd),
	.dataf(!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .extended_lut = "off";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .lut_mask = 64'h00FF00FF04BF04BF;
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N36
cyclonev_lcell_comb \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 (
// Equation(s):
// \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout  = SUM(( \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) + ( GND ) + ( 
// \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))
// \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  = CARRY(( \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) + ( GND ) + ( 
// \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.cout(\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .extended_lut = "off";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N37
dffeas \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_inst|scfifo_component|auto_generated|dpfifo|_~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y4_N44
dffeas \fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[3] .is_wysiwyg = "true";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N42
cyclonev_lcell_comb \fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 (
// Equation(s):
// \fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout  = ( \fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ( (!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~2_combout  & 
// ((!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ((\fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [3]))) # (\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & 
// (\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2])))) # (\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~2_combout  & (((\fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [3])))) ) ) # ( 
// !\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ( \fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [3] ) )

	.dataa(!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~2_combout ),
	.datab(!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout ),
	.datac(!\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datad(!\fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.datae(gnd),
	.dataf(!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .extended_lut = "off";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .lut_mask = 64'h00FF00FF02DF02DF;
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N39
cyclonev_lcell_comb \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 (
// Equation(s):
// \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout  = SUM(( \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] ) + ( GND ) + ( 
// \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  ))
// \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  = CARRY(( \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] ) + ( GND ) + ( 
// \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.cout(\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .extended_lut = "off";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N40
dffeas \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_inst|scfifo_component|auto_generated|dpfifo|_~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y4_N47
dffeas \fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[4] .is_wysiwyg = "true";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N45
cyclonev_lcell_comb \fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 (
// Equation(s):
// \fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout  = ( \fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ( (!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~2_combout  & 
// ((!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ((\fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [4]))) # (\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & 
// (\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3])))) # (\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~2_combout  & (((\fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [4])))) ) ) # ( 
// !\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ( \fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [4] ) )

	.dataa(!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~2_combout ),
	.datab(!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout ),
	.datac(!\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datad(!\fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.datae(gnd),
	.dataf(!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .extended_lut = "off";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .lut_mask = 64'h00FF00FF02DF02DF;
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N42
cyclonev_lcell_comb \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 (
// Equation(s):
// \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout  = SUM(( \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] ) + ( GND ) + ( 
// \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  ))
// \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  = CARRY(( \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] ) + ( GND ) + ( 
// \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ),
	.cout(\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .extended_lut = "off";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N43
dffeas \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_inst|scfifo_component|auto_generated|dpfifo|_~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N50
dffeas \fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[5] .is_wysiwyg = "true";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N48
cyclonev_lcell_comb \fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 (
// Equation(s):
// \fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout  = ( \fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( (!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & 
// (((\fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [5])))) # (\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ((!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~2_combout  & 
// (\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4])) # (\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~2_combout  & ((\fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [5]))))) ) ) # ( 
// !\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( \fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [5] ) )

	.dataa(!\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datab(!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.datac(!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~2_combout ),
	.datad(!\fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.datae(gnd),
	.dataf(!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .extended_lut = "off";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .lut_mask = 64'h00FF00FF10DF10DF;
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N45
cyclonev_lcell_comb \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 (
// Equation(s):
// \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout  = SUM(( \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] ) + ( GND ) + ( 
// \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  ))
// \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  = CARRY(( \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] ) + ( GND ) + ( 
// \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ),
	.cout(\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .extended_lut = "off";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N46
dffeas \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_inst|scfifo_component|auto_generated|dpfifo|_~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N2
dffeas \fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[6] .is_wysiwyg = "true";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N0
cyclonev_lcell_comb \fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 (
// Equation(s):
// \fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout  = ( \fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( (!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & 
// (((\fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [6])))) # (\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ((!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~2_combout  & 
// (\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5])) # (\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~2_combout  & ((\fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [6]))))) ) ) # ( 
// !\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( \fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [6] ) )

	.dataa(!\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datab(!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.datac(!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~2_combout ),
	.datad(!\fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.datae(gnd),
	.dataf(!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .extended_lut = "off";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .lut_mask = 64'h00FF00FF10DF10DF;
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N48
cyclonev_lcell_comb \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 (
// Equation(s):
// \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout  = SUM(( \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] ) + ( GND ) + ( 
// \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  ))
// \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT  = CARRY(( \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] ) + ( GND ) + ( 
// \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout ),
	.cout(\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .extended_lut = "off";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .lut_mask = 64'h0000FFFF000000FF;
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N49
dffeas \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_inst|scfifo_component|auto_generated|dpfifo|_~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y4_N50
dffeas \fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[7] .is_wysiwyg = "true";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N48
cyclonev_lcell_comb \fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 (
// Equation(s):
// \fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout  = ( \fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( (!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~2_combout  & 
// ((!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ((\fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [7]))) # (\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & 
// (\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6])))) # (\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~2_combout  & (((\fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [7])))) ) ) # ( 
// !\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( \fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [7] ) )

	.dataa(!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~2_combout ),
	.datab(!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.datac(!\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datad(!\fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.datae(gnd),
	.dataf(!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .extended_lut = "off";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .lut_mask = 64'h00FF00FF02DF02DF;
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N51
cyclonev_lcell_comb \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 (
// Equation(s):
// \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout  = SUM(( \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] ) + ( GND ) + ( 
// \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .extended_lut = "off";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .lut_mask = 64'h0000FFFF000000FF;
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N52
dffeas \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo_inst|scfifo_component|auto_generated|dpfifo|_~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y4_N53
dffeas \fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[8] .is_wysiwyg = "true";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N51
cyclonev_lcell_comb \fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 (
// Equation(s):
// \fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout  = ( \fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( (!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~2_combout  & 
// ((!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ((\fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [8]))) # (\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & 
// (\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7])))) # (\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~2_combout  & (((\fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [8])))) ) ) # ( 
// !\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( \fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [8] ) )

	.dataa(!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~2_combout ),
	.datab(!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.datac(!\fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.datad(!\fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.datae(gnd),
	.dataf(!\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .extended_lut = "off";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .lut_mask = 64'h00FF00FF02DF02DF;
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N31
dffeas \dados_fila_reg[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n0_mux_dataout~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dados_fila_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \dados_fila_reg[1] .is_wysiwyg = "true";
defparam \dados_fila_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y8_N43
dffeas \dados_fila_reg[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n0_mux_dataout~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dados_fila_reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \dados_fila_reg[2] .is_wysiwyg = "true";
defparam \dados_fila_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N10
dffeas \dados_fila_reg[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n0_mux_dataout~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dados_fila_reg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \dados_fila_reg[3] .is_wysiwyg = "true";
defparam \dados_fila_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y8_N26
dffeas \dados_fila_reg[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n0_mux_dataout~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dados_fila_reg[4]),
	.prn(vcc));
// synopsys translate_off
defparam \dados_fila_reg[4] .is_wysiwyg = "true";
defparam \dados_fila_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y9_N7
dffeas \dados_fila_reg[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n0_mux_dataout~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dados_fila_reg[5]),
	.prn(vcc));
// synopsys translate_off
defparam \dados_fila_reg[5] .is_wysiwyg = "true";
defparam \dados_fila_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N44
dffeas \dados_fila_reg[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n0_mux_dataout~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dados_fila_reg[6]),
	.prn(vcc));
// synopsys translate_off
defparam \dados_fila_reg[6] .is_wysiwyg = "true";
defparam \dados_fila_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y8_N35
dffeas \dados_fila_reg[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n0_mux_dataout~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dados_fila_reg[7]),
	.prn(vcc));
// synopsys translate_off
defparam \dados_fila_reg[7] .is_wysiwyg = "true";
defparam \dados_fila_reg[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y4_N0
cyclonev_ram_block \fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,dados_fila_reg[7],dados_fila_reg[6],dados_fila_reg[5],dados_fila_reg[4],dados_fila_reg[3],dados_fila_reg[2],dados_fila_reg[1],dados_fila_reg[0]}),
	.portaaddr({\fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr({\fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,\fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,
\fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,\fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_output_clock_enable = "ena1";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "fifo:fifo_inst|scfifo:scfifo_component|scfifo_7nd1:auto_generated|a_dpfifo_90c1:dpfifo|altsyncram_kep1:FIFOram|ALTSYNCRAM";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 9;
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 20;
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 511;
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 512;
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 9;
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 20;
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 511;
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 512;
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X43_Y7_N43
dffeas \contador_endereco[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(contador_endereco[14]),
	.prn(vcc));
// synopsys translate_off
defparam \contador_endereco[14] .is_wysiwyg = "true";
defparam \contador_endereco[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N39
cyclonev_lcell_comb \vga|next_x[0]~0 (
// Equation(s):
// \vga|next_x[0]~0_combout  = ( \vga|h_counter [0] & ( !\vga|h_state.H_ACTIVE_STATE~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|h_state.H_ACTIVE_STATE~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|h_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|next_x[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|next_x[0]~0 .extended_lut = "off";
defparam \vga|next_x[0]~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \vga|next_x[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N18
cyclonev_lcell_comb \vga|next_x[1]~1 (
// Equation(s):
// \vga|next_x[1]~1_combout  = ( \vga|h_counter [1] & ( !\vga|h_state.H_ACTIVE_STATE~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\vga|h_state.H_ACTIVE_STATE~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|h_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|next_x[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|next_x[1]~1 .extended_lut = "off";
defparam \vga|next_x[1]~1 .lut_mask = 64'h00000000CCCCCCCC;
defparam \vga|next_x[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N21
cyclonev_lcell_comb \vga|next_x[2]~2 (
// Equation(s):
// \vga|next_x[2]~2_combout  = (!\vga|h_state.H_ACTIVE_STATE~DUPLICATE_q  & \vga|h_counter [2])

	.dataa(gnd),
	.datab(!\vga|h_state.H_ACTIVE_STATE~DUPLICATE_q ),
	.datac(!\vga|h_counter [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|next_x[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|next_x[2]~2 .extended_lut = "off";
defparam \vga|next_x[2]~2 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \vga|next_x[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N18
cyclonev_lcell_comb \vga|next_x[3]~3 (
// Equation(s):
// \vga|next_x[3]~3_combout  = ( !\vga|h_state.H_ACTIVE_STATE~q  & ( \vga|h_counter [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|h_state.H_ACTIVE_STATE~q ),
	.dataf(!\vga|h_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|next_x[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|next_x[3]~3 .extended_lut = "off";
defparam \vga|next_x[3]~3 .lut_mask = 64'h00000000FFFF0000;
defparam \vga|next_x[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N30
cyclonev_lcell_comb \vga|next_x[4]~4 (
// Equation(s):
// \vga|next_x[4]~4_combout  = ( !\vga|h_state.H_ACTIVE_STATE~DUPLICATE_q  & ( \vga|h_counter[4]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\vga|h_counter[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|h_state.H_ACTIVE_STATE~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|next_x[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|next_x[4]~4 .extended_lut = "off";
defparam \vga|next_x[4]~4 .lut_mask = 64'h3333000033330000;
defparam \vga|next_x[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N12
cyclonev_lcell_comb \vga|next_x[5]~5 (
// Equation(s):
// \vga|next_x[5]~5_combout  = ( !\vga|h_state.H_ACTIVE_STATE~DUPLICATE_q  & ( \vga|h_counter [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|h_counter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|h_state.H_ACTIVE_STATE~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|next_x[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|next_x[5]~5 .extended_lut = "off";
defparam \vga|next_x[5]~5 .lut_mask = 64'h0F0F0F0F00000000;
defparam \vga|next_x[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N57
cyclonev_lcell_comb \vga|next_x[6]~6 (
// Equation(s):
// \vga|next_x[6]~6_combout  = ( !\vga|h_state.H_ACTIVE_STATE~DUPLICATE_q  & ( \vga|h_counter [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|h_counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|h_state.H_ACTIVE_STATE~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|next_x[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|next_x[6]~6 .extended_lut = "off";
defparam \vga|next_x[6]~6 .lut_mask = 64'h0F0F0F0F00000000;
defparam \vga|next_x[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N0
cyclonev_lcell_comb \vga|next_x[7]~7 (
// Equation(s):
// \vga|next_x[7]~7_combout  = (!\vga|h_state.H_ACTIVE_STATE~DUPLICATE_q  & \vga|h_counter[7]~DUPLICATE_q )

	.dataa(gnd),
	.datab(!\vga|h_state.H_ACTIVE_STATE~DUPLICATE_q ),
	.datac(!\vga|h_counter[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|next_x[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|next_x[7]~7 .extended_lut = "off";
defparam \vga|next_x[7]~7 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \vga|next_x[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N3
cyclonev_lcell_comb \vga|next_x[8]~8 (
// Equation(s):
// \vga|next_x[8]~8_combout  = (!\vga|h_state.H_ACTIVE_STATE~DUPLICATE_q  & \vga|h_counter[8]~DUPLICATE_q )

	.dataa(gnd),
	.datab(!\vga|h_state.H_ACTIVE_STATE~DUPLICATE_q ),
	.datac(!\vga|h_counter[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|next_x[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|next_x[8]~8 .extended_lut = "off";
defparam \vga|next_x[8]~8 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \vga|next_x[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N3
cyclonev_lcell_comb \vga|next_x[9]~9 (
// Equation(s):
// \vga|next_x[9]~9_combout  = ( !\vga|h_state.H_ACTIVE_STATE~DUPLICATE_q  & ( \vga|h_counter [9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|h_counter [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|h_state.H_ACTIVE_STATE~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|next_x[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|next_x[9]~9 .extended_lut = "off";
defparam \vga|next_x[9]~9 .lut_mask = 64'h0F0F0F0F00000000;
defparam \vga|next_x[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N42
cyclonev_lcell_comb \vga|next_y[0]~0 (
// Equation(s):
// \vga|next_y[0]~0_combout  = ( \vga|v_counter [0] & ( !\vga|v_state.V_ACTIVE_STATE~DUPLICATE_q  ) )

	.dataa(!\vga|v_state.V_ACTIVE_STATE~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|v_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|next_y[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|next_y[0]~0 .extended_lut = "off";
defparam \vga|next_y[0]~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \vga|next_y[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N45
cyclonev_lcell_comb \vga|next_y[1]~1 (
// Equation(s):
// \vga|next_y[1]~1_combout  = ( \vga|v_counter [1] & ( !\vga|v_state.V_ACTIVE_STATE~DUPLICATE_q  ) )

	.dataa(!\vga|v_state.V_ACTIVE_STATE~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|v_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|next_y[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|next_y[1]~1 .extended_lut = "off";
defparam \vga|next_y[1]~1 .lut_mask = 64'h00000000AAAAAAAA;
defparam \vga|next_y[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N6
cyclonev_lcell_comb \vga|next_y[2]~2 (
// Equation(s):
// \vga|next_y[2]~2_combout  = (\vga|v_counter [2] & !\vga|v_state.V_ACTIVE_STATE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|v_counter [2]),
	.datad(!\vga|v_state.V_ACTIVE_STATE~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|next_y[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|next_y[2]~2 .extended_lut = "off";
defparam \vga|next_y[2]~2 .lut_mask = 64'h0F000F000F000F00;
defparam \vga|next_y[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N24
cyclonev_lcell_comb \vga|next_y[3]~3 (
// Equation(s):
// \vga|next_y[3]~3_combout  = (!\vga|v_state.V_ACTIVE_STATE~DUPLICATE_q  & \vga|v_counter [3])

	.dataa(!\vga|v_state.V_ACTIVE_STATE~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\vga|v_counter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|next_y[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|next_y[3]~3 .extended_lut = "off";
defparam \vga|next_y[3]~3 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \vga|next_y[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N51
cyclonev_lcell_comb \vga|next_y[4]~4 (
// Equation(s):
// \vga|next_y[4]~4_combout  = (\vga|v_counter[4]~DUPLICATE_q  & !\vga|v_state.V_ACTIVE_STATE~q )

	.dataa(!\vga|v_counter[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|v_state.V_ACTIVE_STATE~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|next_y[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|next_y[4]~4 .extended_lut = "off";
defparam \vga|next_y[4]~4 .lut_mask = 64'h5500550055005500;
defparam \vga|next_y[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N27
cyclonev_lcell_comb \vga|next_y[5]~5 (
// Equation(s):
// \vga|next_y[5]~5_combout  = ( \vga|v_counter[5]~DUPLICATE_q  & ( !\vga|v_state.V_ACTIVE_STATE~DUPLICATE_q  ) )

	.dataa(!\vga|v_state.V_ACTIVE_STATE~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|v_counter[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|next_y[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|next_y[5]~5 .extended_lut = "off";
defparam \vga|next_y[5]~5 .lut_mask = 64'h00000000AAAAAAAA;
defparam \vga|next_y[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N6
cyclonev_lcell_comb \vga|next_y[6]~6 (
// Equation(s):
// \vga|next_y[6]~6_combout  = ( \vga|v_counter[6]~DUPLICATE_q  & ( !\vga|v_state.V_ACTIVE_STATE~DUPLICATE_q  ) )

	.dataa(!\vga|v_state.V_ACTIVE_STATE~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|v_counter[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|next_y[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|next_y[6]~6 .extended_lut = "off";
defparam \vga|next_y[6]~6 .lut_mask = 64'h00000000AAAAAAAA;
defparam \vga|next_y[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N51
cyclonev_lcell_comb \vga|next_y[7]~7 (
// Equation(s):
// \vga|next_y[7]~7_combout  = (!\vga|v_state.V_ACTIVE_STATE~DUPLICATE_q  & \vga|v_counter[7]~DUPLICATE_q )

	.dataa(!\vga|v_state.V_ACTIVE_STATE~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\vga|v_counter[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|next_y[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|next_y[7]~7 .extended_lut = "off";
defparam \vga|next_y[7]~7 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \vga|next_y[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N48
cyclonev_lcell_comb \vga|next_y[8]~8 (
// Equation(s):
// \vga|next_y[8]~8_combout  = (!\vga|v_state.V_ACTIVE_STATE~DUPLICATE_q  & \vga|v_counter[8]~DUPLICATE_q )

	.dataa(!\vga|v_state.V_ACTIVE_STATE~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\vga|v_counter[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|next_y[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|next_y[8]~8 .extended_lut = "off";
defparam \vga|next_y[8]~8 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \vga|next_y[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N9
cyclonev_lcell_comb \vga|next_y[9]~9 (
// Equation(s):
// \vga|next_y[9]~9_combout  = (!\vga|v_state.V_ACTIVE_STATE~DUPLICATE_q  & \vga|v_counter[9]~DUPLICATE_q )

	.dataa(!\vga|v_state.V_ACTIVE_STATE~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|v_counter[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|next_y[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|next_y[9]~9 .extended_lut = "off";
defparam \vga|next_y[9]~9 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \vga|next_y[9]~9 .shared_arith = "off";
// synopsys translate_on

endmodule
