{
  "module_name": "cn66xx_device.h",
  "hash_id": "a43690cdd918d37993863e8615b42e503398518cc6140e674c8b2a2fd58a65c5",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/cavium/liquidio/cn66xx_device.h",
  "human_readable_source": " \n \n\n#ifndef __CN66XX_DEVICE_H__\n#define  __CN66XX_DEVICE_H__\n\n \nstruct octeon_cn6xxx {\n\t \n\tu8 __iomem *intr_sum_reg64;\n\n\t \n\tu8 __iomem *intr_enb_reg64;\n\n\t \n\tu64 intr_mask64;\n\n\tstruct octeon_config *conf;\n\n\t \n\n\t \n\tspinlock_t lock_for_droq_int_enb_reg;\n\n};\n\nenum octeon_pcie_mps {\n\tPCIE_MPS_DEFAULT = -1,\t \n\tPCIE_MPS_128B = 0,\n\tPCIE_MPS_256B = 1\n};\n\nenum octeon_pcie_mrrs {\n\tPCIE_MRRS_DEFAULT = -1,\t \n\tPCIE_MRRS_128B = 0,\n\tPCIE_MRRS_256B = 1,\n\tPCIE_MRRS_512B = 2,\n\tPCIE_MRRS_1024B = 3,\n\tPCIE_MRRS_2048B = 4,\n\tPCIE_MRRS_4096B = 5\n};\n\n \nint lio_cn6xxx_soft_reset(struct octeon_device *oct);\nvoid lio_cn6xxx_enable_error_reporting(struct octeon_device *oct);\nvoid lio_cn6xxx_setup_pcie_mps(struct octeon_device *oct,\n\t\t\t       enum octeon_pcie_mps mps);\nvoid lio_cn6xxx_setup_pcie_mrrs(struct octeon_device *oct,\n\t\t\t\tenum octeon_pcie_mrrs mrrs);\nvoid lio_cn6xxx_setup_global_input_regs(struct octeon_device *oct);\nvoid lio_cn6xxx_setup_global_output_regs(struct octeon_device *oct);\nvoid lio_cn6xxx_setup_iq_regs(struct octeon_device *oct, u32 iq_no);\nvoid lio_cn6xxx_setup_oq_regs(struct octeon_device *oct, u32 oq_no);\nint lio_cn6xxx_enable_io_queues(struct octeon_device *oct);\nvoid lio_cn6xxx_disable_io_queues(struct octeon_device *oct);\nirqreturn_t lio_cn6xxx_process_interrupt_regs(void *dev);\nvoid lio_cn6xxx_bar1_idx_setup(struct octeon_device *oct, u64 core_addr,\n\t\t\t       u32 idx, int valid);\nvoid lio_cn6xxx_bar1_idx_write(struct octeon_device *oct, u32 idx, u32 mask);\nu32 lio_cn6xxx_bar1_idx_read(struct octeon_device *oct, u32 idx);\nu32\nlio_cn6xxx_update_read_index(struct octeon_instr_queue *iq);\nvoid lio_cn6xxx_enable_interrupt(struct octeon_device *oct, u8 unused);\nvoid lio_cn6xxx_disable_interrupt(struct octeon_device *oct, u8 unused);\nvoid cn6xxx_get_pcie_qlmport(struct octeon_device *oct);\nvoid lio_cn6xxx_setup_reg_address(struct octeon_device *oct, void *chip,\n\t\t\t\t  struct octeon_reg_list *reg_list);\nu32 lio_cn6xxx_coprocessor_clock(struct octeon_device *oct);\nu32 lio_cn6xxx_get_oq_ticks(struct octeon_device *oct, u32 time_intr_in_us);\nint lio_setup_cn66xx_octeon_device(struct octeon_device *oct);\nint lio_validate_cn6xxx_config_info(struct octeon_device *oct,\n\t\t\t\t    struct octeon_config *conf6xxx);\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}