#Build: Fabric Compiler 2022.2, Build 117120, Feb 17 13:07 2023
#Install: D:\PDS_2022.2\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19045
#Hostname: LAPTOP-2ELM0Q8K
Generated by Fabric Compiler (version 2022.2 build 117120) at Fri Jul  7 17:28:10 2023
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {cmos1_scl} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {cmos1_scl} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {cmos1_sda} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
W: ConstraintEditor-2002: [D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/device_map/DDR_HDMI_Loop_Demo.pcf(line number: 4)] | Port cmos1_sda has been placed at location Y13, whose type is share pin.
Executing : def_port {cmos1_sda} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {cmos2_scl} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {cmos2_scl} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {cmos2_sda} LOC=T10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {cmos2_sda} LOC=T10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {io_hdmi1_sda} LOC=V20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
W: ConstraintEditor-2002: [D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/device_map/DDR_HDMI_Loop_Demo.pcf(line number: 7)] | Port io_hdmi1_sda has been placed at location V20, whose type is share pin.
Executing : def_port {io_hdmi1_sda} LOC=V20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {io_hdmi3_sda} LOC=P18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {io_hdmi3_sda} LOC=P18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {o_ddr3_dq[0]} LOC=U1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON NONE=TRUE
Executing : def_port {o_ddr3_dq[0]} LOC=U1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON NONE=TRUE successfully
Executing : def_port {o_ddr3_dq[1]} LOC=U3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON NONE=TRUE
Executing : def_port {o_ddr3_dq[1]} LOC=U3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON NONE=TRUE successfully
Executing : def_port {o_ddr3_dq[2]} LOC=T2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON NONE=TRUE
Executing : def_port {o_ddr3_dq[2]} LOC=T2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON NONE=TRUE successfully
Executing : def_port {o_ddr3_dq[3]} LOC=Y2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON NONE=TRUE
Executing : def_port {o_ddr3_dq[3]} LOC=Y2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON NONE=TRUE successfully
Executing : def_port {o_ddr3_dq[4]} LOC=T1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON NONE=TRUE
Executing : def_port {o_ddr3_dq[4]} LOC=T1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON NONE=TRUE successfully
Executing : def_port {o_ddr3_dq[5]} LOC=Y1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON NONE=TRUE
Executing : def_port {o_ddr3_dq[5]} LOC=Y1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON NONE=TRUE successfully
Executing : def_port {o_ddr3_dq[6]} LOC=M7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON NONE=TRUE
Executing : def_port {o_ddr3_dq[6]} LOC=M7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON NONE=TRUE successfully
Executing : def_port {o_ddr3_dq[7]} LOC=W1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON NONE=TRUE
Executing : def_port {o_ddr3_dq[7]} LOC=W1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON NONE=TRUE successfully
Executing : def_port {o_ddr3_dq[8]} LOC=P1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON NONE=TRUE
Executing : def_port {o_ddr3_dq[8]} LOC=P1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON NONE=TRUE successfully
Executing : def_port {o_ddr3_dq[9]} LOC=M2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON NONE=TRUE
W: ConstraintEditor-2002: [D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/device_map/DDR_HDMI_Loop_Demo.pcf(line number: 18)] | Port o_ddr3_dq[9] has been placed at location M2, whose type is share pin.
Executing : def_port {o_ddr3_dq[9]} LOC=M2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON NONE=TRUE successfully
Executing : def_port {o_ddr3_dq[10]} LOC=R1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON NONE=TRUE
Executing : def_port {o_ddr3_dq[10]} LOC=R1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON NONE=TRUE successfully
Executing : def_port {o_ddr3_dq[11]} LOC=M1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON NONE=TRUE
W: ConstraintEditor-2002: [D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/device_map/DDR_HDMI_Loop_Demo.pcf(line number: 20)] | Port o_ddr3_dq[11] has been placed at location M1, whose type is share pin.
Executing : def_port {o_ddr3_dq[11]} LOC=M1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON NONE=TRUE successfully
Executing : def_port {o_ddr3_dq[12]} LOC=P2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON NONE=TRUE
Executing : def_port {o_ddr3_dq[12]} LOC=P2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON NONE=TRUE successfully
Executing : def_port {o_ddr3_dq[13]} LOC=L3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON NONE=TRUE
Executing : def_port {o_ddr3_dq[13]} LOC=L3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON NONE=TRUE successfully
Executing : def_port {o_ddr3_dq[14]} LOC=P3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON NONE=TRUE
W: ConstraintEditor-2002: [D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/device_map/DDR_HDMI_Loop_Demo.pcf(line number: 23)] | Port o_ddr3_dq[14] has been placed at location P3, whose type is share pin.
Executing : def_port {o_ddr3_dq[14]} LOC=P3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON NONE=TRUE successfully
Executing : def_port {o_ddr3_dq[15]} LOC=N4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON NONE=TRUE
Executing : def_port {o_ddr3_dq[15]} LOC=N4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.45 DDR_TERM_MODE=ON NONE=TRUE successfully
Executing : def_port {o_ddr3_dqs_n[0]} LOC=V1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST DDR_TERM_MODE=ON NONE=TRUE
Executing : def_port {o_ddr3_dqs_n[0]} LOC=V1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST DDR_TERM_MODE=ON NONE=TRUE successfully
Executing : def_port {o_ddr3_dqs_n[1]} LOC=N1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST DDR_TERM_MODE=ON NONE=TRUE
Executing : def_port {o_ddr3_dqs_n[1]} LOC=N1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST DDR_TERM_MODE=ON NONE=TRUE successfully
Executing : def_port {o_ddr3_dqs_p[0]} LOC=V2 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST DDR_TERM_MODE=ON NONE=TRUE
Executing : def_port {o_ddr3_dqs_p[0]} LOC=V2 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST DDR_TERM_MODE=ON NONE=TRUE successfully
Executing : def_port {o_ddr3_dqs_p[1]} LOC=N3 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST DDR_TERM_MODE=ON NONE=TRUE
Executing : def_port {o_ddr3_dqs_p[1]} LOC=N3 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST DDR_TERM_MODE=ON NONE=TRUE successfully
Executing : def_port {cmos1_reset} LOC=W10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {cmos1_reset} LOC=W10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {cmos2_reset} LOC=AB4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {cmos2_reset} LOC=AB4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {cmos_init_done[0]} LOC=F8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {cmos_init_done[0]} LOC=F8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {cmos_init_done[1]} LOC=F7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {cmos_init_done[1]} LOC=F7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ctrl_led[0]} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ctrl_led[0]} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ctrl_led[1]} LOC=C5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ctrl_led[1]} LOC=C5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {o_ddr3_address[0]} LOC=N6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {o_ddr3_address[0]} LOC=N6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {o_ddr3_address[1]} LOC=R4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {o_ddr3_address[1]} LOC=R4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {o_ddr3_address[2]} LOC=P6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {o_ddr3_address[2]} LOC=P6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {o_ddr3_address[3]} LOC=F3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {o_ddr3_address[3]} LOC=F3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {o_ddr3_address[4]} LOC=V5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {o_ddr3_address[4]} LOC=V5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {o_ddr3_address[5]} LOC=E4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {o_ddr3_address[5]} LOC=E4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {o_ddr3_address[6]} LOC=V3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {o_ddr3_address[6]} LOC=V3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {o_ddr3_address[7]} LOC=D2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {o_ddr3_address[7]} LOC=D2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {o_ddr3_address[8]} LOC=U4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {o_ddr3_address[8]} LOC=U4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {o_ddr3_address[9]} LOC=P5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {o_ddr3_address[9]} LOC=P5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {o_ddr3_address[10]} LOC=P8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {o_ddr3_address[10]} LOC=P8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {o_ddr3_address[11]} LOC=T4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {o_ddr3_address[11]} LOC=T4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {o_ddr3_address[12]} LOC=P7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {o_ddr3_address[12]} LOC=P7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {o_ddr3_address[13]} LOC=P4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {o_ddr3_address[13]} LOC=P4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {o_ddr3_address[14]} LOC=T3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {o_ddr3_address[14]} LOC=T3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {o_ddr3_ba[0]} LOC=F5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {o_ddr3_ba[0]} LOC=F5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {o_ddr3_ba[1]} LOC=W4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {o_ddr3_ba[1]} LOC=W4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {o_ddr3_ba[2]} LOC=N7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {o_ddr3_ba[2]} LOC=N7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {o_ddr3_cas} LOC=H8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {o_ddr3_cas} LOC=H8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {o_ddr3_cke} LOC=Y3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {o_ddr3_cke} LOC=Y3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {o_ddr3_clk_n} LOC=T5 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {o_ddr3_clk_n} LOC=T5 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {o_ddr3_clk_p} LOC=T6 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {o_ddr3_clk_p} LOC=T6 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {o_ddr3_cs} LOC=G6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {o_ddr3_cs} LOC=G6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {o_ddr3_dm[0]} LOC=W3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {o_ddr3_dm[0]} LOC=W3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {o_ddr3_dm[1]} LOC=L1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {o_ddr3_dm[1]} LOC=L1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {o_ddr3_odt} LOC=G7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {o_ddr3_odt} LOC=G7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {o_ddr3_ras} LOC=J7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {o_ddr3_ras} LOC=J7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {o_ddr3_rstn} LOC=C1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {o_ddr3_rstn} LOC=C1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {o_ddr3_we} LOC=H6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {o_ddr3_we} LOC=H6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {o_hdmi1_scl} LOC=V19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
W: ConstraintEditor-2002: [D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/device_map/DDR_HDMI_Loop_Demo.pcf(line number: 64)] | Port o_hdmi1_scl has been placed at location V19, whose type is share pin.
Executing : def_port {o_hdmi1_scl} LOC=V19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {o_hdmi3_clk} LOC=M22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
W: ConstraintEditor-2002: [D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/device_map/DDR_HDMI_Loop_Demo.pcf(line number: 65)] | Port o_hdmi3_clk has been placed at location M22, whose type is share pin.
Executing : def_port {o_hdmi3_clk} LOC=M22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {o_hdmi3_data[0]} LOC=V21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {o_hdmi3_data[0]} LOC=V21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {o_hdmi3_data[1]} LOC=V22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {o_hdmi3_data[1]} LOC=V22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {o_hdmi3_data[2]} LOC=T21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
W: ConstraintEditor-2002: [D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/device_map/DDR_HDMI_Loop_Demo.pcf(line number: 68)] | Port o_hdmi3_data[2] has been placed at location T21, whose type is share pin.
Executing : def_port {o_hdmi3_data[2]} LOC=T21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {o_hdmi3_data[3]} LOC=T22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {o_hdmi3_data[3]} LOC=T22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {o_hdmi3_data[4]} LOC=R20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
W: ConstraintEditor-2002: [D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/device_map/DDR_HDMI_Loop_Demo.pcf(line number: 70)] | Port o_hdmi3_data[4] has been placed at location R20, whose type is share pin.
Executing : def_port {o_hdmi3_data[4]} LOC=R20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {o_hdmi3_data[5]} LOC=R22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
W: ConstraintEditor-2002: [D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/device_map/DDR_HDMI_Loop_Demo.pcf(line number: 71)] | Port o_hdmi3_data[5] has been placed at location R22, whose type is share pin.
Executing : def_port {o_hdmi3_data[5]} LOC=R22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {o_hdmi3_data[6]} LOC=R19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {o_hdmi3_data[6]} LOC=R19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {o_hdmi3_data[7]} LOC=P19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {o_hdmi3_data[7]} LOC=P19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {o_hdmi3_data[8]} LOC=M21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
W: ConstraintEditor-2002: [D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/device_map/DDR_HDMI_Loop_Demo.pcf(line number: 74)] | Port o_hdmi3_data[8] has been placed at location M21, whose type is share pin.
Executing : def_port {o_hdmi3_data[8]} LOC=M21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {o_hdmi3_data[9]} LOC=M17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {o_hdmi3_data[9]} LOC=M17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {o_hdmi3_data[10]} LOC=M18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {o_hdmi3_data[10]} LOC=M18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {o_hdmi3_data[11]} LOC=M16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {o_hdmi3_data[11]} LOC=M16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {o_hdmi3_data[12]} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {o_hdmi3_data[12]} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {o_hdmi3_data[13]} LOC=L19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
W: ConstraintEditor-2002: [D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/device_map/DDR_HDMI_Loop_Demo.pcf(line number: 79)] | Port o_hdmi3_data[13] has been placed at location L19, whose type is share pin.
Executing : def_port {o_hdmi3_data[13]} LOC=L19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {o_hdmi3_data[14]} LOC=K20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
W: ConstraintEditor-2002: [D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/device_map/DDR_HDMI_Loop_Demo.pcf(line number: 80)] | Port o_hdmi3_data[14] has been placed at location K20, whose type is share pin.
Executing : def_port {o_hdmi3_data[14]} LOC=K20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {o_hdmi3_data[15]} LOC=L17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
W: ConstraintEditor-2002: [D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/device_map/DDR_HDMI_Loop_Demo.pcf(line number: 81)] | Port o_hdmi3_data[15] has been placed at location L17, whose type is share pin.
Executing : def_port {o_hdmi3_data[15]} LOC=L17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {o_hdmi3_data[16]} LOC=K17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
W: ConstraintEditor-2002: [D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/device_map/DDR_HDMI_Loop_Demo.pcf(line number: 82)] | Port o_hdmi3_data[16] has been placed at location K17, whose type is share pin.
Executing : def_port {o_hdmi3_data[16]} LOC=K17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {o_hdmi3_data[17]} LOC=N19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {o_hdmi3_data[17]} LOC=N19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {o_hdmi3_data[18]} LOC=J22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {o_hdmi3_data[18]} LOC=J22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {o_hdmi3_data[19]} LOC=J20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {o_hdmi3_data[19]} LOC=J20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {o_hdmi3_data[20]} LOC=K22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {o_hdmi3_data[20]} LOC=K22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {o_hdmi3_data[21]} LOC=H21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
W: ConstraintEditor-2002: [D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/device_map/DDR_HDMI_Loop_Demo.pcf(line number: 87)] | Port o_hdmi3_data[21] has been placed at location H21, whose type is share pin.
Executing : def_port {o_hdmi3_data[21]} LOC=H21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {o_hdmi3_data[22]} LOC=H22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
W: ConstraintEditor-2002: [D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/device_map/DDR_HDMI_Loop_Demo.pcf(line number: 88)] | Port o_hdmi3_data[22] has been placed at location H22, whose type is share pin.
Executing : def_port {o_hdmi3_data[22]} LOC=H22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {o_hdmi3_data[23]} LOC=H19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
W: ConstraintEditor-2002: [D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/device_map/DDR_HDMI_Loop_Demo.pcf(line number: 89)] | Port o_hdmi3_data[23] has been placed at location H19, whose type is share pin.
Executing : def_port {o_hdmi3_data[23]} LOC=H19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {o_hdmi3_hsync} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {o_hdmi3_hsync} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {o_hdmi3_rstn} LOC=R17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {o_hdmi3_rstn} LOC=R17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {o_hdmi3_scl} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {o_hdmi3_scl} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {o_hdmi3_vde} LOC=Y22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {o_hdmi3_vde} LOC=Y22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {o_hdmi3_vsync} LOC=W20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {o_hdmi3_vsync} LOC=W20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {o_led[0]} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {o_led[0]} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {o_led[1]} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {o_led[1]} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {cmos1_data[0]} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {cmos1_data[0]} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {cmos1_data[1]} LOC=Y10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {cmos1_data[1]} LOC=Y10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {cmos1_data[2]} LOC=T11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {cmos1_data[2]} LOC=T11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {cmos1_data[3]} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {cmos1_data[3]} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {cmos1_data[4]} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {cmos1_data[4]} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {cmos1_data[5]} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {cmos1_data[5]} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {cmos1_data[6]} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {cmos1_data[6]} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {cmos1_data[7]} LOC=AB13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
W: ConstraintEditor-2002: [D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/device_map/DDR_HDMI_Loop_Demo.pcf(line number: 104)] | Port cmos1_data[7] has been placed at location AB13, whose type is share pin.
Executing : def_port {cmos1_data[7]} LOC=AB13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {cmos1_href} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {cmos1_href} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {cmos1_pclk} LOC=T12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {cmos1_pclk} LOC=T12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {cmos1_vsync} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {cmos1_vsync} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {cmos2_data[0]} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
W: ConstraintEditor-2001: [D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/device_map/DDR_HDMI_Loop_Demo.pcf(line number: 108)] Object 'cmos2_data[0]' is dangling, which has no connection. it will be ignored.
Executing : def_port {cmos2_data[0]} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {cmos2_data[1]} LOC=U8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
W: ConstraintEditor-2001: [D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/device_map/DDR_HDMI_Loop_Demo.pcf(line number: 109)] Object 'cmos2_data[1]' is dangling, which has no connection. it will be ignored.
Executing : def_port {cmos2_data[1]} LOC=U8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {cmos2_data[2]} LOC=T8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
W: ConstraintEditor-2001: [D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/device_map/DDR_HDMI_Loop_Demo.pcf(line number: 110)] Object 'cmos2_data[2]' is dangling, which has no connection. it will be ignored.
Executing : def_port {cmos2_data[2]} LOC=T8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {cmos2_data[3]} LOC=U9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
W: ConstraintEditor-2001: [D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/device_map/DDR_HDMI_Loop_Demo.pcf(line number: 111)] Object 'cmos2_data[3]' is dangling, which has no connection. it will be ignored.
Executing : def_port {cmos2_data[3]} LOC=U9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {cmos2_data[4]} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
W: ConstraintEditor-2001: [D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/device_map/DDR_HDMI_Loop_Demo.pcf(line number: 112)] Object 'cmos2_data[4]' is dangling, which has no connection. it will be ignored.
Executing : def_port {cmos2_data[4]} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {cmos2_data[5]} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
W: ConstraintEditor-2001: [D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/device_map/DDR_HDMI_Loop_Demo.pcf(line number: 113)] Object 'cmos2_data[5]' is dangling, which has no connection. it will be ignored.
Executing : def_port {cmos2_data[5]} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {cmos2_data[6]} LOC=Y9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
W: ConstraintEditor-2001: [D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/device_map/DDR_HDMI_Loop_Demo.pcf(line number: 114)] Object 'cmos2_data[6]' is dangling, which has no connection. it will be ignored.
Executing : def_port {cmos2_data[6]} LOC=Y9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {cmos2_data[7]} LOC=AB9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
W: ConstraintEditor-2001: [D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/device_map/DDR_HDMI_Loop_Demo.pcf(line number: 115)] Object 'cmos2_data[7]' is dangling, which has no connection. it will be ignored.
Executing : def_port {cmos2_data[7]} LOC=AB9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {cmos2_href} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
W: ConstraintEditor-2001: [D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/device_map/DDR_HDMI_Loop_Demo.pcf(line number: 116)] Object 'cmos2_href' is dangling, which has no connection. it will be ignored.
Executing : def_port {cmos2_href} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {cmos2_pclk} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
W: ConstraintEditor-2001: [D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/device_map/DDR_HDMI_Loop_Demo.pcf(line number: 117)] Object 'cmos2_pclk' is dangling, which has no connection. it will be ignored.
Executing : def_port {cmos2_pclk} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {cmos2_vsync} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
W: ConstraintEditor-2001: [D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/device_map/DDR_HDMI_Loop_Demo.pcf(line number: 118)] Object 'cmos2_vsync' is dangling, which has no connection. it will be ignored.
Executing : def_port {cmos2_vsync} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {i_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {i_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {i_hdmi1_clk} LOC=AA12 VCCIO=3.3 IOSTANDARD=LVCMOS33
W: ConstraintEditor-2002: [D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/device_map/DDR_HDMI_Loop_Demo.pcf(line number: 120)] | Port i_hdmi1_clk has been placed at location AA12, whose type is share pin.
Executing : def_port {i_hdmi1_clk} LOC=AA12 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {i_hdmi1_data[0]} LOC=U14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
W: ConstraintEditor-2001: [D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/device_map/DDR_HDMI_Loop_Demo.pcf(line number: 121)] Object 'i_hdmi1_data[0]' is dangling, which has no connection. it will be ignored.
Executing : def_port {i_hdmi1_data[0]} LOC=U14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {i_hdmi1_data[1]} LOC=U15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
W: ConstraintEditor-2001: [D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/device_map/DDR_HDMI_Loop_Demo.pcf(line number: 122)] Object 'i_hdmi1_data[1]' is dangling, which has no connection. it will be ignored.
Executing : def_port {i_hdmi1_data[1]} LOC=U15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {i_hdmi1_data[2]} LOC=T15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
W: ConstraintEditor-2001: [D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/device_map/DDR_HDMI_Loop_Demo.pcf(line number: 123)] Object 'i_hdmi1_data[2]' is dangling, which has no connection. it will be ignored.
Executing : def_port {i_hdmi1_data[2]} LOC=T15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {i_hdmi1_data[3]} LOC=W15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {i_hdmi1_data[3]} LOC=W15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {i_hdmi1_data[4]} LOC=Y16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {i_hdmi1_data[4]} LOC=Y16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {i_hdmi1_data[5]} LOC=AB16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {i_hdmi1_data[5]} LOC=AB16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {i_hdmi1_data[6]} LOC=AA16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {i_hdmi1_data[6]} LOC=AA16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {i_hdmi1_data[7]} LOC=AB17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {i_hdmi1_data[7]} LOC=AB17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {i_hdmi1_data[8]} LOC=Y17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
W: ConstraintEditor-2001: [D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/device_map/DDR_HDMI_Loop_Demo.pcf(line number: 129)] Object 'i_hdmi1_data[8]' is dangling, which has no connection. it will be ignored.
Executing : def_port {i_hdmi1_data[8]} LOC=Y17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {i_hdmi1_data[9]} LOC=V17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
W: ConstraintEditor-2001: [D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/device_map/DDR_HDMI_Loop_Demo.pcf(line number: 130)] Object 'i_hdmi1_data[9]' is dangling, which has no connection. it will be ignored.
Executing : def_port {i_hdmi1_data[9]} LOC=V17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {i_hdmi1_data[10]} LOC=W18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
W: ConstraintEditor-2002: [D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/device_map/DDR_HDMI_Loop_Demo.pcf(line number: 131)] | Port i_hdmi1_data[10] has been placed at location W18, whose type is share pin.
Executing : def_port {i_hdmi1_data[10]} LOC=W18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {i_hdmi1_data[11]} LOC=AB19 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
W: ConstraintEditor-2002: [D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/device_map/DDR_HDMI_Loop_Demo.pcf(line number: 132)] | Port i_hdmi1_data[11] has been placed at location AB19, whose type is share pin.
Executing : def_port {i_hdmi1_data[11]} LOC=AB19 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {i_hdmi1_data[12]} LOC=AA18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
W: ConstraintEditor-2002: [D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/device_map/DDR_HDMI_Loop_Demo.pcf(line number: 133)] | Port i_hdmi1_data[12] has been placed at location AA18, whose type is share pin.
Executing : def_port {i_hdmi1_data[12]} LOC=AA18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {i_hdmi1_data[13]} LOC=AB18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
W: ConstraintEditor-2002: [D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/device_map/DDR_HDMI_Loop_Demo.pcf(line number: 134)] | Port i_hdmi1_data[13] has been placed at location AB18, whose type is share pin.
Executing : def_port {i_hdmi1_data[13]} LOC=AB18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {i_hdmi1_data[14]} LOC=Y18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {i_hdmi1_data[14]} LOC=Y18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {i_hdmi1_data[15]} LOC=W17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {i_hdmi1_data[15]} LOC=W17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {i_hdmi1_data[16]} LOC=Y15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
W: ConstraintEditor-2001: [D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/device_map/DDR_HDMI_Loop_Demo.pcf(line number: 137)] Object 'i_hdmi1_data[16]' is dangling, which has no connection. it will be ignored.
Executing : def_port {i_hdmi1_data[16]} LOC=Y15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {i_hdmi1_data[17]} LOC=AB15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
W: ConstraintEditor-2001: [D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/device_map/DDR_HDMI_Loop_Demo.pcf(line number: 138)] Object 'i_hdmi1_data[17]' is dangling, which has no connection. it will be ignored.
Executing : def_port {i_hdmi1_data[17]} LOC=AB15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {i_hdmi1_data[18]} LOC=U16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
W: ConstraintEditor-2001: [D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/device_map/DDR_HDMI_Loop_Demo.pcf(line number: 139)] Object 'i_hdmi1_data[18]' is dangling, which has no connection. it will be ignored.
Executing : def_port {i_hdmi1_data[18]} LOC=U16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {i_hdmi1_data[19]} LOC=V15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {i_hdmi1_data[19]} LOC=V15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {i_hdmi1_data[20]} LOC=AA14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {i_hdmi1_data[20]} LOC=AA14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {i_hdmi1_data[21]} LOC=AB14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {i_hdmi1_data[21]} LOC=AB14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {i_hdmi1_data[22]} LOC=W14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {i_hdmi1_data[22]} LOC=W14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {i_hdmi1_data[23]} LOC=Y14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {i_hdmi1_data[23]} LOC=Y14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {i_hdmi1_hsync} LOC=V13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {i_hdmi1_hsync} LOC=V13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {i_hdmi1_vde} LOC=U13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {i_hdmi1_vde} LOC=U13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {i_hdmi1_vsync} LOC=W13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {i_hdmi1_vsync} LOC=W13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {i_rstn} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
W: ConstraintEditor-2002: [D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/device_map/DDR_HDMI_Loop_Demo.pcf(line number: 148)] | Port i_rstn has been placed at location K18, whose type is share pin.
Executing : def_port {i_rstn} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key[0]} LOC=K16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {key[0]} LOC=K16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key[1]} LOC=J16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {key[1]} LOC=J16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_inst_site {DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q} CLMA_150_192 FF3
Executing : def_inst_site {DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q} CLMA_150_192 FF3 successfully
Executing : def_inst_site {DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll} PLL_158_199
Executing : def_inst_site {DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll} PLL_158_199 successfully
Executing : def_inst_site {DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll} PLL_158_179
Executing : def_inst_site {DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll} PLL_158_179 successfully
Constraint check end.
I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_pll/u_pll_e3/goppll to PLL_158_55.
Mapping instance DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0 to DQSL_6_28.
Mapping instance DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0 to DQSL_6_348.
Mapping instance DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0 to DQSL_6_100.
Mapping instance DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0 to DQSL_6_304.
Mapping instance DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0 to DQSL_6_152.
Mapping instance DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0 to DQSL_6_180.
Phase 1.1 1st GP placement started.
Design Utilization : 13%.
First map gop timing takes 2.72 sec
Worst slack after clock region global placement is -9451
Wirelength after clock region global placement is 71904.
1st GP placement takes 17.42 sec.

Phase 1.2 Clock placement started.
Mapping instance MST7201_BUFG0/gopclkbufg to USCM_84_109.
Mapping instance DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/gopclkgate to IOCKGATE_6_188.
Mapping instance DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_0/gopclkgate to IOCKGATE_6_312.
Mapping instance DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_2/gopclkgate to IOCKGATE_6_64.
Mapping instance DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv to IOCKDIV_6_323.
Mapping instance AXI4_BUFG0/gopclkbufg to USCM_84_114.
Mapping instance clkgate_4/gopclkgate to IOCKGATE_6_322.
Mapping instance cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv to IOCKDIV_86_21.
Mapping instance clkbufg_1/gopclkbufg to USCM_84_115.
Mapping instance cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate to IOCKGATE_86_20.
Mapping instance MST7200_BUFG0/gopclkbufg to USCM_84_108.
Mapping instance DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg to USCM_84_110.
Mapping instance clkbufg_2/gopclkbufg to USCM_84_111.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_112.
Mapping instance DDR3_Interface_Inst/DDR3_Inst/u_clkbufg_gate/gopclkbufg to USCM_84_113.
Mapping instance Config_HDMI_Inst/u_pll_e3/goppll to PLL_158_303.
Mapping instance clkbufg_0/gopclkbufg to USCM_84_116.
C: Place-2028: GLOBAL_CLOCK: the driver MST7200_BUFG0/gopclkbufg fixed at USCM_84_108 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Clock placement takes 4.20 sec.

Pre global placement takes 23.80 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_162.
Placed fixed group with base inst DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_161.
Placed fixed group with base inst DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[2].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_165.
Placed fixed group with base inst DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[3].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_141.
Placed fixed group with base inst DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_166.
Placed fixed group with base inst DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_142.
Placed fixed group with base inst DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_137.
Placed fixed group with base inst DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_146.
Placed fixed group with base inst DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_iobufco_dqs/opit_2_O on IOL_7_149.
Placed fixed group with base inst DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_outbuft_dm/opit_1_IOL on IOL_7_145.
Placed fixed group with base inst DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_174.
Placed fixed group with base inst DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_201.
Placed fixed group with base inst DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[2].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_170.
Placed fixed group with base inst DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[3].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_202.
Placed fixed group with base inst DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_173.
Placed fixed group with base inst DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_205.
Placed fixed group with base inst DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_209.
Placed fixed group with base inst DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_210.
Placed fixed group with base inst DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_iobufco_dqs/opit_2_O on IOL_7_177.
Placed fixed group with base inst DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_outbuft_dm/opit_1_IOL on IOL_7_206.
Placed fixed group with base inst DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_0/opit_1_IOL on IOL_7_93.
Placed fixed group with base inst DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_1/opit_1_IOL on IOL_7_122.
Placed fixed group with base inst DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_2/opit_1_IOL on IOL_7_117.
Placed fixed group with base inst DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_3/opit_1_IOL on IOL_7_297.
Placed fixed group with base inst DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_4/opit_1_IOL on IOL_7_37.
Placed fixed group with base inst DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_5/opit_1_IOL on IOL_7_298.
Placed fixed group with base inst DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_6/opit_1_IOL on IOL_7_38.
Placed fixed group with base inst DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_7/opit_1_IOL on IOL_7_293.
Placed fixed group with base inst DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_8/opit_1_IOL on IOL_7_113.
Placed fixed group with base inst DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_9/opit_1_IOL on IOL_7_41.
Placed fixed group with base inst DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_10/opit_1_IOL on IOL_7_18.
Placed fixed group with base inst DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_11/opit_1_IOL on IOL_7_114.
Placed fixed group with base inst DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_12/opit_1_IOL on IOL_7_118.
Placed fixed group with base inst DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_13/opit_1_IOL on IOL_7_42.
Placed fixed group with base inst DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_14/opit_1_IOL on IOL_7_121.
Placed fixed group with base inst DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_ba0/opit_1_IOL on IOL_7_365.
Placed fixed group with base inst DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_ba1/opit_1_IOL on IOL_7_21.
Placed fixed group with base inst DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_ba2/opit_1_IOL on IOL_7_94.
Placed fixed group with base inst DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_casn/opit_1_IOL on IOL_7_362.
Placed fixed group with base inst DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_cke/opit_1_IOL on IOL_7_22.
Placed fixed group with base inst DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_csn/opit_1_IOL on IOL_7_366.
Placed fixed group with base inst DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_odt/opit_1_IOL on IOL_7_358.
Placed fixed group with base inst DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_rasn/opit_1_IOL on IOL_7_361.
Placed fixed group with base inst DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_wen/opit_1_IOL on IOL_7_357.
Placed fixed group with base inst DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_outbuftco_ck/opit_3_IOL on IOL_7_25.
Placed fixed group with base inst Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_data_i[3]/opit_0_IQ on IOL_215_5.
Placed fixed group with base inst Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_data_i[4]/opit_0_IQ on IOL_215_6.
Placed fixed group with base inst Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_data_i[5]/opit_0_IQ on IOL_203_5.
Placed fixed group with base inst Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_data_i[6]/opit_0_IQ on IOL_203_6.
Placed fixed group with base inst Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_data_i[7]/opit_0_IQ on IOL_223_5.
Placed fixed group with base inst Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_data_i[10]/opit_0_IQ on IOL_319_5.
Placed fixed group with base inst Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_data_i[11]/opit_0_IQ on IOL_243_5.
Placed fixed group with base inst Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_data_i[12]/opit_0_IQ on IOL_227_6.
Placed fixed group with base inst Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_data_i[13]/opit_0_IQ on IOL_227_5.
Placed fixed group with base inst Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_data_i[14]/opit_0_IQ on IOL_283_5.
Placed fixed group with base inst Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_data_i[15]/opit_0_IQ on IOL_283_6.
Placed fixed group with base inst Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_data_i[19]/opit_0_IQ on IOL_291_5.
Placed fixed group with base inst Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_data_i[20]/opit_0_IQ on IOL_275_6.
Placed fixed group with base inst Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_data_i[21]/opit_0_IQ on IOL_275_5.
Placed fixed group with base inst Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_data_i[22]/opit_0_IQ on IOL_199_6.
Placed fixed group with base inst Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_data_i[23]/opit_0_IQ on IOL_199_5.
Placed fixed group with base inst cmos1_data_ibuf[0]/opit_1 on IOL_135_6.
Placed fixed group with base inst cmos1_data_ibuf[1]/opit_1 on IOL_123_5.
Placed fixed group with base inst cmos1_data_ibuf[2]/opit_1 on IOL_187_5.
Placed fixed group with base inst cmos1_data_ibuf[3]/opit_1 on IOL_187_6.
Placed fixed group with base inst cmos1_data_ibuf[4]/opit_1 on IOL_135_5.
Placed fixed group with base inst cmos1_data_ibuf[5]/opit_1 on IOL_159_5.
Placed fixed group with base inst cmos1_data_ibuf[6]/opit_1 on IOL_151_6.
Placed fixed group with base inst cmos1_data_ibuf[7]/opit_1 on IOL_167_5.
Placed fixed group with base inst cmos1_href_ibuf/opit_1 on IOL_151_5.
Placed fixed group with base inst cmos1_pclk_ibuf/opit_1 on IOL_171_6.
Placed fixed group with base inst cmos1_reset_obuf/opit_1 on IOL_123_6.
Placed fixed group with base inst cmos1_scl_iobuf/opit_1 on IOL_159_6.
Placed fixed group with base inst cmos1_vsync_ibuf/opit_1 on IOL_171_5.
Placed fixed group with base inst cmos2_reset_obuf/opit_1 on IOL_23_5.
Placed fixed group with base inst cmos2_scl_iobuf/opit_1 on IOL_95_5.
Placed fixed group with base inst cmos_init_done_obuf[0]/opit_1 on IOL_47_373.
Placed fixed group with base inst cmos_init_done_obuf[1]/opit_1 on IOL_47_374.
Placed fixed group with base inst coms1_reg_config.u1.i2c_sdat_tri/opit_1 on IOL_167_6.
Placed fixed group with base inst coms2_reg_config.u1.i2c_sdat_tri/opit_1 on IOL_115_6.
Placed fixed group with base inst ctrl_led_obuf[0]/opit_1 on IOL_35_373.
Placed fixed group with base inst ctrl_led_obuf[1]/opit_1 on IOL_67_374.
Placed fixed group with base inst i_clk_ibuf/opit_1 on IOL_327_210.
Placed fixed group with base inst i_hdmi1_clk_ibuf/opit_1 on IOL_163_6.
Placed fixed group with base inst i_hdmi1_hsync_ibuf/opit_1 on IOL_211_6.
Placed fixed group with base inst i_hdmi1_vde_ibuf/opit_1 on IOL_219_5.
Placed fixed group with base inst i_hdmi1_vsync_ibuf/opit_1 on IOL_211_5.
Placed fixed group with base inst i_rstn_ibuf/opit_1 on IOL_327_257.
Placed fixed group with base inst key_ibuf[0]/opit_1 on IOL_327_133.
Placed fixed group with base inst key_ibuf[1]/opit_1 on IOL_327_298.
Placed fixed group with base inst ms72xx_ctl.iic_sda_tri/opit_1 on IOL_327_25.
Placed fixed group with base inst ms72xx_ctl.iic_tx_sda_tri/opit_1 on IOL_327_45.
Placed fixed group with base inst o_ddr3_rstn_obuf/opit_1 on IOL_7_369.
Placed fixed group with base inst o_hdmi1_scl_obuf/opit_1 on IOL_327_26.
Placed fixed group with base inst o_hdmi3_clk_obuf/opit_1 on IOL_327_201.
Placed fixed group with base inst o_hdmi3_data_obuf[0]/opit_1 on IOL_327_150.
Placed fixed group with base inst o_hdmi3_data_obuf[1]/opit_1 on IOL_327_149.
Placed fixed group with base inst o_hdmi3_data_obuf[2]/opit_1 on IOL_327_166.
Placed fixed group with base inst o_hdmi3_data_obuf[3]/opit_1_OQ on IOL_327_165.
Placed fixed group with base inst o_hdmi3_data_obuf[4]/opit_1_OQ on IOL_327_170.
Placed fixed group with base inst o_hdmi3_data_obuf[5]/opit_1_OQ on IOL_327_169.
Placed fixed group with base inst o_hdmi3_data_obuf[6]/opit_1_OQ on IOL_327_137.
Placed fixed group with base inst o_hdmi3_data_obuf[7]/opit_1_OQ on IOL_327_138.
Placed fixed group with base inst o_hdmi3_data_obuf[8]/opit_1 on IOL_327_202.
Placed fixed group with base inst o_hdmi3_data_obuf[9]/opit_1 on IOL_327_110.
Placed fixed group with base inst o_hdmi3_data_obuf[10]/opit_1_OQ on IOL_327_109.
Placed fixed group with base inst o_hdmi3_data_obuf[11]/opit_1_OQ on IOL_327_122.
Placed fixed group with base inst o_hdmi3_data_obuf[12]/opit_1_OQ on IOL_327_121.
Placed fixed group with base inst o_hdmi3_data_obuf[13]/opit_1_OQ on IOL_327_233.
Placed fixed group with base inst o_hdmi3_data_obuf[14]/opit_1_OQ on IOL_327_234.
Placed fixed group with base inst o_hdmi3_data_obuf[15]/opit_1_OQ on IOL_327_241.
Placed fixed group with base inst o_hdmi3_data_obuf[16]/opit_1 on IOL_327_242.
Placed fixed group with base inst o_hdmi3_data_obuf[17]/opit_1 on IOL_327_209.
Placed fixed group with base inst o_hdmi3_data_obuf[18]/opit_1 on IOL_327_229.
Placed fixed group with base inst o_hdmi3_data_obuf[19]/opit_1_OQ on IOL_327_230.
Placed fixed group with base inst o_hdmi3_data_obuf[20]/opit_1_OQ on IOL_327_213.
Placed fixed group with base inst o_hdmi3_data_obuf[21]/opit_1_OQ on IOL_327_238.
Placed fixed group with base inst o_hdmi3_data_obuf[22]/opit_1_OQ on IOL_327_237.
Placed fixed group with base inst o_hdmi3_data_obuf[23]/opit_1_OQ on IOL_327_273.
Placed fixed group with base inst o_hdmi3_hsync_obuf/opit_1 on IOL_327_142.
Placed fixed group with base inst o_hdmi3_rstn_obuf/opit_1 on IOL_327_42.
Placed fixed group with base inst o_hdmi3_scl_obuf/opit_1 on IOL_327_46.
Placed fixed group with base inst o_hdmi3_vde_obuf/opit_1 on IOL_327_141.
Placed fixed group with base inst o_hdmi3_vsync_obuf/opit_1 on IOL_327_146.
Placed fixed group with base inst o_led_obuf[0]/opit_1 on IOL_19_374.
Placed fixed group with base inst o_led_obuf[1]/opit_1 on IOL_19_373.
Placed fixed instance DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q on CLMA_150_192.
Placed fixed instance AXI4_BUFG0/gopclkbufg on USCM_84_114.
Placed fixed instance Config_HDMI_Inst/u_pll_e3/goppll on PLL_158_303.
Placed fixed instance DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv on IOCKDIV_6_323.
Placed fixed instance DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_0/gopclkgate on IOCKGATE_6_312.
Placed fixed instance DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/gopclkgate on IOCKGATE_6_188.
Placed fixed instance DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_2/gopclkgate on IOCKGATE_6_64.
Placed fixed instance DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg on USCM_84_110.
Placed fixed instance DDR3_Interface_Inst/DDR3_Inst/u_clkbufg_gate/gopclkbufg on USCM_84_113.
Placed fixed instance DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0 on DQSL_6_28.
Placed fixed instance DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0 on DQSL_6_348.
Placed fixed instance DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0 on DQSL_6_100.
Placed fixed instance DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0 on DQSL_6_304.
Placed fixed instance DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0 on DQSL_6_152.
Placed fixed instance DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0 on DQSL_6_180.
Placed fixed instance DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll on PLL_158_199.
Placed fixed instance DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll on PLL_158_179.
Placed fixed instance MST7200_BUFG0/gopclkbufg on USCM_84_108.
Placed fixed instance MST7201_BUFG0/gopclkbufg on USCM_84_109.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_84_116.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_84_115.
Placed fixed instance clkbufg_2/gopclkbufg on USCM_84_111.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_112.
Placed fixed instance clkgate_4/gopclkgate on IOCKGATE_6_322.
Placed fixed instance cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate on IOCKGATE_86_20.
Placed fixed instance cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv on IOCKDIV_86_21.
Placed fixed instance u_pll/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance BKCL_auto_0 on BKCL_188_376.
Placed fixed instance BKCL_auto_1 on BKCL_328_184.
Placed fixed instance BKCL_auto_2 on BKCL_192_0.
Placed fixed instance BKCL_auto_3 on BKCL_0_184.
Fixed placement takes 0.56 sec.

Phase 2.2 Process placement started.
Placed instance DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0(gopDQS_DDC) on DQSL_6_28.
Placed instance DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0(gopDQS_DDC) on DQSL_6_348.
Placed instance DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0(gopDQS_DDC) on DQSL_6_100.
Placed instance DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0(gopDQS_DDC) on DQSL_6_304.
Placed instance DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0(gopDQS_DDC) on DQSL_6_152.
Placed instance DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0(gopDQS_DDC) on DQSL_6_180.
Process placement takes 0.02 sec.

Phase 2.3 IO placement started.
IO placement takes 0.19 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack -10316.
	1 iterations finished.
	Final slack -10316.
Super clustering done.
Design Utilization : 13%.
Worst slack after global placement is -9453
2nd GP placement takes 9.55 sec.

Wirelength after global placement is 70165.
Global placement takes 10.33 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 78600.
Macro cell placement takes 0.05 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack -10316.
	1 iterations finished.
	Final slack -10316.
Super clustering done.
Design Utilization : 13%.
Worst slack after post global placement is -9280
3rd GP placement takes 8.61 sec.

Wirelength after post global placement is 73225.
Post global placement takes 8.69 sec.

Phase 4 Legalization started.
The average distance in LP is 0.480833.
Wirelength after legalization is 82517.
Legalization takes 1.64 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is -7939.
Replication placement takes 1.03 sec.

Wirelength after replication placement is 82517.
Phase 5.2 DP placement started.
Legalized cost -7939.000000.
The detailed placement ends at 11th iteration.
DP placement takes 4.70 sec.

Wirelength after detailed placement is 82493.
Timing-driven detailed placement takes 5.78 sec.

Worst slack is -7048, TNS after placement is -667386.
Placement done.
Total placement takes 54.03 sec.
Finished placement.

Routing started.
Building routing graph takes 2.73 sec.
Worst slack is -7048, TNS before global route is -667386.
Processing design graph takes 1.47 sec.
Total memory for routing:
	121.173201 M.
Total nets for routing : 10075.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 51 nets, it takes 0.03 sec.
Unrouted nets 91 at the end of iteration 0.
Unrouted nets 39 at the end of iteration 1.
Unrouted nets 23 at the end of iteration 2.
Unrouted nets 23 at the end of iteration 3.
Unrouted nets 22 at the end of iteration 4.
Unrouted nets 18 at the end of iteration 5.
Unrouted nets 11 at the end of iteration 6.
Unrouted nets 1 at the end of iteration 7.
Unrouted nets 1 at the end of iteration 8.
Unrouted nets 1 at the end of iteration 9.
Unrouted nets 1 at the end of iteration 10.
Unrouted nets 2 at the end of iteration 11.
Unrouted nets 1 at the end of iteration 12.
Unrouted nets 1 at the end of iteration 13.
Unrouted nets 1 at the end of iteration 14.
Unrouted nets 1 at the end of iteration 15.
Unrouted nets 1 at the end of iteration 16.
Unrouted nets 2 at the end of iteration 17.
Unrouted nets 1 at the end of iteration 18.
Unrouted nets 1 at the end of iteration 19.
Unrouted nets 0 at the end of iteration 20.
Global Routing step 2 processed 310 nets, it takes 1.31 sec.
Unrouted nets 210 at the end of iteration 0.
Unrouted nets 97 at the end of iteration 1.
Unrouted nets 60 at the end of iteration 2.
Unrouted nets 40 at the end of iteration 3.
Unrouted nets 26 at the end of iteration 4.
Unrouted nets 12 at the end of iteration 5.
Unrouted nets 8 at the end of iteration 6.
Unrouted nets 8 at the end of iteration 7.
Unrouted nets 3 at the end of iteration 8.
Unrouted nets 3 at the end of iteration 9.
