Timing Analyzer report for usb_capture
Thu Jul  6 23:35:28 2023
Quartus Prime Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Hold: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 0C Model Metastability Summary
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Fast 1200mV 0C Model Setup: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Hold: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'
 32. Fast 1200mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv 0c Model)
 37. Signal Integrity Metrics (Slow 1200mv 85c Model)
 38. Signal Integrity Metrics (Fast 1200mv 0c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; usb_capture                                            ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE22F17C6                                           ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 32          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.68        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   9.7%      ;
;     Processor 3            ;   7.6%      ;
;     Processor 4            ;   5.4%      ;
;     Processors 5-16        ;   3.8%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; DE0_NANO.sdc  ; OK     ; Thu Jul  6 23:35:27 2023 ;
+---------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; CLOCK_50                                          ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { CLOCK_50 }                                          ;
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLOCK_50 ; pll_0|altpll_component|auto_generated|pll1|inclk[0] ; { pll_0|altpll_component|auto_generated|pll1|clk[0] } ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 122.91 MHz ; 122.91 MHz      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                       ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 1.864 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.357 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 4.745 ; 0.000         ;
; CLOCK_50                                          ; 9.747 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                  ;
+-------+------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                           ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.864 ; sdram_peri:ram_peri|data[26][5]                      ; sdram_peri:ram_peri|dat_r[5]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 8.045      ;
; 1.879 ; sdram_peri:ram_peri|xfer_counter[1]                  ; sdram_peri:ram_peri|app_wr_data[11]               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 8.047      ;
; 1.904 ; sdram_peri:ram_peri|xfer_counter[1]                  ; sdram_peri:ram_peri|app_wr_data[2]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.015      ;
; 1.928 ; sdram_peri:ram_peri|xfer_counter[2]                  ; sdram_peri:ram_peri|dat_r[5]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.998      ;
; 1.944 ; sdram_peri:ram_peri|xfer_counter[0]                  ; sdram_peri:ram_peri|app_wr_data[2]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.975      ;
; 2.020 ; sdram_peri:ram_peri|xfer_counter[1]                  ; sdram_peri:ram_peri|app_wr_data[0]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 7.904      ;
; 2.091 ; sdram_peri:ram_peri|xfer_counter[1]                  ; sdram_peri:ram_peri|app_wr_data[1]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.835      ;
; 2.092 ; sdram_peri:ram_peri|xfer_counter[3]                  ; sdram_peri:ram_peri|dat_r[5]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.834      ;
; 2.120 ; sdram_peri:ram_peri|xfer_counter[2]                  ; sdram_peri:ram_peri|dat_r[1]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 7.824      ;
; 2.147 ; sdram_peri:ram_peri|xfer_counter[0]                  ; sdram_peri:ram_peri|app_wr_data[11]               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.779      ;
; 2.153 ; sdram_peri:ram_peri|xfer_counter[2]                  ; sdram_peri:ram_peri|app_wr_data[1]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.773      ;
; 2.176 ; sdram_peri:ram_peri|data[0][27]                      ; sdram_peri:ram_peri|dat_r[3]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 7.754      ;
; 2.193 ; sdram_peri:ram_peri|data[20][5]                      ; sdram_peri:ram_peri|dat_r[5]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 7.746      ;
; 2.194 ; sdram_peri:ram_peri|xfer_counter[1]                  ; sdram_peri:ram_peri|dat_r[3]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.732      ;
; 2.204 ; sdram_peri:ram_peri|data[16][5]                      ; sdram_peri:ram_peri|dat_r[5]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 7.732      ;
; 2.208 ; sdram_peri:ram_peri|xfer_counter[0]                  ; sdram_peri:ram_peri|app_wr_data[0]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 7.716      ;
; 2.255 ; sdram_peri:ram_peri|xfer_counter[1]                  ; sdram_peri:ram_peri|dat_r[4]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 7.675      ;
; 2.278 ; sdram_peri:ram_peri|xfer_counter[1]                  ; sdram_peri:ram_peri|dat_r[2]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 7.646      ;
; 2.279 ; sdram_peri:ram_peri|xfer_counter[0]                  ; sdram_peri:ram_peri|app_wr_data[1]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.647      ;
; 2.300 ; sdram_peri:ram_peri|xfer_counter[2]                  ; sdram_peri:ram_peri|app_wr_data[0]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 7.624      ;
; 2.309 ; sdram_peri:ram_peri|data[28][5]                      ; sdram_peri:ram_peri|dat_r[5]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 7.630      ;
; 2.338 ; sdram_peri:ram_peri|xfer_counter[1]                  ; sdram_peri:ram_peri|dat_r[5]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.588      ;
; 2.340 ; sdram_peri:ram_peri|xfer_counter[0]                  ; sdram_peri:ram_peri|dat_r[4]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 7.590      ;
; 2.358 ; sdram_peri:ram_peri|xfer_counter[6]                  ; sdram_peri:ram_peri|data[16][13]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.568      ;
; 2.360 ; sdram_peri:ram_peri|xfer_counter[6]                  ; sdram_peri:ram_peri|data[16][11]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.566      ;
; 2.376 ; sdram_peri:ram_peri|xfer_counter[3]                  ; sdram_peri:ram_peri|app_wr_data[0]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 7.548      ;
; 2.378 ; sdram_peri:ram_peri|xfer_counter[7]                  ; sdram_peri:ram_peri|data[16][13]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.548      ;
; 2.380 ; sdram_peri:ram_peri|data[18][5]                      ; sdram_peri:ram_peri|dat_r[5]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 7.540      ;
; 2.380 ; sdram_peri:ram_peri|xfer_counter[7]                  ; sdram_peri:ram_peri|data[16][11]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.546      ;
; 2.403 ; sdram_peri:ram_peri|data[1][5]                       ; sdram_peri:ram_peri|dat_r[5]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 7.530      ;
; 2.409 ; sdram_peri:ram_peri|xfer_counter[1]                  ; sdram_peri:ram_peri|app_wr_data[15]               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.517      ;
; 2.411 ; sdram_peri:ram_peri|data[0][5]                       ; sdram_peri:ram_peri|dat_r[5]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 7.506      ;
; 2.412 ; sdram_peri:ram_peri|xfer_counter[6]                  ; sdram_peri:ram_peri|data[16][15]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 7.512      ;
; 2.422 ; sdram_peri:ram_peri|data[1][27]                      ; sdram_peri:ram_peri|dat_r[3]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.496      ;
; 2.432 ; sdram_peri:ram_peri|xfer_counter[7]                  ; sdram_peri:ram_peri|data[16][15]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 7.492      ;
; 2.450 ; sdram_peri:ram_peri|xfer_counter[3]                  ; sdram_peri:ram_peri|app_wr_data[1]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.476      ;
; 2.452 ; sdram_peri:ram_peri|data[22][5]                      ; sdram_peri:ram_peri|dat_r[5]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 7.477      ;
; 2.469 ; sdram_peri:ram_peri|xfer_counter[0]                  ; sdram_peri:ram_peri|dat_r[2]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 7.455      ;
; 2.469 ; sdram_peri:ram_peri|sdram_ctl:ram|dq_rd[10]          ; sdram_peri:ram_peri|sdram_ctl:ram|app_rd_data[10] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.064     ; 2.462      ;
; 2.475 ; sdram_peri:ram_peri|xfer_counter[1]                  ; sdram_peri:ram_peri|app_wr_data[9]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.451      ;
; 2.480 ; sdram_peri:ram_peri|xfer_counter[0]                  ; sdram_peri:ram_peri|dat_r[1]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 7.464      ;
; 2.483 ; sdram_peri:ram_peri|xfer_counter[2]                  ; sdram_peri:ram_peri|dat_r[3]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.443      ;
; 2.525 ; sdram_peri:ram_peri|xfer_counter[2]                  ; sdram_peri:ram_peri|dat_r[2]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 7.399      ;
; 2.526 ; sdram_peri:ram_peri|xfer_counter[0]                  ; sdram_peri:ram_peri|app_wr_data[9]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.400      ;
; 2.542 ; sdram_peri:ram_peri|data[26][5]                      ; sdram_peri:ram_peri|app_wr_data[5]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.368      ;
; 2.546 ; sdram_peri:ram_peri|xfer_counter[2]                  ; sdram_peri:ram_peri|app_wr_data[8]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 7.399      ;
; 2.553 ; sdram_peri:ram_peri|xfer_counter[6]                  ; sdram_peri:ram_peri|data[29][13]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 7.385      ;
; 2.559 ; sdram_peri:ram_peri|xfer_counter[2]                  ; sdram_peri:ram_peri|app_wr_data[11]               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.367      ;
; 2.560 ; sdram_peri:ram_peri|xfer_counter[0]                  ; sdram_peri:ram_peri|dat_r[3]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.366      ;
; 2.573 ; sdram_peri:ram_peri|xfer_counter[7]                  ; sdram_peri:ram_peri|data[29][13]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 7.365      ;
; 2.578 ; sdram_peri:ram_peri|sdram_ctl:ram|dq_rd[13]          ; sdram_peri:ram_peri|sdram_ctl:ram|app_rd_data[13] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.064     ; 2.353      ;
; 2.584 ; sdram_peri:ram_peri|xfer_counter[1]                  ; sdram_peri:ram_peri|app_wr_data[10]               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 7.361      ;
; 2.591 ; sdram_peri:ram_peri|state[7]                         ; sdram_peri:ram_peri|app_wr_data[6]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 7.346      ;
; 2.592 ; sdram_peri:ram_peri|state[4]                         ; sdram_peri:ram_peri|app_wr_data[6]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 7.345      ;
; 2.593 ; sdram_peri:ram_peri|xfer_counter[5]                  ; sdram_peri:ram_peri|data[16][13]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.333      ;
; 2.595 ; sdram_peri:ram_peri|xfer_counter[5]                  ; sdram_peri:ram_peri|data[16][11]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.331      ;
; 2.603 ; sdram_peri:ram_peri|xfer_counter[3]                  ; sdram_peri:ram_peri|dat_r[1]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 7.341      ;
; 2.606 ; sdram_peri:ram_peri|xfer_counter[2]                  ; sdram_peri:ram_peri|app_wr_data[5]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 7.321      ;
; 2.619 ; sdram_peri:ram_peri|xfer_counter[2]                  ; sdram_peri:ram_peri|app_wr_data[2]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.300      ;
; 2.632 ; sdram_peri:ram_peri|xfer_counter[2]                  ; sdram_peri:ram_peri|data[29][13]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 7.306      ;
; 2.640 ; sdram_peri:ram_peri|data[24][5]                      ; sdram_peri:ram_peri|dat_r[5]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 7.297      ;
; 2.641 ; sdram_peri:ram_peri|data[17][0]                      ; sdram_peri:ram_peri|app_wr_data[0]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.275      ;
; 2.643 ; sdram_peri:ram_peri|xfer_counter[0]                  ; sdram_peri:ram_peri|data[29][13]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 7.295      ;
; 2.647 ; sdram_peri:ram_peri|xfer_counter[5]                  ; sdram_peri:ram_peri|data[16][15]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 7.277      ;
; 2.659 ; sdram_peri:ram_peri|xfer_counter[6]                  ; sdram_peri:ram_peri|data[29][11]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 7.275      ;
; 2.660 ; sdram_peri:ram_peri|data[0][20]                      ; sdram_peri:ram_peri|dat_r[4]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 7.272      ;
; 2.677 ; sdram_peri:ram_peri|xfer_counter[0]                  ; sdram_peri:ram_peri|app_wr_data[15]               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.249      ;
; 2.682 ; sdram_peri:ram_peri|xfer_counter[7]                  ; sdram_peri:ram_peri|data[29][11]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 7.252      ;
; 2.689 ; sdram_peri:ram_peri|xfer_counter[4]                  ; sdram_peri:ram_peri|dat_r[7]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 7.245      ;
; 2.693 ; sdram_peri:ram_peri|xfer_counter[1]                  ; sdram_peri:ram_peri|data[16][13]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.233      ;
; 2.695 ; sdram_peri:ram_peri|xfer_counter[1]                  ; sdram_peri:ram_peri|data[16][11]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.231      ;
; 2.705 ; sdram_peri:ram_peri|state[7]                         ; sdram_peri:ram_peri|data[20][16]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.213      ;
; 2.706 ; sdram_peri:ram_peri|state[4]                         ; sdram_peri:ram_peri|data[20][16]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.212      ;
; 2.708 ; sdram_peri:ram_peri|data[30][5]                      ; sdram_peri:ram_peri|dat_r[5]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 7.229      ;
; 2.709 ; sdram_peri:ram_peri|data[6][11]                      ; sdram_peri:ram_peri|app_wr_data[11]               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.214      ;
; 2.709 ; sdram_peri:ram_peri|xfer_counter[0]                  ; sdram_peri:ram_peri|dat_r[5]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.217      ;
; 2.711 ; sdram_peri:ram_peri|xfer_counter[3]                  ; sdram_peri:ram_peri|app_wr_data[8]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 7.234      ;
; 2.715 ; bus_master:bm|adr[1]                                 ; sdram_peri:ram_peri|dat_r[7]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 7.212      ;
; 2.718 ; sdram_peri:ram_peri|xfer_counter[1]                  ; sdram_peri:ram_peri|app_wr_data[14]               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 7.226      ;
; 2.724 ; sdram_peri:ram_peri|state[7]                         ; sdram_peri:ram_peri|data[24][21]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 7.208      ;
; 2.725 ; sdram_peri:ram_peri|state[4]                         ; sdram_peri:ram_peri|data[24][21]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 7.207      ;
; 2.725 ; sdram_peri:ram_peri|xfer_counter[1]                  ; sdram_peri:ram_peri|data[29][13]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 7.213      ;
; 2.735 ; sdram_peri:ram_peri|sdram_ctl:ram|app_wr_next_req    ; sdram_peri:ram_peri|app_wr_data[6]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.191      ;
; 2.744 ; sdram_peri:ram_peri|xfer_counter[2]                  ; sdram_peri:ram_peri|data[29][11]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 7.190      ;
; 2.747 ; sdram_peri:ram_peri|xfer_counter[1]                  ; sdram_peri:ram_peri|data[16][15]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 7.177      ;
; 2.750 ; sdram_peri:ram_peri|xfer_counter[6]                  ; sdram_peri:ram_peri|data[29][8]                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.176      ;
; 2.753 ; sdram_peri:ram_peri|sdram_ctl:ram|dq_rd[12]          ; sdram_peri:ram_peri|sdram_ctl:ram|app_rd_data[12] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.064     ; 2.178      ;
; 2.755 ; sdram_peri:ram_peri|xfer_counter[0]                  ; sdram_peri:ram_peri|data[29][11]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 7.179      ;
; 2.756 ; sdram_peri:ram_peri|xfer_counter[6]                  ; sdram_peri:ram_peri|data[29][14]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 7.169      ;
; 2.761 ; sdram_peri:ram_peri|state[5]                         ; sdram_peri:ram_peri|app_wr_data[6]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 7.176      ;
; 2.766 ; sdram_peri:ram_peri|xfer_counter[6]                  ; sdram_peri:ram_peri|data[16][14]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 7.159      ;
; 2.769 ; sdram_peri:ram_peri|xfer_counter[0]                  ; sdram_peri:ram_peri|dat_r[7]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 7.165      ;
; 2.770 ; sdram_peri:ram_peri|xfer_counter[3]                  ; sdram_peri:ram_peri|app_wr_data[5]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 7.157      ;
; 2.770 ; sdram_peri:ram_peri|xfer_counter[7]                  ; sdram_peri:ram_peri|data[29][8]                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.156      ;
; 2.771 ; sdram_peri:ram_peri|xfer_counter[6]                  ; sdram_peri:ram_peri|data[24][11]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.155      ;
; 2.771 ; sdram_peri:ram_peri|xfer_counter[0]                  ; sdram_peri:ram_peri|data[16][13]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.155      ;
; 2.772 ; sdram_peri:ram_peri|xfer_counter[6]                  ; sdram_peri:ram_peri|data[24][13]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.154      ;
; 2.773 ; sdram_peri:ram_peri|xfer_counter[0]                  ; sdram_peri:ram_peri|data[16][11]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 7.153      ;
; 2.773 ; sdram_peri:ram_peri|xfer_counter[3]                  ; sdram_peri:ram_peri|app_wr_data[2]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.146      ;
; 2.775 ; sdram_peri:ram_peri|sdram_ctl:ram|target_time_cnt[1] ; sdram_peri:ram_peri|sdram_ctl:ram|state.REFRESH   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 7.157      ;
+-------+------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                     ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.357 ; sdram_peri:ram_peri|data[13][14]                            ; sdram_peri:ram_peri|data[13][14]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[23][13]                            ; sdram_peri:ram_peri|data[23][13]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[19][13]                            ; sdram_peri:ram_peri|data[19][13]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[22][13]                            ; sdram_peri:ram_peri|data[22][13]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[26][13]                            ; sdram_peri:ram_peri|data[26][13]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[22][11]                            ; sdram_peri:ram_peri|data[22][11]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[26][11]                            ; sdram_peri:ram_peri|data[26][11]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[10][11]                            ; sdram_peri:ram_peri|data[10][11]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[22][9]                             ; sdram_peri:ram_peri|data[22][9]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[21][1]                             ; sdram_peri:ram_peri|data[21][1]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[10][1]                             ; sdram_peri:ram_peri|data[10][1]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[10][8]                             ; sdram_peri:ram_peri|data[10][8]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[9][0]                              ; sdram_peri:ram_peri|data[9][0]                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[11][0]                             ; sdram_peri:ram_peri|data[11][0]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[10][0]                             ; sdram_peri:ram_peri|data[10][0]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[8][0]                              ; sdram_peri:ram_peri|data[8][0]                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[30][15]                            ; sdram_peri:ram_peri|data[30][15]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[18][15]                            ; sdram_peri:ram_peri|data[18][15]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[26][15]                            ; sdram_peri:ram_peri|data[26][15]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[22][15]                            ; sdram_peri:ram_peri|data[22][15]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[31][15]                            ; sdram_peri:ram_peri|data[31][15]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[23][15]                            ; sdram_peri:ram_peri|data[23][15]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[27][15]                            ; sdram_peri:ram_peri|data[27][15]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[13][15]                            ; sdram_peri:ram_peri|data[13][15]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[10][15]                            ; sdram_peri:ram_peri|data[10][15]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[9][6]                              ; sdram_peri:ram_peri|data[9][6]                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[25][6]                             ; sdram_peri:ram_peri|data[25][6]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[9][4]                              ; sdram_peri:ram_peri|data[9][4]                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[31][11]                            ; sdram_peri:ram_peri|data[31][11]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[19][11]                            ; sdram_peri:ram_peri|data[19][11]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[23][11]                            ; sdram_peri:ram_peri|data[23][11]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[27][11]                            ; sdram_peri:ram_peri|data[27][11]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[9][3]                              ; sdram_peri:ram_peri|data[9][3]                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[17][18]                            ; sdram_peri:ram_peri|data[17][18]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[21][18]                            ; sdram_peri:ram_peri|data[21][18]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[16][18]                            ; sdram_peri:ram_peri|data[16][18]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[20][18]                            ; sdram_peri:ram_peri|data[20][18]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[18][18]                            ; sdram_peri:ram_peri|data[18][18]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[22][18]                            ; sdram_peri:ram_peri|data[22][18]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[19][18]                            ; sdram_peri:ram_peri|data[19][18]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[23][18]                            ; sdram_peri:ram_peri|data[23][18]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[9][2]                              ; sdram_peri:ram_peri|data[9][2]                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[9][1]                              ; sdram_peri:ram_peri|data[9][1]                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[9][7]                              ; sdram_peri:ram_peri|data[9][7]                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[29][7]                             ; sdram_peri:ram_peri|data[29][7]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|sdram_ctl:ram|io_addr[10]               ; sdram_peri:ram_peri|sdram_ctl:ram|io_addr[10]               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|sdram_ctl:ram|io_dqm[0]                 ; sdram_peri:ram_peri|sdram_ctl:ram|io_dqm[0]                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|sdram_ctl:ram|cmd[1]                    ; sdram_peri:ram_peri|sdram_ctl:ram|cmd[1]                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|sdram_ctl:ram|cmd[2]                    ; sdram_peri:ram_peri|sdram_ctl:ram|cmd[2]                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|sdram_ctl:ram|dq_out[0]                 ; sdram_peri:ram_peri|sdram_ctl:ram|dq_out[0]                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[15][6]                             ; sdram_peri:ram_peri|data[15][6]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[10][6]                             ; sdram_peri:ram_peri|data[10][6]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[8][6]                              ; sdram_peri:ram_peri|data[8][6]                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[13][12]                            ; sdram_peri:ram_peri|data[13][12]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[15][4]                             ; sdram_peri:ram_peri|data[15][4]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[29][11]                            ; sdram_peri:ram_peri|data[29][11]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[25][11]                            ; sdram_peri:ram_peri|data[25][11]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[21][11]                            ; sdram_peri:ram_peri|data[21][11]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[17][11]                            ; sdram_peri:ram_peri|data[17][11]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[15][3]                             ; sdram_peri:ram_peri|data[15][3]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[15][2]                             ; sdram_peri:ram_peri|data[15][2]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[18][1]                             ; sdram_peri:ram_peri|data[18][1]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[26][1]                             ; sdram_peri:ram_peri|data[26][1]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[30][1]                             ; sdram_peri:ram_peri|data[30][1]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[22][1]                             ; sdram_peri:ram_peri|data[22][1]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[28][1]                             ; sdram_peri:ram_peri|data[28][1]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[20][1]                             ; sdram_peri:ram_peri|data[20][1]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[15][1]                             ; sdram_peri:ram_peri|data[15][1]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[17][8]                             ; sdram_peri:ram_peri|data[17][8]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[15][0]                             ; sdram_peri:ram_peri|data[15][0]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|sdram_ctl:ram|io_ba[1]                  ; sdram_peri:ram_peri|sdram_ctl:ram|io_ba[1]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|sdram_ctl:ram|io_ba[0]                  ; sdram_peri:ram_peri|sdram_ctl:ram|io_ba[0]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|sdram_ctl:ram|target_time_cnt[0]        ; sdram_peri:ram_peri|sdram_ctl:ram|target_time_cnt[0]        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|sdram_ctl:ram|next_state.LOAD_MODE_REQ  ; sdram_peri:ram_peri|sdram_ctl:ram|next_state.LOAD_MODE_REQ  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|sdram_ctl:ram|next_state.REFRESH_INIT_1 ; sdram_peri:ram_peri|sdram_ctl:ram|next_state.REFRESH_INIT_1 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|sdram_ctl:ram|next_state.PRECHARGE_INIT ; sdram_peri:ram_peri|sdram_ctl:ram|next_state.PRECHARGE_INIT ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|sdram_ctl:ram|next_state.REFRESH_INIT_0 ; sdram_peri:ram_peri|sdram_ctl:ram|next_state.REFRESH_INIT_0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|sdram_ctl:ram|next_state.PRECHARGE      ; sdram_peri:ram_peri|sdram_ctl:ram|next_state.PRECHARGE      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|sdram_ctl:ram|next_state.IDLE           ; sdram_peri:ram_peri|sdram_ctl:ram|next_state.IDLE           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|state[1]                                ; sdram_peri:ram_peri|state[1]                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[30][22]                            ; sdram_peri:ram_peri|data[30][22]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[9][22]                             ; sdram_peri:ram_peri|data[9][22]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[10][22]                            ; sdram_peri:ram_peri|data[10][22]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[9][30]                             ; sdram_peri:ram_peri|data[9][30]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[10][30]                            ; sdram_peri:ram_peri|data[10][30]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[28][30]                            ; sdram_peri:ram_peri|data[28][30]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[30][30]                            ; sdram_peri:ram_peri|data[30][30]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[15][5]                             ; sdram_peri:ram_peri|data[15][5]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[13][5]                             ; sdram_peri:ram_peri|data[13][5]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[12][5]                             ; sdram_peri:ram_peri|data[12][5]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[14][5]                             ; sdram_peri:ram_peri|data[14][5]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[10][21]                            ; sdram_peri:ram_peri|data[10][21]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[9][21]                             ; sdram_peri:ram_peri|data[9][21]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[17][13]                            ; sdram_peri:ram_peri|data[17][13]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[21][13]                            ; sdram_peri:ram_peri|data[21][13]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[29][13]                            ; sdram_peri:ram_peri|data[29][13]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[25][13]                            ; sdram_peri:ram_peri|data[25][13]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[9][29]                             ; sdram_peri:ram_peri|data[9][29]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[8][29]                             ; sdram_peri:ram_peri|data[8][29]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[10][29]                            ; sdram_peri:ram_peri|data[10][29]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 30
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 8.248 ns




+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 137.25 MHz ; 137.25 MHz      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 2.714 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.311 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 4.743 ; 0.000         ;
; CLOCK_50                                          ; 9.709 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 2.714 ; sdram_peri:ram_peri|data[26][5]                   ; sdram_peri:ram_peri|dat_r[5]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.204      ;
; 2.720 ; sdram_peri:ram_peri|xfer_counter[1]               ; sdram_peri:ram_peri|app_wr_data[2]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 7.208      ;
; 2.726 ; sdram_peri:ram_peri|sdram_ctl:ram|dq_rd[10]       ; sdram_peri:ram_peri|sdram_ctl:ram|app_rd_data[10] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.045     ; 2.224      ;
; 2.745 ; sdram_peri:ram_peri|xfer_counter[1]               ; sdram_peri:ram_peri|app_wr_data[11]               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 7.190      ;
; 2.766 ; sdram_peri:ram_peri|xfer_counter[0]               ; sdram_peri:ram_peri|app_wr_data[2]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 7.161      ;
; 2.808 ; sdram_peri:ram_peri|xfer_counter[2]               ; sdram_peri:ram_peri|dat_r[5]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 7.127      ;
; 2.850 ; sdram_peri:ram_peri|sdram_ctl:ram|dq_rd[13]       ; sdram_peri:ram_peri|sdram_ctl:ram|app_rd_data[13] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.045     ; 2.100      ;
; 2.881 ; sdram_peri:ram_peri|xfer_counter[1]               ; sdram_peri:ram_peri|app_wr_data[0]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 7.052      ;
; 2.930 ; sdram_peri:ram_peri|xfer_counter[3]               ; sdram_peri:ram_peri|dat_r[5]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 7.006      ;
; 2.955 ; sdram_peri:ram_peri|xfer_counter[1]               ; sdram_peri:ram_peri|app_wr_data[1]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 6.980      ;
; 2.966 ; sdram_peri:ram_peri|xfer_counter[2]               ; sdram_peri:ram_peri|dat_r[1]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 6.983      ;
; 2.979 ; sdram_peri:ram_peri|xfer_counter[0]               ; sdram_peri:ram_peri|app_wr_data[11]               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.955      ;
; 2.989 ; sdram_peri:ram_peri|xfer_counter[2]               ; sdram_peri:ram_peri|app_wr_data[1]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.945      ;
; 2.991 ; sdram_peri:ram_peri|xfer_counter[1]               ; sdram_peri:ram_peri|dat_r[4]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 6.946      ;
; 2.996 ; sdram_peri:ram_peri|data[0][27]                   ; sdram_peri:ram_peri|dat_r[3]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 6.943      ;
; 3.004 ; sdram_peri:ram_peri|sdram_ctl:ram|dq_rd[12]       ; sdram_peri:ram_peri|sdram_ctl:ram|app_rd_data[12] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.045     ; 1.946      ;
; 3.014 ; sdram_peri:ram_peri|xfer_counter[1]               ; sdram_peri:ram_peri|dat_r[3]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 6.922      ;
; 3.034 ; sdram_peri:ram_peri|xfer_counter[0]               ; sdram_peri:ram_peri|app_wr_data[0]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 6.898      ;
; 3.042 ; sdram_peri:ram_peri|data[16][5]                   ; sdram_peri:ram_peri|dat_r[5]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 6.904      ;
; 3.057 ; sdram_peri:ram_peri|xfer_counter[1]               ; sdram_peri:ram_peri|dat_r[2]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.876      ;
; 3.060 ; sdram_peri:ram_peri|data[20][5]                   ; sdram_peri:ram_peri|dat_r[5]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 6.886      ;
; 3.066 ; sdram_peri:ram_peri|sdram_ctl:ram|dq_rd[8]        ; sdram_peri:ram_peri|sdram_ctl:ram|app_rd_data[8]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.045     ; 1.884      ;
; 3.092 ; sdram_peri:ram_peri|xfer_counter[0]               ; sdram_peri:ram_peri|dat_r[4]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 6.844      ;
; 3.112 ; sdram_peri:ram_peri|xfer_counter[2]               ; sdram_peri:ram_peri|app_wr_data[0]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 6.820      ;
; 3.118 ; sdram_peri:ram_peri|xfer_counter[0]               ; sdram_peri:ram_peri|app_wr_data[1]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.816      ;
; 3.130 ; sdram_peri:ram_peri|xfer_counter[1]               ; sdram_peri:ram_peri|dat_r[5]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 6.806      ;
; 3.134 ; sdram_peri:ram_peri|data[28][5]                   ; sdram_peri:ram_peri|dat_r[5]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 6.812      ;
; 3.134 ; sdram_peri:ram_peri|xfer_counter[6]               ; sdram_peri:ram_peri|data[16][13]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.800      ;
; 3.136 ; sdram_peri:ram_peri|xfer_counter[6]               ; sdram_peri:ram_peri|data[16][11]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.798      ;
; 3.152 ; sdram_peri:ram_peri|xfer_counter[6]               ; sdram_peri:ram_peri|data[16][15]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 6.780      ;
; 3.152 ; sdram_peri:ram_peri|xfer_counter[7]               ; sdram_peri:ram_peri|data[16][13]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.782      ;
; 3.154 ; sdram_peri:ram_peri|xfer_counter[7]               ; sdram_peri:ram_peri|data[16][11]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.780      ;
; 3.157 ; sdram_peri:ram_peri|xfer_counter[3]               ; sdram_peri:ram_peri|app_wr_data[0]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.776      ;
; 3.170 ; sdram_peri:ram_peri|xfer_counter[7]               ; sdram_peri:ram_peri|data[16][15]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 6.762      ;
; 3.211 ; sdram_peri:ram_peri|data[1][27]                   ; sdram_peri:ram_peri|dat_r[3]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 6.717      ;
; 3.219 ; sdram_peri:ram_peri|xfer_counter[0]               ; sdram_peri:ram_peri|dat_r[2]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 6.713      ;
; 3.228 ; sdram_peri:ram_peri|data[18][5]                   ; sdram_peri:ram_peri|dat_r[5]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.705      ;
; 3.229 ; sdram_peri:ram_peri|data[0][5]                    ; sdram_peri:ram_peri|dat_r[5]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.698      ;
; 3.237 ; sdram_peri:ram_peri|xfer_counter[1]               ; sdram_peri:ram_peri|app_wr_data[15]               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 6.698      ;
; 3.246 ; sdram_peri:ram_peri|data[1][5]                    ; sdram_peri:ram_peri|dat_r[5]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 6.694      ;
; 3.246 ; sdram_peri:ram_peri|xfer_counter[0]               ; sdram_peri:ram_peri|dat_r[1]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 6.703      ;
; 3.248 ; sdram_peri:ram_peri|xfer_counter[2]               ; sdram_peri:ram_peri|dat_r[3]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 6.687      ;
; 3.262 ; sdram_peri:ram_peri|xfer_counter[3]               ; sdram_peri:ram_peri|app_wr_data[1]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 6.673      ;
; 3.266 ; sdram_peri:ram_peri|data[22][5]                   ; sdram_peri:ram_peri|dat_r[5]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 6.673      ;
; 3.270 ; sdram_peri:ram_peri|xfer_counter[2]               ; sdram_peri:ram_peri|dat_r[2]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 6.662      ;
; 3.280 ; sdram_peri:ram_peri|xfer_counter[7]               ; sdram_peri:ram_peri|data[29][13]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 6.662      ;
; 3.282 ; sdram_peri:ram_peri|xfer_counter[6]               ; sdram_peri:ram_peri|data[29][13]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 6.660      ;
; 3.303 ; sdram_peri:ram_peri|data[26][5]                   ; sdram_peri:ram_peri|app_wr_data[5]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.614      ;
; 3.314 ; sdram_peri:ram_peri|xfer_counter[1]               ; sdram_peri:ram_peri|app_wr_data[9]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 6.622      ;
; 3.315 ; sdram_peri:ram_peri|state[7]                      ; sdram_peri:ram_peri|app_wr_data[6]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 6.629      ;
; 3.316 ; sdram_peri:ram_peri|xfer_counter[7]               ; sdram_peri:ram_peri|data[29][11]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 6.625      ;
; 3.317 ; sdram_peri:ram_peri|state[4]                      ; sdram_peri:ram_peri|app_wr_data[6]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 6.627      ;
; 3.318 ; sdram_peri:ram_peri|xfer_counter[6]               ; sdram_peri:ram_peri|data[29][11]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 6.623      ;
; 3.331 ; sdram_peri:ram_peri|xfer_counter[0]               ; sdram_peri:ram_peri|dat_r[3]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 6.604      ;
; 3.336 ; sdram_peri:ram_peri|sdram_ctl:ram|dq_rd[15]       ; sdram_peri:ram_peri|sdram_ctl:ram|app_rd_data[15] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.040     ; 1.619      ;
; 3.337 ; sdram_peri:ram_peri|xfer_counter[0]               ; sdram_peri:ram_peri|app_wr_data[9]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 6.598      ;
; 3.350 ; sdram_peri:ram_peri|xfer_counter[5]               ; sdram_peri:ram_peri|data[16][13]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 6.585      ;
; 3.352 ; sdram_peri:ram_peri|xfer_counter[5]               ; sdram_peri:ram_peri|data[16][11]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 6.583      ;
; 3.361 ; sdram_peri:ram_peri|xfer_counter[2]               ; sdram_peri:ram_peri|app_wr_data[8]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 6.588      ;
; 3.367 ; sdram_peri:ram_peri|xfer_counter[2]               ; sdram_peri:ram_peri|app_wr_data[2]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.560      ;
; 3.368 ; sdram_peri:ram_peri|xfer_counter[5]               ; sdram_peri:ram_peri|data[16][15]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.565      ;
; 3.370 ; sdram_peri:ram_peri|xfer_counter[2]               ; sdram_peri:ram_peri|app_wr_data[11]               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.564      ;
; 3.370 ; sdram_peri:ram_peri|data[0][20]                   ; sdram_peri:ram_peri|dat_r[4]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 6.569      ;
; 3.372 ; sdram_peri:ram_peri|sdram_ctl:ram|dq_rd[14]       ; sdram_peri:ram_peri|sdram_ctl:ram|app_rd_data[14] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.040     ; 1.583      ;
; 3.391 ; sdram_peri:ram_peri|xfer_counter[1]               ; sdram_peri:ram_peri|app_wr_data[10]               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 6.559      ;
; 3.397 ; sdram_peri:ram_peri|xfer_counter[2]               ; sdram_peri:ram_peri|app_wr_data[5]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.537      ;
; 3.397 ; sdram_peri:ram_peri|xfer_counter[3]               ; sdram_peri:ram_peri|dat_r[1]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 6.553      ;
; 3.398 ; sdram_peri:ram_peri|data[6][11]                   ; sdram_peri:ram_peri|app_wr_data[11]               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 6.534      ;
; 3.399 ; sdram_peri:ram_peri|xfer_counter[2]               ; sdram_peri:ram_peri|data[29][13]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 6.543      ;
; 3.411 ; sdram_peri:ram_peri|xfer_counter[7]               ; sdram_peri:ram_peri|data[29][8]                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 6.524      ;
; 3.413 ; sdram_peri:ram_peri|xfer_counter[6]               ; sdram_peri:ram_peri|data[29][8]                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 6.522      ;
; 3.416 ; sdram_peri:ram_peri|state[7]                      ; sdram_peri:ram_peri|data[24][21]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 6.521      ;
; 3.419 ; sdram_peri:ram_peri|state[4]                      ; sdram_peri:ram_peri|data[24][21]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 6.518      ;
; 3.425 ; sdram_peri:ram_peri|sdram_ctl:ram|app_wr_next_req ; sdram_peri:ram_peri|app_wr_data[6]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 6.510      ;
; 3.432 ; bus_master:bm|adr[1]                              ; sdram_peri:ram_peri|dat_r[7]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 6.503      ;
; 3.435 ; sdram_peri:ram_peri|xfer_counter[0]               ; sdram_peri:ram_peri|data[29][13]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 6.507      ;
; 3.437 ; sdram_peri:ram_peri|xfer_counter[4]               ; sdram_peri:ram_peri|dat_r[7]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 6.503      ;
; 3.441 ; sdram_peri:ram_peri|data[24][5]                   ; sdram_peri:ram_peri|dat_r[5]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 6.505      ;
; 3.443 ; sdram_peri:ram_peri|xfer_counter[1]               ; sdram_peri:ram_peri|data[29][13]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 6.500      ;
; 3.447 ; sdram_peri:ram_peri|xfer_counter[0]               ; sdram_peri:ram_peri|app_wr_data[15]               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.487      ;
; 3.450 ; sdram_peri:ram_peri|data[17][0]                   ; sdram_peri:ram_peri|app_wr_data[0]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 6.475      ;
; 3.451 ; sdram_peri:ram_peri|xfer_counter[7]               ; sdram_peri:ram_peri|data[29][10]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 6.480      ;
; 3.453 ; sdram_peri:ram_peri|xfer_counter[6]               ; sdram_peri:ram_peri|data[29][10]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 6.478      ;
; 3.455 ; sdram_peri:ram_peri|xfer_counter[1]               ; sdram_peri:ram_peri|data[16][13]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 6.480      ;
; 3.457 ; sdram_peri:ram_peri|xfer_counter[1]               ; sdram_peri:ram_peri|data[16][11]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 6.478      ;
; 3.459 ; sdram_peri:ram_peri|state[5]                      ; sdram_peri:ram_peri|app_wr_data[6]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 6.485      ;
; 3.461 ; sdram_peri:ram_peri|state[7]                      ; sdram_peri:ram_peri|data[20][16]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.466      ;
; 3.463 ; sdram_peri:ram_peri|xfer_counter[7]               ; sdram_peri:ram_peri|data[5][9]                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 6.467      ;
; 3.463 ; sdram_peri:ram_peri|xfer_counter[7]               ; sdram_peri:ram_peri|data[5][11]                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 6.467      ;
; 3.464 ; sdram_peri:ram_peri|state[4]                      ; sdram_peri:ram_peri|data[20][16]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.463      ;
; 3.465 ; sdram_peri:ram_peri|xfer_counter[6]               ; sdram_peri:ram_peri|data[5][9]                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 6.465      ;
; 3.465 ; sdram_peri:ram_peri|xfer_counter[6]               ; sdram_peri:ram_peri|data[5][11]                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 6.465      ;
; 3.470 ; sdram_peri:ram_peri|xfer_counter[2]               ; sdram_peri:ram_peri|data[29][11]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 6.471      ;
; 3.472 ; sdram_peri:ram_peri|sdram_ctl:ram|app_req_ack     ; sdram_peri:ram_peri|app_wr_data[6]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 6.463      ;
; 3.473 ; sdram_peri:ram_peri|xfer_counter[1]               ; sdram_peri:ram_peri|data[16][15]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.460      ;
; 3.474 ; sdram_peri:ram_peri|xfer_counter[7]               ; sdram_peri:ram_peri|data[29][14]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 6.457      ;
; 3.476 ; sdram_peri:ram_peri|xfer_counter[6]               ; sdram_peri:ram_peri|data[29][14]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 6.455      ;
; 3.479 ; sdram_peri:ram_peri|xfer_counter[1]               ; sdram_peri:ram_peri|data[29][11]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 6.463      ;
; 3.480 ; sdram_peri:ram_peri|xfer_counter[0]               ; sdram_peri:ram_peri|dat_r[5]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 6.455      ;
; 3.482 ; sdram_peri:ram_peri|xfer_counter[6]               ; sdram_peri:ram_peri|data[24][11]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.452      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                     ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.311 ; sdram_peri:ram_peri|data[23][30]                            ; sdram_peri:ram_peri|data[23][30]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[19][30]                            ; sdram_peri:ram_peri|data[19][30]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[19][29]                            ; sdram_peri:ram_peri|data[19][29]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[23][29]                            ; sdram_peri:ram_peri|data[23][29]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[23][28]                            ; sdram_peri:ram_peri|data[23][28]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[19][28]                            ; sdram_peri:ram_peri|data[19][28]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[8][4]                              ; sdram_peri:ram_peri|data[8][4]                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[19][26]                            ; sdram_peri:ram_peri|data[19][26]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[23][26]                            ; sdram_peri:ram_peri|data[23][26]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[23][25]                            ; sdram_peri:ram_peri|data[23][25]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[19][25]                            ; sdram_peri:ram_peri|data[19][25]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[23][24]                            ; sdram_peri:ram_peri|data[23][24]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[19][24]                            ; sdram_peri:ram_peri|data[19][24]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[23][31]                            ; sdram_peri:ram_peri|data[23][31]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[9][6]                              ; sdram_peri:ram_peri|data[9][6]                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[25][6]                             ; sdram_peri:ram_peri|data[25][6]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[26][5]                             ; sdram_peri:ram_peri|data[26][5]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[15][13]                            ; sdram_peri:ram_peri|data[15][13]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[22][12]                            ; sdram_peri:ram_peri|data[22][12]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[18][12]                            ; sdram_peri:ram_peri|data[18][12]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[30][12]                            ; sdram_peri:ram_peri|data[30][12]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[26][12]                            ; sdram_peri:ram_peri|data[26][12]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[15][12]                            ; sdram_peri:ram_peri|data[15][12]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[9][4]                              ; sdram_peri:ram_peri|data[9][4]                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[28][4]                             ; sdram_peri:ram_peri|data[28][4]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[20][4]                             ; sdram_peri:ram_peri|data[20][4]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[30][4]                             ; sdram_peri:ram_peri|data[30][4]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[26][4]                             ; sdram_peri:ram_peri|data[26][4]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[31][11]                            ; sdram_peri:ram_peri|data[31][11]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[19][11]                            ; sdram_peri:ram_peri|data[19][11]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[23][11]                            ; sdram_peri:ram_peri|data[23][11]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[27][11]                            ; sdram_peri:ram_peri|data[27][11]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[9][3]                              ; sdram_peri:ram_peri|data[9][3]                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[26][3]                             ; sdram_peri:ram_peri|data[26][3]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[18][3]                             ; sdram_peri:ram_peri|data[18][3]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[20][3]                             ; sdram_peri:ram_peri|data[20][3]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[9][2]                              ; sdram_peri:ram_peri|data[9][2]                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[26][9]                             ; sdram_peri:ram_peri|data[26][9]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[9][1]                              ; sdram_peri:ram_peri|data[9][1]                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[20][8]                             ; sdram_peri:ram_peri|data[20][8]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[15][8]                             ; sdram_peri:ram_peri|data[15][8]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[31][0]                             ; sdram_peri:ram_peri|data[31][0]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[23][0]                             ; sdram_peri:ram_peri|data[23][0]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[18][0]                             ; sdram_peri:ram_peri|data[18][0]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[26][0]                             ; sdram_peri:ram_peri|data[26][0]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[20][0]                             ; sdram_peri:ram_peri|data[20][0]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[16][0]                             ; sdram_peri:ram_peri|data[16][0]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[9][7]                              ; sdram_peri:ram_peri|data[9][7]                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[26][7]                             ; sdram_peri:ram_peri|data[26][7]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[19][7]                             ; sdram_peri:ram_peri|data[19][7]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[23][7]                             ; sdram_peri:ram_peri|data[23][7]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[27][7]                             ; sdram_peri:ram_peri|data[27][7]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|sdram_ctl:ram|io_addr[10]               ; sdram_peri:ram_peri|sdram_ctl:ram|io_addr[10]               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|sdram_ctl:ram|cmd[1]                    ; sdram_peri:ram_peri|sdram_ctl:ram|cmd[1]                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|sdram_ctl:ram|cmd[2]                    ; sdram_peri:ram_peri|sdram_ctl:ram|cmd[2]                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|sdram_ctl:ram|dq_out[0]                 ; sdram_peri:ram_peri|sdram_ctl:ram|dq_out[0]                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[15][6]                             ; sdram_peri:ram_peri|data[15][6]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[10][6]                             ; sdram_peri:ram_peri|data[10][6]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[8][6]                              ; sdram_peri:ram_peri|data[8][6]                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[21][6]                             ; sdram_peri:ram_peri|data[21][6]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[25][14]                            ; sdram_peri:ram_peri|data[25][14]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[31][5]                             ; sdram_peri:ram_peri|data[31][5]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[19][5]                             ; sdram_peri:ram_peri|data[19][5]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[23][5]                             ; sdram_peri:ram_peri|data[23][5]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[27][5]                             ; sdram_peri:ram_peri|data[27][5]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[25][12]                            ; sdram_peri:ram_peri|data[25][12]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[13][12]                            ; sdram_peri:ram_peri|data[13][12]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[15][4]                             ; sdram_peri:ram_peri|data[15][4]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[29][11]                            ; sdram_peri:ram_peri|data[29][11]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[25][11]                            ; sdram_peri:ram_peri|data[25][11]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[21][11]                            ; sdram_peri:ram_peri|data[21][11]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[17][11]                            ; sdram_peri:ram_peri|data[17][11]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[15][3]                             ; sdram_peri:ram_peri|data[15][3]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[21][3]                             ; sdram_peri:ram_peri|data[21][3]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[17][10]                            ; sdram_peri:ram_peri|data[17][10]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[25][10]                            ; sdram_peri:ram_peri|data[25][10]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[21][2]                             ; sdram_peri:ram_peri|data[21][2]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[22][2]                             ; sdram_peri:ram_peri|data[22][2]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[15][2]                             ; sdram_peri:ram_peri|data[15][2]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[25][9]                             ; sdram_peri:ram_peri|data[25][9]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[18][1]                             ; sdram_peri:ram_peri|data[18][1]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[26][1]                             ; sdram_peri:ram_peri|data[26][1]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[30][1]                             ; sdram_peri:ram_peri|data[30][1]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[22][1]                             ; sdram_peri:ram_peri|data[22][1]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[28][1]                             ; sdram_peri:ram_peri|data[28][1]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[20][1]                             ; sdram_peri:ram_peri|data[20][1]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[15][1]                             ; sdram_peri:ram_peri|data[15][1]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[17][8]                             ; sdram_peri:ram_peri|data[17][8]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[25][8]                             ; sdram_peri:ram_peri|data[25][8]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[21][0]                             ; sdram_peri:ram_peri|data[21][0]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[15][0]                             ; sdram_peri:ram_peri|data[15][0]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[25][7]                             ; sdram_peri:ram_peri|data[25][7]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[21][7]                             ; sdram_peri:ram_peri|data[21][7]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|sdram_ctl:ram|io_ba[1]                  ; sdram_peri:ram_peri|sdram_ctl:ram|io_ba[1]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|sdram_ctl:ram|io_ba[0]                  ; sdram_peri:ram_peri|sdram_ctl:ram|io_ba[0]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|sdram_ctl:ram|target_time_cnt[0]        ; sdram_peri:ram_peri|sdram_ctl:ram|target_time_cnt[0]        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|sdram_ctl:ram|next_state.LOAD_MODE_REQ  ; sdram_peri:ram_peri|sdram_ctl:ram|next_state.LOAD_MODE_REQ  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|sdram_ctl:ram|next_state.REFRESH_INIT_1 ; sdram_peri:ram_peri|sdram_ctl:ram|next_state.REFRESH_INIT_1 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|sdram_ctl:ram|next_state.PRECHARGE_INIT ; sdram_peri:ram_peri|sdram_ctl:ram|next_state.PRECHARGE_INIT ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|sdram_ctl:ram|next_state.REFRESH_INIT_0 ; sdram_peri:ram_peri|sdram_ctl:ram|next_state.REFRESH_INIT_0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 30
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 9.028 ns




+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 3.466 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 4.752 ; 0.000         ;
; CLOCK_50                                          ; 9.416 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                          ;
+-------+---------------------------------------------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                           ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 3.466 ; sdram_peri:ram_peri|sdram_ctl:ram|dq_rd[10] ; sdram_peri:ram_peri|sdram_ctl:ram|app_rd_data[10] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 1.460      ;
; 3.507 ; sdram_peri:ram_peri|sdram_ctl:ram|dq_rd[13] ; sdram_peri:ram_peri|sdram_ctl:ram|app_rd_data[13] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 1.419      ;
; 3.639 ; sdram_peri:ram_peri|sdram_ctl:ram|dq_rd[12] ; sdram_peri:ram_peri|sdram_ctl:ram|app_rd_data[12] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 1.287      ;
; 3.694 ; sdram_peri:ram_peri|sdram_ctl:ram|dq_rd[8]  ; sdram_peri:ram_peri|sdram_ctl:ram|app_rd_data[8]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 1.232      ;
; 3.885 ; sdram_peri:ram_peri|sdram_ctl:ram|dq_rd[15] ; sdram_peri:ram_peri|sdram_ctl:ram|app_rd_data[15] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.056     ; 1.046      ;
; 3.895 ; sdram_peri:ram_peri|sdram_ctl:ram|dq_rd[14] ; sdram_peri:ram_peri|sdram_ctl:ram|app_rd_data[14] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.056     ; 1.036      ;
; 3.998 ; sdram_peri:ram_peri|sdram_ctl:ram|dq_rd[9]  ; sdram_peri:ram_peri|sdram_ctl:ram|app_rd_data[9]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.056     ; 0.933      ;
; 4.142 ; sdram_peri:ram_peri|sdram_ctl:ram|dq_rd[4]  ; sdram_peri:ram_peri|sdram_ctl:ram|app_rd_data[4]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.064     ; 0.781      ;
; 4.150 ; sdram_peri:ram_peri|sdram_ctl:ram|dq_rd[3]  ; sdram_peri:ram_peri|sdram_ctl:ram|app_rd_data[3]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.064     ; 0.773      ;
; 4.162 ; sdram_peri:ram_peri|sdram_ctl:ram|dq_rd[6]  ; sdram_peri:ram_peri|sdram_ctl:ram|app_rd_data[6]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.064     ; 0.761      ;
; 4.171 ; sdram_peri:ram_peri|sdram_ctl:ram|dq_rd[5]  ; sdram_peri:ram_peri|sdram_ctl:ram|app_rd_data[5]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.050     ; 0.766      ;
; 4.180 ; sdram_peri:ram_peri|sdram_ctl:ram|dq_rd[0]  ; sdram_peri:ram_peri|sdram_ctl:ram|app_rd_data[0]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.064     ; 0.743      ;
; 4.181 ; sdram_peri:ram_peri|sdram_ctl:ram|dq_rd[1]  ; sdram_peri:ram_peri|sdram_ctl:ram|app_rd_data[1]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.064     ; 0.742      ;
; 4.185 ; sdram_peri:ram_peri|sdram_ctl:ram|dq_rd[2]  ; sdram_peri:ram_peri|sdram_ctl:ram|app_rd_data[2]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.064     ; 0.738      ;
; 4.559 ; sdram_peri:ram_peri|sdram_ctl:ram|dq_rd[7]  ; sdram_peri:ram_peri|sdram_ctl:ram|app_rd_data[7]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 0.374      ;
; 4.560 ; sdram_peri:ram_peri|sdram_ctl:ram|dq_rd[11] ; sdram_peri:ram_peri|sdram_ctl:ram|app_rd_data[11] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 0.373      ;
; 5.115 ; sdram_peri:ram_peri|xfer_counter[0]         ; sdram_peri:ram_peri|app_wr_data[2]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 4.826      ;
; 5.193 ; sdram_peri:ram_peri|data[26][5]             ; sdram_peri:ram_peri|dat_r[5]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 4.741      ;
; 5.203 ; sdram_peri:ram_peri|xfer_counter[1]         ; sdram_peri:ram_peri|app_wr_data[11]               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 4.743      ;
; 5.228 ; sdram_peri:ram_peri|xfer_counter[2]         ; sdram_peri:ram_peri|dat_r[5]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 4.720      ;
; 5.233 ; sdram_peri:ram_peri|xfer_counter[1]         ; sdram_peri:ram_peri|app_wr_data[2]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 4.708      ;
; 5.291 ; sdram_peri:ram_peri|xfer_counter[2]         ; sdram_peri:ram_peri|app_wr_data[1]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 4.655      ;
; 5.299 ; sdram_peri:ram_peri|xfer_counter[3]         ; sdram_peri:ram_peri|dat_r[5]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 4.649      ;
; 5.323 ; sdram_peri:ram_peri|xfer_counter[1]         ; sdram_peri:ram_peri|app_wr_data[1]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 4.623      ;
; 5.331 ; sdram_peri:ram_peri|xfer_counter[1]         ; sdram_peri:ram_peri|dat_r[2]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 4.614      ;
; 5.331 ; sdram_peri:ram_peri|xfer_counter[2]         ; sdram_peri:ram_peri|dat_r[1]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 4.625      ;
; 5.366 ; sdram_peri:ram_peri|xfer_counter[0]         ; sdram_peri:ram_peri|app_wr_data[11]               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 4.580      ;
; 5.369 ; sdram_peri:ram_peri|xfer_counter[1]         ; sdram_peri:ram_peri|app_wr_data[0]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 4.577      ;
; 5.388 ; sdram_peri:ram_peri|data[20][5]             ; sdram_peri:ram_peri|dat_r[5]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 4.568      ;
; 5.397 ; sdram_peri:ram_peri|xfer_counter[1]         ; sdram_peri:ram_peri|dat_r[4]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 4.550      ;
; 5.421 ; sdram_peri:ram_peri|data[16][5]             ; sdram_peri:ram_peri|dat_r[5]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 4.536      ;
; 5.424 ; sdram_peri:ram_peri|data[0][27]             ; sdram_peri:ram_peri|dat_r[3]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 4.527      ;
; 5.434 ; sdram_peri:ram_peri|xfer_counter[1]         ; sdram_peri:ram_peri|dat_r[3]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 4.514      ;
; 5.445 ; sdram_peri:ram_peri|xfer_counter[0]         ; sdram_peri:ram_peri|dat_r[4]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 4.502      ;
; 5.448 ; sdram_peri:ram_peri|data[28][5]             ; sdram_peri:ram_peri|dat_r[5]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 4.508      ;
; 5.452 ; sdram_peri:ram_peri|xfer_counter[0]         ; sdram_peri:ram_peri|app_wr_data[1]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 4.494      ;
; 5.453 ; sdram_peri:ram_peri|xfer_counter[0]         ; sdram_peri:ram_peri|dat_r[2]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 4.492      ;
; 5.470 ; sdram_peri:ram_peri|xfer_counter[2]         ; sdram_peri:ram_peri|data[29][13]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 4.481      ;
; 5.479 ; sdram_peri:ram_peri|xfer_counter[7]         ; sdram_peri:ram_peri|data[16][13]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 4.468      ;
; 5.483 ; sdram_peri:ram_peri|xfer_counter[7]         ; sdram_peri:ram_peri|data[16][11]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 4.464      ;
; 5.485 ; sdram_peri:ram_peri|xfer_counter[0]         ; sdram_peri:ram_peri|data[29][13]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 4.466      ;
; 5.488 ; sdram_peri:ram_peri|xfer_counter[6]         ; sdram_peri:ram_peri|data[16][13]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 4.459      ;
; 5.489 ; sdram_peri:ram_peri|xfer_counter[2]         ; sdram_peri:ram_peri|dat_r[2]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 4.456      ;
; 5.492 ; sdram_peri:ram_peri|xfer_counter[7]         ; sdram_peri:ram_peri|data[16][15]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 4.452      ;
; 5.492 ; sdram_peri:ram_peri|xfer_counter[6]         ; sdram_peri:ram_peri|data[16][11]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 4.455      ;
; 5.498 ; sdram_peri:ram_peri|xfer_counter[0]         ; sdram_peri:ram_peri|app_wr_data[0]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 4.448      ;
; 5.499 ; sdram_peri:ram_peri|data[18][5]             ; sdram_peri:ram_peri|dat_r[5]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 4.448      ;
; 5.501 ; sdram_peri:ram_peri|data[22][5]             ; sdram_peri:ram_peri|dat_r[5]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 4.450      ;
; 5.501 ; sdram_peri:ram_peri|xfer_counter[6]         ; sdram_peri:ram_peri|data[16][15]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 4.443      ;
; 5.502 ; sdram_peri:ram_peri|xfer_counter[1]         ; sdram_peri:ram_peri|app_wr_data[15]               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 4.444      ;
; 5.504 ; sdram_peri:ram_peri|xfer_counter[1]         ; sdram_peri:ram_peri|dat_r[5]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 4.444      ;
; 5.510 ; sdram_peri:ram_peri|xfer_counter[7]         ; sdram_peri:ram_peri|data[29][13]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 4.441      ;
; 5.518 ; sdram_peri:ram_peri|xfer_counter[3]         ; sdram_peri:ram_peri|app_wr_data[1]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 4.428      ;
; 5.519 ; sdram_peri:ram_peri|xfer_counter[6]         ; sdram_peri:ram_peri|data[29][13]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 4.432      ;
; 5.521 ; sdram_peri:ram_peri|data[0][5]              ; sdram_peri:ram_peri|dat_r[5]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 4.420      ;
; 5.535 ; sdram_peri:ram_peri|xfer_counter[2]         ; sdram_peri:ram_peri|data[29][11]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 4.414      ;
; 5.539 ; sdram_peri:ram_peri|data[26][5]             ; sdram_peri:ram_peri|app_wr_data[5]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 4.394      ;
; 5.543 ; sdram_peri:ram_peri|xfer_counter[0]         ; sdram_peri:ram_peri|dat_r[1]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 4.413      ;
; 5.550 ; sdram_peri:ram_peri|xfer_counter[0]         ; sdram_peri:ram_peri|data[29][11]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 4.399      ;
; 5.553 ; sdram_peri:ram_peri|xfer_counter[2]         ; sdram_peri:ram_peri|app_wr_data[0]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 4.393      ;
; 5.561 ; sdram_peri:ram_peri|data[1][5]              ; sdram_peri:ram_peri|dat_r[5]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 4.389      ;
; 5.563 ; sdram_peri:ram_peri|xfer_counter[2]         ; sdram_peri:ram_peri|app_wr_data[8]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 4.394      ;
; 5.564 ; sdram_peri:ram_peri|xfer_counter[3]         ; sdram_peri:ram_peri|app_wr_data[0]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 4.382      ;
; 5.565 ; sdram_peri:ram_peri|xfer_counter[0]         ; sdram_peri:ram_peri|app_wr_data[9]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 4.383      ;
; 5.574 ; sdram_peri:ram_peri|xfer_counter[2]         ; sdram_peri:ram_peri|app_wr_data[5]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 4.373      ;
; 5.575 ; sdram_peri:ram_peri|xfer_counter[7]         ; sdram_peri:ram_peri|data[29][11]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 4.374      ;
; 5.579 ; sdram_peri:ram_peri|xfer_counter[2]         ; sdram_peri:ram_peri|dat_r[3]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 4.369      ;
; 5.584 ; sdram_peri:ram_peri|xfer_counter[6]         ; sdram_peri:ram_peri|data[29][11]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 4.365      ;
; 5.586 ; sdram_peri:ram_peri|data[1][27]             ; sdram_peri:ram_peri|dat_r[3]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 4.357      ;
; 5.589 ; sdram_peri:ram_peri|xfer_counter[2]         ; sdram_peri:ram_peri|app_wr_data[11]               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 4.357      ;
; 5.591 ; sdram_peri:ram_peri|xfer_counter[2]         ; sdram_peri:ram_peri|data[29][14]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 4.352      ;
; 5.592 ; sdram_peri:ram_peri|xfer_counter[1]         ; sdram_peri:ram_peri|app_wr_data[10]               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 4.365      ;
; 5.592 ; sdram_peri:ram_peri|xfer_counter[1]         ; sdram_peri:ram_peri|data[29][13]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 4.359      ;
; 5.593 ; sdram_peri:ram_peri|xfer_counter[1]         ; sdram_peri:ram_peri|app_wr_data[9]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 4.355      ;
; 5.594 ; sdram_peri:ram_peri|state[7]                ; sdram_peri:ram_peri|data[20][16]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 4.348      ;
; 5.594 ; sdram_peri:ram_peri|state[4]                ; sdram_peri:ram_peri|data[20][16]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 4.348      ;
; 5.602 ; sdram_peri:ram_peri|xfer_counter[4]         ; sdram_peri:ram_peri|dat_r[7]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 4.349      ;
; 5.606 ; sdram_peri:ram_peri|xfer_counter[0]         ; sdram_peri:ram_peri|data[29][14]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 4.337      ;
; 5.617 ; sdram_peri:ram_peri|xfer_counter[5]         ; sdram_peri:ram_peri|data[16][13]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 4.330      ;
; 5.621 ; sdram_peri:ram_peri|xfer_counter[5]         ; sdram_peri:ram_peri|data[16][11]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 4.326      ;
; 5.623 ; sdram_peri:ram_peri|xfer_counter[2]         ; sdram_peri:ram_peri|app_wr_data[2]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 4.318      ;
; 5.623 ; sdram_peri:ram_peri|xfer_counter[3]         ; sdram_peri:ram_peri|dat_r[1]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 4.333      ;
; 5.625 ; sdram_peri:ram_peri|xfer_counter[2]         ; sdram_peri:ram_peri|data[29][8]                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 4.323      ;
; 5.630 ; sdram_peri:ram_peri|xfer_counter[5]         ; sdram_peri:ram_peri|data[16][15]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 4.314      ;
; 5.631 ; sdram_peri:ram_peri|xfer_counter[7]         ; sdram_peri:ram_peri|data[29][14]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 4.312      ;
; 5.640 ; sdram_peri:ram_peri|xfer_counter[0]         ; sdram_peri:ram_peri|data[29][8]                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 4.308      ;
; 5.640 ; sdram_peri:ram_peri|xfer_counter[6]         ; sdram_peri:ram_peri|data[29][14]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 4.303      ;
; 5.645 ; sdram_peri:ram_peri|xfer_counter[3]         ; sdram_peri:ram_peri|app_wr_data[5]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 4.302      ;
; 5.647 ; sdram_peri:ram_peri|xfer_counter[0]         ; sdram_peri:ram_peri|dat_r[3]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 4.301      ;
; 5.647 ; sdram_peri:ram_peri|xfer_counter[0]         ; sdram_peri:ram_peri|app_wr_data[15]               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 4.299      ;
; 5.648 ; sdram_peri:ram_peri|xfer_counter[5]         ; sdram_peri:ram_peri|data[29][13]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 4.303      ;
; 5.651 ; sdram_peri:ram_peri|data[30][5]             ; sdram_peri:ram_peri|dat_r[5]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 4.305      ;
; 5.651 ; sdram_peri:ram_peri|data[0][20]             ; sdram_peri:ram_peri|dat_r[4]~reg0                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 4.298      ;
; 5.652 ; sdram_peri:ram_peri|xfer_counter[3]         ; sdram_peri:ram_peri|app_wr_data[8]                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 4.305      ;
; 5.657 ; sdram_peri:ram_peri|xfer_counter[1]         ; sdram_peri:ram_peri|data[29][11]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 4.292      ;
; 5.658 ; sdram_peri:ram_peri|xfer_counter[2]         ; sdram_peri:ram_peri|data[29][10]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 4.286      ;
; 5.658 ; sdram_peri:ram_peri|xfer_counter[1]         ; sdram_peri:ram_peri|data[16][13]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 4.289      ;
; 5.662 ; sdram_peri:ram_peri|xfer_counter[1]         ; sdram_peri:ram_peri|data[16][11]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 4.285      ;
; 5.665 ; sdram_peri:ram_peri|xfer_counter[7]         ; sdram_peri:ram_peri|data[29][8]                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 4.283      ;
; 5.671 ; sdram_peri:ram_peri|data[6][11]             ; sdram_peri:ram_peri|app_wr_data[11]               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 4.273      ;
+-------+---------------------------------------------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                               ;
+-------+----------------------------------+----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.186 ; sdram_peri:ram_peri|data[13][22] ; sdram_peri:ram_peri|data[13][22] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[15][22] ; sdram_peri:ram_peri|data[15][22] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[15][30] ; sdram_peri:ram_peri|data[15][30] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[13][30] ; sdram_peri:ram_peri|data[13][30] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[18][30] ; sdram_peri:ram_peri|data[18][30] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[22][30] ; sdram_peri:ram_peri|data[22][30] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[23][30] ; sdram_peri:ram_peri|data[23][30] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[19][30] ; sdram_peri:ram_peri|data[19][30] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[13][14] ; sdram_peri:ram_peri|data[13][14] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[31][14] ; sdram_peri:ram_peri|data[31][14] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[9][5]   ; sdram_peri:ram_peri|data[9][5]   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[8][5]   ; sdram_peri:ram_peri|data[8][5]   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[10][5]  ; sdram_peri:ram_peri|data[10][5]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[11][5]  ; sdram_peri:ram_peri|data[11][5]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[15][21] ; sdram_peri:ram_peri|data[15][21] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[23][13] ; sdram_peri:ram_peri|data[23][13] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[19][13] ; sdram_peri:ram_peri|data[19][13] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[15][29] ; sdram_peri:ram_peri|data[15][29] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[19][29] ; sdram_peri:ram_peri|data[19][29] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[23][29] ; sdram_peri:ram_peri|data[23][29] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[13][28] ; sdram_peri:ram_peri|data[13][28] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[15][28] ; sdram_peri:ram_peri|data[15][28] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[18][28] ; sdram_peri:ram_peri|data[18][28] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[22][28] ; sdram_peri:ram_peri|data[22][28] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[23][28] ; sdram_peri:ram_peri|data[23][28] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[19][28] ; sdram_peri:ram_peri|data[19][28] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[31][12] ; sdram_peri:ram_peri|data[31][12] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[8][4]   ; sdram_peri:ram_peri|data[8][4]   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[15][20] ; sdram_peri:ram_peri|data[15][20] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[13][20] ; sdram_peri:ram_peri|data[13][20] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[15][27] ; sdram_peri:ram_peri|data[15][27] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[13][27] ; sdram_peri:ram_peri|data[13][27] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[28][11] ; sdram_peri:ram_peri|data[28][11] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[20][11] ; sdram_peri:ram_peri|data[20][11] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[10][11] ; sdram_peri:ram_peri|data[10][11] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[13][11] ; sdram_peri:ram_peri|data[13][11] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[12][3]  ; sdram_peri:ram_peri|data[12][3]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[28][3]  ; sdram_peri:ram_peri|data[28][3]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[15][19] ; sdram_peri:ram_peri|data[15][19] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[13][19] ; sdram_peri:ram_peri|data[13][19] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[19][26] ; sdram_peri:ram_peri|data[19][26] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[18][26] ; sdram_peri:ram_peri|data[18][26] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[23][26] ; sdram_peri:ram_peri|data[23][26] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[22][26] ; sdram_peri:ram_peri|data[22][26] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[13][26] ; sdram_peri:ram_peri|data[13][26] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[15][26] ; sdram_peri:ram_peri|data[15][26] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[15][18] ; sdram_peri:ram_peri|data[15][18] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[13][18] ; sdram_peri:ram_peri|data[13][18] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[13][25] ; sdram_peri:ram_peri|data[13][25] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[15][25] ; sdram_peri:ram_peri|data[15][25] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[18][25] ; sdram_peri:ram_peri|data[18][25] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[22][25] ; sdram_peri:ram_peri|data[22][25] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[23][25] ; sdram_peri:ram_peri|data[23][25] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[19][25] ; sdram_peri:ram_peri|data[19][25] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[13][17] ; sdram_peri:ram_peri|data[13][17] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[21][1]  ; sdram_peri:ram_peri|data[21][1]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[10][8]  ; sdram_peri:ram_peri|data[10][8]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[22][24] ; sdram_peri:ram_peri|data[22][24] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[23][24] ; sdram_peri:ram_peri|data[23][24] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[19][24] ; sdram_peri:ram_peri|data[19][24] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[15][24] ; sdram_peri:ram_peri|data[15][24] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[30][15] ; sdram_peri:ram_peri|data[30][15] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[18][15] ; sdram_peri:ram_peri|data[18][15] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[22][15] ; sdram_peri:ram_peri|data[22][15] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[31][15] ; sdram_peri:ram_peri|data[31][15] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[19][15] ; sdram_peri:ram_peri|data[19][15] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[23][15] ; sdram_peri:ram_peri|data[23][15] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[27][15] ; sdram_peri:ram_peri|data[27][15] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[24][15] ; sdram_peri:ram_peri|data[24][15] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[16][15] ; sdram_peri:ram_peri|data[16][15] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[28][15] ; sdram_peri:ram_peri|data[28][15] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[20][15] ; sdram_peri:ram_peri|data[20][15] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[13][15] ; sdram_peri:ram_peri|data[13][15] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[10][15] ; sdram_peri:ram_peri|data[10][15] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[15][31] ; sdram_peri:ram_peri|data[15][31] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[23][31] ; sdram_peri:ram_peri|data[23][31] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[15][23] ; sdram_peri:ram_peri|data[15][23] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[13][23] ; sdram_peri:ram_peri|data[13][23] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[9][6]   ; sdram_peri:ram_peri|data[9][6]   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[25][6]  ; sdram_peri:ram_peri|data[25][6]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[11][14] ; sdram_peri:ram_peri|data[11][14] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[12][14] ; sdram_peri:ram_peri|data[12][14] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[17][14] ; sdram_peri:ram_peri|data[17][14] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[26][5]  ; sdram_peri:ram_peri|data[26][5]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[31][13] ; sdram_peri:ram_peri|data[31][13] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[27][13] ; sdram_peri:ram_peri|data[27][13] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[15][13] ; sdram_peri:ram_peri|data[15][13] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[12][13] ; sdram_peri:ram_peri|data[12][13] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[15][12] ; sdram_peri:ram_peri|data[15][12] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[12][12] ; sdram_peri:ram_peri|data[12][12] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[9][4]   ; sdram_peri:ram_peri|data[9][4]   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[29][4]  ; sdram_peri:ram_peri|data[29][4]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[17][4]  ; sdram_peri:ram_peri|data[17][4]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[25][4]  ; sdram_peri:ram_peri|data[25][4]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[21][4]  ; sdram_peri:ram_peri|data[21][4]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[28][4]  ; sdram_peri:ram_peri|data[28][4]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[20][4]  ; sdram_peri:ram_peri|data[20][4]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[16][4]  ; sdram_peri:ram_peri|data[16][4]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[30][4]  ; sdram_peri:ram_peri|data[30][4]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[26][4]  ; sdram_peri:ram_peri|data[26][4]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
+-------+----------------------------------+----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 30
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 10.919 ns




+---------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                           ;
+----------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                              ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; 1.864 ; 0.186 ; N/A      ; N/A     ; 4.743               ;
;  CLOCK_50                                          ; N/A   ; N/A   ; N/A      ; N/A     ; 9.416               ;
;  pll_0|altpll_component|auto_generated|pll1|clk[0] ; 1.864 ; 0.186 ; N/A      ; N/A     ; 4.743               ;
; Design-wide TNS                                    ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                          ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ftdi_rd_n     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ftdi_wr_n     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ftdi_oe_n     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ftdi_d[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ftdi_d[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ftdi_d[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ftdi_d[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ftdi_d[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ftdi_d[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ftdi_d[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ftdi_d[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ftdi_siwua_n  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-----------------------------------------------------------------+
; Input Transition Times                                          ;
+--------------+--------------+-----------------+-----------------+
; Pin          ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+--------------+--------------+-----------------+-----------------+
; ftdi_d[0]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ftdi_d[1]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ftdi_d[2]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ftdi_d[3]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ftdi_d[4]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ftdi_d[5]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ftdi_d[6]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ftdi_d[7]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ftdi_siwua_n ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ftdi_rxf_n   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ftdi_clk     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ftdi_txe_n   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+--------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; leds[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; leds[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; leds[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ftdi_rd_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ftdi_wr_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ftdi_oe_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ftdi_d[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ftdi_d[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ftdi_d[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; ftdi_d[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ftdi_d[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ftdi_d[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ftdi_d[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ftdi_d[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ftdi_siwua_n  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; leds[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; leds[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; leds[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ftdi_rd_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ftdi_wr_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ftdi_oe_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ftdi_d[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ftdi_d[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ftdi_d[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; ftdi_d[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ftdi_d[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ftdi_d[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ftdi_d[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ftdi_d[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ftdi_siwua_n  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; leds[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; leds[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; leds[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ftdi_rd_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ftdi_wr_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ftdi_oe_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_BA[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_BA[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ftdi_d[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ftdi_d[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ftdi_d[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; ftdi_d[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ftdi_d[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ftdi_d[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ftdi_d[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ftdi_d[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ftdi_siwua_n  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 86120    ; 16       ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 86120    ; 16       ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 26    ; 26   ;
; Unconstrained Input Port Paths  ; 39    ; 39   ;
; Unconstrained Output Ports      ; 51    ; 51   ;
; Unconstrained Output Port Paths ; 102   ; 102  ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                              ;
+---------------------------------------------------+---------------------------------------------------+-----------+---------------+
; Target                                            ; Clock                                             ; Type      ; Status        ;
+---------------------------------------------------+---------------------------------------------------+-----------+---------------+
; CLOCK_50                                          ; CLOCK_50                                          ; Base      ; Constrained   ;
; ftdi_clk                                          ;                                                   ; Base      ; Unconstrained ;
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained   ;
+---------------------------------------------------+---------------------------------------------------+-----------+---------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_d[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_d[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_d[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_d[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_d[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_d[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_d[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_d[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_rxf_n  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_txe_n  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; DRAM_ADDR[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_d[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_d[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_d[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_d[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_d[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_d[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_d[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_d[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_oe_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_rd_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_wr_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; leds[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; leds[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; leds[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_d[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_d[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_d[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_d[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_d[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_d[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_d[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_d[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_rxf_n  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_txe_n  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; DRAM_ADDR[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_d[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_d[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_d[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_d[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_d[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_d[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_d[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_d[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_oe_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_rd_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_wr_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; leds[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; leds[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; leds[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition
    Info: Processing started: Thu Jul  6 23:35:27 2023
Info: Command: quartus_sta usb_capture -c usb_capture
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 32 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'DE0_NANO.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll_0|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {pll_0|altpll_component|auto_generated|pll1|clk[0]} {pll_0|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: ftdi_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[0] is being clocked by ftdi_clk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.864
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.864               0.000 pll_0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.357
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.357               0.000 pll_0|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.745
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.745               0.000 pll_0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.747               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 30 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 30
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 8.248 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: ftdi_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[0] is being clocked by ftdi_clk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.714
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.714               0.000 pll_0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.311
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.311               0.000 pll_0|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.743
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.743               0.000 pll_0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.709               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 30 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 30
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 9.028 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: ftdi_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[0] is being clocked by ftdi_clk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 3.466
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.466               0.000 pll_0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 pll_0|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.752
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.752               0.000 pll_0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.416               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 30 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 30
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 10.919 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4985 megabytes
    Info: Processing ended: Thu Jul  6 23:35:28 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


