INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu Jan  9 14:18:56 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.153ns  (required time - arrival time)
  Source:                 lsq3/handshake_lsq_lsq3_core/ldq_head_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lsq2/handshake_lsq_lsq2_core/stq_data_2_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        6.975ns  (logic 2.593ns (37.177%)  route 4.382ns (62.824%))
  Logic Levels:           21  (CARRY4=13 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 5.435 - 4.000 ) 
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3782, unset)         1.583     1.583    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X35Y44         FDCE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_head_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.223     1.806 f  lsq3/handshake_lsq_lsq3_core/ldq_head_q_reg[3]/Q
                         net (fo=34, routed)          0.476     2.282    lsq3/handshake_lsq_lsq3_core/ldq_head_q_reg[3]_0[3]
    SLICE_X32Y43         LUT4 (Prop_lut4_I3_O)        0.043     2.325 r  lsq3/handshake_lsq_lsq3_core/ldq_addr_4_q[5]_i_64/O
                         net (fo=6, routed)           0.394     2.719    lsq3/p_0_in[4]
    SLICE_X36Y46         LUT4 (Prop_lut4_I3_O)        0.043     2.762 r  lsq3/ldq_valid_7_q_i_54/O
                         net (fo=1, routed)           0.000     2.762    lsq3/handshake_lsq_lsq3_core/dataReg[31]_i_22_0[0]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.021 r  lsq3/handshake_lsq_lsq3_core/ldq_valid_7_q_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.021    lsq3/handshake_lsq_lsq3_core/ldq_valid_7_q_reg_i_13_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.074 r  lsq3/handshake_lsq_lsq3_core/dataReg_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     3.074    lsq3/handshake_lsq_lsq3_core/dataReg_reg[31]_i_18_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.127 r  lsq3/handshake_lsq_lsq3_core/dataReg_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     3.127    lsq3/handshake_lsq_lsq3_core/dataReg_reg[31]_i_16_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     3.276 f  lsq3/handshake_lsq_lsq3_core/ldq_valid_3_q_reg_i_14/O[3]
                         net (fo=2, routed)           0.293     3.569    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/TEMP_1_double_out_01[19]
    SLICE_X40Y48         LUT5 (Prop_lut5_I0_O)        0.120     3.689 r  lsq3/handshake_lsq_lsq3_core/dataReg[31]_i_19/O
                         net (fo=33, routed)          0.754     4.443    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/entry_port_request_prio_3_0
    SLICE_X44Y42         LUT6 (Prop_lut6_I0_O)        0.043     4.486 r  lsq3/handshake_lsq_lsq3_core/dataReg[2]_i_4/O
                         net (fo=1, routed)           0.179     4.665    lsq3/handshake_lsq_lsq3_core/dataReg[2]_i_4_n_0
    SLICE_X47Y42         LUT5 (Prop_lut5_I0_O)        0.043     4.708 r  lsq3/handshake_lsq_lsq3_core/dataReg[2]_i_2/O
                         net (fo=1, routed)           0.354     5.062    lsq3/handshake_lsq_lsq3_core/dataReg[2]_i_2_n_0
    SLICE_X46Y42         LUT6 (Prop_lut6_I0_O)        0.043     5.105 r  lsq3/handshake_lsq_lsq3_core/dataReg[2]_i_1/O
                         net (fo=3, routed)           0.390     5.495    load0/data_tehb/control/D[2]
    SLICE_X48Y41         LUT3 (Prop_lut3_I0_O)        0.043     5.538 r  load0/data_tehb/control/result_carry_i_2/O
                         net (fo=1, routed)           0.109     5.647    addi1/DI[2]
    SLICE_X49Y41         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     5.844 r  addi1/result_carry/CO[3]
                         net (fo=1, routed)           0.000     5.844    addi1/result_carry_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.010 r  addi1/result_carry__0/O[1]
                         net (fo=2, routed)           0.449     6.460    addi1/dataReg_reg[7][1]
    SLICE_X50Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.333     6.793 r  addi1/result__93_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.793    addi1/result__93_carry__0_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.847 r  addi1/result__93_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.847    addi1/result__93_carry__1_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.901 r  addi1/result__93_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.901    addi1/result__93_carry__2_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     7.052 r  addi1/result__93_carry__3/O[3]
                         net (fo=3, routed)           0.452     7.504    addi7/addi1_result[18]
    SLICE_X51Y43         LUT2 (Prop_lut2_I0_O)        0.120     7.624 r  addi7/stq_data_0_q[20]_i_3/O
                         net (fo=1, routed)           0.000     7.624    addi1/stq_data_0_q_reg[20]_0[2]
    SLICE_X51Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     7.819 r  addi1/stq_data_0_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.819    addi1/stq_data_0_q_reg[20]_i_1_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.872 r  addi1/stq_data_0_q_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.872    addi1/stq_data_0_q_reg[24]_i_1_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.155     8.027 r  addi1/stq_data_0_q_reg[28]_i_1/O[3]
                         net (fo=16, routed)          0.531     8.558    lsq2/handshake_lsq_lsq2_core/stq_data_0_q_reg[31]_0[28]
    SLICE_X53Y39         FDRE                                         r  lsq2/handshake_lsq_lsq2_core/stq_data_2_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=3782, unset)         1.435     5.435    lsq2/handshake_lsq_lsq2_core/clk
    SLICE_X53Y39         FDRE                                         r  lsq2/handshake_lsq_lsq2_core/stq_data_2_q_reg[28]/C
                         clock pessimism              0.090     5.525    
                         clock uncertainty           -0.035     5.490    
    SLICE_X53Y39         FDRE (Setup_fdre_C_D)       -0.085     5.405    lsq2/handshake_lsq_lsq2_core/stq_data_2_q_reg[28]
  -------------------------------------------------------------------
                         required time                          5.405    
                         arrival time                          -8.558    
  -------------------------------------------------------------------
                         slack                                 -3.153    




