`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2019/02/19 20:22:01
// Design Name: 
// Module Name: pause
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////

module divider(clk, ck);
    input clk;          // ç³»ç»Ÿæ—¶é’Ÿ
    output reg ck;      // åˆ†é¢‘åçš„æ—¶é’Ÿ
    parameter dely  = 500_00; // æ—¶é’Ÿè®¡æ•°å€¼ï¼Œé¢‘ç‡ï¼Ÿï¼Ÿ
    reg [31:0] cnt;
    initial begin
    cnt=0;
    ck=0;
    end
    always @(posedge clk) begin
      cnt=cnt+1;
     if(cnt==dely) begin
        ck=~ck;
        cnt=0;
      end
    end
endmodule
//3-8è¯‘ç å™?
module decoder3_8(num, sel);  
       input [2: 0] num;            // æ•°ç ç®¡ç¼–å·ï¼š0~7
       output reg  [7:0] sel;       // 7æ®µæ•°ç ç®¡ç‰‡é?‰ä¿¡å·ï¼Œä½ç”µå¹³æœ‰æ•?
       always @(num) begin
          case(num)
              0:  sel[7:0] = 8'b01111111;//ç¬?1ä¸ªæ•°ç ç®¡äº?
              1:  sel[7:0] = 8'b10111111;//ç¬?2ä¸ªæ•°ç ç®¡äº?
              2:  sel[7:0] = 8'b11011111;//ç¬?3ä¸ªæ•°ç ç®¡äº?
              3:  sel[7:0] = 8'b11101111;//ç¬?4ä¸ªæ•°ç ç®¡äº?
              4:  sel[7:0] = 8'b11110111;//ç¬?5ä¸ªæ•°ç ç®¡äº?
              5:  sel[7:0] = 8'b11111011;//ç¬?6ä¸ªæ•°ç ç®¡äº?
              6:  sel[7:0] = 8'b11111101;//ç¬?7ä¸ªæ•°ç ç®¡äº?
              7:  sel[7:0] = 8'b11111110;//ç¬?8ä¸ªæ•°ç ç®¡äº?
              default: sel[7:0] = 8'b11111111;
         endcase
     end
endmodule

module pattern(SW, SG);
       input [3:0] SW;       // 16è¿›åˆ¶æ•°å­—çš?4ä½äºŒè¿›åˆ¶ç¼–ç 
       output reg [7:0] SG;       // 7æ®µæ•°ç ç®¡é©±åŠ¨ï¼Œä½ç”µå¹³æœ‰æ•ˆ
       always @(SW[3:0])
         case(SW[3:0])
            0 : SG[7:0]=8'b11000000;//æ•°å­—0
            1 : SG[7:0]=8'b11111001;
			3 : SG[7:0]=8'b10110000;
      2 : SG[7:0]=8'b10100100;
			4 : SG[7:0]=8'b10011001;
            5 : SG[7:0]=8'b10010010; 
			6 : SG[7:0]=8'b10000010;
			7 : SG[7:0]=8'b11111000;
			8 : SG[7:0]=8'b10000000;
			9 : SG[7:0]=8'b10010000;
            10 : SG[7:0]=8'b10001000;//A
            11 : SG[7:0]=8'b10000011;//B
            12 : SG[7:0]=8'b11000110;//C
            13 : SG[7:0]=8'b10100001;
            14 : SG[7:0]=8'b10000110;
            15 : SG[7:0]=8'b10001110;                                         
            default:SG[7:0]=8'b11111111;
         endcase
endmodule 

//displayæ•°ç ç®¡æ˜¾ç¤ºæ¨¡å?
module Display(reset,clk,data,seg, AN);//æ•°ç ç®¡æ˜¾ç¤ºæ¨¡å?
       input reset,clk;
       input [31:0] data;//æ˜¾ç¤ºçš„æ•°æ?
       output [7:0] seg;
       output [7:0] AN;     
	   reg [3:0] data32_4;     //æ•°å­—å’Œå­—æ¯HELLOçš„æ•°å­—çš„4ä½äºŒè¿›åˆ¶ç¼–ç 
       reg [2:0] num;     //æ•°ç ç®¡ç¼–å·ï¼š0~7    
       wire ck;          // åˆ†é¢‘åçš„æ—¶é’Ÿ     
	   initial  begin
           num=0;
           data32_4=0;//è®¡æ•°   
           end
       divider u_divider(clk, ck);//å®ä¾‹åŒ–åˆ†é¢‘å™¨ 
       always @(posedge ck) 
	    begin//ä¸Šå‡æ²? 
        num=num+1; 
        if(num==8)
           num=0;	    
		 if(!reset) 
		  begin
			case(num)
			   7 : data32_4=data[3:0];
			   6 : data32_4=data[7:4];
			   5 : data32_4=data[11:8];
			   4 : data32_4=data[15:12];
			   3 : data32_4=data[19:16];
			   2 : data32_4=data[23:20];
			   1 : data32_4=data[27:24];
			   0 : data32_4=data[31:28];
               default : data32_4=0;
            endcase 
		  end
		 else 
		  begin
			case(num)
			   0 : data32_4=0;
			   1 : data32_4=0;
			   2 : data32_4=0;
			   3 : data32_4=0;
			   4 : data32_4=0;
			   5 : data32_4=0;
			   6 : data32_4=0;
			   7 : data32_4=0;
               default : data32_4=0;
            endcase
		  end
        end  
        decoder3_8 u_decoder3_8(num,AN);//æ•°ç ç®?
        pattern u_pattern(data32_4,seg);                     
endmodule

module pause(clk,syscall,r1,reset,r2,data,en,Go,AN,seg);
        input clk;
        input syscall,reset,Go;
        input [31:0]r1;
        input [31:0]r2;
        output [31:0]data;
        output en;
        output [7:0]AN;
        output [7:0]seg;
        wire s1;
        assign s1=(r1==34)?1:0;
        assign en=(~((~Go)&syscall&(~s1)));
        assign data=(s1&syscall)?r2:0;
        Display u_Display(reset,clk,data,seg, AN);

endmodule
