/home/khang/Documents/SystemVerilog/Chapter2/Test /home/khang/Documents/SystemVerilog/Chapter2/Test