Running: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/gmpgreen/CENG450_Project/Shift_Right_TB_isim_beh.exe -prj C:/Users/gmpgreen/CENG450_Project/Shift_Right_TB_beh.prj work.Shift_Right_TB 
ISim O.87xd (signature 0xc3576ebc)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/gmpgreen/CENG450_Project/MUX2.vhd" into library work
Parsing VHDL file "C:/Users/gmpgreen/CENG450_Project/Barrel_Shift_Right.vhd" into library work
Parsing VHDL file "C:/Users/gmpgreen/CENG450_Project/Shift_Right_TB.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity MUX2_8 [mux2_8_default]
Compiling architecture behavioral of entity MUX2_4 [mux2_4_default]
Compiling architecture behavioral of entity MUX2_2 [mux2_2_default]
Compiling architecture behavioral of entity MUX2_1 [mux2_1_default]
Compiling architecture behavioral of entity Barrel_Shift_Right [barrel_shift_right_default]
Compiling architecture behavior of entity shift_right_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 13 VHDL Units
Built simulation executable C:/Users/gmpgreen/CENG450_Project/Shift_Right_TB_isim_beh.exe
Fuse Memory Usage: 29952 KB
Fuse CPU Usage: 280 ms
