Netlist_File: stereovision3.net Netlist_ID: SHA256:853834fc3ae73567e0957a369c793e9e9bfe27f96381dca9e6135cddf6ee1c90
Array size: 96 x 155 logic blocks

#block name	x	y	subblk	block number
#----------	--	--	------	------------
n279		48	151	0	#0
n291		48	152	0	#1
n392		41	87	0	#2
n394		40	86	0	#3
n388		40	87	0	#4
n401		39	88	0	#5
n402		40	88	0	#6
n404		39	87	0	#7
_n191		46	152	0	#8
n160		39	86	0	#9
n332		47	151	0	#10
n412		40	89	0	#11
_n101		49	153	0	#12
_n126		45	153	0	#13
_n141		50	153	0	#14
_n156		46	153	0	#15
_n171		47	153	0	#16
_n186		47	152	0	#17
_n201		48	153	0	#18
_n221		46	121	0	#19
sv_chip3_hierarchy_no_mem^vidin_addr_reg~17	2	3	0	#20
sv_chip3_hierarchy_no_mem^vidin_addr_reg~18	15	17	0	#21
out:sv_chip3_hierarchy_no_mem^tm3_vidin_sda	39	154	6	#22
out:sv_chip3_hierarchy_no_mem^tm3_vidin_scl	39	154	4	#23
out:sv_chip3_hierarchy_no_mem^vidin_new_data	48	154	1	#24
out:sv_chip3_hierarchy_no_mem^vidin_rgb_reg~0	46	154	5	#25
out:sv_chip3_hierarchy_no_mem^vidin_rgb_reg~1	50	154	7	#26
out:sv_chip3_hierarchy_no_mem^vidin_rgb_reg~2	45	154	1	#27
out:sv_chip3_hierarchy_no_mem^vidin_rgb_reg~3	46	154	2	#28
out:sv_chip3_hierarchy_no_mem^vidin_rgb_reg~4	50	154	2	#29
out:sv_chip3_hierarchy_no_mem^vidin_rgb_reg~5	45	154	6	#30
out:sv_chip3_hierarchy_no_mem^vidin_rgb_reg~6	49	154	7	#31
out:sv_chip3_hierarchy_no_mem^vidin_rgb_reg~7	49	154	0	#32
out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~0	48	154	5	#33
out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~1	47	154	6	#34
out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~2	48	154	3	#35
out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~3	47	154	1	#36
out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~4	48	154	4	#37
out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~5	47	154	7	#38
out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~6	47	154	3	#39
out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~7	47	154	2	#40
out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~8	48	154	6	#41
out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~9	49	154	6	#42
out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~10	45	154	3	#43
out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~11	50	154	1	#44
out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~12	46	154	1	#45
out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~13	47	154	0	#46
out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~14	47	154	5	#47
out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~15	48	154	2	#48
out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~16	46	154	0	#49
out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~17	1	0	7	#50
out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~18	12	0	7	#51
sv_chip3_hierarchy_no_mem^tm3_clk_v0	40	0	1	#52
sv_chip3_hierarchy_no_mem^tm3_clk_v2	1	0	5	#53
sv_chip3_hierarchy_no_mem^tm3_vidin_vs	49	154	3	#54
sv_chip3_hierarchy_no_mem^tm3_vidin_href	48	154	0	#55
sv_chip3_hierarchy_no_mem^tm3_vidin_cref	41	154	5	#56
sv_chip3_hierarchy_no_mem^tm3_vidin_rts0	40	154	0	#57
sv_chip3_hierarchy_no_mem^tm3_vidin_vpo~0	46	154	3	#58
sv_chip3_hierarchy_no_mem^tm3_vidin_vpo~1	50	154	6	#59
sv_chip3_hierarchy_no_mem^tm3_vidin_vpo~2	45	154	7	#60
sv_chip3_hierarchy_no_mem^tm3_vidin_vpo~3	45	154	0	#61
sv_chip3_hierarchy_no_mem^tm3_vidin_vpo~4	49	154	4	#62
