library verilog;
use verilog.vl_types.all;
entity clk_gen is
end clk_gen;
