// Seed: 1492490804
module module_0;
  wire id_1;
endmodule
module module_1 (
    input wor id_0,
    output tri0 id_1,
    input supply1 id_2,
    input supply0 id_3,
    input tri id_4,
    output tri id_5
);
  wire id_7;
  tri0 id_8 = 1;
  module_0();
endmodule
module module_2 (
    output wor   id_0,
    input  logic id_1,
    output tri   id_2
);
  reg id_4;
  id_5(
      .id_0(id_4 != id_2), .id_1(id_1), .id_2(1), .id_3(id_1 & id_4), .id_4((1))
  ); module_0();
  wire id_6;
  always_latch @(id_4 - id_4 or negedge 1) begin
    $display(1 == 1);
    id_4 <= id_1;
  end
endmodule
