I 000051 55 1290          1771271227137 Behavioral
(_unit VHDL(anodedecoder 0 4(behavioral 0 13))
	(_version vef)
	(_time 1771271227138 2026.02.16 13:47:07)
	(_source(\../src/AnodeDecoder.vhd\))
	(_parameters tan)
	(_code 626065623535607464617738376467646164346466)
	(_ent
		(_time 1771271227117)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int SEL 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int ANO 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qn 2 0 14(_arch(_uni))))
		(_sig(_int Qp 2 0 14(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 16(_prcs(_simple)(_trgt(4))(_sens(2)))))
			(Sequential(_arch 1 0 27(_prcs(_trgt(5))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(line__36(_arch 2 0 36(_assignment(_alias((ANO)(Qp)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(33686018)
		(33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1273          1771271227333 Behavioral
(_unit VHDL(frcounter 0 5(behavioral 0 17))
	(_version vef)
	(_time 1771271227334 2026.02.16 13:47:07)
	(_source(\../src/FrCounter.vhd\))
	(_parameters tan)
	(_code 2d2f2c287b7a7a3b79233877292a292b282a2f2b2b)
	(_ent
		(_time 1771271227312)
	)
	(_object
		(_gen(_int BusWhidht -1 0 7 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 10(_ent(_in)(_event))))
		(_port(_int RST -2 0 11(_ent(_in))))
		(_port(_int INC -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int CNT 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 18(_array -2((_dto c 3 i 0)))))
		(_sig(_int Cp 1 0 18(_arch(_uni))))
		(_sig(_int Cn 1 0 18(_arch(_uni))))
		(_prcs
			(combinational(_arch 0 0 21(_prcs(_simple)(_trgt(5)(3))(_sens(4)(2))(_read(5)))))
			(sequential(_arch 1 0 31(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 981           1771271227470 Behavioral
(_unit VHDL(timer 0 5(behavioral 0 14))
	(_version vef)
	(_time 1771271227471 2026.02.16 13:47:07)
	(_source(\../src/Timer.vhd\))
	(_parameters tan)
	(_code b9babaedb9eeb9afbebbabe2ecbfb0bfedbfbcbebb)
	(_ent
		(_time 1771271227446)
	)
	(_object
		(_gen(_int Ticks -1 0 6 \100\ (_ent gms((i 100)))))
		(_port(_int CLK -2 0 9(_ent(_in)(_event))))
		(_port(_int RST -2 0 10(_ent(_in)(_event))))
		(_port(_int EOT -2 0 11(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~Ticks~13 0 15(_scalar (_to i 0 c 2))))
		(_sig(_int Cp 0 0 15(_arch(_uni))))
		(_sig(_int Cn 0 0 15(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(2)(4))(_sens(3)))))
			(Sequential(_arch 1 0 28(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1233          1771271227684 Behavioral
(_unit VHDL(counterm10 0 5(behavioral 0 15))
	(_version vef)
	(_time 1771271227685 2026.02.16 13:47:07)
	(_source(\../src/CounterM10.vhd\))
	(_parameters tan)
	(_code 84868f8ad6d2d592d3d690ded0838682d087858784)
	(_ent
		(_time 1771271227659)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in)(_event))))
		(_port(_int ENI -1 0 9(_ent(_in))))
		(_port(_int ENO -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int CNT 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int Cp 1 0 16(_arch(_uni))))
		(_sig(_int Cn 1 0 16(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 18(_prcs(_simple)(_trgt(6)(3)(4))(_sens(5)(2)))))
			(Sequential(_arch 1 0 37(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 2011          1771271227796 structural
(_unit VHDL(decimalcounter 0 3(structural 0 14))
	(_version vef)
	(_time 1771271227797 2026.02.16 13:47:07)
	(_source(\../src/DecimalCounter.vhd\))
	(_parameters tan)
	(_code f2f0fea2f5a5a5e4f8a0b6a8a2f4a1f4f1f4a4f5f7)
	(_ent
		(_time 1771271227771)
	)
	(_comp
		(CounterM10
			(_object
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int RST -1 0 19(_ent (_in))))
				(_port(_int ENI -1 0 20(_ent (_in))))
				(_port(_int ENO -1 0 21(_ent (_out))))
				(_port(_int CNT 1 0 22(_ent (_out))))
			)
		)
	)
	(_inst DIG1 0 28(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(INC))
			((ENO)(ENO1))
			((CNT)(ONES))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG2 0 36(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO1))
			((ENO)(ENO2))
			((CNT)(TENS))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG3 0 44(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO2))
			((ENO)(ENO3))
			((CNT)(HUN))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG4 0 52(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO3))
			((ENO)(ENO4))
			((CNT)(THO))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_object
		(_port(_int CLK -1 0 5(_ent(_in))))
		(_port(_int RST -1 0 6(_ent(_in))))
		(_port(_int INC -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int ONES 0 0 8(_ent(_out))))
		(_port(_int TENS 0 0 9(_ent(_out))))
		(_port(_int HUN 0 0 10(_ent(_out))))
		(_port(_int THO 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int ENO1 -1 0 26(_arch(_uni))))
		(_sig(_int ENO2 -1 0 26(_arch(_uni))))
		(_sig(_int ENO3 -1 0 26(_arch(_uni))))
		(_sig(_int ENO4 -1 0 26(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 874           1771271227870 Behavioral
(_unit VHDL(latchsr 0 4(behavioral 0 14))
	(_version vef)
	(_time 1771271227871 2026.02.16 13:47:07)
	(_source(\../src/LatchSR.vhd\))
	(_parameters tan)
	(_code 40421a42411610564140581b124742461346414744)
	(_ent
		(_time 1771271227844)
	)
	(_object
		(_port(_int CLk -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLR -1 0 8(_ent(_in))))
		(_port(_int SET -1 0 9(_ent(_in))))
		(_port(_int SOUT -1 0 10(_ent(_out))))
		(_sig(_int Qn -1 0 15(_arch(_uni))))
		(_sig(_int Qp -1 0 15(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(Sequential(_arch 1 0 30(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 3486          1771271228262 Structural
(_unit VHDL(binarytodecimal 0 4(structural 0 16))
	(_version vef)
	(_time 1771271228263 2026.02.16 13:47:08)
	(_source(\../src/BinaryToDecimal.vhd\))
	(_parameters tan)
	(_code c7c59492c990c6d1c392d59c9fc0c3c191c1c3c1c2)
	(_ent
		(_time 1771271227575)
	)
	(_comp
		(LatchSR
			(_object
				(_port(_int CLk -1 0 20(_ent (_in))))
				(_port(_int RST -1 0 21(_ent (_in))))
				(_port(_int CLR -1 0 22(_ent (_in))))
				(_port(_int SET -1 0 23(_ent (_in))))
				(_port(_int SOUT -1 0 24(_ent (_out))))
			)
		)
		(FrCounter
			(_object
				(_gen(_int BusWhidht -2 0 31(_ent((i 16)))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int RST -1 0 35(_ent (_in))))
				(_port(_int INC -1 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 37(_array -1((_dto c 4 i 0)))))
				(_port(_int CNT 4 0 37(_ent (_out))))
			)
		)
		(DecimalCounter
			(_object
				(_port(_int CLK -1 0 44(_ent (_in))))
				(_port(_int RST -1 0 45(_ent (_in))))
				(_port(_int INC -1 0 46(_ent (_in))))
				(_port(_int ONES 2 0 47(_ent (_out))))
				(_port(_int TENS 2 0 48(_ent (_out))))
				(_port(_int HUN 2 0 49(_ent (_out))))
				(_port(_int THO 2 0 50(_ent (_out))))
			)
		)
	)
	(_inst START 0 58(_comp LatchSR)
		(_port
			((CLk)(CLK))
			((RST)(RST))
			((CLR)(NGTE))
			((SET)(STR))
			((SOUT)(ENA))
		)
		(_use(_ent . LatchSR Behavioral)
		)
	)
	(_inst CONTADOR 0 66(_comp FrCounter)
		(_gen
			((BusWhidht)((i 16)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((INC)(ENA))
			((CNT)(CNT))
		)
		(_use(_ent . FrCounter Behavioral)
			(_gen
				((BusWhidht)((i 16)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((INC)(INC))
				((CNT)(CNT))
			)
		)
	)
	(_inst CONTADORDECIMAL 0 80(_comp DecimalCounter)
		(_port
			((CLK)(CLK))
			((RST)(RSS))
			((INC)(INC))
			((ONES)(ONE))
			((TENS)(TEN))
			((HUN)(HUN))
			((THO)(THO))
		)
		(_use(_ent . DecimalCounter structural)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int STR -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int DIN 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int ONE 1 0 10(_ent(_out))))
		(_port(_int TEN 1 0 11(_ent(_out))))
		(_port(_int HUN 1 0 12(_ent(_out))))
		(_port(_int THO 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_sig(_int GTE -1 0 55(_arch(_uni))))
		(_sig(_int INC -1 0 55(_arch(_uni))))
		(_sig(_int RSS -1 0 55(_arch(_uni))))
		(_sig(_int ENA -1 0 55(_arch(_uni))))
		(_sig(_int NGTE -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 56(_array -1((_dto i 15 i 0)))))
		(_sig(_int CNT 3 0 56(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_alias((NGTE)(GTE)))(_simpleassign "not")(_trgt(12))(_sens(8)))))
			(line__77(_arch 1 0 77(_assignment(_trgt(8))(_sens(13)(3))(_mon))))
			(line__78(_arch 2 0 78(_assignment(_trgt(9))(_sens(8)(11)))))
			(line__79(_arch 3 0 79(_assignment(_trgt(10))(_sens(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Structural 5 -1)
)
I 000051 55 1290          1771271231656 Behavioral
(_unit VHDL(anodedecoder 0 4(behavioral 0 13))
	(_version vef)
	(_time 1771271231657 2026.02.16 13:47:11)
	(_source(\../src/AnodeDecoder.vhd\))
	(_parameters tan)
	(_code 05060c03555207130306105f500300030603530301)
	(_ent
		(_time 1771271227116)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int SEL 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int ANO 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qn 2 0 14(_arch(_uni))))
		(_sig(_int Qp 2 0 14(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 16(_prcs(_simple)(_trgt(4))(_sens(2)))))
			(Sequential(_arch 1 0 27(_prcs(_trgt(5))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(line__36(_arch 2 0 36(_assignment(_alias((ANO)(Qp)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(33686018)
		(33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1273          1771271231731 Behavioral
(_unit VHDL(frcounter 0 5(behavioral 0 17))
	(_version vef)
	(_time 1771271231732 2026.02.16 13:47:11)
	(_source(\../src/FrCounter.vhd\))
	(_parameters tan)
	(_code 53505d5152040445075d4609575457555654515555)
	(_ent
		(_time 1771271227311)
	)
	(_object
		(_gen(_int BusWhidht -1 0 7 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 10(_ent(_in)(_event))))
		(_port(_int RST -2 0 11(_ent(_in))))
		(_port(_int INC -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int CNT 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 18(_array -2((_dto c 3 i 0)))))
		(_sig(_int Cp 1 0 18(_arch(_uni))))
		(_sig(_int Cn 1 0 18(_arch(_uni))))
		(_prcs
			(combinational(_arch 0 0 21(_prcs(_simple)(_trgt(5)(3))(_sens(4)(2))(_read(5)))))
			(sequential(_arch 1 0 31(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 981           1771271231791 Behavioral
(_unit VHDL(timer 0 5(behavioral 0 14))
	(_version vef)
	(_time 1771271231792 2026.02.16 13:47:11)
	(_source(\../src/Timer.vhd\))
	(_parameters tan)
	(_code 92909e9d99c59284959080c9c7949b94c694979590)
	(_ent
		(_time 1771271227445)
	)
	(_object
		(_gen(_int Ticks -1 0 6 \100\ (_ent gms((i 100)))))
		(_port(_int CLK -2 0 9(_ent(_in)(_event))))
		(_port(_int RST -2 0 10(_ent(_in)(_event))))
		(_port(_int EOT -2 0 11(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~Ticks~13 0 15(_scalar (_to i 0 c 2))))
		(_sig(_int Cp 0 0 15(_arch(_uni))))
		(_sig(_int Cn 0 0 15(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(2)(4))(_sens(3)))))
			(Sequential(_arch 1 0 28(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 3486          1771271231826 Structural
(_unit VHDL(binarytodecimal 0 4(structural 0 16))
	(_version vef)
	(_time 1771271231827 2026.02.16 13:47:11)
	(_source(\../src/BinaryToDecimal.vhd\))
	(_parameters tan)
	(_code b1b2bbe5b9e6b0a7b5e4a3eae9b6b5b7e7b7b5b7b4)
	(_ent
		(_time 1771271227575)
	)
	(_comp
		(LatchSR
			(_object
				(_port(_int CLk -1 0 20(_ent (_in))))
				(_port(_int RST -1 0 21(_ent (_in))))
				(_port(_int CLR -1 0 22(_ent (_in))))
				(_port(_int SET -1 0 23(_ent (_in))))
				(_port(_int SOUT -1 0 24(_ent (_out))))
			)
		)
		(FrCounter
			(_object
				(_gen(_int BusWhidht -2 0 31(_ent((i 16)))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int RST -1 0 35(_ent (_in))))
				(_port(_int INC -1 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 37(_array -1((_dto c 4 i 0)))))
				(_port(_int CNT 4 0 37(_ent (_out))))
			)
		)
		(DecimalCounter
			(_object
				(_port(_int CLK -1 0 44(_ent (_in))))
				(_port(_int RST -1 0 45(_ent (_in))))
				(_port(_int INC -1 0 46(_ent (_in))))
				(_port(_int ONES 2 0 47(_ent (_out))))
				(_port(_int TENS 2 0 48(_ent (_out))))
				(_port(_int HUN 2 0 49(_ent (_out))))
				(_port(_int THO 2 0 50(_ent (_out))))
			)
		)
	)
	(_inst START 0 58(_comp LatchSR)
		(_port
			((CLk)(CLK))
			((RST)(RST))
			((CLR)(NGTE))
			((SET)(STR))
			((SOUT)(ENA))
		)
		(_use(_ent . LatchSR Behavioral)
		)
	)
	(_inst CONTADOR 0 66(_comp FrCounter)
		(_gen
			((BusWhidht)((i 16)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((INC)(ENA))
			((CNT)(CNT))
		)
		(_use(_ent . FrCounter Behavioral)
			(_gen
				((BusWhidht)((i 16)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((INC)(INC))
				((CNT)(CNT))
			)
		)
	)
	(_inst CONTADORDECIMAL 0 80(_comp DecimalCounter)
		(_port
			((CLK)(CLK))
			((RST)(RSS))
			((INC)(INC))
			((ONES)(ONE))
			((TENS)(TEN))
			((HUN)(HUN))
			((THO)(THO))
		)
		(_use(_ent . DecimalCounter structural)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int STR -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int DIN 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int ONE 1 0 10(_ent(_out))))
		(_port(_int TEN 1 0 11(_ent(_out))))
		(_port(_int HUN 1 0 12(_ent(_out))))
		(_port(_int THO 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_sig(_int GTE -1 0 55(_arch(_uni))))
		(_sig(_int INC -1 0 55(_arch(_uni))))
		(_sig(_int RSS -1 0 55(_arch(_uni))))
		(_sig(_int ENA -1 0 55(_arch(_uni))))
		(_sig(_int NGTE -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 56(_array -1((_dto i 15 i 0)))))
		(_sig(_int CNT 3 0 56(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_alias((NGTE)(GTE)))(_simpleassign "not")(_trgt(12))(_sens(8)))))
			(line__77(_arch 1 0 77(_assignment(_trgt(8))(_sens(13)(3))(_mon))))
			(line__78(_arch 2 0 78(_assignment(_trgt(9))(_sens(8)(11)))))
			(line__79(_arch 3 0 79(_assignment(_trgt(10))(_sens(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Structural 5 -1)
)
I 000051 55 1233          1771271231888 Behavioral
(_unit VHDL(counterm10 0 5(behavioral 0 15))
	(_version vef)
	(_time 1771271231889 2026.02.16 13:47:11)
	(_source(\../src/CounterM10.vhd\))
	(_parameters tan)
	(_code f0f3fba0a6a6a1e6a7a2e4aaa4f7f2f6a4f3f1f3f0)
	(_ent
		(_time 1771271227658)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in)(_event))))
		(_port(_int ENI -1 0 9(_ent(_in))))
		(_port(_int ENO -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int CNT 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int Cp 1 0 16(_arch(_uni))))
		(_sig(_int Cn 1 0 16(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 18(_prcs(_simple)(_trgt(3)(4)(6))(_sens(2)(5)))))
			(Sequential(_arch 1 0 37(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 2011          1771271231953 structural
(_unit VHDL(decimalcounter 0 3(structural 0 14))
	(_version vef)
	(_time 1771271231954 2026.02.16 13:47:11)
	(_source(\../src/DecimalCounter.vhd\))
	(_parameters tan)
	(_code 3e3d333b6e696928346c7a646e386d383d3868393b)
	(_ent
		(_time 1771271227770)
	)
	(_comp
		(CounterM10
			(_object
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int RST -1 0 19(_ent (_in))))
				(_port(_int ENI -1 0 20(_ent (_in))))
				(_port(_int ENO -1 0 21(_ent (_out))))
				(_port(_int CNT 1 0 22(_ent (_out))))
			)
		)
	)
	(_inst DIG1 0 28(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(INC))
			((ENO)(ENO1))
			((CNT)(ONES))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG2 0 36(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO1))
			((ENO)(ENO2))
			((CNT)(TENS))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG3 0 44(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO2))
			((ENO)(ENO3))
			((CNT)(HUN))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG4 0 52(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO3))
			((ENO)(ENO4))
			((CNT)(THO))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_object
		(_port(_int CLK -1 0 5(_ent(_in))))
		(_port(_int RST -1 0 6(_ent(_in))))
		(_port(_int INC -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int ONES 0 0 8(_ent(_out))))
		(_port(_int TENS 0 0 9(_ent(_out))))
		(_port(_int HUN 0 0 10(_ent(_out))))
		(_port(_int THO 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int ENO1 -1 0 26(_arch(_uni))))
		(_sig(_int ENO2 -1 0 26(_arch(_uni))))
		(_sig(_int ENO3 -1 0 26(_arch(_uni))))
		(_sig(_int ENO4 -1 0 26(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 874           1771271231984 Behavioral
(_unit VHDL(latchsr 0 4(behavioral 0 14))
	(_version vef)
	(_time 1771271231985 2026.02.16 13:47:11)
	(_source(\../src/LatchSR.vhd\))
	(_parameters tan)
	(_code 4d4e174f181b1d5b4c4d55161f4a4f4b1e4b4c4a49)
	(_ent
		(_time 1771271227843)
	)
	(_object
		(_port(_int CLk -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLR -1 0 8(_ent(_in))))
		(_port(_int SET -1 0 9(_ent(_in))))
		(_port(_int SOUT -1 0 10(_ent(_out))))
		(_sig(_int Qn -1 0 15(_arch(_uni))))
		(_sig(_int Qp -1 0 15(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(Sequential(_arch 1 0 30(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 468           1771271232053 Structural
(_unit VHDL(displaydriverbtd 0 4(structural 0 13))
	(_version vef)
	(_time 1771271232054 2026.02.16 13:47:12)
	(_source(\../src/DisplayDriverBTD.vhd\))
	(_parameters tan)
	(_code 9b989694c0cdcc8c9bcbd8c1cb9c929d9f9c999d92)
	(_ent
		(_time 1771271232050)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 3486          1771271232297 Structural
(_unit VHDL(binarytodecimal 0 4(structural 0 16))
	(_version vef)
	(_time 1771271232298 2026.02.16 13:47:12)
	(_source(\../src/BinaryToDecimal.vhd\))
	(_parameters tan)
	(_code 9596c69a99c2948391c087cecd929193c393919390)
	(_ent
		(_time 1771271227575)
	)
	(_comp
		(LatchSR
			(_object
				(_port(_int CLk -1 0 20(_ent (_in))))
				(_port(_int RST -1 0 21(_ent (_in))))
				(_port(_int CLR -1 0 22(_ent (_in))))
				(_port(_int SET -1 0 23(_ent (_in))))
				(_port(_int SOUT -1 0 24(_ent (_out))))
			)
		)
		(FrCounter
			(_object
				(_gen(_int BusWhidht -2 0 31(_ent((i 16)))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int RST -1 0 35(_ent (_in))))
				(_port(_int INC -1 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 37(_array -1((_dto c 4 i 0)))))
				(_port(_int CNT 4 0 37(_ent (_out))))
			)
		)
		(DecimalCounter
			(_object
				(_port(_int CLK -1 0 44(_ent (_in))))
				(_port(_int RST -1 0 45(_ent (_in))))
				(_port(_int INC -1 0 46(_ent (_in))))
				(_port(_int ONES 2 0 47(_ent (_out))))
				(_port(_int TENS 2 0 48(_ent (_out))))
				(_port(_int HUN 2 0 49(_ent (_out))))
				(_port(_int THO 2 0 50(_ent (_out))))
			)
		)
	)
	(_inst START 0 58(_comp LatchSR)
		(_port
			((CLk)(CLK))
			((RST)(RST))
			((CLR)(NGTE))
			((SET)(STR))
			((SOUT)(ENA))
		)
		(_use(_ent . LatchSR Behavioral)
		)
	)
	(_inst CONTADOR 0 66(_comp FrCounter)
		(_gen
			((BusWhidht)((i 16)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((INC)(ENA))
			((CNT)(CNT))
		)
		(_use(_ent . FrCounter Behavioral)
			(_gen
				((BusWhidht)((i 16)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((INC)(INC))
				((CNT)(CNT))
			)
		)
	)
	(_inst CONTADORDECIMAL 0 80(_comp DecimalCounter)
		(_port
			((CLK)(CLK))
			((RST)(RSS))
			((INC)(INC))
			((ONES)(ONE))
			((TENS)(TEN))
			((HUN)(HUN))
			((THO)(THO))
		)
		(_use(_ent . DecimalCounter structural)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int STR -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int DIN 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int ONE 1 0 10(_ent(_out))))
		(_port(_int TEN 1 0 11(_ent(_out))))
		(_port(_int HUN 1 0 12(_ent(_out))))
		(_port(_int THO 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_sig(_int GTE -1 0 55(_arch(_uni))))
		(_sig(_int INC -1 0 55(_arch(_uni))))
		(_sig(_int RSS -1 0 55(_arch(_uni))))
		(_sig(_int ENA -1 0 55(_arch(_uni))))
		(_sig(_int NGTE -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 56(_array -1((_dto i 15 i 0)))))
		(_sig(_int CNT 3 0 56(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_alias((NGTE)(GTE)))(_simpleassign "not")(_trgt(12))(_sens(8)))))
			(line__77(_arch 1 0 77(_assignment(_trgt(8))(_sens(13)(3))(_mon))))
			(line__78(_arch 2 0 78(_assignment(_trgt(9))(_sens(8)(11)))))
			(line__79(_arch 3 0 79(_assignment(_trgt(10))(_sens(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Structural 5 -1)
)
I 000051 55 1290          1771271263068 Behavioral
(_unit VHDL(anodedecoder 0 4(behavioral 0 13))
	(_version vef)
	(_time 1771271263069 2026.02.16 13:47:43)
	(_source(\../src/AnodeDecoder.vhd\))
	(_parameters tan)
	(_code c391c0969594c1d5c5c0d69996c5c6c5c0c595c5c7)
	(_ent
		(_time 1771271227116)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int SEL 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int ANO 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qn 2 0 14(_arch(_uni))))
		(_sig(_int Qp 2 0 14(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 16(_prcs(_simple)(_trgt(4))(_sens(2)))))
			(Sequential(_arch 1 0 27(_prcs(_trgt(5))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(line__36(_arch 2 0 36(_assignment(_alias((ANO)(Qp)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(33686018)
		(33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1273          1771271263130 Behavioral
(_unit VHDL(frcounter 0 5(behavioral 0 17))
	(_version vef)
	(_time 1771271263131 2026.02.16 13:47:43)
	(_source(\../src/FrCounter.vhd\))
	(_parameters tan)
	(_code 0250070502555514560c1758060506040705000404)
	(_ent
		(_time 1771271227311)
	)
	(_object
		(_gen(_int BusWhidht -1 0 7 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 10(_ent(_in)(_event))))
		(_port(_int RST -2 0 11(_ent(_in))))
		(_port(_int INC -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int CNT 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 18(_array -2((_dto c 3 i 0)))))
		(_sig(_int Cp 1 0 18(_arch(_uni))))
		(_sig(_int Cn 1 0 18(_arch(_uni))))
		(_prcs
			(combinational(_arch 0 0 21(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4))(_read(5)))))
			(sequential(_arch 1 0 31(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 981           1771271263181 Behavioral
(_unit VHDL(timer 0 5(behavioral 0 14))
	(_version vef)
	(_time 1771271263182 2026.02.16 13:47:43)
	(_source(\../src/Timer.vhd\))
	(_parameters tan)
	(_code 30633735396730263732226b653639366436353732)
	(_ent
		(_time 1771271227445)
	)
	(_object
		(_gen(_int Ticks -1 0 6 \100\ (_ent gms((i 100)))))
		(_port(_int CLK -2 0 9(_ent(_in)(_event))))
		(_port(_int RST -2 0 10(_ent(_in)(_event))))
		(_port(_int EOT -2 0 11(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~Ticks~13 0 15(_scalar (_to i 0 c 2))))
		(_sig(_int Cp 0 0 15(_arch(_uni))))
		(_sig(_int Cn 0 0 15(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(4)(2))(_sens(3)))))
			(Sequential(_arch 1 0 28(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 3486          1771271263296 Structural
(_unit VHDL(binarytodecimal 0 4(structural 0 16))
	(_version vef)
	(_time 1771271263297 2026.02.16 13:47:43)
	(_source(\../src/BinaryToDecimal.vhd\))
	(_parameters tan)
	(_code adffacfaf0faacbba9f8bff6f5aaa9abfbaba9aba8)
	(_ent
		(_time 1771271227575)
	)
	(_comp
		(LatchSR
			(_object
				(_port(_int CLk -1 0 20(_ent (_in))))
				(_port(_int RST -1 0 21(_ent (_in))))
				(_port(_int CLR -1 0 22(_ent (_in))))
				(_port(_int SET -1 0 23(_ent (_in))))
				(_port(_int SOUT -1 0 24(_ent (_out))))
			)
		)
		(FrCounter
			(_object
				(_gen(_int BusWhidht -2 0 31(_ent((i 16)))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int RST -1 0 35(_ent (_in))))
				(_port(_int INC -1 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 37(_array -1((_dto c 4 i 0)))))
				(_port(_int CNT 4 0 37(_ent (_out))))
			)
		)
		(DecimalCounter
			(_object
				(_port(_int CLK -1 0 44(_ent (_in))))
				(_port(_int RST -1 0 45(_ent (_in))))
				(_port(_int INC -1 0 46(_ent (_in))))
				(_port(_int ONES 2 0 47(_ent (_out))))
				(_port(_int TENS 2 0 48(_ent (_out))))
				(_port(_int HUN 2 0 49(_ent (_out))))
				(_port(_int THO 2 0 50(_ent (_out))))
			)
		)
	)
	(_inst START 0 58(_comp LatchSR)
		(_port
			((CLk)(CLK))
			((RST)(RST))
			((CLR)(NGTE))
			((SET)(STR))
			((SOUT)(ENA))
		)
		(_use(_ent . LatchSR Behavioral)
		)
	)
	(_inst CONTADOR 0 66(_comp FrCounter)
		(_gen
			((BusWhidht)((i 16)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((INC)(ENA))
			((CNT)(CNT))
		)
		(_use(_ent . FrCounter Behavioral)
			(_gen
				((BusWhidht)((i 16)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((INC)(INC))
				((CNT)(CNT))
			)
		)
	)
	(_inst CONTADORDECIMAL 0 80(_comp DecimalCounter)
		(_port
			((CLK)(CLK))
			((RST)(RSS))
			((INC)(INC))
			((ONES)(ONE))
			((TENS)(TEN))
			((HUN)(HUN))
			((THO)(THO))
		)
		(_use(_ent . DecimalCounter structural)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int STR -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int DIN 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int ONE 1 0 10(_ent(_out))))
		(_port(_int TEN 1 0 11(_ent(_out))))
		(_port(_int HUN 1 0 12(_ent(_out))))
		(_port(_int THO 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_sig(_int GTE -1 0 55(_arch(_uni))))
		(_sig(_int INC -1 0 55(_arch(_uni))))
		(_sig(_int RSS -1 0 55(_arch(_uni))))
		(_sig(_int ENA -1 0 55(_arch(_uni))))
		(_sig(_int NGTE -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 56(_array -1((_dto i 15 i 0)))))
		(_sig(_int CNT 3 0 56(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_alias((NGTE)(GTE)))(_simpleassign "not")(_trgt(12))(_sens(8)))))
			(line__77(_arch 1 0 77(_assignment(_trgt(8))(_sens(3)(13))(_mon))))
			(line__78(_arch 2 0 78(_assignment(_trgt(9))(_sens(8)(11)))))
			(line__79(_arch 3 0 79(_assignment(_trgt(10))(_sens(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Structural 5 -1)
)
I 000051 55 1233          1771271263365 Behavioral
(_unit VHDL(counterm10 0 5(behavioral 0 15))
	(_version vef)
	(_time 1771271263366 2026.02.16 13:47:43)
	(_source(\../src/CounterM10.vhd\))
	(_parameters tan)
	(_code ecbeecbfe9babdfabbbef8b6b8ebeeeab8efedefec)
	(_ent
		(_time 1771271227658)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in)(_event))))
		(_port(_int ENI -1 0 9(_ent(_in))))
		(_port(_int ENO -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int CNT 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int Cp 1 0 16(_arch(_uni))))
		(_sig(_int Cn 1 0 16(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 18(_prcs(_simple)(_trgt(3)(4)(6))(_sens(2)(5)))))
			(Sequential(_arch 1 0 37(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 2011          1771271263457 structural
(_unit VHDL(decimalcounter 0 3(structural 0 14))
	(_version vef)
	(_time 1771271263458 2026.02.16 13:47:43)
	(_source(\../src/DecimalCounter.vhd\))
	(_parameters tan)
	(_code 4a184a481e1d1d5c40180e101a4c194c494c1c4d4f)
	(_ent
		(_time 1771271227770)
	)
	(_comp
		(CounterM10
			(_object
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int RST -1 0 19(_ent (_in))))
				(_port(_int ENI -1 0 20(_ent (_in))))
				(_port(_int ENO -1 0 21(_ent (_out))))
				(_port(_int CNT 1 0 22(_ent (_out))))
			)
		)
	)
	(_inst DIG1 0 28(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(INC))
			((ENO)(ENO1))
			((CNT)(ONES))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG2 0 36(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO1))
			((ENO)(ENO2))
			((CNT)(TENS))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG3 0 44(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO2))
			((ENO)(ENO3))
			((CNT)(HUN))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG4 0 52(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO3))
			((ENO)(ENO4))
			((CNT)(THO))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_object
		(_port(_int CLK -1 0 5(_ent(_in))))
		(_port(_int RST -1 0 6(_ent(_in))))
		(_port(_int INC -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int ONES 0 0 8(_ent(_out))))
		(_port(_int TENS 0 0 9(_ent(_out))))
		(_port(_int HUN 0 0 10(_ent(_out))))
		(_port(_int THO 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int ENO1 -1 0 26(_arch(_uni))))
		(_sig(_int ENO2 -1 0 26(_arch(_uni))))
		(_sig(_int ENO3 -1 0 26(_arch(_uni))))
		(_sig(_int ENO4 -1 0 26(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 874           1771271263470 Behavioral
(_unit VHDL(latchsr 0 4(behavioral 0 14))
	(_version vef)
	(_time 1771271263471 2026.02.16 13:47:43)
	(_source(\../src/LatchSR.vhd\))
	(_parameters tan)
	(_code 590b0e5a510f094f585941020b5e5b5f0a5f585e5d)
	(_ent
		(_time 1771271227843)
	)
	(_object
		(_port(_int CLk -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLR -1 0 8(_ent(_in))))
		(_port(_int SET -1 0 9(_ent(_in))))
		(_port(_int SOUT -1 0 10(_ent(_out))))
		(_sig(_int Qn -1 0 15(_arch(_uni))))
		(_sig(_int Qp -1 0 15(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(Sequential(_arch 1 0 30(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 468           1771271263539 Structural
(_unit VHDL(displaydriverbtd 0 4(structural 0 13))
	(_version vef)
	(_time 1771271263540 2026.02.16 13:47:43)
	(_source(\../src/DisplayDriverBTD.vhd\))
	(_parameters tan)
	(_code 98ca989799cecf8f98c8dbc2c89f919e9c9f9a9e91)
	(_ent
		(_time 1771271232049)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1540          1771271263600 Behavioral
(_unit VHDL(sn74ls47 0 4(behavioral 0 13))
	(_version vef)
	(_time 1771271263601 2026.02.16 13:47:43)
	(_source(\../src/SN74LS47.vhd\))
	(_parameters tan)
	(_code d685d184858485c5d1d0958d84d5d2d5d1d1d5d083)
	(_ent
		(_time 1771271263573)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int NIB 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1((_dto i 6 i 0)))))
		(_sig(_int Qn 2 0 14(_arch(_uni))))
		(_sig(_int Qp 2 0 14(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(2)))))
			(Sequential(_arch 1 0 39(_prcs(_trgt(5))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(line__47(_arch 2 0 47(_assignment(_alias((SEG)(Qp)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 197122)
		(50463235 197379)
		(33751554 131842)
		(33686018 131843)
		(50463235 131587)
		(33686274 131587)
		(33686274 131586)
		(50463234 197379)
		(33686018 131586)
		(33686018 131587)
		(50463234 131586)
		(33686275 131586)
		(33751810 197122)
		(33686019 131842)
		(33751810 131586)
		(50529026 131586)
		(50529027 197379)
		(50529027 197379)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 3636          1771271263850 Structural
(_unit VHDL(displaydriver 0 4(structural 0 18))
	(_version vef)
	(_time 1771271263851 2026.02.16 13:47:43)
	(_source(\../src/DisplayDriver.vhd\))
	(_parameters tan)
	(_code d082d182d98687c7d7d2938a80d7d9d6d4d7d2d6d9)
	(_ent
		(_time 1771271227246)
	)
	(_comp
		(Timer
			(_object
				(_gen(_int Ticks -2 0 22(_ent((i 100)))))
				(_port(_int CLK -1 0 25(_ent (_in))))
				(_port(_int RST -1 0 26(_ent (_in))))
				(_port(_int EOT -1 0 27(_ent (_out))))
			)
		)
		(FrCounter
			(_object
				(_gen(_int BusWhidht -2 0 35(_ent((i 16)))))
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int RST -1 0 39(_ent (_in))))
				(_port(_int INC -1 0 40(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 41(_array -1((_dto c 1 i 0)))))
				(_port(_int CNT 8 0 41(_ent (_out))))
			)
		)
		(AnodeDecoder
			(_object
				(_port(_int CLK -1 0 49(_ent (_in))))
				(_port(_int RST -1 0 50(_ent (_in))))
				(_port(_int SEL 2 0 51(_ent (_in))))
				(_port(_int ANO 3 0 52(_ent (_out))))
			)
		)
		(SN74LS47
			(_object
				(_port(_int CLK -1 0 60(_ent (_in))))
				(_port(_int RST -1 0 61(_ent (_in))))
				(_port(_int NIB 4 0 62(_ent (_in))))
				(_port(_int SEG 5 0 63(_ent (_out))))
			)
		)
	)
	(_inst u01 0 71(_comp Timer)
		(_gen
			((Ticks)((i 250000)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((EOT)(SYN))
		)
		(_use(_ent . Timer Behavioral)
			(_gen
				((Ticks)((i 250000)))
			)
		)
	)
	(_inst u02 0 80(_comp FrCounter)
		(_gen
			((BusWhidht)((i 2)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((INC)(SYN))
			((CNT)(SEL))
		)
		(_use(_ent . FrCounter Behavioral)
			(_gen
				((BusWhidht)((i 2)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((INC)(INC))
				((CNT)(CNT))
			)
		)
	)
	(_inst u03 0 90(_comp AnodeDecoder)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((SEL)(SEL))
			((ANO)(ANO))
		)
		(_use(_ent . AnodeDecoder Behavioral)
		)
	)
	(_inst u04 0 97(_comp SN74LS47)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((NIB)(NIB))
			((SEG)(SEG))
		)
		(_use(_ent . SN74LS47 Behavioral)
		)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int DIG1 0 0 9(_ent(_in))))
		(_port(_int DIG2 0 0 10(_ent(_in))))
		(_port(_int DIG3 0 0 11(_ent(_in))))
		(_port(_int DIG4 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 13(_ent(_out))))
		(_port(_int ANO 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63(_array -1((_dto i 6 i 0)))))
		(_sig(_int SYN -1 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 68(_array -1((_dto i 1 i 0)))))
		(_sig(_int SEL 6 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 69(_array -1((_dto i 3 i 0)))))
		(_sig(_int NIB 7 0 69(_arch(_uni))))
		(_prcs
			(line__105(_arch 0 0 105(_prcs(_simple)(_trgt(10))(_sens(2)(3)(4)(5)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33751554)
		(50463234)
		(33686018)
	)
	(_model . Structural 2 -1)
)
I 000051 55 3486          1771271263954 Structural
(_unit VHDL(binarytodecimal 0 4(structural 0 16))
	(_version vef)
	(_time 1771271263955 2026.02.16 13:47:43)
	(_source(\../src/BinaryToDecimal.vhd\))
	(_parameters tan)
	(_code 3e6c3a3b62693f283a6b2c6566393a3868383a383b)
	(_ent
		(_time 1771271227575)
	)
	(_comp
		(LatchSR
			(_object
				(_port(_int CLk -1 0 20(_ent (_in))))
				(_port(_int RST -1 0 21(_ent (_in))))
				(_port(_int CLR -1 0 22(_ent (_in))))
				(_port(_int SET -1 0 23(_ent (_in))))
				(_port(_int SOUT -1 0 24(_ent (_out))))
			)
		)
		(FrCounter
			(_object
				(_gen(_int BusWhidht -2 0 31(_ent((i 16)))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int RST -1 0 35(_ent (_in))))
				(_port(_int INC -1 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 37(_array -1((_dto c 4 i 0)))))
				(_port(_int CNT 4 0 37(_ent (_out))))
			)
		)
		(DecimalCounter
			(_object
				(_port(_int CLK -1 0 44(_ent (_in))))
				(_port(_int RST -1 0 45(_ent (_in))))
				(_port(_int INC -1 0 46(_ent (_in))))
				(_port(_int ONES 2 0 47(_ent (_out))))
				(_port(_int TENS 2 0 48(_ent (_out))))
				(_port(_int HUN 2 0 49(_ent (_out))))
				(_port(_int THO 2 0 50(_ent (_out))))
			)
		)
	)
	(_inst START 0 58(_comp LatchSR)
		(_port
			((CLk)(CLK))
			((RST)(RST))
			((CLR)(NGTE))
			((SET)(STR))
			((SOUT)(ENA))
		)
		(_use(_ent . LatchSR Behavioral)
		)
	)
	(_inst CONTADOR 0 66(_comp FrCounter)
		(_gen
			((BusWhidht)((i 16)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((INC)(ENA))
			((CNT)(CNT))
		)
		(_use(_ent . FrCounter Behavioral)
			(_gen
				((BusWhidht)((i 16)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((INC)(INC))
				((CNT)(CNT))
			)
		)
	)
	(_inst CONTADORDECIMAL 0 80(_comp DecimalCounter)
		(_port
			((CLK)(CLK))
			((RST)(RSS))
			((INC)(INC))
			((ONES)(ONE))
			((TENS)(TEN))
			((HUN)(HUN))
			((THO)(THO))
		)
		(_use(_ent . DecimalCounter structural)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int STR -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int DIN 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int ONE 1 0 10(_ent(_out))))
		(_port(_int TEN 1 0 11(_ent(_out))))
		(_port(_int HUN 1 0 12(_ent(_out))))
		(_port(_int THO 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_sig(_int GTE -1 0 55(_arch(_uni))))
		(_sig(_int INC -1 0 55(_arch(_uni))))
		(_sig(_int RSS -1 0 55(_arch(_uni))))
		(_sig(_int ENA -1 0 55(_arch(_uni))))
		(_sig(_int NGTE -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 56(_array -1((_dto i 15 i 0)))))
		(_sig(_int CNT 3 0 56(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_alias((NGTE)(GTE)))(_simpleassign "not")(_trgt(12))(_sens(8)))))
			(line__77(_arch 1 0 77(_assignment(_trgt(8))(_sens(3)(13))(_mon))))
			(line__78(_arch 2 0 78(_assignment(_trgt(9))(_sens(8)(11)))))
			(line__79(_arch 3 0 79(_assignment(_trgt(10))(_sens(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Structural 5 -1)
)
I 000051 55 3233          1771271650216 Structural
(_unit VHDL(displaydriverbtd 0 4(structural 0 16))
	(_version vef)
	(_time 1771271650217 2026.02.16 13:54:10)
	(_source(\../src/DisplayDriverBTD.vhd\))
	(_parameters tan)
	(_code 085c5e0e095e5f1f0e0e4b52580f010e0c0f0a0e01)
	(_ent
		(_time 1771271650197)
	)
	(_comp
		(DisplayDriver
			(_object
				(_port(_int CLK -1 0 20(_ent (_in))))
				(_port(_int RST -1 0 21(_ent (_in))))
				(_port(_int DIG1 3 0 22(_ent (_in))))
				(_port(_int DIG2 3 0 23(_ent (_in))))
				(_port(_int DIG3 3 0 24(_ent (_in))))
				(_port(_int DIG4 3 0 25(_ent (_in))))
				(_port(_int SEG 4 0 26(_ent (_out))))
				(_port(_int ANO 3 0 27(_ent (_out))))
			)
		)
		(BinaryToDecimal
			(_object
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int RST -1 0 35(_ent (_in))))
				(_port(_int STR -1 0 36(_ent (_in))))
				(_port(_int DIN 5 0 37(_ent (_in))))
				(_port(_int ONE 6 0 38(_ent (_out))))
				(_port(_int TEN 6 0 39(_ent (_out))))
				(_port(_int HUN 6 0 40(_ent (_out))))
				(_port(_int THO 6 0 41(_ent (_out))))
			)
		)
		(Timer
			(_object
				(_gen(_int Ticks -2 0 48(_ent((i 100)))))
				(_port(_int CLK -1 0 51(_ent (_in))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int EOT -1 0 53(_ent (_out))))
			)
		)
	)
	(_inst DisplayDriver_1 0 62(_comp DisplayDriver)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((DIG1)(ONE))
			((DIG2)(TEN))
			((DIG3)(HUN))
			((DIG4)(THO))
			((SEG)(SEG))
			((ANO)(ANO))
		)
		(_use(_ent . DisplayDriver Structural)
		)
	)
	(_inst BinaryToDecimal_1 0 75(_comp BinaryToDecimal)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((STR)(EOT))
			((DIN)(DIN))
			((ONE)(ONE))
			((TEN)(TEN))
			((HUN)(HUN))
			((THO)(THO))
		)
		(_use(_ent . BinaryToDecimal Structural)
		)
	)
	(_inst Timer_1 0 88(_comp Timer)
		(_gen
			((Ticks)((i 50000)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((EOT)(EOT))
		)
		(_use(_ent . Timer Behavioral)
			(_gen
				((Ticks)((i 50000)))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int DIN 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int ANO 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 38(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 58(_array -1((_dto i 3 i 0)))))
		(_sig(_int ONE 7 0 58(_arch(_uni))))
		(_sig(_int TEN 7 0 58(_arch(_uni))))
		(_sig(_int HUN 7 0 58(_arch(_uni))))
		(_sig(_int THO 7 0 58(_arch(_uni))))
		(_sig(_int EOT -1 0 59(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 874           1771271650276 Behavioral
(_unit VHDL(latchsr 0 4(behavioral 0 14))
	(_version vef)
	(_time 1771271650277 2026.02.16 13:54:10)
	(_source(\../src/LatchSR.vhd\))
	(_parameters tan)
	(_code 461247444110165047465e1d144144401540474142)
	(_ent
		(_time 1771271227843)
	)
	(_object
		(_port(_int CLk -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLR -1 0 8(_ent(_in))))
		(_port(_int SET -1 0 9(_ent(_in))))
		(_port(_int SOUT -1 0 10(_ent(_out))))
		(_sig(_int Qn -1 0 15(_arch(_uni))))
		(_sig(_int Qp -1 0 15(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(5)(4))(_sens(6)(2)(3)))))
			(Sequential(_arch 1 0 30(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 981           1771271650364 Behavioral
(_unit VHDL(timer 0 5(behavioral 0 14))
	(_version vef)
	(_time 1771271650365 2026.02.16 13:54:10)
	(_source(\../src/Timer.vhd\))
	(_parameters tan)
	(_code a4f1f2f3a9f3a4b2a3a6b6fff1a2ada2f0a2a1a3a6)
	(_ent
		(_time 1771271227445)
	)
	(_object
		(_gen(_int Ticks -1 0 6 \100\ (_ent gms((i 100)))))
		(_port(_int CLK -2 0 9(_ent(_in)(_event))))
		(_port(_int RST -2 0 10(_ent(_in)(_event))))
		(_port(_int EOT -2 0 11(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~Ticks~13 0 15(_scalar (_to i 0 c 2))))
		(_sig(_int Cp 0 0 15(_arch(_uni))))
		(_sig(_int Cn 0 0 15(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(4)(2))(_sens(3)))))
			(Sequential(_arch 1 0 28(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1540          1771271650459 Behavioral
(_unit VHDL(sn74ls47 0 4(behavioral 0 13))
	(_version vef)
	(_time 1771271650460 2026.02.16 13:54:10)
	(_source(\../src/SN74LS47.vhd\))
	(_parameters tan)
	(_code 025752045550511105044159500106010505010457)
	(_ent
		(_time 1771271263572)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int NIB 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1((_dto i 6 i 0)))))
		(_sig(_int Qn 2 0 14(_arch(_uni))))
		(_sig(_int Qp 2 0 14(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(2)))))
			(Sequential(_arch 1 0 39(_prcs(_trgt(5))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(line__47(_arch 2 0 47(_assignment(_alias((SEG)(Qp)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 197122)
		(50463235 197379)
		(33751554 131842)
		(33686018 131843)
		(50463235 131587)
		(33686274 131587)
		(33686274 131586)
		(50463234 197379)
		(33686018 131586)
		(33686018 131587)
		(50463234 131586)
		(33686275 131586)
		(33751810 197122)
		(33686019 131842)
		(33751810 131586)
		(50529026 131586)
		(50529027 197379)
		(50529027 197379)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1273          1771271650561 Behavioral
(_unit VHDL(frcounter 0 5(behavioral 0 17))
	(_version vef)
	(_time 1771271650562 2026.02.16 13:54:10)
	(_source(\../src/FrCounter.vhd\))
	(_parameters tan)
	(_code 5f0b0a5d0b0808490b514a055b585b595a585d5959)
	(_ent
		(_time 1771271227311)
	)
	(_object
		(_gen(_int BusWhidht -1 0 7 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 10(_ent(_in)(_event))))
		(_port(_int RST -2 0 11(_ent(_in))))
		(_port(_int INC -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int CNT 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 18(_array -2((_dto c 3 i 0)))))
		(_sig(_int Cp 1 0 18(_arch(_uni))))
		(_sig(_int Cn 1 0 18(_arch(_uni))))
		(_prcs
			(combinational(_arch 0 0 21(_prcs(_simple)(_trgt(5)(3))(_sens(4)(2))(_read(5)))))
			(sequential(_arch 1 0 31(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1233          1771271650665 Behavioral
(_unit VHDL(counterm10 0 5(behavioral 0 15))
	(_version vef)
	(_time 1771271650666 2026.02.16 13:54:10)
	(_source(\../src/CounterM10.vhd\))
	(_parameters tan)
	(_code cd999d98cf9b9cdb9a9fd99799cacfcb99cecccecd)
	(_ent
		(_time 1771271227658)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in)(_event))))
		(_port(_int ENI -1 0 9(_ent(_in))))
		(_port(_int ENO -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int CNT 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int Cp 1 0 16(_arch(_uni))))
		(_sig(_int Cn 1 0 16(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 18(_prcs(_simple)(_trgt(6)(3)(4))(_sens(5)(2)))))
			(Sequential(_arch 1 0 37(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1290          1771271650774 Behavioral
(_unit VHDL(anodedecoder 0 4(behavioral 0 13))
	(_version vef)
	(_time 1771271650775 2026.02.16 13:54:10)
	(_source(\../src/AnodeDecoder.vhd\))
	(_parameters tan)
	(_code 3a6e6f3f3e6d382c3c392f606f3c3f3c393c6c3c3e)
	(_ent
		(_time 1771271227116)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int SEL 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int ANO 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qn 2 0 14(_arch(_uni))))
		(_sig(_int Qp 2 0 14(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 16(_prcs(_simple)(_trgt(4))(_sens(2)))))
			(Sequential(_arch 1 0 27(_prcs(_trgt(5))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(line__36(_arch 2 0 36(_assignment(_alias((ANO)(Qp)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(33686018)
		(33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2011          1771271650903 structural
(_unit VHDL(decimalcounter 0 3(structural 0 14))
	(_version vef)
	(_time 1771271650904 2026.02.16 13:54:10)
	(_source(\../src/DecimalCounter.vhd\))
	(_parameters tan)
	(_code b7e3e7e3b5e0e0a1bde5f3ede7b1e4b1b4b1e1b0b2)
	(_ent
		(_time 1771271227770)
	)
	(_comp
		(CounterM10
			(_object
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int RST -1 0 19(_ent (_in))))
				(_port(_int ENI -1 0 20(_ent (_in))))
				(_port(_int ENO -1 0 21(_ent (_out))))
				(_port(_int CNT 1 0 22(_ent (_out))))
			)
		)
	)
	(_inst DIG1 0 28(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(INC))
			((ENO)(ENO1))
			((CNT)(ONES))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG2 0 36(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO1))
			((ENO)(ENO2))
			((CNT)(TENS))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG3 0 44(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO2))
			((ENO)(ENO3))
			((CNT)(HUN))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG4 0 52(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO3))
			((ENO)(ENO4))
			((CNT)(THO))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_object
		(_port(_int CLK -1 0 5(_ent(_in))))
		(_port(_int RST -1 0 6(_ent(_in))))
		(_port(_int INC -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int ONES 0 0 8(_ent(_out))))
		(_port(_int TENS 0 0 9(_ent(_out))))
		(_port(_int HUN 0 0 10(_ent(_out))))
		(_port(_int THO 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int ENO1 -1 0 26(_arch(_uni))))
		(_sig(_int ENO2 -1 0 26(_arch(_uni))))
		(_sig(_int ENO3 -1 0 26(_arch(_uni))))
		(_sig(_int ENO4 -1 0 26(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 3636          1771271650973 Structural
(_unit VHDL(displaydriver 0 4(structural 0 18))
	(_version vef)
	(_time 1771271650974 2026.02.16 13:54:10)
	(_source(\../src/DisplayDriver.vhd\))
	(_parameters tan)
	(_code 05515403095352120207465f55020c03010207030c)
	(_ent
		(_time 1771271227246)
	)
	(_comp
		(Timer
			(_object
				(_gen(_int Ticks -2 0 22(_ent((i 100)))))
				(_port(_int CLK -1 0 25(_ent (_in))))
				(_port(_int RST -1 0 26(_ent (_in))))
				(_port(_int EOT -1 0 27(_ent (_out))))
			)
		)
		(FrCounter
			(_object
				(_gen(_int BusWhidht -2 0 35(_ent((i 16)))))
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int RST -1 0 39(_ent (_in))))
				(_port(_int INC -1 0 40(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 41(_array -1((_dto c 1 i 0)))))
				(_port(_int CNT 8 0 41(_ent (_out))))
			)
		)
		(AnodeDecoder
			(_object
				(_port(_int CLK -1 0 49(_ent (_in))))
				(_port(_int RST -1 0 50(_ent (_in))))
				(_port(_int SEL 2 0 51(_ent (_in))))
				(_port(_int ANO 3 0 52(_ent (_out))))
			)
		)
		(SN74LS47
			(_object
				(_port(_int CLK -1 0 60(_ent (_in))))
				(_port(_int RST -1 0 61(_ent (_in))))
				(_port(_int NIB 4 0 62(_ent (_in))))
				(_port(_int SEG 5 0 63(_ent (_out))))
			)
		)
	)
	(_inst u01 0 71(_comp Timer)
		(_gen
			((Ticks)((i 250000)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((EOT)(SYN))
		)
		(_use(_ent . Timer Behavioral)
			(_gen
				((Ticks)((i 250000)))
			)
		)
	)
	(_inst u02 0 80(_comp FrCounter)
		(_gen
			((BusWhidht)((i 2)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((INC)(SYN))
			((CNT)(SEL))
		)
		(_use(_ent . FrCounter Behavioral)
			(_gen
				((BusWhidht)((i 2)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((INC)(INC))
				((CNT)(CNT))
			)
		)
	)
	(_inst u03 0 90(_comp AnodeDecoder)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((SEL)(SEL))
			((ANO)(ANO))
		)
		(_use(_ent . AnodeDecoder Behavioral)
		)
	)
	(_inst u04 0 97(_comp SN74LS47)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((NIB)(NIB))
			((SEG)(SEG))
		)
		(_use(_ent . SN74LS47 Behavioral)
		)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int DIG1 0 0 9(_ent(_in))))
		(_port(_int DIG2 0 0 10(_ent(_in))))
		(_port(_int DIG3 0 0 11(_ent(_in))))
		(_port(_int DIG4 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 13(_ent(_out))))
		(_port(_int ANO 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63(_array -1((_dto i 6 i 0)))))
		(_sig(_int SYN -1 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 68(_array -1((_dto i 1 i 0)))))
		(_sig(_int SEL 6 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 69(_array -1((_dto i 3 i 0)))))
		(_sig(_int NIB 7 0 69(_arch(_uni))))
		(_prcs
			(line__105(_arch 0 0 105(_prcs(_simple)(_trgt(10))(_sens(9)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33751554)
		(50463234)
		(33686018)
	)
	(_model . Structural 2 -1)
)
I 000051 55 3486          1771271651059 Structural
(_unit VHDL(binarytodecimal 0 4(structural 0 16))
	(_version vef)
	(_time 1771271651060 2026.02.16 13:54:11)
	(_source(\../src/BinaryToDecimal.vhd\))
	(_parameters tan)
	(_code 5307045059045245570641080b5457550555575556)
	(_ent
		(_time 1771271227575)
	)
	(_comp
		(LatchSR
			(_object
				(_port(_int CLk -1 0 20(_ent (_in))))
				(_port(_int RST -1 0 21(_ent (_in))))
				(_port(_int CLR -1 0 22(_ent (_in))))
				(_port(_int SET -1 0 23(_ent (_in))))
				(_port(_int SOUT -1 0 24(_ent (_out))))
			)
		)
		(FrCounter
			(_object
				(_gen(_int BusWhidht -2 0 31(_ent((i 16)))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int RST -1 0 35(_ent (_in))))
				(_port(_int INC -1 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 37(_array -1((_dto c 4 i 0)))))
				(_port(_int CNT 4 0 37(_ent (_out))))
			)
		)
		(DecimalCounter
			(_object
				(_port(_int CLK -1 0 44(_ent (_in))))
				(_port(_int RST -1 0 45(_ent (_in))))
				(_port(_int INC -1 0 46(_ent (_in))))
				(_port(_int ONES 2 0 47(_ent (_out))))
				(_port(_int TENS 2 0 48(_ent (_out))))
				(_port(_int HUN 2 0 49(_ent (_out))))
				(_port(_int THO 2 0 50(_ent (_out))))
			)
		)
	)
	(_inst START 0 58(_comp LatchSR)
		(_port
			((CLk)(CLK))
			((RST)(RST))
			((CLR)(NGTE))
			((SET)(STR))
			((SOUT)(ENA))
		)
		(_use(_ent . LatchSR Behavioral)
		)
	)
	(_inst CONTADOR 0 66(_comp FrCounter)
		(_gen
			((BusWhidht)((i 16)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((INC)(ENA))
			((CNT)(CNT))
		)
		(_use(_ent . FrCounter Behavioral)
			(_gen
				((BusWhidht)((i 16)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((INC)(INC))
				((CNT)(CNT))
			)
		)
	)
	(_inst CONTADORDECIMAL 0 80(_comp DecimalCounter)
		(_port
			((CLK)(CLK))
			((RST)(RSS))
			((INC)(INC))
			((ONES)(ONE))
			((TENS)(TEN))
			((HUN)(HUN))
			((THO)(THO))
		)
		(_use(_ent . DecimalCounter structural)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int STR -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int DIN 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int ONE 1 0 10(_ent(_out))))
		(_port(_int TEN 1 0 11(_ent(_out))))
		(_port(_int HUN 1 0 12(_ent(_out))))
		(_port(_int THO 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_sig(_int GTE -1 0 55(_arch(_uni))))
		(_sig(_int INC -1 0 55(_arch(_uni))))
		(_sig(_int RSS -1 0 55(_arch(_uni))))
		(_sig(_int ENA -1 0 55(_arch(_uni))))
		(_sig(_int NGTE -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 56(_array -1((_dto i 15 i 0)))))
		(_sig(_int CNT 3 0 56(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_alias((NGTE)(GTE)))(_simpleassign "not")(_trgt(12))(_sens(8)))))
			(line__77(_arch 1 0 77(_assignment(_trgt(8))(_sens(3)(13))(_mon))))
			(line__78(_arch 2 0 78(_assignment(_trgt(9))(_sens(8)(11)))))
			(line__79(_arch 3 0 79(_assignment(_trgt(10))(_sens(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Structural 5 -1)
)
I 000051 55 3233          1771271651233 Structural
(_unit VHDL(displaydriverbtd 0 4(structural 0 16))
	(_version vef)
	(_time 1771271651234 2026.02.16 13:54:11)
	(_source(\../src/DisplayDriverBTD.vhd\))
	(_parameters tan)
	(_code ffabaeafa0a9a8e8f9f9bca5aff8f6f9fbf8fdf9f6)
	(_ent
		(_time 1771271650196)
	)
	(_comp
		(DisplayDriver
			(_object
				(_port(_int CLK -1 0 20(_ent (_in))))
				(_port(_int RST -1 0 21(_ent (_in))))
				(_port(_int DIG1 3 0 22(_ent (_in))))
				(_port(_int DIG2 3 0 23(_ent (_in))))
				(_port(_int DIG3 3 0 24(_ent (_in))))
				(_port(_int DIG4 3 0 25(_ent (_in))))
				(_port(_int SEG 4 0 26(_ent (_out))))
				(_port(_int ANO 3 0 27(_ent (_out))))
			)
		)
		(BinaryToDecimal
			(_object
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int RST -1 0 35(_ent (_in))))
				(_port(_int STR -1 0 36(_ent (_in))))
				(_port(_int DIN 5 0 37(_ent (_in))))
				(_port(_int ONE 6 0 38(_ent (_out))))
				(_port(_int TEN 6 0 39(_ent (_out))))
				(_port(_int HUN 6 0 40(_ent (_out))))
				(_port(_int THO 6 0 41(_ent (_out))))
			)
		)
		(Timer
			(_object
				(_gen(_int Ticks -2 0 48(_ent((i 100)))))
				(_port(_int CLK -1 0 51(_ent (_in))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int EOT -1 0 53(_ent (_out))))
			)
		)
	)
	(_inst DisplayDriver_1 0 62(_comp DisplayDriver)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((DIG1)(ONE))
			((DIG2)(TEN))
			((DIG3)(HUN))
			((DIG4)(THO))
			((SEG)(SEG))
			((ANO)(ANO))
		)
		(_use(_ent . DisplayDriver Structural)
		)
	)
	(_inst BinaryToDecimal_1 0 75(_comp BinaryToDecimal)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((STR)(EOT))
			((DIN)(DIN))
			((ONE)(ONE))
			((TEN)(TEN))
			((HUN)(HUN))
			((THO)(THO))
		)
		(_use(_ent . BinaryToDecimal Structural)
		)
	)
	(_inst Timer_1 0 88(_comp Timer)
		(_gen
			((Ticks)((i 50000)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((EOT)(EOT))
		)
		(_use(_ent . Timer Behavioral)
			(_gen
				((Ticks)((i 50000)))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int DIN 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int ANO 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 38(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 58(_array -1((_dto i 3 i 0)))))
		(_sig(_int ONE 7 0 58(_arch(_uni))))
		(_sig(_int TEN 7 0 58(_arch(_uni))))
		(_sig(_int HUN 7 0 58(_arch(_uni))))
		(_sig(_int THO 7 0 58(_arch(_uni))))
		(_sig(_int EOT -1 0 59(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 3233          1771271980711 Structural
(_unit VHDL(displaydriverbtd 0 4(structural 0 16))
	(_version vef)
	(_time 1771271980712 2026.02.16 13:59:40)
	(_source(\../src/DisplayDriverBTD.vhd\))
	(_parameters tan)
	(_code 0c590e0a565a5b1b0a0a4f565c0b050a080b0e0a05)
	(_ent
		(_time 1771271650196)
	)
	(_comp
		(DisplayDriver
			(_object
				(_port(_int CLK -1 0 20(_ent (_in))))
				(_port(_int RST -1 0 21(_ent (_in))))
				(_port(_int DIG1 3 0 22(_ent (_in))))
				(_port(_int DIG2 3 0 23(_ent (_in))))
				(_port(_int DIG3 3 0 24(_ent (_in))))
				(_port(_int DIG4 3 0 25(_ent (_in))))
				(_port(_int SEG 4 0 26(_ent (_out))))
				(_port(_int ANO 3 0 27(_ent (_out))))
			)
		)
		(BinaryToDecimal
			(_object
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int RST -1 0 35(_ent (_in))))
				(_port(_int STR -1 0 36(_ent (_in))))
				(_port(_int DIN 5 0 37(_ent (_in))))
				(_port(_int ONE 6 0 38(_ent (_out))))
				(_port(_int TEN 6 0 39(_ent (_out))))
				(_port(_int HUN 6 0 40(_ent (_out))))
				(_port(_int THO 6 0 41(_ent (_out))))
			)
		)
		(Timer
			(_object
				(_gen(_int Ticks -2 0 48(_ent((i 100)))))
				(_port(_int CLK -1 0 51(_ent (_in))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int EOT -1 0 53(_ent (_out))))
			)
		)
	)
	(_inst DisplayDriver_1 0 62(_comp DisplayDriver)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((DIG1)(ONE))
			((DIG2)(TEN))
			((DIG3)(HUN))
			((DIG4)(THO))
			((SEG)(SEG))
			((ANO)(ANO))
		)
		(_use(_ent . DisplayDriver Structural)
		)
	)
	(_inst BinaryToDecimal_1 0 75(_comp BinaryToDecimal)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((STR)(EOT))
			((DIN)(DIN))
			((ONE)(ONE))
			((TEN)(TEN))
			((HUN)(HUN))
			((THO)(THO))
		)
		(_use(_ent . BinaryToDecimal Structural)
		)
	)
	(_inst Timer_1 0 88(_comp Timer)
		(_gen
			((Ticks)((i 50000)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((EOT)(EOT))
		)
		(_use(_ent . Timer Behavioral)
			(_gen
				((Ticks)((i 50000)))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int DIN 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int ANO 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 38(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 58(_array -1((_dto i 3 i 0)))))
		(_sig(_int ONE 7 0 58(_arch(_uni))))
		(_sig(_int TEN 7 0 58(_arch(_uni))))
		(_sig(_int HUN 7 0 58(_arch(_uni))))
		(_sig(_int THO 7 0 58(_arch(_uni))))
		(_sig(_int EOT -1 0 59(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 874           1771272954480 Behavioral
(_unit VHDL(latchsr 0 4(behavioral 0 14))
	(_version vef)
	(_time 1771272954481 2026.02.16 14:15:54)
	(_source(\../src/LatchSR.vhd\))
	(_parameters tan)
	(_code d1868383d18781c7d0d1c98a83d6d3d782d7d0d6d5)
	(_ent
		(_time 1771271227843)
	)
	(_object
		(_port(_int CLk -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLR -1 0 8(_ent(_in))))
		(_port(_int SET -1 0 9(_ent(_in))))
		(_port(_int SOUT -1 0 10(_ent(_out))))
		(_sig(_int Qn -1 0 15(_arch(_uni))))
		(_sig(_int Qp -1 0 15(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(Sequential(_arch 1 0 30(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 981           1771272954576 Behavioral
(_unit VHDL(timer 0 5(behavioral 0 14))
	(_version vef)
	(_time 1771272954577 2026.02.16 14:15:54)
	(_source(\../src/Timer.vhd\))
	(_parameters tan)
	(_code 2f79292b70782f39282d3d747a2926297b292a282d)
	(_ent
		(_time 1771271227445)
	)
	(_object
		(_gen(_int Ticks -1 0 6 \100\ (_ent gms((i 100)))))
		(_port(_int CLK -2 0 9(_ent(_in)(_event))))
		(_port(_int RST -2 0 10(_ent(_in)(_event))))
		(_port(_int EOT -2 0 11(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~Ticks~13 0 15(_scalar (_to i 0 c 2))))
		(_sig(_int Cp 0 0 15(_arch(_uni))))
		(_sig(_int Cn 0 0 15(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(4)(2))(_sens(3)))))
			(Sequential(_arch 1 0 28(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1540          1771272954661 Behavioral
(_unit VHDL(sn74ls47 0 4(behavioral 0 13))
	(_version vef)
	(_time 1771272954662 2026.02.16 14:15:54)
	(_source(\../src/SN74LS47.vhd\))
	(_parameters tan)
	(_code 8ddb8c838cdfde9e8a8bced6df8e898e8a8a8e8bd8)
	(_ent
		(_time 1771271263572)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int NIB 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1((_dto i 6 i 0)))))
		(_sig(_int Qn 2 0 14(_arch(_uni))))
		(_sig(_int Qp 2 0 14(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(2)))))
			(Sequential(_arch 1 0 39(_prcs(_trgt(5))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(line__47(_arch 2 0 47(_assignment(_alias((SEG)(Qp)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 197122)
		(50463235 197379)
		(33751554 131842)
		(33686018 131843)
		(50463235 131587)
		(33686274 131587)
		(33686274 131586)
		(50463234 197379)
		(33686018 131586)
		(33686018 131587)
		(50463234 131586)
		(33686275 131586)
		(33751810 197122)
		(33686019 131842)
		(33751810 131586)
		(50529026 131586)
		(50529027 197379)
		(50529027 197379)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1273          1771272954743 Behavioral
(_unit VHDL(frcounter 0 5(behavioral 0 17))
	(_version vef)
	(_time 1771272954744 2026.02.16 14:15:54)
	(_source(\../src/FrCounter.vhd\))
	(_parameters tan)
	(_code db8cdf888b8c8ccd8fd5ce81dfdcdfdddedcd9dddd)
	(_ent
		(_time 1771271227311)
	)
	(_object
		(_gen(_int BusWhidht -1 0 7 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 10(_ent(_in)(_event))))
		(_port(_int RST -2 0 11(_ent(_in))))
		(_port(_int INC -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int CNT 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 18(_array -2((_dto c 3 i 0)))))
		(_sig(_int Cp 1 0 18(_arch(_uni))))
		(_sig(_int Cn 1 0 18(_arch(_uni))))
		(_prcs
			(combinational(_arch 0 0 21(_prcs(_simple)(_trgt(5)(3))(_sens(4)(2))(_read(5)))))
			(sequential(_arch 1 0 31(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1233          1771272954828 Behavioral
(_unit VHDL(counterm10 0 5(behavioral 0 15))
	(_version vef)
	(_time 1771272954829 2026.02.16 14:15:54)
	(_source(\../src/CounterM10.vhd\))
	(_parameters tan)
	(_code 297e292d767f783f7e7b3d737d2e2b2f7d2a282a29)
	(_ent
		(_time 1771271227658)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in)(_event))))
		(_port(_int ENI -1 0 9(_ent(_in))))
		(_port(_int ENO -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int CNT 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int Cp 1 0 16(_arch(_uni))))
		(_sig(_int Cn 1 0 16(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 18(_prcs(_simple)(_trgt(6)(3)(4))(_sens(5)(2)))))
			(Sequential(_arch 1 0 37(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1290          1771272954913 Behavioral
(_unit VHDL(anodedecoder 0 4(behavioral 0 13))
	(_version vef)
	(_time 1771272954914 2026.02.16 14:15:54)
	(_source(\../src/AnodeDecoder.vhd\))
	(_parameters tan)
	(_code 87d08589d5d08591818492ddd28182818481d18183)
	(_ent
		(_time 1771271227116)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int SEL 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int ANO 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qn 2 0 14(_arch(_uni))))
		(_sig(_int Qp 2 0 14(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 16(_prcs(_simple)(_trgt(4))(_sens(2)))))
			(Sequential(_arch 1 0 27(_prcs(_trgt(5))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(line__36(_arch 2 0 36(_assignment(_alias((ANO)(Qp)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(33686018)
		(33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 3636          1771272955024 Structural
(_unit VHDL(displaydriver 0 4(structural 0 18))
	(_version vef)
	(_time 1771272955025 2026.02.16 14:15:55)
	(_source(\../src/DisplayDriver.vhd\))
	(_parameters tan)
	(_code f4a3f3a4f9a2a3e3f3f6b7aea4f3fdf2f0f3f6f2fd)
	(_ent
		(_time 1771271227246)
	)
	(_comp
		(Timer
			(_object
				(_gen(_int Ticks -2 0 22(_ent((i 100)))))
				(_port(_int CLK -1 0 25(_ent (_in))))
				(_port(_int RST -1 0 26(_ent (_in))))
				(_port(_int EOT -1 0 27(_ent (_out))))
			)
		)
		(FrCounter
			(_object
				(_gen(_int BusWhidht -2 0 35(_ent((i 16)))))
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int RST -1 0 39(_ent (_in))))
				(_port(_int INC -1 0 40(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 41(_array -1((_dto c 1 i 0)))))
				(_port(_int CNT 8 0 41(_ent (_out))))
			)
		)
		(AnodeDecoder
			(_object
				(_port(_int CLK -1 0 49(_ent (_in))))
				(_port(_int RST -1 0 50(_ent (_in))))
				(_port(_int SEL 2 0 51(_ent (_in))))
				(_port(_int ANO 3 0 52(_ent (_out))))
			)
		)
		(SN74LS47
			(_object
				(_port(_int CLK -1 0 60(_ent (_in))))
				(_port(_int RST -1 0 61(_ent (_in))))
				(_port(_int NIB 4 0 62(_ent (_in))))
				(_port(_int SEG 5 0 63(_ent (_out))))
			)
		)
	)
	(_inst u01 0 71(_comp Timer)
		(_gen
			((Ticks)((i 250000)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((EOT)(SYN))
		)
		(_use(_ent . Timer Behavioral)
			(_gen
				((Ticks)((i 250000)))
			)
		)
	)
	(_inst u02 0 80(_comp FrCounter)
		(_gen
			((BusWhidht)((i 2)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((INC)(SYN))
			((CNT)(SEL))
		)
		(_use(_ent . FrCounter Behavioral)
			(_gen
				((BusWhidht)((i 2)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((INC)(INC))
				((CNT)(CNT))
			)
		)
	)
	(_inst u03 0 90(_comp AnodeDecoder)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((SEL)(SEL))
			((ANO)(ANO))
		)
		(_use(_ent . AnodeDecoder Behavioral)
		)
	)
	(_inst u04 0 97(_comp SN74LS47)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((NIB)(NIB))
			((SEG)(SEG))
		)
		(_use(_ent . SN74LS47 Behavioral)
		)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int DIG1 0 0 9(_ent(_in))))
		(_port(_int DIG2 0 0 10(_ent(_in))))
		(_port(_int DIG3 0 0 11(_ent(_in))))
		(_port(_int DIG4 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 13(_ent(_out))))
		(_port(_int ANO 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63(_array -1((_dto i 6 i 0)))))
		(_sig(_int SYN -1 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 68(_array -1((_dto i 1 i 0)))))
		(_sig(_int SEL 6 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 69(_array -1((_dto i 3 i 0)))))
		(_sig(_int NIB 7 0 69(_arch(_uni))))
		(_prcs
			(line__105(_arch 0 0 105(_prcs(_simple)(_trgt(10))(_sens(9)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33751554)
		(50463234)
		(33686018)
	)
	(_model . Structural 2 -1)
)
I 000051 55 2011          1771272955132 structural
(_unit VHDL(decimalcounter 0 3(structural 0 14))
	(_version vef)
	(_time 1771272955133 2026.02.16 14:15:55)
	(_source(\../src/DecimalCounter.vhd\))
	(_parameters tan)
	(_code 623562626535357468302638326431646164346567)
	(_ent
		(_time 1771271227770)
	)
	(_comp
		(CounterM10
			(_object
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int RST -1 0 19(_ent (_in))))
				(_port(_int ENI -1 0 20(_ent (_in))))
				(_port(_int ENO -1 0 21(_ent (_out))))
				(_port(_int CNT 1 0 22(_ent (_out))))
			)
		)
	)
	(_inst DIG1 0 28(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(INC))
			((ENO)(ENO1))
			((CNT)(ONES))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG2 0 36(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO1))
			((ENO)(ENO2))
			((CNT)(TENS))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG3 0 44(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO2))
			((ENO)(ENO3))
			((CNT)(HUN))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG4 0 52(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO3))
			((ENO)(ENO4))
			((CNT)(THO))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_object
		(_port(_int CLK -1 0 5(_ent(_in))))
		(_port(_int RST -1 0 6(_ent(_in))))
		(_port(_int INC -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int ONES 0 0 8(_ent(_out))))
		(_port(_int TENS 0 0 9(_ent(_out))))
		(_port(_int HUN 0 0 10(_ent(_out))))
		(_port(_int THO 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int ENO1 -1 0 26(_arch(_uni))))
		(_sig(_int ENO2 -1 0 26(_arch(_uni))))
		(_sig(_int ENO3 -1 0 26(_arch(_uni))))
		(_sig(_int ENO4 -1 0 26(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 3488          1771272955199 Structural
(_unit VHDL(binarytodecimal 0 4(structural 0 16))
	(_version vef)
	(_time 1771272955200 2026.02.16 14:15:55)
	(_source(\../src/BinaryToDecimal.vhd\))
	(_parameters tan)
	(_code a0f7a6f7a9f7a1b6a4f5b2fbf8a7a4a6f6a6a4a6a5)
	(_ent
		(_time 1771271227575)
	)
	(_comp
		(LatchSR
			(_object
				(_port(_int CLk -1 0 20(_ent (_in))))
				(_port(_int RST -1 0 21(_ent (_in))))
				(_port(_int CLR -1 0 22(_ent (_in))))
				(_port(_int SET -1 0 23(_ent (_in))))
				(_port(_int SOUT -1 0 24(_ent (_out))))
			)
		)
		(FrCounter
			(_object
				(_gen(_int BusWhidht -2 0 31(_ent((i 16)))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int RST -1 0 35(_ent (_in))))
				(_port(_int INC -1 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 37(_array -1((_dto c 4 i 0)))))
				(_port(_int CNT 4 0 37(_ent (_out))))
			)
		)
		(DecimalCounter
			(_object
				(_port(_int CLK -1 0 44(_ent (_in))))
				(_port(_int RST -1 0 45(_ent (_in))))
				(_port(_int INC -1 0 46(_ent (_in))))
				(_port(_int ONES 2 0 47(_ent (_out))))
				(_port(_int TENS 2 0 48(_ent (_out))))
				(_port(_int HUN 2 0 49(_ent (_out))))
				(_port(_int THO 2 0 50(_ent (_out))))
			)
		)
	)
	(_inst START 0 58(_comp LatchSR)
		(_port
			((CLk)(CLK))
			((RST)(RST))
			((CLR)(NGTE))
			((SET)(STR))
			((SOUT)(ENA))
		)
		(_use(_ent . LatchSR Behavioral)
		)
	)
	(_inst CONTADOR 0 66(_comp FrCounter)
		(_gen
			((BusWhidht)((i 16)))
		)
		(_port
			((CLK)(CLK))
			((RST)(ENA))
			((INC)((i 3)))
			((CNT)(CNT))
		)
		(_use(_ent . FrCounter Behavioral)
			(_gen
				((BusWhidht)((i 16)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((INC)(INC))
				((CNT)(CNT))
			)
		)
	)
	(_inst CONTADORDECIMAL 0 80(_comp DecimalCounter)
		(_port
			((CLK)(CLK))
			((RST)(RSS))
			((INC)(INC))
			((ONES)(ONE))
			((TENS)(TEN))
			((HUN)(HUN))
			((THO)(THO))
		)
		(_use(_ent . DecimalCounter structural)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int STR -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int DIN 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int ONE 1 0 10(_ent(_out))))
		(_port(_int TEN 1 0 11(_ent(_out))))
		(_port(_int HUN 1 0 12(_ent(_out))))
		(_port(_int THO 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_sig(_int GTE -1 0 55(_arch(_uni))))
		(_sig(_int INC -1 0 55(_arch(_uni))))
		(_sig(_int RSS -1 0 55(_arch(_uni))))
		(_sig(_int ENA -1 0 55(_arch(_uni))))
		(_sig(_int NGTE -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 56(_array -1((_dto i 15 i 0)))))
		(_sig(_int CNT 3 0 56(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_alias((NGTE)(GTE)))(_simpleassign "not")(_trgt(12))(_sens(8)))))
			(line__77(_arch 1 0 77(_assignment(_trgt(8))(_sens(3)(13))(_mon))))
			(line__78(_arch 2 0 78(_assignment(_trgt(9))(_sens(8)(11)))))
			(line__79(_arch 3 0 79(_assignment(_trgt(10))(_sens(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Structural 5 -1)
)
I 000051 55 3233          1771272955286 Structural
(_unit VHDL(displaydriverbtd 0 4(structural 0 16))
	(_version vef)
	(_time 1771272955287 2026.02.16 14:15:55)
	(_source(\../src/DisplayDriverBTD.vhd\))
	(_parameters tan)
	(_code fea9feaea2a8a9e9f8f8bda4aef9f7f8faf9fcf8f7)
	(_ent
		(_time 1771271650196)
	)
	(_comp
		(DisplayDriver
			(_object
				(_port(_int CLK -1 0 20(_ent (_in))))
				(_port(_int RST -1 0 21(_ent (_in))))
				(_port(_int DIG1 3 0 22(_ent (_in))))
				(_port(_int DIG2 3 0 23(_ent (_in))))
				(_port(_int DIG3 3 0 24(_ent (_in))))
				(_port(_int DIG4 3 0 25(_ent (_in))))
				(_port(_int SEG 4 0 26(_ent (_out))))
				(_port(_int ANO 3 0 27(_ent (_out))))
			)
		)
		(BinaryToDecimal
			(_object
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int RST -1 0 35(_ent (_in))))
				(_port(_int STR -1 0 36(_ent (_in))))
				(_port(_int DIN 5 0 37(_ent (_in))))
				(_port(_int ONE 6 0 38(_ent (_out))))
				(_port(_int TEN 6 0 39(_ent (_out))))
				(_port(_int HUN 6 0 40(_ent (_out))))
				(_port(_int THO 6 0 41(_ent (_out))))
			)
		)
		(Timer
			(_object
				(_gen(_int Ticks -2 0 48(_ent((i 100)))))
				(_port(_int CLK -1 0 51(_ent (_in))))
				(_port(_int RST -1 0 52(_ent (_in))))
				(_port(_int EOT -1 0 53(_ent (_out))))
			)
		)
	)
	(_inst DisplayDriver_1 0 62(_comp DisplayDriver)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((DIG1)(ONE))
			((DIG2)(TEN))
			((DIG3)(HUN))
			((DIG4)(THO))
			((SEG)(SEG))
			((ANO)(ANO))
		)
		(_use(_ent . DisplayDriver Structural)
		)
	)
	(_inst BinaryToDecimal_1 0 75(_comp BinaryToDecimal)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((STR)(EOT))
			((DIN)(DIN))
			((ONE)(ONE))
			((TEN)(TEN))
			((HUN)(HUN))
			((THO)(THO))
		)
		(_use(_ent . BinaryToDecimal Structural)
		)
	)
	(_inst Timer_1 0 88(_comp Timer)
		(_gen
			((Ticks)((i 50000)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((EOT)(EOT))
		)
		(_use(_ent . Timer Behavioral)
			(_gen
				((Ticks)((i 50000)))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int DIN 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int ANO 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 38(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 58(_array -1((_dto i 3 i 0)))))
		(_sig(_int ONE 7 0 58(_arch(_uni))))
		(_sig(_int TEN 7 0 58(_arch(_uni))))
		(_sig(_int HUN 7 0 58(_arch(_uni))))
		(_sig(_int THO 7 0 58(_arch(_uni))))
		(_sig(_int EOT -1 0 59(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 3233          1771273306447 Structural
(_unit VHDL(displaydriverbtd 0 4(structural 0 15))
	(_version vef)
	(_time 1771273306448 2026.02.16 14:21:46)
	(_source(\../src/DisplayDriverBTD.vhd\))
	(_parameters tan)
	(_code b2b4b6e6b9e4e5a5b7e0f1e8e2b5bbb4b6b5b0b4bb)
	(_ent
		(_time 1771271650196)
	)
	(_comp
		(DisplayDriver
			(_object
				(_port(_int CLK -1 0 19(_ent (_in))))
				(_port(_int RST -1 0 20(_ent (_in))))
				(_port(_int DIG1 3 0 21(_ent (_in))))
				(_port(_int DIG2 3 0 22(_ent (_in))))
				(_port(_int DIG3 3 0 23(_ent (_in))))
				(_port(_int DIG4 3 0 24(_ent (_in))))
				(_port(_int SEG 4 0 25(_ent (_out))))
				(_port(_int ANO 3 0 26(_ent (_out))))
			)
		)
		(BinaryToDecimal
			(_object
				(_port(_int CLK -1 0 33(_ent (_in))))
				(_port(_int RST -1 0 34(_ent (_in))))
				(_port(_int STR -1 0 35(_ent (_in))))
				(_port(_int DIN 5 0 36(_ent (_in))))
				(_port(_int ONE 6 0 37(_ent (_out))))
				(_port(_int TEN 6 0 38(_ent (_out))))
				(_port(_int HUN 6 0 39(_ent (_out))))
				(_port(_int THO 6 0 40(_ent (_out))))
			)
		)
		(Timer
			(_object
				(_gen(_int Ticks -2 0 47(_ent((i 100)))))
				(_port(_int CLK -1 0 50(_ent (_in))))
				(_port(_int RST -1 0 51(_ent (_in))))
				(_port(_int EOT -1 0 52(_ent (_out))))
			)
		)
	)
	(_inst DisplayDriver_1 0 61(_comp DisplayDriver)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((DIG1)(ONE))
			((DIG2)(TEN))
			((DIG3)(HUN))
			((DIG4)(THO))
			((SEG)(SEG))
			((ANO)(ANO))
		)
		(_use(_ent . DisplayDriver Structural)
		)
	)
	(_inst BinaryToDecimal_1 0 73(_comp BinaryToDecimal)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((STR)(EOT))
			((DIN)(DIN))
			((ONE)(ONE))
			((TEN)(TEN))
			((HUN)(HUN))
			((THO)(THO))
		)
		(_use(_ent . BinaryToDecimal Structural)
		)
	)
	(_inst Timer_1 0 85(_comp Timer)
		(_gen
			((Ticks)((i 50000)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((EOT)(EOT))
		)
		(_use(_ent . Timer Behavioral)
			(_gen
				((Ticks)((i 50000)))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int DIN 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int ANO 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int ONE 7 0 57(_arch(_uni))))
		(_sig(_int TEN 7 0 57(_arch(_uni))))
		(_sig(_int HUN 7 0 57(_arch(_uni))))
		(_sig(_int THO 7 0 57(_arch(_uni))))
		(_sig(_int EOT -1 0 58(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 874           1771273857740 Behavioral
(_unit VHDL(latchsr 0 4(behavioral 0 14))
	(_version vef)
	(_time 1771273857741 2026.02.16 14:30:57)
	(_source(\../src/LatchSR.vhd\))
	(_parameters tan)
	(_code 333331363165632532332b68613431356035323437)
	(_ent
		(_time 1771271227843)
	)
	(_object
		(_port(_int CLk -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLR -1 0 8(_ent(_in))))
		(_port(_int SET -1 0 9(_ent(_in))))
		(_port(_int SOUT -1 0 10(_ent(_out))))
		(_sig(_int Qn -1 0 15(_arch(_uni))))
		(_sig(_int Qp -1 0 15(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(Sequential(_arch 1 0 30(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 981           1771273857809 Behavioral
(_unit VHDL(timer 0 5(behavioral 0 14))
	(_version vef)
	(_time 1771273857810 2026.02.16 14:30:57)
	(_source(\../src/Timer.vhd\))
	(_parameters tan)
	(_code 71702470792671677673632a247778772577747673)
	(_ent
		(_time 1771271227445)
	)
	(_object
		(_gen(_int Ticks -1 0 6 \100\ (_ent gms((i 100)))))
		(_port(_int CLK -2 0 9(_ent(_in)(_event))))
		(_port(_int RST -2 0 10(_ent(_in)(_event))))
		(_port(_int EOT -2 0 11(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~Ticks~13 0 15(_scalar (_to i 0 c 2))))
		(_sig(_int Cp 0 0 15(_arch(_uni))))
		(_sig(_int Cn 0 0 15(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(4)(2))(_sens(3)))))
			(Sequential(_arch 1 0 28(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1540          1771273857852 Behavioral
(_unit VHDL(sn74ls47 0 4(behavioral 0 13))
	(_version vef)
	(_time 1771273857853 2026.02.16 14:30:57)
	(_source(\../src/SN74LS47.vhd\))
	(_parameters tan)
	(_code a0a1f2f7f5f2f3b3a7a6e3fbf2a3a4a3a7a7a3a6f5)
	(_ent
		(_time 1771271263572)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int NIB 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1((_dto i 6 i 0)))))
		(_sig(_int Qn 2 0 14(_arch(_uni))))
		(_sig(_int Qp 2 0 14(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(2)))))
			(Sequential(_arch 1 0 39(_prcs(_trgt(5))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(line__47(_arch 2 0 47(_assignment(_alias((SEG)(Qp)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 197122)
		(50463235 197379)
		(33751554 131842)
		(33686018 131843)
		(50463235 131587)
		(33686274 131587)
		(33686274 131586)
		(50463234 197379)
		(33686018 131586)
		(33686018 131587)
		(50463234 131586)
		(33686275 131586)
		(33751810 197122)
		(33686019 131842)
		(33751810 131586)
		(50529026 131586)
		(50529027 197379)
		(50529027 197379)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1283          1771273857942 Behavioral
(_unit VHDL(frcounter 0 5(behavioral 0 17))
	(_version vef)
	(_time 1771273857943 2026.02.16 14:30:57)
	(_source(\../src/FrCounter.vhd\))
	(_parameters tan)
	(_code fefea9afa9a9a9e8aafeeba4faf9faf8fbf9fcf8f8)
	(_ent
		(_time 1771271227311)
	)
	(_object
		(_gen(_int BusWhidht -1 0 7 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 10(_ent(_in)(_event))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int INC -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int CNT 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 18(_array -2((_dto c 3 i 0)))))
		(_sig(_int Cp 1 0 18(_arch(_uni))))
		(_sig(_int Cn 1 0 18(_arch(_uni))))
		(_prcs
			(combinational(_arch 0 0 21(_prcs(_simple)(_trgt(5)(3))(_sens(4)(2))(_read(5)))))
			(sequential(_arch 1 0 31(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1233          1771273858027 Behavioral
(_unit VHDL(counterm10 0 5(behavioral 0 15))
	(_version vef)
	(_time 1771273858028 2026.02.16 14:30:58)
	(_source(\../src/CounterM10.vhd\))
	(_parameters tan)
	(_code 4c4c1d4e491a1d5a1b1e5816184b4e4a184f4d4f4c)
	(_ent
		(_time 1771271227658)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in)(_event))))
		(_port(_int ENI -1 0 9(_ent(_in))))
		(_port(_int ENO -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int CNT 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int Cp 1 0 16(_arch(_uni))))
		(_sig(_int Cn 1 0 16(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 18(_prcs(_simple)(_trgt(3)(4)(6))(_sens(2)(5)))))
			(Sequential(_arch 1 0 37(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1290          1771273858090 Behavioral
(_unit VHDL(anodedecoder 0 4(behavioral 0 13))
	(_version vef)
	(_time 1771273858091 2026.02.16 14:30:58)
	(_source(\../src/AnodeDecoder.vhd\))
	(_parameters tan)
	(_code 8b8bd8858cdc899d8d889ed1de8d8e8d888ddd8d8f)
	(_ent
		(_time 1771271227116)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int SEL 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int ANO 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qn 2 0 14(_arch(_uni))))
		(_sig(_int Qp 2 0 14(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 16(_prcs(_simple)(_trgt(4))(_sens(2)))))
			(Sequential(_arch 1 0 27(_prcs(_trgt(5))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(line__36(_arch 2 0 36(_assignment(_alias((ANO)(Qp)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(33686018)
		(33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 3608          1771273858153 Structural
(_unit VHDL(displaydriver 0 4(structural 0 18))
	(_version vef)
	(_time 1771273858154 2026.02.16 14:30:58)
	(_source(\../src/DisplayDriver.vhd\))
	(_parameters tan)
	(_code c9c99f9cc99f9edececb8a9399cec0cfcdcecbcfc0)
	(_ent
		(_time 1771271227246)
	)
	(_comp
		(Timer
			(_object
				(_gen(_int Ticks -2 0 22(_ent((i 100)))))
				(_port(_int CLK -1 0 25(_ent (_in))))
				(_port(_int RST -1 0 26(_ent (_in))))
				(_port(_int EOT -1 0 27(_ent (_out))))
			)
		)
		(FrCounter
			(_object
				(_gen(_int BusWhidht -2 0 35(_ent((i 16)))))
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int RST -1 0 39(_ent (_in))))
				(_port(_int INC -1 0 40(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 41(_array -1((_dto c 1 i 0)))))
				(_port(_int CNT 8 0 41(_ent (_out))))
			)
		)
		(AnodeDecoder
			(_object
				(_port(_int CLK -1 0 49(_ent (_in))))
				(_port(_int RST -1 0 50(_ent (_in))))
				(_port(_int SEL 2 0 51(_ent (_in))))
				(_port(_int ANO 3 0 52(_ent (_out))))
			)
		)
		(SN74LS47
			(_object
				(_port(_int CLK -1 0 60(_ent (_in))))
				(_port(_int RST -1 0 61(_ent (_in))))
				(_port(_int NIB 4 0 62(_ent (_in))))
				(_port(_int SEG 5 0 63(_ent (_out))))
			)
		)
	)
	(_inst u01 0 71(_comp Timer)
		(_gen
			((Ticks)((i 250000)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((EOT)(SYN))
		)
		(_use(_ent . Timer Behavioral)
			(_gen
				((Ticks)((i 250000)))
			)
		)
	)
	(_inst u02 0 80(_comp FrCounter)
		(_gen
			((BusWhidht)((i 2)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((INC)(SYN))
			((CNT)(SEL))
		)
		(_use(_ent . FrCounter Behavioral)
			(_gen
				((BusWhidht)((i 2)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((INC)(INC))
				((CNT)(CNT))
			)
		)
	)
	(_inst u03 0 90(_comp AnodeDecoder)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((SEL)(SEL))
			((ANO)(ANO))
		)
		(_use(_ent . AnodeDecoder Behavioral)
		)
	)
	(_inst u04 0 97(_comp SN74LS47)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((NIB)(NIB))
			((SEG)(SEG))
		)
		(_use(_ent . SN74LS47 Behavioral)
		)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int DIG1 0 0 9(_ent(_in))))
		(_port(_int DIG2 0 0 10(_ent(_in))))
		(_port(_int DIG3 0 0 11(_ent(_in))))
		(_port(_int DIG4 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 13(_ent(_out))))
		(_port(_int ANO 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63(_array -1((_dto i 6 i 0)))))
		(_sig(_int SYN -1 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 68(_array -1((_dto i 1 i 0)))))
		(_sig(_int SEL 6 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 69(_array -1((_dto i 3 i 0)))))
		(_sig(_int NIB 7 0 69(_arch(_uni))))
		(_prcs
			(line__105(_arch 0 0 105(_prcs(_simple)(_trgt(10))(_sens(9)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018)
	)
	(_model . Structural 2 -1)
)
I 000051 55 2011          1771273858216 structural
(_unit VHDL(decimalcounter 0 3(structural 0 14))
	(_version vef)
	(_time 1771273858217 2026.02.16 14:30:58)
	(_source(\../src/DecimalCounter.vhd\))
	(_parameters tan)
	(_code 08085f0e055f5f1e025a4c52580e5b0e0b0e5e0f0d)
	(_ent
		(_time 1771271227770)
	)
	(_comp
		(CounterM10
			(_object
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int RST -1 0 19(_ent (_in))))
				(_port(_int ENI -1 0 20(_ent (_in))))
				(_port(_int ENO -1 0 21(_ent (_out))))
				(_port(_int CNT 1 0 22(_ent (_out))))
			)
		)
	)
	(_inst DIG1 0 28(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(INC))
			((ENO)(ENO1))
			((CNT)(ONES))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG2 0 36(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO1))
			((ENO)(ENO2))
			((CNT)(TENS))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG3 0 44(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO2))
			((ENO)(ENO3))
			((CNT)(HUN))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG4 0 52(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO3))
			((ENO)(ENO4))
			((CNT)(THO))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_object
		(_port(_int CLK -1 0 5(_ent(_in))))
		(_port(_int RST -1 0 6(_ent(_in))))
		(_port(_int INC -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int ONES 0 0 8(_ent(_out))))
		(_port(_int TENS 0 0 9(_ent(_out))))
		(_port(_int HUN 0 0 10(_ent(_out))))
		(_port(_int THO 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int ENO1 -1 0 26(_arch(_uni))))
		(_sig(_int ENO2 -1 0 26(_arch(_uni))))
		(_sig(_int ENO3 -1 0 26(_arch(_uni))))
		(_sig(_int ENO4 -1 0 26(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 3488          1771273858243 Structural
(_unit VHDL(binarytodecimal 0 4(structural 0 16))
	(_version vef)
	(_time 1771273858244 2026.02.16 14:30:58)
	(_source(\../src/BinaryToDecimal.vhd\))
	(_parameters tan)
	(_code 27277623297026312372357c7f2023217121232122)
	(_ent
		(_time 1771271227575)
	)
	(_comp
		(LatchSR
			(_object
				(_port(_int CLk -1 0 20(_ent (_in))))
				(_port(_int RST -1 0 21(_ent (_in))))
				(_port(_int CLR -1 0 22(_ent (_in))))
				(_port(_int SET -1 0 23(_ent (_in))))
				(_port(_int SOUT -1 0 24(_ent (_out))))
			)
		)
		(FrCounter
			(_object
				(_gen(_int BusWhidht -2 0 31(_ent((i 16)))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int RST -1 0 35(_ent (_in))))
				(_port(_int INC -1 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 37(_array -1((_dto c 4 i 0)))))
				(_port(_int CNT 4 0 37(_ent (_out))))
			)
		)
		(DecimalCounter
			(_object
				(_port(_int CLK -1 0 44(_ent (_in))))
				(_port(_int RST -1 0 45(_ent (_in))))
				(_port(_int INC -1 0 46(_ent (_in))))
				(_port(_int ONES 2 0 47(_ent (_out))))
				(_port(_int TENS 2 0 48(_ent (_out))))
				(_port(_int HUN 2 0 49(_ent (_out))))
				(_port(_int THO 2 0 50(_ent (_out))))
			)
		)
	)
	(_inst START 0 58(_comp LatchSR)
		(_port
			((CLk)(CLK))
			((RST)(RST))
			((CLR)(NGTE))
			((SET)(STR))
			((SOUT)(ENA))
		)
		(_use(_ent . LatchSR Behavioral)
		)
	)
	(_inst CONTADOR 0 66(_comp FrCounter)
		(_gen
			((BusWhidht)((i 16)))
		)
		(_port
			((CLK)(CLK))
			((RST)(ENA))
			((INC)((i 3)))
			((CNT)(CNT))
		)
		(_use(_ent . FrCounter Behavioral)
			(_gen
				((BusWhidht)((i 16)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((INC)(INC))
				((CNT)(CNT))
			)
		)
	)
	(_inst CONTADORDECIMAL 0 80(_comp DecimalCounter)
		(_port
			((CLK)(CLK))
			((RST)(RSS))
			((INC)(INC))
			((ONES)(ONE))
			((TENS)(TEN))
			((HUN)(HUN))
			((THO)(THO))
		)
		(_use(_ent . DecimalCounter structural)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int STR -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int DIN 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int ONE 1 0 10(_ent(_out))))
		(_port(_int TEN 1 0 11(_ent(_out))))
		(_port(_int HUN 1 0 12(_ent(_out))))
		(_port(_int THO 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_sig(_int GTE -1 0 55(_arch(_uni))))
		(_sig(_int INC -1 0 55(_arch(_uni))))
		(_sig(_int RSS -1 0 55(_arch(_uni))))
		(_sig(_int ENA -1 0 55(_arch(_uni))))
		(_sig(_int NGTE -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 56(_array -1((_dto i 15 i 0)))))
		(_sig(_int CNT 3 0 56(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_alias((NGTE)(GTE)))(_simpleassign "not")(_trgt(12))(_sens(8)))))
			(line__77(_arch 1 0 77(_assignment(_trgt(8))(_sens(3)(13))(_mon))))
			(line__78(_arch 2 0 78(_assignment(_trgt(9))(_sens(8)(11)))))
			(line__79(_arch 3 0 79(_assignment(_trgt(10))(_sens(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Structural 5 -1)
)
I 000051 55 3233          1771273858304 Structural
(_unit VHDL(displaydriverbtd 0 4(structural 0 15))
	(_version vef)
	(_time 1771273858305 2026.02.16 14:30:58)
	(_source(\../src/DisplayDriverBTD.vhd\))
	(_parameters tan)
	(_code 65653265693332726037263f35626c63616267636c)
	(_ent
		(_time 1771271650196)
	)
	(_comp
		(DisplayDriver
			(_object
				(_port(_int CLK -1 0 19(_ent (_in))))
				(_port(_int RST -1 0 20(_ent (_in))))
				(_port(_int DIG1 3 0 21(_ent (_in))))
				(_port(_int DIG2 3 0 22(_ent (_in))))
				(_port(_int DIG3 3 0 23(_ent (_in))))
				(_port(_int DIG4 3 0 24(_ent (_in))))
				(_port(_int SEG 4 0 25(_ent (_out))))
				(_port(_int ANO 3 0 26(_ent (_out))))
			)
		)
		(BinaryToDecimal
			(_object
				(_port(_int CLK -1 0 33(_ent (_in))))
				(_port(_int RST -1 0 34(_ent (_in))))
				(_port(_int STR -1 0 35(_ent (_in))))
				(_port(_int DIN 5 0 36(_ent (_in))))
				(_port(_int ONE 6 0 37(_ent (_out))))
				(_port(_int TEN 6 0 38(_ent (_out))))
				(_port(_int HUN 6 0 39(_ent (_out))))
				(_port(_int THO 6 0 40(_ent (_out))))
			)
		)
		(Timer
			(_object
				(_gen(_int Ticks -2 0 47(_ent((i 100)))))
				(_port(_int CLK -1 0 50(_ent (_in))))
				(_port(_int RST -1 0 51(_ent (_in))))
				(_port(_int EOT -1 0 52(_ent (_out))))
			)
		)
	)
	(_inst DisplayDriver_1 0 61(_comp DisplayDriver)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((DIG1)(ONE))
			((DIG2)(TEN))
			((DIG3)(HUN))
			((DIG4)(THO))
			((SEG)(SEG))
			((ANO)(ANO))
		)
		(_use(_ent . DisplayDriver Structural)
		)
	)
	(_inst BinaryToDecimal_1 0 73(_comp BinaryToDecimal)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((STR)(EOT))
			((DIN)(DIN))
			((ONE)(ONE))
			((TEN)(TEN))
			((HUN)(HUN))
			((THO)(THO))
		)
		(_use(_ent . BinaryToDecimal Structural)
		)
	)
	(_inst Timer_1 0 85(_comp Timer)
		(_gen
			((Ticks)((i 50000)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((EOT)(EOT))
		)
		(_use(_ent . Timer Behavioral)
			(_gen
				((Ticks)((i 50000)))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int DIN 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int ANO 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int ONE 7 0 57(_arch(_uni))))
		(_sig(_int TEN 7 0 57(_arch(_uni))))
		(_sig(_int HUN 7 0 57(_arch(_uni))))
		(_sig(_int THO 7 0 57(_arch(_uni))))
		(_sig(_int EOT -1 0 58(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 874           1771273886351 Behavioral
(_unit VHDL(latchsr 0 4(behavioral 0 14))
	(_version vef)
	(_time 1771273886352 2026.02.16 14:31:26)
	(_source(\../src/LatchSR.vhd\))
	(_parameters tan)
	(_code f4a6aea4f1a2a4e2f5f4ecafa6f3f6f2a7f2f5f3f0)
	(_ent
		(_time 1771271227843)
	)
	(_object
		(_port(_int CLk -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLR -1 0 8(_ent(_in))))
		(_port(_int SET -1 0 9(_ent(_in))))
		(_port(_int SOUT -1 0 10(_ent(_out))))
		(_sig(_int Qn -1 0 15(_arch(_uni))))
		(_sig(_int Qp -1 0 15(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(Sequential(_arch 1 0 30(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 981           1771273886395 Behavioral
(_unit VHDL(timer 0 5(behavioral 0 14))
	(_version vef)
	(_time 1771273886396 2026.02.16 14:31:26)
	(_source(\../src/Timer.vhd\))
	(_parameters tan)
	(_code 23707627297423352421317876252a257725262421)
	(_ent
		(_time 1771271227445)
	)
	(_object
		(_gen(_int Ticks -1 0 6 \100\ (_ent gms((i 100)))))
		(_port(_int CLK -2 0 9(_ent(_in)(_event))))
		(_port(_int RST -2 0 10(_ent(_in)(_event))))
		(_port(_int EOT -2 0 11(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~Ticks~13 0 15(_scalar (_to i 0 c 2))))
		(_sig(_int Cp 0 0 15(_arch(_uni))))
		(_sig(_int Cn 0 0 15(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(4)(2))(_sens(3)))))
			(Sequential(_arch 1 0 28(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1540          1771273886438 Behavioral
(_unit VHDL(sn74ls47 0 4(behavioral 0 13))
	(_version vef)
	(_time 1771273886439 2026.02.16 14:31:26)
	(_source(\../src/SN74LS47.vhd\))
	(_parameters tan)
	(_code 520100510500014155541109005156515555515407)
	(_ent
		(_time 1771271263572)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int NIB 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1((_dto i 6 i 0)))))
		(_sig(_int Qn 2 0 14(_arch(_uni))))
		(_sig(_int Qp 2 0 14(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(2)))))
			(Sequential(_arch 1 0 39(_prcs(_trgt(5))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(line__47(_arch 2 0 47(_assignment(_alias((SEG)(Qp)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 197122)
		(50463235 197379)
		(33751554 131842)
		(33686018 131843)
		(50463235 131587)
		(33686274 131587)
		(33686274 131586)
		(50463234 197379)
		(33686018 131586)
		(33686018 131587)
		(50463234 131586)
		(33686275 131586)
		(33751810 197122)
		(33686019 131842)
		(33751810 131586)
		(50529026 131586)
		(50529027 197379)
		(50529027 197379)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1283          1771273886481 Behavioral
(_unit VHDL(frcounter 0 5(behavioral 0 17))
	(_version vef)
	(_time 1771273886482 2026.02.16 14:31:26)
	(_source(\../src/FrCounter.vhd\))
	(_parameters tan)
	(_code 71232671722626672571642b757675777476737777)
	(_ent
		(_time 1771271227311)
	)
	(_object
		(_gen(_int BusWhidht -1 0 7 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 10(_ent(_in)(_event))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int INC -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int CNT 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 18(_array -2((_dto c 3 i 0)))))
		(_sig(_int Cp 1 0 18(_arch(_uni))))
		(_sig(_int Cn 1 0 18(_arch(_uni))))
		(_prcs
			(combinational(_arch 0 0 21(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4))(_read(5)))))
			(sequential(_arch 1 0 31(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1233          1771273886569 Behavioral
(_unit VHDL(counterm10 0 5(behavioral 0 15))
	(_version vef)
	(_time 1771273886570 2026.02.16 14:31:26)
	(_source(\../src/CounterM10.vhd\))
	(_parameters tan)
	(_code cf9d9d9acf999ed9989ddb959bc8cdc99bcccecccf)
	(_ent
		(_time 1771271227658)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in)(_event))))
		(_port(_int ENI -1 0 9(_ent(_in))))
		(_port(_int ENO -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int CNT 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int Cp 1 0 16(_arch(_uni))))
		(_sig(_int Cn 1 0 16(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 18(_prcs(_simple)(_trgt(3)(4)(6))(_sens(2)(5)))))
			(Sequential(_arch 1 0 37(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1290          1771273886610 Behavioral
(_unit VHDL(anodedecoder 0 4(behavioral 0 13))
	(_version vef)
	(_time 1771273886611 2026.02.16 14:31:26)
	(_source(\../src/AnodeDecoder.vhd\))
	(_parameters tan)
	(_code feacaeaefea9fce8f8fdeba4abf8fbf8fdf8a8f8fa)
	(_ent
		(_time 1771271227116)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int SEL 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int ANO 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qn 2 0 14(_arch(_uni))))
		(_sig(_int Qp 2 0 14(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 16(_prcs(_simple)(_trgt(4))(_sens(2)))))
			(Sequential(_arch 1 0 27(_prcs(_trgt(5))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(line__36(_arch 2 0 36(_assignment(_alias((ANO)(Qp)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(33686018)
		(33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 3608          1771273886652 Structural
(_unit VHDL(displaydriver 0 4(structural 0 18))
	(_version vef)
	(_time 1771273886653 2026.02.16 14:31:26)
	(_source(\../src/DisplayDriver.vhd\))
	(_parameters tan)
	(_code 1d4f4b1a404b4a0a1a1f5e474d1a141b191a1f1b14)
	(_ent
		(_time 1771271227246)
	)
	(_comp
		(Timer
			(_object
				(_gen(_int Ticks -2 0 22(_ent((i 100)))))
				(_port(_int CLK -1 0 25(_ent (_in))))
				(_port(_int RST -1 0 26(_ent (_in))))
				(_port(_int EOT -1 0 27(_ent (_out))))
			)
		)
		(FrCounter
			(_object
				(_gen(_int BusWhidht -2 0 35(_ent((i 16)))))
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int RST -1 0 39(_ent (_in))))
				(_port(_int INC -1 0 40(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 41(_array -1((_dto c 1 i 0)))))
				(_port(_int CNT 8 0 41(_ent (_out))))
			)
		)
		(AnodeDecoder
			(_object
				(_port(_int CLK -1 0 49(_ent (_in))))
				(_port(_int RST -1 0 50(_ent (_in))))
				(_port(_int SEL 2 0 51(_ent (_in))))
				(_port(_int ANO 3 0 52(_ent (_out))))
			)
		)
		(SN74LS47
			(_object
				(_port(_int CLK -1 0 60(_ent (_in))))
				(_port(_int RST -1 0 61(_ent (_in))))
				(_port(_int NIB 4 0 62(_ent (_in))))
				(_port(_int SEG 5 0 63(_ent (_out))))
			)
		)
	)
	(_inst u01 0 71(_comp Timer)
		(_gen
			((Ticks)((i 250000)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((EOT)(SYN))
		)
		(_use(_ent . Timer Behavioral)
			(_gen
				((Ticks)((i 250000)))
			)
		)
	)
	(_inst u02 0 80(_comp FrCounter)
		(_gen
			((BusWhidht)((i 2)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((INC)(SYN))
			((CNT)(SEL))
		)
		(_use(_ent . FrCounter Behavioral)
			(_gen
				((BusWhidht)((i 2)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((INC)(INC))
				((CNT)(CNT))
			)
		)
	)
	(_inst u03 0 90(_comp AnodeDecoder)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((SEL)(SEL))
			((ANO)(ANO))
		)
		(_use(_ent . AnodeDecoder Behavioral)
		)
	)
	(_inst u04 0 97(_comp SN74LS47)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((NIB)(NIB))
			((SEG)(SEG))
		)
		(_use(_ent . SN74LS47 Behavioral)
		)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int DIG1 0 0 9(_ent(_in))))
		(_port(_int DIG2 0 0 10(_ent(_in))))
		(_port(_int DIG3 0 0 11(_ent(_in))))
		(_port(_int DIG4 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 13(_ent(_out))))
		(_port(_int ANO 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63(_array -1((_dto i 6 i 0)))))
		(_sig(_int SYN -1 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 68(_array -1((_dto i 1 i 0)))))
		(_sig(_int SEL 6 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 69(_array -1((_dto i 3 i 0)))))
		(_sig(_int NIB 7 0 69(_arch(_uni))))
		(_prcs
			(line__105(_arch 0 0 105(_prcs(_simple)(_trgt(10))(_sens(2)(3)(4)(5)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018)
	)
	(_model . Structural 2 -1)
)
I 000051 55 2011          1771273886692 structural
(_unit VHDL(decimalcounter 0 3(structural 0 14))
	(_version vef)
	(_time 1771273886693 2026.02.16 14:31:26)
	(_source(\../src/DecimalCounter.vhd\))
	(_parameters tan)
	(_code 4c1e1a4e1a1b1b5a461e08161c4a1f4a4f4a1a4b49)
	(_ent
		(_time 1771271227770)
	)
	(_comp
		(CounterM10
			(_object
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int RST -1 0 19(_ent (_in))))
				(_port(_int ENI -1 0 20(_ent (_in))))
				(_port(_int ENO -1 0 21(_ent (_out))))
				(_port(_int CNT 1 0 22(_ent (_out))))
			)
		)
	)
	(_inst DIG1 0 28(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(INC))
			((ENO)(ENO1))
			((CNT)(ONES))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG2 0 36(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO1))
			((ENO)(ENO2))
			((CNT)(TENS))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG3 0 44(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO2))
			((ENO)(ENO3))
			((CNT)(HUN))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG4 0 52(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO3))
			((ENO)(ENO4))
			((CNT)(THO))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_object
		(_port(_int CLK -1 0 5(_ent(_in))))
		(_port(_int RST -1 0 6(_ent(_in))))
		(_port(_int INC -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int ONES 0 0 8(_ent(_out))))
		(_port(_int TENS 0 0 9(_ent(_out))))
		(_port(_int HUN 0 0 10(_ent(_out))))
		(_port(_int THO 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int ENO1 -1 0 26(_arch(_uni))))
		(_sig(_int ENO2 -1 0 26(_arch(_uni))))
		(_sig(_int ENO3 -1 0 26(_arch(_uni))))
		(_sig(_int ENO4 -1 0 26(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 3488          1771273886701 Structural
(_unit VHDL(binarytodecimal 0 4(structural 0 16))
	(_version vef)
	(_time 1771273886702 2026.02.16 14:31:26)
	(_source(\../src/BinaryToDecimal.vhd\))
	(_parameters tan)
	(_code 4c1e1c4e161b4d5a48195e17144b484a1a4a484a49)
	(_ent
		(_time 1771271227575)
	)
	(_comp
		(LatchSR
			(_object
				(_port(_int CLk -1 0 20(_ent (_in))))
				(_port(_int RST -1 0 21(_ent (_in))))
				(_port(_int CLR -1 0 22(_ent (_in))))
				(_port(_int SET -1 0 23(_ent (_in))))
				(_port(_int SOUT -1 0 24(_ent (_out))))
			)
		)
		(FrCounter
			(_object
				(_gen(_int BusWhidht -2 0 31(_ent((i 16)))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int RST -1 0 35(_ent (_in))))
				(_port(_int INC -1 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 37(_array -1((_dto c 4 i 0)))))
				(_port(_int CNT 4 0 37(_ent (_out))))
			)
		)
		(DecimalCounter
			(_object
				(_port(_int CLK -1 0 44(_ent (_in))))
				(_port(_int RST -1 0 45(_ent (_in))))
				(_port(_int INC -1 0 46(_ent (_in))))
				(_port(_int ONES 2 0 47(_ent (_out))))
				(_port(_int TENS 2 0 48(_ent (_out))))
				(_port(_int HUN 2 0 49(_ent (_out))))
				(_port(_int THO 2 0 50(_ent (_out))))
			)
		)
	)
	(_inst START 0 58(_comp LatchSR)
		(_port
			((CLk)(CLK))
			((RST)(RST))
			((CLR)(NGTE))
			((SET)(STR))
			((SOUT)(ENA))
		)
		(_use(_ent . LatchSR Behavioral)
		)
	)
	(_inst CONTADOR 0 66(_comp FrCounter)
		(_gen
			((BusWhidht)((i 16)))
		)
		(_port
			((CLK)(CLK))
			((RST)(ENA))
			((INC)((i 3)))
			((CNT)(CNT))
		)
		(_use(_ent . FrCounter Behavioral)
			(_gen
				((BusWhidht)((i 16)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((INC)(INC))
				((CNT)(CNT))
			)
		)
	)
	(_inst CONTADORDECIMAL 0 80(_comp DecimalCounter)
		(_port
			((CLK)(CLK))
			((RST)(RSS))
			((INC)(INC))
			((ONES)(ONE))
			((TENS)(TEN))
			((HUN)(HUN))
			((THO)(THO))
		)
		(_use(_ent . DecimalCounter structural)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int STR -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int DIN 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int ONE 1 0 10(_ent(_out))))
		(_port(_int TEN 1 0 11(_ent(_out))))
		(_port(_int HUN 1 0 12(_ent(_out))))
		(_port(_int THO 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_sig(_int GTE -1 0 55(_arch(_uni))))
		(_sig(_int INC -1 0 55(_arch(_uni))))
		(_sig(_int RSS -1 0 55(_arch(_uni))))
		(_sig(_int ENA -1 0 55(_arch(_uni))))
		(_sig(_int NGTE -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 56(_array -1((_dto i 15 i 0)))))
		(_sig(_int CNT 3 0 56(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_alias((NGTE)(GTE)))(_simpleassign "not")(_trgt(12))(_sens(8)))))
			(line__77(_arch 1 0 77(_assignment(_trgt(8))(_sens(3)(13))(_mon))))
			(line__78(_arch 2 0 78(_assignment(_trgt(9))(_sens(8)(11)))))
			(line__79(_arch 3 0 79(_assignment(_trgt(10))(_sens(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Structural 5 -1)
)
I 000051 55 3233          1771273886785 Structural
(_unit VHDL(displaydriverbtd 0 4(structural 0 15))
	(_version vef)
	(_time 1771273886786 2026.02.16 14:31:26)
	(_source(\../src/DisplayDriverBTD.vhd\))
	(_parameters tan)
	(_code aaf8fcfdf2fcfdbdaff8e9f0faada3acaeada8aca3)
	(_ent
		(_time 1771271650196)
	)
	(_comp
		(DisplayDriver
			(_object
				(_port(_int CLK -1 0 19(_ent (_in))))
				(_port(_int RST -1 0 20(_ent (_in))))
				(_port(_int DIG1 3 0 21(_ent (_in))))
				(_port(_int DIG2 3 0 22(_ent (_in))))
				(_port(_int DIG3 3 0 23(_ent (_in))))
				(_port(_int DIG4 3 0 24(_ent (_in))))
				(_port(_int SEG 4 0 25(_ent (_out))))
				(_port(_int ANO 3 0 26(_ent (_out))))
			)
		)
		(BinaryToDecimal
			(_object
				(_port(_int CLK -1 0 33(_ent (_in))))
				(_port(_int RST -1 0 34(_ent (_in))))
				(_port(_int STR -1 0 35(_ent (_in))))
				(_port(_int DIN 5 0 36(_ent (_in))))
				(_port(_int ONE 6 0 37(_ent (_out))))
				(_port(_int TEN 6 0 38(_ent (_out))))
				(_port(_int HUN 6 0 39(_ent (_out))))
				(_port(_int THO 6 0 40(_ent (_out))))
			)
		)
		(Timer
			(_object
				(_gen(_int Ticks -2 0 47(_ent((i 100)))))
				(_port(_int CLK -1 0 50(_ent (_in))))
				(_port(_int RST -1 0 51(_ent (_in))))
				(_port(_int EOT -1 0 52(_ent (_out))))
			)
		)
	)
	(_inst DisplayDriver_1 0 61(_comp DisplayDriver)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((DIG1)(ONE))
			((DIG2)(TEN))
			((DIG3)(HUN))
			((DIG4)(THO))
			((SEG)(SEG))
			((ANO)(ANO))
		)
		(_use(_ent . DisplayDriver Structural)
		)
	)
	(_inst BinaryToDecimal_1 0 73(_comp BinaryToDecimal)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((STR)(EOT))
			((DIN)(DIN))
			((ONE)(ONE))
			((TEN)(TEN))
			((HUN)(HUN))
			((THO)(THO))
		)
		(_use(_ent . BinaryToDecimal Structural)
		)
	)
	(_inst Timer_1 0 85(_comp Timer)
		(_gen
			((Ticks)((i 50000)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((EOT)(EOT))
		)
		(_use(_ent . Timer Behavioral)
			(_gen
				((Ticks)((i 50000)))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int DIN 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int ANO 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int ONE 7 0 57(_arch(_uni))))
		(_sig(_int TEN 7 0 57(_arch(_uni))))
		(_sig(_int HUN 7 0 57(_arch(_uni))))
		(_sig(_int THO 7 0 57(_arch(_uni))))
		(_sig(_int EOT -1 0 58(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 3235          1771274107923 Structural
(_unit VHDL(displaydriverbtd 0 4(structural 0 15))
	(_version vef)
	(_time 1771274107924 2026.02.16 14:35:07)
	(_source(\../src/DisplayDriverBTD.vhd\))
	(_parameters tan)
	(_code 7e7b287f222829697b2c3d242e7977787a797c7877)
	(_ent
		(_time 1771271650196)
	)
	(_comp
		(DisplayDriver
			(_object
				(_port(_int CLK -1 0 19(_ent (_in))))
				(_port(_int RST -1 0 20(_ent (_in))))
				(_port(_int DIG1 3 0 21(_ent (_in))))
				(_port(_int DIG2 3 0 22(_ent (_in))))
				(_port(_int DIG3 3 0 23(_ent (_in))))
				(_port(_int DIG4 3 0 24(_ent (_in))))
				(_port(_int SEG 4 0 25(_ent (_out))))
				(_port(_int ANO 3 0 26(_ent (_out))))
			)
		)
		(BinaryToDecimal
			(_object
				(_port(_int CLK -1 0 33(_ent (_in))))
				(_port(_int RST -1 0 34(_ent (_in))))
				(_port(_int STR -1 0 35(_ent (_in))))
				(_port(_int DIN 5 0 36(_ent (_in))))
				(_port(_int ONE 6 0 37(_ent (_out))))
				(_port(_int TEN 6 0 38(_ent (_out))))
				(_port(_int HUN 6 0 39(_ent (_out))))
				(_port(_int THO 6 0 40(_ent (_out))))
			)
		)
		(Timer
			(_object
				(_gen(_int Ticks -2 0 47(_ent((i 100)))))
				(_port(_int CLK -1 0 50(_ent (_in))))
				(_port(_int RST -1 0 51(_ent (_in))))
				(_port(_int EOT -1 0 52(_ent (_out))))
			)
		)
	)
	(_inst DisplayDriver_1 0 61(_comp DisplayDriver)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((DIG1)(ONE))
			((DIG2)(TEN))
			((DIG3)(HUN))
			((DIG4)(THO))
			((SEG)(SEG))
			((ANO)(ANO))
		)
		(_use(_ent . DisplayDriver Structural)
		)
	)
	(_inst BinaryToDecimal_1 0 73(_comp BinaryToDecimal)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((STR)(EOT))
			((DIN)(DIN))
			((ONE)(ONE))
			((TEN)(TEN))
			((HUN)(HUN))
			((THO)(THO))
		)
		(_use(_ent . BinaryToDecimal Structural)
		)
	)
	(_inst Timer_1 0 85(_comp Timer)
		(_gen
			((Ticks)((i 250000)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((EOT)(EOT))
		)
		(_use(_ent . Timer Behavioral)
			(_gen
				((Ticks)((i 250000)))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int DIN 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int ANO 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int ONE 7 0 57(_arch(_uni))))
		(_sig(_int TEN 7 0 57(_arch(_uni))))
		(_sig(_int HUN 7 0 57(_arch(_uni))))
		(_sig(_int THO 7 0 57(_arch(_uni))))
		(_sig(_int EOT -1 0 58(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 3488          1771274866607 Structural
(_unit VHDL(binarytodecimal 0 4(structural 0 16))
	(_version vef)
	(_time 1771274866608 2026.02.16 14:47:46)
	(_source(\../src/BinaryToDecimal.vhd\))
	(_parameters tan)
	(_code 0e5b5a0852590f180a5b1c5556090a0858080a080b)
	(_ent
		(_time 1771271227575)
	)
	(_comp
		(LatchSR
			(_object
				(_port(_int CLk -1 0 20(_ent (_in))))
				(_port(_int RST -1 0 21(_ent (_in))))
				(_port(_int CLR -1 0 22(_ent (_in))))
				(_port(_int SET -1 0 23(_ent (_in))))
				(_port(_int SOUT -1 0 24(_ent (_out))))
			)
		)
		(FrCounter
			(_object
				(_gen(_int BusWhidht -2 0 31(_ent((i 16)))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int RST -1 0 35(_ent (_in))))
				(_port(_int INC -1 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 37(_array -1((_dto c 4 i 0)))))
				(_port(_int CNT 4 0 37(_ent (_out))))
			)
		)
		(DecimalCounter
			(_object
				(_port(_int CLK -1 0 44(_ent (_in))))
				(_port(_int RST -1 0 45(_ent (_in))))
				(_port(_int INC -1 0 46(_ent (_in))))
				(_port(_int ONES 2 0 47(_ent (_out))))
				(_port(_int TENS 2 0 48(_ent (_out))))
				(_port(_int HUN 2 0 49(_ent (_out))))
				(_port(_int THO 2 0 50(_ent (_out))))
			)
		)
	)
	(_inst START 0 58(_comp LatchSR)
		(_port
			((CLk)(CLK))
			((RST)(RST))
			((CLR)(NGTE))
			((SET)(STR))
			((SOUT)(ENA))
		)
		(_use(_ent . LatchSR Behavioral)
		)
	)
	(_inst CONTADOR 0 66(_comp FrCounter)
		(_gen
			((BusWhidht)((i 16)))
		)
		(_port
			((CLK)(CLK))
			((RST)(ENA))
			((INC)((i 3)))
			((CNT)(CNT))
		)
		(_use(_ent . FrCounter Behavioral)
			(_gen
				((BusWhidht)((i 16)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((INC)(INC))
				((CNT)(CNT))
			)
		)
	)
	(_inst CONTADORDECIMAL 0 80(_comp DecimalCounter)
		(_port
			((CLK)(CLK))
			((RST)(RSS))
			((INC)(INC))
			((ONES)(ONE))
			((TENS)(TEN))
			((HUN)(HUN))
			((THO)(THO))
		)
		(_use(_ent . DecimalCounter structural)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int STR -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int DIN 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int ONE 1 0 10(_ent(_out))))
		(_port(_int TEN 1 0 11(_ent(_out))))
		(_port(_int HUN 1 0 12(_ent(_out))))
		(_port(_int THO 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_sig(_int GTE -1 0 55(_arch(_uni))))
		(_sig(_int INC -1 0 55(_arch(_uni))))
		(_sig(_int RSS -1 0 55(_arch(_uni))))
		(_sig(_int ENA -1 0 55(_arch(_uni))))
		(_sig(_int NGTE -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 56(_array -1((_dto i 15 i 0)))))
		(_sig(_int CNT 3 0 56(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_alias((NGTE)(GTE)))(_simpleassign "not")(_trgt(12))(_sens(8)))))
			(line__77(_arch 1 0 77(_assignment(_trgt(8))(_sens(13)(3))(_mon))))
			(line__78(_arch 2 0 78(_assignment(_trgt(9))(_sens(8)(11)))))
			(line__79(_arch 3 0 79(_assignment(_trgt(10))(_sens(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Structural 5 -1)
)
I 000051 55 874           1771275181812 Behavioral
(_unit VHDL(latchsr 0 4(behavioral 0 14))
	(_version vef)
	(_time 1771275181813 2026.02.16 14:53:01)
	(_source(\../src/LatchSR.vhd\))
	(_parameters tan)
	(_code 616e6761613731776061793a336663673267606665)
	(_ent
		(_time 1771271227843)
	)
	(_object
		(_port(_int CLk -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLR -1 0 8(_ent(_in))))
		(_port(_int SET -1 0 9(_ent(_in))))
		(_port(_int SOUT -1 0 10(_ent(_out))))
		(_sig(_int Qn -1 0 15(_arch(_uni))))
		(_sig(_int Qp -1 0 15(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(Sequential(_arch 1 0 30(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 981           1771275181864 Behavioral
(_unit VHDL(timer 0 5(behavioral 0 14))
	(_version vef)
	(_time 1771275181865 2026.02.16 14:53:01)
	(_source(\../src/Timer.vhd\))
	(_parameters tan)
	(_code 909ec19f99c79086979282cbc5969996c496959792)
	(_ent
		(_time 1771271227445)
	)
	(_object
		(_gen(_int Ticks -1 0 6 \100\ (_ent gms((i 100)))))
		(_port(_int CLK -2 0 9(_ent(_in)(_event))))
		(_port(_int RST -2 0 10(_ent(_in)(_event))))
		(_port(_int EOT -2 0 11(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~Ticks~13 0 15(_scalar (_to i 0 c 2))))
		(_sig(_int Cp 0 0 15(_arch(_uni))))
		(_sig(_int Cn 0 0 15(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(4)(2))(_sens(3)))))
			(Sequential(_arch 1 0 28(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1540          1771275181904 Behavioral
(_unit VHDL(sn74ls47 0 4(behavioral 0 13))
	(_version vef)
	(_time 1771275181905 2026.02.16 14:53:01)
	(_source(\../src/SN74LS47.vhd\))
	(_parameters tan)
	(_code afa1f9f8acfdfcbca8a9ecf4fdacabaca8a8aca9fa)
	(_ent
		(_time 1771271263572)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int NIB 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1((_dto i 6 i 0)))))
		(_sig(_int Qn 2 0 14(_arch(_uni))))
		(_sig(_int Qp 2 0 14(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(2)))))
			(Sequential(_arch 1 0 39(_prcs(_trgt(5))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(line__47(_arch 2 0 47(_assignment(_alias((SEG)(Qp)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 197122)
		(50463235 197379)
		(33751554 131842)
		(33686018 131843)
		(50463235 131587)
		(33686274 131587)
		(33686274 131586)
		(50463234 197379)
		(33686018 131586)
		(33686018 131587)
		(50463234 131586)
		(33686275 131586)
		(33751810 197122)
		(33686019 131842)
		(33751810 131586)
		(50529026 131586)
		(50529027 197379)
		(50529027 197379)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1283          1771275181950 Behavioral
(_unit VHDL(frcounter 0 5(behavioral 0 17))
	(_version vef)
	(_time 1771275181951 2026.02.16 14:53:01)
	(_source(\../src/FrCounter.vhd\))
	(_parameters tan)
	(_code ded18d8d898989c88adecb84dad9dad8dbd9dcd8d8)
	(_ent
		(_time 1771271227311)
	)
	(_object
		(_gen(_int BusWhidht -1 0 7 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 10(_ent(_in)(_event))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int INC -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int CNT 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 18(_array -2((_dto c 3 i 0)))))
		(_sig(_int Cp 1 0 18(_arch(_uni))))
		(_sig(_int Cn 1 0 18(_arch(_uni))))
		(_prcs
			(combinational(_arch 0 0 21(_prcs(_simple)(_trgt(5)(3))(_sens(4)(2))(_read(5)))))
			(sequential(_arch 1 0 31(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1233          1771275181994 Behavioral
(_unit VHDL(counterm10 0 5(behavioral 0 15))
	(_version vef)
	(_time 1771275181995 2026.02.16 14:53:01)
	(_source(\../src/CounterM10.vhd\))
	(_parameters tan)
	(_code 0d02580b0f5b5c1b5a5f1957590a0f0b590e0c0e0d)
	(_ent
		(_time 1771271227658)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in)(_event))))
		(_port(_int ENI -1 0 9(_ent(_in))))
		(_port(_int ENO -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int CNT 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int Cp 1 0 16(_arch(_uni))))
		(_sig(_int Cn 1 0 16(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 18(_prcs(_simple)(_trgt(6)(3)(4))(_sens(5)(2)))))
			(Sequential(_arch 1 0 37(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1290          1771275182085 Behavioral
(_unit VHDL(anodedecoder 0 4(behavioral 0 13))
	(_version vef)
	(_time 1771275182086 2026.02.16 14:53:02)
	(_source(\../src/AnodeDecoder.vhd\))
	(_parameters tan)
	(_code 6b643c6b6c3c697d6d687e313e6d6e6d686d3d6d6f)
	(_ent
		(_time 1771271227116)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int SEL 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int ANO 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qn 2 0 14(_arch(_uni))))
		(_sig(_int Qp 2 0 14(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 16(_prcs(_simple)(_trgt(4))(_sens(2)))))
			(Sequential(_arch 1 0 27(_prcs(_trgt(5))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(line__36(_arch 2 0 36(_assignment(_alias((ANO)(Qp)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(33686018)
		(33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 3608          1771275182184 Structural
(_unit VHDL(displaydriver 0 4(structural 0 18))
	(_version vef)
	(_time 1771275182185 2026.02.16 14:53:02)
	(_source(\../src/DisplayDriver.vhd\))
	(_parameters tan)
	(_code c8c79a9dc99e9fdfcfca8b9298cfc1cecccfcacec1)
	(_ent
		(_time 1771271227246)
	)
	(_comp
		(Timer
			(_object
				(_gen(_int Ticks -2 0 22(_ent((i 100)))))
				(_port(_int CLK -1 0 25(_ent (_in))))
				(_port(_int RST -1 0 26(_ent (_in))))
				(_port(_int EOT -1 0 27(_ent (_out))))
			)
		)
		(FrCounter
			(_object
				(_gen(_int BusWhidht -2 0 35(_ent((i 16)))))
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int RST -1 0 39(_ent (_in))))
				(_port(_int INC -1 0 40(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 41(_array -1((_dto c 1 i 0)))))
				(_port(_int CNT 8 0 41(_ent (_out))))
			)
		)
		(AnodeDecoder
			(_object
				(_port(_int CLK -1 0 49(_ent (_in))))
				(_port(_int RST -1 0 50(_ent (_in))))
				(_port(_int SEL 2 0 51(_ent (_in))))
				(_port(_int ANO 3 0 52(_ent (_out))))
			)
		)
		(SN74LS47
			(_object
				(_port(_int CLK -1 0 60(_ent (_in))))
				(_port(_int RST -1 0 61(_ent (_in))))
				(_port(_int NIB 4 0 62(_ent (_in))))
				(_port(_int SEG 5 0 63(_ent (_out))))
			)
		)
	)
	(_inst u01 0 71(_comp Timer)
		(_gen
			((Ticks)((i 250000)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((EOT)(SYN))
		)
		(_use(_ent . Timer Behavioral)
			(_gen
				((Ticks)((i 250000)))
			)
		)
	)
	(_inst u02 0 80(_comp FrCounter)
		(_gen
			((BusWhidht)((i 2)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((INC)(SYN))
			((CNT)(SEL))
		)
		(_use(_ent . FrCounter Behavioral)
			(_gen
				((BusWhidht)((i 2)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((INC)(INC))
				((CNT)(CNT))
			)
		)
	)
	(_inst u03 0 90(_comp AnodeDecoder)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((SEL)(SEL))
			((ANO)(ANO))
		)
		(_use(_ent . AnodeDecoder Behavioral)
		)
	)
	(_inst u04 0 97(_comp SN74LS47)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((NIB)(NIB))
			((SEG)(SEG))
		)
		(_use(_ent . SN74LS47 Behavioral)
		)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int DIG1 0 0 9(_ent(_in))))
		(_port(_int DIG2 0 0 10(_ent(_in))))
		(_port(_int DIG3 0 0 11(_ent(_in))))
		(_port(_int DIG4 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 13(_ent(_out))))
		(_port(_int ANO 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63(_array -1((_dto i 6 i 0)))))
		(_sig(_int SYN -1 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 68(_array -1((_dto i 1 i 0)))))
		(_sig(_int SEL 6 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 69(_array -1((_dto i 3 i 0)))))
		(_sig(_int NIB 7 0 69(_arch(_uni))))
		(_prcs
			(line__105(_arch 0 0 105(_prcs(_simple)(_trgt(10))(_sens(2)(3)(4)(5)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018)
	)
	(_model . Structural 2 -1)
)
I 000051 55 2011          1771275182272 structural
(_unit VHDL(decimalcounter 0 3(structural 0 14))
	(_version vef)
	(_time 1771275182273 2026.02.16 14:53:02)
	(_source(\../src/DecimalCounter.vhd\))
	(_parameters tan)
	(_code 26712222257171302c74627c762075202520702123)
	(_ent
		(_time 1771271227770)
	)
	(_comp
		(CounterM10
			(_object
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int RST -1 0 19(_ent (_in))))
				(_port(_int ENI -1 0 20(_ent (_in))))
				(_port(_int ENO -1 0 21(_ent (_out))))
				(_port(_int CNT 1 0 22(_ent (_out))))
			)
		)
	)
	(_inst DIG1 0 28(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(INC))
			((ENO)(ENO1))
			((CNT)(ONES))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG2 0 36(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO1))
			((ENO)(ENO2))
			((CNT)(TENS))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG3 0 44(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO2))
			((ENO)(ENO3))
			((CNT)(HUN))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG4 0 52(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO3))
			((ENO)(ENO4))
			((CNT)(THO))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_object
		(_port(_int CLK -1 0 5(_ent(_in))))
		(_port(_int RST -1 0 6(_ent(_in))))
		(_port(_int INC -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int ONES 0 0 8(_ent(_out))))
		(_port(_int TENS 0 0 9(_ent(_out))))
		(_port(_int HUN 0 0 10(_ent(_out))))
		(_port(_int THO 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int ENO1 -1 0 26(_arch(_uni))))
		(_sig(_int ENO2 -1 0 26(_arch(_uni))))
		(_sig(_int ENO3 -1 0 26(_arch(_uni))))
		(_sig(_int ENO4 -1 0 26(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 3488          1771275182281 Structural
(_unit VHDL(binarytodecimal 0 4(structural 0 16))
	(_version vef)
	(_time 1771275182282 2026.02.16 14:53:02)
	(_source(\../src/BinaryToDecimal.vhd\))
	(_parameters tan)
	(_code 36613433396137203263246d6e3132306030323033)
	(_ent
		(_time 1771271227575)
	)
	(_comp
		(LatchSR
			(_object
				(_port(_int CLk -1 0 20(_ent (_in))))
				(_port(_int RST -1 0 21(_ent (_in))))
				(_port(_int CLR -1 0 22(_ent (_in))))
				(_port(_int SET -1 0 23(_ent (_in))))
				(_port(_int SOUT -1 0 24(_ent (_out))))
			)
		)
		(FrCounter
			(_object
				(_gen(_int BusWhidht -2 0 31(_ent((i 16)))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int RST -1 0 35(_ent (_in))))
				(_port(_int INC -1 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 37(_array -1((_dto c 4 i 0)))))
				(_port(_int CNT 4 0 37(_ent (_out))))
			)
		)
		(DecimalCounter
			(_object
				(_port(_int CLK -1 0 44(_ent (_in))))
				(_port(_int RST -1 0 45(_ent (_in))))
				(_port(_int INC -1 0 46(_ent (_in))))
				(_port(_int ONES 2 0 47(_ent (_out))))
				(_port(_int TENS 2 0 48(_ent (_out))))
				(_port(_int HUN 2 0 49(_ent (_out))))
				(_port(_int THO 2 0 50(_ent (_out))))
			)
		)
	)
	(_inst START 0 58(_comp LatchSR)
		(_port
			((CLk)(CLK))
			((RST)(RST))
			((CLR)(NGTE))
			((SET)(STR))
			((SOUT)(ENA))
		)
		(_use(_ent . LatchSR Behavioral)
		)
	)
	(_inst CONTADOR 0 66(_comp FrCounter)
		(_gen
			((BusWhidht)((i 16)))
		)
		(_port
			((CLK)(CLK))
			((RST)(ENA))
			((INC)((i 3)))
			((CNT)(CNT))
		)
		(_use(_ent . FrCounter Behavioral)
			(_gen
				((BusWhidht)((i 16)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((INC)(INC))
				((CNT)(CNT))
			)
		)
	)
	(_inst CONTADORDECIMAL 0 80(_comp DecimalCounter)
		(_port
			((CLK)(CLK))
			((RST)(RSS))
			((INC)(INC))
			((ONES)(ONE))
			((TENS)(TEN))
			((HUN)(HUN))
			((THO)(THO))
		)
		(_use(_ent . DecimalCounter structural)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int STR -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int DIN 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int ONE 1 0 10(_ent(_out))))
		(_port(_int TEN 1 0 11(_ent(_out))))
		(_port(_int HUN 1 0 12(_ent(_out))))
		(_port(_int THO 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_sig(_int GTE -1 0 55(_arch(_uni))))
		(_sig(_int INC -1 0 55(_arch(_uni))))
		(_sig(_int RSS -1 0 55(_arch(_uni))))
		(_sig(_int ENA -1 0 55(_arch(_uni))))
		(_sig(_int NGTE -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 56(_array -1((_dto i 15 i 0)))))
		(_sig(_int CNT 3 0 56(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_alias((NGTE)(GTE)))(_simpleassign "not")(_trgt(12))(_sens(8)))))
			(line__77(_arch 1 0 77(_assignment(_trgt(8))(_sens(13)(3))(_mon))))
			(line__78(_arch 2 0 78(_assignment(_trgt(9))(_sens(8)(11)))))
			(line__79(_arch 3 0 79(_assignment(_trgt(10))(_sens(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Structural 5 -1)
)
I 000051 55 3235          1771275182324 Structural
(_unit VHDL(displaydriverbtd 0 4(structural 0 15))
	(_version vef)
	(_time 1771275182325 2026.02.16 14:53:02)
	(_source(\../src/DisplayDriverBTD.vhd\))
	(_parameters tan)
	(_code 55025156590302425007160f05525c53515257535c)
	(_ent
		(_time 1771271650196)
	)
	(_comp
		(DisplayDriver
			(_object
				(_port(_int CLK -1 0 19(_ent (_in))))
				(_port(_int RST -1 0 20(_ent (_in))))
				(_port(_int DIG1 3 0 21(_ent (_in))))
				(_port(_int DIG2 3 0 22(_ent (_in))))
				(_port(_int DIG3 3 0 23(_ent (_in))))
				(_port(_int DIG4 3 0 24(_ent (_in))))
				(_port(_int SEG 4 0 25(_ent (_out))))
				(_port(_int ANO 3 0 26(_ent (_out))))
			)
		)
		(BinaryToDecimal
			(_object
				(_port(_int CLK -1 0 33(_ent (_in))))
				(_port(_int RST -1 0 34(_ent (_in))))
				(_port(_int STR -1 0 35(_ent (_in))))
				(_port(_int DIN 5 0 36(_ent (_in))))
				(_port(_int ONE 6 0 37(_ent (_out))))
				(_port(_int TEN 6 0 38(_ent (_out))))
				(_port(_int HUN 6 0 39(_ent (_out))))
				(_port(_int THO 6 0 40(_ent (_out))))
			)
		)
		(Timer
			(_object
				(_gen(_int Ticks -2 0 47(_ent((i 100)))))
				(_port(_int CLK -1 0 50(_ent (_in))))
				(_port(_int RST -1 0 51(_ent (_in))))
				(_port(_int EOT -1 0 52(_ent (_out))))
			)
		)
	)
	(_inst DisplayDriver_1 0 61(_comp DisplayDriver)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((DIG1)(ONE))
			((DIG2)(TEN))
			((DIG3)(HUN))
			((DIG4)(THO))
			((SEG)(SEG))
			((ANO)(ANO))
		)
		(_use(_ent . DisplayDriver Structural)
		)
	)
	(_inst BinaryToDecimal_1 0 73(_comp BinaryToDecimal)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((STR)(EOT))
			((DIN)(DIN))
			((ONE)(ONE))
			((TEN)(TEN))
			((HUN)(HUN))
			((THO)(THO))
		)
		(_use(_ent . BinaryToDecimal Structural)
		)
	)
	(_inst Timer_1 0 85(_comp Timer)
		(_gen
			((Ticks)((i 250000)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((EOT)(EOT))
		)
		(_use(_ent . Timer Behavioral)
			(_gen
				((Ticks)((i 250000)))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int DIN 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int ANO 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int ONE 7 0 57(_arch(_uni))))
		(_sig(_int TEN 7 0 57(_arch(_uni))))
		(_sig(_int HUN 7 0 57(_arch(_uni))))
		(_sig(_int THO 7 0 57(_arch(_uni))))
		(_sig(_int EOT -1 0 58(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 874           1771275185588 Behavioral
(_unit VHDL(latchsr 0 4(behavioral 0 14))
	(_version vef)
	(_time 1771275185589 2026.02.16 14:53:05)
	(_source(\../src/LatchSR.vhd\))
	(_parameters tan)
	(_code 174010101141470116170f4c451015114411161013)
	(_ent
		(_time 1771271227843)
	)
	(_object
		(_port(_int CLk -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLR -1 0 8(_ent(_in))))
		(_port(_int SET -1 0 9(_ent(_in))))
		(_port(_int SOUT -1 0 10(_ent(_out))))
		(_sig(_int Qn -1 0 15(_arch(_uni))))
		(_sig(_int Qp -1 0 15(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(Sequential(_arch 1 0 30(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 981           1771275185639 Behavioral
(_unit VHDL(timer 0 5(behavioral 0 14))
	(_version vef)
	(_time 1771275185640 2026.02.16 14:53:05)
	(_source(\../src/Timer.vhd\))
	(_parameters tan)
	(_code 46101644491146504144541d13404f401240434144)
	(_ent
		(_time 1771271227445)
	)
	(_object
		(_gen(_int Ticks -1 0 6 \100\ (_ent gms((i 100)))))
		(_port(_int CLK -2 0 9(_ent(_in)(_event))))
		(_port(_int RST -2 0 10(_ent(_in)(_event))))
		(_port(_int EOT -2 0 11(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~Ticks~13 0 15(_scalar (_to i 0 c 2))))
		(_sig(_int Cp 0 0 15(_arch(_uni))))
		(_sig(_int Cn 0 0 15(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(4)(2))(_sens(3)))))
			(Sequential(_arch 1 0 28(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1540          1771275185687 Behavioral
(_unit VHDL(sn74ls47 0 4(behavioral 0 13))
	(_version vef)
	(_time 1771275185688 2026.02.16 14:53:05)
	(_source(\../src/SN74LS47.vhd\))
	(_parameters tan)
	(_code 84d2d38ad5d6d7978382c7dfd687808783838782d1)
	(_ent
		(_time 1771271263572)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int NIB 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1((_dto i 6 i 0)))))
		(_sig(_int Qn 2 0 14(_arch(_uni))))
		(_sig(_int Qp 2 0 14(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(2)))))
			(Sequential(_arch 1 0 39(_prcs(_trgt(5))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(line__47(_arch 2 0 47(_assignment(_alias((SEG)(Qp)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 197122)
		(50463235 197379)
		(33751554 131842)
		(33686018 131843)
		(50463235 131587)
		(33686274 131587)
		(33686274 131586)
		(50463234 197379)
		(33686018 131586)
		(33686018 131587)
		(50463234 131586)
		(33686275 131586)
		(33751810 197122)
		(33686019 131842)
		(33751810 131586)
		(50529026 131586)
		(50529027 197379)
		(50529027 197379)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1283          1771275185737 Behavioral
(_unit VHDL(frcounter 0 5(behavioral 0 17))
	(_version vef)
	(_time 1771275185738 2026.02.16 14:53:05)
	(_source(\../src/FrCounter.vhd\))
	(_parameters tan)
	(_code b3e4e1e6b2e4e4a5e7b3a6e9b7b4b7b5b6b4b1b5b5)
	(_ent
		(_time 1771271227311)
	)
	(_object
		(_gen(_int BusWhidht -1 0 7 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 10(_ent(_in)(_event))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int INC -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int CNT 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 18(_array -2((_dto c 3 i 0)))))
		(_sig(_int Cp 1 0 18(_arch(_uni))))
		(_sig(_int Cn 1 0 18(_arch(_uni))))
		(_prcs
			(combinational(_arch 0 0 21(_prcs(_simple)(_trgt(5)(3))(_sens(4)(2))(_read(5)))))
			(sequential(_arch 1 0 31(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1233          1771275185785 Behavioral
(_unit VHDL(counterm10 0 5(behavioral 0 15))
	(_version vef)
	(_time 1771275185786 2026.02.16 14:53:05)
	(_source(\../src/CounterM10.vhd\))
	(_parameters tan)
	(_code e2b5b5b1b6b4b3f4b5b0f6b8b6e5e0e4b6e1e3e1e2)
	(_ent
		(_time 1771271227658)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in)(_event))))
		(_port(_int ENI -1 0 9(_ent(_in))))
		(_port(_int ENO -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int CNT 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int Cp 1 0 16(_arch(_uni))))
		(_sig(_int Cn 1 0 16(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 18(_prcs(_simple)(_trgt(3)(4)(6))(_sens(2)(5)))))
			(Sequential(_arch 1 0 37(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1290          1771275185832 Behavioral
(_unit VHDL(anodedecoder 0 4(behavioral 0 13))
	(_version vef)
	(_time 1771275185833 2026.02.16 14:53:05)
	(_source(\../src/AnodeDecoder.vhd\))
	(_parameters tan)
	(_code 11464516454613071712044b441714171217471715)
	(_ent
		(_time 1771271227116)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int SEL 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int ANO 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qn 2 0 14(_arch(_uni))))
		(_sig(_int Qp 2 0 14(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 16(_prcs(_simple)(_trgt(4))(_sens(2)))))
			(Sequential(_arch 1 0 27(_prcs(_trgt(5))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(line__36(_arch 2 0 36(_assignment(_alias((ANO)(Qp)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(33686018)
		(33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 3608          1771275185927 Structural
(_unit VHDL(displaydriver 0 4(structural 0 18))
	(_version vef)
	(_time 1771275185928 2026.02.16 14:53:05)
	(_source(\../src/DisplayDriver.vhd\))
	(_parameters tan)
	(_code 6e393f6e32383979696c2d343e6967686a696c6867)
	(_ent
		(_time 1771271227246)
	)
	(_comp
		(Timer
			(_object
				(_gen(_int Ticks -2 0 22(_ent((i 100)))))
				(_port(_int CLK -1 0 25(_ent (_in))))
				(_port(_int RST -1 0 26(_ent (_in))))
				(_port(_int EOT -1 0 27(_ent (_out))))
			)
		)
		(FrCounter
			(_object
				(_gen(_int BusWhidht -2 0 35(_ent((i 16)))))
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int RST -1 0 39(_ent (_in))))
				(_port(_int INC -1 0 40(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 41(_array -1((_dto c 1 i 0)))))
				(_port(_int CNT 8 0 41(_ent (_out))))
			)
		)
		(AnodeDecoder
			(_object
				(_port(_int CLK -1 0 49(_ent (_in))))
				(_port(_int RST -1 0 50(_ent (_in))))
				(_port(_int SEL 2 0 51(_ent (_in))))
				(_port(_int ANO 3 0 52(_ent (_out))))
			)
		)
		(SN74LS47
			(_object
				(_port(_int CLK -1 0 60(_ent (_in))))
				(_port(_int RST -1 0 61(_ent (_in))))
				(_port(_int NIB 4 0 62(_ent (_in))))
				(_port(_int SEG 5 0 63(_ent (_out))))
			)
		)
	)
	(_inst u01 0 71(_comp Timer)
		(_gen
			((Ticks)((i 250000)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((EOT)(SYN))
		)
		(_use(_ent . Timer Behavioral)
			(_gen
				((Ticks)((i 250000)))
			)
		)
	)
	(_inst u02 0 80(_comp FrCounter)
		(_gen
			((BusWhidht)((i 2)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((INC)(SYN))
			((CNT)(SEL))
		)
		(_use(_ent . FrCounter Behavioral)
			(_gen
				((BusWhidht)((i 2)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((INC)(INC))
				((CNT)(CNT))
			)
		)
	)
	(_inst u03 0 90(_comp AnodeDecoder)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((SEL)(SEL))
			((ANO)(ANO))
		)
		(_use(_ent . AnodeDecoder Behavioral)
		)
	)
	(_inst u04 0 97(_comp SN74LS47)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((NIB)(NIB))
			((SEG)(SEG))
		)
		(_use(_ent . SN74LS47 Behavioral)
		)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int DIG1 0 0 9(_ent(_in))))
		(_port(_int DIG2 0 0 10(_ent(_in))))
		(_port(_int DIG3 0 0 11(_ent(_in))))
		(_port(_int DIG4 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 13(_ent(_out))))
		(_port(_int ANO 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63(_array -1((_dto i 6 i 0)))))
		(_sig(_int SYN -1 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 68(_array -1((_dto i 1 i 0)))))
		(_sig(_int SEL 6 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 69(_array -1((_dto i 3 i 0)))))
		(_sig(_int NIB 7 0 69(_arch(_uni))))
		(_prcs
			(line__105(_arch 0 0 105(_prcs(_simple)(_trgt(10))(_sens(2)(3)(4)(5)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018)
	)
	(_model . Structural 2 -1)
)
I 000051 55 2011          1771275185967 structural
(_unit VHDL(decimalcounter 0 3(structural 0 14))
	(_version vef)
	(_time 1771275185968 2026.02.16 14:53:05)
	(_source(\../src/DecimalCounter.vhd\))
	(_parameters tan)
	(_code 8ed9df80ded9d99884dccad4de88dd888d88d8898b)
	(_ent
		(_time 1771271227770)
	)
	(_comp
		(CounterM10
			(_object
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int RST -1 0 19(_ent (_in))))
				(_port(_int ENI -1 0 20(_ent (_in))))
				(_port(_int ENO -1 0 21(_ent (_out))))
				(_port(_int CNT 1 0 22(_ent (_out))))
			)
		)
	)
	(_inst DIG1 0 28(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(INC))
			((ENO)(ENO1))
			((CNT)(ONES))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG2 0 36(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO1))
			((ENO)(ENO2))
			((CNT)(TENS))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG3 0 44(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO2))
			((ENO)(ENO3))
			((CNT)(HUN))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG4 0 52(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO3))
			((ENO)(ENO4))
			((CNT)(THO))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_object
		(_port(_int CLK -1 0 5(_ent(_in))))
		(_port(_int RST -1 0 6(_ent(_in))))
		(_port(_int INC -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int ONES 0 0 8(_ent(_out))))
		(_port(_int TENS 0 0 9(_ent(_out))))
		(_port(_int HUN 0 0 10(_ent(_out))))
		(_port(_int THO 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int ENO1 -1 0 26(_arch(_uni))))
		(_sig(_int ENO2 -1 0 26(_arch(_uni))))
		(_sig(_int ENO3 -1 0 26(_arch(_uni))))
		(_sig(_int ENO4 -1 0 26(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 3488          1771275185974 Structural
(_unit VHDL(binarytodecimal 0 4(structural 0 16))
	(_version vef)
	(_time 1771275185975 2026.02.16 14:53:05)
	(_source(\../src/BinaryToDecimal.vhd\))
	(_parameters tan)
	(_code 9dcaca92c0ca9c8b99c88fc6c59a999bcb9b999b98)
	(_ent
		(_time 1771271227575)
	)
	(_comp
		(LatchSR
			(_object
				(_port(_int CLk -1 0 20(_ent (_in))))
				(_port(_int RST -1 0 21(_ent (_in))))
				(_port(_int CLR -1 0 22(_ent (_in))))
				(_port(_int SET -1 0 23(_ent (_in))))
				(_port(_int SOUT -1 0 24(_ent (_out))))
			)
		)
		(FrCounter
			(_object
				(_gen(_int BusWhidht -2 0 31(_ent((i 16)))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int RST -1 0 35(_ent (_in))))
				(_port(_int INC -1 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 37(_array -1((_dto c 4 i 0)))))
				(_port(_int CNT 4 0 37(_ent (_out))))
			)
		)
		(DecimalCounter
			(_object
				(_port(_int CLK -1 0 44(_ent (_in))))
				(_port(_int RST -1 0 45(_ent (_in))))
				(_port(_int INC -1 0 46(_ent (_in))))
				(_port(_int ONES 2 0 47(_ent (_out))))
				(_port(_int TENS 2 0 48(_ent (_out))))
				(_port(_int HUN 2 0 49(_ent (_out))))
				(_port(_int THO 2 0 50(_ent (_out))))
			)
		)
	)
	(_inst START 0 58(_comp LatchSR)
		(_port
			((CLk)(CLK))
			((RST)(RST))
			((CLR)(NGTE))
			((SET)(STR))
			((SOUT)(ENA))
		)
		(_use(_ent . LatchSR Behavioral)
		)
	)
	(_inst CONTADOR 0 66(_comp FrCounter)
		(_gen
			((BusWhidht)((i 16)))
		)
		(_port
			((CLK)(CLK))
			((RST)(ENA))
			((INC)((i 3)))
			((CNT)(CNT))
		)
		(_use(_ent . FrCounter Behavioral)
			(_gen
				((BusWhidht)((i 16)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((INC)(INC))
				((CNT)(CNT))
			)
		)
	)
	(_inst CONTADORDECIMAL 0 80(_comp DecimalCounter)
		(_port
			((CLK)(CLK))
			((RST)(RSS))
			((INC)(INC))
			((ONES)(ONE))
			((TENS)(TEN))
			((HUN)(HUN))
			((THO)(THO))
		)
		(_use(_ent . DecimalCounter structural)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int STR -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int DIN 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int ONE 1 0 10(_ent(_out))))
		(_port(_int TEN 1 0 11(_ent(_out))))
		(_port(_int HUN 1 0 12(_ent(_out))))
		(_port(_int THO 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_sig(_int GTE -1 0 55(_arch(_uni))))
		(_sig(_int INC -1 0 55(_arch(_uni))))
		(_sig(_int RSS -1 0 55(_arch(_uni))))
		(_sig(_int ENA -1 0 55(_arch(_uni))))
		(_sig(_int NGTE -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 56(_array -1((_dto i 15 i 0)))))
		(_sig(_int CNT 3 0 56(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_alias((NGTE)(GTE)))(_simpleassign "not")(_trgt(12))(_sens(8)))))
			(line__77(_arch 1 0 77(_assignment(_trgt(8))(_sens(13)(3))(_mon))))
			(line__78(_arch 2 0 78(_assignment(_trgt(9))(_sens(8)(11)))))
			(line__79(_arch 3 0 79(_assignment(_trgt(10))(_sens(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Structural 5 -1)
)
I 000051 55 3235          1771275186004 Structural
(_unit VHDL(displaydriverbtd 0 4(structural 0 15))
	(_version vef)
	(_time 1771275186005 2026.02.16 14:53:06)
	(_source(\../src/DisplayDriverBTD.vhd\))
	(_parameters tan)
	(_code bdeaece9e0ebeaaab8effee7edbab4bbb9babfbbb4)
	(_ent
		(_time 1771271650196)
	)
	(_comp
		(DisplayDriver
			(_object
				(_port(_int CLK -1 0 19(_ent (_in))))
				(_port(_int RST -1 0 20(_ent (_in))))
				(_port(_int DIG1 3 0 21(_ent (_in))))
				(_port(_int DIG2 3 0 22(_ent (_in))))
				(_port(_int DIG3 3 0 23(_ent (_in))))
				(_port(_int DIG4 3 0 24(_ent (_in))))
				(_port(_int SEG 4 0 25(_ent (_out))))
				(_port(_int ANO 3 0 26(_ent (_out))))
			)
		)
		(BinaryToDecimal
			(_object
				(_port(_int CLK -1 0 33(_ent (_in))))
				(_port(_int RST -1 0 34(_ent (_in))))
				(_port(_int STR -1 0 35(_ent (_in))))
				(_port(_int DIN 5 0 36(_ent (_in))))
				(_port(_int ONE 6 0 37(_ent (_out))))
				(_port(_int TEN 6 0 38(_ent (_out))))
				(_port(_int HUN 6 0 39(_ent (_out))))
				(_port(_int THO 6 0 40(_ent (_out))))
			)
		)
		(Timer
			(_object
				(_gen(_int Ticks -2 0 47(_ent((i 100)))))
				(_port(_int CLK -1 0 50(_ent (_in))))
				(_port(_int RST -1 0 51(_ent (_in))))
				(_port(_int EOT -1 0 52(_ent (_out))))
			)
		)
	)
	(_inst DisplayDriver_1 0 61(_comp DisplayDriver)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((DIG1)(ONE))
			((DIG2)(TEN))
			((DIG3)(HUN))
			((DIG4)(THO))
			((SEG)(SEG))
			((ANO)(ANO))
		)
		(_use(_ent . DisplayDriver Structural)
		)
	)
	(_inst BinaryToDecimal_1 0 73(_comp BinaryToDecimal)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((STR)(EOT))
			((DIN)(DIN))
			((ONE)(ONE))
			((TEN)(TEN))
			((HUN)(HUN))
			((THO)(THO))
		)
		(_use(_ent . BinaryToDecimal Structural)
		)
	)
	(_inst Timer_1 0 85(_comp Timer)
		(_gen
			((Ticks)((i 250000)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((EOT)(EOT))
		)
		(_use(_ent . Timer Behavioral)
			(_gen
				((Ticks)((i 250000)))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int DIN 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int ANO 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int ONE 7 0 57(_arch(_uni))))
		(_sig(_int TEN 7 0 57(_arch(_uni))))
		(_sig(_int HUN 7 0 57(_arch(_uni))))
		(_sig(_int THO 7 0 57(_arch(_uni))))
		(_sig(_int EOT -1 0 58(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 874           1771275362110 Behavioral
(_unit VHDL(latchsr 0 4(behavioral 0 14))
	(_version vef)
	(_time 1771275362111 2026.02.16 14:56:02)
	(_source(\../src/LatchSR.vhd\))
	(_parameters tan)
	(_code aaa9acfdfafcfabcabaab2f1f8ada8acf9acabadae)
	(_ent
		(_time 1771271227843)
	)
	(_object
		(_port(_int CLk -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLR -1 0 8(_ent(_in))))
		(_port(_int SET -1 0 9(_ent(_in))))
		(_port(_int SOUT -1 0 10(_ent(_out))))
		(_sig(_int Qn -1 0 15(_arch(_uni))))
		(_sig(_int Qp -1 0 15(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(Sequential(_arch 1 0 30(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 981           1771275362147 Behavioral
(_unit VHDL(timer 0 5(behavioral 0 14))
	(_version vef)
	(_time 1771275362148 2026.02.16 14:56:02)
	(_source(\../src/Timer.vhd\))
	(_parameters tan)
	(_code c9cb989cc99ec9dfcecbdb929ccfc0cf9dcfcccecb)
	(_ent
		(_time 1771271227445)
	)
	(_object
		(_gen(_int Ticks -1 0 6 \100\ (_ent gms((i 100)))))
		(_port(_int CLK -2 0 9(_ent(_in)(_event))))
		(_port(_int RST -2 0 10(_ent(_in)(_event))))
		(_port(_int EOT -2 0 11(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~Ticks~13 0 15(_scalar (_to i 0 c 2))))
		(_sig(_int Cp 0 0 15(_arch(_uni))))
		(_sig(_int Cn 0 0 15(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(4)(2))(_sens(3)))))
			(Sequential(_arch 1 0 28(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1540          1771275362187 Behavioral
(_unit VHDL(sn74ls47 0 4(behavioral 0 13))
	(_version vef)
	(_time 1771275362188 2026.02.16 14:56:02)
	(_source(\../src/SN74LS47.vhd\))
	(_parameters tan)
	(_code f8faaea8a5aaabebfffebba3aafbfcfbfffffbfead)
	(_ent
		(_time 1771271263572)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int NIB 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1((_dto i 6 i 0)))))
		(_sig(_int Qn 2 0 14(_arch(_uni))))
		(_sig(_int Qp 2 0 14(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(2)))))
			(Sequential(_arch 1 0 39(_prcs(_trgt(5))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(line__47(_arch 2 0 47(_assignment(_alias((SEG)(Qp)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 197122)
		(50463235 197379)
		(33751554 131842)
		(33686018 131843)
		(50463235 131587)
		(33686274 131587)
		(33686274 131586)
		(50463234 197379)
		(33686018 131586)
		(33686018 131587)
		(50463234 131586)
		(33686275 131586)
		(33751810 197122)
		(33686019 131842)
		(33751810 131586)
		(50529026 131586)
		(50529027 197379)
		(50529027 197379)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1283          1771275362248 Behavioral
(_unit VHDL(frcounter 0 5(behavioral 0 17))
	(_version vef)
	(_time 1771275362249 2026.02.16 14:56:02)
	(_source(\../src/FrCounter.vhd\))
	(_parameters tan)
	(_code 27247722227070317327327d232023212220252121)
	(_ent
		(_time 1771271227311)
	)
	(_object
		(_gen(_int BusWhidht -1 0 7 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 10(_ent(_in)(_event))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int INC -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int CNT 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 18(_array -2((_dto c 3 i 0)))))
		(_sig(_int Cp 1 0 18(_arch(_uni))))
		(_sig(_int Cn 1 0 18(_arch(_uni))))
		(_prcs
			(combinational(_arch 0 0 21(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4))(_read(5)))))
			(sequential(_arch 1 0 31(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1233          1771275362311 Behavioral
(_unit VHDL(counterm10 0 5(behavioral 0 15))
	(_version vef)
	(_time 1771275362312 2026.02.16 14:56:02)
	(_source(\../src/CounterM10.vhd\))
	(_parameters tan)
	(_code 65663065363334733237713f316267633166646665)
	(_ent
		(_time 1771271227658)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in)(_event))))
		(_port(_int ENI -1 0 9(_ent(_in))))
		(_port(_int ENO -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int CNT 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int Cp 1 0 16(_arch(_uni))))
		(_sig(_int Cn 1 0 16(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 18(_prcs(_simple)(_trgt(3)(4)(6))(_sens(2)(5)))))
			(Sequential(_arch 1 0 37(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1290          1771275362357 Behavioral
(_unit VHDL(anodedecoder 0 4(behavioral 0 13))
	(_version vef)
	(_time 1771275362358 2026.02.16 14:56:02)
	(_source(\../src/AnodeDecoder.vhd\))
	(_parameters tan)
	(_code 9497c39bc5c39682929781cec19291929792c29290)
	(_ent
		(_time 1771271227116)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int SEL 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int ANO 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qn 2 0 14(_arch(_uni))))
		(_sig(_int Qp 2 0 14(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 16(_prcs(_simple)(_trgt(4))(_sens(2)))))
			(Sequential(_arch 1 0 27(_prcs(_trgt(5))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(line__36(_arch 2 0 36(_assignment(_alias((ANO)(Qp)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(33686018)
		(33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 3608          1771275362400 Structural
(_unit VHDL(displaydriver 0 4(structural 0 18))
	(_version vef)
	(_time 1771275362401 2026.02.16 14:56:02)
	(_source(\../src/DisplayDriver.vhd\))
	(_parameters tan)
	(_code c3c09196c99594d4c4c1809993c4cac5c7c4c1c5ca)
	(_ent
		(_time 1771271227246)
	)
	(_comp
		(Timer
			(_object
				(_gen(_int Ticks -2 0 22(_ent((i 100)))))
				(_port(_int CLK -1 0 25(_ent (_in))))
				(_port(_int RST -1 0 26(_ent (_in))))
				(_port(_int EOT -1 0 27(_ent (_out))))
			)
		)
		(FrCounter
			(_object
				(_gen(_int BusWhidht -2 0 35(_ent((i 16)))))
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int RST -1 0 39(_ent (_in))))
				(_port(_int INC -1 0 40(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 41(_array -1((_dto c 1 i 0)))))
				(_port(_int CNT 8 0 41(_ent (_out))))
			)
		)
		(AnodeDecoder
			(_object
				(_port(_int CLK -1 0 49(_ent (_in))))
				(_port(_int RST -1 0 50(_ent (_in))))
				(_port(_int SEL 2 0 51(_ent (_in))))
				(_port(_int ANO 3 0 52(_ent (_out))))
			)
		)
		(SN74LS47
			(_object
				(_port(_int CLK -1 0 60(_ent (_in))))
				(_port(_int RST -1 0 61(_ent (_in))))
				(_port(_int NIB 4 0 62(_ent (_in))))
				(_port(_int SEG 5 0 63(_ent (_out))))
			)
		)
	)
	(_inst u01 0 71(_comp Timer)
		(_gen
			((Ticks)((i 250000)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((EOT)(SYN))
		)
		(_use(_ent . Timer Behavioral)
			(_gen
				((Ticks)((i 250000)))
			)
		)
	)
	(_inst u02 0 80(_comp FrCounter)
		(_gen
			((BusWhidht)((i 2)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((INC)(SYN))
			((CNT)(SEL))
		)
		(_use(_ent . FrCounter Behavioral)
			(_gen
				((BusWhidht)((i 2)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((INC)(INC))
				((CNT)(CNT))
			)
		)
	)
	(_inst u03 0 90(_comp AnodeDecoder)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((SEL)(SEL))
			((ANO)(ANO))
		)
		(_use(_ent . AnodeDecoder Behavioral)
		)
	)
	(_inst u04 0 97(_comp SN74LS47)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((NIB)(NIB))
			((SEG)(SEG))
		)
		(_use(_ent . SN74LS47 Behavioral)
		)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int DIG1 0 0 9(_ent(_in))))
		(_port(_int DIG2 0 0 10(_ent(_in))))
		(_port(_int DIG3 0 0 11(_ent(_in))))
		(_port(_int DIG4 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 13(_ent(_out))))
		(_port(_int ANO 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63(_array -1((_dto i 6 i 0)))))
		(_sig(_int SYN -1 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 68(_array -1((_dto i 1 i 0)))))
		(_sig(_int SEL 6 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 69(_array -1((_dto i 3 i 0)))))
		(_sig(_int NIB 7 0 69(_arch(_uni))))
		(_prcs
			(line__105(_arch 0 0 105(_prcs(_simple)(_trgt(10))(_sens(2)(3)(4)(5)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018)
	)
	(_model . Structural 2 -1)
)
I 000051 55 2011          1771275362443 structural
(_unit VHDL(decimalcounter 0 3(structural 0 14))
	(_version vef)
	(_time 1771275362444 2026.02.16 14:56:02)
	(_source(\../src/DecimalCounter.vhd\))
	(_parameters tan)
	(_code f2f1a0a2f5a5a5e4f8a0b6a8a2f4a1f4f1f4a4f5f7)
	(_ent
		(_time 1771271227770)
	)
	(_comp
		(CounterM10
			(_object
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int RST -1 0 19(_ent (_in))))
				(_port(_int ENI -1 0 20(_ent (_in))))
				(_port(_int ENO -1 0 21(_ent (_out))))
				(_port(_int CNT 1 0 22(_ent (_out))))
			)
		)
	)
	(_inst DIG1 0 28(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(INC))
			((ENO)(ENO1))
			((CNT)(ONES))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG2 0 36(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO1))
			((ENO)(ENO2))
			((CNT)(TENS))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG3 0 44(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO2))
			((ENO)(ENO3))
			((CNT)(HUN))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG4 0 52(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO3))
			((ENO)(ENO4))
			((CNT)(THO))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_object
		(_port(_int CLK -1 0 5(_ent(_in))))
		(_port(_int RST -1 0 6(_ent(_in))))
		(_port(_int INC -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int ONES 0 0 8(_ent(_out))))
		(_port(_int TENS 0 0 9(_ent(_out))))
		(_port(_int HUN 0 0 10(_ent(_out))))
		(_port(_int THO 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int ENO1 -1 0 26(_arch(_uni))))
		(_sig(_int ENO2 -1 0 26(_arch(_uni))))
		(_sig(_int ENO3 -1 0 26(_arch(_uni))))
		(_sig(_int ENO4 -1 0 26(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 3488          1771275362452 Structural
(_unit VHDL(binarytodecimal 0 4(structural 0 16))
	(_version vef)
	(_time 1771275362453 2026.02.16 14:56:02)
	(_source(\../src/BinaryToDecimal.vhd\))
	(_parameters tan)
	(_code 0202000409550314065710595a0506045404060407)
	(_ent
		(_time 1771271227575)
	)
	(_comp
		(LatchSR
			(_object
				(_port(_int CLk -1 0 20(_ent (_in))))
				(_port(_int RST -1 0 21(_ent (_in))))
				(_port(_int CLR -1 0 22(_ent (_in))))
				(_port(_int SET -1 0 23(_ent (_in))))
				(_port(_int SOUT -1 0 24(_ent (_out))))
			)
		)
		(FrCounter
			(_object
				(_gen(_int BusWhidht -2 0 31(_ent((i 16)))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int RST -1 0 35(_ent (_in))))
				(_port(_int INC -1 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 37(_array -1((_dto c 4 i 0)))))
				(_port(_int CNT 4 0 37(_ent (_out))))
			)
		)
		(DecimalCounter
			(_object
				(_port(_int CLK -1 0 44(_ent (_in))))
				(_port(_int RST -1 0 45(_ent (_in))))
				(_port(_int INC -1 0 46(_ent (_in))))
				(_port(_int ONES 2 0 47(_ent (_out))))
				(_port(_int TENS 2 0 48(_ent (_out))))
				(_port(_int HUN 2 0 49(_ent (_out))))
				(_port(_int THO 2 0 50(_ent (_out))))
			)
		)
	)
	(_inst START 0 58(_comp LatchSR)
		(_port
			((CLk)(CLK))
			((RST)(RST))
			((CLR)(NGTE))
			((SET)(STR))
			((SOUT)(ENA))
		)
		(_use(_ent . LatchSR Behavioral)
		)
	)
	(_inst CONTADOR 0 66(_comp FrCounter)
		(_gen
			((BusWhidht)((i 16)))
		)
		(_port
			((CLK)(CLK))
			((RST)(ENA))
			((INC)((i 3)))
			((CNT)(CNT))
		)
		(_use(_ent . FrCounter Behavioral)
			(_gen
				((BusWhidht)((i 16)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((INC)(INC))
				((CNT)(CNT))
			)
		)
	)
	(_inst CONTADORDECIMAL 0 80(_comp DecimalCounter)
		(_port
			((CLK)(CLK))
			((RST)(RSS))
			((INC)(INC))
			((ONES)(ONE))
			((TENS)(TEN))
			((HUN)(HUN))
			((THO)(THO))
		)
		(_use(_ent . DecimalCounter structural)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int STR -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int DIN 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int ONE 1 0 10(_ent(_out))))
		(_port(_int TEN 1 0 11(_ent(_out))))
		(_port(_int HUN 1 0 12(_ent(_out))))
		(_port(_int THO 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_sig(_int GTE -1 0 55(_arch(_uni))))
		(_sig(_int INC -1 0 55(_arch(_uni))))
		(_sig(_int RSS -1 0 55(_arch(_uni))))
		(_sig(_int ENA -1 0 55(_arch(_uni))))
		(_sig(_int NGTE -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 56(_array -1((_dto i 15 i 0)))))
		(_sig(_int CNT 3 0 56(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_alias((NGTE)(GTE)))(_simpleassign "not")(_trgt(12))(_sens(8)))))
			(line__77(_arch 1 0 77(_assignment(_trgt(8))(_sens(3)(13))(_mon))))
			(line__78(_arch 2 0 78(_assignment(_trgt(9))(_sens(8)(11)))))
			(line__79(_arch 3 0 79(_assignment(_trgt(10))(_sens(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Structural 5 -1)
)
I 000051 55 3235          1771275362500 Structural
(_unit VHDL(displaydriverbtd 0 4(structural 0 15))
	(_version vef)
	(_time 1771275362501 2026.02.16 14:56:02)
	(_source(\../src/DisplayDriverBTD.vhd\))
	(_parameters tan)
	(_code 31313534396766263463726b613638373536333738)
	(_ent
		(_time 1771271650196)
	)
	(_comp
		(DisplayDriver
			(_object
				(_port(_int CLK -1 0 19(_ent (_in))))
				(_port(_int RST -1 0 20(_ent (_in))))
				(_port(_int DIG1 3 0 21(_ent (_in))))
				(_port(_int DIG2 3 0 22(_ent (_in))))
				(_port(_int DIG3 3 0 23(_ent (_in))))
				(_port(_int DIG4 3 0 24(_ent (_in))))
				(_port(_int SEG 4 0 25(_ent (_out))))
				(_port(_int ANO 3 0 26(_ent (_out))))
			)
		)
		(BinaryToDecimal
			(_object
				(_port(_int CLK -1 0 33(_ent (_in))))
				(_port(_int RST -1 0 34(_ent (_in))))
				(_port(_int STR -1 0 35(_ent (_in))))
				(_port(_int DIN 5 0 36(_ent (_in))))
				(_port(_int ONE 6 0 37(_ent (_out))))
				(_port(_int TEN 6 0 38(_ent (_out))))
				(_port(_int HUN 6 0 39(_ent (_out))))
				(_port(_int THO 6 0 40(_ent (_out))))
			)
		)
		(Timer
			(_object
				(_gen(_int Ticks -2 0 47(_ent((i 100)))))
				(_port(_int CLK -1 0 50(_ent (_in))))
				(_port(_int RST -1 0 51(_ent (_in))))
				(_port(_int EOT -1 0 52(_ent (_out))))
			)
		)
	)
	(_inst DisplayDriver_1 0 61(_comp DisplayDriver)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((DIG1)(ONE))
			((DIG2)(TEN))
			((DIG3)(HUN))
			((DIG4)(THO))
			((SEG)(SEG))
			((ANO)(ANO))
		)
		(_use(_ent . DisplayDriver Structural)
		)
	)
	(_inst BinaryToDecimal_1 0 73(_comp BinaryToDecimal)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((STR)(EOT))
			((DIN)(DIN))
			((ONE)(ONE))
			((TEN)(TEN))
			((HUN)(HUN))
			((THO)(THO))
		)
		(_use(_ent . BinaryToDecimal Structural)
		)
	)
	(_inst Timer_1 0 85(_comp Timer)
		(_gen
			((Ticks)((i 260000)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((EOT)(EOT))
		)
		(_use(_ent . Timer Behavioral)
			(_gen
				((Ticks)((i 260000)))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int DIN 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int ANO 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int ONE 7 0 57(_arch(_uni))))
		(_sig(_int TEN 7 0 57(_arch(_uni))))
		(_sig(_int HUN 7 0 57(_arch(_uni))))
		(_sig(_int THO 7 0 57(_arch(_uni))))
		(_sig(_int EOT -1 0 58(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 3233          1771275553163 Structural
(_unit VHDL(displaydriverbtd 0 4(structural 0 15))
	(_version vef)
	(_time 1771275553164 2026.02.16 14:59:13)
	(_source(\../src/DisplayDriverBTD.vhd\))
	(_parameters tan)
	(_code f1f3fda1f9a7a6e6f4a3b2aba1f6f8f7f5f6f3f7f8)
	(_ent
		(_time 1771271650196)
	)
	(_comp
		(DisplayDriver
			(_object
				(_port(_int CLK -1 0 19(_ent (_in))))
				(_port(_int RST -1 0 20(_ent (_in))))
				(_port(_int DIG1 3 0 21(_ent (_in))))
				(_port(_int DIG2 3 0 22(_ent (_in))))
				(_port(_int DIG3 3 0 23(_ent (_in))))
				(_port(_int DIG4 3 0 24(_ent (_in))))
				(_port(_int SEG 4 0 25(_ent (_out))))
				(_port(_int ANO 3 0 26(_ent (_out))))
			)
		)
		(BinaryToDecimal
			(_object
				(_port(_int CLK -1 0 33(_ent (_in))))
				(_port(_int RST -1 0 34(_ent (_in))))
				(_port(_int STR -1 0 35(_ent (_in))))
				(_port(_int DIN 5 0 36(_ent (_in))))
				(_port(_int ONE 6 0 37(_ent (_out))))
				(_port(_int TEN 6 0 38(_ent (_out))))
				(_port(_int HUN 6 0 39(_ent (_out))))
				(_port(_int THO 6 0 40(_ent (_out))))
			)
		)
		(Timer
			(_object
				(_gen(_int Ticks -2 0 47(_ent((i 100)))))
				(_port(_int CLK -1 0 50(_ent (_in))))
				(_port(_int RST -1 0 51(_ent (_in))))
				(_port(_int EOT -1 0 52(_ent (_out))))
			)
		)
	)
	(_inst DisplayDriver_1 0 61(_comp DisplayDriver)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((DIG1)(ONE))
			((DIG2)(TEN))
			((DIG3)(HUN))
			((DIG4)(THO))
			((SEG)(SEG))
			((ANO)(ANO))
		)
		(_use(_ent . DisplayDriver Structural)
		)
	)
	(_inst BinaryToDecimal_1 0 73(_comp BinaryToDecimal)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((STR)(EOT))
			((DIN)(DIN))
			((ONE)(ONE))
			((TEN)(TEN))
			((HUN)(HUN))
			((THO)(THO))
		)
		(_use(_ent . BinaryToDecimal Structural)
		)
	)
	(_inst Timer_1 0 85(_comp Timer)
		(_gen
			((Ticks)((i 10000)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((EOT)(EOT))
		)
		(_use(_ent . Timer Behavioral)
			(_gen
				((Ticks)((i 10000)))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int DIN 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int ANO 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int ONE 7 0 57(_arch(_uni))))
		(_sig(_int TEN 7 0 57(_arch(_uni))))
		(_sig(_int HUN 7 0 57(_arch(_uni))))
		(_sig(_int THO 7 0 57(_arch(_uni))))
		(_sig(_int EOT -1 0 58(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000051 55 874           1771277709940 Behavioral
(_unit VHDL(latchsr 0 4(behavioral 0 14))
	(_version vef)
	(_time 1771277709941 2026.02.16 15:35:09)
	(_source(\../src/LatchSR.vhd\))
	(_parameters tan)
	(_code dedb8c8c8a888ec8dfdec6858cd9dcd88dd8dfd9da)
	(_ent
		(_time 1771271227843)
	)
	(_object
		(_port(_int CLk -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLR -1 0 8(_ent(_in))))
		(_port(_int SET -1 0 9(_ent(_in))))
		(_port(_int SOUT -1 0 10(_ent(_out))))
		(_sig(_int Qn -1 0 15(_arch(_uni))))
		(_sig(_int Qp -1 0 15(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(Sequential(_arch 1 0 30(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
V 000051 55 981           1771277709993 Behavioral
(_unit VHDL(timer 0 5(behavioral 0 14))
	(_version vef)
	(_time 1771277709994 2026.02.16 15:35:09)
	(_source(\../src/Timer.vhd\))
	(_parameters tan)
	(_code 0d090b0b505a0d1b0a0f1f56580b040b590b080a0f)
	(_ent
		(_time 1771271227445)
	)
	(_object
		(_gen(_int Ticks -1 0 6 \100\ (_ent gms((i 100)))))
		(_port(_int CLK -2 0 9(_ent(_in)(_event))))
		(_port(_int RST -2 0 10(_ent(_in)(_event))))
		(_port(_int EOT -2 0 11(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~Ticks~13 0 15(_scalar (_to i 0 c 2))))
		(_sig(_int Cp 0 0 15(_arch(_uni))))
		(_sig(_int Cn 0 0 15(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(4)(2))(_sens(3)))))
			(Sequential(_arch 1 0 28(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
V 000051 55 1540          1771277710068 Behavioral
(_unit VHDL(sn74ls47 0 4(behavioral 0 13))
	(_version vef)
	(_time 1771277710069 2026.02.16 15:35:10)
	(_source(\../src/SN74LS47.vhd\))
	(_parameters tan)
	(_code 5b5f5a585c0908485c5d180009585f585c5c585d0e)
	(_ent
		(_time 1771271263572)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int NIB 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1((_dto i 6 i 0)))))
		(_sig(_int Qn 2 0 14(_arch(_uni))))
		(_sig(_int Qp 2 0 14(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(2)))))
			(Sequential(_arch 1 0 39(_prcs(_trgt(5))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(line__47(_arch 2 0 47(_assignment(_alias((SEG)(Qp)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 197122)
		(50463235 197379)
		(33751554 131842)
		(33686018 131843)
		(50463235 131587)
		(33686274 131587)
		(33686274 131586)
		(50463234 197379)
		(33686018 131586)
		(33686018 131587)
		(50463234 131586)
		(33686275 131586)
		(33751810 197122)
		(33686019 131842)
		(33751810 131586)
		(50529026 131586)
		(50529027 197379)
		(50529027 197379)
	)
	(_model . Behavioral 3 -1)
)
V 000051 55 1273          1771277710110 Behavioral
(_unit VHDL(frcounter 0 5(behavioral 0 17))
	(_version vef)
	(_time 1771277710111 2026.02.16 15:35:10)
	(_source(\../src/FrCounter.vhd\))
	(_parameters tan)
	(_code 7a7f7e7a292d2d6c2e7a6f207e7d7e7c7f7d787c7c)
	(_ent
		(_time 1771271227311)
	)
	(_object
		(_gen(_int BusWhidht -1 0 7 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 10(_ent(_in)(_event))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int INC -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int CNT 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 18(_array -2((_dto c 3 i 0)))))
		(_sig(_int Cp 1 0 18(_arch(_uni))))
		(_sig(_int Cn 1 0 18(_arch(_uni))))
		(_prcs
			(combinational(_arch 0 0 21(_prcs(_simple)(_trgt(5)(3))(_sens(4)(2)))))
			(sequential(_arch 1 0 31(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
V 000051 55 1233          1771277710200 Behavioral
(_unit VHDL(counterm10 0 5(behavioral 0 15))
	(_version vef)
	(_time 1771277710201 2026.02.16 15:35:10)
	(_source(\../src/CounterM10.vhd\))
	(_parameters tan)
	(_code d8ddd98a868e89ce8f8acc828cdfdade8cdbd9dbd8)
	(_ent
		(_time 1771271227658)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in)(_event))))
		(_port(_int ENI -1 0 9(_ent(_in))))
		(_port(_int ENO -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int CNT 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int Cp 1 0 16(_arch(_uni))))
		(_sig(_int Cn 1 0 16(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 18(_prcs(_simple)(_trgt(6)(3)(4))(_sens(5)(2)))))
			(Sequential(_arch 1 0 37(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
V 000051 55 1290          1771277710313 Behavioral
(_unit VHDL(anodedecoder 0 4(behavioral 0 13))
	(_version vef)
	(_time 1771277710314 2026.02.16 15:35:10)
	(_source(\../src/AnodeDecoder.vhd\))
	(_parameters tan)
	(_code 45404747151247534346501f104340434643134341)
	(_ent
		(_time 1771271227116)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int SEL 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int ANO 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qn 2 0 14(_arch(_uni))))
		(_sig(_int Qp 2 0 14(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 16(_prcs(_simple)(_trgt(4))(_sens(2)))))
			(Sequential(_arch 1 0 27(_prcs(_trgt(5))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(line__36(_arch 2 0 36(_assignment(_alias((ANO)(Qp)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(33686018)
		(33686018)
	)
	(_model . Behavioral 3 -1)
)
V 000051 55 3608          1771277710367 Structural
(_unit VHDL(displaydriver 0 4(structural 0 18))
	(_version vef)
	(_time 1771277710368 2026.02.16 15:35:10)
	(_source(\../src/DisplayDriver.vhd\))
	(_parameters tan)
	(_code 8481838a89d2d3938386c7ded4838d82808386828d)
	(_ent
		(_time 1771271227246)
	)
	(_comp
		(Timer
			(_object
				(_gen(_int Ticks -2 0 22(_ent((i 100)))))
				(_port(_int CLK -1 0 25(_ent (_in))))
				(_port(_int RST -1 0 26(_ent (_in))))
				(_port(_int EOT -1 0 27(_ent (_out))))
			)
		)
		(FrCounter
			(_object
				(_gen(_int BusWhidht -2 0 35(_ent((i 16)))))
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int RST -1 0 39(_ent (_in))))
				(_port(_int INC -1 0 40(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 41(_array -1((_dto c 1 i 0)))))
				(_port(_int CNT 8 0 41(_ent (_out))))
			)
		)
		(AnodeDecoder
			(_object
				(_port(_int CLK -1 0 49(_ent (_in))))
				(_port(_int RST -1 0 50(_ent (_in))))
				(_port(_int SEL 2 0 51(_ent (_in))))
				(_port(_int ANO 3 0 52(_ent (_out))))
			)
		)
		(SN74LS47
			(_object
				(_port(_int CLK -1 0 60(_ent (_in))))
				(_port(_int RST -1 0 61(_ent (_in))))
				(_port(_int NIB 4 0 62(_ent (_in))))
				(_port(_int SEG 5 0 63(_ent (_out))))
			)
		)
	)
	(_inst u01 0 71(_comp Timer)
		(_gen
			((Ticks)((i 250000)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((EOT)(SYN))
		)
		(_use(_ent . Timer Behavioral)
			(_gen
				((Ticks)((i 250000)))
			)
		)
	)
	(_inst u02 0 80(_comp FrCounter)
		(_gen
			((BusWhidht)((i 2)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((INC)(SYN))
			((CNT)(SEL))
		)
		(_use(_ent . FrCounter Behavioral)
			(_gen
				((BusWhidht)((i 2)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((INC)(INC))
				((CNT)(CNT))
			)
		)
	)
	(_inst u03 0 90(_comp AnodeDecoder)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((SEL)(SEL))
			((ANO)(ANO))
		)
		(_use(_ent . AnodeDecoder Behavioral)
		)
	)
	(_inst u04 0 97(_comp SN74LS47)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((NIB)(NIB))
			((SEG)(SEG))
		)
		(_use(_ent . SN74LS47 Behavioral)
		)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int DIG1 0 0 9(_ent(_in))))
		(_port(_int DIG2 0 0 10(_ent(_in))))
		(_port(_int DIG3 0 0 11(_ent(_in))))
		(_port(_int DIG4 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 13(_ent(_out))))
		(_port(_int ANO 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63(_array -1((_dto i 6 i 0)))))
		(_sig(_int SYN -1 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 68(_array -1((_dto i 1 i 0)))))
		(_sig(_int SEL 6 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 69(_array -1((_dto i 3 i 0)))))
		(_sig(_int NIB 7 0 69(_arch(_uni))))
		(_prcs
			(line__105(_arch 0 0 105(_prcs(_simple)(_trgt(10))(_sens(2)(3)(4)(5)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018)
	)
	(_model . Structural 2 -1)
)
V 000051 55 2011          1771277710415 structural
(_unit VHDL(decimalcounter 0 3(structural 0 14))
	(_version vef)
	(_time 1771277710416 2026.02.16 15:35:10)
	(_source(\../src/DecimalCounter.vhd\))
	(_parameters tan)
	(_code b3b6b4e7b5e4e4a5b9e1f7e9e3b5e0b5b0b5e5b4b6)
	(_ent
		(_time 1771271227770)
	)
	(_comp
		(CounterM10
			(_object
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int RST -1 0 19(_ent (_in))))
				(_port(_int ENI -1 0 20(_ent (_in))))
				(_port(_int ENO -1 0 21(_ent (_out))))
				(_port(_int CNT 1 0 22(_ent (_out))))
			)
		)
	)
	(_inst DIG1 0 28(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(INC))
			((ENO)(ENO1))
			((CNT)(ONES))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG2 0 36(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO1))
			((ENO)(ENO2))
			((CNT)(TENS))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG3 0 44(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO2))
			((ENO)(ENO3))
			((CNT)(HUN))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG4 0 52(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO3))
			((ENO)(ENO4))
			((CNT)(THO))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_object
		(_port(_int CLK -1 0 5(_ent(_in))))
		(_port(_int RST -1 0 6(_ent(_in))))
		(_port(_int INC -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int ONES 0 0 8(_ent(_out))))
		(_port(_int TENS 0 0 9(_ent(_out))))
		(_port(_int HUN 0 0 10(_ent(_out))))
		(_port(_int THO 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int ENO1 -1 0 26(_arch(_uni))))
		(_sig(_int ENO2 -1 0 26(_arch(_uni))))
		(_sig(_int ENO3 -1 0 26(_arch(_uni))))
		(_sig(_int ENO4 -1 0 26(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000051 55 3488          1771277710421 Structural
(_unit VHDL(binarytodecimal 0 4(structural 0 16))
	(_version vef)
	(_time 1771277710422 2026.02.16 15:35:10)
	(_source(\../src/BinaryToDecimal.vhd\))
	(_parameters tan)
	(_code b3b6b2e7b9e4b2a5b7e6a1e8ebb4b7b5e5b5b7b5b6)
	(_ent
		(_time 1771271227575)
	)
	(_comp
		(LatchSR
			(_object
				(_port(_int CLk -1 0 20(_ent (_in))))
				(_port(_int RST -1 0 21(_ent (_in))))
				(_port(_int CLR -1 0 22(_ent (_in))))
				(_port(_int SET -1 0 23(_ent (_in))))
				(_port(_int SOUT -1 0 24(_ent (_out))))
			)
		)
		(FrCounter
			(_object
				(_gen(_int BusWhidht -2 0 31(_ent((i 16)))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int RST -1 0 35(_ent (_in))))
				(_port(_int INC -1 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 37(_array -1((_dto c 4 i 0)))))
				(_port(_int CNT 4 0 37(_ent (_out))))
			)
		)
		(DecimalCounter
			(_object
				(_port(_int CLK -1 0 44(_ent (_in))))
				(_port(_int RST -1 0 45(_ent (_in))))
				(_port(_int INC -1 0 46(_ent (_in))))
				(_port(_int ONES 2 0 47(_ent (_out))))
				(_port(_int TENS 2 0 48(_ent (_out))))
				(_port(_int HUN 2 0 49(_ent (_out))))
				(_port(_int THO 2 0 50(_ent (_out))))
			)
		)
	)
	(_inst START 0 58(_comp LatchSR)
		(_port
			((CLk)(CLK))
			((RST)(RST))
			((CLR)(NGTE))
			((SET)(STR))
			((SOUT)(ENA))
		)
		(_use(_ent . LatchSR Behavioral)
		)
	)
	(_inst CONTADOR 0 66(_comp FrCounter)
		(_gen
			((BusWhidht)((i 16)))
		)
		(_port
			((CLK)(CLK))
			((RST)(ENA))
			((INC)((i 3)))
			((CNT)(CNT))
		)
		(_use(_ent . FrCounter Behavioral)
			(_gen
				((BusWhidht)((i 16)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((INC)(INC))
				((CNT)(CNT))
			)
		)
	)
	(_inst CONTADORDECIMAL 0 80(_comp DecimalCounter)
		(_port
			((CLK)(CLK))
			((RST)(RSS))
			((INC)(INC))
			((ONES)(ONE))
			((TENS)(TEN))
			((HUN)(HUN))
			((THO)(THO))
		)
		(_use(_ent . DecimalCounter structural)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int STR -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int DIN 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int ONE 1 0 10(_ent(_out))))
		(_port(_int TEN 1 0 11(_ent(_out))))
		(_port(_int HUN 1 0 12(_ent(_out))))
		(_port(_int THO 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_sig(_int GTE -1 0 55(_arch(_uni))))
		(_sig(_int INC -1 0 55(_arch(_uni))))
		(_sig(_int RSS -1 0 55(_arch(_uni))))
		(_sig(_int ENA -1 0 55(_arch(_uni))))
		(_sig(_int NGTE -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 56(_array -1((_dto i 15 i 0)))))
		(_sig(_int CNT 3 0 56(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_alias((NGTE)(GTE)))(_simpleassign "not")(_trgt(12))(_sens(8)))))
			(line__77(_arch 1 0 77(_assignment(_trgt(8))(_sens(3)(13))(_mon))))
			(line__78(_arch 2 0 78(_assignment(_trgt(9))(_sens(8)(11)))))
			(line__79(_arch 3 0 79(_assignment(_trgt(10))(_sens(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Structural 5 -1)
)
V 000051 55 3233          1771277710471 Structural
(_unit VHDL(displaydriverbtd 0 4(structural 0 15))
	(_version vef)
	(_time 1771277710472 2026.02.16 15:35:10)
	(_source(\../src/DisplayDriverBTD.vhd\))
	(_parameters tan)
	(_code f1f4f6a1f9a7a6e6f4a3b2aba1f6f8f7f5f6f3f7f8)
	(_ent
		(_time 1771271650196)
	)
	(_comp
		(DisplayDriver
			(_object
				(_port(_int CLK -1 0 19(_ent (_in))))
				(_port(_int RST -1 0 20(_ent (_in))))
				(_port(_int DIG1 3 0 21(_ent (_in))))
				(_port(_int DIG2 3 0 22(_ent (_in))))
				(_port(_int DIG3 3 0 23(_ent (_in))))
				(_port(_int DIG4 3 0 24(_ent (_in))))
				(_port(_int SEG 4 0 25(_ent (_out))))
				(_port(_int ANO 3 0 26(_ent (_out))))
			)
		)
		(BinaryToDecimal
			(_object
				(_port(_int CLK -1 0 33(_ent (_in))))
				(_port(_int RST -1 0 34(_ent (_in))))
				(_port(_int STR -1 0 35(_ent (_in))))
				(_port(_int DIN 5 0 36(_ent (_in))))
				(_port(_int ONE 6 0 37(_ent (_out))))
				(_port(_int TEN 6 0 38(_ent (_out))))
				(_port(_int HUN 6 0 39(_ent (_out))))
				(_port(_int THO 6 0 40(_ent (_out))))
			)
		)
		(Timer
			(_object
				(_gen(_int Ticks -2 0 47(_ent((i 100)))))
				(_port(_int CLK -1 0 50(_ent (_in))))
				(_port(_int RST -1 0 51(_ent (_in))))
				(_port(_int EOT -1 0 52(_ent (_out))))
			)
		)
	)
	(_inst DisplayDriver_1 0 61(_comp DisplayDriver)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((DIG1)(ONE))
			((DIG2)(TEN))
			((DIG3)(HUN))
			((DIG4)(THO))
			((SEG)(SEG))
			((ANO)(ANO))
		)
		(_use(_ent . DisplayDriver Structural)
		)
	)
	(_inst BinaryToDecimal_1 0 73(_comp BinaryToDecimal)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((STR)(EOT))
			((DIN)(DIN))
			((ONE)(ONE))
			((TEN)(TEN))
			((HUN)(HUN))
			((THO)(THO))
		)
		(_use(_ent . BinaryToDecimal Structural)
		)
	)
	(_inst Timer_1 0 85(_comp Timer)
		(_gen
			((Ticks)((i 10000)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((EOT)(EOT))
		)
		(_use(_ent . Timer Behavioral)
			(_gen
				((Ticks)((i 10000)))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int DIN 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int ANO 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int ONE 7 0 57(_arch(_uni))))
		(_sig(_int TEN 7 0 57(_arch(_uni))))
		(_sig(_int HUN 7 0 57(_arch(_uni))))
		(_sig(_int THO 7 0 57(_arch(_uni))))
		(_sig(_int EOT -1 0 58(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
