---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/namespaces/anonymous-aarch64postlegalizerlowering-cpp-
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - namespace

---

import CodeBlock from '@theme/CodeBlock'

import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import MemberDefinition from '@xpack/docusaurus-plugin-doxygen/components/MemberDefinition'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import ParametersList from '@xpack/docusaurus-plugin-doxygen/components/ParametersList'
import ParametersListItem from '@xpack/docusaurus-plugin-doxygen/components/ParametersListItem'
import SectionDefinition from '@xpack/docusaurus-plugin-doxygen/components/SectionDefinition'
import SectionUser from '@xpack/docusaurus-plugin-doxygen/components/SectionUser'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `anonymous{AArch64PostLegalizerLowering.cpp}` Namespace Reference

<DoxygenPage pluginConfig={pluginConfig}>



## Definition

<CodeBlock>namespace &#123; ... &#125;</CodeBlock>

## Classes Index

<MembersIndex>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/anonymous-namespace-aarch64postlegalizerlowering-cpp-/aarch64postlegalizerloweringimpl">AArch64PostLegalizerLoweringImpl</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="struct"
  name={<><a href="/docs/api/structs/anonymous-namespace-aarch64postlegalizerlowering-cpp-/shufflevectorpseudo">ShuffleVectorPseudo</a></>}>
Represents a pseudo instruction which replaces a G&#95;SHUFFLE&#95;VECTOR. <a href="/docs/api/structs/anonymous-namespace-aarch64postlegalizerlowering-cpp-/shufflevectorpseudo/#details">More...</a>
</MembersIndexItem>

</MembersIndex>

## Functions Index

<MembersIndex>

<MembersIndexItem
  type="void"
  name={<><a href="#a50bbcbf690dd0de0a3f4abe2dd51fb55">applyAdjustICmpImmAndPred</a> (MachineInstr &amp;MI, std::pair&lt; uint64&#95;t, CmpInst::Predicate &gt; &amp;MatchInfo, MachineIRBuilder &amp;MIB, GISelChangeObserver &amp;Observer)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a0a20e1db5f3a9423d554cb4d9e122055">applyBuildVectorToDup</a> (MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#afda3e606ec193ca5b66ef40e9b6da474">applyDupLane</a> (MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B, std::pair&lt; unsigned, int &gt; &amp;MatchInfo)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#ab5aa406f974e74967376237df439846a">applyEXT</a> (MachineInstr &amp;MI, ShuffleVectorPseudo &amp;MatchInfo)</>}>
Replace a G&#95;SHUFFLE&#95;VECTOR instruction with G&#95;EXT. <a href="#ab5aa406f974e74967376237df439846a">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a1c822a5562978796947ffc71a1e9a1b0">applyExtMulToMULL</a> (MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B, GISelChangeObserver &amp;Observer)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#aaf7cc2c49ca5083e87a6ea579cc61831">applyFormTruncstore</a> (MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B, GISelChangeObserver &amp;Observer, Register &amp;SrcReg)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#adf82bf97d32fede84099257eb720a1a2">applyFullRev</a> (MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a79c39eb0fd06bbc443b66f4b6d6711af">applyINS</a> (MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;Builder, std::tuple&lt; Register, int, Register, int &gt; &amp;MatchInfo)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a1db29ac06ff4dea847d6e5dae7f21ee2">applyLowerBuildToInsertVecElt</a> (MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#ac9275cee4b272a43dca3299ab8b6144c">applyLowerVectorFCMP</a> (MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;MIB)</>}>
Try to lower a vector G&#95;FCMP <code>MI</code> into an AArch64-specific pseudo. <a href="#ac9275cee4b272a43dca3299ab8b6144c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a580c192e2fc41ab69e61d087027ceabf">applyNonConstInsert</a> (MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;Builder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#ac457aab1ba60bb063b3115810ea525da">applyScalarizeVectorUnmerge</a> (MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#ad32e02ce8096aee6a5378ec754bf5034">applyShuffleVectorPseudo</a> (MachineInstr &amp;MI, ShuffleVectorPseudo &amp;MatchInfo)</>}>
Replace a G&#95;SHUFFLE&#95;VECTOR instruction with a pseudo. <a href="#ad32e02ce8096aee6a5378ec754bf5034">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a682303631f076977e40a54643727e8a4">applySwapICmpOperands</a> (MachineInstr &amp;MI, GISelChangeObserver &amp;Observer)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a14b95cfe536a811b87f134aa5e91c0f9">applyUnmergeExtToUnmerge</a> (MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B, GISelChangeObserver &amp;Observer, Register &amp;SrcReg)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a976bf3034ffa13d0fd59454e588e316a">applyVAshrLshrImm</a> (MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, int64&#95;t &amp;Imm)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a13a6a6b42a21b2d435af5a2ef097f694">applyVectorSextInReg</a> (MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B, GISelChangeObserver &amp;Observer)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a720407f5bae57f950848887c6a3578e8">getCmpOperandFoldingProfit</a> (Register CmpOp, MachineRegisterInfo &amp;MRI)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::optional&lt; std::pair&lt; bool, uint64&#95;t &gt; &gt;</>}
  name={<><a href="#acf625a32c19c58380ada30e43781d0ae">getExtMask</a> (ArrayRef&lt; int &gt; M, unsigned NumElts)</>}>
Check if a G&#95;EXT instruction can handle a shuffle mask <code>M</code> when the vector sources of the shuffle are different. <a href="#acf625a32c19c58380ada30e43781d0ae">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::function&lt; <a href="/docs/api/classes/llvm/register">Register</a>(<a href="/docs/api/classes/llvm/machineirbuilder">MachineIRBuilder</a> &amp;)&gt;</>}
  name={<><a href="#a7917a4a285e36269f30a2a1de721136e">getVectorFCMP</a> (AArch64CC::CondCode CC, Register LHS, Register RHS, bool IsZero, bool NoNans, MachineRegisterInfo &amp;MRI)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::optional&lt; std::pair&lt; bool, int &gt; &gt;</>}
  name={<><a href="#a61f448f38b08c0471d67cb0b0240ba86">isINSMask</a> (ArrayRef&lt; int &gt; M, int NumInputElements)</>}>
Helper function for matchINS. <a href="#a61f448f38b08c0471d67cb0b0240ba86">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ac8d7723495a75e290cb489accc124544">isSingletonExtMask</a> (ArrayRef&lt; int &gt; M, LLT Ty)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a636f9045d913ee16ab01c97bbbac5fde">isVShiftRImm</a> (Register Reg, MachineRegisterInfo &amp;MRI, LLT Ty, int64&#95;t &amp;Cnt)</>}>
isVShiftRImm - Check if this is a valid vector for the immediate operand of a vector shift right operation. <a href="#a636f9045d913ee16ab01c97bbbac5fde">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a111e7be050368ec6ccc9946822ae7402">matchAdjustICmpImmAndPred</a> (MachineInstr &amp;MI, const MachineRegisterInfo &amp;MRI, std::pair&lt; uint64&#95;t, CmpInst::Predicate &gt; &amp;MatchInfo)</>}>
Determine whether or not it is possible to update the RHS and predicate of a G&#95;ICMP instruction such that the RHS will be selected as an arithmetic immediate. <a href="#a111e7be050368ec6ccc9946822ae7402">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ad9a5e80bc77674729bdcc1c2dc37a26a">matchBuildVectorToDup</a> (MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a040bb477a18726cd6117b7b20f1642c4">matchDup</a> (MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, ShuffleVectorPseudo &amp;MatchInfo)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aab8df7d7e3ce751342641af96a441226">matchDupFromBuildVector</a> (int Lane, MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, ShuffleVectorPseudo &amp;MatchInfo)</>}>
Helper function for matchDup. <a href="#aab8df7d7e3ce751342641af96a441226">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a9b2765617a7f219018411ea15d1b2357">matchDupFromInsertVectorElt</a> (int Lane, MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, ShuffleVectorPseudo &amp;MatchInfo)</>}>
Helper function for matchDup. <a href="#a9b2765617a7f219018411ea15d1b2357">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a726cda62bb8fa499c865bc2d38b17265">matchDupLane</a> (MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, std::pair&lt; unsigned, int &gt; &amp;MatchInfo)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a0e7fcc80fba58e49993976fe1ca63bb6">matchEXT</a> (MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, ShuffleVectorPseudo &amp;MatchInfo)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a6288bdc9c0864757a314ab233c31590d">matchExtMulToMULL</a> (MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a79f58d5ae765b226aae720e2cd689d94">matchFormTruncstore</a> (MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, Register &amp;SrcReg)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a2ee6326b52dadb77c3f2a942357122c1">matchINS</a> (MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, std::tuple&lt; Register, int, Register, int &gt; &amp;MatchInfo)</>}>
Match a G&#95;SHUFFLE&#95;VECTOR with a mask which corresponds to a G&#95;INSERT&#95;VECTOR&#95;ELT and G&#95;EXTRACT&#95;VECTOR&#95;ELT pair. <a href="#a2ee6326b52dadb77c3f2a942357122c1">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a24acaf030c088ec5ba7146f2c3d3da92">matchLowerBuildToInsertVecElt</a> (MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a661e6393009add33162594f630c4c775">matchLowerVectorFCMP</a> (MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;MIB)</>}>
Try to lower a vector G&#95;FCMP <code>MI</code> into an AArch64-specific pseudo. <a href="#a661e6393009add33162594f630c4c775">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aa5c9be1556d71510d66f17301101bfcf">matchNonConstInsert</a> (MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a5f2ddad973979c1e22c12df4eb61d289">matchREV</a> (MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, ShuffleVectorPseudo &amp;MatchInfo)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ada38e4a8c07220e7a969008ea177551e">matchScalarizeVectorUnmerge</a> (MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#abe0132c19c2bd5fa7901bdcbf8e2791e">matchTRN</a> (MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, ShuffleVectorPseudo &amp;MatchInfo)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ad00560f7fdae2f561cc4bf8d7b70b94a">matchUnmergeExtToUnmerge</a> (MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, Register &amp;MatchInfo)</>}>
Combine &lt;N x t&gt;, unused = unmerge(G&#95;EXT &lt;2&#42;N x t&gt; v, undef, N) =&gt; unused, &lt;N x t&gt; = unmerge v. <a href="#ad00560f7fdae2f561cc4bf8d7b70b94a">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a9107f70b16e7f301b6bb8d8f8a9c3d11">matchUZP</a> (MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, ShuffleVectorPseudo &amp;MatchInfo)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ab635ee0a18c3c7903a2351721c3604e6">matchVAshrLshrImm</a> (MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, int64&#95;t &amp;Imm)</>}>
Match a vector G&#95;ASHR or G&#95;LSHR with a valid immediate shift. <a href="#ab635ee0a18c3c7903a2351721c3604e6">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ad46be7825f60fea273692628c6e569b5">matchVectorSextInReg</a> (MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a360fc2ad0865f80a9d354eb41b791e0b">matchZip</a> (MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, ShuffleVectorPseudo &amp;MatchInfo)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::optional&lt; std::pair&lt; uint64&#95;t, <a href="/docs/api/classes/llvm/cmpinst/#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> &gt; &gt;</>}
  name={<><a href="#a681a012ac18b27513b6715881d002520">tryAdjustICmpImmAndPred</a> (Register RHS, CmpInst::Predicate P, const MachineRegisterInfo &amp;MRI)</>}>
Determine if it is possible to modify the <code>RHS</code> and predicate <code>P</code> of a G&#95;ICMP instruction such that the right-hand side is an arithmetic immediate. <a href="#a681a012ac18b27513b6715881d002520">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a177c66f5e165807020847e8ce53e036c">trySwapICmpOperands</a> (MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI)</>}>
</MembersIndexItem>

</MembersIndex>


<SectionDefinition>

## Functions

### applyAdjustICmpImmAndPred() {#a50bbcbf690dd0de0a3f4abe2dd51fb55}

<MemberDefinition
  prototype={<>void anonymous&#95;namespace&#123;AArch64PostLegalizerLowering.cpp&#125;::applyAdjustICmpImmAndPred (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, std::pair&lt; uint64&#95;t, <a href="/docs/api/classes/llvm/cmpinst/#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> &gt; &amp; MatchInfo, <a href="/docs/api/classes/llvm/machineirbuilder">MachineIRBuilder</a> &amp; MIB, <a href="/docs/api/classes/llvm/giselchangeobserver">GISelChangeObserver</a> &amp; Observer)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp/#l00694">694</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp">AArch64PostLegalizerLowering.cpp</a>.
</MemberDefinition>

### applyBuildVectorToDup() {#a0a20e1db5f3a9423d554cb4d9e122055}

<MemberDefinition
  prototype={<>void anonymous&#95;namespace&#123;AArch64PostLegalizerLowering.cpp&#125;::applyBuildVectorToDup (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI, <a href="/docs/api/classes/llvm/machineirbuilder">MachineIRBuilder</a> &amp; B)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp/#l00823">823</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp">AArch64PostLegalizerLowering.cpp</a>.
</MemberDefinition>

### applyDupLane() {#afda3e606ec193ca5b66ef40e9b6da474}

<MemberDefinition
  prototype={<>void anonymous&#95;namespace&#123;AArch64PostLegalizerLowering.cpp&#125;::applyDupLane (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI, <a href="/docs/api/classes/llvm/machineirbuilder">MachineIRBuilder</a> &amp; B, std::pair&lt; unsigned, int &gt; &amp; MatchInfo)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp/#l00764">764</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp">AArch64PostLegalizerLowering.cpp</a>.
</MemberDefinition>

### applyEXT() {#ab5aa406f974e74967376237df439846a}

<MemberDefinition
  prototype={<>void anonymous&#95;namespace&#123;AArch64PostLegalizerLowering.cpp&#125;::applyEXT (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/structs/anonymous-namespace-aarch64postlegalizerlowering-cpp-/shufflevectorpseudo">ShuffleVectorPseudo</a> &amp; MatchInfo)</>}>
Replace a G&#95;SHUFFLE&#95;VECTOR instruction with G&#95;EXT.

Special-cased because the constant operand must be emitted as a G&#95;CONSTANT for the imported tablegen patterns to work.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp/#l00394">394</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp">AArch64PostLegalizerLowering.cpp</a>.
</MemberDefinition>

### applyExtMulToMULL() {#a1c822a5562978796947ffc71a1e9a1b0}

<MemberDefinition
  prototype={<>void anonymous&#95;namespace&#123;AArch64PostLegalizerLowering.cpp&#125;::applyExtMulToMULL (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI, <a href="/docs/api/classes/llvm/machineirbuilder">MachineIRBuilder</a> &amp; B, <a href="/docs/api/classes/llvm/giselchangeobserver">GISelChangeObserver</a> &amp; Observer)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp/#l01219">1219</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp">AArch64PostLegalizerLowering.cpp</a>.
</MemberDefinition>

### applyFormTruncstore() {#aaf7cc2c49ca5083e87a6ea579cc61831}

<MemberDefinition
  prototype={<>void anonymous&#95;namespace&#123;AArch64PostLegalizerLowering.cpp&#125;::applyFormTruncstore (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI, <a href="/docs/api/classes/llvm/machineirbuilder">MachineIRBuilder</a> &amp; B, <a href="/docs/api/classes/llvm/giselchangeobserver">GISelChangeObserver</a> &amp; Observer, <a href="/docs/api/classes/llvm/register">Register</a> &amp; SrcReg)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp/#l01117">1117</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp">AArch64PostLegalizerLowering.cpp</a>.
</MemberDefinition>

### applyFullRev() {#adf82bf97d32fede84099257eb720a1a2}

<MemberDefinition
  prototype={<>void anonymous&#95;namespace&#123;AArch64PostLegalizerLowering.cpp&#125;::applyFullRev (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp/#l00408">408</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp">AArch64PostLegalizerLowering.cpp</a>.
</MemberDefinition>

### applyINS() {#a79c39eb0fd06bbc443b66f4b6d6711af}

<MemberDefinition
  prototype={<>void anonymous&#95;namespace&#123;AArch64PostLegalizerLowering.cpp&#125;::applyINS (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI, <a href="/docs/api/classes/llvm/machineirbuilder">MachineIRBuilder</a> &amp; Builder, std::tuple&lt; <a href="/docs/api/classes/llvm/register">Register</a>, int, <a href="/docs/api/classes/llvm/register">Register</a>, int &gt; &amp; MatchInfo)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp/#l00511">511</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp">AArch64PostLegalizerLowering.cpp</a>.
</MemberDefinition>

### applyLowerBuildToInsertVecElt() {#a1db29ac06ff4dea847d6e5dae7f21ee2}

<MemberDefinition
  prototype={<>void anonymous&#95;namespace&#123;AArch64PostLegalizerLowering.cpp&#125;::applyLowerBuildToInsertVecElt (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI, <a href="/docs/api/classes/llvm/machineirbuilder">MachineIRBuilder</a> &amp; B)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp/#l01086">1086</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp">AArch64PostLegalizerLowering.cpp</a>.
</MemberDefinition>

### applyLowerVectorFCMP() {#ac9275cee4b272a43dca3299ab8b6144c}

<MemberDefinition
  prototype={<>void anonymous&#95;namespace&#123;AArch64PostLegalizerLowering.cpp&#125;::applyLowerVectorFCMP (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI, <a href="/docs/api/classes/llvm/machineirbuilder">MachineIRBuilder</a> &amp; MIB)</>}>
Try to lower a vector G&#95;FCMP <code>MI</code> into an AArch64-specific pseudo.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp/#l01013">1013</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp">AArch64PostLegalizerLowering.cpp</a>.
</MemberDefinition>

### applyNonConstInsert() {#a580c192e2fc41ab69e61d087027ceabf}

<MemberDefinition
  prototype={<>void anonymous&#95;namespace&#123;AArch64PostLegalizerLowering.cpp&#125;::applyNonConstInsert (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI, <a href="/docs/api/classes/llvm/machineirbuilder">MachineIRBuilder</a> &amp; Builder)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp/#l00429">429</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp">AArch64PostLegalizerLowering.cpp</a>.
</MemberDefinition>

### applyScalarizeVectorUnmerge() {#ac457aab1ba60bb063b3115810ea525da}

<MemberDefinition
  prototype={<>void anonymous&#95;namespace&#123;AArch64PostLegalizerLowering.cpp&#125;::applyScalarizeVectorUnmerge (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI, <a href="/docs/api/classes/llvm/machineirbuilder">MachineIRBuilder</a> &amp; B)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp/#l00796">796</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp">AArch64PostLegalizerLowering.cpp</a>.
</MemberDefinition>

### applyShuffleVectorPseudo() {#ad32e02ce8096aee6a5378ec754bf5034}

<MemberDefinition
  prototype={<>void anonymous&#95;namespace&#123;AArch64PostLegalizerLowering.cpp&#125;::applyShuffleVectorPseudo (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/structs/anonymous-namespace-aarch64postlegalizerlowering-cpp-/shufflevectorpseudo">ShuffleVectorPseudo</a> &amp; MatchInfo)</>}>
Replace a G&#95;SHUFFLE&#95;VECTOR instruction with a pseudo.

<code>Opc</code> is the opcode to use. <code>MI</code> is the G&#95;SHUFFLE&#95;VECTOR.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp/#l00384">384</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp">AArch64PostLegalizerLowering.cpp</a>.
</MemberDefinition>

### applySwapICmpOperands() {#a682303631f076977e40a54643727e8a4}

<MemberDefinition
  prototype={<>void anonymous&#95;namespace&#123;AArch64PostLegalizerLowering.cpp&#125;::applySwapICmpOperands (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/giselchangeobserver">GISelChangeObserver</a> &amp; Observer)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp/#l00923">923</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp">AArch64PostLegalizerLowering.cpp</a>.
</MemberDefinition>

### applyUnmergeExtToUnmerge() {#a14b95cfe536a811b87f134aa5e91c0f9}

<MemberDefinition
  prototype={<>void anonymous&#95;namespace&#123;AArch64PostLegalizerLowering.cpp&#125;::applyUnmergeExtToUnmerge (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI, <a href="/docs/api/classes/llvm/machineirbuilder">MachineIRBuilder</a> &amp; B, <a href="/docs/api/classes/llvm/giselchangeobserver">GISelChangeObserver</a> &amp; Observer, <a href="/docs/api/classes/llvm/register">Register</a> &amp; SrcReg)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp/#l01176">1176</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp">AArch64PostLegalizerLowering.cpp</a>.
</MemberDefinition>

### applyVAshrLshrImm() {#a976bf3034ffa13d0fd59454e588e316a}

<MemberDefinition
  prototype={<>void anonymous&#95;namespace&#123;AArch64PostLegalizerLowering.cpp&#125;::applyVAshrLshrImm (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI, int64&#95;t &amp; Imm)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp/#l00553">553</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp">AArch64PostLegalizerLowering.cpp</a>.
</MemberDefinition>

### applyVectorSextInReg() {#a13a6a6b42a21b2d435af5a2ef097f694}

<MemberDefinition
  prototype={<>void anonymous&#95;namespace&#123;AArch64PostLegalizerLowering.cpp&#125;::applyVectorSextInReg (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI, <a href="/docs/api/classes/llvm/machineirbuilder">MachineIRBuilder</a> &amp; B, <a href="/docs/api/classes/llvm/giselchangeobserver">GISelChangeObserver</a> &amp; Observer)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp/#l01136">1136</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp">AArch64PostLegalizerLowering.cpp</a>.
</MemberDefinition>

### getCmpOperandFoldingProfit() {#a720407f5bae57f950848887c6a3578e8}

<MemberDefinition
  prototype={<>unsigned anonymous&#95;namespace&#123;AArch64PostLegalizerLowering.cpp&#125;::getCmpOperandFoldingProfit (<a href="/docs/api/classes/llvm/register">Register</a> CmpOp, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI)</>}>

<SectionUser title="Returns">
how many instructions would be saved by folding a G&#95;ICMP&#39;s shift and/or extension operations.
</SectionUser>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp/#l00833">833</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp">AArch64PostLegalizerLowering.cpp</a>.
</MemberDefinition>

### getExtMask() {#acf625a32c19c58380ada30e43781d0ae}

<MemberDefinition
  prototype={<>std::optional&lt; std::pair&lt; bool, uint64&#95;t &gt; &gt; anonymous&#95;namespace&#123;AArch64PostLegalizerLowering.cpp&#125;::getExtMask (<a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; int &gt; M, unsigned NumElts)</>}>
Check if a G&#95;EXT instruction can handle a shuffle mask <code>M</code> when the vector sources of the shuffle are different.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp/#l00081">81</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp">AArch64PostLegalizerLowering.cpp</a>.
</MemberDefinition>

### getVectorFCMP() {#a7917a4a285e36269f30a2a1de721136e}

<MemberDefinition
  prototype={<>std::function&lt; Register(MachineIRBuilder &amp;)&gt; anonymous&#95;namespace&#123;AArch64PostLegalizerLowering.cpp&#125;::getVectorFCMP (<a href="/docs/api/namespaces/llvm/aarch64cc/#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> CC, <a href="/docs/api/classes/llvm/register">Register</a> LHS, <a href="/docs/api/classes/llvm/register">Register</a> RHS, bool IsZero, bool NoNans, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI)</>}>

<SectionUser title="Returns">
a function which builds a vector floating point compare instruction for a condition code <code>CC</code>.
</SectionUser>


<ParametersList title="Parameters">
<ParametersListItem name="[in] IsZero">- True if the comparison is against 0.</ParametersListItem>
<ParametersListItem name="[in] NoNans">- True if the target has NoNansFPMath.</ParametersListItem>
</ParametersList>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp/#l00939">939</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp">AArch64PostLegalizerLowering.cpp</a>.
</MemberDefinition>

### isINSMask() {#a61f448f38b08c0471d67cb0b0240ba86}

<MemberDefinition
  prototype={<>std::optional&lt; std::pair&lt; bool, int &gt; &gt; anonymous&#95;namespace&#123;AArch64PostLegalizerLowering.cpp&#125;::isINSMask (<a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; int &gt; M, int NumInputElements)</>}>
Helper function for matchINS.

<SectionUser title="Returns">
a value when <code>M</code> is an ins mask for <code>NumInputElements</code>.
</SectionUser>

First element of the returned pair is true when the produced G&#95;INSERT&#95;VECTOR&#95;ELT destination should be the LHS of the G&#95;SHUFFLE&#95;VECTOR.

Second element is the destination lane for the G&#95;INSERT&#95;VECTOR&#95;ELT.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp/#l00129">129</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp">AArch64PostLegalizerLowering.cpp</a>.
</MemberDefinition>

### isSingletonExtMask() {#ac8d7723495a75e290cb489accc124544}

<MemberDefinition
  prototype={<>bool anonymous&#95;namespace&#123;AArch64PostLegalizerLowering.cpp&#125;::isSingletonExtMask (<a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; int &gt; M, <a href="/docs/api/classes/llvm/llt">LLT</a> Ty)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp/#l00325">325</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp">AArch64PostLegalizerLowering.cpp</a>.
</MemberDefinition>

### isVShiftRImm() {#a636f9045d913ee16ab01c97bbbac5fde}

<MemberDefinition
  prototype={<>bool anonymous&#95;namespace&#123;AArch64PostLegalizerLowering.cpp&#125;::isVShiftRImm (<a href="/docs/api/classes/llvm/register">Register</a> Reg, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI, <a href="/docs/api/classes/llvm/llt">LLT</a> Ty, int64&#95;t &amp; Cnt)</>}>
isVShiftRImm - Check if this is a valid vector for the immediate operand of a vector shift right operation.

The value must be in the range: 1 &lt;= <a href="/docs/api/classes/llvm/value">Value</a> &lt;= ElementBits for a right shift.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp/#l00530">530</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp">AArch64PostLegalizerLowering.cpp</a>.
</MemberDefinition>

### matchAdjustICmpImmAndPred() {#a111e7be050368ec6ccc9946822ae7402}

<MemberDefinition
  prototype={<>bool anonymous&#95;namespace&#123;AArch64PostLegalizerLowering.cpp&#125;::matchAdjustICmpImmAndPred (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI, std::pair&lt; uint64&#95;t, <a href="/docs/api/classes/llvm/cmpinst/#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> &gt; &amp; MatchInfo)</>}>
Determine whether or not it is possible to update the RHS and predicate of a G&#95;ICMP instruction such that the RHS will be selected as an arithmetic immediate.

<code>MI</code> - The G&#95;ICMP instruction <code>MatchInfo</code> - The new RHS immediate and predicate on success

See tryAdjustICmpImmAndPred for valid transformations.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp/#l00681">681</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp">AArch64PostLegalizerLowering.cpp</a>.
</MemberDefinition>

### matchBuildVectorToDup() {#ad9a5e80bc77674729bdcc1c2dc37a26a}

<MemberDefinition
  prototype={<>bool anonymous&#95;namespace&#123;AArch64PostLegalizerLowering.cpp&#125;::matchBuildVectorToDup (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp/#l00809">809</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp">AArch64PostLegalizerLowering.cpp</a>.
</MemberDefinition>

### matchDup() {#a040bb477a18726cd6117b7b20f1642c4}

<MemberDefinition
  prototype={<>bool anonymous&#95;namespace&#123;AArch64PostLegalizerLowering.cpp&#125;::matchDup (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI, <a href="/docs/api/structs/anonymous-namespace-aarch64postlegalizerlowering-cpp-/shufflevectorpseudo">ShuffleVectorPseudo</a> &amp; MatchInfo)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp/#l00306">306</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp">AArch64PostLegalizerLowering.cpp</a>.
</MemberDefinition>

### matchDupFromBuildVector() {#aab8df7d7e3ce751342641af96a441226}

<MemberDefinition
  prototype={<>bool anonymous&#95;namespace&#123;AArch64PostLegalizerLowering.cpp&#125;::matchDupFromBuildVector (int Lane, <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI, <a href="/docs/api/structs/anonymous-namespace-aarch64postlegalizerlowering-cpp-/shufflevectorpseudo">ShuffleVectorPseudo</a> &amp; MatchInfo)</>}>
Helper function for matchDup.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp/#l00284">284</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp">AArch64PostLegalizerLowering.cpp</a>.
</MemberDefinition>

### matchDupFromInsertVectorElt() {#a9b2765617a7f219018411ea15d1b2357}

<MemberDefinition
  prototype={<>bool anonymous&#95;namespace&#123;AArch64PostLegalizerLowering.cpp&#125;::matchDupFromInsertVectorElt (int Lane, <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI, <a href="/docs/api/structs/anonymous-namespace-aarch64postlegalizerlowering-cpp-/shufflevectorpseudo">ShuffleVectorPseudo</a> &amp; MatchInfo)</>}>
Helper function for matchDup.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp/#l00244">244</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp">AArch64PostLegalizerLowering.cpp</a>.
</MemberDefinition>

### matchDupLane() {#a726cda62bb8fa499c865bc2d38b17265}

<MemberDefinition
  prototype={<>bool anonymous&#95;namespace&#123;AArch64PostLegalizerLowering.cpp&#125;::matchDupLane (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI, std::pair&lt; unsigned, int &gt; &amp; MatchInfo)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp/#l00708">708</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp">AArch64PostLegalizerLowering.cpp</a>.
</MemberDefinition>

### matchEXT() {#a0e7fcc80fba58e49993976fe1ca63bb6}

<MemberDefinition
  prototype={<>bool anonymous&#95;namespace&#123;AArch64PostLegalizerLowering.cpp&#125;::matchEXT (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI, <a href="/docs/api/structs/anonymous-namespace-aarch64postlegalizerlowering-cpp-/shufflevectorpseudo">ShuffleVectorPseudo</a> &amp; MatchInfo)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp/#l00352">352</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp">AArch64PostLegalizerLowering.cpp</a>.
</MemberDefinition>

### matchExtMulToMULL() {#a6288bdc9c0864757a314ab233c31590d}

<MemberDefinition
  prototype={<>bool anonymous&#95;namespace&#123;AArch64PostLegalizerLowering.cpp&#125;::matchExtMulToMULL (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp/#l01193">1193</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp">AArch64PostLegalizerLowering.cpp</a>.
</MemberDefinition>

### matchFormTruncstore() {#a79f58d5ae765b226aae720e2cd689d94}

<MemberDefinition
  prototype={<>bool anonymous&#95;namespace&#123;AArch64PostLegalizerLowering.cpp&#125;::matchFormTruncstore (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI, <a href="/docs/api/classes/llvm/register">Register</a> &amp; SrcReg)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp/#l01104">1104</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp">AArch64PostLegalizerLowering.cpp</a>.
</MemberDefinition>

### matchINS() {#a2ee6326b52dadb77c3f2a942357122c1}

<MemberDefinition
  prototype={<>bool anonymous&#95;namespace&#123;AArch64PostLegalizerLowering.cpp&#125;::matchINS (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI, std::tuple&lt; <a href="/docs/api/classes/llvm/register">Register</a>, int, <a href="/docs/api/classes/llvm/register">Register</a>, int &gt; &amp; MatchInfo)</>}>
Match a G&#95;SHUFFLE&#95;VECTOR with a mask which corresponds to a G&#95;INSERT&#95;VECTOR&#95;ELT and G&#95;EXTRACT&#95;VECTOR&#95;ELT pair.

e.g. shuf = G&#95;SHUFFLE&#95;VECTOR left, right, shufflemask(0, 0)

Can be represented as

extract = G&#95;EXTRACT&#95;VECTOR&#95;ELT left, 0 ins = G&#95;INSERT&#95;VECTOR&#95;ELT left, extract, 1

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp/#l00484">484</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp">AArch64PostLegalizerLowering.cpp</a>.
</MemberDefinition>

### matchLowerBuildToInsertVecElt() {#a24acaf030c088ec5ba7146f2c3d3da92}

<MemberDefinition
  prototype={<>bool anonymous&#95;namespace&#123;AArch64PostLegalizerLowering.cpp&#125;::matchLowerBuildToInsertVecElt (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp/#l01071">1071</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp">AArch64PostLegalizerLowering.cpp</a>.
</MemberDefinition>

### matchLowerVectorFCMP() {#a661e6393009add33162594f630c4c775}

<MemberDefinition
  prototype={<>bool anonymous&#95;namespace&#123;AArch64PostLegalizerLowering.cpp&#125;::matchLowerVectorFCMP (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI, <a href="/docs/api/classes/llvm/machineirbuilder">MachineIRBuilder</a> &amp; MIB)</>}>
Try to lower a vector G&#95;FCMP <code>MI</code> into an AArch64-specific pseudo.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp/#l00993">993</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp">AArch64PostLegalizerLowering.cpp</a>.
</MemberDefinition>

### matchNonConstInsert() {#aa5c9be1556d71510d66f17301101bfcf}

<MemberDefinition
  prototype={<>bool anonymous&#95;namespace&#123;AArch64PostLegalizerLowering.cpp&#125;::matchNonConstInsert (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp/#l00421">421</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp">AArch64PostLegalizerLowering.cpp</a>.
</MemberDefinition>

### matchREV() {#a5f2ddad973979c1e22c12df4eb61d289}

<MemberDefinition
  prototype={<>bool anonymous&#95;namespace&#123;AArch64PostLegalizerLowering.cpp&#125;::matchREV (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI, <a href="/docs/api/structs/anonymous-namespace-aarch64postlegalizerlowering-cpp-/shufflevectorpseudo">ShuffleVectorPseudo</a> &amp; MatchInfo)</>}>

<SectionUser title="Returns">
true if a G&#95;SHUFFLE&#95;VECTOR instruction <code>MI</code> can be replaced with a G&#95;REV instruction. Returns the appropriate G&#95;REV opcode in <code>Opc</code>.
</SectionUser>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp/#l00154">154</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp">AArch64PostLegalizerLowering.cpp</a>.
</MemberDefinition>

### matchScalarizeVectorUnmerge() {#ada38e4a8c07220e7a969008ea177551e}

<MemberDefinition
  prototype={<>bool anonymous&#95;namespace&#123;AArch64PostLegalizerLowering.cpp&#125;::matchScalarizeVectorUnmerge (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp/#l00786">786</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp">AArch64PostLegalizerLowering.cpp</a>.
</MemberDefinition>

### matchTRN() {#abe0132c19c2bd5fa7901bdcbf8e2791e}

<MemberDefinition
  prototype={<>bool anonymous&#95;namespace&#123;AArch64PostLegalizerLowering.cpp&#125;::matchTRN (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI, <a href="/docs/api/structs/anonymous-namespace-aarch64postlegalizerlowering-cpp-/shufflevectorpseudo">ShuffleVectorPseudo</a> &amp; MatchInfo)</>}>

<SectionUser title="Returns">
true if a G&#95;SHUFFLE&#95;VECTOR instruction <code>MI</code> can be replaced with a G&#95;TRN1 or G&#95;TRN2 instruction.
</SectionUser>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp/#l00190">190</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp">AArch64PostLegalizerLowering.cpp</a>.
</MemberDefinition>

### matchUnmergeExtToUnmerge() {#ad00560f7fdae2f561cc4bf8d7b70b94a}

<MemberDefinition
  prototype={<>bool anonymous&#95;namespace&#123;AArch64PostLegalizerLowering.cpp&#125;::matchUnmergeExtToUnmerge (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI, <a href="/docs/api/classes/llvm/register">Register</a> &amp; MatchInfo)</>}>
Combine &lt;N x t&gt;, unused = unmerge(G&#95;EXT &lt;2&#42;N x t&gt; v, undef, N) =&gt; unused, &lt;N x t&gt; = unmerge v.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp/#l01146">1146</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp">AArch64PostLegalizerLowering.cpp</a>.
</MemberDefinition>

### matchUZP() {#a9107f70b16e7f301b6bb8d8f8a9c3d11}

<MemberDefinition
  prototype={<>bool anonymous&#95;namespace&#123;AArch64PostLegalizerLowering.cpp&#125;::matchUZP (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI, <a href="/docs/api/structs/anonymous-namespace-aarch64postlegalizerlowering-cpp-/shufflevectorpseudo">ShuffleVectorPseudo</a> &amp; MatchInfo)</>}>

<SectionUser title="Returns">
true if a G&#95;SHUFFLE&#95;VECTOR instruction <code>MI</code> can be replaced with a G&#95;UZP1 or G&#95;UZP2 instruction.
</SectionUser>


<ParametersList title="Parameters">
<ParametersListItem name="[in] MI">- The shuffle vector instruction.</ParametersListItem>
<ParametersListItem name="[out] MatchInfo">- Either G&#95;UZP1 or G&#95;UZP2 on success.</ParametersListItem>
</ParametersList>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp/#l00211">211</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp">AArch64PostLegalizerLowering.cpp</a>.
</MemberDefinition>

### matchVAshrLshrImm() {#ab635ee0a18c3c7903a2351721c3604e6}

<MemberDefinition
  prototype={<>bool anonymous&#95;namespace&#123;AArch64PostLegalizerLowering.cpp&#125;::matchVAshrLshrImm (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI, int64&#95;t &amp; Imm)</>}>
Match a vector G&#95;ASHR or G&#95;LSHR with a valid immediate shift.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp/#l00543">543</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp">AArch64PostLegalizerLowering.cpp</a>.
</MemberDefinition>

### matchVectorSextInReg() {#ad46be7825f60fea273692628c6e569b5}

<MemberDefinition
  prototype={<>bool anonymous&#95;namespace&#123;AArch64PostLegalizerLowering.cpp&#125;::matchVectorSextInReg (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp/#l01129">1129</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp">AArch64PostLegalizerLowering.cpp</a>.
</MemberDefinition>

### matchZip() {#a360fc2ad0865f80a9d354eb41b791e0b}

<MemberDefinition
  prototype={<>bool anonymous&#95;namespace&#123;AArch64PostLegalizerLowering.cpp&#125;::matchZip (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI, <a href="/docs/api/structs/anonymous-namespace-aarch64postlegalizerlowering-cpp-/shufflevectorpseudo">ShuffleVectorPseudo</a> &amp; MatchInfo)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp/#l00227">227</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp">AArch64PostLegalizerLowering.cpp</a>.
</MemberDefinition>

### tryAdjustICmpImmAndPred() {#a681a012ac18b27513b6715881d002520}

<MemberDefinition
  prototype={<>std::optional&lt; std::pair&lt; uint64&#95;t, CmpInst::Predicate &gt; &gt; anonymous&#95;namespace&#123;AArch64PostLegalizerLowering.cpp&#125;::tryAdjustICmpImmAndPred (<a href="/docs/api/classes/llvm/register">Register</a> RHS, <a href="/docs/api/classes/llvm/cmpinst/#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> P, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI)</>}>
Determine if it is possible to modify the <code>RHS</code> and predicate <code>P</code> of a G&#95;ICMP instruction such that the right-hand side is an arithmetic immediate.

<SectionUser title="Returns">
A pair containing the updated immediate and predicate which may be used to optimize the instruction.
</SectionUser>


:::info
This assumes that the comparison has been legalized.
:::

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp/#l00573">573</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp">AArch64PostLegalizerLowering.cpp</a>.
</MemberDefinition>

### trySwapICmpOperands() {#a177c66f5e165807020847e8ce53e036c}

<MemberDefinition
  prototype={<>bool anonymous&#95;namespace&#123;AArch64PostLegalizerLowering.cpp&#125;::trySwapICmpOperands (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI)</>}>

<SectionUser title="Returns">
true if it would be profitable to swap the LHS and RHS of a G&#95;ICMP instruction <code>MI</code>.
</SectionUser>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp/#l00887">887</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp">AArch64PostLegalizerLowering.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<hr/>

The documentation for this namespace was generated from the following file:

<ul>
<li><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64postlegalizerlowering-cpp">AArch64PostLegalizerLowering.cpp</a></li>
</ul>

</DoxygenPage>
