// Seed: 1802747782
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_6 = -1;
  logic id_9;
  logic id_10;
  ;
  logic id_11;
  assign id_11 = 1;
endmodule
module module_1 (
    output tri id_0,
    inout tri id_1,
    output supply0 id_2,
    input wire id_3,
    output wire id_4,
    input tri1 id_5,
    output supply1 id_6,
    output tri1 id_7,
    input supply1 id_8
);
  wire id_10;
  xor primCall (id_1, id_10, id_5, id_8, id_3);
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10
  );
  assign modCall_1.id_6 = 0;
endmodule
