// Seed: 849573206
module module_0 (
    output supply1 id_0,
    output uwire   id_1
);
  assign id_0 = 1;
  logic [7:0][1 : 1] id_3 = 1;
  id_4(
      .id_0({id_1{1 + id_1}}), .id_1(1'b0), .id_2(id_1), .id_3(id_3), .id_4(id_1), .id_5(1)
  );
  assign id_4 = id_4;
  tri id_5 = id_3;
endmodule
module module_1 (
    input  tri1  id_0,
    input  tri1  id_1,
    output tri   id_2,
    output tri1  id_3,
    output wire  id_4,
    input  uwire id_5,
    input  wor   id_6,
    input  logic id_7,
    output logic id_8
);
  initial id_8 <= id_7;
  module_0(
      id_3, id_3
  );
endmodule
