// Seed: 3233904252
module module_0 ();
  wire id_1 = id_1;
  module_3 modCall_1 (
      id_1,
      id_1
  );
  assign modCall_1.id_1 = 0;
  wire id_2;
  assign module_1.id_0 = 0;
  assign id_1 = id_1;
endmodule
module module_1 (
    input  wor  id_0,
    input  wor  id_1,
    output wire id_2
);
  always $display;
  assign id_2 = -1'b0;
  module_0 modCall_1 ();
endmodule
module module_2;
  tri1 id_2, id_3;
  module_0 modCall_1 ();
  assign id_2 = -1;
  id_5(
      id_4, id_1
  );
endmodule
module module_3 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  assign id_1 = -1;
  wire id_3;
endmodule
