{"Source Block": ["hdl/library/common/up_delay_cntrl.v@175:185@HdlStmAssign", "  assign up_dwdata_s[((n*5)+4):(n*5)] = (up_waddr[7:0] == n) ?\n    up_wdata[4:0] : up_dwdata_int[((n*5)+4):(n*5)];\n  end\n  endgenerate\n\n  assign up_dld = (DISABLE == 1) ? 'd0 : up_dld_int;\n  assign up_dwdata = (DISABLE == 1) ? 'd0 : up_dwdata_int;\n\n  always @(posedge up_clk) begin\n    if (up_rstn == 0) begin\n      up_dld_int <= 'd0;\n"], "Clone Blocks": [["hdl/library/common/up_delay_cntrl.v@176:186", "    up_wdata[4:0] : up_dwdata_int[((n*5)+4):(n*5)];\n  end\n  endgenerate\n\n  assign up_dld = (DISABLE == 1) ? 'd0 : up_dld_int;\n  assign up_dwdata = (DISABLE == 1) ? 'd0 : up_dwdata_int;\n\n  always @(posedge up_clk) begin\n    if (up_rstn == 0) begin\n      up_dld_int <= 'd0;\n      up_dwdata_int <= 'd0;\n"], ["hdl/library/common/up_delay_cntrl.v@168:182", "  endgenerate\n\n  // write does not hold- read back what goes into effect.\n\n  generate\n  for (n = 0; n < DATA_WIDTH; n = n + 1) begin: g_dwr\n  assign up_dld_s[n] = (up_waddr[7:0] == n) ? up_wreq_s : 1'b0;\n  assign up_dwdata_s[((n*5)+4):(n*5)] = (up_waddr[7:0] == n) ?\n    up_wdata[4:0] : up_dwdata_int[((n*5)+4):(n*5)];\n  end\n  endgenerate\n\n  assign up_dld = (DISABLE == 1) ? 'd0 : up_dld_int;\n  assign up_dwdata = (DISABLE == 1) ? 'd0 : up_dwdata_int;\n\n"]], "Diff Content": {"Delete": [[180, "  assign up_dld = (DISABLE == 1) ? 'd0 : up_dld_int;\n"]], "Add": []}}