{
    "BENCHMARKS": {
        "b20": {
            "design":"RTL_Benchmark/VHDL/itc99-poli/i99t/b20/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock"
            }
        },
        "b21": {
            "design":"RTL_Benchmark/VHDL/itc99-poli/i99t/b21/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock"
            }
        },
        "b22": {
            "design":"RTL_Benchmark/VHDL/itc99-poli/i99t/b22/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock"
            }
        },
        "b30": {
            "design":"RTL_Benchmark/VHDL/itc99-poli/i99t/b30/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock"
            }
        }
    }
}