Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Jun  5 20:36:19 2024
| Host         : DESKTOP-O5V534O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file count_sum_timing_summary_routed.rpt -pb count_sum_timing_summary_routed.pb -rpx count_sum_timing_summary_routed.rpx -warn_on_violation
| Design       : count_sum
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  7           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (7)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (14)
5. checking no_input_delay (4)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (7)
------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (14)
-------------------------------------------------
 There are 14 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   21          inf        0.000                      0                   21           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sum_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sum[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.128ns  (logic 3.232ns (63.031%)  route 1.896ns (36.969%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDCE                         0.000     0.000 r  sum_reg[4]/C
    SLICE_X0Y4           FDCE (Prop_fdce_C_Q)         0.478     0.478 r  sum_reg[4]/Q
                         net (fo=4, routed)           1.896     2.374    sum_OBUF[4]
    V5                   OBUF (Prop_obuf_I_O)         2.754     5.128 r  sum_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.128    sum[4]
    V5                                                                r  sum[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sum[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.012ns  (logic 3.133ns (62.508%)  route 1.879ns (37.492%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDCE                         0.000     0.000 r  sum_reg[6]/C
    SLICE_X0Y4           FDCE (Prop_fdce_C_Q)         0.518     0.518 r  sum_reg[6]/Q
                         net (fo=2, routed)           1.879     2.397    sum_OBUF[6]
    T4                   OBUF (Prop_obuf_I_O)         2.615     5.012 r  sum_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.012    sum[6]
    T4                                                                r  sum[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.917ns  (logic 3.174ns (64.540%)  route 1.744ns (35.460%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDCE                         0.000     0.000 r  sum_reg[1]/C
    SLICE_X1Y4           FDCE (Prop_fdce_C_Q)         0.419     0.419 r  sum_reg[1]/Q
                         net (fo=5, routed)           1.744     2.163    sum_OBUF[1]
    U5                   OBUF (Prop_obuf_I_O)         2.755     4.917 r  sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.917    sum[1]
    U5                                                                r  sum[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.851ns  (logic 3.105ns (64.014%)  route 1.746ns (35.986%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDCE                         0.000     0.000 r  sum_reg[3]/C
    SLICE_X0Y4           FDCE (Prop_fdce_C_Q)         0.518     0.518 r  sum_reg[3]/Q
                         net (fo=5, routed)           1.746     2.264    sum_OBUF[3]
    V4                   OBUF (Prop_obuf_I_O)         2.587     4.851 r  sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.851    sum[3]
    V4                                                                r  sum[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sum[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.841ns  (logic 3.106ns (64.168%)  route 1.734ns (35.832%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDCE                         0.000     0.000 r  sum_reg[5]/C
    SLICE_X0Y4           FDCE (Prop_fdce_C_Q)         0.518     0.518 r  sum_reg[5]/Q
                         net (fo=3, routed)           1.734     2.252    sum_OBUF[5]
    U4                   OBUF (Prop_obuf_I_O)         2.588     4.841 r  sum_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.841    sum[5]
    U4                                                                r  sum[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.739ns  (logic 3.036ns (64.048%)  route 1.704ns (35.952%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDCE                         0.000     0.000 r  sum_reg[2]/C
    SLICE_X1Y4           FDCE (Prop_fdce_C_Q)         0.456     0.456 r  sum_reg[2]/Q
                         net (fo=6, routed)           1.704     2.160    sum_OBUF[2]
    U6                   OBUF (Prop_obuf_I_O)         2.580     4.739 r  sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.739    sum[2]
    U6                                                                r  sum[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.594ns  (logic 3.041ns (66.197%)  route 1.553ns (33.803%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDCE                         0.000     0.000 r  sum_reg[0]/C
    SLICE_X1Y4           FDCE (Prop_fdce_C_Q)         0.456     0.456 r  sum_reg[0]/Q
                         net (fo=6, routed)           1.553     2.009    sum_OBUF[0]
    V7                   OBUF (Prop_obuf_I_O)         2.585     4.594 r  sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.594    sum[0]
    V7                                                                r  sum[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_data[2]
                            (input port)
  Destination:            sum_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.542ns  (logic 1.183ns (33.415%)  route 2.358ns (66.585%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  s_data[2] (IN)
                         net (fo=0)                   0.000     0.000    s_data[2]
    W6                   IBUF (Prop_ibuf_I_O)         0.935     0.935 r  s_data_IBUF[2]_inst/O
                         net (fo=5, routed)           1.689     2.624    s_data_IBUF[2]
    SLICE_X1Y4           LUT6 (Prop_lut6_I0_O)        0.124     2.748 r  sum[6]_i_3/O
                         net (fo=1, routed)           0.669     3.418    sum[6]_i_3_n_0
    SLICE_X0Y4           LUT5 (Prop_lut5_I1_O)        0.124     3.542 r  sum[6]_i_1/O
                         net (fo=1, routed)           0.000     3.542    p_0_in[6]
    SLICE_X0Y4           FDCE                                         r  sum_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_data[1]
                            (input port)
  Destination:            sum_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.058ns  (logic 1.183ns (38.697%)  route 1.875ns (61.303%))
  Logic Levels:           3  (IBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 r  s_data[1] (IN)
                         net (fo=0)                   0.000     0.000    s_data[1]
    W5                   IBUF (Prop_ibuf_I_O)         0.935     0.935 r  s_data_IBUF[1]_inst/O
                         net (fo=4, routed)           1.439     2.374    s_data_IBUF[1]
    SLICE_X0Y4           LUT4 (Prop_lut4_I0_O)        0.124     2.498 r  sum[5]_i_2/O
                         net (fo=3, routed)           0.436     2.934    sum[5]_i_2_n_0
    SLICE_X0Y4           LUT4 (Prop_lut4_I0_O)        0.124     3.058 r  sum[3]_i_1/O
                         net (fo=1, routed)           0.000     3.058    p_0_in[3]
    SLICE_X0Y4           FDCE                                         r  sum_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_data[1]
                            (input port)
  Destination:            sum_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.050ns  (logic 1.175ns (38.536%)  route 1.875ns (61.464%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 r  s_data[1] (IN)
                         net (fo=0)                   0.000     0.000    s_data[1]
    W5                   IBUF (Prop_ibuf_I_O)         0.935     0.935 r  s_data_IBUF[1]_inst/O
                         net (fo=4, routed)           1.439     2.374    s_data_IBUF[1]
    SLICE_X0Y4           LUT4 (Prop_lut4_I0_O)        0.124     2.498 r  sum[5]_i_2/O
                         net (fo=3, routed)           0.436     2.934    sum[5]_i_2_n_0
    SLICE_X0Y4           LUT5 (Prop_lut5_I2_O)        0.116     3.050 r  sum[4]_i_1/O
                         net (fo=1, routed)           0.000     3.050    p_0_in[4]
    SLICE_X0Y4           FDCE                                         r  sum_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sum_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sum_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.227ns (69.834%)  route 0.098ns (30.166%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDCE                         0.000     0.000 r  sum_reg[1]/C
    SLICE_X1Y4           FDCE (Prop_fdce_C_Q)         0.128     0.128 r  sum_reg[1]/Q
                         net (fo=5, routed)           0.098     0.226    sum_OBUF[1]
    SLICE_X1Y4           LUT6 (Prop_lut6_I2_O)        0.099     0.325 r  sum[2]_i_1/O
                         net (fo=1, routed)           0.000     0.325    p_0_in[2]
    SLICE_X1Y4           FDCE                                         r  sum_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sum_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.186ns (53.386%)  route 0.162ns (46.614%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDCE                         0.000     0.000 r  sum_reg[2]/C
    SLICE_X1Y4           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sum_reg[2]/Q
                         net (fo=6, routed)           0.162     0.303    sum_OBUF[2]
    SLICE_X0Y4           LUT6 (Prop_lut6_I2_O)        0.045     0.348 r  sum[5]_i_1/O
                         net (fo=1, routed)           0.000     0.348    p_0_in[5]
    SLICE_X0Y4           FDCE                                         r  sum_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sum_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.186ns (53.233%)  route 0.163ns (46.767%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDCE                         0.000     0.000 r  sum_reg[2]/C
    SLICE_X1Y4           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sum_reg[2]/Q
                         net (fo=6, routed)           0.163     0.304    sum_OBUF[2]
    SLICE_X0Y4           LUT4 (Prop_lut4_I1_O)        0.045     0.349 r  sum[3]_i_1/O
                         net (fo=1, routed)           0.000     0.349    p_0_in[3]
    SLICE_X0Y4           FDCE                                         r  sum_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sum_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.187ns (53.367%)  route 0.163ns (46.633%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDCE                         0.000     0.000 r  sum_reg[2]/C
    SLICE_X1Y4           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sum_reg[2]/Q
                         net (fo=6, routed)           0.163     0.304    sum_OBUF[2]
    SLICE_X0Y4           LUT5 (Prop_lut5_I1_O)        0.046     0.350 r  sum[4]_i_1/O
                         net (fo=1, routed)           0.000     0.350    p_0_in[4]
    SLICE_X0Y4           FDCE                                         r  sum_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sum_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.209ns (58.387%)  route 0.149ns (41.613%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDCE                         0.000     0.000 r  sum_reg[3]/C
    SLICE_X0Y4           FDCE (Prop_fdce_C_Q)         0.164     0.164 r  sum_reg[3]/Q
                         net (fo=5, routed)           0.149     0.313    sum_OBUF[3]
    SLICE_X0Y4           LUT5 (Prop_lut5_I2_O)        0.045     0.358 r  sum[6]_i_1/O
                         net (fo=1, routed)           0.000     0.358    p_0_in[6]
    SLICE_X0Y4           FDCE                                         r  sum_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sum_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDCE                         0.000     0.000 r  sum_reg[0]/C
    SLICE_X1Y4           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sum_reg[0]/Q
                         net (fo=6, routed)           0.180     0.321    sum_OBUF[0]
    SLICE_X1Y4           LUT2 (Prop_lut2_I0_O)        0.045     0.366 r  sum[0]_i_1/O
                         net (fo=1, routed)           0.000     0.366    p_0_in[0]
    SLICE_X1Y4           FDCE                                         r  sum_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sum_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.501ns  (logic 0.184ns (36.760%)  route 0.317ns (63.240%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDCE                         0.000     0.000 r  sum_reg[0]/C
    SLICE_X1Y4           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sum_reg[0]/Q
                         net (fo=6, routed)           0.258     0.399    sum_OBUF[0]
    SLICE_X0Y4           LUT4 (Prop_lut4_I0_O)        0.043     0.442 r  sum[1]_i_1/O
                         net (fo=1, routed)           0.059     0.501    p_0_in[1]
    SLICE_X1Y4           FDCE                                         r  sum_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            sum_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.846ns  (logic 0.200ns (23.639%)  route 0.646ns (76.361%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W7                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    W7                   IBUF (Prop_ibuf_I_O)         0.155     0.155 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           0.517     0.672    rstn_IBUF
    SLICE_X1Y4           LUT1 (Prop_lut1_I0_O)        0.045     0.717 f  sum[6]_i_2/O
                         net (fo=7, routed)           0.129     0.846    sum[6]_i_2_n_0
    SLICE_X1Y4           FDCE                                         f  sum_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            sum_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.846ns  (logic 0.200ns (23.639%)  route 0.646ns (76.361%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W7                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    W7                   IBUF (Prop_ibuf_I_O)         0.155     0.155 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           0.517     0.672    rstn_IBUF
    SLICE_X1Y4           LUT1 (Prop_lut1_I0_O)        0.045     0.717 f  sum[6]_i_2/O
                         net (fo=7, routed)           0.129     0.846    sum[6]_i_2_n_0
    SLICE_X1Y4           FDCE                                         f  sum_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            sum_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.846ns  (logic 0.200ns (23.639%)  route 0.646ns (76.361%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W7                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    W7                   IBUF (Prop_ibuf_I_O)         0.155     0.155 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           0.517     0.672    rstn_IBUF
    SLICE_X1Y4           LUT1 (Prop_lut1_I0_O)        0.045     0.717 f  sum[6]_i_2/O
                         net (fo=7, routed)           0.129     0.846    sum[6]_i_2_n_0
    SLICE_X1Y4           FDCE                                         f  sum_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





