Information: Scenario func1_wst either not exists or is inactive. report_qor will skip it. (UID-1059)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst funccts_wst
Version: N-2017.09
Date   : Sat Sep 12 02:33:43 2020
****************************************


  Scenario 'funccts_wst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:             9.0000
  Critical Path Length:        6.3436
  Critical Path Slack:         4.7614
  Critical Path Clk Period:   12.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'funccts_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:             6.0000
  Critical Path Length:        3.0182
  Critical Path Slack:        10.7857
  Critical Path Clk Period:   12.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'funccts_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:             3.0000
  Critical Path Length:        6.1050
  Critical Path Slack:         2.3528
  Critical Path Clk Period:   12.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'funccts_wst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:            32.0000
  Critical Path Length:        8.8295
  Critical Path Slack:         2.5585
  Critical Path Clk Period:   12.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:       -0.2335
  Total Hold Violation:       -1.7135
  No. of Hold Violations:     62.0000
  -----------------------------------

  Scenario 'funccts_wst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:             3.0000
  Critical Path Length:        3.3520
  Critical Path Slack:         7.8413
  Critical Path Clk Period:   24.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:       -0.2722
  Total Hold Violation:       -1.9903
  No. of Hold Violations:     67.0000
  -----------------------------------

  Scenario 'funccts_wst'
  Timing Path Group 'default'
  -----------------------------------
  Levels of Logic:             2.0000
  Critical Path Length:        1.6577
  Critical Path Slack:        -1.6577
  Critical Path Clk Period:       n/a
  Total Negative Slack:    -1333.0946
  No. of Violating Paths:   2986.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        232
  Hierarchical Port Count:       6201
  Leaf Cell Count:              27778
  Buf/Inv Cell Count:            4121
  Buf Cell Count:                  82
  Inv Cell Count:                4039
  CT Buf/Inv Cell Count:          132
  Combinational Cell Count:     22443
  Sequential Cell Count:         5335
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      51517.3628
  Noncombinational Area:   36011.9983
  Buf/Inv Area:             3595.3422
  Total Buffer Area:         124.3331
  Total Inverter Area:      3471.0091
  Macro/Black Box Area:        0.0000
  Net Area:                  887.6971
  Net XLength        :  13372920.0000
  Net YLength        :  20897274.0000
  -----------------------------------
  Cell Area:               87529.3611
  Design Area:             88417.0582
  Net Length        :   34270192.0000


  Design Rules
  -----------------------------------
  Total Number of Nets:         29923
  Nets With Violations:         17723
  Max Trans Violations:          1156
  Max Cap Violations:             371
  Max Net Length Violations:    17369
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:             67.3758
  -----------------------------------------
  Overall Compile Time:             68.0057
  Overall Compile Wall Clock Time:  68.1912

  --------------------------------------------------------------------

  Scenario: funccts_wst   WNS: 1.6577  TNS: 1333.0946  Number of Violating Paths: 2986
  Design  WNS: 1.6577  TNS: 1333.0946  Number of Violating Paths: 2986


  Scenario: funccts_wst  (Hold)  WNS: 0.2722  TNS: 3.7038  Number of Violating Paths: 129
  Design (Hold)  WNS: 0.2722  TNS: 3.7038  Number of Violating Paths: 129

  --------------------------------------------------------------------


1
