# GigaCell
## Transistor level automatic layout generator
### This repository aims to implement a transistor-level layout generator for unit circuits based on IC EDA Elite Challenge.


## Reference:
- Transistor level automatic layout generator for non-complementary CMOS cells[[1]](https://doi.org/10.1109/VLSISOC.2007.4402483)
- Transistor-Level Layout of Integrated Circuits[[2]](https://www.pearsonhighered.com/assets/samplechapter/0/1/3/9/0139896902.pdf)

# TODOï¼š
- File parser and writer implementation
- Database construction
- Problem modeling
- Basic algorithm implementation
- Add constraints
- Algorithm Optimization

## Preliminaries
- Graph theory
- Mixed integer programming
- Simulated Annealing
- Other optimization algorithms with multi-constraints
