--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Instruccion_top.twx Instruccion_top.ncd -o
Instruccion_top.twr Instruccion_top.pcf -ucf Instruccion_top.ucf

Design file:              Instruccion_top.ncd
Physical constraint file: Instruccion_top.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
clr         |   -0.098(R)|      FAST  |    2.049(R)|      SLOW  |clk_BUFGP         |   0.000|
id<0>       |    0.764(R)|      FAST  |    0.770(R)|      SLOW  |clk_BUFGP         |   0.000|
id<1>       |    0.629(R)|      FAST  |    0.905(R)|      SLOW  |clk_BUFGP         |   0.000|
id<2>       |   -0.428(R)|      FAST  |    2.377(R)|      SLOW  |clk_BUFGP         |   0.000|
id<3>       |   -0.151(R)|      FAST  |    1.906(R)|      SLOW  |clk_BUFGP         |   0.000|
id<4>       |    1.186(R)|      FAST  |    0.200(R)|      SLOW  |clk_BUFGP         |   0.000|
id<5>       |   -0.236(R)|      FAST  |    2.027(R)|      SLOW  |clk_BUFGP         |   0.000|
id<6>       |   -0.259(R)|      FAST  |    2.034(R)|      SLOW  |clk_BUFGP         |   0.000|
id<7>       |   -0.226(R)|      FAST  |    2.099(R)|      SLOW  |clk_BUFGP         |   0.000|
inicio      |   -0.281(R)|      FAST  |    2.188(R)|      SLOW  |clk_BUFGP         |   0.000|
ir<0>       |   -0.097(R)|      FAST  |    1.784(R)|      SLOW  |clk_BUFGP         |   0.000|
ir<1>       |   -0.146(R)|      FAST  |    1.891(R)|      SLOW  |clk_BUFGP         |   0.000|
ir<2>       |   -0.346(R)|      FAST  |    2.157(R)|      SLOW  |clk_BUFGP         |   0.000|
ir<3>       |   -0.576(R)|      FAST  |    2.455(R)|      SLOW  |clk_BUFGP         |   0.000|
ir<4>       |   -0.551(R)|      FAST  |    2.441(R)|      SLOW  |clk_BUFGP         |   0.000|
ir<5>       |   -0.364(R)|      FAST  |    2.190(R)|      SLOW  |clk_BUFGP         |   0.000|
ir<6>       |   -0.576(R)|      FAST  |    2.435(R)|      SLOW  |clk_BUFGP         |   0.000|
ir<7>       |   -0.322(R)|      FAST  |    2.142(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
C           |        11.117(R)|      SLOW  |         3.731(R)|      FAST  |clk_BUFGP         |   0.000|
N           |        10.323(R)|      SLOW  |         3.622(R)|      FAST  |clk_BUFGP         |   0.000|
V           |        11.185(R)|      SLOW  |         3.745(R)|      FAST  |clk_BUFGP         |   0.000|
Z           |        11.566(R)|      SLOW  |         3.968(R)|      FAST  |clk_BUFGP         |   0.000|
qd<0>       |         9.051(R)|      SLOW  |         3.274(R)|      FAST  |clk_BUFGP         |   0.000|
qd<1>       |         9.027(R)|      SLOW  |         3.280(R)|      FAST  |clk_BUFGP         |   0.000|
qd<2>       |         9.370(R)|      SLOW  |         3.465(R)|      FAST  |clk_BUFGP         |   0.000|
qd<3>       |         9.017(R)|      SLOW  |         3.263(R)|      FAST  |clk_BUFGP         |   0.000|
qd<4>       |         9.021(R)|      SLOW  |         3.276(R)|      FAST  |clk_BUFGP         |   0.000|
qd<5>       |         9.371(R)|      SLOW  |         3.460(R)|      FAST  |clk_BUFGP         |   0.000|
qd<6>       |         9.417(R)|      SLOW  |         3.480(R)|      FAST  |clk_BUFGP         |   0.000|
qd<7>       |         9.446(R)|      SLOW  |         3.518(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.005|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Oct 25 19:49:15 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4998 MB



