
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/abhishekjagushte/Labs/COA/ass2/traces/619.lbm_s-2677B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C IP-based stride prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000004 cycles: 2593360 heartbeat IPC: 3.856 cumulative IPC: 3.856 (Simulation time: 0 hr 0 min 14 sec) 
Heartbeat CPU 0 instructions: 20000003 cycles: 5182060 heartbeat IPC: 3.86294 cumulative IPC: 3.85947 (Simulation time: 0 hr 0 min 28 sec) 

Warmup complete CPU 0 instructions: 25000002 cycles: 6476821 (Simulation time: 0 hr 0 min 35 sec) 

Heartbeat CPU 0 instructions: 30000000 cycles: 30243203 heartbeat IPC: 0.399024 cumulative IPC: 0.210381 (Simulation time: 0 hr 1 min 28 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 77656147 heartbeat IPC: 0.210913 cumulative IPC: 0.210735 (Simulation time: 0 hr 3 min 12 sec) 
Heartbeat CPU 0 instructions: 50000004 cycles: 126063388 heartbeat IPC: 0.206581 cumulative IPC: 0.209054 (Simulation time: 0 hr 4 min 57 sec) 
Finished CPU 0 instructions: 25000002 cycles: 119586567 cumulative IPC: 0.209054 (Simulation time: 0 hr 4 min 57 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.209054 instructions: 25000002 cycles: 119586567
cpu0_DTLB TOTAL     ACCESS:    4483006  HIT:    4448959  MISS:      34047
cpu0_DTLB LOAD      ACCESS:    1988620  HIT:    1983999  MISS:       4621
cpu0_DTLB RFO       ACCESS:    2494386  HIT:    2464960  MISS:      29426
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 539.433 cycles
cpu0_ITLB TOTAL     ACCESS:     469976  HIT:     469976  MISS:          0
cpu0_ITLB LOAD      ACCESS:     469976  HIT:     469976  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:     547660  HIT:     547660  MISS:          0
cpu0_L1I LOAD      ACCESS:     547660  HIT:     547660  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:      34047  HIT:      15571  MISS:      18476
cpu0_STLB LOAD      ACCESS:       4621  HIT:          0  MISS:       4621
cpu0_STLB RFO       ACCESS:      29426  HIT:      15571  MISS:      13855
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 977.318 cycles
cpu0_L1D TOTAL     ACCESS:    5887611  HIT:    3937037  MISS:    1950574
cpu0_L1D LOAD      ACCESS:    1399189  HIT:    1103638  MISS:     295551
cpu0_L1D RFO       ACCESS:    4470746  HIT:    2815732  MISS:    1655014
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      17676  HIT:      17667  MISS:          9
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 761.67 cycles
cpu0_L2C TOTAL     ACCESS:    3688186  HIT:    2477129  MISS:    1211057
cpu0_L2C LOAD      ACCESS:     295550  HIT:      57868  MISS:     237682
cpu0_L2C RFO       ACCESS:    1655014  HIT:     739567  MISS:     915447
cpu0_L2C PREFETCH  ACCESS:      82569  HIT:      24706  MISS:      57863
cpu0_L2C WRITEBACK ACCESS:    1655044  HIT:    1654988  MISS:         56
cpu0_L2C TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
cpu0_L2C PREFETCH  REQUESTED:     152582  ISSUED:     152573  USEFUL:      68521  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 1258.42 cycles
LLC TOTAL     ACCESS:    2157807  HIT:     975629  MISS:    1182178
LLC LOAD      ACCESS:     227026  HIT:      20391  MISS:     206635
LLC RFO       ACCESS:     915373  HIT:      28791  MISS:     886582
LLC PREFETCH  ACCESS:      99833  HIT:      10923  MISS:      88910
LLC WRITEBACK ACCESS:     915566  HIT:     915524  MISS:         42
LLC TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1315.1 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      57372  ROW_BUFFER_MISS:    1124764
 DBUS AVG_CONGESTED_CYCLE:     3.9978
 WQ ROW_BUFFER_HIT:      21900  ROW_BUFFER_MISS:     864900  FULL:          0


CPU 0 Branch Prediction Accuracy: 95.9842% MPKI: 0.71772 Average ROB Occupancy at Mispredict: 255.794
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.71772
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

