module test1;
wire a,b,clk;
evl_dff(b,a,clk);
not(a,b);
evl_output output(b);
endmodule
