Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7501a5b057dd4eb2bbed2db10e6fd199 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_cpu_behav xil_defaultlib.tb_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd0' [C:/Users/77060/Desktop/COD-exp/lab4/multicycle/multicycle.srcs/sources_1/new/cpu.v:92]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd1' [C:/Users/77060/Desktop/COD-exp/lab4/multicycle/multicycle.srcs/sources_1/new/cpu.v:93]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'out' [C:/Users/77060/Desktop/COD-exp/lab4/multicycle/multicycle.srcs/sources_1/new/cpu.v:94]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.MUX2to1
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.Instr_Reg
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.MUX4to1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cpu_behav
