# RISC CPU
Designed and Implemented a RISC CPU Based Upon MIPS Architecture

## Arithmetic and Logic Unit (ALU)
- Implemented an ALU
    - ...

## Register File
- Implemented a Register File
    - ...

## Next Address Unit 
- Implemented a Next Address Unit
    - ...

## Control Unit
- Implemented a Control Unit
    - ...

## Data Cache 
- Implemented a Data Cache
	- ...

## Instruction Cache 
- Implemented an Instruction Cache
	- ...
	
## Data Path and Control Unit Integration + System Testing
- Integrated the Data Path and Control Unit
- Performed System Testing
    - ...

## Reduced Instruction Set Computer (RISC) CPU
- Integrated All Components
    - ...
