// Seed: 124439317
module module_0 (
    output tri id_0,
    input wor id_1,
    input tri id_2,
    input wire id_3,
    output supply0 id_4,
    input tri id_5,
    output wor id_6,
    output supply1 id_7
);
  always release id_0.id_2;
  tri0 id_9;
  wire id_10;
  tri1 id_11 = id_1 & id_5 == -1;
  assign id_9 = -1'b0;
  assign module_1.id_4 = 0;
  always_latch disable id_12;
endmodule
module module_1 (
    input wand id_0,
    input tri1 id_1,
    output tri id_2,
    input tri id_3,
    input supply1 id_4,
    output wire id_5,
    input tri id_6,
    input uwire id_7,
    output supply0 id_8,
    output wor id_9,
    input supply0 id_10,
    output tri1 id_11,
    input tri id_12
    , id_19,
    output supply0 id_13,
    input tri0 id_14,
    output supply1 id_15,
    input supply1 id_16
    , id_20,
    output uwire id_17
);
  module_0 modCall_1 (
      id_15,
      id_1,
      id_6,
      id_4,
      id_11,
      id_6,
      id_13,
      id_9
  );
endmodule
