set_location Controler_0/Communication_ANW_MUX_0/state_reg_Z[0] 855 208
set_location Controler_0/ADI_SPI_0/addr_counter[19] 860 175
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto13_2 801 195
set_location Controler_0/ADI_SPI_0/data_counter[12] 829 184
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2_1[6] 817 189
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_a2_10[0] 891 192
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0[3] 892 192
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_18 835 180
set_location Controler_0/ADI_SPI_0/data_counter[25] 842 184
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[0] 835 187
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[24] 824 198
set_location Controler_0/Communication_ANW_MUX_0/communication_vote_vector6 839 207
set_location Controler_0/Communication_CMD_MUX_0/state_reg_ns_0_a2_0_a2[0] 830 195
set_location Controler_0/Command_Decoder_0/counter[28] 820 193
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0_0_a2_0 862 183
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[28] 804 186
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[23] 810 183
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 907 202
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[1] 899 193
set_location Controler_0/ADI_SPI_0/addr_counter[10] 851 175
set_location Controler_0/REGISTERS_0/state_reg[4] 844 190
set_location Controler_0/ADI_SPI_0/data_counter[21] 838 184
set_location Controler_0/REGISTERS_0/state_reg_RNO[0] 845 189
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a2_0[11] 901 195
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 910 202
set_location Controler_0/ADI_SPI_0/tx_data_buffer[3] 873 181
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_i_x2_0_x2 880 198
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 809 181
set_location Controler_0/ADI_SPI_0/data_counter[15] 832 184
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[18] 815 184
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[12] 837 187
set_location Controler_0/ADI_SPI_0/rx_data_buffer[1] 871 193
set_location Controler_0/ADI_SPI_0/addr_counter[9] 850 175
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[8] 840 186
set_location Controler_0/Answer_Encoder_0/state_reg_Z[1] 858 196
set_location Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_0_a2_0_a2_3_RNI5EQ51 844 195
set_location Controler_0/ADI_SPI_0/sdio_cl_2_i_0_a2_0_0 863 183
set_location Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a2_10 861 192
set_location Controler_0/ADI_SPI_0/addr_counter[31] 872 175
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_1[7] 885 195
set_location Controler_0/Command_Decoder_0/state_reg[9] 843 196
set_location Controler_0/ADI_SPI_0/data_counter[11] 828 184
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 906 202
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 832 199
set_location Controler_0/Command_Decoder_0/Has_Answer_2.m7_0 809 189
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 866 199
set_location Controler_0/ADI_SPI_0/counter_3[3] 839 174
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[38] 838 201
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[33] 838 207
set_location Controler_0/Command_Decoder_0/counter[20] 812 193
set_location Controler_0/ADI_SPI_0/rx_data_frame[3] 887 193
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 794 181
set_location Controler_0/ADI_SPI_0/counter_3[1] 818 174
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 908 202
set_location Controler_0/ADI_SPI_0/addr_counter[25] 866 175
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[34] 837 189
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIUT5S[0] 775 189
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 793 181
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 832 195
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[5] 858 186
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 835 199
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0_0_a2_0 861 183
set_location Controler_0/ADI_SPI_0/sdio_1_RNO 853 180
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 869 199
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 831 199
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[39] 831 190
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[39] 839 202
set_location Controler_0/Command_Decoder_0/decode_vector[2] 819 190
set_location Controler_0/ADI_SPI_0/rx_data_buffer[3] 866 193
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[2] 836 187
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[3] 892 193
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0[0] 894 192
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[14] 845 180
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[16] 880 201
set_location Controler_0/Command_Decoder_0/Has_Answer 804 190
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 837 199
set_location Controler_0/Communication_ANW_MUX_0/state_reg_Z[1] 862 199
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0dflt_1 808 189
set_location Controler_0/Answer_Encoder_0/state_reg_Z[0] 854 196
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[3] 845 199
set_location Controler_0/Command_Decoder_0/FaultCounter_Elapsed 824 193
set_location Controler_0/Command_Decoder_0/counter[9] 801 193
set_location Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_0_0 857 180
set_location Controler_0/ADI_SPI_0/counter[4] 829 175
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_13 826 180
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[12] 852 201
set_location Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a2_11 855 186
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[4] 895 192
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 909 202
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[9] 853 192
set_location Controler_0/Command_Decoder_0/counter[21] 813 193
set_location Controler_0/ADI_SPI_0/state_reg[1] 860 184
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 796 181
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/REN_d1 824 187
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNIO78O 824 186
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_a2_13[0] 874 195
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 868 199
set_location Controler_0/ADI_SPI_0/addr_counter[27] 868 175
set_location Controler_0/ADI_SPI_0/data_counter[0] 817 184
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[1] 852 186
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[9] 853 193
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 879 198
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_24 859 171
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIKL0I[0] 774 183
set_location Controler_0/ADI_SPI_0/tx_data_buffer[0] 868 181
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[24] 818 189
set_location Controler_0/ADI_SPI_0/tx_data_buffer[4] 865 181
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 871 199
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 829 199
set_location Controler_0/ADI_SPI_0/addr_counter[8] 849 175
set_location Controler_0/ADI_SPI_0/data_counter[27] 844 184
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_16 851 183
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[3] 838 187
set_location Controler_0/Answer_Encoder_0/state_reg_Z[3] 859 196
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_a2_7[0] 890 195
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 867 199
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[7] 903 196
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[26] 822 198
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[16] 876 202
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[29] 821 202
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2 833 195
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[4] 860 202
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[37] 834 187
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[37] 833 202
set_location Controler_0/REGISTERS_0/state_reg_RNO[2] 842 186
set_location Controler_0/ADI_SPI_0/sdio_cl_RNO_0 856 183
set_location Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2_i_m2_1_0 860 180
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[34] 832 207
set_location Controler_0/ADI_SPI_0/data_counter[17] 834 184
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_1[0] 876 192
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 873 199
set_location Controler_0/Command_Decoder_0/un1_decode_vector6_i_o7_0 810 189
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 898 202
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNI890I[0] 758 192
set_location Controler_0/ADI_SPI_0/data_counter[5] 822 184
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[0] 841 198
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[22] 816 198
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 795 181
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 875 199
set_location Controler_0/Command_Decoder_0/decode_vector[3] 816 190
set_location Controler_0/ADI_SPI_0/tx_data_buffer_RNO[0] 868 180
set_location Controler_0/Command_Decoder_0/counter[30] 822 193
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r 829 196
set_location Controler_0/ADI_SPI_0/rx_data_buffer[0] 864 193
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 894 202
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_19 858 171
set_location Controler_0/ADI_SPI_0/sdio_1_sqmuxa_0_a2_0_a2 857 183
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_a2[2] 882 192
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIC93S[0] 767 192
set_location Controler_0/ADI_SPI_0/rx_data_buffer[4] 867 193
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_a2_0[0] 886 192
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[26] 822 190
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[36] 835 189
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIQP5S[0] 769 183
set_location Controler_0/ADI_SPI_0/addr_counter[6] 847 175
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_a2[7] 885 192
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIEVHS[0] 815 180
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIID1S[0] 769 189
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_a2[3] 887 192
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[6] 851 199
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_a2_8[0] 879 195
set_location Controler_0/ADI_SPI_0/data_counter[24] 841 184
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_a2_1_0[6] 842 192
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 895 202
set_location Controler_0/ADI_SPI_0/addr_counter[15] 856 175
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_0_o2[0] 840 192
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[15] 858 193
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 811 181
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[18] 891 196
set_location Controler_0/Command_Decoder_0/counter[8] 800 193
set_location Controler_0/ADI_SPI_0/data_counter[14] 831 184
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[32] 811 186
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 814 181
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNI006S[0] 797 186
set_location Controler_0/ADI_SPI_0/rx_data_frame[2] 882 193
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[17] 895 195
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a2_2[16] 868 195
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[16] 823 186
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[13] 898 195
set_location Controler_0/System_Controler_0/un4_read_signal_0_a2_1 859 192
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 865 199
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17 796 195
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 836 199
set_location Controler_0/Command_Decoder_0/Has_Answer_2.m1 805 189
set_location Controler_0/ADI_SPI_0/data_counter[28] 845 184
set_location Controler_0/ADI_SPI_0/addr_counter[7] 848 175
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 836 195
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17_2 795 195
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[2] 853 186
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 810 181
set_location Controler_0/ADI_SPI_0/counter[1] 818 175
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[14] 885 202
set_location Controler_0/Communication_ANW_MUX_0/state_reg_RNIFCVV[0] 871 201
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_a2_1[3] 888 192
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[4] 839 187
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 896 202
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_24 833 180
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 812 181
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[27] 827 202
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_set_RNO 854 207
set_location Controler_0/ADI_SPI_0/data_counter[18] 835 184
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 838 199
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[12] 848 186
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_a2_2[0] 890 192
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIOL3S[0] 748 186
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0_0_o2 849 183
set_location Controler_0/Command_Decoder_0/counter[31] 823 193
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[7] 872 180
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto20 815 195
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_0_6[0] 847 195
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIMN0I[0] 747 183
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a2_1[16] 878 195
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 897 202
set_location Controler_0/Answer_Encoder_0/periph_data_1_iv_0_0[10] 905 195
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNO[0] 755 189
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 834 199
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[15] 846 181
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNISR5S[0] 779 186
set_location Controler_0/Command_Decoder_0/counter[23] 815 193
set_location Controler_0/System_Controler_0/state_reg_ns_i_0_0[0] 828 192
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNION5S[0] 763 192
set_location Controler_0/Answer_Encoder_0/cmd_ID[4] 872 196
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[5] 897 192
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_14 850 183
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_set_RNO 816 186
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[24] 821 190
set_location Controler_0/Answer_Encoder_0/state_reg_ns_0_0[2] 853 195
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[33] 832 190
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[33] 831 208
set_location Controler_0/ADI_SPI_0/data_counter[29] 846 184
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a2[4] 869 192
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[26] 822 189
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_set 820 187
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0[6] 896 192
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_o2[0] 887 195
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_19 831 180
set_location Controler_0/ADI_SPI_0/addr_counter[17] 858 175
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[0] 854 187
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2 857 171
set_location Controler_0/ADI_SPI_0/data_counter[20] 837 184
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[18] 887 202
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[12] 862 202
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[7] 812 183
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[31] 804 184
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_o2_0[16] 872 195
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[31] 818 202
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIE0N7[4] 911 201
set_location Controler_0/Command_Decoder_0/counter[22] 814 193
set_location Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a2_17 864 180
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[9] 854 202
set_location Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_a2_1_a2 854 180
set_location Controler_0/ADI_SPI_0/data_counter[19] 836 184
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[6] 857 187
set_location Controler_0/Command_Decoder_0/state_reg[2] 840 196
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_a2[0] 883 195
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[8] 859 186
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 828 195
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[2] 849 199
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[1] 832 187
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[9] 908 195
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[19] 893 195
set_location Controler_0/ADI_SPI_0/addr_counter[5] 846 175
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_a2_17[0] 882 195
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[22] 811 183
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[36] 834 207
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 872 199
set_location Controler_0/Communication_CMD_MUX_0/state_reg[1] 838 196
set_location Controler_0/ADI_SPI_0/addr_counter[26] 867 175
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 813 181
set_location Controler_0/ADI_SPI_0/data_counter[10] 827 184
set_location Controler_0/Communication_CMD_MUX_0/un2_src_2_fifo_empty 798 189
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[13] 843 181
set_location Controler_0/Command_Decoder_0/counter[26] 818 193
set_location Controler_0/Command_Decoder_0/counter[3] 795 193
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[9] 831 187
set_location Controler_0/ADI_SPI_0/state_reg[0] 852 184
set_location Controler_0/Communication_ANW_MUX_0/DEST_2_Fifo_Write_Enable_0_a2_0_a2 852 207
set_location Controler_0/Command_Decoder_0/un1_decode_vector6_i_1 814 189
set_location Controler_0/System_Controler_0/state_reg[4] 834 193
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a2_0[15] 897 195
set_location Controler_0/Communication_ANW_MUX_0/Communication_vote_vector[1] 835 208
set_location Controler_0/Command_Decoder_0/counter[24] 816 193
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[35] 834 190
set_location Controler_0/ADI_SPI_0/sdio_cl_RNO 855 183
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[28] 807 187
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[22] 809 184
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[8] 902 196
set_location Controler_0/REGISTERS_0/state_reg_ns_i_0_a2_0_1[0] 824 189
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 874 199
set_location Controler_0/Answer_Encoder_0/cmd_ID[6] 870 196
set_location Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2_i_m2 863 180
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_15 834 180
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[3] 846 186
set_location Controler_0/System_Controler_0/state_reg[2] 830 193
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[32] 825 201
set_location Controler_0/Command_Decoder_0/state_reg[3] 851 196
set_location Controler_0/Answer_Encoder_0/cmd_ID[2] 879 196
set_location Controler_0/ADI_SPI_0/addr_counter[21] 862 175
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[1] 843 186
set_location Controler_0/Communication_ANW_MUX_0/state_reg_ns_0_x4_0_x2_0[1] 862 198
set_location Controler_0/ADI_SPI_0/divider_enable 838 175
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/REN_d1 860 208
set_location Controler_0/Communication_CMD_MUX_0/state_reg_RNII657[0] 750 189
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 902 202
set_location Controler_0/Communication_CMD_MUX_0/state_reg[0] 830 196
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 870 199
set_location Controler_0/Command_Decoder_0/counter[0] 792 196
set_location Controler_0/ADI_SPI_0/counter[3] 839 175
set_location Controler_0/System_Controler_0/state_reg[3] 831 193
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIMH1S[0] 744 183
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[23] 886 195
set_location Controler_0/REGISTERS_0/state_reg[0] 845 190
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 901 202
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[0] 850 199
set_location Controler_0/Command_Decoder_0/counter[6] 798 193
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_0_o2[7] 857 195
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 834 196
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[4] 850 187
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[14] 845 181
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[33] 836 190
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[23] 864 202
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[8] 856 202
set_location Controler_0/Command_Decoder_0/counter_RNO[0] 792 195
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 893 202
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 802 181
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[10] 845 187
set_location Controler_0/Command_Decoder_0/decode_vector_Z[1] 825 190
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[1] 840 193
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[7] 857 202
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_13 856 171
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 881 199
set_location Controler_0/System_Controler_0/state_reg_ns_a2_0_a2_0_a2[4] 833 192
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_a2_9[0] 864 195
set_location Controler_0/REGISTERS_0/state_reg[1] 849 187
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[21] 819 199
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31 824 192
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[19] 816 187
set_location Controler_0/ADI_SPI_0/assert_data_RNO 858 180
set_location Controler_0/ADI_SPI_0/rx_data_frame[5] 879 193
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r 877 199
set_location Controler_0/ADI_SPI_0/data_counter[8] 825 184
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[35] 830 187
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[35] 828 208
set_location Controler_0/ADI_SPI_0/rx_data_frame[4] 884 193
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[1] 844 199
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_a2_1[7] 900 195
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 798 181
set_location Controler_0/Command_Decoder_0/counter[25] 817 193
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2_0_a2[3] 842 195
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2 797 195
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[5] 897 193
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[30] 815 187
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[30] 820 202
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO 829 195
set_location Controler_0/ADI_SPI_0/tx_data_buffer_0_sqmuxa_1_i_i_a2_RNIG3V01 852 180
set_location Controler_0/Command_Decoder_0/un1_decode_vector6_i_a7 807 189
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[0] 865 196
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_o2_0 842 171
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[3] 847 198
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIA51S[0] 776 186
set_location Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a2_13 856 192
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[11] 863 193
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a2_0[13] 899 195
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI2K73[0] 803 180
set_location Controler_0/ADI_SPI_0/addr_counter[28] 869 175
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_4 799 195
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 799 181
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[23] 886 196
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_a2_1[2] 893 192
set_location Controler_0/ADI_SPI_0/addr_counter[0] 841 175
set_location Controler_0/ADI_SPI_0/addr_counter[4] 845 175
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[0] 851 187
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[10] 860 193
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[34] 837 190
set_location Controler_0/Command_Decoder_0/decode_vector_6_0dflt 811 189
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0 883 198
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[16] 896 195
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0_0 854 183
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a2_1[9] 865 195
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[1] 852 187
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a2[1] 871 192
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[30] 806 187
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1 876 198
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[5] 844 181
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 800 181
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[21] 880 196
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[4] 850 186
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_0_4[0] 848 195
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[11] 841 181
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[3] 844 193
set_location Controler_0/REGISTERS_0/state_reg_ns_i_0_o2[0] 851 189
set_location Controler_0/Command_Decoder_0/counter[19] 811 193
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_0_o2[5] 847 189
set_location Controler_0/System_Controler_0/state_reg[0] 829 193
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 904 202
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2_0_a2[8] 841 192
set_location Controler_0/Command_Decoder_0/decode_vector_6_2dflt 819 189
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a2_0[9] 904 195
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIKF1S[0] 747 192
set_location Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a2_14 871 180
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_a2_1[6] 898 192
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 801 181
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIIF3S[0] 745 186
set_location Controler_0/ADI_SPI_0/state_reg[2] 854 184
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[1] 851 193
set_location Controler_0/ADI_SPI_0/addr_counter[16] 857 175
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_5 798 195
set_location Controler_0/ADI_SPI_0/write_read_buffer 862 184
set_location Controler_0/Command_Decoder_0/counter[1] 793 193
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[25] 823 199
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[17] 826 187
set_location Controler_0/ADI_SPI_0/rx_data_frame[6] 878 193
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[6] 848 198
set_location Controler_0/Command_Decoder_0/state_reg_RNO[3] 851 195
set_location Controler_0/Command_Decoder_0/counter[2] 794 193
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[20] 816 202
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 903 202
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[3] 846 187
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[11] 861 201
set_location Controler_0/Answer_Encoder_0/periph_data_1_iv_0[10] 911 195
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[15] 892 196
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[15] 867 201
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[0] 845 193
set_location Controler_0/REGISTERS_0/state_reg[5] 843 190
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[17] 870 201
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[12] 848 187
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[16] 823 187
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RE_d1 871 202
set_location Controler_0/ADI_SPI_0/addr_counter[11] 852 175
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[8] 902 195
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[2] 844 187
set_location Controler_0/Command_Decoder_0/counter[17] 809 193
set_location Controler_0/Command_Decoder_0/decode_vector_6_3dflt 816 189
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIAB0I[0] 797 189
set_location Controler_0/Command_Decoder_0/cmd_ID[4] 804 187
set_location Controler_0/ADI_SPI_0/data_counter[31] 848 184
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[13] 898 196
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIQL1S[0] 794 189
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[18] 891 195
set_location Controler_0/Answer_Encoder_0/cmd_ID[3] 866 196
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_i_a2 852 183
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_0[1] 883 192
set_location Controler_0/Communication_CMD_MUX_0/Communication_REQ 803 190
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse 819 186
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[6] 847 181
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI2LCE1[4] 899 201
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNICGTD1 860 207
set_location Controler_0/ADI_SPI_0/state_reg[4] 855 181
set_location Controler_0/ADI_SPI_0/busy 856 181
set_location Controler_0/Command_Decoder_0/state_reg[7] 849 196
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a2_3[9] 871 195
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[11] 906 196
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_i_i_a2[2] 849 195
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[23] 810 184
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 806 181
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIOP0I[0] 777 183
set_location Controler_0/Command_Decoder_0/state_reg[8] 841 196
set_location Controler_0/ADI_SPI_0/counter[7] 832 175
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[7] 812 184
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[1] 843 187
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[32] 811 187
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[11] 863 192
set_location Controler_0/ADI_SPI_0/rx_data_frame[0] 886 193
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[21] 819 198
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[36] 835 190
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 805 181
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_a2_6[0] 888 195
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[15] 858 192
set_location Controler_0/ADI_SPI_0/addr_counter[3] 844 175
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_set 852 208
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[25] 823 198
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[27] 817 201
set_location Controler_0/System_Controler_0/state_reg[1] 833 193
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIUR3S[0] 765 189
set_location Controler_0/ADI_SPI_0/addr_counter[18] 859 175
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[22] 877 196
set_location Controler_0/Answer_Encoder_0/periph_data_1_iv_0[12] 910 195
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector[1] 798 190
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 797 181
set_location Controler_0/ADI_SPI_0/data_counter[4] 821 184
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[2] 848 193
set_location Controler_0/Answer_Encoder_0/cmd_ID[1] 878 196
set_location Controler_0/ADI_SPI_0/counter[6] 831 175
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[4] 860 201
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[10] 860 192
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[4] 862 186
set_location Controler_0/Command_Decoder_0/state_reg_RNO[5] 847 192
set_location Controler_0/REGISTERS_0/state_reg[2] 842 187
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_0_3[0] 845 195
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[16] 896 196
set_location Controler_0/ADI_SPI_0/sdio_1 863 181
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[19] 818 187
set_location Controler_0/ADI_SPI_0/tx_data_buffer[5] 867 181
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[22] 877 195
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[31] 806 183
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25_2 826 192
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[13] 850 181
set_location Controler_0/ADI_SPI_0/addr_counter[1] 842 175
set_location Controler_0/Command_Decoder_0/state_reg[6] 842 196
set_location Controler_0/ADI_SPI_0/wr_addr_buffer_RNO[0] 854 186
set_location Controler_0/ADI_SPI_0/addr_counter[30] 871 175
set_location Controler_0/Communication_ANW_MUX_0/DEST_1_Fifo_Write_Enable_0_a2_1_a2 856 207
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[19] 886 201
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[35] 834 189
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[37] 829 189
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[24] 818 190
set_location Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a2 863 186
set_location Controler_0/Command_Decoder_0/cmd_CDb 806 184
set_location Controler_0/ADI_SPI_0/rx_data_frame[7] 885 193
set_location Controler_0/ADI_SPI_0/addr_counter[23] 864 175
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[11] 851 181
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[20] 805 184
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[36] 833 190
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[36] 837 208
set_location Controler_0/ADI_SPI_0/data_counter[9] 826 184
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIKJ5S[0] 764 189
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[5] 872 202
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[18] 813 184
set_location Controler_0/ADI_SPI_0/data_counter[3] 820 184
set_location Controler_0/Command_Decoder_0/cmd_ID[1] 820 190
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2_0_a2_0_a2[3] 858 195
set_location Controler_0/Communication_CMD_MUX_0/un2_communication_req 835 195
set_location Controler_0/Command_Decoder_0/counter[5] 797 193
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 887 198
set_location Controler_0/ADI_SPI_0/data_counter[7] 824 184
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIIJ0I[0] 752 192
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[11] 841 180
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIEB3S[0] 751 189
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[17] 895 196
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.N_594_i 858 183
set_location Controler_0/Command_Decoder_0/counter[4] 796 193
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[15] 846 180
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse 861 207
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[17] 825 186
set_location Controler_0/ADI_SPI_0/addr_counter[2] 843 175
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[10] 853 201
set_location Controler_0/ADI_SPI_0/assert_data_3_0_a2_0_a2 862 180
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[9] 841 187
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_0_a2[0] 849 192
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_18 854 171
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[14] 894 196
set_location Controler_0/Command_Decoder_0/counter[18] 810 193
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_16 862 171
set_location Controler_0/ADI_SPI_0/rx_data_buffer[5] 872 193
set_location Controler_0/Answer_Encoder_0/state_reg[4] 860 196
set_location Controler_0/Command_Decoder_0/state_reg_RNIFGUM[0] 875 195
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[19] 881 202
set_location Controler_0/REGISTERS_0/state_reg_RNO[4] 844 189
set_location Controler_0/ADI_SPI_0/data_counter[2] 819 184
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[20] 876 196
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[19] 893 196
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 808 181
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIUFIS[4] 817 180
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_0_0[4] 846 192
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[6] 848 181
set_location Controler_0/ADI_SPI_0/state_reg[3] 858 184
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIIH5S[0] 757 192
set_location Controler_0/ADI_SPI_0/state_reg_RNIGMLH[4] 873 192
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIGF5S[0] 773 186
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[12] 910 196
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[12] 855 193
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[29] 823 201
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[6] 870 180
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[7] 860 186
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[11] 906 195
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIMJ3S[0] 753 192
set_location Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a2_6 874 180
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[20] 876 195
set_location Controler_0/System_Controler_0/state_reg_RNO[2] 830 192
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIML5S[0] 770 189
set_location Controler_0/Command_Decoder_0/counter[10] 802 193
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[7] 859 201
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[38] 830 190
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNII483[4] 791 180
set_location Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_0_a2_0_a2_3 846 195
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 807 181
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIQR0I[0] 775 186
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[7] 807 184
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[6] 896 193
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[21] 822 186
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[5] 872 201
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[29] 810 187
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2_0_a2_0_a2[1] 859 195
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2 878 198
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[17] 825 187
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[25] 820 189
set_location Controler_0/ADI_SPI_0/tx_data_buffer[7] 872 181
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[21] 822 187
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[0] 851 186
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[27] 805 186
set_location Controler_0/System_Controler_0/SYS_Main_Reset_N 685 181
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_14 873 174
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[13] 852 193
set_location Controler_0/ADI_SPI_0/addr_counter[24] 865 175
set_location Controler_0/ADI_SPI_0/tx_data_buffer[6] 870 181
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[34] 839 190
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[34] 830 208
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0dflt 804 189
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[26] 822 199
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 882 198
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_a2_5[0] 870 195
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[20] 816 201
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[15] 849 181
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[10] 829 187
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[39] 828 189
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[31] 824 201
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[35] 836 207
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIGD3S[0] 802 186
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[37] 835 201
set_location Controler_0/Command_Decoder_0/cmd_ID[3] 805 187
set_location Controler_0/ADI_SPI_0/data_counter[1] 818 184
set_location Controler_0/Command_Decoder_0/Not_Decode_Value 812 190
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/REN_d1_RNI33VN1 863 207
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/REN_d1_RNIBQ521 817 186
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_17 863 171
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_17 839 180
set_location Controler_0/Answer_Encoder_0/state_reg_RNI7G7S[0] 856 195
set_location Controler_0/ADI_SPI_0/data_counter[6] 823 184
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[9] 841 186
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[22] 811 184
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0[2] 889 192
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector[0] 755 190
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[15] 892 195
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a2_4_1[9] 866 195
set_location Controler_0/Command_Decoder_0/un1_decode_vector6_i 812 189
set_location Controler_0/Communication_ANW_MUX_0/communication_vote_vector7 835 207
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[17] 868 202
set_location Controler_0/ADI_SPI_0/rx_data_buffer[7] 865 193
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[19] 818 186
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a2[5] 872 192
set_location Controler_0/Command_Decoder_0/counter[11] 803 193
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[30] 806 186
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[37] 829 190
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[38] 838 190
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[38] 832 202
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[32] 809 187
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[32] 819 202
set_location Controler_0/Communication_ANW_MUX_0/state_reg_ns_i_i_a2_0_a2[0] 855 207
set_location Controler_0/ADI_SPI_0/rx_data_buffer[6] 870 193
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIKH3S[0] 749 183
set_location Controler_0/System_Controler_0/state_reg_RNO[4] 834 192
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[1] 846 198
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[2] 842 193
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[6] 847 180
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[10] 911 196
set_location Controler_0/REGISTERS_0/state_reg_RNO[5] 843 189
set_location Controler_0/ADI_SPI_0/sdio_cl 855 184
set_location Controler_0/Answer_Encoder_0/state_reg_Z[2] 853 196
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[12] 855 192
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[5] 840 180
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[5] 840 181
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0_0 860 183
set_location Controler_0/ADI_SPI_0/counter[8] 833 175
set_location Controler_0/ADI_SPI_0/addr_counter[13] 854 175
set_location Controler_0/Command_Decoder_0/cmd_ID[2] 826 190
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIED5S[0] 800 186
set_location Controler_0/ADI_SPI_0/sdio_cl_0_sqmuxa_i_i_a2 853 183
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[10] 845 186
set_location Controler_0/System_Controler_0/state_reg_RNO[5] 832 192
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RE_d1 817 187
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_1[2] 877 192
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[27] 808 187
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIGB1S[0] 802 189
set_location Controler_0/ADI_SPI_0/data_counter[30] 847 184
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[4] 895 193
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_0_a2[7] 850 195
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[24] 824 199
set_location Controler_0/ADI_SPI_0/counter_3[0] 817 174
set_location Controler_0/Command_Decoder_0/decode_vector_Z[0] 811 190
set_location Controler_0/Command_Decoder_0/state_reg_RNO[4] 843 192
set_location Controler_0/Command_Decoder_0/decode_vector_6_2dflt_1 823 189
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[29] 812 186
set_location Controler_0/Answer_Encoder_0/cmd_status_err 849 193
set_location Controler_0/ADI_SPI_0/assert_data 862 181
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 839 199
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[21] 880 195
set_location Controler_0/Answer_Encoder_0/periph_data_1_iv_0_0[14] 889 195
set_location Controler_0/Command_Decoder_0/state_reg[0] 852 196
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIGH0I[0] 748 183
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31_2 827 192
set_location Controler_0/ADI_SPI_0/rx_data_frame[1] 883 193
set_location Controler_0/Communication_ANW_MUX_0/Communication_vote_vector[0] 839 208
set_location Controler_0/Command_Decoder_0/counter[7] 799 193
set_location Controler_0/Command_Decoder_0/cmd_status_err 828 190
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_0_o2_0[5] 848 192
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[14] 854 193
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[7] 860 187
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[39] 831 201
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[29] 812 187
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIOJ1S[0] 750 186
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNICD0I[0] 778 183
set_location Controler_0/ADI_SPI_0/state_reg_RNIU4K11[1] 859 183
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2_0 855 180
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[20] 805 183
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[2] 853 187
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[28] 865 202
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[22] 816 199
set_location Controler_0/Answer_Encoder_0/periph_data_1_iv_0[14] 894 195
set_location Controler_0/Command_Decoder_0/state_reg[5] 847 193
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 881 198
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[2] 840 198
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[18] 887 201
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2_1_a2[1] 841 195
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[13] 866 201
set_location Controler_0/ADI_SPI_0/addr_counter[14] 855 175
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO 877 198
set_location Controler_0/Command_Decoder_0/un1_decode_vector6_i_3 810 186
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[30] 822 201
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[13] 866 202
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 905 202
set_location Controler_0/Answer_Encoder_0/cmd_CDb_RNO 873 195
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_a2_0_0[6] 850 192
set_location Controler_0/Communication_CMD_MUX_0/un5_communication_req 803 189
set_location Controler_0/Command_Decoder_0/counter[29] 821 193
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[8] 828 187
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable38 838 174
set_location Controler_0/ADI_SPI_0/addr_counter[22] 863 175
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 834 195
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNISP3S[0] 756 189
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[11] 863 202
set_location Controler_0/System_Controler_0/state_reg[5] 832 193
set_location Controler_0/ADI_SPI_0/addr_counter[29] 870 175
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0[7] 903 195
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[13] 852 192
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable38_5 837 174
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_a2[6] 878 192
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIE91S[0] 795 186
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 890 202
set_location Controler_0/Command_Decoder_0/state_reg[1] 841 193
set_location Controler_0/Answer_Encoder_0/periph_data_1_iv_0_0[12] 909 195
set_location Controler_0/Command_Decoder_0/state_reg[4] 843 193
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_0[5] 879 192
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[8] 859 187
set_location Controler_0/Communication_CMD_MUX_0/state_reg_RNIH557[0] 747 189
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[4] 862 187
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 889 202
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIEF0I[0] 761 189
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNII4CE1[0] 884 201
set_location Controler_0/ADI_SPI_0/addr_counter[20] 861 175
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[23] 808 184
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2_0_a2_0_a2[4] 854 195
set_location Controler_0/ADI_SPI_0/counter[5] 830 175
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[9] 908 196
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2 838 195
set_location Controler_0/Command_Decoder_0/counter[13] 805 193
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_0[4] 884 192
set_location Controler_0/Command_Decoder_0/state_reg_RNO[9] 843 195
set_location Controler_0/Command_Decoder_0/counter[27] 819 193
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[21] 827 187
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[2] 844 186
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[2] 889 193
set_location Controler_0/ADI_SPI_0/wr_addr_buffer_0_sqmuxa_i_i_a2 859 180
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable38_4 816 174
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[28] 865 201
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[3] 873 180
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[23] 864 201
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[14] 854 192
set_location Controler_0/Command_Decoder_0/counter[12] 804 193
set_location Controler_0/ADI_SPI_0/counter[0] 817 175
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIUFM7[0] 922 201
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[16] 821 187
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0 837 195
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[1] 869 180
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIQN3S[0] 754 189
set_location Controler_0/Command_Decoder_0/state_reg_RNO[2] 840 195
set_location Controler_0/Command_Decoder_0/counter[16] 808 193
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[8] 840 187
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[3] 856 187
set_location Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a2_12 861 186
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1 831 195
set_location Controler_0/Command_Decoder_0/decode_vector_6_1dflt_1_1 826 189
set_location Controler_0/Command_Decoder_0/decode_vector_6_0dflt_1 813 189
set_location Controler_0/Command_Decoder_0/decode_vector_RNIEJ9C[3] 821 189
set_location Controler_0/Command_Decoder_0/decode_vector_RNIDI9C[2] 827 189
set_location Controler_0/REGISTERS_0/state_reg_ns_a2_0_a2_0_a2[4] 849 186
set_location Controler_0/Command_Decoder_0/counter[14] 806 193
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIC71S[0] 753 186
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[2] 866 180
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25 825 192
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 892 202
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[9] 855 201
set_location Controler_0/ADI_SPI_0/tx_data_buffer[2] 866 181
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[38] 830 189
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[15] 874 202
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[33] 836 189
set_location Controler_0/Answer_Encoder_0/state_reg_ns_i_0_o2_0_i_o2[0] 852 195
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[10] 853 202
set_location Controler_0/Answer_Encoder_0/cmd_ID[5] 875 196
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[14] 885 201
set_location Controler_0/ADI_SPI_0/counter[2] 827 175
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[6] 857 186
set_location Controler_0/Command_Decoder_0/decode_vector_6_1dflt 825 189
set_location Controler_0/ADI_SPI_0/data_counter[23] 840 184
set_location Controler_0/System_Controler_0/read_data_frame_1[0] 862 193
set_location Controler_0/REGISTERS_0/state_reg[3] 851 190
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNISN1S[0] 748 189
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_1[3] 881 192
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[18] 813 183
set_location Controler_0/ADI_SPI_0/data_counter[26] 843 184
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[1] 899 192
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[0] 894 193
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[13] 843 180
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 830 199
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a2_2[9] 867 195
set_location Controler_0/ADI_SPI_0/tx_data_buffer_0_sqmuxa_1_i_i_a2 861 180
set_location Controler_0/ADI_SPI_0/data_counter[13] 830 184
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[4] 865 180
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[25] 823 190
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[5] 867 180
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[8] 858 201
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2_0_i 856 180
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse_d1 861 208
set_location Controler_0/System_Controler_0/un4_read_signal_0_a2 862 192
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[3] 856 186
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[20] 814 184
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a2_0[8] 907 195
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e 828 180
set_location Controler_0/ADI_SPI_0/rx_data_buffer[2] 869 193
set_location Controler_0/System_Controler_0/state_reg_RNI19P8[1] 829 192
set_location Controler_0/ADI_SPI_0/tx_data_buffer[1] 869 181
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[14] 842 181
set_location Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a2_18 857 192
set_location Controler_0/ADI_SPI_0/data_counter[16] 833 184
set_location Controler_0/Command_Decoder_0/counter[15] 807 193
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 833 199
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_1[6] 880 192
set_location Controler_0/ADI_SPI_0/data_counter[22] 839 184
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 891 202
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[5] 858 187
set_location Controler_0/Answer_Encoder_0/cmd_ID[0] 883 196
set_location Controler_0/Answer_Encoder_0/cmd_CDb 873 196
set_location Controler_0/Command_Decoder_0/un1_decode_vector6_i_a7_2 806 189
set_location Controler_0/Answer_Encoder_0/state_reg_RNO[4] 860 195
set_location Controler_0/ADI_SPI_0/addr_counter[12] 853 175
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_15 874 174
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse_d1 819 187
set_location Controler_0/Communication_ANW_MUX_0/Fifo_Full_1_iv_0_0 857 207
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0 768 179
set_location Controler_0/REGISTERS_0/memory_memory_0_0 840 179
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1 804 179
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0 912 206
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1 876 206
set_location Controler_0/ADI_SPI_0/un1_counter_s_1_987 825 174
set_location Controler_0/ADI_SPI_0/state_reg_RNI96RV9[1] 816 183
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIP69J[8] 900 201
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD 828 198
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71 864 198
set_location Controler_0/ADI_SPI_0/addr_counter_RNIOL1QB[31] 840 174
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8] 888 201
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8] 804 180
set_location Controler_0/Command_Decoder_0/counter_s_986 792 192
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8] 792 180
set_location Controler_0/ADI_SPI_0/addr_counter_RNIOL1QB[31]_CC_0 840 176
set_location Controler_0/ADI_SPI_0/addr_counter_RNIOL1QB[31]_CC_1 852 176
set_location Controler_0/ADI_SPI_0/addr_counter_RNIOL1QB[31]_CC_2 864 176
set_location Controler_0/ADI_SPI_0/state_reg_RNI96RV9[1]_CC_0 816 185
set_location Controler_0/ADI_SPI_0/state_reg_RNI96RV9[1]_CC_1 828 185
set_location Controler_0/ADI_SPI_0/state_reg_RNI96RV9[1]_CC_2 840 185
set_location Controler_0/ADI_SPI_0/un1_counter_s_1_987_CC_0 825 176
set_location Controler_0/Command_Decoder_0/counter_s_986_CC_0 792 194
set_location Controler_0/Command_Decoder_0/counter_s_986_CC_1 804 194
set_location Controler_0/Command_Decoder_0/counter_s_986_CC_2 816 194
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0 828 200
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]_CC_0 804 182
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]_CC_0 792 182
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71_CC_0 864 200
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIP69J[8]_CC_0 900 203
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]_CC_0 888 203
