Analysis & Synthesis report for segmented
Thu Jan 13 21:20:10 2022
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Parameter Settings for User Entity Instance: Top-level Entity: |segmented_core
 10. Parameter Settings for User Entity Instance: ADDER:ADDER_SUM
 11. Parameter Settings for User Entity Instance: ADDER:ADDER_PC
 12. Parameter Settings for User Entity Instance: mux_2_input:mux_pc
 13. Parameter Settings for User Entity Instance: PC:PC
 14. Parameter Settings for User Entity Instance: alu_encapsulator:alu_encapsulator
 15. Parameter Settings for User Entity Instance: alu_encapsulator:alu_encapsulator|mux_3_input:mux_alu_input_1
 16. Parameter Settings for User Entity Instance: alu_encapsulator:alu_encapsulator|mux_3_input:mux_alu_input_2
 17. Parameter Settings for User Entity Instance: memory:data_memory
 18. Parameter Settings for User Entity Instance: memory:instruction_memory
 19. Parameter Settings for User Entity Instance: mux_2_input:mux_mem
 20. Parameter Settings for User Entity Instance: register_bank:register_bank
 21. Parameter Settings for User Entity Instance: imm_gen:imm_gen
 22. Parameter Settings for User Entity Instance: register_if_id:register_if_id
 23. Parameter Settings for User Entity Instance: register_id_ex:register_id_ex
 24. Parameter Settings for User Entity Instance: register_ex_mem:register_ex_mem
 25. Parameter Settings for User Entity Instance: register_mem_wb:register_mem_wb
 26. Port Connectivity Checks: "data_forwarding:data_forwarding"
 27. Port Connectivity Checks: "clear_pipeline:clear_pipeline"
 28. Port Connectivity Checks: "hazard_detection_unit:hazard_detection_unit"
 29. Port Connectivity Checks: "register_mem_wb:register_mem_wb"
 30. Port Connectivity Checks: "register_ex_mem:register_ex_mem"
 31. Port Connectivity Checks: "register_id_ex:register_id_ex"
 32. Port Connectivity Checks: "register_if_id:register_if_id"
 33. Port Connectivity Checks: "main_controller:controller"
 34. Port Connectivity Checks: "imm_gen:imm_gen"
 35. Port Connectivity Checks: "register_bank:register_bank"
 36. Port Connectivity Checks: "memory:instruction_memory"
 37. Port Connectivity Checks: "memory:data_memory"
 38. Port Connectivity Checks: "alu_encapsulator:alu_encapsulator"
 39. Port Connectivity Checks: "jump_controller:jump_controller_"
 40. Port Connectivity Checks: "PC:PC"
 41. Port Connectivity Checks: "ADDER:ADDER_PC"
 42. Post-Synthesis Netlist Statistics for Top Partition
 43. Elapsed Time Per Partition
 44. Analysis & Synthesis Messages
 45. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jan 13 21:20:10 2022       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; segmented                                   ;
; Top-level Entity Name              ; segmented_core                              ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 0                                           ;
;     Total combinational functions  ; 0                                           ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 2                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; segmented_core     ; segmented          ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                                                            ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                                ; Library ;
+-----------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Registers/Small Registers/register_wb.sv ; yes             ; User SystemVerilog HDL File  ; C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Registers/Small Registers/register_wb.sv ;         ;
; ../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Registers/Small Registers/register_m.sv  ; yes             ; User SystemVerilog HDL File  ; C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Registers/Small Registers/register_m.sv  ;         ;
; ../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Registers/Small Registers/register_ex.sv ; yes             ; User SystemVerilog HDL File  ; C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Registers/Small Registers/register_ex.sv ;         ;
; ../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Registers/register_mem_wb.sv             ; yes             ; User SystemVerilog HDL File  ; C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Registers/register_mem_wb.sv             ;         ;
; ../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Registers/register_if_id.sv              ; yes             ; User SystemVerilog HDL File  ; C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Registers/register_if_id.sv              ;         ;
; ../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Registers/register_id_ex.sv              ; yes             ; User SystemVerilog HDL File  ; C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Registers/register_id_ex.sv              ;         ;
; ../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Registers/register_ex_mem.sv             ; yes             ; User SystemVerilog HDL File  ; C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Registers/register_ex_mem.sv             ;         ;
; ../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Components/pc_segmented.sv               ; yes             ; User SystemVerilog HDL File  ; C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Components/pc_segmented.sv               ;         ;
; ../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Components/ALU_encapsulator.sv           ; yes             ; User SystemVerilog HDL File  ; C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Components/ALU_encapsulator.sv           ;         ;
; ../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Risk Detectors/hazard_detection_unit.sv            ; yes             ; User SystemVerilog HDL File  ; C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Risk Detectors/hazard_detection_unit.sv            ;         ;
; ../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Risk Detectors/data_forwarding.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Risk Detectors/data_forwarding.sv                  ;         ;
; ../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Risk Detectors/clear_pipeline.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Risk Detectors/clear_pipeline.sv                   ;         ;
; ../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Controllers/main_controller.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Controllers/main_controller.sv                     ;         ;
; ../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Controllers/alu_controller.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Controllers/alu_controller.sv                      ;         ;
; ../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Basic Components/register_bank.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Basic Components/register_bank.sv                  ;         ;
; ../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Basic Components/mux_3_input.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Basic Components/mux_3_input.sv                    ;         ;
; ../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Basic Components/mux_2_input.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Basic Components/mux_2_input.sv                    ;         ;
; ../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Basic Components/memory.sv                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Basic Components/memory.sv                         ;         ;
; ../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Basic Components/jump_controller.sv                ; yes             ; User SystemVerilog HDL File  ; C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Basic Components/jump_controller.sv                ;         ;
; ../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Basic Components/immgen.sv                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Basic Components/immgen.sv                         ;         ;
; ../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Basic Components/ALU.sv                            ; yes             ; User SystemVerilog HDL File  ; C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Basic Components/ALU.sv                            ;         ;
; ../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Basic Components/ADDER.sv                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Basic Components/ADDER.sv                          ;         ;
; ../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv                                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv                                  ;         ;
+-----------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
;                                             ;       ;
; Total combinational functions               ; 0     ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- <=2 input functions                  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 2     ;
;                                             ;       ;
; Embedded Multiplier 9-bit elements          ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 2     ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+----------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name    ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+----------------+--------------+
; |segmented_core            ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 2    ; 0            ; |segmented_core     ; segmented_core ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |segmented_core ;
+---------------------+-------+--------------------------------------------------+
; Parameter Name      ; Value ; Type                                             ;
+---------------------+-------+--------------------------------------------------+
; data_bits           ; 32    ; Signed Integer                                   ;
; memory_size         ; 1024  ; Signed Integer                                   ;
; memory_address_bits ; 10    ; Signed Integer                                   ;
; program_file        ;       ; String                                           ;
+---------------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADDER:ADDER_SUM ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; size           ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADDER:ADDER_PC ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; size           ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_2_input:mux_pc ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; size           ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------+
; Parameter Settings for User Entity Instance: PC:PC ;
+----------------+-------+---------------------------+
; Parameter Name ; Value ; Type                      ;
+----------------+-------+---------------------------+
; size           ; 32    ; Signed Integer            ;
+----------------+-------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu_encapsulator:alu_encapsulator ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; data_bits      ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu_encapsulator:alu_encapsulator|mux_3_input:mux_alu_input_1 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; size           ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu_encapsulator:alu_encapsulator|mux_3_input:mux_alu_input_2 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; size           ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory:data_memory         ;
+----------------+--------------------------------------+-----------------+
; Parameter Name ; Value                                ; Type            ;
+----------------+--------------------------------------+-----------------+
; sintetizable   ; 1                                    ; Unsigned Binary ;
; size           ; 1024                                 ; Signed Integer  ;
; input_file     ; ../Testing/Programs/Simple/R/ADD.mem ; String          ;
; charge_file    ; 0                                    ; Unsigned Binary ;
; bits           ; 10                                   ; Signed Integer  ;
+----------------+--------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory:instruction_memory ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; sintetizable   ; 1     ; Unsigned Binary                               ;
; size           ; 1024  ; Signed Integer                                ;
; input_file     ;       ; String                                        ;
; charge_file    ; 1     ; Unsigned Binary                               ;
; bits           ; 10    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_2_input:mux_mem ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; size           ; 32    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_bank:register_bank ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; sintetizable   ; 1     ; Unsigned Binary                                 ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: imm_gen:imm_gen ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; size           ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_if_id:register_if_id ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; data_bits      ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_id_ex:register_id_ex ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; data_bits      ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_ex_mem:register_ex_mem ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; data_bits      ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_mem_wb:register_mem_wb ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; data_bits      ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_forwarding:data_forwarding"                                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; forward1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; forward2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clear_pipeline:clear_pipeline"                                                                ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; clear_pipeline ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hazard_detection_unit:hazard_detection_unit"                                               ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; pc_write_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; hazard_mux  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; flush       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; flush_pc    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; flush_adder ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register_mem_wb:register_mem_wb"                                                                    ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; alu_result_in        ; Input  ; Info     ; Stuck at GND                                                                        ;
; data_memory_out_in   ; Input  ; Info     ; Stuck at GND                                                                        ;
; instruction_11_7_in  ; Input  ; Info     ; Stuck at GND                                                                        ;
; instruction_11_7_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register_ex_mem:register_ex_mem"                                                                                                                                   ;
+----------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                       ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; clear_pipeline             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; adder_sum_in               ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; adder_sum_out              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; alu_result_in              ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; alu_read_data_2_in         ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; alu_read_data_2_out[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; instruction_11_7_in        ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; instruction_11_7_out       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; alu_zero_in                ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; alu_zero_out               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+----------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register_id_ex:register_id_ex"                                                                       ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; clear_pipeline        ; Input  ; Info     ; Stuck at GND                                                                        ;
; instruction_in        ; Input  ; Info     ; Stuck at GND                                                                        ;
; instruction_out       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pc_in                 ; Input  ; Info     ; Stuck at GND                                                                        ;
; read_data_1_in        ; Input  ; Info     ; Stuck at GND                                                                        ;
; read_data_1_out       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; read_data_2_in        ; Input  ; Info     ; Stuck at GND                                                                        ;
; read_data_2_out       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; immediate_gen_in      ; Input  ; Info     ; Stuck at GND                                                                        ;
; instruction_11_7_in   ; Input  ; Info     ; Stuck at GND                                                                        ;
; instruction_11_7_out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; instruction_14_12_in  ; Input  ; Info     ; Stuck at GND                                                                        ;
; instruction_14_12_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; instruction_30_in     ; Input  ; Info     ; Stuck at GND                                                                        ;
; instruction_30_out    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register_if_id:register_if_id"                                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; pc_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_controller:controller"                                                               ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; alu_option ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; AuipcLui   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "imm_gen:imm_gen"                                                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register_bank:register_bank"                                                                                                                        ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; read_data_1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; charge_file ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory:instruction_memory"                                                                         ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; clk                 ; Input  ; Info     ; Stuck at GND                                                                        ;
; write_enable        ; Input  ; Info     ; Stuck at GND                                                                        ;
; read_enable         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; address[9..8]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; input_data          ; Input  ; Info     ; Stuck at GND                                                                        ;
; output_data[24..15] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; output_data[11..7]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory:data_memory"                                                                        ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; output_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_encapsulator:alu_encapsulator"                                                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; forward_controller_2 ; Input  ; Info     ; Stuck at GND                                                                        ;
; prev_result_from_mux ; Input  ; Info     ; Stuck at GND                                                                        ;
; prev_result_from_reg ; Input  ; Info     ; Stuck at GND                                                                        ;
; alu_result           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; alu_zero             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "jump_controller:jump_controller_" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; zero ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PC:PC"                                                                                                                                                    ;
+--------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                                                                                      ;
+--------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; flush_adder_enable ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; flush_pc_enable    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "ADDER:ADDER_PC"      ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; input2[31..3] ; Input ; Info     ; Stuck at GND ;
; input2[1..0]  ; Input ; Info     ; Stuck at GND ;
; input2[2]     ; Input ; Info     ; Stuck at VCC ;
+---------------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 2                               ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Thu Jan 13 21:19:58 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off segmented -c segmented
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 2 design units, including 2 entities, in source file /users/ivanv/onedrive/escritorio/upv/3 teleco/a/isdigi/isdigi-projects/practica 3 - risc v/core/design/segmented registers/small registers/register_wb.sv
    Info (12023): Found entity 1: register_wb_interface File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Registers/Small Registers/register_wb.sv Line: 2
    Info (12023): Found entity 2: register_wb File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Registers/Small Registers/register_wb.sv Line: 17
Info (12021): Found 2 design units, including 2 entities, in source file /users/ivanv/onedrive/escritorio/upv/3 teleco/a/isdigi/isdigi-projects/practica 3 - risc v/core/design/segmented registers/small registers/register_m.sv
    Info (12023): Found entity 1: register_m_interface File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Registers/Small Registers/register_m.sv Line: 1
    Info (12023): Found entity 2: register_m File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Registers/Small Registers/register_m.sv Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file /users/ivanv/onedrive/escritorio/upv/3 teleco/a/isdigi/isdigi-projects/practica 3 - risc v/core/design/segmented registers/small registers/register_ex.sv
    Info (12023): Found entity 1: register_ex_interface File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Registers/Small Registers/register_ex.sv Line: 1
    Info (12023): Found entity 2: register_ex File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Registers/Small Registers/register_ex.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /users/ivanv/onedrive/escritorio/upv/3 teleco/a/isdigi/isdigi-projects/practica 3 - risc v/core/design/segmented registers/register_mem_wb.sv
    Info (12023): Found entity 1: register_mem_wb File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Registers/register_mem_wb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/ivanv/onedrive/escritorio/upv/3 teleco/a/isdigi/isdigi-projects/practica 3 - risc v/core/design/segmented registers/register_if_id.sv
    Info (12023): Found entity 1: register_if_id File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Registers/register_if_id.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/ivanv/onedrive/escritorio/upv/3 teleco/a/isdigi/isdigi-projects/practica 3 - risc v/core/design/segmented registers/register_id_ex.sv
    Info (12023): Found entity 1: register_id_ex File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Registers/register_id_ex.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /users/ivanv/onedrive/escritorio/upv/3 teleco/a/isdigi/isdigi-projects/practica 3 - risc v/core/design/segmented registers/register_ex_mem.sv
    Info (12023): Found entity 1: register_ex_mem File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Registers/register_ex_mem.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/ivanv/onedrive/escritorio/upv/3 teleco/a/isdigi/isdigi-projects/practica 3 - risc v/core/design/segmented components/pc_segmented.sv
    Info (12023): Found entity 1: PC File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Components/pc_segmented.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/ivanv/onedrive/escritorio/upv/3 teleco/a/isdigi/isdigi-projects/practica 3 - risc v/core/design/segmented components/alu_encapsulator.sv
    Info (12023): Found entity 1: alu_encapsulator File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Components/ALU_encapsulator.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/ivanv/onedrive/escritorio/upv/3 teleco/a/isdigi/isdigi-projects/practica 3 - risc v/core/design/risk detectors/hazard_detection_unit.sv
    Info (12023): Found entity 1: hazard_detection_unit File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Risk Detectors/hazard_detection_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/ivanv/onedrive/escritorio/upv/3 teleco/a/isdigi/isdigi-projects/practica 3 - risc v/core/design/risk detectors/data_forwarding.sv
    Info (12023): Found entity 1: data_forwarding File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Risk Detectors/data_forwarding.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/ivanv/onedrive/escritorio/upv/3 teleco/a/isdigi/isdigi-projects/practica 3 - risc v/core/design/risk detectors/clear_pipeline.sv
    Info (12023): Found entity 1: clear_pipeline File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Risk Detectors/clear_pipeline.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/ivanv/onedrive/escritorio/upv/3 teleco/a/isdigi/isdigi-projects/practica 3 - risc v/core/design/controllers/main_controller.sv
    Info (12023): Found entity 1: main_controller File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Controllers/main_controller.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /users/ivanv/onedrive/escritorio/upv/3 teleco/a/isdigi/isdigi-projects/practica 3 - risc v/core/design/controllers/alu_controller.sv
    Info (12023): Found entity 1: alu_controller File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Controllers/alu_controller.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /users/ivanv/onedrive/escritorio/upv/3 teleco/a/isdigi/isdigi-projects/practica 3 - risc v/core/design/basic components/register_bank.sv
    Info (12023): Found entity 1: register_bank File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Basic Components/register_bank.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/ivanv/onedrive/escritorio/upv/3 teleco/a/isdigi/isdigi-projects/practica 3 - risc v/core/design/basic components/mux_3_input.sv
    Info (12023): Found entity 1: mux_3_input File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Basic Components/mux_3_input.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/ivanv/onedrive/escritorio/upv/3 teleco/a/isdigi/isdigi-projects/practica 3 - risc v/core/design/basic components/mux_2_input.sv
    Info (12023): Found entity 1: mux_2_input File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Basic Components/mux_2_input.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/ivanv/onedrive/escritorio/upv/3 teleco/a/isdigi/isdigi-projects/practica 3 - risc v/core/design/basic components/memory.sv
    Info (12023): Found entity 1: memory File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Basic Components/memory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/ivanv/onedrive/escritorio/upv/3 teleco/a/isdigi/isdigi-projects/practica 3 - risc v/core/design/basic components/jump_controller.sv
    Info (12023): Found entity 1: jump_controller File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Basic Components/jump_controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/ivanv/onedrive/escritorio/upv/3 teleco/a/isdigi/isdigi-projects/practica 3 - risc v/core/design/basic components/immgen.sv
    Info (12023): Found entity 1: imm_gen File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Basic Components/immgen.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/ivanv/onedrive/escritorio/upv/3 teleco/a/isdigi/isdigi-projects/practica 3 - risc v/core/design/basic components/alu.sv
    Info (12023): Found entity 1: ALU File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Basic Components/ALU.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/ivanv/onedrive/escritorio/upv/3 teleco/a/isdigi/isdigi-projects/practica 3 - risc v/core/design/basic components/adder.sv
    Info (12023): Found entity 1: ADDER File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Basic Components/ADDER.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/ivanv/onedrive/escritorio/upv/3 teleco/a/isdigi/isdigi-projects/practica 3 - risc v/core/design/segmented_core.sv
    Info (12023): Found entity 1: segmented_core File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv Line: 23
Warning (10236): Verilog HDL Implicit Net warning at segmented_core.sv(360): created implicit net for "alu_operation" File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv Line: 360
Warning (10222): Verilog HDL Parameter Declaration warning at register_bank.sv(19): Parameter Declaration in module "register_bank" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Basic Components/register_bank.sv Line: 19
Warning (10222): Verilog HDL Parameter Declaration warning at register_bank.sv(20): Parameter Declaration in module "register_bank" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Basic Components/register_bank.sv Line: 20
Warning (10222): Verilog HDL Parameter Declaration warning at register_bank.sv(23): Parameter Declaration in module "register_bank" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Basic Components/register_bank.sv Line: 23
Warning (10222): Verilog HDL Parameter Declaration warning at memory.sv(22): Parameter Declaration in module "memory" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Basic Components/memory.sv Line: 22
Warning (10222): Verilog HDL Parameter Declaration warning at memory.sv(24): Parameter Declaration in module "memory" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Basic Components/memory.sv Line: 24
Info (12127): Elaborating entity "segmented_core" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at segmented_core.sv(360): object "alu_operation" assigned a value but never read File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv Line: 360
Warning (10858): Verilog HDL warning at segmented_core.sv(51): object reg_ex_mem_alu_zero_out used but never assigned File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv Line: 51
Warning (10036): Verilog HDL or VHDL warning at segmented_core.sv(168): object "mux_three_input_1" assigned a value but never read File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv Line: 168
Warning (10036): Verilog HDL or VHDL warning at segmented_core.sv(169): object "mux_three_input_2" assigned a value but never read File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv Line: 169
Warning (10036): Verilog HDL or VHDL warning at segmented_core.sv(170): object "mux_three_input_3" assigned a value but never read File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv Line: 170
Warning (10036): Verilog HDL or VHDL warning at segmented_core.sv(172): object "mux_three_select" assigned a value but never read File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv Line: 172
Warning (10036): Verilog HDL or VHDL warning at segmented_core.sv(186): object "mux_two_alu_input_1" assigned a value but never read File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv Line: 186
Warning (10036): Verilog HDL or VHDL warning at segmented_core.sv(187): object "mux_two_alu_input_2" assigned a value but never read File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv Line: 187
Warning (10036): Verilog HDL or VHDL warning at segmented_core.sv(189): object "mux_two_alu_select" assigned a value but never read File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv Line: 189
Warning (10230): Verilog HDL assignment warning at segmented_core.sv(255): truncated value with size 7 to match size of target (5) File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv Line: 255
Warning (10230): Verilog HDL assignment warning at segmented_core.sv(360): truncated value with size 4 to match size of target (1) File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv Line: 360
Warning (10230): Verilog HDL assignment warning at segmented_core.sv(373): truncated value with size 30 to match size of target (10) File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv Line: 373
Warning (10230): Verilog HDL assignment warning at segmented_core.sv(375): truncated value with size 32 to match size of target (1) File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv Line: 375
Warning (10030): Net "reg_mem_wb_alu_result_in" at segmented_core.sv(37) has no driver or initial value, using a default initial value '0' File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv Line: 37
Warning (10030): Net "reg_mem_wb_data_memory_out_in" at segmented_core.sv(39) has no driver or initial value, using a default initial value '0' File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv Line: 39
Warning (10030): Net "reg_mem_wb_instruction_11_7_in" at segmented_core.sv(41) has no driver or initial value, using a default initial value '0' File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv Line: 41
Warning (10030): Net "reg_ex_mem_adder_sum_in" at segmented_core.sv(46) has no driver or initial value, using a default initial value '0' File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv Line: 46
Warning (10030): Net "reg_ex_mem_alu_result_in" at segmented_core.sv(48) has no driver or initial value, using a default initial value '0' File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv Line: 48
Warning (10030): Net "reg_ex_mem_alu_read_data_2_in" at segmented_core.sv(52) has no driver or initial value, using a default initial value '0' File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv Line: 52
Warning (10030): Net "reg_ex_mem_instruction_11_7_in" at segmented_core.sv(54) has no driver or initial value, using a default initial value '0' File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv Line: 54
Warning (10030): Net "reg_id_ex_pc_in" at segmented_core.sv(59) has no driver or initial value, using a default initial value '0' File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv Line: 59
Warning (10030): Net "reg_id_ex_read_data_1_in" at segmented_core.sv(61) has no driver or initial value, using a default initial value '0' File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv Line: 61
Warning (10030): Net "reg_id_ex_read_data_2_in" at segmented_core.sv(63) has no driver or initial value, using a default initial value '0' File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv Line: 63
Warning (10030): Net "reg_id_ex_immediate_gen_in" at segmented_core.sv(65) has no driver or initial value, using a default initial value '0' File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv Line: 65
Warning (10030): Net "reg_id_ex_instruction_11_7_in" at segmented_core.sv(67) has no driver or initial value, using a default initial value '0' File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv Line: 67
Warning (10030): Net "reg_id_ex_instruction_14_12_in" at segmented_core.sv(69) has no driver or initial value, using a default initial value '0' File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv Line: 69
Warning (10030): Net "reg_id_ex_instruction_in" at segmented_core.sv(73) has no driver or initial value, using a default initial value '0' File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv Line: 73
Warning (10030): Net "reg_ex_mem_clear_pipeline" at segmented_core.sv(45) has no driver or initial value, using a default initial value '0' File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv Line: 45
Warning (10030): Net "reg_ex_mem_alu_zero_out" at segmented_core.sv(51) has no driver or initial value, using a default initial value '0' File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv Line: 51
Warning (10030): Net "reg_id_ex_clear_pipeline" at segmented_core.sv(58) has no driver or initial value, using a default initial value '0' File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv Line: 58
Warning (10030): Net "reg_id_ex_instruction_30_in" at segmented_core.sv(71) has no driver or initial value, using a default initial value '0' File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv Line: 71
Info (12128): Elaborating entity "register_ex_interface" for hierarchy "register_ex_interface:reg_id_ex_ex_wiring" File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv Line: 232
Warning (12158): Entity "register_ex_interface" contains only dangling pins File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv Line: 232
Info (12128): Elaborating entity "register_m_interface" for hierarchy "register_m_interface:reg_id_ex_m_wiring" File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv Line: 233
Warning (12158): Entity "register_m_interface" contains only dangling pins File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv Line: 233
Info (12128): Elaborating entity "register_wb_interface" for hierarchy "register_wb_interface:reg_id_ex_wb_wiring" File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv Line: 234
Warning (12158): Entity "register_wb_interface" contains only dangling pins File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv Line: 234
Info (12128): Elaborating entity "ADDER" for hierarchy "ADDER:ADDER_SUM" File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv Line: 383
Info (12128): Elaborating entity "mux_2_input" for hierarchy "mux_2_input:mux_pc" File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv Line: 396
Info (12128): Elaborating entity "PC" for hierarchy "PC:PC" File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv Line: 404
Info (12128): Elaborating entity "jump_controller" for hierarchy "jump_controller:jump_controller_" File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv Line: 412
Info (12128): Elaborating entity "alu_encapsulator" for hierarchy "alu_encapsulator:alu_encapsulator" File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv Line: 428
Info (12128): Elaborating entity "mux_3_input" for hierarchy "alu_encapsulator:alu_encapsulator|mux_3_input:mux_alu_input_1" File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Components/ALU_encapsulator.sv Line: 32
Info (12128): Elaborating entity "ALU" for hierarchy "alu_encapsulator:alu_encapsulator|ALU:ALU" File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Components/ALU_encapsulator.sv Line: 48
Info (12128): Elaborating entity "memory" for hierarchy "memory:data_memory" File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv Line: 437
Info (12128): Elaborating entity "memory" for hierarchy "memory:instruction_memory" File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv Line: 447
Info (12128): Elaborating entity "register_bank" for hierarchy "register_bank:register_bank" File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv Line: 466
Info (12128): Elaborating entity "imm_gen" for hierarchy "imm_gen:imm_gen" File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv Line: 472
Info (12128): Elaborating entity "main_controller" for hierarchy "main_controller:controller" File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv Line: 486
Info (12128): Elaborating entity "alu_controller" for hierarchy "alu_controller:alu_control" File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv Line: 493
Info (12128): Elaborating entity "register_if_id" for hierarchy "register_if_id:register_if_id" File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv Line: 507
Info (12128): Elaborating entity "register_id_ex" for hierarchy "register_id_ex:register_id_ex" File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv Line: 532
Info (12128): Elaborating entity "register_m" for hierarchy "register_id_ex:register_id_ex|register_m:register_m_instance" File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Registers/register_id_ex.sv Line: 47
Info (12128): Elaborating entity "register_wb" for hierarchy "register_id_ex:register_id_ex|register_wb:register_wb_instance" File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Registers/register_id_ex.sv Line: 51
Info (12128): Elaborating entity "register_ex" for hierarchy "register_id_ex:register_id_ex|register_ex:register_ex_instance" File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Registers/register_id_ex.sv Line: 55
Info (12128): Elaborating entity "register_ex_mem" for hierarchy "register_ex_mem:register_ex_mem" File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv Line: 547
Info (12128): Elaborating entity "register_mem_wb" for hierarchy "register_mem_wb:register_mem_wb" File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv Line: 558
Info (12128): Elaborating entity "hazard_detection_unit" for hierarchy "hazard_detection_unit:hazard_detection_unit" File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv Line: 576
Info (12128): Elaborating entity "clear_pipeline" for hierarchy "clear_pipeline:clear_pipeline" File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv Line: 584
Info (12128): Elaborating entity "data_forwarding" for hierarchy "data_forwarding:data_forwarding" File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv Line: 595
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file C:/Users/ivanv/OneDrive/Escritorio/quartus_segmented/output_files/segmented.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk" File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv Line: 31
    Warning (15610): No output dependent on input pin "reset" File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv Line: 33
Info (21057): Implemented 2 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings
    Info: Peak virtual memory: 4756 megabytes
    Info: Processing ended: Thu Jan 13 21:20:10 2022
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:25


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/ivanv/OneDrive/Escritorio/quartus_segmented/output_files/segmented.map.smsg.


