{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1518464515415 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1518464515415 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 12 20:41:55 2018 " "Processing started: Mon Feb 12 20:41:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1518464515415 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464515415 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Ver2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Ver2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464515415 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1518464515795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DeBounce-behav " "Found design unit 1: DeBounce-behav" {  } { { "debounce.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/debounce.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518464522590 ""} { "Info" "ISGN_ENTITY_NAME" "1 DeBounce " "Found entity 1: DeBounce" {  } { { "debounce.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/debounce.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518464522590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5 " "Found entity 1: Lab5" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/Lab5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518464522592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_processor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file wb_processor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 wb_processor " "Found entity 1: wb_processor" {  } { { "wb_processor.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_processor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518464522594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_cpu_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file wb_cpu_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_cpu_package " "Found design unit 1: wb_cpu_package" {  } { { "wb_cpu_package.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_package.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518464522597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_cpu_regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb_cpu_regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_cpu_regfile-regfile_arch " "Found design unit 1: wb_cpu_regfile-regfile_arch" {  } { { "wb_cpu_regfile.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_regfile.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518464522599 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_cpu_regfile " "Found entity 1: wb_cpu_regfile" {  } { { "wb_cpu_regfile.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_regfile.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518464522599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_cpu_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb_cpu_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_cpu_alu-alu_arch " "Found design unit 1: wb_cpu_alu-alu_arch" {  } { { "wb_cpu_alu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_alu.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518464522602 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_cpu_alu " "Found entity 1: wb_cpu_alu" {  } { { "wb_cpu_alu.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_alu.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518464522602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_cpu_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb_cpu_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_cpu_control-control_arch " "Found design unit 1: wb_cpu_control-control_arch" {  } { { "wb_cpu_control.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_control.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518464522604 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_cpu_control " "Found entity 1: wb_cpu_control" {  } { { "wb_cpu_control.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_control.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518464522604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_cpu_io.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb_cpu_io.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_cpu_io-io_arch " "Found design unit 1: wb_cpu_io-io_arch" {  } { { "wb_cpu_io.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_io.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518464522607 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_cpu_io " "Found entity 1: wb_cpu_io" {  } { { "wb_cpu_io.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_io.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518464522607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_cpu_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb_cpu_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_cpu_mem-mem_arch " "Found design unit 1: wb_cpu_mem-mem_arch" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518464522609 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_cpu_mem " "Found entity 1: wb_cpu_mem" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518464522609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_cpu_programcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb_cpu_programcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_cpu_programcounter-programcounter_arch " "Found design unit 1: wb_cpu_programcounter-programcounter_arch" {  } { { "wb_cpu_programcounter.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_programcounter.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518464522612 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_cpu_programcounter " "Found entity 1: wb_cpu_programcounter" {  } { { "wb_cpu_programcounter.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_programcounter.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518464522612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mul_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mul_fsm-fsm_arch " "Found design unit 1: mul_fsm-fsm_arch" {  } { { "mul_fsm.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/mul_fsm.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518464522614 ""} { "Info" "ISGN_ENTITY_NAME" "1 mul_fsm " "Found entity 1: mul_fsm" {  } { { "mul_fsm.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/mul_fsm.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518464522614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_hexto7segall.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb_hexto7segall.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_hexTo7segAll-behavior " "Found design unit 1: wb_hexTo7segAll-behavior" {  } { { "wb_hexTo7segAll.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_hexTo7segAll.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518464522618 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_hexTo7segAll " "Found entity 1: wb_hexTo7segAll" {  } { { "wb_hexTo7segAll.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_hexTo7segAll.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518464522618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_hexto7segone.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb_hexto7segone.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_hexTo7segOne-behavior " "Found design unit 1: wb_hexTo7segOne-behavior" {  } { { "wb_hexTo7segOne.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_hexTo7segOne.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518464522620 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_hexTo7segOne " "Found entity 1: wb_hexTo7segOne" {  } { { "wb_hexTo7segOne.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_hexTo7segOne.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518464522620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522620 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wb_cpu_mem " "Elaborating entity \"wb_cpu_mem\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1518464522661 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_storage wb_cpu_mem.vhd(53) " "VHDL Process Statement warning at wb_cpu_mem.vhd(53): inferring latch(es) for signal or variable \"mem_storage\", which holds its previous value in one or more paths through the process" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1518464522674 "|wb_cpu_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[0\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[0\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522684 "|wb_cpu_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[1\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[1\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522684 "|wb_cpu_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[2\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[2\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522684 "|wb_cpu_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[3\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[3\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522684 "|wb_cpu_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[4\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[4\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522684 "|wb_cpu_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[5\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[5\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522684 "|wb_cpu_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[6\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[6\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522684 "|wb_cpu_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[7\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[7\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522684 "|wb_cpu_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[8\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[8\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522684 "|wb_cpu_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[9\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[9\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522684 "|wb_cpu_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[10\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[10\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522684 "|wb_cpu_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[11\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[11\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522684 "|wb_cpu_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[12\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[12\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522684 "|wb_cpu_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[13\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[13\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522684 "|wb_cpu_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[14\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[14\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522684 "|wb_cpu_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[15\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[15\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522684 "|wb_cpu_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[16\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[16\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522684 "|wb_cpu_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[17\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[17\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522684 "|wb_cpu_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[18\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[18\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522684 "|wb_cpu_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[19\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[19\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522684 "|wb_cpu_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[20\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[20\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522684 "|wb_cpu_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[21\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[21\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522684 "|wb_cpu_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[22\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[22\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522685 "|wb_cpu_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[23\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[23\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522685 "|wb_cpu_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[24\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[24\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522685 "|wb_cpu_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[25\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[25\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522685 "|wb_cpu_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[26\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[26\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522685 "|wb_cpu_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[27\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[27\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522685 "|wb_cpu_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[28\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[28\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522685 "|wb_cpu_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[29\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[29\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522685 "|wb_cpu_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[30\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[30\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522685 "|wb_cpu_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[31\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[1\]\[31\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522685 "|wb_cpu_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[0\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[0\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522685 "|wb_cpu_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[1\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[1\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522685 "|wb_cpu_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[2\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[2\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522685 "|wb_cpu_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[3\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[3\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522685 "|wb_cpu_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[4\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[4\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522685 "|wb_cpu_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[5\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[5\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522685 "|wb_cpu_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[6\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[6\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522685 "|wb_cpu_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[7\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[7\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522685 "|wb_cpu_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[8\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[8\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522685 "|wb_cpu_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[9\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[9\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522685 "|wb_cpu_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[10\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[10\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522685 "|wb_cpu_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[11\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[11\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522685 "|wb_cpu_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[12\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[12\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522685 "|wb_cpu_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[13\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[13\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522685 "|wb_cpu_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[14\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[14\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522685 "|wb_cpu_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[15\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[15\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522685 "|wb_cpu_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[16\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[16\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522686 "|wb_cpu_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[17\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[17\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522686 "|wb_cpu_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[18\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[18\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522686 "|wb_cpu_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[19\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[19\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522686 "|wb_cpu_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[20\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[20\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522686 "|wb_cpu_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[21\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[21\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522686 "|wb_cpu_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[22\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[22\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522686 "|wb_cpu_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[23\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[23\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522686 "|wb_cpu_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[24\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[24\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522686 "|wb_cpu_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[25\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[25\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522686 "|wb_cpu_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[26\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[26\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522686 "|wb_cpu_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[27\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[27\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522686 "|wb_cpu_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[28\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[28\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522686 "|wb_cpu_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[29\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[29\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522686 "|wb_cpu_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[30\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[30\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522686 "|wb_cpu_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[31\] wb_cpu_mem.vhd(53) " "Inferred latch for \"mem_storage\[0\]\[31\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464522686 "|wb_cpu_mem"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[0\] GND " "Pin \"instruction\[0\]\" is stuck at GND" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518464523100 "|wb_cpu_mem|instruction[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[1\] GND " "Pin \"instruction\[1\]\" is stuck at GND" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518464523100 "|wb_cpu_mem|instruction[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[2\] GND " "Pin \"instruction\[2\]\" is stuck at GND" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518464523100 "|wb_cpu_mem|instruction[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[3\] GND " "Pin \"instruction\[3\]\" is stuck at GND" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518464523100 "|wb_cpu_mem|instruction[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[4\] GND " "Pin \"instruction\[4\]\" is stuck at GND" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518464523100 "|wb_cpu_mem|instruction[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[5\] GND " "Pin \"instruction\[5\]\" is stuck at GND" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518464523100 "|wb_cpu_mem|instruction[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[6\] GND " "Pin \"instruction\[6\]\" is stuck at GND" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518464523100 "|wb_cpu_mem|instruction[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[7\] GND " "Pin \"instruction\[7\]\" is stuck at GND" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518464523100 "|wb_cpu_mem|instruction[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[9\] GND " "Pin \"instruction\[9\]\" is stuck at GND" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518464523100 "|wb_cpu_mem|instruction[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[10\] GND " "Pin \"instruction\[10\]\" is stuck at GND" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518464523100 "|wb_cpu_mem|instruction[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[11\] GND " "Pin \"instruction\[11\]\" is stuck at GND" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518464523100 "|wb_cpu_mem|instruction[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[20\] GND " "Pin \"instruction\[20\]\" is stuck at GND" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518464523100 "|wb_cpu_mem|instruction[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[21\] GND " "Pin \"instruction\[21\]\" is stuck at GND" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518464523100 "|wb_cpu_mem|instruction[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[22\] GND " "Pin \"instruction\[22\]\" is stuck at GND" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518464523100 "|wb_cpu_mem|instruction[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[23\] GND " "Pin \"instruction\[23\]\" is stuck at GND" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518464523100 "|wb_cpu_mem|instruction[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[24\] GND " "Pin \"instruction\[24\]\" is stuck at GND" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518464523100 "|wb_cpu_mem|instruction[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[25\] GND " "Pin \"instruction\[25\]\" is stuck at GND" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518464523100 "|wb_cpu_mem|instruction[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[26\] GND " "Pin \"instruction\[26\]\" is stuck at GND" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518464523100 "|wb_cpu_mem|instruction[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[27\] GND " "Pin \"instruction\[27\]\" is stuck at GND" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518464523100 "|wb_cpu_mem|instruction[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[31\] GND " "Pin \"instruction\[31\]\" is stuck at GND" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518464523100 "|wb_cpu_mem|instruction[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1518464523100 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1518464523150 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1518464523570 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518464523570 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "57 " "Implemented 57 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1518464523662 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1518464523662 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15 " "Implemented 15 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1518464523662 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1518464523662 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "719 " "Peak virtual memory: 719 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1518464523682 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 12 20:42:03 2018 " "Processing ended: Mon Feb 12 20:42:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1518464523682 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1518464523682 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1518464523682 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1518464523682 ""}
