<profile>
  <RunData>
    <RUN_TYPE>synth</RUN_TYPE>
    <VIVADO_VERSION>v.2025.1</VIVADO_VERSION>
    <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
  </RunData>
  <TimingReport>
    <TargetClockPeriod>10.000</TargetClockPeriod>
    <AchievedClockPeriod>4.432</AchievedClockPeriod>
    <CLOCK_NAME>ap_clk</CLOCK_NAME>
    <CP_FINAL>4.432</CP_FINAL>
    <CP_ROUTE>NA</CP_ROUTE>
    <CP_SYNTH>4.432</CP_SYNTH>
    <CP_TARGET>10.000</CP_TARGET>
    <SLACK_FINAL>5.568</SLACK_FINAL>
    <SLACK_ROUTE/>
    <SLACK_SYNTH>5.568</SLACK_SYNTH>
    <TIMING_MET>TRUE</TIMING_MET>
    <TNS_FINAL>0.000</TNS_FINAL>
    <TNS_ROUTE>NA</TNS_ROUTE>
    <TNS_SYNTH>0.000</TNS_SYNTH>
    <WNS_FINAL>5.568</WNS_FINAL>
    <WNS_ROUTE>NA</WNS_ROUTE>
    <WNS_SYNTH>5.568</WNS_SYNTH>
  </TimingReport>
  <AreaReport>
    <Resources>
      <BRAM>0</BRAM>
      <CLB>0</CLB>
      <DSP>0</DSP>
      <FF>262</FF>
      <LATCH>0</LATCH>
      <LUT>410</LUT>
      <SRL>0</SRL>
      <URAM>0</URAM>
    </Resources>
    <AvailableResources>
      <BRAM>10</BRAM>
      <CLB>0</CLB>
      <DSP>10</DSP>
      <FF>7500</FF>
      <LUT>3750</LUT>
      <URAM>0</URAM>
    </AvailableResources>
  </AreaReport>
  <RtlModules>
    <RtlModule CELL="inst" DEPTH="0" IS_TOP="1" TYPE="function" MODULENAME="chunkIter" DISPNAME="inst" RTLNAME="chunkIter">
      <Resources FF="262" LUT="410"/>
    </RtlModule>
  </RtlModules>
  <TimingPaths>
    <TPATH DATAPATH_DELAY="4.458" DATAPATH_LOGIC_DELAY="2.738" DATAPATH_NET_DELAY="1.720" ENDPOINT_PIN="t1_reg_566_reg[31]/D" LOGIC_LEVELS="10" MAX_FANOUT="3" SLACK="5.568" STARTPOINT_PIN="or_ln13_reg_561_reg[0]/C">
      <CELL NAME="or_ln13_reg_561_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="chunkIter.v" LINE_NUMBER="166"/>
      <CELL NAME="t1_reg_566[7]_i_13" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="chunkIter.v" LINE_NUMBER="157"/>
      <CELL NAME="t1_reg_566_reg[7]_i_10" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="chunkIter.v" LINE_NUMBER="157"/>
      <CELL NAME="t1_reg_566_reg[11]_i_10" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="chunkIter.v" LINE_NUMBER="157"/>
      <CELL NAME="t1_reg_566_reg[15]_i_10" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="chunkIter.v" LINE_NUMBER="157"/>
      <CELL NAME="t1_reg_566_reg[19]_i_10" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="chunkIter.v" LINE_NUMBER="157"/>
      <CELL NAME="t1_reg_566_reg[23]_i_10" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="chunkIter.v" LINE_NUMBER="157"/>
      <CELL NAME="t1_reg_566_reg[27]_i_10" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="chunkIter.v" LINE_NUMBER="157"/>
      <CELL NAME="t1_reg_566[27]_i_5" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="chunkIter.v" LINE_NUMBER="157"/>
      <CELL NAME="t1_reg_566_reg[27]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="chunkIter.v" LINE_NUMBER="157"/>
      <CELL NAME="t1_reg_566_reg[31]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="chunkIter.v" LINE_NUMBER="157"/>
      <CELL NAME="t1_reg_566_reg[31]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="chunkIter.v" LINE_NUMBER="173"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="4.450" DATAPATH_LOGIC_DELAY="2.730" DATAPATH_NET_DELAY="1.720" ENDPOINT_PIN="t1_reg_566_reg[29]/D" LOGIC_LEVELS="10" MAX_FANOUT="3" SLACK="5.576" STARTPOINT_PIN="or_ln13_reg_561_reg[0]/C">
      <CELL NAME="or_ln13_reg_561_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="chunkIter.v" LINE_NUMBER="166"/>
      <CELL NAME="t1_reg_566[7]_i_13" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="chunkIter.v" LINE_NUMBER="157"/>
      <CELL NAME="t1_reg_566_reg[7]_i_10" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="chunkIter.v" LINE_NUMBER="157"/>
      <CELL NAME="t1_reg_566_reg[11]_i_10" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="chunkIter.v" LINE_NUMBER="157"/>
      <CELL NAME="t1_reg_566_reg[15]_i_10" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="chunkIter.v" LINE_NUMBER="157"/>
      <CELL NAME="t1_reg_566_reg[19]_i_10" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="chunkIter.v" LINE_NUMBER="157"/>
      <CELL NAME="t1_reg_566_reg[23]_i_10" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="chunkIter.v" LINE_NUMBER="157"/>
      <CELL NAME="t1_reg_566_reg[27]_i_10" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="chunkIter.v" LINE_NUMBER="157"/>
      <CELL NAME="t1_reg_566[27]_i_5" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="chunkIter.v" LINE_NUMBER="157"/>
      <CELL NAME="t1_reg_566_reg[27]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="chunkIter.v" LINE_NUMBER="157"/>
      <CELL NAME="t1_reg_566_reg[31]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="chunkIter.v" LINE_NUMBER="157"/>
      <CELL NAME="t1_reg_566_reg[29]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="chunkIter.v" LINE_NUMBER="173"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="4.395" DATAPATH_LOGIC_DELAY="2.675" DATAPATH_NET_DELAY="1.720" ENDPOINT_PIN="t1_reg_566_reg[30]/D" LOGIC_LEVELS="10" MAX_FANOUT="3" SLACK="5.631" STARTPOINT_PIN="or_ln13_reg_561_reg[0]/C">
      <CELL NAME="or_ln13_reg_561_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="chunkIter.v" LINE_NUMBER="166"/>
      <CELL NAME="t1_reg_566[7]_i_13" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="chunkIter.v" LINE_NUMBER="157"/>
      <CELL NAME="t1_reg_566_reg[7]_i_10" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="chunkIter.v" LINE_NUMBER="157"/>
      <CELL NAME="t1_reg_566_reg[11]_i_10" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="chunkIter.v" LINE_NUMBER="157"/>
      <CELL NAME="t1_reg_566_reg[15]_i_10" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="chunkIter.v" LINE_NUMBER="157"/>
      <CELL NAME="t1_reg_566_reg[19]_i_10" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="chunkIter.v" LINE_NUMBER="157"/>
      <CELL NAME="t1_reg_566_reg[23]_i_10" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="chunkIter.v" LINE_NUMBER="157"/>
      <CELL NAME="t1_reg_566_reg[27]_i_10" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="chunkIter.v" LINE_NUMBER="157"/>
      <CELL NAME="t1_reg_566[27]_i_5" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="chunkIter.v" LINE_NUMBER="157"/>
      <CELL NAME="t1_reg_566_reg[27]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="chunkIter.v" LINE_NUMBER="157"/>
      <CELL NAME="t1_reg_566_reg[31]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="chunkIter.v" LINE_NUMBER="157"/>
      <CELL NAME="t1_reg_566_reg[30]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="chunkIter.v" LINE_NUMBER="173"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="4.370" DATAPATH_LOGIC_DELAY="2.650" DATAPATH_NET_DELAY="1.720" ENDPOINT_PIN="t1_reg_566_reg[28]/D" LOGIC_LEVELS="10" MAX_FANOUT="3" SLACK="5.656" STARTPOINT_PIN="or_ln13_reg_561_reg[0]/C">
      <CELL NAME="or_ln13_reg_561_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="chunkIter.v" LINE_NUMBER="166"/>
      <CELL NAME="t1_reg_566[7]_i_13" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="chunkIter.v" LINE_NUMBER="157"/>
      <CELL NAME="t1_reg_566_reg[7]_i_10" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="chunkIter.v" LINE_NUMBER="157"/>
      <CELL NAME="t1_reg_566_reg[11]_i_10" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="chunkIter.v" LINE_NUMBER="157"/>
      <CELL NAME="t1_reg_566_reg[15]_i_10" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="chunkIter.v" LINE_NUMBER="157"/>
      <CELL NAME="t1_reg_566_reg[19]_i_10" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="chunkIter.v" LINE_NUMBER="157"/>
      <CELL NAME="t1_reg_566_reg[23]_i_10" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="chunkIter.v" LINE_NUMBER="157"/>
      <CELL NAME="t1_reg_566_reg[27]_i_10" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="chunkIter.v" LINE_NUMBER="157"/>
      <CELL NAME="t1_reg_566[27]_i_5" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="chunkIter.v" LINE_NUMBER="157"/>
      <CELL NAME="t1_reg_566_reg[27]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="chunkIter.v" LINE_NUMBER="157"/>
      <CELL NAME="t1_reg_566_reg[31]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="chunkIter.v" LINE_NUMBER="157"/>
      <CELL NAME="t1_reg_566_reg[28]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="chunkIter.v" LINE_NUMBER="173"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="4.358" DATAPATH_LOGIC_DELAY="2.638" DATAPATH_NET_DELAY="1.720" ENDPOINT_PIN="t1_reg_566_reg[27]/D" LOGIC_LEVELS="9" MAX_FANOUT="3" SLACK="5.668" STARTPOINT_PIN="or_ln13_reg_561_reg[0]/C">
      <CELL NAME="or_ln13_reg_561_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="chunkIter.v" LINE_NUMBER="166"/>
      <CELL NAME="t1_reg_566[7]_i_13" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="chunkIter.v" LINE_NUMBER="157"/>
      <CELL NAME="t1_reg_566_reg[7]_i_10" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="chunkIter.v" LINE_NUMBER="157"/>
      <CELL NAME="t1_reg_566_reg[11]_i_10" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="chunkIter.v" LINE_NUMBER="157"/>
      <CELL NAME="t1_reg_566_reg[15]_i_10" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="chunkIter.v" LINE_NUMBER="157"/>
      <CELL NAME="t1_reg_566_reg[19]_i_10" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="chunkIter.v" LINE_NUMBER="157"/>
      <CELL NAME="t1_reg_566_reg[23]_i_10" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="chunkIter.v" LINE_NUMBER="157"/>
      <CELL NAME="t1_reg_566[23]_i_5" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="chunkIter.v" LINE_NUMBER="157"/>
      <CELL NAME="t1_reg_566_reg[23]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="chunkIter.v" LINE_NUMBER="157"/>
      <CELL NAME="t1_reg_566_reg[27]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="chunkIter.v" LINE_NUMBER="157"/>
      <CELL NAME="t1_reg_566_reg[27]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="chunkIter.v" LINE_NUMBER="173"/>
    </TPATH>
  </TimingPaths>
  <VivadoReportFiles>
    <ReportFile TYPE="design_analysis" PATH="verilog/report/chunkIter_design_analysis_synth.rpt"/>
    <ReportFile TYPE="failfast" PATH="verilog/report/chunkIter_failfast_synth.rpt"/>
    <ReportFile TYPE="power" PATH="verilog/report/chunkIter_power_synth.rpt"/>
    <ReportFile TYPE="timing" PATH="verilog/report/chunkIter_timing_synth.rpt"/>
    <ReportFile TYPE="timing_paths" PATH="verilog/report/chunkIter_timing_paths_synth.rpt"/>
    <ReportFile TYPE="utilization" PATH="verilog/report/chunkIter_utilization_synth.rpt"/>
    <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/chunkIter_utilization_hierarchical_synth.rpt"/>
  </VivadoReportFiles>
  <GeneralInfo NAME="General Information">
    <item NAME="Date" VALUE="Mon Jul 14 16:51:12 -0400 2025"/>
    <item NAME="Version" VALUE="2025.1 (Build 6135595 on May 21 2025)"/>
    <item NAME="Project" VALUE="chunkIteration"/>
    <item NAME="Solution" VALUE="hls (Vivado IP Flow Target)"/>
    <item NAME="Product family" VALUE="aspartan7"/>
    <item NAME="Target device" VALUE="xa7s6-cpga196-2I"/>
  </GeneralInfo>
  <RunOptions NAME="Run Constraints &amp; Options">
    <General NAME="Design Constraints &amp; Options">
      <item NAME="RTL Synthesis target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis target clock" VALUE=""/>
      <item NAME="C-Synthesis uncertainty" VALUE="27%"/>
      <item NAME="config_export -ip_xdc_file" VALUE=""/>
      <item NAME="config_export -ip_xdc_ooc_file" VALUE=""/>
    </General>
    <Syn NAME="RTL Synthesis Options">
      <item NAME="config_export -vivado_synth_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_synth_design_args" VALUE="-directive sdx_optimization_effort_high"/>
    </Syn>
    <Reporting NAME="Reporting Options">
      <item NAME="config_export -vivado_report_level" VALUE="2"/>
      <item NAME="config_export -vivado_max_timing_paths" VALUE="10"/>
    </Reporting>
  </RunOptions>
</profile>

