# RISC-V
RISC-V CPU with R,I,S,B,U &amp; J instruction set implemented in Verilog HDL.\n
Supported instruction set:
•	R-Type: add, or, sub, and
•	I-Type: addi, andi, ori, lw, jalr
•	S-Type: sw
•	B-Type: beq, bne
•	J-Type: jal
