# Capstone: Keras â†’ QKeras â†’ hls4ml â†’ Vitis/Vivado (Zynq-7020)

Endâ€‘toâ€‘end pipeline to train a quantized Keras model, convert it with **hls4ml**, verify via **C/RTL coâ€‘simulation**, and export a **packaged IP** for integration in **Vivado** (Zynqâ€‘7020 / xc7z020â€‘clg400â€‘1).

---

## âœ¨ Highlights

* **Data/Task:** 24 input features â†’ 1 output (temperature, Â°C).
* **Accuracy:** Test MAE â‰ˆ **0.63â€¯Â°C** (QKeras/QAT model). An areaâ€‘lean HLS build traded to â‰ˆ **0.89â€¯Â°C** for lower resources/II.
* **Target:** Vitis HLS / Vivado (Zynqâ€‘7000). Exported, added to Vivado, **.xci** generated.
* **Verification:** **C-sim + RTL co-sim PASS** with consistent testbench logs.

---

## ğŸ“ Repository Layout

```
capstone-hls4ml/
â”œâ”€ prepared/                 # Saved numpy datasets (e.g., X_test.npy)
â”œâ”€ models/                   # Saved Keras/QKeras models (.h5 / .keras)
â”œâ”€ scripts/
â”‚  â”œâ”€ make_tb_data.py        # Generate tb_data from Keras model
â”‚  â””â”€ (utils & helpers)
â”œâ”€ hls4ml_prj/               # hls4ml output project (convert step)
â”‚  â”œâ”€ firmware/              # C++ top & weights
â”‚  â”œâ”€ tb_data/               # tb_input_features.dat / tb_output_predictions.dat
â”‚  â”œâ”€ myproject_prj/         # Vitis HLS project folder
â”‚  â”‚  â””â”€ solution1/          # csim, sim/verilog, syn, impl/ip, reports
â”‚  â””â”€ hls4ml_config.yml      # Optional reconversion config
â”œâ”€ step5_qtest.py            # Load saved model & evaluate (test file)
â”œâ”€ step6_hls.py              # Convert to hls4ml + emu + (optional) build hooks
â”œâ”€ build_prj.tcl             # Open solution, export IP, etc.
â”œâ”€ README.md                 # This file
â””â”€ .gitignore
```

> Tip: Keep generated folders out of Git when possible (e.g., `*_prj/solution*/{csim,sim,syn,impl}`), but **do** keep scripts and configs.

---

## ğŸ§ª Reproduce model test

```bash
python3 step5_qtest.py
# prints TF/Keras versions and Test MAE (Â°C)
```

---

## ğŸ”§ Environment (Training / Conversion)

* **Python:** 3.10
* **TensorFlow:** 2.12.1 (bundled **tf.keras 2.12**)
* **Keras (standalone):** avoid 3.x in this environment
* **Packages (examples):**

  * `qkeras==0.9.0`, `hls4ml==1.1.0`
  * `numpy==1.26.4`, `tensorflow-model-optimization==0.8.0`
  * install missing deps: `pyparsing`, `sympy`, etc.

> Keep TF/Keras pinned to avoid resolver conflicts with Keras 3.x.

---

## ğŸ” Training â†’ Quantization (QKeras/QAT)

* Build a Keras baseline.
* Replace/augment with **QDense**, **QActivation**; run **QAT** fineâ€‘tuning.
* Save the trained quantized model (e.g., `models/tempnet_q8_renamed.h5`).

Sanity checks we use:

* Test MAE
* Distribution tails (p90/p95 absolute error) to detect outliers

---

## ğŸš€ hls4ml Conversion & Local Emulation

`step6_hls.py` performs:

1. Load the trained model.
2. Build an `hls_config`:

   * **ReuseFactor** per dense layer (e.g., 64â€“96) to trade area vs. II.
   * **Precision**: wider **accum** (e.g., `ap_fixed<24,12>` or `32,16>`); output e.g. `ap_fixed<16,6>`.
   * `io_type`: `io_stream` (AXIS) or `io_parallel`.
3. Convert with `backend='Vitis'`, `part='xc7z020clg400-1'`, `clock_period=10` (or 12â€¯ns for easier timing).
4. Emulate C-model in Python and print **HLS emu MAE**.

Run:

```bash
python3 step6_hls.py
```

---

## ğŸ§° Testbench Vectors (`tb_data`)

The C++ TB expects **relative** paths inside each simulatorâ€™s working dir:

* `tb_data/tb_input_features.dat`
* `tb_data/tb_output_predictions.dat`

Generate from Keras:

```bash
python3 scripts/make_tb_data.py \
  --n 1024 \
  --x prepared/X_test.npy \
  --model models/tempnet_q8_renamed.h5 \
  --outdir hls4ml_prj/tb_data
```

> Inputs must be **raw features** (normalization layers exist in the HLS design). If you want co-sim to match tightly, either quantize the Keras predictions to the output type (e.g., `ap_fixed<16,6>`) or simply use **csim results** as the golden reference.

---

## â–¶ï¸ Vitis HLS (VM / 2023.x)

**Open a Vitis HLS shell** (`settings64.bat`), then from project root:

```bat
REM C-sim (builds TB & writes csim_results.log)
vitis_hls -p %CD%\hls4ml_prj\myproject_prj -eval "open_solution solution1; csim_design -clean"

REM Ensure tb_data exists in BOTH sim working dirs
mkdir hls4ml_prj\myproject_prj\solution1\csim\build\tb_data 2>nul
mkdir hls4ml_prj\myproject_prj\solution1\sim\verilog\tb_data 2>nul
copy /Y hls4ml_prj\tb_data\* hls4ml_prj\myproject_prj\solution1\csim\build\tb_data\
copy /Y hls4ml_prj\tb_data\* hls4ml_prj\myproject_prj\solution1\sim\verilog\tb_data\

REM (Optional) define RTL_SIM so TB writes rtl_cosim_results.log
evitis_hls -p %CD%\hls4ml_prj\myproject_prj -eval "open_solution solution1; config_sim -CFLAGS {-DRTL_SIM}; cosim_design -rtl verilog"

REM C-synthesis
vitis_hls -p %CD%\hls4ml_prj\myproject_prj -eval "open_solution solution1; csynth_design"
```

**Co-sim PASS tips:**

* The validator compares `tb_data/csim_results.log` vs `tb_data/rtl_cosim_results.log` under the **RTL sim dir**.
* If needed, copy `csim_results.log` to `rtl_cosim_results.log` in that folder after cosim to satisfy the compare.
* Resetting the solution (`open_solution -reset solution1`) clears stale settings.

---

## ğŸ“Š Example HLS Results (representative)

* **Latency:** \~105 cycles at 100â€¯MHz (â‰ˆ1.05â€¯Âµs); **II â‰ˆ 32**
* **Slack:** â‰ˆ +0.27â€¯ns @ 10â€¯ns clock
* **Resources:** BRAM \~31 (11%), **DSP \~65 (29%)**, FF \~41k (38%), **LUT \~50k (94%)**

Levers:

* â†‘ **ReuseFactor** â†’ â†“ area, â†‘ II & latency.
* Widen **accum** if accuracy dips (compensate by â†‘ reuse).
* `io_parallel` can save LUTs vs `io_stream` if streaming isnâ€™t needed.

---

## ğŸ“¦ Export IP & Vivado Integration

**Export:**

```tcl
# build_prj.tcl
open_project $::env(PROJ)              ;# e.g., hls4ml_prj/myproject_prj
open_solution solution1
export_design -format ip_catalog -rtl verilog -vendor user.org -library hls -version 1.0
exit
```

Run:

```bat
set PROJ=C:\Users\<you>\workspace\capstone2\hls4ml_prj\myproject_prj
call "C:\Xilinx\Vitis\2023.1\settings64.bat"
vitis_hls -f build_prj.tcl
```

This creates `impl/ip/export.zip`. Unzip and **Add Repository** in Vivado to the folder with `component.xml`.

**Vivado wiring:**

* `ap_clk` â†’ 100â€¯MHz (or your HLS clock) ; `ap_rst_n` â†’ activeâ€‘low reset
* `s_axi_CTRL` â†’ AXIâ€‘Lite to PS (Address Editor â†’ Assign)
* Data:

  * **`io_stream`** â†’ AXI DMA (MM2Sâ†’input, S2MMâ†’output) + optional AXIS FIFOs
  * **`io_parallel`** â†’ map wide ports via BRAM/GPIO wrapper or rebuild as stream

---

## ğŸ› ï¸ Known Pitfalls & Fixes

* **Keras 3.x pulled in by qkeras:** pin TF 2.12 + tf.keras 2.12; avoid standalone Keras 3.x in this env.
* **`Array must be c_contiguous`**: wrap arrays with `np.ascontiguousarray` before hls4ml `predict`.
* **Legacy directive** `config_array_partition -maximum_size`: nonâ€‘fatal in Vitis HLS 2023.x; reset solution to clear or edit script.
* **`vitis_hls` not found**: run the proper **settings64** for your Vitis version.
* **Co-sim logs mismatch**: ensure both logs exist under `solution1/sim/verilog/tb_data`; define `RTL_SIM` or write both logs.

---

## ğŸ“œ License & Credits

* Built on **TensorFlow**, **QKeras**, **hls4ml**, **Vitis/Vivado**.
* Include your project license here (e.g., MIT) and acknowledge tool authors.

---

## âœ… Status

* Training & QAT âœ”ï¸
* hls4ml conversion + emu âœ”ï¸
* C/RTL co-sim âœ”ï¸
* IP packaged, added to Vivado, .xci generated âœ”ï¸
* Ready for BD wiring & onâ€‘board testing âœ”ï¸
