@W: CD638 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\Test403\impl1\reveal_workspace\tmpreveal\Top_rvl_top.vhd":19:11:19:21|Signal trigger_out is undriven. Either assign the signal a value or remove the signal declaration.
@W: CL260 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\Test403\impl1\reveal_workspace\tmpreveal\Top_rvl_top.vhd":220:8:220:9|Pruning register bit 23 of cpt(23 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.

