Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: register_bank_easy.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "register_bank_easy.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "register_bank_easy"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : register_bank_easy
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\EV-20-Grupo2\BOOSTED_REG_BANK\reg_to_bus_1bit_sel.v" into library work
Parsing module <reg_to_bus_1bit_sel>.
Analyzing Verilog file "C:\EV-20-Grupo2\BOOSTED_REG_BANK\demux_bus16b_sel1b.v" into library work
Parsing module <demux_bus16b_sel1b>.
Analyzing Verilog file "C:\EV-20-Grupo2\BOOSTED_REG_BANK\demux1b_w_en.v" into library work
Parsing module <demux1b_w_en>.
Analyzing Verilog file "C:\EV-20-Grupo2\BOOSTED_REG_BANK\demux1b.v" into library work
Parsing module <demux1b>.
Analyzing Verilog file "C:\EV-20-Grupo2\BOOSTED_REG_BANK\reg_to_bus_2bit_sel.vf" into library work
Parsing module <reg_to_bus_2bit_sel>.
Analyzing Verilog file "C:\EV-20-Grupo2\BOOSTED_REG_BANK\demux_bus16b_sel2b.vf" into library work
Parsing module <demux_bus16b_sel2b>.
Analyzing Verilog file "C:\EV-20-Grupo2\BOOSTED_REG_BANK\demux2b_w_en.vf" into library work
Parsing module <demux2b_w_en>.
Analyzing Verilog file "C:\EV-20-Grupo2\BOOSTED_REG_BANK\reg_to_bus_3bit_sel.vf" into library work
Parsing module <reg_to_bus_2bit_sel_MUSER_reg_to_bus_3bit_sel>.
Parsing module <reg_to_bus_3bit_sel>.
Analyzing Verilog file "C:\EV-20-Grupo2\BOOSTED_REG_BANK\demux_bus16b_sel3b.vf" into library work
Parsing module <demux_bus16b_sel2b_MUSER_demux_bus16b_sel3b>.
Parsing module <demux_bus16b_sel3b>.
Analyzing Verilog file "C:\EV-20-Grupo2\BOOSTED_REG_BANK\demux3b_w_en.vf" into library work
Parsing module <demux2b_w_en_MUSER_demux3b_w_en>.
Parsing module <demux3b_w_en>.
Analyzing Verilog file "C:\EV-20-Grupo2\BOOSTED_REG_BANK\reg_to_bus_4bit_sel.vf" into library work
Parsing module <reg_to_bus_2bit_sel_MUSER_reg_to_bus_4bit_sel>.
Parsing module <reg_to_bus_3bit_sel_MUSER_reg_to_bus_4bit_sel>.
Parsing module <reg_to_bus_4bit_sel>.
Analyzing Verilog file "C:\EV-20-Grupo2\BOOSTED_REG_BANK\demux_bus16b_sel4b.vf" into library work
Parsing module <demux_bus16b_sel2b_MUSER_demux_bus16b_sel4b>.
Parsing module <demux_bus16b_sel3b_MUSER_demux_bus16b_sel4b>.
Parsing module <demux_bus16b_sel4b>.
Analyzing Verilog file "C:\EV-20-Grupo2\BOOSTED_REG_BANK\demux4b_w_en.vf" into library work
Parsing module <demux2b_w_en_MUSER_demux4b_w_en>.
Parsing module <demux3b_w_en_MUSER_demux4b_w_en>.
Parsing module <demux4b_w_en>.
Analyzing Verilog file "C:\EV-20-Grupo2\BOOSTED_REG_BANK\reg_to_bus_5bit_sel.vf" into library work
Parsing module <reg_to_bus_2bit_sel_MUSER_reg_to_bus_5bit_sel>.
Parsing module <reg_to_bus_3bit_sel_MUSER_reg_to_bus_5bit_sel>.
Parsing module <reg_to_bus_4bit_sel_MUSER_reg_to_bus_5bit_sel>.
Parsing module <reg_to_bus_5bit_sel>.
Analyzing Verilog file "C:\EV-20-Grupo2\BOOSTED_REG_BANK\demux_bus16b_sel5b.vf" into library work
Parsing module <demux_bus16b_sel2b_MUSER_demux_bus16b_sel5b>.
Parsing module <demux_bus16b_sel3b_MUSER_demux_bus16b_sel5b>.
Parsing module <demux_bus16b_sel4b_MUSER_demux_bus16b_sel5b>.
Parsing module <demux_bus16b_sel5b>.
Analyzing Verilog file "C:\EV-20-Grupo2\BOOSTED_REG_BANK\demux5b_w_en.vf" into library work
Parsing module <demux2b_w_en_MUSER_demux5b_w_en>.
Parsing module <demux3b_w_en_MUSER_demux5b_w_en>.
Parsing module <demux4b_w_en_MUSER_demux5b_w_en>.
Parsing module <demux5b_w_en>.
Analyzing Verilog file "C:\EV-20-Grupo2\BOOSTED_REG_BANK\reg_to_bus_6bit_sel.vf" into library work
Parsing module <reg_to_bus_2bit_sel_MUSER_reg_to_bus_6bit_sel>.
Parsing module <reg_to_bus_3bit_sel_MUSER_reg_to_bus_6bit_sel>.
Parsing module <reg_to_bus_4bit_sel_MUSER_reg_to_bus_6bit_sel>.
Parsing module <reg_to_bus_5bit_sel_MUSER_reg_to_bus_6bit_sel>.
Parsing module <reg_to_bus_6bit_sel>.
Analyzing Verilog file "C:\EV-20-Grupo2\BOOSTED_REG_BANK\demux_bus16b_sel6b.vf" into library work
Parsing module <demux_bus16b_sel2b_MUSER_demux_bus16b_sel6b>.
Parsing module <demux_bus16b_sel3b_MUSER_demux_bus16b_sel6b>.
Parsing module <demux_bus16b_sel4b_MUSER_demux_bus16b_sel6b>.
Parsing module <demux_bus16b_sel5b_MUSER_demux_bus16b_sel6b>.
Parsing module <demux_bus16b_sel6b>.
Analyzing Verilog file "C:\EV-20-Grupo2\BOOSTED_REG_BANK\demux6b_w_en.vf" into library work
Parsing module <demux2b_w_en_MUSER_demux6b_w_en>.
Parsing module <demux3b_w_en_MUSER_demux6b_w_en>.
Parsing module <demux4b_w_en_MUSER_demux6b_w_en>.
Parsing module <demux5b_w_en_MUSER_demux6b_w_en>.
Parsing module <demux6b_w_en>.
Analyzing Verilog file "C:\EV-20-Grupo2\BOOSTED_REG_BANK\bidir_port.v" into library work
Parsing module <bidir_port>.
Analyzing Verilog file "C:\EV-20-Grupo2\BOOSTED_REG_BANK\bloque_3.vf" into library work
Parsing module <reg_to_bus_2bit_sel_MUSER_bloque_3>.
Parsing module <reg_to_bus_3bit_sel_MUSER_bloque_3>.
Parsing module <reg_to_bus_4bit_sel_MUSER_bloque_3>.
Parsing module <reg_to_bus_5bit_sel_MUSER_bloque_3>.
Parsing module <reg_to_bus_6bit_sel_MUSER_bloque_3>.
Parsing module <bloque_3>.
Analyzing Verilog file "C:\EV-20-Grupo2\BOOSTED_REG_BANK\bloque2.vf" into library work
Parsing module <M2_1_HXILINX_bloque2>.
Parsing module <demux_bus16b_sel2b_MUSER_bloque2>.
Parsing module <demux_bus16b_sel3b_MUSER_bloque2>.
Parsing module <demux_bus16b_sel4b_MUSER_bloque2>.
Parsing module <demux_bus16b_sel5b_MUSER_bloque2>.
Parsing module <demux_bus16b_sel6b_MUSER_bloque2>.
Parsing module <demux2b_w_en_MUSER_bloque2>.
Parsing module <demux3b_w_en_MUSER_bloque2>.
Parsing module <demux4b_w_en_MUSER_bloque2>.
Parsing module <demux5b_w_en_MUSER_bloque2>.
Parsing module <demux6b_w_en_MUSER_bloque2>.
Parsing module <bloque2>.
Analyzing Verilog file "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank.vf" into library work
Parsing module <FD16CE_HXILINX_register_bank>.
Parsing module <M2_1_HXILINX_register_bank>.
Parsing module <demux_bus16b_sel2b_MUSER_register_bank>.
Parsing module <demux_bus16b_sel3b_MUSER_register_bank>.
Parsing module <demux_bus16b_sel4b_MUSER_register_bank>.
Parsing module <demux_bus16b_sel5b_MUSER_register_bank>.
Parsing module <demux_bus16b_sel6b_MUSER_register_bank>.
Parsing module <demux2b_w_en_MUSER_register_bank>.
Parsing module <demux3b_w_en_MUSER_register_bank>.
Parsing module <demux4b_w_en_MUSER_register_bank>.
Parsing module <demux5b_w_en_MUSER_register_bank>.
Parsing module <demux6b_w_en_MUSER_register_bank>.
Parsing module <bloque2_MUSER_register_bank>.
Parsing module <reg_to_bus_2bit_sel_MUSER_register_bank>.
Parsing module <reg_to_bus_3bit_sel_MUSER_register_bank>.
Parsing module <reg_to_bus_4bit_sel_MUSER_register_bank>.
Parsing module <reg_to_bus_5bit_sel_MUSER_register_bank>.
Parsing module <reg_to_bus_6bit_sel_MUSER_register_bank>.
Parsing module <bloque_3_MUSER_register_bank>.
Parsing module <register_bank>.
Analyzing Verilog file "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf" into library work
Parsing module <FD16CE_HXILINX_register_bank_easy>.
Parsing module <M2_1_HXILINX_register_bank_easy>.
Parsing module <demux_bus16b_sel2b_MUSER_register_bank_easy>.
Parsing module <demux_bus16b_sel3b_MUSER_register_bank_easy>.
Parsing module <demux_bus16b_sel4b_MUSER_register_bank_easy>.
Parsing module <demux_bus16b_sel5b_MUSER_register_bank_easy>.
Parsing module <demux_bus16b_sel6b_MUSER_register_bank_easy>.
Parsing module <demux2b_w_en_MUSER_register_bank_easy>.
Parsing module <demux3b_w_en_MUSER_register_bank_easy>.
Parsing module <demux4b_w_en_MUSER_register_bank_easy>.
Parsing module <demux5b_w_en_MUSER_register_bank_easy>.
Parsing module <demux6b_w_en_MUSER_register_bank_easy>.
Parsing module <bloque2_MUSER_register_bank_easy>.
Parsing module <reg_to_bus_2bit_sel_MUSER_register_bank_easy>.
Parsing module <reg_to_bus_3bit_sel_MUSER_register_bank_easy>.
Parsing module <reg_to_bus_4bit_sel_MUSER_register_bank_easy>.
Parsing module <reg_to_bus_5bit_sel_MUSER_register_bank_easy>.
Parsing module <reg_to_bus_6bit_sel_MUSER_register_bank_easy>.
Parsing module <bloque_3_MUSER_register_bank_easy>.
Parsing module <register_bank_MUSER_register_bank_easy>.
Parsing module <register_bank_easy>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <register_bank_easy>.
WARNING:HDLCompiler:1016 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf" Line 2187: Port WR_WREG_C is not connected to this instance

Elaborating module <register_bank_MUSER_register_bank_easy>.

Elaborating module <bloque2_MUSER_register_bank_easy>.

Elaborating module <demux6b_w_en_MUSER_register_bank_easy>.

Elaborating module <demux5b_w_en_MUSER_register_bank_easy>.

Elaborating module <demux4b_w_en_MUSER_register_bank_easy>.

Elaborating module <demux3b_w_en_MUSER_register_bank_easy>.

Elaborating module <demux2b_w_en_MUSER_register_bank_easy>.

Elaborating module <demux1b_w_en>.
WARNING:HDLCompiler:413 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\demux1b_w_en.v" Line 29: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\demux1b_w_en.v" Line 30: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <demux1b>.
WARNING:HDLCompiler:413 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\demux1b.v" Line 28: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\demux1b.v" Line 29: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <reg_to_bus_1bit_sel>.

Elaborating module <bidir_port>.
WARNING:HDLCompiler:413 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\bidir_port.v" Line 43: Result of 16-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\bidir_port.v" Line 44: Result of 16-bit expression is truncated to fit in 1-bit target.

Elaborating module <M2_1_HXILINX_register_bank_easy>.

Elaborating module <demux_bus16b_sel6b_MUSER_register_bank_easy>.

Elaborating module <demux_bus16b_sel5b_MUSER_register_bank_easy>.

Elaborating module <demux_bus16b_sel4b_MUSER_register_bank_easy>.

Elaborating module <demux_bus16b_sel3b_MUSER_register_bank_easy>.

Elaborating module <demux_bus16b_sel2b_MUSER_register_bank_easy>.

Elaborating module <demux_bus16b_sel1b>.
WARNING:HDLCompiler:413 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\demux_bus16b_sel1b.v" Line 28: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\demux_bus16b_sel1b.v" Line 29: Result of 32-bit expression is truncated to fit in 16-bit target.

Elaborating module <bloque_3_MUSER_register_bank_easy>.

Elaborating module <reg_to_bus_6bit_sel_MUSER_register_bank_easy>.

Elaborating module <reg_to_bus_5bit_sel_MUSER_register_bank_easy>.

Elaborating module <reg_to_bus_4bit_sel_MUSER_register_bank_easy>.

Elaborating module <reg_to_bus_3bit_sel_MUSER_register_bank_easy>.

Elaborating module <reg_to_bus_2bit_sel_MUSER_register_bank_easy>.
WARNING:HDLCompiler:552 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf" Line 1912: Input port R35[15] is not connected on this instance
WARNING:HDLCompiler:552 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf" Line 1979: Input port R35[15] is not connected on this instance

Elaborating module <FD16CE_HXILINX_register_bank_easy>.

Elaborating module <GND>.

Elaborating module <VCC>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <register_bank_easy>.
    Related source file is "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf".
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal TO_FROM_W<0> may hinder XST clustering optimizations.
    Summary:
	no macro.
Unit <register_bank_easy> synthesized.

Synthesizing Unit <register_bank_MUSER_register_bank_easy>.
    Related source file is "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf".
    Set property "HU_SET = XLXI_6_50" for instance <XLXI_6>.
    Set property "HU_SET = XLXI_7_48" for instance <XLXI_7>.
    Set property "HU_SET = XLXI_8_49" for instance <XLXI_8>.
    Set property "HU_SET = XLXI_9_45" for instance <XLXI_9>.
    Set property "HU_SET = XLXI_10_47" for instance <XLXI_10>.
    Set property "HU_SET = XLXI_11_46" for instance <XLXI_11>.
    Set property "HU_SET = XLXI_12_44" for instance <XLXI_12>.
    Set property "HU_SET = XLXI_13_43" for instance <XLXI_13>.
    Set property "HU_SET = XLXI_14_42" for instance <XLXI_14>.
    Set property "HU_SET = XLXI_15_41" for instance <XLXI_15>.
    Set property "HU_SET = XLXI_16_40" for instance <XLXI_16>.
    Set property "HU_SET = XLXI_17_39" for instance <XLXI_17>.
    Set property "HU_SET = XLXI_18_38" for instance <XLXI_18>.
    Set property "HU_SET = XLXI_73_51" for instance <XLXI_73>.
    Set property "HU_SET = XLXI_74_52" for instance <XLXI_74>.
    Set property "HU_SET = XLXI_75_53" for instance <XLXI_75>.
    Set property "HU_SET = XLXI_76_54" for instance <XLXI_76>.
    Set property "HU_SET = XLXI_77_55" for instance <XLXI_77>.
    Set property "HU_SET = XLXI_78_56" for instance <XLXI_78>.
    Set property "HU_SET = XLXI_80_57" for instance <XLXI_80>.
    Set property "HU_SET = XLXI_81_58" for instance <XLXI_81>.
    Set property "HU_SET = XLXI_82_59" for instance <XLXI_82>.
    Set property "HU_SET = XLXI_83_60" for instance <XLXI_83>.
    Set property "HU_SET = XLXI_84_61" for instance <XLXI_84>.
    Set property "HU_SET = XLXI_85_62" for instance <XLXI_85>.
    Set property "HU_SET = XLXI_86_63" for instance <XLXI_86>.
    Set property "HU_SET = XLXI_87_64" for instance <XLXI_87>.
    Set property "HU_SET = XLXI_88_65" for instance <XLXI_88>.
    Set property "HU_SET = XLXI_89_66" for instance <XLXI_89>.
    Set property "HU_SET = XLXI_90_67" for instance <XLXI_90>.
    Set property "HU_SET = XLXI_91_68" for instance <XLXI_91>.
    Set property "HU_SET = XLXI_92_69" for instance <XLXI_92>.
    Set property "HU_SET = XLXI_93_70" for instance <XLXI_93>.
    Set property "HU_SET = XLXI_94_71" for instance <XLXI_94>.
    Set property "HU_SET = XLXI_95_72" for instance <XLXI_95>.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf" line 2187: Output port <WR_WREG_C> of the instance <XLXI_1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <register_bank_MUSER_register_bank_easy> synthesized.

Synthesizing Unit <bloque2_MUSER_register_bank_easy>.
    Related source file is "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf".
    Set property "HU_SET = XLXI_18_37" for instance <XLXI_18>.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf" line 1200: Output port <WR28> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf" line 1200: Output port <WR29> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf" line 1200: Output port <WR35> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf" line 1200: Output port <WR36> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf" line 1200: Output port <WR37> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf" line 1200: Output port <WR38> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf" line 1200: Output port <WR39> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf" line 1200: Output port <WR40> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf" line 1200: Output port <WR41> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf" line 1200: Output port <WR42> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf" line 1200: Output port <WR43> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf" line 1200: Output port <WR44> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf" line 1200: Output port <WR45> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf" line 1200: Output port <WR46> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf" line 1200: Output port <WR47> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf" line 1200: Output port <WR48> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf" line 1200: Output port <WR49> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf" line 1200: Output port <WR50> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf" line 1200: Output port <WR51> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf" line 1200: Output port <WR52> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf" line 1200: Output port <WR53> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf" line 1200: Output port <WR54> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf" line 1200: Output port <WR55> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf" line 1200: Output port <WR56> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf" line 1200: Output port <WR57> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf" line 1200: Output port <WR58> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf" line 1200: Output port <WR59> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf" line 1200: Output port <WR60> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf" line 1200: Output port <WR61> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf" line 1200: Output port <WR62> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf" line 1200: Output port <WR63> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf" line 1282: Output port <R28> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf" line 1282: Output port <R29> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf" line 1282: Output port <R35> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf" line 1282: Output port <R36> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf" line 1282: Output port <R37> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf" line 1282: Output port <R38> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf" line 1282: Output port <R39> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf" line 1282: Output port <R40> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf" line 1282: Output port <R41> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf" line 1282: Output port <R42> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf" line 1282: Output port <R43> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf" line 1282: Output port <R44> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf" line 1282: Output port <R45> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf" line 1282: Output port <R46> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf" line 1282: Output port <R47> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf" line 1282: Output port <R48> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf" line 1282: Output port <R49> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf" line 1282: Output port <R50> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf" line 1282: Output port <R51> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf" line 1282: Output port <R52> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf" line 1282: Output port <R53> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf" line 1282: Output port <R54> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf" line 1282: Output port <R55> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf" line 1282: Output port <R56> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf" line 1282: Output port <R57> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf" line 1282: Output port <R58> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf" line 1282: Output port <R59> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf" line 1282: Output port <R60> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf" line 1282: Output port <R61> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf" line 1282: Output port <R62> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf" line 1282: Output port <R63> of the instance <XLXI_19> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <bloque2_MUSER_register_bank_easy> synthesized.

Synthesizing Unit <demux6b_w_en_MUSER_register_bank_easy>.
    Related source file is "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf".
    Summary:
	no macro.
Unit <demux6b_w_en_MUSER_register_bank_easy> synthesized.

Synthesizing Unit <demux5b_w_en_MUSER_register_bank_easy>.
    Related source file is "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf".
    Summary:
	no macro.
Unit <demux5b_w_en_MUSER_register_bank_easy> synthesized.

Synthesizing Unit <demux4b_w_en_MUSER_register_bank_easy>.
    Related source file is "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf".
    Summary:
	no macro.
Unit <demux4b_w_en_MUSER_register_bank_easy> synthesized.

Synthesizing Unit <demux3b_w_en_MUSER_register_bank_easy>.
    Related source file is "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf".
    Summary:
	no macro.
Unit <demux3b_w_en_MUSER_register_bank_easy> synthesized.

Synthesizing Unit <demux2b_w_en_MUSER_register_bank_easy>.
    Related source file is "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf".
    Summary:
	no macro.
Unit <demux2b_w_en_MUSER_register_bank_easy> synthesized.

Synthesizing Unit <demux1b_w_en>.
    Related source file is "C:\EV-20-Grupo2\BOOSTED_REG_BANK\demux1b_w_en.v".
    Summary:
	inferred   2 Multiplexer(s).
Unit <demux1b_w_en> synthesized.

Synthesizing Unit <demux1b>.
    Related source file is "C:\EV-20-Grupo2\BOOSTED_REG_BANK\demux1b.v".
    Summary:
	inferred   2 Multiplexer(s).
Unit <demux1b> synthesized.

Synthesizing Unit <reg_to_bus_1bit_sel>.
    Related source file is "C:\EV-20-Grupo2\BOOSTED_REG_BANK\reg_to_bus_1bit_sel.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <reg_to_bus_1bit_sel> synthesized.

Synthesizing Unit <bidir_port>.
    Related source file is "C:\EV-20-Grupo2\BOOSTED_REG_BANK\bidir_port.v".
WARNING:Xst:647 - Input <from_wreg<15:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <mem_write_clk_DFF_2>.
    Found 1-bit register for signal <Z_12_o_clk_DFF_3_q>.
    Found 1-bit register for signal <mem_write_clk_DFF_4>.
    Found 1-bit register for signal <Z_12_o_clk_DFF_1_q>.
    Found 1-bit tristate buffer for signal <to_wreg_reg> created at line 42
    Found 1-bit tristate buffer for signal <data<0>> created at line 42
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   2 Tristate(s).
Unit <bidir_port> synthesized.

Synthesizing Unit <M2_1_HXILINX_register_bank_easy>.
    Related source file is "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf".
    Summary:
	inferred   1 Multiplexer(s).
Unit <M2_1_HXILINX_register_bank_easy> synthesized.

Synthesizing Unit <demux_bus16b_sel6b_MUSER_register_bank_easy>.
    Related source file is "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf".
    Summary:
	no macro.
Unit <demux_bus16b_sel6b_MUSER_register_bank_easy> synthesized.

Synthesizing Unit <demux_bus16b_sel5b_MUSER_register_bank_easy>.
    Related source file is "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf".
    Summary:
	no macro.
Unit <demux_bus16b_sel5b_MUSER_register_bank_easy> synthesized.

Synthesizing Unit <demux_bus16b_sel4b_MUSER_register_bank_easy>.
    Related source file is "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf".
    Summary:
	no macro.
Unit <demux_bus16b_sel4b_MUSER_register_bank_easy> synthesized.

Synthesizing Unit <demux_bus16b_sel3b_MUSER_register_bank_easy>.
    Related source file is "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf".
    Summary:
	no macro.
Unit <demux_bus16b_sel3b_MUSER_register_bank_easy> synthesized.

Synthesizing Unit <demux_bus16b_sel2b_MUSER_register_bank_easy>.
    Related source file is "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf".
    Summary:
	no macro.
Unit <demux_bus16b_sel2b_MUSER_register_bank_easy> synthesized.

Synthesizing Unit <demux_bus16b_sel1b>.
    Related source file is "C:\EV-20-Grupo2\BOOSTED_REG_BANK\demux_bus16b_sel1b.v".
    Summary:
	inferred   2 Multiplexer(s).
Unit <demux_bus16b_sel1b> synthesized.

Synthesizing Unit <bloque_3_MUSER_register_bank_easy>.
    Related source file is "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf".
WARNING:Xst:2898 - Port 'R35', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R36', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R37', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R38', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R39', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R40', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R41', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R42', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R43', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R44', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R45', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R46', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R47', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R48', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R49', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R50', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R51', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R52', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R53', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R54', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R55', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R56', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R57', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R58', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R59', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R60', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R61', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R62', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R63', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R35', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R36', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R37', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R38', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R39', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R40', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R41', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R42', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R43', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R44', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R45', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R46', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R47', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R48', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R49', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R50', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R51', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R52', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R53', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R54', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R55', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R56', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R57', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R58', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R59', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R60', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R61', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R62', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R63', unconnected in block instance 'XLXI_4', is tied to GND.
    Summary:
	no macro.
Unit <bloque_3_MUSER_register_bank_easy> synthesized.

Synthesizing Unit <reg_to_bus_6bit_sel_MUSER_register_bank_easy>.
    Related source file is "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf".
    Summary:
	no macro.
Unit <reg_to_bus_6bit_sel_MUSER_register_bank_easy> synthesized.

Synthesizing Unit <reg_to_bus_5bit_sel_MUSER_register_bank_easy>.
    Related source file is "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf".
    Summary:
	no macro.
Unit <reg_to_bus_5bit_sel_MUSER_register_bank_easy> synthesized.

Synthesizing Unit <reg_to_bus_4bit_sel_MUSER_register_bank_easy>.
    Related source file is "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf".
    Summary:
	no macro.
Unit <reg_to_bus_4bit_sel_MUSER_register_bank_easy> synthesized.

Synthesizing Unit <reg_to_bus_3bit_sel_MUSER_register_bank_easy>.
    Related source file is "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf".
    Summary:
	no macro.
Unit <reg_to_bus_3bit_sel_MUSER_register_bank_easy> synthesized.

Synthesizing Unit <reg_to_bus_2bit_sel_MUSER_register_bank_easy>.
    Related source file is "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf".
    Summary:
	no macro.
Unit <reg_to_bus_2bit_sel_MUSER_register_bank_easy> synthesized.

Synthesizing Unit <FD16CE_HXILINX_register_bank_easy>.
    Related source file is "C:\EV-20-Grupo2\BOOSTED_REG_BANK\register_bank_easy.vf".
    Found 16-bit register for signal <Q>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <FD16CE_HXILINX_register_bank_easy> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 39
 1-bit register                                        : 4
 16-bit register                                       : 35
# Multiplexers                                         : 380
 1-bit 2-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 127
 32-bit 2-to-1 multiplexer                             : 252
# Tristates                                            : 2
 1-bit tristate buffer                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <XLXI_4> is unconnected in block <XLXI_2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_2> is unconnected in block <XLXI_1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_2> is unconnected in block <XLXI_1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_2> is unconnected in block <XLXI_2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_1> is unconnected in block <XLXI_2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_2> is unconnected in block <XLXI_1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_2> is unconnected in block <XLXI_1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_2> is unconnected in block <XLXI_2>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 564
 Flip-Flops                                            : 564
# Multiplexers                                         : 379
 16-bit 2-to-1 multiplexer                             : 127
 32-bit 2-to-1 multiplexer                             : 252

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2041 - Unit register_bank_easy: 1 internal tristate is replaced by logic (pull-up yes): XLXI_3/XLXI_1/to_wreg<0>.

Optimizing unit <FD16CE_HXILINX_register_bank_easy> ...

Optimizing unit <XLXI_3/XLXI_1/XLXI_18> ...

Optimizing unit <register_bank_easy> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block register_bank_easy, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 564
 Flip-Flops                                            : 564

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : register_bank_easy.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1016
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 18
#      LUT3                        : 34
#      LUT5                        : 48
#      LUT6                        : 881
#      MUXF7                       : 32
#      VCC                         : 1
# FlipFlops/Latches                : 564
#      FD                          : 4
#      FDCE                        : 560
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 117
#      IBUF                        : 69
#      IOBUF                       : 1
#      OBUF                        : 47

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             563  out of  126800     0%  
 Number of Slice LUTs:                  982  out of  63400     1%  
    Number used as Logic:               982  out of  63400     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1543
   Number with an unused Flip Flop:     980  out of   1543    63%  
   Number with an unused LUT:           561  out of   1543    36%  
   Number of fully used LUT-FF pairs:     2  out of   1543     0%  
   Number of unique control sets:        36

IO Utilization: 
 Number of IOs:                         133
 Number of bonded IOBs:                 118  out of    210    56%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 564   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 0.845ns (Maximum Frequency: 1183.012MHz)
   Minimum input arrival time before clock: 1.890ns
   Maximum output required time after clock: 3.010ns
   Maximum combinational path delay: 2.907ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 0.845ns (frequency: 1183.012MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               0.845ns (Levels of Logic = 2)
  Source:            XLXI_3/XLXI_1/XLXI_15/to_wreg_reg (FF)
  Destination:       XLXI_3/XLXI_95/Q_0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: XLXI_3/XLXI_1/XLXI_15/to_wreg_reg to XLXI_3/XLXI_95/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.361   0.379  XLXI_3/XLXI_1/XLXI_15/to_wreg_reg (XLXI_3/XLXI_1/XLXI_15/to_wreg_reg)
     LUT6:I4->O            1   0.097   0.000  XLXI_3/XLXI_1/XLXI_11/Mmux_TO_BUS11 (XLXI_3/WORK_REG<0>)
     begin scope: 'XLXI_3/XLXI_95:D<0>'
     FDCE:D                    0.008          Q_0
    ----------------------------------------
    Total                      0.845ns (0.466ns logic, 0.379ns route)
                                       (55.1% logic, 44.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 6950 / 1092
-------------------------------------------------------------------------
Offset:              1.890ns (Levels of Logic = 5)
  Source:            C_SEL<0> (PAD)
  Destination:       XLXI_3/XLXI_95/Q_0 (FF)
  Destination Clock: CLK rising

  Data Path: C_SEL<0> to XLXI_3/XLXI_95/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           547   0.001   0.873  C_SEL_0_IBUF (C_SEL_0_IBUF)
     LUT6:I0->O            1   0.097   0.379  XLXI_3/XLXI_1/XLXI_8/XLXI_2/XLXI_1/XLXI_1/XLXI_1/XLXI_5/Mmux_n000311 (XLXI_3/XLXI_1/WR_WREG_C_DUMMY)
     begin scope: 'XLXI_3/XLXI_1/XLXI_18:D0'
     LUT3:I1->O           16   0.097   0.348  Mmux_O11 (O)
     end scope: 'XLXI_3/XLXI_1/XLXI_18:O'
     begin scope: 'XLXI_3/XLXI_95:CE'
     FDCE:CE                   0.095          Q_0
    ----------------------------------------
    Total                      1.890ns (0.290ns logic, 1.600ns route)
                                       (15.3% logic, 84.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 1122 / 33
-------------------------------------------------------------------------
Offset:              3.010ns (Levels of Logic = 6)
  Source:            XLXI_3/XLXI_86/Q_15 (FF)
  Destination:       TO_BUS_A<15> (PAD)
  Source Clock:      CLK rising

  Data Path: XLXI_3/XLXI_86/Q_15 to TO_BUS_A<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.361   0.561  Q_15 (Q_15)
     end scope: 'XLXI_3/XLXI_86:Q<15>'
     LUT6:I2->O            1   0.097   0.556  XLXI_3/SEL_B<5>_1116 (XLXI_3/SEL_B<5>_1116)
     LUT6:I2->O            1   0.097   0.000  XLXI_3/SEL_B<5>_65 (XLXI_3/SEL_B<5>_65)
     MUXF7:I1->O           1   0.279   0.683  XLXI_3/SEL_B<5>_5_f7_4 (XLXI_3/SEL_B<5>_5_f75)
     LUT6:I1->O            1   0.097   0.279  XLXI_3/SEL_B<5>6 (TO_BUS_B_15_OBUF)
     OBUF:I->O                 0.000          TO_BUS_B_15_OBUF (TO_BUS_B<15>)
    ----------------------------------------
    Total                      3.010ns (0.931ns logic, 2.079ns route)
                                       (30.9% logic, 69.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 864 / 32
-------------------------------------------------------------------------
Delay:               2.907ns (Levels of Logic = 6)
  Source:            SEL_A<0> (PAD)
  Destination:       TO_BUS_A<15> (PAD)

  Data Path: SEL_A<0> to TO_BUS_A<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           144   0.001   0.817  SEL_A_0_IBUF (SEL_A_0_IBUF)
     LUT6:I0->O            1   0.097   0.556  XLXI_3/XLXI_2/XLXI_3/XLXI_3/Mmux_TO_BUS_111 (XLXI_3/XLXI_2/XLXI_3/XLXI_3/Mmux_TO_BUS_111)
     LUT6:I2->O            1   0.097   0.000  XLXI_3/XLXI_2/XLXI_3/XLXI_3/Mmux_TO_BUS_6 (XLXI_3/XLXI_2/XLXI_3/XLXI_3/Mmux_TO_BUS_6)
     MUXF7:I1->O           1   0.279   0.683  XLXI_3/XLXI_2/XLXI_3/XLXI_3/Mmux_TO_BUS_5_f7 (XLXI_3/XLXI_2/XLXI_3/XLXI_3/Mmux_TO_BUS_5_f7)
     LUT6:I1->O            1   0.097   0.279  XLXI_3/SEL_A<5> (TO_BUS_A_0_OBUF)
     OBUF:I->O                 0.000          TO_BUS_A_0_OBUF (TO_BUS_A<0>)
    ----------------------------------------
    Total                      2.907ns (0.571ns logic, 2.336ns route)
                                       (19.6% logic, 80.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    0.845|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 19.00 secs
Total CPU time to Xst completion: 19.60 secs
 
--> 

Total memory usage is 4642016 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   79 (   0 filtered)
Number of infos    :   64 (   0 filtered)

