2024-02-07 12:20:25,721 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste1.txt
2024-02-07 12:20:25,721 Loaded 12 instructions
2024-02-07 12:20:25,721 
Instruction at 00: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 12:20:25,721 
Instruction at 04: 00000000101000000000001100010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 12:20:25,721 
Instruction at 08: 00000001010000000000010100010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 12:20:25,721 
Instruction at 0c: 00000000010101010010000000100011
-----Control signals-----
ALU Src: True
Mem to Reg: None
Reg Write: False
Mem Read: False
Mem Write: True
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-07 12:20:25,726 
Instruction at 10: 00000000011001010010001000100011
-----Control signals-----
ALU Src: True
Mem to Reg: None
Reg Write: False
Mem Read: False
Mem Write: True
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-07 12:20:25,730 
Instruction at 14: 00000000000001010010010110000011
-----Control signals-----
ALU Src: True
Mem to Reg: True
Reg Write: True
Mem Read: True
Mem Write: False
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-07 12:20:25,732 
Instruction at 18: 00000000010001010010011000000011
-----Control signals-----
ALU Src: True
Mem to Reg: True
Reg Write: True
Mem Read: True
Mem Write: False
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-07 12:20:25,738 
Instruction at 1c: 00000000110001011000011100110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 12:20:25,746 
Instruction at 20: 01000000101101100000011110110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 12:20:25,746 
Instruction at 24: 01000000110001011000100000110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 12:20:25,756 
Instruction at 28: 00000000101101100111100010110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 12:20:25,756 
Instruction at 2c: 00000000110001011110100100110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:11:45,222 Loading memory from 
2024-02-07 13:11:49,549 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste1.txt
2024-02-07 13:11:49,549 Loaded 12 instructions
2024-02-07 13:11:49,552 
Instruction at 00: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:11:49,552 
Instruction at 04: 00000000101000000000001100010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:11:49,552 
Instruction at 08: 00000001010000000000010100010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:11:49,554 
Instruction at 0c: 00000000010101010010000000100011
-----Control signals-----
ALU Src: True
Mem to Reg: None
Reg Write: False
Mem Read: False
Mem Write: True
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-07 13:11:49,557 
Instruction at 10: 00000000011001010010001000100011
-----Control signals-----
ALU Src: True
Mem to Reg: None
Reg Write: False
Mem Read: False
Mem Write: True
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-07 13:11:49,562 
Instruction at 14: 00000000000001010010010110000011
-----Control signals-----
ALU Src: True
Mem to Reg: True
Reg Write: True
Mem Read: True
Mem Write: False
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-07 13:11:49,565 
Instruction at 18: 00000000010001010010011000000011
-----Control signals-----
ALU Src: True
Mem to Reg: True
Reg Write: True
Mem Read: True
Mem Write: False
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-07 13:11:49,576 
Instruction at 1c: 00000000110001011000011100110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:11:49,581 
Instruction at 20: 01000000101101100000011110110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:11:49,586 
Instruction at 24: 01000000110001011000100000110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:11:49,589 
Instruction at 28: 00000000101101100111100010110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:11:49,591 
Instruction at 2c: 00000000110001011110100100110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:15:22,222 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste1.txt
2024-02-07 13:15:22,222 Loaded 12 instructions
2024-02-07 13:15:22,222 
Instruction at 00: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:15:22,223 
Instruction at 04: 00000000101000000000001100010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:15:22,223 
Instruction at 08: 00000001010000000000010100010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:15:22,223 
Instruction at 0c: 00000000010101010010000000100011
-----Control signals-----
ALU Src: True
Mem to Reg: None
Reg Write: False
Mem Read: False
Mem Write: True
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-07 13:15:22,225 
Instruction at 10: 00000000011001010010001000100011
-----Control signals-----
ALU Src: True
Mem to Reg: None
Reg Write: False
Mem Read: False
Mem Write: True
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-07 13:15:22,225 
Instruction at 14: 00000000000001010010010110000011
-----Control signals-----
ALU Src: True
Mem to Reg: True
Reg Write: True
Mem Read: True
Mem Write: False
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-07 13:15:22,233 
Instruction at 18: 00000000010001010010011000000011
-----Control signals-----
ALU Src: True
Mem to Reg: True
Reg Write: True
Mem Read: True
Mem Write: False
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-07 13:15:22,233 
Instruction at 1c: 00000000110001011000011100110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:15:22,249 
Instruction at 20: 01000000101101100000011110110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:15:22,251 
Instruction at 24: 01000000110001011000100000110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:15:22,258 
Instruction at 28: 00000000101101100111100010110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:15:22,261 
Instruction at 2c: 00000000110001011110100100110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:16:15,985 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste1.txt
2024-02-07 13:16:15,986 Loaded 12 instructions
2024-02-07 13:16:15,988 
Instruction at 00: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:16:15,988 
Instruction at 04: 00000000101000000000001100010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:16:15,990 
Instruction at 08: 00000001010000000000010100010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:16:15,993 
Instruction at 0c: 00000000010101010010000000100011
-----Control signals-----
ALU Src: True
Mem to Reg: None
Reg Write: False
Mem Read: False
Mem Write: True
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-07 13:16:16,002 
Instruction at 10: 00000000011001010010001000100011
-----Control signals-----
ALU Src: True
Mem to Reg: None
Reg Write: False
Mem Read: False
Mem Write: True
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-07 13:16:16,017 
Instruction at 14: 00000000000001010010010110000011
-----Control signals-----
ALU Src: True
Mem to Reg: True
Reg Write: True
Mem Read: True
Mem Write: False
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-07 13:16:16,021 
Instruction at 18: 00000000010001010010011000000011
-----Control signals-----
ALU Src: True
Mem to Reg: True
Reg Write: True
Mem Read: True
Mem Write: False
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-07 13:16:16,033 
Instruction at 1c: 00000000110001011000011100110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:16:16,037 
Instruction at 20: 01000000101101100000011110110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:16:16,065 
Instruction at 24: 01000000110001011000100000110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:16:16,071 
Instruction at 28: 00000000101101100111100010110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:16:16,076 
Instruction at 2c: 00000000110001011110100100110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:16:41,772 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste1.txt
2024-02-07 13:16:41,775 Loaded 12 instructions
2024-02-07 13:16:41,775 
Instruction at 00: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:16:41,775 
Instruction at 04: 00000000101000000000001100010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:16:41,778 
Instruction at 08: 00000001010000000000010100010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:16:41,782 
Instruction at 0c: 00000000010101010010000000100011
-----Control signals-----
ALU Src: True
Mem to Reg: None
Reg Write: False
Mem Read: False
Mem Write: True
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-07 13:16:41,789 
Instruction at 10: 00000000011001010010001000100011
-----Control signals-----
ALU Src: True
Mem to Reg: None
Reg Write: False
Mem Read: False
Mem Write: True
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-07 13:16:41,801 
Instruction at 14: 00000000000001010010010110000011
-----Control signals-----
ALU Src: True
Mem to Reg: True
Reg Write: True
Mem Read: True
Mem Write: False
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-07 13:16:41,804 
Instruction at 18: 00000000010001010010011000000011
-----Control signals-----
ALU Src: True
Mem to Reg: True
Reg Write: True
Mem Read: True
Mem Write: False
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-07 13:16:41,815 
Instruction at 1c: 00000000110001011000011100110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:16:41,826 
Instruction at 20: 01000000101101100000011110110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:16:41,836 
Instruction at 24: 01000000110001011000100000110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:16:41,843 
Instruction at 28: 00000000101101100111100010110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:16:41,852 
Instruction at 2c: 00000000110001011110100100110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:16:49,703 Loading memory from 
2024-02-07 13:16:55,172 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste1.txt
2024-02-07 13:16:55,172 Loaded 12 instructions
2024-02-07 13:16:55,172 
Instruction at 00: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:16:55,173 
Instruction at 04: 00000000101000000000001100010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:16:55,173 
Instruction at 08: 00000001010000000000010100010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:16:55,173 
Instruction at 0c: 00000000010101010010000000100011
-----Control signals-----
ALU Src: True
Mem to Reg: None
Reg Write: False
Mem Read: False
Mem Write: True
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-07 13:16:55,173 
Instruction at 10: 00000000011001010010001000100011
-----Control signals-----
ALU Src: True
Mem to Reg: None
Reg Write: False
Mem Read: False
Mem Write: True
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-07 13:16:55,173 
Instruction at 14: 00000000000001010010010110000011
-----Control signals-----
ALU Src: True
Mem to Reg: True
Reg Write: True
Mem Read: True
Mem Write: False
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-07 13:16:55,173 
Instruction at 18: 00000000010001010010011000000011
-----Control signals-----
ALU Src: True
Mem to Reg: True
Reg Write: True
Mem Read: True
Mem Write: False
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-07 13:16:55,173 
Instruction at 1c: 00000000110001011000011100110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:16:55,173 
Instruction at 20: 01000000101101100000011110110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:16:55,173 
Instruction at 24: 01000000110001011000100000110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:16:55,173 
Instruction at 28: 00000000101101100111100010110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 13:16:55,173 
Instruction at 2c: 00000000110001011110100100110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 15:37:15,312 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste1.txt
2024-02-07 15:37:15,319 Loaded 12 instructions
2024-02-07 15:37:15,320 
Instruction at 00: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 15:37:15,320 
Instruction at 04: 00000000101000000000001100010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 15:37:15,320 
Instruction at 08: 00000001010000000000010100010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 15:37:15,322 
Instruction at 0c: 00000000010101010010000000100011
-----Control signals-----
ALU Src: True
Mem to Reg: None
Reg Write: False
Mem Read: False
Mem Write: True
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-07 15:37:15,323 
Instruction at 10: 00000000011001010010001000100011
-----Control signals-----
ALU Src: True
Mem to Reg: None
Reg Write: False
Mem Read: False
Mem Write: True
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-07 15:37:15,324 
Instruction at 14: 00000000000001010010010110000011
-----Control signals-----
ALU Src: True
Mem to Reg: True
Reg Write: True
Mem Read: True
Mem Write: False
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-07 15:37:15,325 
Instruction at 18: 00000000010001010010011000000011
-----Control signals-----
ALU Src: True
Mem to Reg: True
Reg Write: True
Mem Read: True
Mem Write: False
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-07 15:37:15,326 
Instruction at 1c: 00000000110001011000011100110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 15:37:15,328 
Instruction at 20: 01000000101101100000011110110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 15:37:15,331 
Instruction at 24: 01000000110001011000100000110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 15:37:15,333 
Instruction at 28: 00000000101101100111100010110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 15:37:15,334 
Instruction at 2c: 00000000110001011110100100110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-07 15:37:20,821 Loading memory from 
2024-02-08 11:16:23,142 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste1.txt
2024-02-08 11:16:23,151 Loaded 12 instructions
2024-02-08 11:17:31,173 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste1.txt
2024-02-08 11:17:31,173 Loaded 12 instructions
2024-02-08 11:29:49,395 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste1.txt
2024-02-08 11:29:49,395 Loaded 12 instructions
2024-02-08 11:31:47,737 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste1.txt
2024-02-08 11:31:47,738 Loaded 12 instructions
2024-02-08 11:36:08,459 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste1.txt
2024-02-08 11:36:08,459 Loaded 12 instructions
2024-02-08 14:04:11,939 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste1.txt
2024-02-08 14:04:11,947 Loaded 12 instructions
2024-02-08 14:04:24,236 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste1.txt
2024-02-08 14:04:24,236 Loaded 12 instructions
2024-02-08 14:04:29,631 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste2.txt
2024-02-08 14:04:29,632 Loaded 9 instructions
2024-02-08 14:05:53,563 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste1.txt
2024-02-08 14:05:53,563 Loaded 12 instructions
2024-02-08 14:06:25,331 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste1.txt
2024-02-08 14:06:25,331 Loaded 12 instructions
2024-02-08 14:06:25,331 No more instructions
2024-02-08 14:06:48,516 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste1.txt
2024-02-08 14:06:48,517 Loaded 12 instructions
2024-02-08 14:06:48,519 Instruction not found at 0
2024-02-08 14:07:11,673 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste1.txt
2024-02-08 14:07:11,674 Loaded 12 instructions
2024-02-08 14:07:11,674 Instruction not found at 0
2024-02-08 14:07:52,625 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste1.txt
2024-02-08 14:07:52,626 Loaded 12 instructions
2024-02-08 14:12:15,031 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste1.txt
2024-02-08 14:12:15,032 Loaded 12 instructions
2024-02-08 14:12:15,034 Instruction not found at 0
2024-02-08 14:12:34,953 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste2.txt
2024-02-08 14:12:34,954 Loaded 9 instructions
2024-02-08 14:12:34,954 Instruction not found at 0
2024-02-08 14:14:13,737 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste1.txt
2024-02-08 14:14:13,739 Loaded 12 instructions
2024-02-08 14:14:13,740 Instruction not found at 0
2024-02-08 14:14:25,876 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste1_detalhes.txt
2024-02-08 14:14:25,884 Loaded 12 instructions
2024-02-08 14:14:25,887 Instruction not found at 0
2024-02-08 14:14:57,812 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste1.txt
2024-02-08 14:14:57,813 Loaded 12 instructions
2024-02-08 14:14:57,813 Instruction not found at 0
2024-02-08 14:15:01,656 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste3.txt
2024-02-08 14:15:01,671 Loaded 7 instructions
2024-02-08 14:15:01,671 Instruction not found at 0
2024-02-08 14:16:05,941 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste1.txt
2024-02-08 14:16:05,941 Loaded 12 instructions
2024-02-08 14:16:05,941 Instruction not found at address 4
2024-02-08 14:18:39,910 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste1.txt
2024-02-08 14:18:39,911 Loaded 12 instructions
2024-02-08 14:18:39,911 Instruction not found at address 0
2024-02-08 14:19:40,221 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste1.txt
2024-02-08 14:19:40,222 Loaded 12 instructions
2024-02-08 14:19:40,224 Instruction not found at address 0
2024-02-08 14:20:06,129 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste1.txt
2024-02-08 14:20:06,129 Loaded 12 instructions
2024-02-08 14:20:06,132 Instruction not found at address 0
2024-02-08 14:23:07,703 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste1.txt
2024-02-08 14:23:07,704 Loaded 12 instructions
2024-02-08 14:23:07,705 Instruction not found at address 0
2024-02-08 14:24:05,425 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste1.txt
2024-02-08 14:24:05,425 Loaded 12 instructions
2024-02-08 14:24:05,428 Instruction not found at address 0
2024-02-08 14:24:21,177 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste1.txt
2024-02-08 14:24:21,177 Loaded 12 instructions
2024-02-08 14:24:21,180 Instruction not found at address 0
2024-02-08 14:27:02,786 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste1.txt
2024-02-08 14:27:02,787 Loaded 12 instructions
2024-02-08 14:27:26,251 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste1.txt
2024-02-08 14:27:26,252 Loaded 12 instructions
2024-02-08 14:28:04,125 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste1.txt
2024-02-08 14:28:04,125 Loaded 12 instructions
2024-02-08 14:36:33,063 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste1.txt
2024-02-08 14:36:33,066 Loaded 12 instructions
2024-02-08 14:36:57,031 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste1.txt
2024-02-08 14:36:57,032 Loaded 12 instructions
2024-02-08 14:37:22,207 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste1.txt
2024-02-08 14:37:22,208 Loaded 12 instructions
2024-02-08 14:37:50,689 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste1.txt
2024-02-08 14:37:50,690 Loaded 12 instructions
2024-02-08 14:38:20,239 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste1.txt
2024-02-08 14:38:20,239 Loaded 12 instructions
2024-02-08 14:39:49,327 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste1.txt
2024-02-08 14:39:49,327 Loaded 12 instructions
2024-02-08 14:53:03,086 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste1.txt
2024-02-08 14:53:03,087 Loaded 12 instructions
2024-02-08 14:53:50,719 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste1.txt
2024-02-08 14:53:50,721 Loaded 12 instructions
2024-02-08 14:54:27,318 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste1.txt
2024-02-08 14:54:27,319 Loaded 12 instructions
2024-02-08 14:54:57,923 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste1.txt
2024-02-08 14:54:57,924 Loaded 12 instructions
2024-02-08 14:55:15,456 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste1.txt
2024-02-08 14:55:15,458 Loaded 12 instructions
2024-02-08 14:55:38,299 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste1.txt
2024-02-08 14:55:38,299 Loaded 12 instructions
2024-02-08 14:56:16,127 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste1.txt
2024-02-08 14:56:16,127 Loaded 12 instructions
2024-02-08 14:56:34,906 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste1.txt
2024-02-08 14:56:34,907 Loaded 12 instructions
2024-02-08 14:56:47,458 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste1.txt
2024-02-08 14:56:47,458 Loaded 12 instructions
2024-02-08 15:00:18,173 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste1.txt
2024-02-08 15:00:18,173 Loaded 12 instructions
2024-02-08 15:00:35,736 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste1.txt
2024-02-08 15:00:35,738 Loaded 12 instructions
2024-02-08 15:00:47,065 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste1.txt
2024-02-08 15:00:47,067 Loaded 12 instructions
2024-02-08 15:01:03,034 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste1.txt
2024-02-08 15:01:03,034 Loaded 12 instructions
2024-02-08 15:01:32,563 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste1.txt
2024-02-08 15:01:32,563 Loaded 12 instructions
2024-02-08 15:09:18,156 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste1.txt
2024-02-08 15:09:18,158 Loaded 12 instructions
2024-02-08 15:09:18,158 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,158 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,158 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,162 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,163 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,169 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,169 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,181 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,188 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,191 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,199 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,199 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,207 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,207 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,216 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,223 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,227 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,233 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,240 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,245 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,248 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,256 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,256 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,264 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,267 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,273 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,277 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,286 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,291 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,299 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,301 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,306 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,313 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,317 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,321 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,330 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,330 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,339 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,339 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,346 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,352 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,357 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,367 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,376 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,379 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,386 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,386 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,397 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,397 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,403 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,406 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,414 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,419 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,419 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,428 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,431 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,431 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,446 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,453 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,456 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,469 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,473 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,478 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,484 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,487 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,491 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,500 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,504 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,505 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,508 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,510 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,512 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,512 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,518 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,519 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,521 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,526 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,529 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,532 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,534 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,543 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,546 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,551 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,552 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,552 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,556 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,559 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,561 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,565 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,568 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,577 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,585 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,587 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,590 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,596 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,603 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,607 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,610 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,615 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,619 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,625 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,629 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,634 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,637 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,642 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,650 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,655 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,659 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,661 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,661 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,661 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,668 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,668 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,675 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,676 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,683 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,686 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,692 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,696 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,699 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,701 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,707 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,709 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,709 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,716 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,726 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,729 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,736 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,741 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,746 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,750 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,752 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,766 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,774 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,782 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,786 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,791 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,796 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,802 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,808 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,816 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,819 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,827 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,833 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,836 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,844 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,849 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,856 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,857 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,869 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,877 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,886 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,891 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,904 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,907 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,916 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,926 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,936 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,949 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,963 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,973 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,981 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,990 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:18,997 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,006 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,007 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,022 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,030 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,038 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,054 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,057 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,071 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,087 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,100 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,112 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,126 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,144 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,156 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,166 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,179 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,191 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,206 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,219 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,230 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,246 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,256 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,270 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,286 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,297 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,306 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,317 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,319 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,327 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,346 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,354 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,360 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,370 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,381 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,390 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,406 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,418 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,436 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,452 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,458 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,474 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,486 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,499 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,511 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,523 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,531 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,539 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,548 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,552 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,564 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,570 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,576 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,581 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,581 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,589 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,589 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,597 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,605 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,611 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,613 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,618 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,621 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,629 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,629 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,638 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,646 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,646 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,657 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,663 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,671 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,676 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,679 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,688 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,696 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,696 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,707 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,713 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,721 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,726 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,729 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,741 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,747 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,756 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,763 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,770 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,779 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,787 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,787 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,799 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,804 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,812 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,820 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,820 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,829 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,836 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,846 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,853 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,856 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,866 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,876 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,886 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,894 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,896 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,906 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,911 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,919 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,930 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,936 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,946 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,956 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,963 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,970 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,977 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,987 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:19,992 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,003 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,009 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,018 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,026 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,036 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,046 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,051 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,057 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,059 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,070 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,076 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,081 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,086 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,089 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,098 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,106 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,114 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,117 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,122 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,131 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,131 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,138 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,149 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,156 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,162 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,166 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,170 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,181 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,186 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,189 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,202 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,210 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,216 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,218 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,227 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,236 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,242 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,251 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,259 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,259 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,267 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,270 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,277 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,284 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,288 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,296 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,300 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,309 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,309 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,317 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,328 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,328 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,336 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,343 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,349 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,356 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,357 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,357 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,366 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,374 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,376 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,392 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,401 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,411 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,422 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,430 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,446 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,450 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,457 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,465 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,472 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,479 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,487 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,496 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,498 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,506 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,508 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,512 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,516 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,519 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,519 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,526 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,528 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,538 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,538 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,546 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,546 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,557 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,561 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,571 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,576 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,576 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,586 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,588 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,596 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,601 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,609 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,618 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,618 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,626 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,626 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,634 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,642 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,650 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,656 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,658 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,666 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,676 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,683 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,699 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,706 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,716 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,725 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,733 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,748 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,760 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,766 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,773 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,785 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,789 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,808 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,820 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,828 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,830 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,846 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,846 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,856 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,872 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,880 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,896 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,907 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,916 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,926 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,931 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,941 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,952 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,960 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,971 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,977 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,986 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:20,996 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,003 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,009 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,018 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,030 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,036 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,046 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,052 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,058 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,071 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,077 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,086 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,100 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,107 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,107 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,117 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,128 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,132 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,140 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,149 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,149 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,157 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,166 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,177 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,183 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,189 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,200 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,206 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,217 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,222 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,231 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,245 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,255 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,263 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,271 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,280 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,288 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,298 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,307 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,316 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,321 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,329 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,340 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,346 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,349 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,356 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,364 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,373 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,379 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,380 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,387 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,396 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,397 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,413 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,419 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,419 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,429 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,436 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,446 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,454 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,460 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,471 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,486 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,487 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,493 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,498 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,501 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,506 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,510 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,522 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,526 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,531 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,537 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,545 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,552 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,561 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,567 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,573 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,586 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,592 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,597 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,606 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,609 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,621 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,626 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,635 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,636 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,642 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,650 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,650 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,659 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,668 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,672 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,676 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,683 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,689 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,695 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,699 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,707 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,707 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,718 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,723 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,728 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,731 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,739 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,748 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,748 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,756 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,763 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,766 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,772 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,780 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,788 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,790 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,798 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,805 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,806 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,816 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,816 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,826 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,836 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,839 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,849 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,856 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,868 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,875 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,881 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,888 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,898 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,898 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,906 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,916 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,929 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,929 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,940 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,946 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,952 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,956 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,965 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,973 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,978 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,984 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,986 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:21,992 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,002 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,011 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,016 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,017 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,026 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,026 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,036 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,042 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,046 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,052 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,058 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,062 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,067 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,075 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,082 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,086 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,090 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,097 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,099 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,107 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,111 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,116 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,122 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,131 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,136 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,141 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,146 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,149 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,156 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,164 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,166 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,172 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,179 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,182 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,189 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,189 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,198 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,206 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,212 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,216 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,221 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,229 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,229 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,237 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,246 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,253 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,256 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,261 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,266 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,272 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,277 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,277 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,287 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,294 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,297 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,302 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,310 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,310 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,320 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,320 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,326 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,336 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,341 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,346 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,346 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,356 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,359 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,367 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,372 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,376 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,379 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,388 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,392 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,401 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,409 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,409 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,416 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,416 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,433 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,441 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,446 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,449 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,457 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,457 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,472 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,476 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,486 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,490 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,496 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,498 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,498 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,507 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,516 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,523 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,528 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,531 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,539 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,539 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,547 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,556 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,559 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,566 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,573 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,576 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,583 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,588 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,588 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,600 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,606 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,606 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,616 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,620 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,626 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,631 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,636 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,646 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,651 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,656 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,661 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,666 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,669 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,676 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,683 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,686 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,695 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,696 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,703 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,706 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,711 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,719 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,719 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,728 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,736 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,736 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,746 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,752 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,756 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,764 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,769 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,776 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,779 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,786 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,791 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,796 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,802 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,808 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,810 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,819 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,819 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,828 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,836 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,837 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,843 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,851 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,860 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,860 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,869 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,873 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,876 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,886 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,892 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,896 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,900 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,909 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,909 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,917 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,927 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,933 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,936 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,941 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,946 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,949 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,958 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,958 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,966 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,976 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,976 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,986 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,991 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:22,996 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,005 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,007 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,016 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,016 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,024 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,026 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,036 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,040 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,048 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,048 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,056 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,061 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,066 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,074 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,080 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,083 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,088 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,088 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,096 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,107 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,115 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,118 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,121 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,130 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,133 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,138 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,138 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,148 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,158 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,164 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,166 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,172 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,179 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,186 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,191 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,198 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,203 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,206 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,213 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,216 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,220 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,228 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,230 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,236 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,236 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,246 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,253 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,256 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,261 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,269 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,272 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,277 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,277 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,288 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,293 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,298 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,301 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,310 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,310 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,318 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,326 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,326 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,336 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,336 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,346 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,351 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,358 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,360 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,370 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,376 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,380 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,386 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,396 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,409 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,417 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,426 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,434 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,438 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,446 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,456 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,463 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,466 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,473 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,476 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,491 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,493 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,499 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,499 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,507 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,507 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,522 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,526 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,532 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,536 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,540 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,548 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,548 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,560 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,566 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,566 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,576 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,576 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,586 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,592 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,598 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,598 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,606 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,614 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,617 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,622 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,630 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,636 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,646 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,650 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,656 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,659 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,666 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,671 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,679 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,688 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,688 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,696 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,699 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,706 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,708 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,716 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,727 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,729 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,739 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,745 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,747 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,753 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,761 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,769 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,776 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,777 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,786 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,790 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,798 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,808 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,816 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,822 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,826 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,830 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,838 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,844 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,846 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,856 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,861 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,870 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,878 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,878 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,887 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,893 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,896 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,901 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,909 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,918 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,926 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,928 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,936 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,941 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,946 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,951 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,960 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,968 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,973 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,977 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,986 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,993 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:23,996 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,010 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,018 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,018 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,027 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,037 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,043 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,051 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,060 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,067 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,076 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,076 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,086 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,096 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,106 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,108 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,119 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,127 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,133 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,141 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,149 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,157 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,166 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,176 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,184 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,192 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,198 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,206 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,214 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,224 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,231 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,241 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,246 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,257 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,263 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,266 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,276 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,288 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,296 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,299 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,306 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,313 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,316 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,321 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,334 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,338 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,341 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,351 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,354 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,356 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,366 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,371 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,374 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,379 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,388 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,396 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,399 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,406 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,406 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,412 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,416 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,421 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,423 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,429 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,429 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,439 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,439 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,446 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,448 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,454 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,456 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,463 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,466 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,473 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,476 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,480 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,487 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,490 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,492 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,495 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,502 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,507 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,511 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,513 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,516 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,516 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,521 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,526 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,533 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,537 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,540 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,546 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,548 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,553 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,556 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,556 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,561 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,570 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,576 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,577 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,586 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,586 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,594 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,598 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,602 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,606 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,611 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,619 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,629 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,629 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,636 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,646 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,652 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,656 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,666 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,674 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,677 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,686 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,692 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,701 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,709 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,716 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,725 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,727 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,736 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,747 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,750 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,760 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,768 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,777 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,786 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,790 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,801 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,806 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,816 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,825 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,831 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,839 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,847 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,856 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,864 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,871 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,879 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,890 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,896 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,904 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,911 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,916 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,927 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,936 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,946 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,951 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,956 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,966 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,974 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,979 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,992 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:24,997 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,008 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,016 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,019 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,029 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,036 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,046 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,056 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,061 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,069 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,078 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,078 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,096 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,102 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,111 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,116 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,119 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,127 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,136 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,146 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,159 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,166 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,174 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,179 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,186 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,197 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,200 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,209 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,217 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,219 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,226 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,234 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,236 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,242 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,250 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,258 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,263 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,266 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,274 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,278 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,286 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,291 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,300 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,306 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,307 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,316 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,319 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,326 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,326 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,332 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,340 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,346 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,348 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,357 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,361 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,366 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,372 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,376 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,380 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,389 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,397 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,409 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,409 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,416 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,421 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,426 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,433 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,438 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,438 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,447 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,457 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,466 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,471 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,476 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,480 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,487 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,487 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,496 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,504 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,506 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,516 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,524 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,529 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,536 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,536 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,547 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,556 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,561 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,570 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,576 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,578 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,588 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,596 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,602 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,611 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,616 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,619 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,626 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,634 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,636 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,646 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,653 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,659 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,666 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,675 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,676 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,686 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,691 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,700 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,710 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,718 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,724 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,729 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,736 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,740 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,748 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,751 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,764 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,772 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,776 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,786 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,789 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,800 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,806 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,816 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,826 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,831 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,839 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,849 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,856 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,862 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,871 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,879 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,887 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,898 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,904 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,912 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,916 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,927 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,929 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,939 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,946 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,946 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,956 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,956 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,966 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,974 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,979 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,979 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,988 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,994 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:25,998 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,003 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,011 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,019 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,027 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,032 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,036 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,044 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,052 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,060 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,060 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,068 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,076 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,076 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,086 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,096 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,106 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,112 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,117 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,126 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,127 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,140 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,146 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,153 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,158 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,166 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,166 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,177 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,187 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,196 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,200 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,208 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,211 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,216 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,233 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,236 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,246 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,249 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,257 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,266 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,273 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,281 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,286 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,291 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,298 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,300 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,306 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,306 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,317 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,326 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,331 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,336 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,339 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,347 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,350 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,356 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,364 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,371 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,376 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,379 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,386 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,391 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,404 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,413 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,421 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,429 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,445 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,452 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,457 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,462 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,466 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,476 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,479 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,486 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,497 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,503 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,507 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,511 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,516 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,519 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,519 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,526 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,530 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,536 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,541 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,544 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,548 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,548 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,554 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,556 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,560 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,568 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,568 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,568 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,575 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,576 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,576 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,587 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,593 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,596 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,600 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,603 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,606 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,609 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,612 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,615 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,618 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,623 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,626 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,635 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,636 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,636 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,641 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,643 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,646 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,651 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,656 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,660 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,666 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,669 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,671 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,679 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,684 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,692 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,700 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,700 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,709 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,709 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,720 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,724 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,732 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,738 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,741 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,749 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,749 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,756 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,756 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,783 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,805 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,806 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,811 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,816 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,825 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,827 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,829 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,831 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,836 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,839 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,843 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,847 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,857 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,860 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,864 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,866 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,866 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,871 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,871 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,876 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,885 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,886 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,888 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,891 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,893 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,896 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,898 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,900 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,911 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,915 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,919 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,921 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,922 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,926 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,933 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,936 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,936 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,936 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,946 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,946 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,953 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,963 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,966 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,970 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,972 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,976 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,979 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,982 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,986 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:26,994 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,000 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,004 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,006 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,010 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,010 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,010 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,022 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,027 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,032 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,034 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,039 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,042 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,046 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,046 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,058 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,065 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,068 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,069 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,076 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,081 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,085 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,086 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,095 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,101 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,106 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,113 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,117 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,117 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,126 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,126 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,140 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,146 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,150 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,152 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,152 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,156 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,158 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,163 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,163 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,173 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,176 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,184 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,188 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,191 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,196 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,199 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,207 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,213 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,216 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,221 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,223 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,227 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,229 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,232 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,236 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,240 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,248 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,248 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,258 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,260 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,264 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,266 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,266 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,276 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,276 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,281 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,289 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,289 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,289 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,289 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,297 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,297 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,297 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,311 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,316 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,321 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,321 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,326 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,329 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,329 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,329 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,354 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,359 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,362 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,366 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,371 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,378 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,386 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,390 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,390 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,396 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,407 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,411 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:09:27,427 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:10:49,191 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste1.txt
2024-02-08 15:10:49,193 Loaded 12 instructions
2024-02-08 15:13:26,093 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste1.txt
2024-02-08 15:13:26,095 Loaded 12 instructions
2024-02-08 15:13:47,394 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste1.txt
2024-02-08 15:13:47,394 Loaded 12 instructions
2024-02-08 15:14:33,066 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste1.txt
2024-02-08 15:14:33,067 Loaded 12 instructions
2024-02-08 15:14:33,067 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:14:33,068 
Instruction at 4: 00000000101000000000001100010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:14:33,069 
Instruction at 8: 00000001010000000000010100010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:14:33,069 
Instruction at 12: 00000000010101010010000000100011
-----Control signals-----
ALU Src: True
Mem to Reg: None
Reg Write: False
Mem Read: False
Mem Write: True
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-08 15:14:33,075 
Instruction at 16: 00000000011001010010001000100011
-----Control signals-----
ALU Src: True
Mem to Reg: None
Reg Write: False
Mem Read: False
Mem Write: True
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-08 15:14:33,076 
Instruction at 20: 00000000000001010010010110000011
-----Control signals-----
ALU Src: True
Mem to Reg: True
Reg Write: True
Mem Read: True
Mem Write: False
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-08 15:14:33,086 
Instruction at 24: 00000000010001010010011000000011
-----Control signals-----
ALU Src: True
Mem to Reg: True
Reg Write: True
Mem Read: True
Mem Write: False
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-08 15:14:33,090 
Instruction at 28: 00000000110001011000011100110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:14:33,099 
Instruction at 32: 01000000101101100000011110110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:14:33,107 
Instruction at 36: 01000000110001011000100000110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:14:33,107 
Instruction at 40: 00000000101101100111100010110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:14:33,117 
Instruction at 44: 00000000110001011110100100110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:14:33,121 Instruction not found at address 48
2024-02-08 15:15:05,986 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste1.txt
2024-02-08 15:15:05,987 Loaded 12 instructions
2024-02-08 15:15:05,987 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:15:05,988 
Instruction at 4: 00000000101000000000001100010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:15:05,988 
Instruction at 8: 00000001010000000000010100010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:15:05,989 
Instruction at 12: 00000000010101010010000000100011
-----Control signals-----
ALU Src: True
Mem to Reg: None
Reg Write: False
Mem Read: False
Mem Write: True
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-08 15:15:05,996 
Instruction at 16: 00000000011001010010001000100011
-----Control signals-----
ALU Src: True
Mem to Reg: None
Reg Write: False
Mem Read: False
Mem Write: True
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-08 15:15:05,998 
Instruction at 20: 00000000000001010010010110000011
-----Control signals-----
ALU Src: True
Mem to Reg: True
Reg Write: True
Mem Read: True
Mem Write: False
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-08 15:15:06,017 
Instruction at 24: 00000000010001010010011000000011
-----Control signals-----
ALU Src: True
Mem to Reg: True
Reg Write: True
Mem Read: True
Mem Write: False
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-08 15:15:06,022 
Instruction at 28: 00000000110001011000011100110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:15:06,027 
Instruction at 32: 01000000101101100000011110110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:15:06,029 
Instruction at 36: 01000000110001011000100000110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:15:06,036 
Instruction at 40: 00000000101101100111100010110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:15:06,038 
Instruction at 44: 00000000110001011110100100110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:15:34,736 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste1.txt
2024-02-08 15:15:34,738 Loaded 12 instructions
2024-02-08 15:15:34,738 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:15:34,738 
Instruction at 4: 00000000101000000000001100010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:15:34,738 
Instruction at 8: 00000001010000000000010100010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:15:34,738 
Instruction at 12: 00000000010101010010000000100011
-----Control signals-----
ALU Src: True
Mem to Reg: None
Reg Write: False
Mem Read: False
Mem Write: True
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-08 15:15:34,745 
Instruction at 16: 00000000011001010010001000100011
-----Control signals-----
ALU Src: True
Mem to Reg: None
Reg Write: False
Mem Read: False
Mem Write: True
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-08 15:15:34,749 
Instruction at 20: 00000000000001010010010110000011
-----Control signals-----
ALU Src: True
Mem to Reg: True
Reg Write: True
Mem Read: True
Mem Write: False
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-08 15:15:34,754 
Instruction at 24: 00000000010001010010011000000011
-----Control signals-----
ALU Src: True
Mem to Reg: True
Reg Write: True
Mem Read: True
Mem Write: False
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-08 15:15:34,756 
Instruction at 28: 00000000110001011000011100110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:15:34,767 
Instruction at 32: 01000000101101100000011110110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:15:34,770 
Instruction at 36: 01000000110001011000100000110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:15:34,770 
Instruction at 40: 00000000101101100111100010110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:15:34,776 
Instruction at 44: 00000000110001011110100100110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:15:34,779 Instruction not found at address 48
2024-02-08 15:15:34,779 Halting...
2024-02-08 15:16:37,406 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste1.txt
2024-02-08 15:16:37,409 Loaded 12 instructions
2024-02-08 15:16:37,409 
Instruction at 0: 00000000001100000000001010010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:16:37,409 
Instruction at 4: 00000000101000000000001100010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:16:37,409 
Instruction at 8: 00000001010000000000010100010011
-----Control signals-----
ALU Src: True
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:16:37,409 
Instruction at 12: 00000000010101010010000000100011
-----Control signals-----
ALU Src: True
Mem to Reg: None
Reg Write: False
Mem Read: False
Mem Write: True
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-08 15:16:37,415 
Instruction at 16: 00000000011001010010001000100011
-----Control signals-----
ALU Src: True
Mem to Reg: None
Reg Write: False
Mem Read: False
Mem Write: True
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-08 15:16:37,416 
Instruction at 20: 00000000000001010010010110000011
-----Control signals-----
ALU Src: True
Mem to Reg: True
Reg Write: True
Mem Read: True
Mem Write: False
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-08 15:16:37,421 
Instruction at 24: 00000000010001010010011000000011
-----Control signals-----
ALU Src: True
Mem to Reg: True
Reg Write: True
Mem Read: True
Mem Write: False
Branch: False
ALU Op1: False
ALU Op2: False

2024-02-08 15:16:37,432 
Instruction at 28: 00000000110001011000011100110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:16:37,436 
Instruction at 32: 01000000101101100000011110110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:16:37,451 
Instruction at 36: 01000000110001011000100000110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:16:37,462 
Instruction at 40: 00000000101101100111100010110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:16:37,466 
Instruction at 44: 00000000110001011110100100110011
-----Control signals-----
ALU Src: False
Mem to Reg: False
Reg Write: True
Mem Read: False
Mem Write: False
Branch: False
ALU Op1: True
ALU Op2: False

2024-02-08 15:16:37,474 Instruction not found at address 0x30
2024-02-08 15:16:37,476 Halting...
2024-02-08 15:21:21,922 Loading memory from C:/Users/victo/Documents/GitRepos/rv-emulator/test/teste1.txt
2024-02-08 15:21:21,924 Loaded 12 instructions
2024-02-08 15:21:21,926 Instruction not found at address 0x30
2024-02-08 15:21:21,927 Halting...
