Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 0 fs : File "D:/verilog/ready_valid/ready_valid.srcs/sim_1/new/testbench.v" Line 49
x x
x x
1 0
data in -> out 1
0 0
1 0
data in -> out 0
1 0
data in -> out 1
1 0
data in -> out 1
1 0
data in -> out 0
1 0
data in -> out 0
1 0
data in -> out 1
1 0
data in -> out 1
1 0
data in -> out 0
