-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fft is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    X_R_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_R_0_ce0 : OUT STD_LOGIC;
    X_R_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_R_0_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_R_0_ce1 : OUT STD_LOGIC;
    X_R_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_R_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_R_1_ce0 : OUT STD_LOGIC;
    X_R_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_R_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_R_1_ce1 : OUT STD_LOGIC;
    X_R_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_R_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_R_2_ce0 : OUT STD_LOGIC;
    X_R_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_R_2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_R_2_ce1 : OUT STD_LOGIC;
    X_R_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_R_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_R_3_ce0 : OUT STD_LOGIC;
    X_R_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_R_3_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_R_3_ce1 : OUT STD_LOGIC;
    X_R_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_I_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_I_0_ce0 : OUT STD_LOGIC;
    X_I_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_I_0_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_I_0_ce1 : OUT STD_LOGIC;
    X_I_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_I_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_I_1_ce0 : OUT STD_LOGIC;
    X_I_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_I_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_I_1_ce1 : OUT STD_LOGIC;
    X_I_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_I_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_I_2_ce0 : OUT STD_LOGIC;
    X_I_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_I_2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_I_2_ce1 : OUT STD_LOGIC;
    X_I_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_I_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_I_3_ce0 : OUT STD_LOGIC;
    X_I_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_I_3_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_I_3_ce1 : OUT STD_LOGIC;
    X_I_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    OUT_R_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    OUT_R_0_ce0 : OUT STD_LOGIC;
    OUT_R_0_we0 : OUT STD_LOGIC;
    OUT_R_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    OUT_R_0_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    OUT_R_0_ce1 : OUT STD_LOGIC;
    OUT_R_0_we1 : OUT STD_LOGIC;
    OUT_R_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    OUT_R_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    OUT_R_1_ce0 : OUT STD_LOGIC;
    OUT_R_1_we0 : OUT STD_LOGIC;
    OUT_R_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    OUT_R_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    OUT_R_1_ce1 : OUT STD_LOGIC;
    OUT_R_1_we1 : OUT STD_LOGIC;
    OUT_R_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    OUT_R_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    OUT_R_2_ce0 : OUT STD_LOGIC;
    OUT_R_2_we0 : OUT STD_LOGIC;
    OUT_R_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    OUT_R_2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    OUT_R_2_ce1 : OUT STD_LOGIC;
    OUT_R_2_we1 : OUT STD_LOGIC;
    OUT_R_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    OUT_R_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    OUT_R_3_ce0 : OUT STD_LOGIC;
    OUT_R_3_we0 : OUT STD_LOGIC;
    OUT_R_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    OUT_R_3_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    OUT_R_3_ce1 : OUT STD_LOGIC;
    OUT_R_3_we1 : OUT STD_LOGIC;
    OUT_R_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    OUT_I_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    OUT_I_0_ce0 : OUT STD_LOGIC;
    OUT_I_0_we0 : OUT STD_LOGIC;
    OUT_I_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    OUT_I_0_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    OUT_I_0_ce1 : OUT STD_LOGIC;
    OUT_I_0_we1 : OUT STD_LOGIC;
    OUT_I_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    OUT_I_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    OUT_I_1_ce0 : OUT STD_LOGIC;
    OUT_I_1_we0 : OUT STD_LOGIC;
    OUT_I_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    OUT_I_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    OUT_I_1_ce1 : OUT STD_LOGIC;
    OUT_I_1_we1 : OUT STD_LOGIC;
    OUT_I_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    OUT_I_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    OUT_I_2_ce0 : OUT STD_LOGIC;
    OUT_I_2_we0 : OUT STD_LOGIC;
    OUT_I_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    OUT_I_2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    OUT_I_2_ce1 : OUT STD_LOGIC;
    OUT_I_2_we1 : OUT STD_LOGIC;
    OUT_I_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    OUT_I_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    OUT_I_3_ce0 : OUT STD_LOGIC;
    OUT_I_3_we0 : OUT STD_LOGIC;
    OUT_I_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    OUT_I_3_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    OUT_I_3_ce1 : OUT STD_LOGIC;
    OUT_I_3_we1 : OUT STD_LOGIC;
    OUT_I_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of fft is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "fft_fft,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.256000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=156,HLS_SYN_DSP=0,HLS_SYN_FF=10058,HLS_SYN_LUT=19487,HLS_VERSION=2022_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (21 downto 0) := "0000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (21 downto 0) := "0000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (21 downto 0) := "0000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (21 downto 0) := "0000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (21 downto 0) := "0000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (21 downto 0) := "0000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (21 downto 0) := "0001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (21 downto 0) := "0010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (21 downto 0) := "0100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (21 downto 0) := "1000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal W_real_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal W_real_ce0 : STD_LOGIC;
    signal W_real_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal W_real_ce1 : STD_LOGIC;
    signal W_real_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal W_imag_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal W_imag_ce0 : STD_LOGIC;
    signal W_imag_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal W_imag_ce1 : STD_LOGIC;
    signal W_imag_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage0_R_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage0_R_ce0 : STD_LOGIC;
    signal Stage0_R_we0 : STD_LOGIC;
    signal Stage0_R_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage0_R_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage0_R_1_ce0 : STD_LOGIC;
    signal Stage0_R_1_we0 : STD_LOGIC;
    signal Stage0_R_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage0_R_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage0_R_2_ce0 : STD_LOGIC;
    signal Stage0_R_2_we0 : STD_LOGIC;
    signal Stage0_R_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage0_R_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage0_R_3_ce0 : STD_LOGIC;
    signal Stage0_R_3_we0 : STD_LOGIC;
    signal Stage0_R_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage0_I_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage0_I_ce0 : STD_LOGIC;
    signal Stage0_I_we0 : STD_LOGIC;
    signal Stage0_I_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage0_I_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage0_I_1_ce0 : STD_LOGIC;
    signal Stage0_I_1_we0 : STD_LOGIC;
    signal Stage0_I_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage0_I_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage0_I_2_ce0 : STD_LOGIC;
    signal Stage0_I_2_we0 : STD_LOGIC;
    signal Stage0_I_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage0_I_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage0_I_3_ce0 : STD_LOGIC;
    signal Stage0_I_3_we0 : STD_LOGIC;
    signal Stage0_I_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage1_R_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage1_R_ce0 : STD_LOGIC;
    signal Stage1_R_we0 : STD_LOGIC;
    signal Stage1_R_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage1_R_ce1 : STD_LOGIC;
    signal Stage1_R_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage1_R_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage1_R_1_ce0 : STD_LOGIC;
    signal Stage1_R_1_we0 : STD_LOGIC;
    signal Stage1_R_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage1_R_1_ce1 : STD_LOGIC;
    signal Stage1_R_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage1_R_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage1_R_2_ce0 : STD_LOGIC;
    signal Stage1_R_2_we0 : STD_LOGIC;
    signal Stage1_R_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage1_R_2_ce1 : STD_LOGIC;
    signal Stage1_R_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage1_R_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage1_R_3_ce0 : STD_LOGIC;
    signal Stage1_R_3_we0 : STD_LOGIC;
    signal Stage1_R_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage1_R_3_ce1 : STD_LOGIC;
    signal Stage1_R_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage1_I_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage1_I_ce0 : STD_LOGIC;
    signal Stage1_I_we0 : STD_LOGIC;
    signal Stage1_I_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage1_I_ce1 : STD_LOGIC;
    signal Stage1_I_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage1_I_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage1_I_1_ce0 : STD_LOGIC;
    signal Stage1_I_1_we0 : STD_LOGIC;
    signal Stage1_I_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage1_I_1_ce1 : STD_LOGIC;
    signal Stage1_I_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage1_I_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage1_I_2_ce0 : STD_LOGIC;
    signal Stage1_I_2_we0 : STD_LOGIC;
    signal Stage1_I_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage1_I_2_ce1 : STD_LOGIC;
    signal Stage1_I_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage1_I_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage1_I_3_ce0 : STD_LOGIC;
    signal Stage1_I_3_we0 : STD_LOGIC;
    signal Stage1_I_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage1_I_3_ce1 : STD_LOGIC;
    signal Stage1_I_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage2_R_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage2_R_ce0 : STD_LOGIC;
    signal Stage2_R_we0 : STD_LOGIC;
    signal Stage2_R_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage2_R_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage2_R_ce1 : STD_LOGIC;
    signal Stage2_R_we1 : STD_LOGIC;
    signal Stage2_R_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage2_R_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage2_R_1_ce0 : STD_LOGIC;
    signal Stage2_R_1_we0 : STD_LOGIC;
    signal Stage2_R_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage2_R_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage2_R_1_ce1 : STD_LOGIC;
    signal Stage2_R_1_we1 : STD_LOGIC;
    signal Stage2_R_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage2_R_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage2_R_2_ce0 : STD_LOGIC;
    signal Stage2_R_2_we0 : STD_LOGIC;
    signal Stage2_R_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage2_R_2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage2_R_2_ce1 : STD_LOGIC;
    signal Stage2_R_2_we1 : STD_LOGIC;
    signal Stage2_R_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage2_R_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage2_R_3_ce0 : STD_LOGIC;
    signal Stage2_R_3_we0 : STD_LOGIC;
    signal Stage2_R_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage2_R_3_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage2_R_3_ce1 : STD_LOGIC;
    signal Stage2_R_3_we1 : STD_LOGIC;
    signal Stage2_R_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage2_I_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage2_I_ce0 : STD_LOGIC;
    signal Stage2_I_we0 : STD_LOGIC;
    signal Stage2_I_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage2_I_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage2_I_ce1 : STD_LOGIC;
    signal Stage2_I_we1 : STD_LOGIC;
    signal Stage2_I_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage2_I_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage2_I_1_ce0 : STD_LOGIC;
    signal Stage2_I_1_we0 : STD_LOGIC;
    signal Stage2_I_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage2_I_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage2_I_1_ce1 : STD_LOGIC;
    signal Stage2_I_1_we1 : STD_LOGIC;
    signal Stage2_I_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage2_I_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage2_I_2_ce0 : STD_LOGIC;
    signal Stage2_I_2_we0 : STD_LOGIC;
    signal Stage2_I_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage2_I_2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage2_I_2_ce1 : STD_LOGIC;
    signal Stage2_I_2_we1 : STD_LOGIC;
    signal Stage2_I_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage2_I_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage2_I_3_ce0 : STD_LOGIC;
    signal Stage2_I_3_we0 : STD_LOGIC;
    signal Stage2_I_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage2_I_3_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage2_I_3_ce1 : STD_LOGIC;
    signal Stage2_I_3_we1 : STD_LOGIC;
    signal Stage2_I_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage3_R_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage3_R_ce0 : STD_LOGIC;
    signal Stage3_R_we0 : STD_LOGIC;
    signal Stage3_R_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage3_R_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage3_R_ce1 : STD_LOGIC;
    signal Stage3_R_we1 : STD_LOGIC;
    signal Stage3_R_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage3_R_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage3_R_1_ce0 : STD_LOGIC;
    signal Stage3_R_1_we0 : STD_LOGIC;
    signal Stage3_R_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage3_R_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage3_R_1_ce1 : STD_LOGIC;
    signal Stage3_R_1_we1 : STD_LOGIC;
    signal Stage3_R_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage3_R_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage3_R_2_ce0 : STD_LOGIC;
    signal Stage3_R_2_we0 : STD_LOGIC;
    signal Stage3_R_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage3_R_2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage3_R_2_ce1 : STD_LOGIC;
    signal Stage3_R_2_we1 : STD_LOGIC;
    signal Stage3_R_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage3_R_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage3_R_3_ce0 : STD_LOGIC;
    signal Stage3_R_3_we0 : STD_LOGIC;
    signal Stage3_R_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage3_R_3_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage3_R_3_ce1 : STD_LOGIC;
    signal Stage3_R_3_we1 : STD_LOGIC;
    signal Stage3_R_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage3_I_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage3_I_ce0 : STD_LOGIC;
    signal Stage3_I_we0 : STD_LOGIC;
    signal Stage3_I_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage3_I_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage3_I_ce1 : STD_LOGIC;
    signal Stage3_I_we1 : STD_LOGIC;
    signal Stage3_I_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage3_I_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage3_I_1_ce0 : STD_LOGIC;
    signal Stage3_I_1_we0 : STD_LOGIC;
    signal Stage3_I_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage3_I_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage3_I_1_ce1 : STD_LOGIC;
    signal Stage3_I_1_we1 : STD_LOGIC;
    signal Stage3_I_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage3_I_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage3_I_2_ce0 : STD_LOGIC;
    signal Stage3_I_2_we0 : STD_LOGIC;
    signal Stage3_I_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage3_I_2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage3_I_2_ce1 : STD_LOGIC;
    signal Stage3_I_2_we1 : STD_LOGIC;
    signal Stage3_I_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage3_I_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage3_I_3_ce0 : STD_LOGIC;
    signal Stage3_I_3_we0 : STD_LOGIC;
    signal Stage3_I_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage3_I_3_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage3_I_3_ce1 : STD_LOGIC;
    signal Stage3_I_3_we1 : STD_LOGIC;
    signal Stage3_I_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage4_R_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage4_R_ce0 : STD_LOGIC;
    signal Stage4_R_we0 : STD_LOGIC;
    signal Stage4_R_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage4_R_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage4_R_ce1 : STD_LOGIC;
    signal Stage4_R_we1 : STD_LOGIC;
    signal Stage4_R_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage4_R_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage4_R_1_ce0 : STD_LOGIC;
    signal Stage4_R_1_we0 : STD_LOGIC;
    signal Stage4_R_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage4_R_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage4_R_1_ce1 : STD_LOGIC;
    signal Stage4_R_1_we1 : STD_LOGIC;
    signal Stage4_R_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage4_R_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage4_R_2_ce0 : STD_LOGIC;
    signal Stage4_R_2_we0 : STD_LOGIC;
    signal Stage4_R_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage4_R_2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage4_R_2_ce1 : STD_LOGIC;
    signal Stage4_R_2_we1 : STD_LOGIC;
    signal Stage4_R_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage4_R_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage4_R_3_ce0 : STD_LOGIC;
    signal Stage4_R_3_we0 : STD_LOGIC;
    signal Stage4_R_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage4_R_3_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage4_R_3_ce1 : STD_LOGIC;
    signal Stage4_R_3_we1 : STD_LOGIC;
    signal Stage4_R_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage4_I_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage4_I_ce0 : STD_LOGIC;
    signal Stage4_I_we0 : STD_LOGIC;
    signal Stage4_I_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage4_I_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage4_I_ce1 : STD_LOGIC;
    signal Stage4_I_we1 : STD_LOGIC;
    signal Stage4_I_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage4_I_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage4_I_1_ce0 : STD_LOGIC;
    signal Stage4_I_1_we0 : STD_LOGIC;
    signal Stage4_I_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage4_I_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage4_I_1_ce1 : STD_LOGIC;
    signal Stage4_I_1_we1 : STD_LOGIC;
    signal Stage4_I_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage4_I_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage4_I_2_ce0 : STD_LOGIC;
    signal Stage4_I_2_we0 : STD_LOGIC;
    signal Stage4_I_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage4_I_2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage4_I_2_ce1 : STD_LOGIC;
    signal Stage4_I_2_we1 : STD_LOGIC;
    signal Stage4_I_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage4_I_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage4_I_3_ce0 : STD_LOGIC;
    signal Stage4_I_3_we0 : STD_LOGIC;
    signal Stage4_I_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage4_I_3_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage4_I_3_ce1 : STD_LOGIC;
    signal Stage4_I_3_we1 : STD_LOGIC;
    signal Stage4_I_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage5_R_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage5_R_ce0 : STD_LOGIC;
    signal Stage5_R_we0 : STD_LOGIC;
    signal Stage5_R_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage5_R_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage5_R_ce1 : STD_LOGIC;
    signal Stage5_R_we1 : STD_LOGIC;
    signal Stage5_R_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage5_R_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage5_R_1_ce0 : STD_LOGIC;
    signal Stage5_R_1_we0 : STD_LOGIC;
    signal Stage5_R_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage5_R_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage5_R_1_ce1 : STD_LOGIC;
    signal Stage5_R_1_we1 : STD_LOGIC;
    signal Stage5_R_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage5_R_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage5_R_2_ce0 : STD_LOGIC;
    signal Stage5_R_2_we0 : STD_LOGIC;
    signal Stage5_R_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage5_R_2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage5_R_2_ce1 : STD_LOGIC;
    signal Stage5_R_2_we1 : STD_LOGIC;
    signal Stage5_R_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage5_R_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage5_R_3_ce0 : STD_LOGIC;
    signal Stage5_R_3_we0 : STD_LOGIC;
    signal Stage5_R_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage5_R_3_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage5_R_3_ce1 : STD_LOGIC;
    signal Stage5_R_3_we1 : STD_LOGIC;
    signal Stage5_R_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage5_I_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage5_I_ce0 : STD_LOGIC;
    signal Stage5_I_we0 : STD_LOGIC;
    signal Stage5_I_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage5_I_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage5_I_ce1 : STD_LOGIC;
    signal Stage5_I_we1 : STD_LOGIC;
    signal Stage5_I_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage5_I_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage5_I_1_ce0 : STD_LOGIC;
    signal Stage5_I_1_we0 : STD_LOGIC;
    signal Stage5_I_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage5_I_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage5_I_1_ce1 : STD_LOGIC;
    signal Stage5_I_1_we1 : STD_LOGIC;
    signal Stage5_I_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage5_I_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage5_I_2_ce0 : STD_LOGIC;
    signal Stage5_I_2_we0 : STD_LOGIC;
    signal Stage5_I_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage5_I_2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage5_I_2_ce1 : STD_LOGIC;
    signal Stage5_I_2_we1 : STD_LOGIC;
    signal Stage5_I_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage5_I_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage5_I_3_ce0 : STD_LOGIC;
    signal Stage5_I_3_we0 : STD_LOGIC;
    signal Stage5_I_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage5_I_3_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage5_I_3_ce1 : STD_LOGIC;
    signal Stage5_I_3_we1 : STD_LOGIC;
    signal Stage5_I_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage6_R_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage6_R_ce0 : STD_LOGIC;
    signal Stage6_R_we0 : STD_LOGIC;
    signal Stage6_R_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage6_R_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage6_R_ce1 : STD_LOGIC;
    signal Stage6_R_we1 : STD_LOGIC;
    signal Stage6_R_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage6_R_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage6_R_1_ce0 : STD_LOGIC;
    signal Stage6_R_1_we0 : STD_LOGIC;
    signal Stage6_R_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage6_R_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage6_R_1_ce1 : STD_LOGIC;
    signal Stage6_R_1_we1 : STD_LOGIC;
    signal Stage6_R_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage6_R_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage6_R_2_ce0 : STD_LOGIC;
    signal Stage6_R_2_we0 : STD_LOGIC;
    signal Stage6_R_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage6_R_2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage6_R_2_ce1 : STD_LOGIC;
    signal Stage6_R_2_we1 : STD_LOGIC;
    signal Stage6_R_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage6_R_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage6_R_3_ce0 : STD_LOGIC;
    signal Stage6_R_3_we0 : STD_LOGIC;
    signal Stage6_R_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage6_R_3_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage6_R_3_ce1 : STD_LOGIC;
    signal Stage6_R_3_we1 : STD_LOGIC;
    signal Stage6_R_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage6_I_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage6_I_ce0 : STD_LOGIC;
    signal Stage6_I_we0 : STD_LOGIC;
    signal Stage6_I_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage6_I_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage6_I_ce1 : STD_LOGIC;
    signal Stage6_I_we1 : STD_LOGIC;
    signal Stage6_I_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage6_I_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage6_I_1_ce0 : STD_LOGIC;
    signal Stage6_I_1_we0 : STD_LOGIC;
    signal Stage6_I_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage6_I_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage6_I_1_ce1 : STD_LOGIC;
    signal Stage6_I_1_we1 : STD_LOGIC;
    signal Stage6_I_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage6_I_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage6_I_2_ce0 : STD_LOGIC;
    signal Stage6_I_2_we0 : STD_LOGIC;
    signal Stage6_I_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage6_I_2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage6_I_2_ce1 : STD_LOGIC;
    signal Stage6_I_2_we1 : STD_LOGIC;
    signal Stage6_I_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage6_I_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage6_I_3_ce0 : STD_LOGIC;
    signal Stage6_I_3_we0 : STD_LOGIC;
    signal Stage6_I_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage6_I_3_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage6_I_3_ce1 : STD_LOGIC;
    signal Stage6_I_3_we1 : STD_LOGIC;
    signal Stage6_I_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage7_R_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage7_R_ce0 : STD_LOGIC;
    signal Stage7_R_we0 : STD_LOGIC;
    signal Stage7_R_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage7_R_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage7_R_ce1 : STD_LOGIC;
    signal Stage7_R_we1 : STD_LOGIC;
    signal Stage7_R_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage7_R_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage7_R_1_ce0 : STD_LOGIC;
    signal Stage7_R_1_we0 : STD_LOGIC;
    signal Stage7_R_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage7_R_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage7_R_1_ce1 : STD_LOGIC;
    signal Stage7_R_1_we1 : STD_LOGIC;
    signal Stage7_R_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage7_R_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage7_R_2_ce0 : STD_LOGIC;
    signal Stage7_R_2_we0 : STD_LOGIC;
    signal Stage7_R_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage7_R_2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage7_R_2_ce1 : STD_LOGIC;
    signal Stage7_R_2_we1 : STD_LOGIC;
    signal Stage7_R_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage7_R_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage7_R_3_ce0 : STD_LOGIC;
    signal Stage7_R_3_we0 : STD_LOGIC;
    signal Stage7_R_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage7_R_3_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage7_R_3_ce1 : STD_LOGIC;
    signal Stage7_R_3_we1 : STD_LOGIC;
    signal Stage7_R_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage7_I_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage7_I_ce0 : STD_LOGIC;
    signal Stage7_I_we0 : STD_LOGIC;
    signal Stage7_I_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage7_I_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage7_I_ce1 : STD_LOGIC;
    signal Stage7_I_we1 : STD_LOGIC;
    signal Stage7_I_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage7_I_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage7_I_1_ce0 : STD_LOGIC;
    signal Stage7_I_1_we0 : STD_LOGIC;
    signal Stage7_I_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage7_I_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage7_I_1_ce1 : STD_LOGIC;
    signal Stage7_I_1_we1 : STD_LOGIC;
    signal Stage7_I_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage7_I_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage7_I_2_ce0 : STD_LOGIC;
    signal Stage7_I_2_we0 : STD_LOGIC;
    signal Stage7_I_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage7_I_2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage7_I_2_ce1 : STD_LOGIC;
    signal Stage7_I_2_we1 : STD_LOGIC;
    signal Stage7_I_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage7_I_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage7_I_3_ce0 : STD_LOGIC;
    signal Stage7_I_3_we0 : STD_LOGIC;
    signal Stage7_I_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage7_I_3_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage7_I_3_ce1 : STD_LOGIC;
    signal Stage7_I_3_we1 : STD_LOGIC;
    signal Stage7_I_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage8_R_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage8_R_ce0 : STD_LOGIC;
    signal Stage8_R_we0 : STD_LOGIC;
    signal Stage8_R_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage8_R_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage8_R_ce1 : STD_LOGIC;
    signal Stage8_R_we1 : STD_LOGIC;
    signal Stage8_R_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage8_R_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage8_R_1_ce0 : STD_LOGIC;
    signal Stage8_R_1_we0 : STD_LOGIC;
    signal Stage8_R_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage8_R_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage8_R_1_ce1 : STD_LOGIC;
    signal Stage8_R_1_we1 : STD_LOGIC;
    signal Stage8_R_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage8_R_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage8_R_2_ce0 : STD_LOGIC;
    signal Stage8_R_2_we0 : STD_LOGIC;
    signal Stage8_R_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage8_R_2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage8_R_2_ce1 : STD_LOGIC;
    signal Stage8_R_2_we1 : STD_LOGIC;
    signal Stage8_R_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage8_R_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage8_R_3_ce0 : STD_LOGIC;
    signal Stage8_R_3_we0 : STD_LOGIC;
    signal Stage8_R_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage8_R_3_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage8_R_3_ce1 : STD_LOGIC;
    signal Stage8_R_3_we1 : STD_LOGIC;
    signal Stage8_R_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage8_I_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage8_I_ce0 : STD_LOGIC;
    signal Stage8_I_we0 : STD_LOGIC;
    signal Stage8_I_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage8_I_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage8_I_ce1 : STD_LOGIC;
    signal Stage8_I_we1 : STD_LOGIC;
    signal Stage8_I_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage8_I_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage8_I_1_ce0 : STD_LOGIC;
    signal Stage8_I_1_we0 : STD_LOGIC;
    signal Stage8_I_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage8_I_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage8_I_1_ce1 : STD_LOGIC;
    signal Stage8_I_1_we1 : STD_LOGIC;
    signal Stage8_I_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage8_I_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage8_I_2_ce0 : STD_LOGIC;
    signal Stage8_I_2_we0 : STD_LOGIC;
    signal Stage8_I_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage8_I_2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage8_I_2_ce1 : STD_LOGIC;
    signal Stage8_I_2_we1 : STD_LOGIC;
    signal Stage8_I_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage8_I_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage8_I_3_ce0 : STD_LOGIC;
    signal Stage8_I_3_we0 : STD_LOGIC;
    signal Stage8_I_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage8_I_3_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage8_I_3_ce1 : STD_LOGIC;
    signal Stage8_I_3_we1 : STD_LOGIC;
    signal Stage8_I_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage9_R_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage9_R_0_ce0 : STD_LOGIC;
    signal Stage9_R_0_we0 : STD_LOGIC;
    signal Stage9_R_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage9_R_0_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage9_R_0_ce1 : STD_LOGIC;
    signal Stage9_R_0_we1 : STD_LOGIC;
    signal Stage9_R_0_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage9_R_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage9_R_1_ce0 : STD_LOGIC;
    signal Stage9_R_1_we0 : STD_LOGIC;
    signal Stage9_R_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage9_R_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage9_R_1_ce1 : STD_LOGIC;
    signal Stage9_R_1_we1 : STD_LOGIC;
    signal Stage9_R_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage9_R_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage9_R_2_ce0 : STD_LOGIC;
    signal Stage9_R_2_we0 : STD_LOGIC;
    signal Stage9_R_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage9_R_2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage9_R_2_ce1 : STD_LOGIC;
    signal Stage9_R_2_we1 : STD_LOGIC;
    signal Stage9_R_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage9_R_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage9_R_3_ce0 : STD_LOGIC;
    signal Stage9_R_3_we0 : STD_LOGIC;
    signal Stage9_R_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage9_R_3_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage9_R_3_ce1 : STD_LOGIC;
    signal Stage9_R_3_we1 : STD_LOGIC;
    signal Stage9_R_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage9_I_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage9_I_0_ce0 : STD_LOGIC;
    signal Stage9_I_0_we0 : STD_LOGIC;
    signal Stage9_I_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage9_I_0_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage9_I_0_ce1 : STD_LOGIC;
    signal Stage9_I_0_we1 : STD_LOGIC;
    signal Stage9_I_0_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage9_I_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage9_I_1_ce0 : STD_LOGIC;
    signal Stage9_I_1_we0 : STD_LOGIC;
    signal Stage9_I_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage9_I_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage9_I_1_ce1 : STD_LOGIC;
    signal Stage9_I_1_we1 : STD_LOGIC;
    signal Stage9_I_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage9_I_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage9_I_2_ce0 : STD_LOGIC;
    signal Stage9_I_2_we0 : STD_LOGIC;
    signal Stage9_I_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage9_I_2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage9_I_2_ce1 : STD_LOGIC;
    signal Stage9_I_2_we1 : STD_LOGIC;
    signal Stage9_I_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage9_I_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage9_I_3_ce0 : STD_LOGIC;
    signal Stage9_I_3_we0 : STD_LOGIC;
    signal Stage9_I_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage9_I_3_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Stage9_I_3_ce1 : STD_LOGIC;
    signal Stage9_I_3_we1 : STD_LOGIC;
    signal Stage9_I_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_Reverse_fu_398_ap_start : STD_LOGIC;
    signal grp_fft_Pipeline_Reverse_fu_398_ap_done : STD_LOGIC;
    signal grp_fft_Pipeline_Reverse_fu_398_ap_idle : STD_LOGIC;
    signal grp_fft_Pipeline_Reverse_fu_398_ap_ready : STD_LOGIC;
    signal grp_fft_Pipeline_Reverse_fu_398_X_R_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_Reverse_fu_398_X_R_0_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_Reverse_fu_398_X_R_0_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_Reverse_fu_398_X_R_0_ce1 : STD_LOGIC;
    signal grp_fft_Pipeline_Reverse_fu_398_X_R_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_Reverse_fu_398_X_R_1_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_Reverse_fu_398_X_R_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_Reverse_fu_398_X_R_1_ce1 : STD_LOGIC;
    signal grp_fft_Pipeline_Reverse_fu_398_X_R_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_Reverse_fu_398_X_R_2_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_Reverse_fu_398_X_R_2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_Reverse_fu_398_X_R_2_ce1 : STD_LOGIC;
    signal grp_fft_Pipeline_Reverse_fu_398_X_R_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_Reverse_fu_398_X_R_3_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_Reverse_fu_398_X_R_3_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_Reverse_fu_398_X_R_3_ce1 : STD_LOGIC;
    signal grp_fft_Pipeline_Reverse_fu_398_Stage0_R_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_Reverse_fu_398_Stage0_R_1_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_Reverse_fu_398_Stage0_R_1_we0 : STD_LOGIC;
    signal grp_fft_Pipeline_Reverse_fu_398_Stage0_R_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_Reverse_fu_398_Stage0_R_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_Reverse_fu_398_Stage0_R_3_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_Reverse_fu_398_Stage0_R_3_we0 : STD_LOGIC;
    signal grp_fft_Pipeline_Reverse_fu_398_Stage0_R_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_Reverse_fu_398_Stage0_I_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_Reverse_fu_398_Stage0_I_1_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_Reverse_fu_398_Stage0_I_1_we0 : STD_LOGIC;
    signal grp_fft_Pipeline_Reverse_fu_398_Stage0_I_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_Reverse_fu_398_X_I_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_Reverse_fu_398_X_I_0_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_Reverse_fu_398_X_I_0_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_Reverse_fu_398_X_I_0_ce1 : STD_LOGIC;
    signal grp_fft_Pipeline_Reverse_fu_398_X_I_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_Reverse_fu_398_X_I_1_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_Reverse_fu_398_X_I_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_Reverse_fu_398_X_I_1_ce1 : STD_LOGIC;
    signal grp_fft_Pipeline_Reverse_fu_398_X_I_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_Reverse_fu_398_X_I_2_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_Reverse_fu_398_X_I_2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_Reverse_fu_398_X_I_2_ce1 : STD_LOGIC;
    signal grp_fft_Pipeline_Reverse_fu_398_X_I_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_Reverse_fu_398_X_I_3_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_Reverse_fu_398_X_I_3_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_Reverse_fu_398_X_I_3_ce1 : STD_LOGIC;
    signal grp_fft_Pipeline_Reverse_fu_398_Stage0_R_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_Reverse_fu_398_Stage0_R_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_Reverse_fu_398_Stage0_R_we0 : STD_LOGIC;
    signal grp_fft_Pipeline_Reverse_fu_398_Stage0_R_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_Reverse_fu_398_Stage0_R_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_Reverse_fu_398_Stage0_R_2_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_Reverse_fu_398_Stage0_R_2_we0 : STD_LOGIC;
    signal grp_fft_Pipeline_Reverse_fu_398_Stage0_R_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_Reverse_fu_398_Stage0_I_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_Reverse_fu_398_Stage0_I_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_Reverse_fu_398_Stage0_I_we0 : STD_LOGIC;
    signal grp_fft_Pipeline_Reverse_fu_398_Stage0_I_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_Reverse_fu_398_Stage0_I_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_Reverse_fu_398_Stage0_I_2_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_Reverse_fu_398_Stage0_I_2_we0 : STD_LOGIC;
    signal grp_fft_Pipeline_Reverse_fu_398_Stage0_I_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_Reverse_fu_398_Stage0_I_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_Reverse_fu_398_Stage0_I_3_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_Reverse_fu_398_Stage0_I_3_we0 : STD_LOGIC;
    signal grp_fft_Pipeline_Reverse_fu_398_Stage0_I_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_DFTpts_fu_434_ap_start : STD_LOGIC;
    signal grp_fft_Pipeline_DFTpts_fu_434_ap_done : STD_LOGIC;
    signal grp_fft_Pipeline_DFTpts_fu_434_ap_idle : STD_LOGIC;
    signal grp_fft_Pipeline_DFTpts_fu_434_ap_ready : STD_LOGIC;
    signal grp_fft_Pipeline_DFTpts_fu_434_Stage0_R_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_DFTpts_fu_434_Stage0_R_1_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_DFTpts_fu_434_Stage0_I_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_DFTpts_fu_434_Stage0_I_1_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_DFTpts_fu_434_Stage0_R_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_DFTpts_fu_434_Stage0_R_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_DFTpts_fu_434_Stage1_R_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_DFTpts_fu_434_Stage1_R_1_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_DFTpts_fu_434_Stage1_R_1_we0 : STD_LOGIC;
    signal grp_fft_Pipeline_DFTpts_fu_434_Stage1_R_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_DFTpts_fu_434_Stage0_I_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_DFTpts_fu_434_Stage0_I_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_DFTpts_fu_434_Stage1_I_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_DFTpts_fu_434_Stage1_I_1_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_DFTpts_fu_434_Stage1_I_1_we0 : STD_LOGIC;
    signal grp_fft_Pipeline_DFTpts_fu_434_Stage1_I_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_DFTpts_fu_434_Stage1_R_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_DFTpts_fu_434_Stage1_R_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_DFTpts_fu_434_Stage1_R_we0 : STD_LOGIC;
    signal grp_fft_Pipeline_DFTpts_fu_434_Stage1_R_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_DFTpts_fu_434_Stage1_I_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_DFTpts_fu_434_Stage1_I_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_DFTpts_fu_434_Stage1_I_we0 : STD_LOGIC;
    signal grp_fft_Pipeline_DFTpts_fu_434_Stage1_I_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_DFTpts_fu_434_Stage0_R_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_DFTpts_fu_434_Stage0_R_3_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_DFTpts_fu_434_Stage0_I_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_DFTpts_fu_434_Stage0_I_3_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_DFTpts_fu_434_Stage0_R_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_DFTpts_fu_434_Stage0_R_2_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_DFTpts_fu_434_Stage1_R_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_DFTpts_fu_434_Stage1_R_3_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_DFTpts_fu_434_Stage1_R_3_we0 : STD_LOGIC;
    signal grp_fft_Pipeline_DFTpts_fu_434_Stage1_R_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_DFTpts_fu_434_Stage0_I_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_DFTpts_fu_434_Stage0_I_2_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_DFTpts_fu_434_Stage1_I_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_DFTpts_fu_434_Stage1_I_3_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_DFTpts_fu_434_Stage1_I_3_we0 : STD_LOGIC;
    signal grp_fft_Pipeline_DFTpts_fu_434_Stage1_I_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_DFTpts_fu_434_Stage1_R_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_DFTpts_fu_434_Stage1_R_2_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_DFTpts_fu_434_Stage1_R_2_we0 : STD_LOGIC;
    signal grp_fft_Pipeline_DFTpts_fu_434_Stage1_R_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_DFTpts_fu_434_Stage1_I_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_DFTpts_fu_434_Stage1_I_2_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_DFTpts_fu_434_Stage1_I_2_we0 : STD_LOGIC;
    signal grp_fft_Pipeline_DFTpts_fu_434_Stage1_I_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_DFTpts_fu_434_grp_fu_519_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_DFTpts_fu_434_grp_fu_519_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_DFTpts_fu_434_grp_fu_519_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_Pipeline_DFTpts_fu_434_grp_fu_519_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_DFTpts_fu_434_grp_fu_523_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_DFTpts_fu_434_grp_fu_523_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_DFTpts_fu_434_grp_fu_523_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_Pipeline_DFTpts_fu_434_grp_fu_523_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_DFTpts_fu_434_grp_fu_527_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_DFTpts_fu_434_grp_fu_527_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_DFTpts_fu_434_grp_fu_527_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_Pipeline_DFTpts_fu_434_grp_fu_527_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_DFTpts_fu_434_grp_fu_531_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_DFTpts_fu_434_grp_fu_531_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_DFTpts_fu_434_grp_fu_531_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_Pipeline_DFTpts_fu_434_grp_fu_531_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_DFTpts_fu_434_grp_fu_535_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_DFTpts_fu_434_grp_fu_535_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_DFTpts_fu_434_grp_fu_535_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_Pipeline_DFTpts_fu_434_grp_fu_535_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_DFTpts_fu_434_grp_fu_539_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_DFTpts_fu_434_grp_fu_539_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_DFTpts_fu_434_grp_fu_539_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_Pipeline_DFTpts_fu_434_grp_fu_539_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_DFTpts_fu_434_grp_fu_543_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_DFTpts_fu_434_grp_fu_543_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_DFTpts_fu_434_grp_fu_543_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_Pipeline_DFTpts_fu_434_grp_fu_543_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_DFTpts_fu_434_grp_fu_547_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_DFTpts_fu_434_grp_fu_547_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_DFTpts_fu_434_grp_fu_547_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_Pipeline_DFTpts_fu_434_grp_fu_547_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_DFTpts_fu_434_grp_fu_551_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_DFTpts_fu_434_grp_fu_551_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_DFTpts_fu_434_grp_fu_551_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_Pipeline_DFTpts_fu_434_grp_fu_551_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_DFTpts_fu_434_grp_fu_555_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_DFTpts_fu_434_grp_fu_555_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_DFTpts_fu_434_grp_fu_555_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_Pipeline_DFTpts_fu_434_grp_fu_555_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_DFTpts_fu_434_grp_fu_559_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_DFTpts_fu_434_grp_fu_559_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_DFTpts_fu_434_grp_fu_559_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_Pipeline_DFTpts_fu_434_grp_fu_559_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_DFTpts_fu_434_grp_fu_563_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_DFTpts_fu_434_grp_fu_563_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_DFTpts_fu_434_grp_fu_563_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_Pipeline_DFTpts_fu_434_grp_fu_563_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_DFTpts_fu_434_grp_fu_567_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_DFTpts_fu_434_grp_fu_567_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_DFTpts_fu_434_grp_fu_567_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_DFTpts_fu_434_grp_fu_571_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_DFTpts_fu_434_grp_fu_571_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_DFTpts_fu_434_grp_fu_571_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_DFTpts_fu_434_grp_fu_575_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_DFTpts_fu_434_grp_fu_575_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_DFTpts_fu_434_grp_fu_575_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_DFTpts_fu_434_grp_fu_579_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_DFTpts_fu_434_grp_fu_579_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_DFTpts_fu_434_grp_fu_579_p_ce : STD_LOGIC;
    signal grp_fft_stages_fu_454_ap_start : STD_LOGIC;
    signal grp_fft_stages_fu_454_ap_done : STD_LOGIC;
    signal grp_fft_stages_fu_454_ap_idle : STD_LOGIC;
    signal grp_fft_stages_fu_454_ap_ready : STD_LOGIC;
    signal grp_fft_stages_fu_454_X_R_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_stages_fu_454_X_R_0_ce0 : STD_LOGIC;
    signal grp_fft_stages_fu_454_X_R_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_stages_fu_454_X_R_0_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_stages_fu_454_X_R_0_ce1 : STD_LOGIC;
    signal grp_fft_stages_fu_454_X_R_0_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_stages_fu_454_X_R_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_stages_fu_454_X_R_1_ce0 : STD_LOGIC;
    signal grp_fft_stages_fu_454_X_R_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_stages_fu_454_X_R_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_stages_fu_454_X_R_1_ce1 : STD_LOGIC;
    signal grp_fft_stages_fu_454_X_R_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_stages_fu_454_X_R_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_stages_fu_454_X_R_2_ce0 : STD_LOGIC;
    signal grp_fft_stages_fu_454_X_R_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_stages_fu_454_X_R_2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_stages_fu_454_X_R_2_ce1 : STD_LOGIC;
    signal grp_fft_stages_fu_454_X_R_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_stages_fu_454_X_R_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_stages_fu_454_X_R_3_ce0 : STD_LOGIC;
    signal grp_fft_stages_fu_454_X_R_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_stages_fu_454_X_R_3_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_stages_fu_454_X_R_3_ce1 : STD_LOGIC;
    signal grp_fft_stages_fu_454_X_R_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_stages_fu_454_X_I_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_stages_fu_454_X_I_0_ce0 : STD_LOGIC;
    signal grp_fft_stages_fu_454_X_I_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_stages_fu_454_X_I_0_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_stages_fu_454_X_I_0_ce1 : STD_LOGIC;
    signal grp_fft_stages_fu_454_X_I_0_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_stages_fu_454_X_I_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_stages_fu_454_X_I_1_ce0 : STD_LOGIC;
    signal grp_fft_stages_fu_454_X_I_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_stages_fu_454_X_I_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_stages_fu_454_X_I_1_ce1 : STD_LOGIC;
    signal grp_fft_stages_fu_454_X_I_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_stages_fu_454_X_I_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_stages_fu_454_X_I_2_ce0 : STD_LOGIC;
    signal grp_fft_stages_fu_454_X_I_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_stages_fu_454_X_I_2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_stages_fu_454_X_I_2_ce1 : STD_LOGIC;
    signal grp_fft_stages_fu_454_X_I_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_stages_fu_454_X_I_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_stages_fu_454_X_I_3_ce0 : STD_LOGIC;
    signal grp_fft_stages_fu_454_X_I_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_stages_fu_454_X_I_3_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_stages_fu_454_X_I_3_ce1 : STD_LOGIC;
    signal grp_fft_stages_fu_454_X_I_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_stages_fu_454_stage : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fft_stages_fu_454_OUT_R_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_stages_fu_454_OUT_R_0_ce0 : STD_LOGIC;
    signal grp_fft_stages_fu_454_OUT_R_0_we0 : STD_LOGIC;
    signal grp_fft_stages_fu_454_OUT_R_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_stages_fu_454_OUT_R_0_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_stages_fu_454_OUT_R_0_ce1 : STD_LOGIC;
    signal grp_fft_stages_fu_454_OUT_R_0_we1 : STD_LOGIC;
    signal grp_fft_stages_fu_454_OUT_R_0_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_stages_fu_454_OUT_R_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_stages_fu_454_OUT_R_1_ce0 : STD_LOGIC;
    signal grp_fft_stages_fu_454_OUT_R_1_we0 : STD_LOGIC;
    signal grp_fft_stages_fu_454_OUT_R_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_stages_fu_454_OUT_R_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_stages_fu_454_OUT_R_1_ce1 : STD_LOGIC;
    signal grp_fft_stages_fu_454_OUT_R_1_we1 : STD_LOGIC;
    signal grp_fft_stages_fu_454_OUT_R_1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_stages_fu_454_OUT_R_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_stages_fu_454_OUT_R_2_ce0 : STD_LOGIC;
    signal grp_fft_stages_fu_454_OUT_R_2_we0 : STD_LOGIC;
    signal grp_fft_stages_fu_454_OUT_R_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_stages_fu_454_OUT_R_2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_stages_fu_454_OUT_R_2_ce1 : STD_LOGIC;
    signal grp_fft_stages_fu_454_OUT_R_2_we1 : STD_LOGIC;
    signal grp_fft_stages_fu_454_OUT_R_2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_stages_fu_454_OUT_R_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_stages_fu_454_OUT_R_3_ce0 : STD_LOGIC;
    signal grp_fft_stages_fu_454_OUT_R_3_we0 : STD_LOGIC;
    signal grp_fft_stages_fu_454_OUT_R_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_stages_fu_454_OUT_R_3_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_stages_fu_454_OUT_R_3_ce1 : STD_LOGIC;
    signal grp_fft_stages_fu_454_OUT_R_3_we1 : STD_LOGIC;
    signal grp_fft_stages_fu_454_OUT_R_3_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_stages_fu_454_OUT_I_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_stages_fu_454_OUT_I_0_ce0 : STD_LOGIC;
    signal grp_fft_stages_fu_454_OUT_I_0_we0 : STD_LOGIC;
    signal grp_fft_stages_fu_454_OUT_I_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_stages_fu_454_OUT_I_0_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_stages_fu_454_OUT_I_0_ce1 : STD_LOGIC;
    signal grp_fft_stages_fu_454_OUT_I_0_we1 : STD_LOGIC;
    signal grp_fft_stages_fu_454_OUT_I_0_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_stages_fu_454_OUT_I_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_stages_fu_454_OUT_I_1_ce0 : STD_LOGIC;
    signal grp_fft_stages_fu_454_OUT_I_1_we0 : STD_LOGIC;
    signal grp_fft_stages_fu_454_OUT_I_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_stages_fu_454_OUT_I_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_stages_fu_454_OUT_I_1_ce1 : STD_LOGIC;
    signal grp_fft_stages_fu_454_OUT_I_1_we1 : STD_LOGIC;
    signal grp_fft_stages_fu_454_OUT_I_1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_stages_fu_454_OUT_I_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_stages_fu_454_OUT_I_2_ce0 : STD_LOGIC;
    signal grp_fft_stages_fu_454_OUT_I_2_we0 : STD_LOGIC;
    signal grp_fft_stages_fu_454_OUT_I_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_stages_fu_454_OUT_I_2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_stages_fu_454_OUT_I_2_ce1 : STD_LOGIC;
    signal grp_fft_stages_fu_454_OUT_I_2_we1 : STD_LOGIC;
    signal grp_fft_stages_fu_454_OUT_I_2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_stages_fu_454_OUT_I_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_stages_fu_454_OUT_I_3_ce0 : STD_LOGIC;
    signal grp_fft_stages_fu_454_OUT_I_3_we0 : STD_LOGIC;
    signal grp_fft_stages_fu_454_OUT_I_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_stages_fu_454_OUT_I_3_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_stages_fu_454_OUT_I_3_ce1 : STD_LOGIC;
    signal grp_fft_stages_fu_454_OUT_I_3_we1 : STD_LOGIC;
    signal grp_fft_stages_fu_454_OUT_I_3_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_ap_start : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_ap_done : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_ap_idle : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_ap_ready : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_OUT_R_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_OUT_R_1_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_OUT_R_1_we0 : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_OUT_R_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_OUT_R_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_OUT_R_1_ce1 : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_OUT_R_1_we1 : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_OUT_R_1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_OUT_I_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_OUT_I_1_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_OUT_I_1_we0 : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_OUT_I_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_OUT_I_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_OUT_I_1_ce1 : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_OUT_I_1_we1 : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_OUT_I_1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_Stage9_R_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_Stage9_R_1_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_Stage9_R_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_Stage9_R_1_ce1 : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_Stage9_R_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_Stage9_R_3_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_Stage9_R_3_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_Stage9_R_3_ce1 : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_Stage9_I_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_Stage9_I_1_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_Stage9_I_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_Stage9_I_1_ce1 : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_Stage9_I_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_Stage9_I_3_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_Stage9_I_3_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_Stage9_I_3_ce1 : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_OUT_R_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_OUT_R_0_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_OUT_R_0_we0 : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_OUT_R_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_OUT_R_0_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_OUT_R_0_ce1 : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_OUT_R_0_we1 : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_OUT_R_0_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_OUT_I_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_OUT_I_0_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_OUT_I_0_we0 : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_OUT_I_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_OUT_I_0_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_OUT_I_0_ce1 : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_OUT_I_0_we1 : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_OUT_I_0_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_Stage9_R_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_Stage9_R_0_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_Stage9_R_0_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_Stage9_R_0_ce1 : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_Stage9_R_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_Stage9_R_2_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_Stage9_R_2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_Stage9_R_2_ce1 : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_Stage9_I_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_Stage9_I_0_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_Stage9_I_0_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_Stage9_I_0_ce1 : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_Stage9_I_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_Stage9_I_2_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_Stage9_I_2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_Stage9_I_2_ce1 : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_OUT_R_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_OUT_R_2_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_OUT_R_2_we0 : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_OUT_R_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_OUT_R_2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_OUT_R_2_ce1 : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_OUT_R_2_we1 : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_OUT_R_2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_OUT_I_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_OUT_I_2_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_OUT_I_2_we0 : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_OUT_I_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_OUT_I_2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_OUT_I_2_ce1 : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_OUT_I_2_we1 : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_OUT_I_2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_OUT_R_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_OUT_R_3_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_OUT_R_3_we0 : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_OUT_R_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_OUT_R_3_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_OUT_R_3_ce1 : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_OUT_R_3_we1 : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_OUT_R_3_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_OUT_I_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_OUT_I_3_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_OUT_I_3_we0 : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_OUT_I_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_OUT_I_3_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_OUT_I_3_ce1 : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_OUT_I_3_we1 : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_OUT_I_3_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_W_real_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_W_real_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_W_real_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_W_real_ce1 : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_W_imag_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_W_imag_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_W_imag_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_W_imag_ce1 : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_grp_fu_519_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_grp_fu_519_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_grp_fu_519_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_grp_fu_519_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_grp_fu_523_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_grp_fu_523_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_grp_fu_523_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_grp_fu_523_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_grp_fu_527_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_grp_fu_527_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_grp_fu_527_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_grp_fu_527_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_grp_fu_531_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_grp_fu_531_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_grp_fu_531_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_grp_fu_531_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_grp_fu_535_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_grp_fu_535_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_grp_fu_535_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_grp_fu_535_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_grp_fu_539_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_grp_fu_539_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_grp_fu_539_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_grp_fu_539_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_grp_fu_543_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_grp_fu_543_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_grp_fu_543_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_grp_fu_543_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_grp_fu_547_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_grp_fu_547_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_grp_fu_547_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_grp_fu_547_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_grp_fu_551_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_grp_fu_551_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_grp_fu_551_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_grp_fu_551_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_grp_fu_555_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_grp_fu_555_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_grp_fu_555_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_grp_fu_555_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_grp_fu_559_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_grp_fu_559_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_grp_fu_559_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_grp_fu_559_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_grp_fu_563_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_grp_fu_563_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_grp_fu_563_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_grp_fu_563_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_grp_fu_567_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_grp_fu_567_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_grp_fu_567_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_grp_fu_571_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_grp_fu_571_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_grp_fu_571_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_grp_fu_575_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_grp_fu_575_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_grp_fu_575_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_butterfly_fu_487_grp_fu_579_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_grp_fu_579_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_butterfly_fu_487_grp_fu_579_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_Reverse_fu_398_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_fft_Pipeline_DFTpts_fu_434_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_fft_stages_fu_454_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal grp_fft_Pipeline_butterfly_fu_487_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal grp_fu_519_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_519_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_519_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_519_ce : STD_LOGIC;
    signal grp_fu_523_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_523_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_523_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_523_ce : STD_LOGIC;
    signal grp_fu_527_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_527_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_527_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_527_ce : STD_LOGIC;
    signal grp_fu_531_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_531_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_531_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_531_ce : STD_LOGIC;
    signal grp_fu_535_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_535_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_535_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_535_ce : STD_LOGIC;
    signal grp_fu_539_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_539_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_539_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_539_ce : STD_LOGIC;
    signal grp_fu_543_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_543_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_543_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_543_ce : STD_LOGIC;
    signal grp_fu_547_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_547_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_547_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_547_ce : STD_LOGIC;
    signal grp_fu_551_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_551_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_551_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_551_ce : STD_LOGIC;
    signal grp_fu_555_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_555_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_555_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_555_ce : STD_LOGIC;
    signal grp_fu_559_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_559_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_559_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_559_ce : STD_LOGIC;
    signal grp_fu_563_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_563_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_563_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_563_ce : STD_LOGIC;
    signal grp_fu_567_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_567_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_567_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_567_ce : STD_LOGIC;
    signal grp_fu_571_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_571_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_571_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_571_ce : STD_LOGIC;
    signal grp_fu_575_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_575_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_575_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_575_ce : STD_LOGIC;
    signal grp_fu_579_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_579_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_579_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_579_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component fft_fft_Pipeline_Reverse IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        X_R_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_R_0_ce0 : OUT STD_LOGIC;
        X_R_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_R_0_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_R_0_ce1 : OUT STD_LOGIC;
        X_R_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_R_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_R_1_ce0 : OUT STD_LOGIC;
        X_R_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_R_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_R_1_ce1 : OUT STD_LOGIC;
        X_R_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_R_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_R_2_ce0 : OUT STD_LOGIC;
        X_R_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_R_2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_R_2_ce1 : OUT STD_LOGIC;
        X_R_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_R_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_R_3_ce0 : OUT STD_LOGIC;
        X_R_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_R_3_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_R_3_ce1 : OUT STD_LOGIC;
        X_R_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        Stage0_R_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        Stage0_R_1_ce0 : OUT STD_LOGIC;
        Stage0_R_1_we0 : OUT STD_LOGIC;
        Stage0_R_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        Stage0_R_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        Stage0_R_3_ce0 : OUT STD_LOGIC;
        Stage0_R_3_we0 : OUT STD_LOGIC;
        Stage0_R_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        Stage0_I_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        Stage0_I_1_ce0 : OUT STD_LOGIC;
        Stage0_I_1_we0 : OUT STD_LOGIC;
        Stage0_I_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        X_I_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_I_0_ce0 : OUT STD_LOGIC;
        X_I_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_0_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_I_0_ce1 : OUT STD_LOGIC;
        X_I_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_I_1_ce0 : OUT STD_LOGIC;
        X_I_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_I_1_ce1 : OUT STD_LOGIC;
        X_I_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_I_2_ce0 : OUT STD_LOGIC;
        X_I_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_I_2_ce1 : OUT STD_LOGIC;
        X_I_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_I_3_ce0 : OUT STD_LOGIC;
        X_I_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_3_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_I_3_ce1 : OUT STD_LOGIC;
        X_I_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        Stage0_R_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        Stage0_R_ce0 : OUT STD_LOGIC;
        Stage0_R_we0 : OUT STD_LOGIC;
        Stage0_R_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        Stage0_R_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        Stage0_R_2_ce0 : OUT STD_LOGIC;
        Stage0_R_2_we0 : OUT STD_LOGIC;
        Stage0_R_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        Stage0_I_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        Stage0_I_ce0 : OUT STD_LOGIC;
        Stage0_I_we0 : OUT STD_LOGIC;
        Stage0_I_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        Stage0_I_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        Stage0_I_2_ce0 : OUT STD_LOGIC;
        Stage0_I_2_we0 : OUT STD_LOGIC;
        Stage0_I_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        Stage0_I_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        Stage0_I_3_ce0 : OUT STD_LOGIC;
        Stage0_I_3_we0 : OUT STD_LOGIC;
        Stage0_I_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fft_fft_Pipeline_DFTpts IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        Stage0_R_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        Stage0_R_1_ce0 : OUT STD_LOGIC;
        Stage0_R_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        Stage0_I_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        Stage0_I_1_ce0 : OUT STD_LOGIC;
        Stage0_I_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        Stage0_R_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        Stage0_R_ce0 : OUT STD_LOGIC;
        Stage0_R_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        Stage1_R_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        Stage1_R_1_ce0 : OUT STD_LOGIC;
        Stage1_R_1_we0 : OUT STD_LOGIC;
        Stage1_R_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        Stage0_I_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        Stage0_I_ce0 : OUT STD_LOGIC;
        Stage0_I_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        Stage1_I_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        Stage1_I_1_ce0 : OUT STD_LOGIC;
        Stage1_I_1_we0 : OUT STD_LOGIC;
        Stage1_I_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        Stage1_R_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        Stage1_R_ce0 : OUT STD_LOGIC;
        Stage1_R_we0 : OUT STD_LOGIC;
        Stage1_R_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        Stage1_I_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        Stage1_I_ce0 : OUT STD_LOGIC;
        Stage1_I_we0 : OUT STD_LOGIC;
        Stage1_I_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        Stage0_R_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        Stage0_R_3_ce0 : OUT STD_LOGIC;
        Stage0_R_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        Stage0_I_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        Stage0_I_3_ce0 : OUT STD_LOGIC;
        Stage0_I_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        Stage0_R_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        Stage0_R_2_ce0 : OUT STD_LOGIC;
        Stage0_R_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        Stage1_R_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        Stage1_R_3_ce0 : OUT STD_LOGIC;
        Stage1_R_3_we0 : OUT STD_LOGIC;
        Stage1_R_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        Stage0_I_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        Stage0_I_2_ce0 : OUT STD_LOGIC;
        Stage0_I_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        Stage1_I_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        Stage1_I_3_ce0 : OUT STD_LOGIC;
        Stage1_I_3_we0 : OUT STD_LOGIC;
        Stage1_I_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        Stage1_R_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        Stage1_R_2_ce0 : OUT STD_LOGIC;
        Stage1_R_2_we0 : OUT STD_LOGIC;
        Stage1_R_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        Stage1_I_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        Stage1_I_2_ce0 : OUT STD_LOGIC;
        Stage1_I_2_we0 : OUT STD_LOGIC;
        Stage1_I_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_519_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_519_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_519_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_519_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_519_p_ce : OUT STD_LOGIC;
        grp_fu_523_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_523_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_523_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_523_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_523_p_ce : OUT STD_LOGIC;
        grp_fu_527_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_527_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_527_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_527_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_527_p_ce : OUT STD_LOGIC;
        grp_fu_531_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_531_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_531_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_531_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_531_p_ce : OUT STD_LOGIC;
        grp_fu_535_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_535_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_535_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_535_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_535_p_ce : OUT STD_LOGIC;
        grp_fu_539_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_539_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_539_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_539_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_539_p_ce : OUT STD_LOGIC;
        grp_fu_543_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_543_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_543_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_543_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_543_p_ce : OUT STD_LOGIC;
        grp_fu_547_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_547_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_547_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_547_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_547_p_ce : OUT STD_LOGIC;
        grp_fu_551_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_551_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_551_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_551_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_551_p_ce : OUT STD_LOGIC;
        grp_fu_555_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_555_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_555_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_555_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_555_p_ce : OUT STD_LOGIC;
        grp_fu_559_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_559_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_559_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_559_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_559_p_ce : OUT STD_LOGIC;
        grp_fu_563_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_563_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_563_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_563_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_563_p_ce : OUT STD_LOGIC;
        grp_fu_567_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_567_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_567_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_567_p_ce : OUT STD_LOGIC;
        grp_fu_571_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_571_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_571_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_571_p_ce : OUT STD_LOGIC;
        grp_fu_575_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_575_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_575_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_575_p_ce : OUT STD_LOGIC;
        grp_fu_579_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_579_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_579_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_579_p_ce : OUT STD_LOGIC );
    end component;


    component fft_fft_stages IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        X_R_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_R_0_ce0 : OUT STD_LOGIC;
        X_R_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_R_0_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_R_0_ce1 : OUT STD_LOGIC;
        X_R_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_R_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_R_1_ce0 : OUT STD_LOGIC;
        X_R_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_R_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_R_1_ce1 : OUT STD_LOGIC;
        X_R_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_R_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_R_2_ce0 : OUT STD_LOGIC;
        X_R_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_R_2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_R_2_ce1 : OUT STD_LOGIC;
        X_R_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_R_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_R_3_ce0 : OUT STD_LOGIC;
        X_R_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_R_3_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_R_3_ce1 : OUT STD_LOGIC;
        X_R_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_I_0_ce0 : OUT STD_LOGIC;
        X_I_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_0_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_I_0_ce1 : OUT STD_LOGIC;
        X_I_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_I_1_ce0 : OUT STD_LOGIC;
        X_I_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_I_1_ce1 : OUT STD_LOGIC;
        X_I_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_I_2_ce0 : OUT STD_LOGIC;
        X_I_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_I_2_ce1 : OUT STD_LOGIC;
        X_I_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_I_3_ce0 : OUT STD_LOGIC;
        X_I_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_3_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_I_3_ce1 : OUT STD_LOGIC;
        X_I_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        stage : IN STD_LOGIC_VECTOR (3 downto 0);
        OUT_R_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        OUT_R_0_ce0 : OUT STD_LOGIC;
        OUT_R_0_we0 : OUT STD_LOGIC;
        OUT_R_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        OUT_R_0_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        OUT_R_0_ce1 : OUT STD_LOGIC;
        OUT_R_0_we1 : OUT STD_LOGIC;
        OUT_R_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        OUT_R_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        OUT_R_1_ce0 : OUT STD_LOGIC;
        OUT_R_1_we0 : OUT STD_LOGIC;
        OUT_R_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        OUT_R_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        OUT_R_1_ce1 : OUT STD_LOGIC;
        OUT_R_1_we1 : OUT STD_LOGIC;
        OUT_R_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        OUT_R_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        OUT_R_2_ce0 : OUT STD_LOGIC;
        OUT_R_2_we0 : OUT STD_LOGIC;
        OUT_R_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        OUT_R_2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        OUT_R_2_ce1 : OUT STD_LOGIC;
        OUT_R_2_we1 : OUT STD_LOGIC;
        OUT_R_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        OUT_R_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        OUT_R_3_ce0 : OUT STD_LOGIC;
        OUT_R_3_we0 : OUT STD_LOGIC;
        OUT_R_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        OUT_R_3_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        OUT_R_3_ce1 : OUT STD_LOGIC;
        OUT_R_3_we1 : OUT STD_LOGIC;
        OUT_R_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        OUT_I_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        OUT_I_0_ce0 : OUT STD_LOGIC;
        OUT_I_0_we0 : OUT STD_LOGIC;
        OUT_I_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        OUT_I_0_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        OUT_I_0_ce1 : OUT STD_LOGIC;
        OUT_I_0_we1 : OUT STD_LOGIC;
        OUT_I_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        OUT_I_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        OUT_I_1_ce0 : OUT STD_LOGIC;
        OUT_I_1_we0 : OUT STD_LOGIC;
        OUT_I_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        OUT_I_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        OUT_I_1_ce1 : OUT STD_LOGIC;
        OUT_I_1_we1 : OUT STD_LOGIC;
        OUT_I_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        OUT_I_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        OUT_I_2_ce0 : OUT STD_LOGIC;
        OUT_I_2_we0 : OUT STD_LOGIC;
        OUT_I_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        OUT_I_2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        OUT_I_2_ce1 : OUT STD_LOGIC;
        OUT_I_2_we1 : OUT STD_LOGIC;
        OUT_I_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        OUT_I_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        OUT_I_3_ce0 : OUT STD_LOGIC;
        OUT_I_3_we0 : OUT STD_LOGIC;
        OUT_I_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        OUT_I_3_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        OUT_I_3_ce1 : OUT STD_LOGIC;
        OUT_I_3_we1 : OUT STD_LOGIC;
        OUT_I_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fft_fft_Pipeline_butterfly IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        OUT_R_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        OUT_R_1_ce0 : OUT STD_LOGIC;
        OUT_R_1_we0 : OUT STD_LOGIC;
        OUT_R_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        OUT_R_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        OUT_R_1_ce1 : OUT STD_LOGIC;
        OUT_R_1_we1 : OUT STD_LOGIC;
        OUT_R_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        OUT_I_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        OUT_I_1_ce0 : OUT STD_LOGIC;
        OUT_I_1_we0 : OUT STD_LOGIC;
        OUT_I_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        OUT_I_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        OUT_I_1_ce1 : OUT STD_LOGIC;
        OUT_I_1_we1 : OUT STD_LOGIC;
        OUT_I_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        Stage9_R_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        Stage9_R_1_ce0 : OUT STD_LOGIC;
        Stage9_R_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        Stage9_R_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        Stage9_R_1_ce1 : OUT STD_LOGIC;
        Stage9_R_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        Stage9_R_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        Stage9_R_3_ce0 : OUT STD_LOGIC;
        Stage9_R_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        Stage9_R_3_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        Stage9_R_3_ce1 : OUT STD_LOGIC;
        Stage9_R_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        Stage9_I_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        Stage9_I_1_ce0 : OUT STD_LOGIC;
        Stage9_I_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        Stage9_I_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        Stage9_I_1_ce1 : OUT STD_LOGIC;
        Stage9_I_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        Stage9_I_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        Stage9_I_3_ce0 : OUT STD_LOGIC;
        Stage9_I_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        Stage9_I_3_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        Stage9_I_3_ce1 : OUT STD_LOGIC;
        Stage9_I_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        OUT_R_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        OUT_R_0_ce0 : OUT STD_LOGIC;
        OUT_R_0_we0 : OUT STD_LOGIC;
        OUT_R_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        OUT_R_0_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        OUT_R_0_ce1 : OUT STD_LOGIC;
        OUT_R_0_we1 : OUT STD_LOGIC;
        OUT_R_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        OUT_I_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        OUT_I_0_ce0 : OUT STD_LOGIC;
        OUT_I_0_we0 : OUT STD_LOGIC;
        OUT_I_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        OUT_I_0_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        OUT_I_0_ce1 : OUT STD_LOGIC;
        OUT_I_0_we1 : OUT STD_LOGIC;
        OUT_I_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        Stage9_R_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        Stage9_R_0_ce0 : OUT STD_LOGIC;
        Stage9_R_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        Stage9_R_0_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        Stage9_R_0_ce1 : OUT STD_LOGIC;
        Stage9_R_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        Stage9_R_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        Stage9_R_2_ce0 : OUT STD_LOGIC;
        Stage9_R_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        Stage9_R_2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        Stage9_R_2_ce1 : OUT STD_LOGIC;
        Stage9_R_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        Stage9_I_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        Stage9_I_0_ce0 : OUT STD_LOGIC;
        Stage9_I_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        Stage9_I_0_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        Stage9_I_0_ce1 : OUT STD_LOGIC;
        Stage9_I_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        Stage9_I_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        Stage9_I_2_ce0 : OUT STD_LOGIC;
        Stage9_I_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        Stage9_I_2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        Stage9_I_2_ce1 : OUT STD_LOGIC;
        Stage9_I_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        OUT_R_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        OUT_R_2_ce0 : OUT STD_LOGIC;
        OUT_R_2_we0 : OUT STD_LOGIC;
        OUT_R_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        OUT_R_2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        OUT_R_2_ce1 : OUT STD_LOGIC;
        OUT_R_2_we1 : OUT STD_LOGIC;
        OUT_R_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        OUT_I_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        OUT_I_2_ce0 : OUT STD_LOGIC;
        OUT_I_2_we0 : OUT STD_LOGIC;
        OUT_I_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        OUT_I_2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        OUT_I_2_ce1 : OUT STD_LOGIC;
        OUT_I_2_we1 : OUT STD_LOGIC;
        OUT_I_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        OUT_R_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        OUT_R_3_ce0 : OUT STD_LOGIC;
        OUT_R_3_we0 : OUT STD_LOGIC;
        OUT_R_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        OUT_R_3_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        OUT_R_3_ce1 : OUT STD_LOGIC;
        OUT_R_3_we1 : OUT STD_LOGIC;
        OUT_R_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        OUT_I_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        OUT_I_3_ce0 : OUT STD_LOGIC;
        OUT_I_3_we0 : OUT STD_LOGIC;
        OUT_I_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        OUT_I_3_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        OUT_I_3_ce1 : OUT STD_LOGIC;
        OUT_I_3_we1 : OUT STD_LOGIC;
        OUT_I_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        W_real_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        W_real_ce0 : OUT STD_LOGIC;
        W_real_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        W_real_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        W_real_ce1 : OUT STD_LOGIC;
        W_real_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        W_imag_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        W_imag_ce0 : OUT STD_LOGIC;
        W_imag_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        W_imag_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        W_imag_ce1 : OUT STD_LOGIC;
        W_imag_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_519_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_519_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_519_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_519_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_519_p_ce : OUT STD_LOGIC;
        grp_fu_523_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_523_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_523_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_523_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_523_p_ce : OUT STD_LOGIC;
        grp_fu_527_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_527_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_527_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_527_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_527_p_ce : OUT STD_LOGIC;
        grp_fu_531_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_531_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_531_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_531_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_531_p_ce : OUT STD_LOGIC;
        grp_fu_535_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_535_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_535_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_535_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_535_p_ce : OUT STD_LOGIC;
        grp_fu_539_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_539_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_539_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_539_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_539_p_ce : OUT STD_LOGIC;
        grp_fu_543_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_543_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_543_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_543_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_543_p_ce : OUT STD_LOGIC;
        grp_fu_547_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_547_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_547_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_547_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_547_p_ce : OUT STD_LOGIC;
        grp_fu_551_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_551_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_551_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_551_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_551_p_ce : OUT STD_LOGIC;
        grp_fu_555_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_555_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_555_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_555_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_555_p_ce : OUT STD_LOGIC;
        grp_fu_559_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_559_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_559_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_559_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_559_p_ce : OUT STD_LOGIC;
        grp_fu_563_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_563_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_563_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_563_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_563_p_ce : OUT STD_LOGIC;
        grp_fu_567_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_567_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_567_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_567_p_ce : OUT STD_LOGIC;
        grp_fu_571_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_571_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_571_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_571_p_ce : OUT STD_LOGIC;
        grp_fu_575_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_575_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_575_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_575_p_ce : OUT STD_LOGIC;
        grp_fu_579_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_579_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_579_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_579_p_ce : OUT STD_LOGIC );
    end component;


    component fft_fsub_32ns_32ns_32_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fft_fadd_32ns_32ns_32_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fft_fmul_32ns_32ns_32_4_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fft_W_real_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fft_W_imag_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fft_Stage0_R_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fft_Stage1_R_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fft_Stage2_R_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    W_real_U : component fft_W_real_ROM_AUTO_1R
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => W_real_address0,
        ce0 => W_real_ce0,
        q0 => W_real_q0,
        address1 => grp_fft_Pipeline_butterfly_fu_487_W_real_address1,
        ce1 => W_real_ce1,
        q1 => W_real_q1);

    W_imag_U : component fft_W_imag_ROM_AUTO_1R
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => W_imag_address0,
        ce0 => W_imag_ce0,
        q0 => W_imag_q0,
        address1 => grp_fft_Pipeline_butterfly_fu_487_W_imag_address1,
        ce1 => W_imag_ce1,
        q1 => W_imag_q1);

    Stage0_R_U : component fft_Stage0_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage0_R_address0,
        ce0 => Stage0_R_ce0,
        we0 => Stage0_R_we0,
        d0 => grp_fft_Pipeline_Reverse_fu_398_Stage0_R_d0,
        q0 => Stage0_R_q0);

    Stage0_R_1_U : component fft_Stage0_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage0_R_1_address0,
        ce0 => Stage0_R_1_ce0,
        we0 => Stage0_R_1_we0,
        d0 => grp_fft_Pipeline_Reverse_fu_398_Stage0_R_1_d0,
        q0 => Stage0_R_1_q0);

    Stage0_R_2_U : component fft_Stage0_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage0_R_2_address0,
        ce0 => Stage0_R_2_ce0,
        we0 => Stage0_R_2_we0,
        d0 => grp_fft_Pipeline_Reverse_fu_398_Stage0_R_2_d0,
        q0 => Stage0_R_2_q0);

    Stage0_R_3_U : component fft_Stage0_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage0_R_3_address0,
        ce0 => Stage0_R_3_ce0,
        we0 => Stage0_R_3_we0,
        d0 => grp_fft_Pipeline_Reverse_fu_398_Stage0_R_3_d0,
        q0 => Stage0_R_3_q0);

    Stage0_I_U : component fft_Stage0_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage0_I_address0,
        ce0 => Stage0_I_ce0,
        we0 => Stage0_I_we0,
        d0 => grp_fft_Pipeline_Reverse_fu_398_Stage0_I_d0,
        q0 => Stage0_I_q0);

    Stage0_I_1_U : component fft_Stage0_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage0_I_1_address0,
        ce0 => Stage0_I_1_ce0,
        we0 => Stage0_I_1_we0,
        d0 => grp_fft_Pipeline_Reverse_fu_398_Stage0_I_1_d0,
        q0 => Stage0_I_1_q0);

    Stage0_I_2_U : component fft_Stage0_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage0_I_2_address0,
        ce0 => Stage0_I_2_ce0,
        we0 => Stage0_I_2_we0,
        d0 => grp_fft_Pipeline_Reverse_fu_398_Stage0_I_2_d0,
        q0 => Stage0_I_2_q0);

    Stage0_I_3_U : component fft_Stage0_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage0_I_3_address0,
        ce0 => Stage0_I_3_ce0,
        we0 => Stage0_I_3_we0,
        d0 => grp_fft_Pipeline_Reverse_fu_398_Stage0_I_3_d0,
        q0 => Stage0_I_3_q0);

    Stage1_R_U : component fft_Stage1_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage1_R_address0,
        ce0 => Stage1_R_ce0,
        we0 => Stage1_R_we0,
        d0 => grp_fft_Pipeline_DFTpts_fu_434_Stage1_R_d0,
        q0 => Stage1_R_q0,
        address1 => grp_fft_stages_fu_454_X_R_0_address1,
        ce1 => Stage1_R_ce1,
        q1 => Stage1_R_q1);

    Stage1_R_1_U : component fft_Stage1_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage1_R_1_address0,
        ce0 => Stage1_R_1_ce0,
        we0 => Stage1_R_1_we0,
        d0 => grp_fft_Pipeline_DFTpts_fu_434_Stage1_R_1_d0,
        q0 => Stage1_R_1_q0,
        address1 => grp_fft_stages_fu_454_X_R_1_address1,
        ce1 => Stage1_R_1_ce1,
        q1 => Stage1_R_1_q1);

    Stage1_R_2_U : component fft_Stage1_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage1_R_2_address0,
        ce0 => Stage1_R_2_ce0,
        we0 => Stage1_R_2_we0,
        d0 => grp_fft_Pipeline_DFTpts_fu_434_Stage1_R_2_d0,
        q0 => Stage1_R_2_q0,
        address1 => grp_fft_stages_fu_454_X_R_2_address1,
        ce1 => Stage1_R_2_ce1,
        q1 => Stage1_R_2_q1);

    Stage1_R_3_U : component fft_Stage1_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage1_R_3_address0,
        ce0 => Stage1_R_3_ce0,
        we0 => Stage1_R_3_we0,
        d0 => grp_fft_Pipeline_DFTpts_fu_434_Stage1_R_3_d0,
        q0 => Stage1_R_3_q0,
        address1 => grp_fft_stages_fu_454_X_R_3_address1,
        ce1 => Stage1_R_3_ce1,
        q1 => Stage1_R_3_q1);

    Stage1_I_U : component fft_Stage1_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage1_I_address0,
        ce0 => Stage1_I_ce0,
        we0 => Stage1_I_we0,
        d0 => grp_fft_Pipeline_DFTpts_fu_434_Stage1_I_d0,
        q0 => Stage1_I_q0,
        address1 => grp_fft_stages_fu_454_X_I_0_address1,
        ce1 => Stage1_I_ce1,
        q1 => Stage1_I_q1);

    Stage1_I_1_U : component fft_Stage1_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage1_I_1_address0,
        ce0 => Stage1_I_1_ce0,
        we0 => Stage1_I_1_we0,
        d0 => grp_fft_Pipeline_DFTpts_fu_434_Stage1_I_1_d0,
        q0 => Stage1_I_1_q0,
        address1 => grp_fft_stages_fu_454_X_I_1_address1,
        ce1 => Stage1_I_1_ce1,
        q1 => Stage1_I_1_q1);

    Stage1_I_2_U : component fft_Stage1_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage1_I_2_address0,
        ce0 => Stage1_I_2_ce0,
        we0 => Stage1_I_2_we0,
        d0 => grp_fft_Pipeline_DFTpts_fu_434_Stage1_I_2_d0,
        q0 => Stage1_I_2_q0,
        address1 => grp_fft_stages_fu_454_X_I_2_address1,
        ce1 => Stage1_I_2_ce1,
        q1 => Stage1_I_2_q1);

    Stage1_I_3_U : component fft_Stage1_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage1_I_3_address0,
        ce0 => Stage1_I_3_ce0,
        we0 => Stage1_I_3_we0,
        d0 => grp_fft_Pipeline_DFTpts_fu_434_Stage1_I_3_d0,
        q0 => Stage1_I_3_q0,
        address1 => grp_fft_stages_fu_454_X_I_3_address1,
        ce1 => Stage1_I_3_ce1,
        q1 => Stage1_I_3_q1);

    Stage2_R_U : component fft_Stage2_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage2_R_address0,
        ce0 => Stage2_R_ce0,
        we0 => Stage2_R_we0,
        d0 => grp_fft_stages_fu_454_OUT_R_0_d0,
        q0 => Stage2_R_q0,
        address1 => Stage2_R_address1,
        ce1 => Stage2_R_ce1,
        we1 => Stage2_R_we1,
        d1 => grp_fft_stages_fu_454_OUT_R_0_d1,
        q1 => Stage2_R_q1);

    Stage2_R_1_U : component fft_Stage2_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage2_R_1_address0,
        ce0 => Stage2_R_1_ce0,
        we0 => Stage2_R_1_we0,
        d0 => grp_fft_stages_fu_454_OUT_R_1_d0,
        q0 => Stage2_R_1_q0,
        address1 => Stage2_R_1_address1,
        ce1 => Stage2_R_1_ce1,
        we1 => Stage2_R_1_we1,
        d1 => grp_fft_stages_fu_454_OUT_R_1_d1,
        q1 => Stage2_R_1_q1);

    Stage2_R_2_U : component fft_Stage2_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage2_R_2_address0,
        ce0 => Stage2_R_2_ce0,
        we0 => Stage2_R_2_we0,
        d0 => grp_fft_stages_fu_454_OUT_R_2_d0,
        q0 => Stage2_R_2_q0,
        address1 => Stage2_R_2_address1,
        ce1 => Stage2_R_2_ce1,
        we1 => Stage2_R_2_we1,
        d1 => grp_fft_stages_fu_454_OUT_R_2_d1,
        q1 => Stage2_R_2_q1);

    Stage2_R_3_U : component fft_Stage2_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage2_R_3_address0,
        ce0 => Stage2_R_3_ce0,
        we0 => Stage2_R_3_we0,
        d0 => grp_fft_stages_fu_454_OUT_R_3_d0,
        q0 => Stage2_R_3_q0,
        address1 => Stage2_R_3_address1,
        ce1 => Stage2_R_3_ce1,
        we1 => Stage2_R_3_we1,
        d1 => grp_fft_stages_fu_454_OUT_R_3_d1,
        q1 => Stage2_R_3_q1);

    Stage2_I_U : component fft_Stage2_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage2_I_address0,
        ce0 => Stage2_I_ce0,
        we0 => Stage2_I_we0,
        d0 => grp_fft_stages_fu_454_OUT_I_0_d0,
        q0 => Stage2_I_q0,
        address1 => Stage2_I_address1,
        ce1 => Stage2_I_ce1,
        we1 => Stage2_I_we1,
        d1 => grp_fft_stages_fu_454_OUT_I_0_d1,
        q1 => Stage2_I_q1);

    Stage2_I_1_U : component fft_Stage2_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage2_I_1_address0,
        ce0 => Stage2_I_1_ce0,
        we0 => Stage2_I_1_we0,
        d0 => grp_fft_stages_fu_454_OUT_I_1_d0,
        q0 => Stage2_I_1_q0,
        address1 => Stage2_I_1_address1,
        ce1 => Stage2_I_1_ce1,
        we1 => Stage2_I_1_we1,
        d1 => grp_fft_stages_fu_454_OUT_I_1_d1,
        q1 => Stage2_I_1_q1);

    Stage2_I_2_U : component fft_Stage2_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage2_I_2_address0,
        ce0 => Stage2_I_2_ce0,
        we0 => Stage2_I_2_we0,
        d0 => grp_fft_stages_fu_454_OUT_I_2_d0,
        q0 => Stage2_I_2_q0,
        address1 => Stage2_I_2_address1,
        ce1 => Stage2_I_2_ce1,
        we1 => Stage2_I_2_we1,
        d1 => grp_fft_stages_fu_454_OUT_I_2_d1,
        q1 => Stage2_I_2_q1);

    Stage2_I_3_U : component fft_Stage2_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage2_I_3_address0,
        ce0 => Stage2_I_3_ce0,
        we0 => Stage2_I_3_we0,
        d0 => grp_fft_stages_fu_454_OUT_I_3_d0,
        q0 => Stage2_I_3_q0,
        address1 => Stage2_I_3_address1,
        ce1 => Stage2_I_3_ce1,
        we1 => Stage2_I_3_we1,
        d1 => grp_fft_stages_fu_454_OUT_I_3_d1,
        q1 => Stage2_I_3_q1);

    Stage3_R_U : component fft_Stage2_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage3_R_address0,
        ce0 => Stage3_R_ce0,
        we0 => Stage3_R_we0,
        d0 => grp_fft_stages_fu_454_OUT_R_0_d0,
        q0 => Stage3_R_q0,
        address1 => Stage3_R_address1,
        ce1 => Stage3_R_ce1,
        we1 => Stage3_R_we1,
        d1 => grp_fft_stages_fu_454_OUT_R_0_d1,
        q1 => Stage3_R_q1);

    Stage3_R_1_U : component fft_Stage2_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage3_R_1_address0,
        ce0 => Stage3_R_1_ce0,
        we0 => Stage3_R_1_we0,
        d0 => grp_fft_stages_fu_454_OUT_R_1_d0,
        q0 => Stage3_R_1_q0,
        address1 => Stage3_R_1_address1,
        ce1 => Stage3_R_1_ce1,
        we1 => Stage3_R_1_we1,
        d1 => grp_fft_stages_fu_454_OUT_R_1_d1,
        q1 => Stage3_R_1_q1);

    Stage3_R_2_U : component fft_Stage2_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage3_R_2_address0,
        ce0 => Stage3_R_2_ce0,
        we0 => Stage3_R_2_we0,
        d0 => grp_fft_stages_fu_454_OUT_R_2_d0,
        q0 => Stage3_R_2_q0,
        address1 => Stage3_R_2_address1,
        ce1 => Stage3_R_2_ce1,
        we1 => Stage3_R_2_we1,
        d1 => grp_fft_stages_fu_454_OUT_R_2_d1,
        q1 => Stage3_R_2_q1);

    Stage3_R_3_U : component fft_Stage2_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage3_R_3_address0,
        ce0 => Stage3_R_3_ce0,
        we0 => Stage3_R_3_we0,
        d0 => grp_fft_stages_fu_454_OUT_R_3_d0,
        q0 => Stage3_R_3_q0,
        address1 => Stage3_R_3_address1,
        ce1 => Stage3_R_3_ce1,
        we1 => Stage3_R_3_we1,
        d1 => grp_fft_stages_fu_454_OUT_R_3_d1,
        q1 => Stage3_R_3_q1);

    Stage3_I_U : component fft_Stage2_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage3_I_address0,
        ce0 => Stage3_I_ce0,
        we0 => Stage3_I_we0,
        d0 => grp_fft_stages_fu_454_OUT_I_0_d0,
        q0 => Stage3_I_q0,
        address1 => Stage3_I_address1,
        ce1 => Stage3_I_ce1,
        we1 => Stage3_I_we1,
        d1 => grp_fft_stages_fu_454_OUT_I_0_d1,
        q1 => Stage3_I_q1);

    Stage3_I_1_U : component fft_Stage2_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage3_I_1_address0,
        ce0 => Stage3_I_1_ce0,
        we0 => Stage3_I_1_we0,
        d0 => grp_fft_stages_fu_454_OUT_I_1_d0,
        q0 => Stage3_I_1_q0,
        address1 => Stage3_I_1_address1,
        ce1 => Stage3_I_1_ce1,
        we1 => Stage3_I_1_we1,
        d1 => grp_fft_stages_fu_454_OUT_I_1_d1,
        q1 => Stage3_I_1_q1);

    Stage3_I_2_U : component fft_Stage2_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage3_I_2_address0,
        ce0 => Stage3_I_2_ce0,
        we0 => Stage3_I_2_we0,
        d0 => grp_fft_stages_fu_454_OUT_I_2_d0,
        q0 => Stage3_I_2_q0,
        address1 => Stage3_I_2_address1,
        ce1 => Stage3_I_2_ce1,
        we1 => Stage3_I_2_we1,
        d1 => grp_fft_stages_fu_454_OUT_I_2_d1,
        q1 => Stage3_I_2_q1);

    Stage3_I_3_U : component fft_Stage2_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage3_I_3_address0,
        ce0 => Stage3_I_3_ce0,
        we0 => Stage3_I_3_we0,
        d0 => grp_fft_stages_fu_454_OUT_I_3_d0,
        q0 => Stage3_I_3_q0,
        address1 => Stage3_I_3_address1,
        ce1 => Stage3_I_3_ce1,
        we1 => Stage3_I_3_we1,
        d1 => grp_fft_stages_fu_454_OUT_I_3_d1,
        q1 => Stage3_I_3_q1);

    Stage4_R_U : component fft_Stage2_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage4_R_address0,
        ce0 => Stage4_R_ce0,
        we0 => Stage4_R_we0,
        d0 => grp_fft_stages_fu_454_OUT_R_0_d0,
        q0 => Stage4_R_q0,
        address1 => Stage4_R_address1,
        ce1 => Stage4_R_ce1,
        we1 => Stage4_R_we1,
        d1 => grp_fft_stages_fu_454_OUT_R_0_d1,
        q1 => Stage4_R_q1);

    Stage4_R_1_U : component fft_Stage2_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage4_R_1_address0,
        ce0 => Stage4_R_1_ce0,
        we0 => Stage4_R_1_we0,
        d0 => grp_fft_stages_fu_454_OUT_R_1_d0,
        q0 => Stage4_R_1_q0,
        address1 => Stage4_R_1_address1,
        ce1 => Stage4_R_1_ce1,
        we1 => Stage4_R_1_we1,
        d1 => grp_fft_stages_fu_454_OUT_R_1_d1,
        q1 => Stage4_R_1_q1);

    Stage4_R_2_U : component fft_Stage2_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage4_R_2_address0,
        ce0 => Stage4_R_2_ce0,
        we0 => Stage4_R_2_we0,
        d0 => grp_fft_stages_fu_454_OUT_R_2_d0,
        q0 => Stage4_R_2_q0,
        address1 => Stage4_R_2_address1,
        ce1 => Stage4_R_2_ce1,
        we1 => Stage4_R_2_we1,
        d1 => grp_fft_stages_fu_454_OUT_R_2_d1,
        q1 => Stage4_R_2_q1);

    Stage4_R_3_U : component fft_Stage2_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage4_R_3_address0,
        ce0 => Stage4_R_3_ce0,
        we0 => Stage4_R_3_we0,
        d0 => grp_fft_stages_fu_454_OUT_R_3_d0,
        q0 => Stage4_R_3_q0,
        address1 => Stage4_R_3_address1,
        ce1 => Stage4_R_3_ce1,
        we1 => Stage4_R_3_we1,
        d1 => grp_fft_stages_fu_454_OUT_R_3_d1,
        q1 => Stage4_R_3_q1);

    Stage4_I_U : component fft_Stage2_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage4_I_address0,
        ce0 => Stage4_I_ce0,
        we0 => Stage4_I_we0,
        d0 => grp_fft_stages_fu_454_OUT_I_0_d0,
        q0 => Stage4_I_q0,
        address1 => Stage4_I_address1,
        ce1 => Stage4_I_ce1,
        we1 => Stage4_I_we1,
        d1 => grp_fft_stages_fu_454_OUT_I_0_d1,
        q1 => Stage4_I_q1);

    Stage4_I_1_U : component fft_Stage2_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage4_I_1_address0,
        ce0 => Stage4_I_1_ce0,
        we0 => Stage4_I_1_we0,
        d0 => grp_fft_stages_fu_454_OUT_I_1_d0,
        q0 => Stage4_I_1_q0,
        address1 => Stage4_I_1_address1,
        ce1 => Stage4_I_1_ce1,
        we1 => Stage4_I_1_we1,
        d1 => grp_fft_stages_fu_454_OUT_I_1_d1,
        q1 => Stage4_I_1_q1);

    Stage4_I_2_U : component fft_Stage2_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage4_I_2_address0,
        ce0 => Stage4_I_2_ce0,
        we0 => Stage4_I_2_we0,
        d0 => grp_fft_stages_fu_454_OUT_I_2_d0,
        q0 => Stage4_I_2_q0,
        address1 => Stage4_I_2_address1,
        ce1 => Stage4_I_2_ce1,
        we1 => Stage4_I_2_we1,
        d1 => grp_fft_stages_fu_454_OUT_I_2_d1,
        q1 => Stage4_I_2_q1);

    Stage4_I_3_U : component fft_Stage2_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage4_I_3_address0,
        ce0 => Stage4_I_3_ce0,
        we0 => Stage4_I_3_we0,
        d0 => grp_fft_stages_fu_454_OUT_I_3_d0,
        q0 => Stage4_I_3_q0,
        address1 => Stage4_I_3_address1,
        ce1 => Stage4_I_3_ce1,
        we1 => Stage4_I_3_we1,
        d1 => grp_fft_stages_fu_454_OUT_I_3_d1,
        q1 => Stage4_I_3_q1);

    Stage5_R_U : component fft_Stage2_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage5_R_address0,
        ce0 => Stage5_R_ce0,
        we0 => Stage5_R_we0,
        d0 => grp_fft_stages_fu_454_OUT_R_0_d0,
        q0 => Stage5_R_q0,
        address1 => Stage5_R_address1,
        ce1 => Stage5_R_ce1,
        we1 => Stage5_R_we1,
        d1 => grp_fft_stages_fu_454_OUT_R_0_d1,
        q1 => Stage5_R_q1);

    Stage5_R_1_U : component fft_Stage2_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage5_R_1_address0,
        ce0 => Stage5_R_1_ce0,
        we0 => Stage5_R_1_we0,
        d0 => grp_fft_stages_fu_454_OUT_R_1_d0,
        q0 => Stage5_R_1_q0,
        address1 => Stage5_R_1_address1,
        ce1 => Stage5_R_1_ce1,
        we1 => Stage5_R_1_we1,
        d1 => grp_fft_stages_fu_454_OUT_R_1_d1,
        q1 => Stage5_R_1_q1);

    Stage5_R_2_U : component fft_Stage2_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage5_R_2_address0,
        ce0 => Stage5_R_2_ce0,
        we0 => Stage5_R_2_we0,
        d0 => grp_fft_stages_fu_454_OUT_R_2_d0,
        q0 => Stage5_R_2_q0,
        address1 => Stage5_R_2_address1,
        ce1 => Stage5_R_2_ce1,
        we1 => Stage5_R_2_we1,
        d1 => grp_fft_stages_fu_454_OUT_R_2_d1,
        q1 => Stage5_R_2_q1);

    Stage5_R_3_U : component fft_Stage2_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage5_R_3_address0,
        ce0 => Stage5_R_3_ce0,
        we0 => Stage5_R_3_we0,
        d0 => grp_fft_stages_fu_454_OUT_R_3_d0,
        q0 => Stage5_R_3_q0,
        address1 => Stage5_R_3_address1,
        ce1 => Stage5_R_3_ce1,
        we1 => Stage5_R_3_we1,
        d1 => grp_fft_stages_fu_454_OUT_R_3_d1,
        q1 => Stage5_R_3_q1);

    Stage5_I_U : component fft_Stage2_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage5_I_address0,
        ce0 => Stage5_I_ce0,
        we0 => Stage5_I_we0,
        d0 => grp_fft_stages_fu_454_OUT_I_0_d0,
        q0 => Stage5_I_q0,
        address1 => Stage5_I_address1,
        ce1 => Stage5_I_ce1,
        we1 => Stage5_I_we1,
        d1 => grp_fft_stages_fu_454_OUT_I_0_d1,
        q1 => Stage5_I_q1);

    Stage5_I_1_U : component fft_Stage2_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage5_I_1_address0,
        ce0 => Stage5_I_1_ce0,
        we0 => Stage5_I_1_we0,
        d0 => grp_fft_stages_fu_454_OUT_I_1_d0,
        q0 => Stage5_I_1_q0,
        address1 => Stage5_I_1_address1,
        ce1 => Stage5_I_1_ce1,
        we1 => Stage5_I_1_we1,
        d1 => grp_fft_stages_fu_454_OUT_I_1_d1,
        q1 => Stage5_I_1_q1);

    Stage5_I_2_U : component fft_Stage2_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage5_I_2_address0,
        ce0 => Stage5_I_2_ce0,
        we0 => Stage5_I_2_we0,
        d0 => grp_fft_stages_fu_454_OUT_I_2_d0,
        q0 => Stage5_I_2_q0,
        address1 => Stage5_I_2_address1,
        ce1 => Stage5_I_2_ce1,
        we1 => Stage5_I_2_we1,
        d1 => grp_fft_stages_fu_454_OUT_I_2_d1,
        q1 => Stage5_I_2_q1);

    Stage5_I_3_U : component fft_Stage2_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage5_I_3_address0,
        ce0 => Stage5_I_3_ce0,
        we0 => Stage5_I_3_we0,
        d0 => grp_fft_stages_fu_454_OUT_I_3_d0,
        q0 => Stage5_I_3_q0,
        address1 => Stage5_I_3_address1,
        ce1 => Stage5_I_3_ce1,
        we1 => Stage5_I_3_we1,
        d1 => grp_fft_stages_fu_454_OUT_I_3_d1,
        q1 => Stage5_I_3_q1);

    Stage6_R_U : component fft_Stage2_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage6_R_address0,
        ce0 => Stage6_R_ce0,
        we0 => Stage6_R_we0,
        d0 => grp_fft_stages_fu_454_OUT_R_0_d0,
        q0 => Stage6_R_q0,
        address1 => Stage6_R_address1,
        ce1 => Stage6_R_ce1,
        we1 => Stage6_R_we1,
        d1 => grp_fft_stages_fu_454_OUT_R_0_d1,
        q1 => Stage6_R_q1);

    Stage6_R_1_U : component fft_Stage2_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage6_R_1_address0,
        ce0 => Stage6_R_1_ce0,
        we0 => Stage6_R_1_we0,
        d0 => grp_fft_stages_fu_454_OUT_R_1_d0,
        q0 => Stage6_R_1_q0,
        address1 => Stage6_R_1_address1,
        ce1 => Stage6_R_1_ce1,
        we1 => Stage6_R_1_we1,
        d1 => grp_fft_stages_fu_454_OUT_R_1_d1,
        q1 => Stage6_R_1_q1);

    Stage6_R_2_U : component fft_Stage2_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage6_R_2_address0,
        ce0 => Stage6_R_2_ce0,
        we0 => Stage6_R_2_we0,
        d0 => grp_fft_stages_fu_454_OUT_R_2_d0,
        q0 => Stage6_R_2_q0,
        address1 => Stage6_R_2_address1,
        ce1 => Stage6_R_2_ce1,
        we1 => Stage6_R_2_we1,
        d1 => grp_fft_stages_fu_454_OUT_R_2_d1,
        q1 => Stage6_R_2_q1);

    Stage6_R_3_U : component fft_Stage2_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage6_R_3_address0,
        ce0 => Stage6_R_3_ce0,
        we0 => Stage6_R_3_we0,
        d0 => grp_fft_stages_fu_454_OUT_R_3_d0,
        q0 => Stage6_R_3_q0,
        address1 => Stage6_R_3_address1,
        ce1 => Stage6_R_3_ce1,
        we1 => Stage6_R_3_we1,
        d1 => grp_fft_stages_fu_454_OUT_R_3_d1,
        q1 => Stage6_R_3_q1);

    Stage6_I_U : component fft_Stage2_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage6_I_address0,
        ce0 => Stage6_I_ce0,
        we0 => Stage6_I_we0,
        d0 => grp_fft_stages_fu_454_OUT_I_0_d0,
        q0 => Stage6_I_q0,
        address1 => Stage6_I_address1,
        ce1 => Stage6_I_ce1,
        we1 => Stage6_I_we1,
        d1 => grp_fft_stages_fu_454_OUT_I_0_d1,
        q1 => Stage6_I_q1);

    Stage6_I_1_U : component fft_Stage2_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage6_I_1_address0,
        ce0 => Stage6_I_1_ce0,
        we0 => Stage6_I_1_we0,
        d0 => grp_fft_stages_fu_454_OUT_I_1_d0,
        q0 => Stage6_I_1_q0,
        address1 => Stage6_I_1_address1,
        ce1 => Stage6_I_1_ce1,
        we1 => Stage6_I_1_we1,
        d1 => grp_fft_stages_fu_454_OUT_I_1_d1,
        q1 => Stage6_I_1_q1);

    Stage6_I_2_U : component fft_Stage2_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage6_I_2_address0,
        ce0 => Stage6_I_2_ce0,
        we0 => Stage6_I_2_we0,
        d0 => grp_fft_stages_fu_454_OUT_I_2_d0,
        q0 => Stage6_I_2_q0,
        address1 => Stage6_I_2_address1,
        ce1 => Stage6_I_2_ce1,
        we1 => Stage6_I_2_we1,
        d1 => grp_fft_stages_fu_454_OUT_I_2_d1,
        q1 => Stage6_I_2_q1);

    Stage6_I_3_U : component fft_Stage2_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage6_I_3_address0,
        ce0 => Stage6_I_3_ce0,
        we0 => Stage6_I_3_we0,
        d0 => grp_fft_stages_fu_454_OUT_I_3_d0,
        q0 => Stage6_I_3_q0,
        address1 => Stage6_I_3_address1,
        ce1 => Stage6_I_3_ce1,
        we1 => Stage6_I_3_we1,
        d1 => grp_fft_stages_fu_454_OUT_I_3_d1,
        q1 => Stage6_I_3_q1);

    Stage7_R_U : component fft_Stage2_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage7_R_address0,
        ce0 => Stage7_R_ce0,
        we0 => Stage7_R_we0,
        d0 => grp_fft_stages_fu_454_OUT_R_0_d0,
        q0 => Stage7_R_q0,
        address1 => Stage7_R_address1,
        ce1 => Stage7_R_ce1,
        we1 => Stage7_R_we1,
        d1 => grp_fft_stages_fu_454_OUT_R_0_d1,
        q1 => Stage7_R_q1);

    Stage7_R_1_U : component fft_Stage2_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage7_R_1_address0,
        ce0 => Stage7_R_1_ce0,
        we0 => Stage7_R_1_we0,
        d0 => grp_fft_stages_fu_454_OUT_R_1_d0,
        q0 => Stage7_R_1_q0,
        address1 => Stage7_R_1_address1,
        ce1 => Stage7_R_1_ce1,
        we1 => Stage7_R_1_we1,
        d1 => grp_fft_stages_fu_454_OUT_R_1_d1,
        q1 => Stage7_R_1_q1);

    Stage7_R_2_U : component fft_Stage2_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage7_R_2_address0,
        ce0 => Stage7_R_2_ce0,
        we0 => Stage7_R_2_we0,
        d0 => grp_fft_stages_fu_454_OUT_R_2_d0,
        q0 => Stage7_R_2_q0,
        address1 => Stage7_R_2_address1,
        ce1 => Stage7_R_2_ce1,
        we1 => Stage7_R_2_we1,
        d1 => grp_fft_stages_fu_454_OUT_R_2_d1,
        q1 => Stage7_R_2_q1);

    Stage7_R_3_U : component fft_Stage2_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage7_R_3_address0,
        ce0 => Stage7_R_3_ce0,
        we0 => Stage7_R_3_we0,
        d0 => grp_fft_stages_fu_454_OUT_R_3_d0,
        q0 => Stage7_R_3_q0,
        address1 => Stage7_R_3_address1,
        ce1 => Stage7_R_3_ce1,
        we1 => Stage7_R_3_we1,
        d1 => grp_fft_stages_fu_454_OUT_R_3_d1,
        q1 => Stage7_R_3_q1);

    Stage7_I_U : component fft_Stage2_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage7_I_address0,
        ce0 => Stage7_I_ce0,
        we0 => Stage7_I_we0,
        d0 => grp_fft_stages_fu_454_OUT_I_0_d0,
        q0 => Stage7_I_q0,
        address1 => Stage7_I_address1,
        ce1 => Stage7_I_ce1,
        we1 => Stage7_I_we1,
        d1 => grp_fft_stages_fu_454_OUT_I_0_d1,
        q1 => Stage7_I_q1);

    Stage7_I_1_U : component fft_Stage2_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage7_I_1_address0,
        ce0 => Stage7_I_1_ce0,
        we0 => Stage7_I_1_we0,
        d0 => grp_fft_stages_fu_454_OUT_I_1_d0,
        q0 => Stage7_I_1_q0,
        address1 => Stage7_I_1_address1,
        ce1 => Stage7_I_1_ce1,
        we1 => Stage7_I_1_we1,
        d1 => grp_fft_stages_fu_454_OUT_I_1_d1,
        q1 => Stage7_I_1_q1);

    Stage7_I_2_U : component fft_Stage2_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage7_I_2_address0,
        ce0 => Stage7_I_2_ce0,
        we0 => Stage7_I_2_we0,
        d0 => grp_fft_stages_fu_454_OUT_I_2_d0,
        q0 => Stage7_I_2_q0,
        address1 => Stage7_I_2_address1,
        ce1 => Stage7_I_2_ce1,
        we1 => Stage7_I_2_we1,
        d1 => grp_fft_stages_fu_454_OUT_I_2_d1,
        q1 => Stage7_I_2_q1);

    Stage7_I_3_U : component fft_Stage2_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage7_I_3_address0,
        ce0 => Stage7_I_3_ce0,
        we0 => Stage7_I_3_we0,
        d0 => grp_fft_stages_fu_454_OUT_I_3_d0,
        q0 => Stage7_I_3_q0,
        address1 => Stage7_I_3_address1,
        ce1 => Stage7_I_3_ce1,
        we1 => Stage7_I_3_we1,
        d1 => grp_fft_stages_fu_454_OUT_I_3_d1,
        q1 => Stage7_I_3_q1);

    Stage8_R_U : component fft_Stage2_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage8_R_address0,
        ce0 => Stage8_R_ce0,
        we0 => Stage8_R_we0,
        d0 => grp_fft_stages_fu_454_OUT_R_0_d0,
        q0 => Stage8_R_q0,
        address1 => Stage8_R_address1,
        ce1 => Stage8_R_ce1,
        we1 => Stage8_R_we1,
        d1 => grp_fft_stages_fu_454_OUT_R_0_d1,
        q1 => Stage8_R_q1);

    Stage8_R_1_U : component fft_Stage2_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage8_R_1_address0,
        ce0 => Stage8_R_1_ce0,
        we0 => Stage8_R_1_we0,
        d0 => grp_fft_stages_fu_454_OUT_R_1_d0,
        q0 => Stage8_R_1_q0,
        address1 => Stage8_R_1_address1,
        ce1 => Stage8_R_1_ce1,
        we1 => Stage8_R_1_we1,
        d1 => grp_fft_stages_fu_454_OUT_R_1_d1,
        q1 => Stage8_R_1_q1);

    Stage8_R_2_U : component fft_Stage2_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage8_R_2_address0,
        ce0 => Stage8_R_2_ce0,
        we0 => Stage8_R_2_we0,
        d0 => grp_fft_stages_fu_454_OUT_R_2_d0,
        q0 => Stage8_R_2_q0,
        address1 => Stage8_R_2_address1,
        ce1 => Stage8_R_2_ce1,
        we1 => Stage8_R_2_we1,
        d1 => grp_fft_stages_fu_454_OUT_R_2_d1,
        q1 => Stage8_R_2_q1);

    Stage8_R_3_U : component fft_Stage2_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage8_R_3_address0,
        ce0 => Stage8_R_3_ce0,
        we0 => Stage8_R_3_we0,
        d0 => grp_fft_stages_fu_454_OUT_R_3_d0,
        q0 => Stage8_R_3_q0,
        address1 => Stage8_R_3_address1,
        ce1 => Stage8_R_3_ce1,
        we1 => Stage8_R_3_we1,
        d1 => grp_fft_stages_fu_454_OUT_R_3_d1,
        q1 => Stage8_R_3_q1);

    Stage8_I_U : component fft_Stage2_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage8_I_address0,
        ce0 => Stage8_I_ce0,
        we0 => Stage8_I_we0,
        d0 => grp_fft_stages_fu_454_OUT_I_0_d0,
        q0 => Stage8_I_q0,
        address1 => Stage8_I_address1,
        ce1 => Stage8_I_ce1,
        we1 => Stage8_I_we1,
        d1 => grp_fft_stages_fu_454_OUT_I_0_d1,
        q1 => Stage8_I_q1);

    Stage8_I_1_U : component fft_Stage2_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage8_I_1_address0,
        ce0 => Stage8_I_1_ce0,
        we0 => Stage8_I_1_we0,
        d0 => grp_fft_stages_fu_454_OUT_I_1_d0,
        q0 => Stage8_I_1_q0,
        address1 => Stage8_I_1_address1,
        ce1 => Stage8_I_1_ce1,
        we1 => Stage8_I_1_we1,
        d1 => grp_fft_stages_fu_454_OUT_I_1_d1,
        q1 => Stage8_I_1_q1);

    Stage8_I_2_U : component fft_Stage2_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage8_I_2_address0,
        ce0 => Stage8_I_2_ce0,
        we0 => Stage8_I_2_we0,
        d0 => grp_fft_stages_fu_454_OUT_I_2_d0,
        q0 => Stage8_I_2_q0,
        address1 => Stage8_I_2_address1,
        ce1 => Stage8_I_2_ce1,
        we1 => Stage8_I_2_we1,
        d1 => grp_fft_stages_fu_454_OUT_I_2_d1,
        q1 => Stage8_I_2_q1);

    Stage8_I_3_U : component fft_Stage2_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage8_I_3_address0,
        ce0 => Stage8_I_3_ce0,
        we0 => Stage8_I_3_we0,
        d0 => grp_fft_stages_fu_454_OUT_I_3_d0,
        q0 => Stage8_I_3_q0,
        address1 => Stage8_I_3_address1,
        ce1 => Stage8_I_3_ce1,
        we1 => Stage8_I_3_we1,
        d1 => grp_fft_stages_fu_454_OUT_I_3_d1,
        q1 => Stage8_I_3_q1);

    Stage9_R_0_U : component fft_Stage2_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage9_R_0_address0,
        ce0 => Stage9_R_0_ce0,
        we0 => Stage9_R_0_we0,
        d0 => grp_fft_stages_fu_454_OUT_R_0_d0,
        q0 => Stage9_R_0_q0,
        address1 => Stage9_R_0_address1,
        ce1 => Stage9_R_0_ce1,
        we1 => Stage9_R_0_we1,
        d1 => grp_fft_stages_fu_454_OUT_R_0_d1,
        q1 => Stage9_R_0_q1);

    Stage9_R_1_U : component fft_Stage2_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage9_R_1_address0,
        ce0 => Stage9_R_1_ce0,
        we0 => Stage9_R_1_we0,
        d0 => grp_fft_stages_fu_454_OUT_R_1_d0,
        q0 => Stage9_R_1_q0,
        address1 => Stage9_R_1_address1,
        ce1 => Stage9_R_1_ce1,
        we1 => Stage9_R_1_we1,
        d1 => grp_fft_stages_fu_454_OUT_R_1_d1,
        q1 => Stage9_R_1_q1);

    Stage9_R_2_U : component fft_Stage2_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage9_R_2_address0,
        ce0 => Stage9_R_2_ce0,
        we0 => Stage9_R_2_we0,
        d0 => grp_fft_stages_fu_454_OUT_R_2_d0,
        q0 => Stage9_R_2_q0,
        address1 => Stage9_R_2_address1,
        ce1 => Stage9_R_2_ce1,
        we1 => Stage9_R_2_we1,
        d1 => grp_fft_stages_fu_454_OUT_R_2_d1,
        q1 => Stage9_R_2_q1);

    Stage9_R_3_U : component fft_Stage2_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage9_R_3_address0,
        ce0 => Stage9_R_3_ce0,
        we0 => Stage9_R_3_we0,
        d0 => grp_fft_stages_fu_454_OUT_R_3_d0,
        q0 => Stage9_R_3_q0,
        address1 => Stage9_R_3_address1,
        ce1 => Stage9_R_3_ce1,
        we1 => Stage9_R_3_we1,
        d1 => grp_fft_stages_fu_454_OUT_R_3_d1,
        q1 => Stage9_R_3_q1);

    Stage9_I_0_U : component fft_Stage2_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage9_I_0_address0,
        ce0 => Stage9_I_0_ce0,
        we0 => Stage9_I_0_we0,
        d0 => grp_fft_stages_fu_454_OUT_I_0_d0,
        q0 => Stage9_I_0_q0,
        address1 => Stage9_I_0_address1,
        ce1 => Stage9_I_0_ce1,
        we1 => Stage9_I_0_we1,
        d1 => grp_fft_stages_fu_454_OUT_I_0_d1,
        q1 => Stage9_I_0_q1);

    Stage9_I_1_U : component fft_Stage2_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage9_I_1_address0,
        ce0 => Stage9_I_1_ce0,
        we0 => Stage9_I_1_we0,
        d0 => grp_fft_stages_fu_454_OUT_I_1_d0,
        q0 => Stage9_I_1_q0,
        address1 => Stage9_I_1_address1,
        ce1 => Stage9_I_1_ce1,
        we1 => Stage9_I_1_we1,
        d1 => grp_fft_stages_fu_454_OUT_I_1_d1,
        q1 => Stage9_I_1_q1);

    Stage9_I_2_U : component fft_Stage2_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage9_I_2_address0,
        ce0 => Stage9_I_2_ce0,
        we0 => Stage9_I_2_we0,
        d0 => grp_fft_stages_fu_454_OUT_I_2_d0,
        q0 => Stage9_I_2_q0,
        address1 => Stage9_I_2_address1,
        ce1 => Stage9_I_2_ce1,
        we1 => Stage9_I_2_we1,
        d1 => grp_fft_stages_fu_454_OUT_I_2_d1,
        q1 => Stage9_I_2_q1);

    Stage9_I_3_U : component fft_Stage2_R_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Stage9_I_3_address0,
        ce0 => Stage9_I_3_ce0,
        we0 => Stage9_I_3_we0,
        d0 => grp_fft_stages_fu_454_OUT_I_3_d0,
        q0 => Stage9_I_3_q0,
        address1 => Stage9_I_3_address1,
        ce1 => Stage9_I_3_ce1,
        we1 => Stage9_I_3_we1,
        d1 => grp_fft_stages_fu_454_OUT_I_3_d1,
        q1 => Stage9_I_3_q1);

    grp_fft_Pipeline_Reverse_fu_398 : component fft_fft_Pipeline_Reverse
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fft_Pipeline_Reverse_fu_398_ap_start,
        ap_done => grp_fft_Pipeline_Reverse_fu_398_ap_done,
        ap_idle => grp_fft_Pipeline_Reverse_fu_398_ap_idle,
        ap_ready => grp_fft_Pipeline_Reverse_fu_398_ap_ready,
        X_R_0_address0 => grp_fft_Pipeline_Reverse_fu_398_X_R_0_address0,
        X_R_0_ce0 => grp_fft_Pipeline_Reverse_fu_398_X_R_0_ce0,
        X_R_0_q0 => X_R_0_q0,
        X_R_0_address1 => grp_fft_Pipeline_Reverse_fu_398_X_R_0_address1,
        X_R_0_ce1 => grp_fft_Pipeline_Reverse_fu_398_X_R_0_ce1,
        X_R_0_q1 => X_R_0_q1,
        X_R_1_address0 => grp_fft_Pipeline_Reverse_fu_398_X_R_1_address0,
        X_R_1_ce0 => grp_fft_Pipeline_Reverse_fu_398_X_R_1_ce0,
        X_R_1_q0 => X_R_1_q0,
        X_R_1_address1 => grp_fft_Pipeline_Reverse_fu_398_X_R_1_address1,
        X_R_1_ce1 => grp_fft_Pipeline_Reverse_fu_398_X_R_1_ce1,
        X_R_1_q1 => X_R_1_q1,
        X_R_2_address0 => grp_fft_Pipeline_Reverse_fu_398_X_R_2_address0,
        X_R_2_ce0 => grp_fft_Pipeline_Reverse_fu_398_X_R_2_ce0,
        X_R_2_q0 => X_R_2_q0,
        X_R_2_address1 => grp_fft_Pipeline_Reverse_fu_398_X_R_2_address1,
        X_R_2_ce1 => grp_fft_Pipeline_Reverse_fu_398_X_R_2_ce1,
        X_R_2_q1 => X_R_2_q1,
        X_R_3_address0 => grp_fft_Pipeline_Reverse_fu_398_X_R_3_address0,
        X_R_3_ce0 => grp_fft_Pipeline_Reverse_fu_398_X_R_3_ce0,
        X_R_3_q0 => X_R_3_q0,
        X_R_3_address1 => grp_fft_Pipeline_Reverse_fu_398_X_R_3_address1,
        X_R_3_ce1 => grp_fft_Pipeline_Reverse_fu_398_X_R_3_ce1,
        X_R_3_q1 => X_R_3_q1,
        Stage0_R_1_address0 => grp_fft_Pipeline_Reverse_fu_398_Stage0_R_1_address0,
        Stage0_R_1_ce0 => grp_fft_Pipeline_Reverse_fu_398_Stage0_R_1_ce0,
        Stage0_R_1_we0 => grp_fft_Pipeline_Reverse_fu_398_Stage0_R_1_we0,
        Stage0_R_1_d0 => grp_fft_Pipeline_Reverse_fu_398_Stage0_R_1_d0,
        Stage0_R_3_address0 => grp_fft_Pipeline_Reverse_fu_398_Stage0_R_3_address0,
        Stage0_R_3_ce0 => grp_fft_Pipeline_Reverse_fu_398_Stage0_R_3_ce0,
        Stage0_R_3_we0 => grp_fft_Pipeline_Reverse_fu_398_Stage0_R_3_we0,
        Stage0_R_3_d0 => grp_fft_Pipeline_Reverse_fu_398_Stage0_R_3_d0,
        Stage0_I_1_address0 => grp_fft_Pipeline_Reverse_fu_398_Stage0_I_1_address0,
        Stage0_I_1_ce0 => grp_fft_Pipeline_Reverse_fu_398_Stage0_I_1_ce0,
        Stage0_I_1_we0 => grp_fft_Pipeline_Reverse_fu_398_Stage0_I_1_we0,
        Stage0_I_1_d0 => grp_fft_Pipeline_Reverse_fu_398_Stage0_I_1_d0,
        X_I_0_address0 => grp_fft_Pipeline_Reverse_fu_398_X_I_0_address0,
        X_I_0_ce0 => grp_fft_Pipeline_Reverse_fu_398_X_I_0_ce0,
        X_I_0_q0 => X_I_0_q0,
        X_I_0_address1 => grp_fft_Pipeline_Reverse_fu_398_X_I_0_address1,
        X_I_0_ce1 => grp_fft_Pipeline_Reverse_fu_398_X_I_0_ce1,
        X_I_0_q1 => X_I_0_q1,
        X_I_1_address0 => grp_fft_Pipeline_Reverse_fu_398_X_I_1_address0,
        X_I_1_ce0 => grp_fft_Pipeline_Reverse_fu_398_X_I_1_ce0,
        X_I_1_q0 => X_I_1_q0,
        X_I_1_address1 => grp_fft_Pipeline_Reverse_fu_398_X_I_1_address1,
        X_I_1_ce1 => grp_fft_Pipeline_Reverse_fu_398_X_I_1_ce1,
        X_I_1_q1 => X_I_1_q1,
        X_I_2_address0 => grp_fft_Pipeline_Reverse_fu_398_X_I_2_address0,
        X_I_2_ce0 => grp_fft_Pipeline_Reverse_fu_398_X_I_2_ce0,
        X_I_2_q0 => X_I_2_q0,
        X_I_2_address1 => grp_fft_Pipeline_Reverse_fu_398_X_I_2_address1,
        X_I_2_ce1 => grp_fft_Pipeline_Reverse_fu_398_X_I_2_ce1,
        X_I_2_q1 => X_I_2_q1,
        X_I_3_address0 => grp_fft_Pipeline_Reverse_fu_398_X_I_3_address0,
        X_I_3_ce0 => grp_fft_Pipeline_Reverse_fu_398_X_I_3_ce0,
        X_I_3_q0 => X_I_3_q0,
        X_I_3_address1 => grp_fft_Pipeline_Reverse_fu_398_X_I_3_address1,
        X_I_3_ce1 => grp_fft_Pipeline_Reverse_fu_398_X_I_3_ce1,
        X_I_3_q1 => X_I_3_q1,
        Stage0_R_address0 => grp_fft_Pipeline_Reverse_fu_398_Stage0_R_address0,
        Stage0_R_ce0 => grp_fft_Pipeline_Reverse_fu_398_Stage0_R_ce0,
        Stage0_R_we0 => grp_fft_Pipeline_Reverse_fu_398_Stage0_R_we0,
        Stage0_R_d0 => grp_fft_Pipeline_Reverse_fu_398_Stage0_R_d0,
        Stage0_R_2_address0 => grp_fft_Pipeline_Reverse_fu_398_Stage0_R_2_address0,
        Stage0_R_2_ce0 => grp_fft_Pipeline_Reverse_fu_398_Stage0_R_2_ce0,
        Stage0_R_2_we0 => grp_fft_Pipeline_Reverse_fu_398_Stage0_R_2_we0,
        Stage0_R_2_d0 => grp_fft_Pipeline_Reverse_fu_398_Stage0_R_2_d0,
        Stage0_I_address0 => grp_fft_Pipeline_Reverse_fu_398_Stage0_I_address0,
        Stage0_I_ce0 => grp_fft_Pipeline_Reverse_fu_398_Stage0_I_ce0,
        Stage0_I_we0 => grp_fft_Pipeline_Reverse_fu_398_Stage0_I_we0,
        Stage0_I_d0 => grp_fft_Pipeline_Reverse_fu_398_Stage0_I_d0,
        Stage0_I_2_address0 => grp_fft_Pipeline_Reverse_fu_398_Stage0_I_2_address0,
        Stage0_I_2_ce0 => grp_fft_Pipeline_Reverse_fu_398_Stage0_I_2_ce0,
        Stage0_I_2_we0 => grp_fft_Pipeline_Reverse_fu_398_Stage0_I_2_we0,
        Stage0_I_2_d0 => grp_fft_Pipeline_Reverse_fu_398_Stage0_I_2_d0,
        Stage0_I_3_address0 => grp_fft_Pipeline_Reverse_fu_398_Stage0_I_3_address0,
        Stage0_I_3_ce0 => grp_fft_Pipeline_Reverse_fu_398_Stage0_I_3_ce0,
        Stage0_I_3_we0 => grp_fft_Pipeline_Reverse_fu_398_Stage0_I_3_we0,
        Stage0_I_3_d0 => grp_fft_Pipeline_Reverse_fu_398_Stage0_I_3_d0);

    grp_fft_Pipeline_DFTpts_fu_434 : component fft_fft_Pipeline_DFTpts
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fft_Pipeline_DFTpts_fu_434_ap_start,
        ap_done => grp_fft_Pipeline_DFTpts_fu_434_ap_done,
        ap_idle => grp_fft_Pipeline_DFTpts_fu_434_ap_idle,
        ap_ready => grp_fft_Pipeline_DFTpts_fu_434_ap_ready,
        Stage0_R_1_address0 => grp_fft_Pipeline_DFTpts_fu_434_Stage0_R_1_address0,
        Stage0_R_1_ce0 => grp_fft_Pipeline_DFTpts_fu_434_Stage0_R_1_ce0,
        Stage0_R_1_q0 => Stage0_R_1_q0,
        Stage0_I_1_address0 => grp_fft_Pipeline_DFTpts_fu_434_Stage0_I_1_address0,
        Stage0_I_1_ce0 => grp_fft_Pipeline_DFTpts_fu_434_Stage0_I_1_ce0,
        Stage0_I_1_q0 => Stage0_I_1_q0,
        Stage0_R_address0 => grp_fft_Pipeline_DFTpts_fu_434_Stage0_R_address0,
        Stage0_R_ce0 => grp_fft_Pipeline_DFTpts_fu_434_Stage0_R_ce0,
        Stage0_R_q0 => Stage0_R_q0,
        Stage1_R_1_address0 => grp_fft_Pipeline_DFTpts_fu_434_Stage1_R_1_address0,
        Stage1_R_1_ce0 => grp_fft_Pipeline_DFTpts_fu_434_Stage1_R_1_ce0,
        Stage1_R_1_we0 => grp_fft_Pipeline_DFTpts_fu_434_Stage1_R_1_we0,
        Stage1_R_1_d0 => grp_fft_Pipeline_DFTpts_fu_434_Stage1_R_1_d0,
        Stage0_I_address0 => grp_fft_Pipeline_DFTpts_fu_434_Stage0_I_address0,
        Stage0_I_ce0 => grp_fft_Pipeline_DFTpts_fu_434_Stage0_I_ce0,
        Stage0_I_q0 => Stage0_I_q0,
        Stage1_I_1_address0 => grp_fft_Pipeline_DFTpts_fu_434_Stage1_I_1_address0,
        Stage1_I_1_ce0 => grp_fft_Pipeline_DFTpts_fu_434_Stage1_I_1_ce0,
        Stage1_I_1_we0 => grp_fft_Pipeline_DFTpts_fu_434_Stage1_I_1_we0,
        Stage1_I_1_d0 => grp_fft_Pipeline_DFTpts_fu_434_Stage1_I_1_d0,
        Stage1_R_address0 => grp_fft_Pipeline_DFTpts_fu_434_Stage1_R_address0,
        Stage1_R_ce0 => grp_fft_Pipeline_DFTpts_fu_434_Stage1_R_ce0,
        Stage1_R_we0 => grp_fft_Pipeline_DFTpts_fu_434_Stage1_R_we0,
        Stage1_R_d0 => grp_fft_Pipeline_DFTpts_fu_434_Stage1_R_d0,
        Stage1_I_address0 => grp_fft_Pipeline_DFTpts_fu_434_Stage1_I_address0,
        Stage1_I_ce0 => grp_fft_Pipeline_DFTpts_fu_434_Stage1_I_ce0,
        Stage1_I_we0 => grp_fft_Pipeline_DFTpts_fu_434_Stage1_I_we0,
        Stage1_I_d0 => grp_fft_Pipeline_DFTpts_fu_434_Stage1_I_d0,
        Stage0_R_3_address0 => grp_fft_Pipeline_DFTpts_fu_434_Stage0_R_3_address0,
        Stage0_R_3_ce0 => grp_fft_Pipeline_DFTpts_fu_434_Stage0_R_3_ce0,
        Stage0_R_3_q0 => Stage0_R_3_q0,
        Stage0_I_3_address0 => grp_fft_Pipeline_DFTpts_fu_434_Stage0_I_3_address0,
        Stage0_I_3_ce0 => grp_fft_Pipeline_DFTpts_fu_434_Stage0_I_3_ce0,
        Stage0_I_3_q0 => Stage0_I_3_q0,
        Stage0_R_2_address0 => grp_fft_Pipeline_DFTpts_fu_434_Stage0_R_2_address0,
        Stage0_R_2_ce0 => grp_fft_Pipeline_DFTpts_fu_434_Stage0_R_2_ce0,
        Stage0_R_2_q0 => Stage0_R_2_q0,
        Stage1_R_3_address0 => grp_fft_Pipeline_DFTpts_fu_434_Stage1_R_3_address0,
        Stage1_R_3_ce0 => grp_fft_Pipeline_DFTpts_fu_434_Stage1_R_3_ce0,
        Stage1_R_3_we0 => grp_fft_Pipeline_DFTpts_fu_434_Stage1_R_3_we0,
        Stage1_R_3_d0 => grp_fft_Pipeline_DFTpts_fu_434_Stage1_R_3_d0,
        Stage0_I_2_address0 => grp_fft_Pipeline_DFTpts_fu_434_Stage0_I_2_address0,
        Stage0_I_2_ce0 => grp_fft_Pipeline_DFTpts_fu_434_Stage0_I_2_ce0,
        Stage0_I_2_q0 => Stage0_I_2_q0,
        Stage1_I_3_address0 => grp_fft_Pipeline_DFTpts_fu_434_Stage1_I_3_address0,
        Stage1_I_3_ce0 => grp_fft_Pipeline_DFTpts_fu_434_Stage1_I_3_ce0,
        Stage1_I_3_we0 => grp_fft_Pipeline_DFTpts_fu_434_Stage1_I_3_we0,
        Stage1_I_3_d0 => grp_fft_Pipeline_DFTpts_fu_434_Stage1_I_3_d0,
        Stage1_R_2_address0 => grp_fft_Pipeline_DFTpts_fu_434_Stage1_R_2_address0,
        Stage1_R_2_ce0 => grp_fft_Pipeline_DFTpts_fu_434_Stage1_R_2_ce0,
        Stage1_R_2_we0 => grp_fft_Pipeline_DFTpts_fu_434_Stage1_R_2_we0,
        Stage1_R_2_d0 => grp_fft_Pipeline_DFTpts_fu_434_Stage1_R_2_d0,
        Stage1_I_2_address0 => grp_fft_Pipeline_DFTpts_fu_434_Stage1_I_2_address0,
        Stage1_I_2_ce0 => grp_fft_Pipeline_DFTpts_fu_434_Stage1_I_2_ce0,
        Stage1_I_2_we0 => grp_fft_Pipeline_DFTpts_fu_434_Stage1_I_2_we0,
        Stage1_I_2_d0 => grp_fft_Pipeline_DFTpts_fu_434_Stage1_I_2_d0,
        grp_fu_519_p_din0 => grp_fft_Pipeline_DFTpts_fu_434_grp_fu_519_p_din0,
        grp_fu_519_p_din1 => grp_fft_Pipeline_DFTpts_fu_434_grp_fu_519_p_din1,
        grp_fu_519_p_opcode => grp_fft_Pipeline_DFTpts_fu_434_grp_fu_519_p_opcode,
        grp_fu_519_p_dout0 => grp_fu_519_p2,
        grp_fu_519_p_ce => grp_fft_Pipeline_DFTpts_fu_434_grp_fu_519_p_ce,
        grp_fu_523_p_din0 => grp_fft_Pipeline_DFTpts_fu_434_grp_fu_523_p_din0,
        grp_fu_523_p_din1 => grp_fft_Pipeline_DFTpts_fu_434_grp_fu_523_p_din1,
        grp_fu_523_p_opcode => grp_fft_Pipeline_DFTpts_fu_434_grp_fu_523_p_opcode,
        grp_fu_523_p_dout0 => grp_fu_523_p2,
        grp_fu_523_p_ce => grp_fft_Pipeline_DFTpts_fu_434_grp_fu_523_p_ce,
        grp_fu_527_p_din0 => grp_fft_Pipeline_DFTpts_fu_434_grp_fu_527_p_din0,
        grp_fu_527_p_din1 => grp_fft_Pipeline_DFTpts_fu_434_grp_fu_527_p_din1,
        grp_fu_527_p_opcode => grp_fft_Pipeline_DFTpts_fu_434_grp_fu_527_p_opcode,
        grp_fu_527_p_dout0 => grp_fu_527_p2,
        grp_fu_527_p_ce => grp_fft_Pipeline_DFTpts_fu_434_grp_fu_527_p_ce,
        grp_fu_531_p_din0 => grp_fft_Pipeline_DFTpts_fu_434_grp_fu_531_p_din0,
        grp_fu_531_p_din1 => grp_fft_Pipeline_DFTpts_fu_434_grp_fu_531_p_din1,
        grp_fu_531_p_opcode => grp_fft_Pipeline_DFTpts_fu_434_grp_fu_531_p_opcode,
        grp_fu_531_p_dout0 => grp_fu_531_p2,
        grp_fu_531_p_ce => grp_fft_Pipeline_DFTpts_fu_434_grp_fu_531_p_ce,
        grp_fu_535_p_din0 => grp_fft_Pipeline_DFTpts_fu_434_grp_fu_535_p_din0,
        grp_fu_535_p_din1 => grp_fft_Pipeline_DFTpts_fu_434_grp_fu_535_p_din1,
        grp_fu_535_p_opcode => grp_fft_Pipeline_DFTpts_fu_434_grp_fu_535_p_opcode,
        grp_fu_535_p_dout0 => grp_fu_535_p2,
        grp_fu_535_p_ce => grp_fft_Pipeline_DFTpts_fu_434_grp_fu_535_p_ce,
        grp_fu_539_p_din0 => grp_fft_Pipeline_DFTpts_fu_434_grp_fu_539_p_din0,
        grp_fu_539_p_din1 => grp_fft_Pipeline_DFTpts_fu_434_grp_fu_539_p_din1,
        grp_fu_539_p_opcode => grp_fft_Pipeline_DFTpts_fu_434_grp_fu_539_p_opcode,
        grp_fu_539_p_dout0 => grp_fu_539_p2,
        grp_fu_539_p_ce => grp_fft_Pipeline_DFTpts_fu_434_grp_fu_539_p_ce,
        grp_fu_543_p_din0 => grp_fft_Pipeline_DFTpts_fu_434_grp_fu_543_p_din0,
        grp_fu_543_p_din1 => grp_fft_Pipeline_DFTpts_fu_434_grp_fu_543_p_din1,
        grp_fu_543_p_opcode => grp_fft_Pipeline_DFTpts_fu_434_grp_fu_543_p_opcode,
        grp_fu_543_p_dout0 => grp_fu_543_p2,
        grp_fu_543_p_ce => grp_fft_Pipeline_DFTpts_fu_434_grp_fu_543_p_ce,
        grp_fu_547_p_din0 => grp_fft_Pipeline_DFTpts_fu_434_grp_fu_547_p_din0,
        grp_fu_547_p_din1 => grp_fft_Pipeline_DFTpts_fu_434_grp_fu_547_p_din1,
        grp_fu_547_p_opcode => grp_fft_Pipeline_DFTpts_fu_434_grp_fu_547_p_opcode,
        grp_fu_547_p_dout0 => grp_fu_547_p2,
        grp_fu_547_p_ce => grp_fft_Pipeline_DFTpts_fu_434_grp_fu_547_p_ce,
        grp_fu_551_p_din0 => grp_fft_Pipeline_DFTpts_fu_434_grp_fu_551_p_din0,
        grp_fu_551_p_din1 => grp_fft_Pipeline_DFTpts_fu_434_grp_fu_551_p_din1,
        grp_fu_551_p_opcode => grp_fft_Pipeline_DFTpts_fu_434_grp_fu_551_p_opcode,
        grp_fu_551_p_dout0 => grp_fu_551_p2,
        grp_fu_551_p_ce => grp_fft_Pipeline_DFTpts_fu_434_grp_fu_551_p_ce,
        grp_fu_555_p_din0 => grp_fft_Pipeline_DFTpts_fu_434_grp_fu_555_p_din0,
        grp_fu_555_p_din1 => grp_fft_Pipeline_DFTpts_fu_434_grp_fu_555_p_din1,
        grp_fu_555_p_opcode => grp_fft_Pipeline_DFTpts_fu_434_grp_fu_555_p_opcode,
        grp_fu_555_p_dout0 => grp_fu_555_p2,
        grp_fu_555_p_ce => grp_fft_Pipeline_DFTpts_fu_434_grp_fu_555_p_ce,
        grp_fu_559_p_din0 => grp_fft_Pipeline_DFTpts_fu_434_grp_fu_559_p_din0,
        grp_fu_559_p_din1 => grp_fft_Pipeline_DFTpts_fu_434_grp_fu_559_p_din1,
        grp_fu_559_p_opcode => grp_fft_Pipeline_DFTpts_fu_434_grp_fu_559_p_opcode,
        grp_fu_559_p_dout0 => grp_fu_559_p2,
        grp_fu_559_p_ce => grp_fft_Pipeline_DFTpts_fu_434_grp_fu_559_p_ce,
        grp_fu_563_p_din0 => grp_fft_Pipeline_DFTpts_fu_434_grp_fu_563_p_din0,
        grp_fu_563_p_din1 => grp_fft_Pipeline_DFTpts_fu_434_grp_fu_563_p_din1,
        grp_fu_563_p_opcode => grp_fft_Pipeline_DFTpts_fu_434_grp_fu_563_p_opcode,
        grp_fu_563_p_dout0 => grp_fu_563_p2,
        grp_fu_563_p_ce => grp_fft_Pipeline_DFTpts_fu_434_grp_fu_563_p_ce,
        grp_fu_567_p_din0 => grp_fft_Pipeline_DFTpts_fu_434_grp_fu_567_p_din0,
        grp_fu_567_p_din1 => grp_fft_Pipeline_DFTpts_fu_434_grp_fu_567_p_din1,
        grp_fu_567_p_dout0 => grp_fu_567_p2,
        grp_fu_567_p_ce => grp_fft_Pipeline_DFTpts_fu_434_grp_fu_567_p_ce,
        grp_fu_571_p_din0 => grp_fft_Pipeline_DFTpts_fu_434_grp_fu_571_p_din0,
        grp_fu_571_p_din1 => grp_fft_Pipeline_DFTpts_fu_434_grp_fu_571_p_din1,
        grp_fu_571_p_dout0 => grp_fu_571_p2,
        grp_fu_571_p_ce => grp_fft_Pipeline_DFTpts_fu_434_grp_fu_571_p_ce,
        grp_fu_575_p_din0 => grp_fft_Pipeline_DFTpts_fu_434_grp_fu_575_p_din0,
        grp_fu_575_p_din1 => grp_fft_Pipeline_DFTpts_fu_434_grp_fu_575_p_din1,
        grp_fu_575_p_dout0 => grp_fu_575_p2,
        grp_fu_575_p_ce => grp_fft_Pipeline_DFTpts_fu_434_grp_fu_575_p_ce,
        grp_fu_579_p_din0 => grp_fft_Pipeline_DFTpts_fu_434_grp_fu_579_p_din0,
        grp_fu_579_p_din1 => grp_fft_Pipeline_DFTpts_fu_434_grp_fu_579_p_din1,
        grp_fu_579_p_dout0 => grp_fu_579_p2,
        grp_fu_579_p_ce => grp_fft_Pipeline_DFTpts_fu_434_grp_fu_579_p_ce);

    grp_fft_stages_fu_454 : component fft_fft_stages
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fft_stages_fu_454_ap_start,
        ap_done => grp_fft_stages_fu_454_ap_done,
        ap_idle => grp_fft_stages_fu_454_ap_idle,
        ap_ready => grp_fft_stages_fu_454_ap_ready,
        X_R_0_address0 => grp_fft_stages_fu_454_X_R_0_address0,
        X_R_0_ce0 => grp_fft_stages_fu_454_X_R_0_ce0,
        X_R_0_q0 => grp_fft_stages_fu_454_X_R_0_q0,
        X_R_0_address1 => grp_fft_stages_fu_454_X_R_0_address1,
        X_R_0_ce1 => grp_fft_stages_fu_454_X_R_0_ce1,
        X_R_0_q1 => grp_fft_stages_fu_454_X_R_0_q1,
        X_R_1_address0 => grp_fft_stages_fu_454_X_R_1_address0,
        X_R_1_ce0 => grp_fft_stages_fu_454_X_R_1_ce0,
        X_R_1_q0 => grp_fft_stages_fu_454_X_R_1_q0,
        X_R_1_address1 => grp_fft_stages_fu_454_X_R_1_address1,
        X_R_1_ce1 => grp_fft_stages_fu_454_X_R_1_ce1,
        X_R_1_q1 => grp_fft_stages_fu_454_X_R_1_q1,
        X_R_2_address0 => grp_fft_stages_fu_454_X_R_2_address0,
        X_R_2_ce0 => grp_fft_stages_fu_454_X_R_2_ce0,
        X_R_2_q0 => grp_fft_stages_fu_454_X_R_2_q0,
        X_R_2_address1 => grp_fft_stages_fu_454_X_R_2_address1,
        X_R_2_ce1 => grp_fft_stages_fu_454_X_R_2_ce1,
        X_R_2_q1 => grp_fft_stages_fu_454_X_R_2_q1,
        X_R_3_address0 => grp_fft_stages_fu_454_X_R_3_address0,
        X_R_3_ce0 => grp_fft_stages_fu_454_X_R_3_ce0,
        X_R_3_q0 => grp_fft_stages_fu_454_X_R_3_q0,
        X_R_3_address1 => grp_fft_stages_fu_454_X_R_3_address1,
        X_R_3_ce1 => grp_fft_stages_fu_454_X_R_3_ce1,
        X_R_3_q1 => grp_fft_stages_fu_454_X_R_3_q1,
        X_I_0_address0 => grp_fft_stages_fu_454_X_I_0_address0,
        X_I_0_ce0 => grp_fft_stages_fu_454_X_I_0_ce0,
        X_I_0_q0 => grp_fft_stages_fu_454_X_I_0_q0,
        X_I_0_address1 => grp_fft_stages_fu_454_X_I_0_address1,
        X_I_0_ce1 => grp_fft_stages_fu_454_X_I_0_ce1,
        X_I_0_q1 => grp_fft_stages_fu_454_X_I_0_q1,
        X_I_1_address0 => grp_fft_stages_fu_454_X_I_1_address0,
        X_I_1_ce0 => grp_fft_stages_fu_454_X_I_1_ce0,
        X_I_1_q0 => grp_fft_stages_fu_454_X_I_1_q0,
        X_I_1_address1 => grp_fft_stages_fu_454_X_I_1_address1,
        X_I_1_ce1 => grp_fft_stages_fu_454_X_I_1_ce1,
        X_I_1_q1 => grp_fft_stages_fu_454_X_I_1_q1,
        X_I_2_address0 => grp_fft_stages_fu_454_X_I_2_address0,
        X_I_2_ce0 => grp_fft_stages_fu_454_X_I_2_ce0,
        X_I_2_q0 => grp_fft_stages_fu_454_X_I_2_q0,
        X_I_2_address1 => grp_fft_stages_fu_454_X_I_2_address1,
        X_I_2_ce1 => grp_fft_stages_fu_454_X_I_2_ce1,
        X_I_2_q1 => grp_fft_stages_fu_454_X_I_2_q1,
        X_I_3_address0 => grp_fft_stages_fu_454_X_I_3_address0,
        X_I_3_ce0 => grp_fft_stages_fu_454_X_I_3_ce0,
        X_I_3_q0 => grp_fft_stages_fu_454_X_I_3_q0,
        X_I_3_address1 => grp_fft_stages_fu_454_X_I_3_address1,
        X_I_3_ce1 => grp_fft_stages_fu_454_X_I_3_ce1,
        X_I_3_q1 => grp_fft_stages_fu_454_X_I_3_q1,
        stage => grp_fft_stages_fu_454_stage,
        OUT_R_0_address0 => grp_fft_stages_fu_454_OUT_R_0_address0,
        OUT_R_0_ce0 => grp_fft_stages_fu_454_OUT_R_0_ce0,
        OUT_R_0_we0 => grp_fft_stages_fu_454_OUT_R_0_we0,
        OUT_R_0_d0 => grp_fft_stages_fu_454_OUT_R_0_d0,
        OUT_R_0_address1 => grp_fft_stages_fu_454_OUT_R_0_address1,
        OUT_R_0_ce1 => grp_fft_stages_fu_454_OUT_R_0_ce1,
        OUT_R_0_we1 => grp_fft_stages_fu_454_OUT_R_0_we1,
        OUT_R_0_d1 => grp_fft_stages_fu_454_OUT_R_0_d1,
        OUT_R_1_address0 => grp_fft_stages_fu_454_OUT_R_1_address0,
        OUT_R_1_ce0 => grp_fft_stages_fu_454_OUT_R_1_ce0,
        OUT_R_1_we0 => grp_fft_stages_fu_454_OUT_R_1_we0,
        OUT_R_1_d0 => grp_fft_stages_fu_454_OUT_R_1_d0,
        OUT_R_1_address1 => grp_fft_stages_fu_454_OUT_R_1_address1,
        OUT_R_1_ce1 => grp_fft_stages_fu_454_OUT_R_1_ce1,
        OUT_R_1_we1 => grp_fft_stages_fu_454_OUT_R_1_we1,
        OUT_R_1_d1 => grp_fft_stages_fu_454_OUT_R_1_d1,
        OUT_R_2_address0 => grp_fft_stages_fu_454_OUT_R_2_address0,
        OUT_R_2_ce0 => grp_fft_stages_fu_454_OUT_R_2_ce0,
        OUT_R_2_we0 => grp_fft_stages_fu_454_OUT_R_2_we0,
        OUT_R_2_d0 => grp_fft_stages_fu_454_OUT_R_2_d0,
        OUT_R_2_address1 => grp_fft_stages_fu_454_OUT_R_2_address1,
        OUT_R_2_ce1 => grp_fft_stages_fu_454_OUT_R_2_ce1,
        OUT_R_2_we1 => grp_fft_stages_fu_454_OUT_R_2_we1,
        OUT_R_2_d1 => grp_fft_stages_fu_454_OUT_R_2_d1,
        OUT_R_3_address0 => grp_fft_stages_fu_454_OUT_R_3_address0,
        OUT_R_3_ce0 => grp_fft_stages_fu_454_OUT_R_3_ce0,
        OUT_R_3_we0 => grp_fft_stages_fu_454_OUT_R_3_we0,
        OUT_R_3_d0 => grp_fft_stages_fu_454_OUT_R_3_d0,
        OUT_R_3_address1 => grp_fft_stages_fu_454_OUT_R_3_address1,
        OUT_R_3_ce1 => grp_fft_stages_fu_454_OUT_R_3_ce1,
        OUT_R_3_we1 => grp_fft_stages_fu_454_OUT_R_3_we1,
        OUT_R_3_d1 => grp_fft_stages_fu_454_OUT_R_3_d1,
        OUT_I_0_address0 => grp_fft_stages_fu_454_OUT_I_0_address0,
        OUT_I_0_ce0 => grp_fft_stages_fu_454_OUT_I_0_ce0,
        OUT_I_0_we0 => grp_fft_stages_fu_454_OUT_I_0_we0,
        OUT_I_0_d0 => grp_fft_stages_fu_454_OUT_I_0_d0,
        OUT_I_0_address1 => grp_fft_stages_fu_454_OUT_I_0_address1,
        OUT_I_0_ce1 => grp_fft_stages_fu_454_OUT_I_0_ce1,
        OUT_I_0_we1 => grp_fft_stages_fu_454_OUT_I_0_we1,
        OUT_I_0_d1 => grp_fft_stages_fu_454_OUT_I_0_d1,
        OUT_I_1_address0 => grp_fft_stages_fu_454_OUT_I_1_address0,
        OUT_I_1_ce0 => grp_fft_stages_fu_454_OUT_I_1_ce0,
        OUT_I_1_we0 => grp_fft_stages_fu_454_OUT_I_1_we0,
        OUT_I_1_d0 => grp_fft_stages_fu_454_OUT_I_1_d0,
        OUT_I_1_address1 => grp_fft_stages_fu_454_OUT_I_1_address1,
        OUT_I_1_ce1 => grp_fft_stages_fu_454_OUT_I_1_ce1,
        OUT_I_1_we1 => grp_fft_stages_fu_454_OUT_I_1_we1,
        OUT_I_1_d1 => grp_fft_stages_fu_454_OUT_I_1_d1,
        OUT_I_2_address0 => grp_fft_stages_fu_454_OUT_I_2_address0,
        OUT_I_2_ce0 => grp_fft_stages_fu_454_OUT_I_2_ce0,
        OUT_I_2_we0 => grp_fft_stages_fu_454_OUT_I_2_we0,
        OUT_I_2_d0 => grp_fft_stages_fu_454_OUT_I_2_d0,
        OUT_I_2_address1 => grp_fft_stages_fu_454_OUT_I_2_address1,
        OUT_I_2_ce1 => grp_fft_stages_fu_454_OUT_I_2_ce1,
        OUT_I_2_we1 => grp_fft_stages_fu_454_OUT_I_2_we1,
        OUT_I_2_d1 => grp_fft_stages_fu_454_OUT_I_2_d1,
        OUT_I_3_address0 => grp_fft_stages_fu_454_OUT_I_3_address0,
        OUT_I_3_ce0 => grp_fft_stages_fu_454_OUT_I_3_ce0,
        OUT_I_3_we0 => grp_fft_stages_fu_454_OUT_I_3_we0,
        OUT_I_3_d0 => grp_fft_stages_fu_454_OUT_I_3_d0,
        OUT_I_3_address1 => grp_fft_stages_fu_454_OUT_I_3_address1,
        OUT_I_3_ce1 => grp_fft_stages_fu_454_OUT_I_3_ce1,
        OUT_I_3_we1 => grp_fft_stages_fu_454_OUT_I_3_we1,
        OUT_I_3_d1 => grp_fft_stages_fu_454_OUT_I_3_d1);

    grp_fft_Pipeline_butterfly_fu_487 : component fft_fft_Pipeline_butterfly
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fft_Pipeline_butterfly_fu_487_ap_start,
        ap_done => grp_fft_Pipeline_butterfly_fu_487_ap_done,
        ap_idle => grp_fft_Pipeline_butterfly_fu_487_ap_idle,
        ap_ready => grp_fft_Pipeline_butterfly_fu_487_ap_ready,
        OUT_R_1_address0 => grp_fft_Pipeline_butterfly_fu_487_OUT_R_1_address0,
        OUT_R_1_ce0 => grp_fft_Pipeline_butterfly_fu_487_OUT_R_1_ce0,
        OUT_R_1_we0 => grp_fft_Pipeline_butterfly_fu_487_OUT_R_1_we0,
        OUT_R_1_d0 => grp_fft_Pipeline_butterfly_fu_487_OUT_R_1_d0,
        OUT_R_1_address1 => grp_fft_Pipeline_butterfly_fu_487_OUT_R_1_address1,
        OUT_R_1_ce1 => grp_fft_Pipeline_butterfly_fu_487_OUT_R_1_ce1,
        OUT_R_1_we1 => grp_fft_Pipeline_butterfly_fu_487_OUT_R_1_we1,
        OUT_R_1_d1 => grp_fft_Pipeline_butterfly_fu_487_OUT_R_1_d1,
        OUT_I_1_address0 => grp_fft_Pipeline_butterfly_fu_487_OUT_I_1_address0,
        OUT_I_1_ce0 => grp_fft_Pipeline_butterfly_fu_487_OUT_I_1_ce0,
        OUT_I_1_we0 => grp_fft_Pipeline_butterfly_fu_487_OUT_I_1_we0,
        OUT_I_1_d0 => grp_fft_Pipeline_butterfly_fu_487_OUT_I_1_d0,
        OUT_I_1_address1 => grp_fft_Pipeline_butterfly_fu_487_OUT_I_1_address1,
        OUT_I_1_ce1 => grp_fft_Pipeline_butterfly_fu_487_OUT_I_1_ce1,
        OUT_I_1_we1 => grp_fft_Pipeline_butterfly_fu_487_OUT_I_1_we1,
        OUT_I_1_d1 => grp_fft_Pipeline_butterfly_fu_487_OUT_I_1_d1,
        Stage9_R_1_address0 => grp_fft_Pipeline_butterfly_fu_487_Stage9_R_1_address0,
        Stage9_R_1_ce0 => grp_fft_Pipeline_butterfly_fu_487_Stage9_R_1_ce0,
        Stage9_R_1_q0 => Stage9_R_1_q0,
        Stage9_R_1_address1 => grp_fft_Pipeline_butterfly_fu_487_Stage9_R_1_address1,
        Stage9_R_1_ce1 => grp_fft_Pipeline_butterfly_fu_487_Stage9_R_1_ce1,
        Stage9_R_1_q1 => Stage9_R_1_q1,
        Stage9_R_3_address0 => grp_fft_Pipeline_butterfly_fu_487_Stage9_R_3_address0,
        Stage9_R_3_ce0 => grp_fft_Pipeline_butterfly_fu_487_Stage9_R_3_ce0,
        Stage9_R_3_q0 => Stage9_R_3_q0,
        Stage9_R_3_address1 => grp_fft_Pipeline_butterfly_fu_487_Stage9_R_3_address1,
        Stage9_R_3_ce1 => grp_fft_Pipeline_butterfly_fu_487_Stage9_R_3_ce1,
        Stage9_R_3_q1 => Stage9_R_3_q1,
        Stage9_I_1_address0 => grp_fft_Pipeline_butterfly_fu_487_Stage9_I_1_address0,
        Stage9_I_1_ce0 => grp_fft_Pipeline_butterfly_fu_487_Stage9_I_1_ce0,
        Stage9_I_1_q0 => Stage9_I_1_q0,
        Stage9_I_1_address1 => grp_fft_Pipeline_butterfly_fu_487_Stage9_I_1_address1,
        Stage9_I_1_ce1 => grp_fft_Pipeline_butterfly_fu_487_Stage9_I_1_ce1,
        Stage9_I_1_q1 => Stage9_I_1_q1,
        Stage9_I_3_address0 => grp_fft_Pipeline_butterfly_fu_487_Stage9_I_3_address0,
        Stage9_I_3_ce0 => grp_fft_Pipeline_butterfly_fu_487_Stage9_I_3_ce0,
        Stage9_I_3_q0 => Stage9_I_3_q0,
        Stage9_I_3_address1 => grp_fft_Pipeline_butterfly_fu_487_Stage9_I_3_address1,
        Stage9_I_3_ce1 => grp_fft_Pipeline_butterfly_fu_487_Stage9_I_3_ce1,
        Stage9_I_3_q1 => Stage9_I_3_q1,
        OUT_R_0_address0 => grp_fft_Pipeline_butterfly_fu_487_OUT_R_0_address0,
        OUT_R_0_ce0 => grp_fft_Pipeline_butterfly_fu_487_OUT_R_0_ce0,
        OUT_R_0_we0 => grp_fft_Pipeline_butterfly_fu_487_OUT_R_0_we0,
        OUT_R_0_d0 => grp_fft_Pipeline_butterfly_fu_487_OUT_R_0_d0,
        OUT_R_0_address1 => grp_fft_Pipeline_butterfly_fu_487_OUT_R_0_address1,
        OUT_R_0_ce1 => grp_fft_Pipeline_butterfly_fu_487_OUT_R_0_ce1,
        OUT_R_0_we1 => grp_fft_Pipeline_butterfly_fu_487_OUT_R_0_we1,
        OUT_R_0_d1 => grp_fft_Pipeline_butterfly_fu_487_OUT_R_0_d1,
        OUT_I_0_address0 => grp_fft_Pipeline_butterfly_fu_487_OUT_I_0_address0,
        OUT_I_0_ce0 => grp_fft_Pipeline_butterfly_fu_487_OUT_I_0_ce0,
        OUT_I_0_we0 => grp_fft_Pipeline_butterfly_fu_487_OUT_I_0_we0,
        OUT_I_0_d0 => grp_fft_Pipeline_butterfly_fu_487_OUT_I_0_d0,
        OUT_I_0_address1 => grp_fft_Pipeline_butterfly_fu_487_OUT_I_0_address1,
        OUT_I_0_ce1 => grp_fft_Pipeline_butterfly_fu_487_OUT_I_0_ce1,
        OUT_I_0_we1 => grp_fft_Pipeline_butterfly_fu_487_OUT_I_0_we1,
        OUT_I_0_d1 => grp_fft_Pipeline_butterfly_fu_487_OUT_I_0_d1,
        Stage9_R_0_address0 => grp_fft_Pipeline_butterfly_fu_487_Stage9_R_0_address0,
        Stage9_R_0_ce0 => grp_fft_Pipeline_butterfly_fu_487_Stage9_R_0_ce0,
        Stage9_R_0_q0 => Stage9_R_0_q0,
        Stage9_R_0_address1 => grp_fft_Pipeline_butterfly_fu_487_Stage9_R_0_address1,
        Stage9_R_0_ce1 => grp_fft_Pipeline_butterfly_fu_487_Stage9_R_0_ce1,
        Stage9_R_0_q1 => Stage9_R_0_q1,
        Stage9_R_2_address0 => grp_fft_Pipeline_butterfly_fu_487_Stage9_R_2_address0,
        Stage9_R_2_ce0 => grp_fft_Pipeline_butterfly_fu_487_Stage9_R_2_ce0,
        Stage9_R_2_q0 => Stage9_R_2_q0,
        Stage9_R_2_address1 => grp_fft_Pipeline_butterfly_fu_487_Stage9_R_2_address1,
        Stage9_R_2_ce1 => grp_fft_Pipeline_butterfly_fu_487_Stage9_R_2_ce1,
        Stage9_R_2_q1 => Stage9_R_2_q1,
        Stage9_I_0_address0 => grp_fft_Pipeline_butterfly_fu_487_Stage9_I_0_address0,
        Stage9_I_0_ce0 => grp_fft_Pipeline_butterfly_fu_487_Stage9_I_0_ce0,
        Stage9_I_0_q0 => Stage9_I_0_q0,
        Stage9_I_0_address1 => grp_fft_Pipeline_butterfly_fu_487_Stage9_I_0_address1,
        Stage9_I_0_ce1 => grp_fft_Pipeline_butterfly_fu_487_Stage9_I_0_ce1,
        Stage9_I_0_q1 => Stage9_I_0_q1,
        Stage9_I_2_address0 => grp_fft_Pipeline_butterfly_fu_487_Stage9_I_2_address0,
        Stage9_I_2_ce0 => grp_fft_Pipeline_butterfly_fu_487_Stage9_I_2_ce0,
        Stage9_I_2_q0 => Stage9_I_2_q0,
        Stage9_I_2_address1 => grp_fft_Pipeline_butterfly_fu_487_Stage9_I_2_address1,
        Stage9_I_2_ce1 => grp_fft_Pipeline_butterfly_fu_487_Stage9_I_2_ce1,
        Stage9_I_2_q1 => Stage9_I_2_q1,
        OUT_R_2_address0 => grp_fft_Pipeline_butterfly_fu_487_OUT_R_2_address0,
        OUT_R_2_ce0 => grp_fft_Pipeline_butterfly_fu_487_OUT_R_2_ce0,
        OUT_R_2_we0 => grp_fft_Pipeline_butterfly_fu_487_OUT_R_2_we0,
        OUT_R_2_d0 => grp_fft_Pipeline_butterfly_fu_487_OUT_R_2_d0,
        OUT_R_2_address1 => grp_fft_Pipeline_butterfly_fu_487_OUT_R_2_address1,
        OUT_R_2_ce1 => grp_fft_Pipeline_butterfly_fu_487_OUT_R_2_ce1,
        OUT_R_2_we1 => grp_fft_Pipeline_butterfly_fu_487_OUT_R_2_we1,
        OUT_R_2_d1 => grp_fft_Pipeline_butterfly_fu_487_OUT_R_2_d1,
        OUT_I_2_address0 => grp_fft_Pipeline_butterfly_fu_487_OUT_I_2_address0,
        OUT_I_2_ce0 => grp_fft_Pipeline_butterfly_fu_487_OUT_I_2_ce0,
        OUT_I_2_we0 => grp_fft_Pipeline_butterfly_fu_487_OUT_I_2_we0,
        OUT_I_2_d0 => grp_fft_Pipeline_butterfly_fu_487_OUT_I_2_d0,
        OUT_I_2_address1 => grp_fft_Pipeline_butterfly_fu_487_OUT_I_2_address1,
        OUT_I_2_ce1 => grp_fft_Pipeline_butterfly_fu_487_OUT_I_2_ce1,
        OUT_I_2_we1 => grp_fft_Pipeline_butterfly_fu_487_OUT_I_2_we1,
        OUT_I_2_d1 => grp_fft_Pipeline_butterfly_fu_487_OUT_I_2_d1,
        OUT_R_3_address0 => grp_fft_Pipeline_butterfly_fu_487_OUT_R_3_address0,
        OUT_R_3_ce0 => grp_fft_Pipeline_butterfly_fu_487_OUT_R_3_ce0,
        OUT_R_3_we0 => grp_fft_Pipeline_butterfly_fu_487_OUT_R_3_we0,
        OUT_R_3_d0 => grp_fft_Pipeline_butterfly_fu_487_OUT_R_3_d0,
        OUT_R_3_address1 => grp_fft_Pipeline_butterfly_fu_487_OUT_R_3_address1,
        OUT_R_3_ce1 => grp_fft_Pipeline_butterfly_fu_487_OUT_R_3_ce1,
        OUT_R_3_we1 => grp_fft_Pipeline_butterfly_fu_487_OUT_R_3_we1,
        OUT_R_3_d1 => grp_fft_Pipeline_butterfly_fu_487_OUT_R_3_d1,
        OUT_I_3_address0 => grp_fft_Pipeline_butterfly_fu_487_OUT_I_3_address0,
        OUT_I_3_ce0 => grp_fft_Pipeline_butterfly_fu_487_OUT_I_3_ce0,
        OUT_I_3_we0 => grp_fft_Pipeline_butterfly_fu_487_OUT_I_3_we0,
        OUT_I_3_d0 => grp_fft_Pipeline_butterfly_fu_487_OUT_I_3_d0,
        OUT_I_3_address1 => grp_fft_Pipeline_butterfly_fu_487_OUT_I_3_address1,
        OUT_I_3_ce1 => grp_fft_Pipeline_butterfly_fu_487_OUT_I_3_ce1,
        OUT_I_3_we1 => grp_fft_Pipeline_butterfly_fu_487_OUT_I_3_we1,
        OUT_I_3_d1 => grp_fft_Pipeline_butterfly_fu_487_OUT_I_3_d1,
        W_real_address0 => grp_fft_Pipeline_butterfly_fu_487_W_real_address0,
        W_real_ce0 => grp_fft_Pipeline_butterfly_fu_487_W_real_ce0,
        W_real_q0 => W_real_q0,
        W_real_address1 => grp_fft_Pipeline_butterfly_fu_487_W_real_address1,
        W_real_ce1 => grp_fft_Pipeline_butterfly_fu_487_W_real_ce1,
        W_real_q1 => W_real_q1,
        W_imag_address0 => grp_fft_Pipeline_butterfly_fu_487_W_imag_address0,
        W_imag_ce0 => grp_fft_Pipeline_butterfly_fu_487_W_imag_ce0,
        W_imag_q0 => W_imag_q0,
        W_imag_address1 => grp_fft_Pipeline_butterfly_fu_487_W_imag_address1,
        W_imag_ce1 => grp_fft_Pipeline_butterfly_fu_487_W_imag_ce1,
        W_imag_q1 => W_imag_q1,
        grp_fu_519_p_din0 => grp_fft_Pipeline_butterfly_fu_487_grp_fu_519_p_din0,
        grp_fu_519_p_din1 => grp_fft_Pipeline_butterfly_fu_487_grp_fu_519_p_din1,
        grp_fu_519_p_opcode => grp_fft_Pipeline_butterfly_fu_487_grp_fu_519_p_opcode,
        grp_fu_519_p_dout0 => grp_fu_519_p2,
        grp_fu_519_p_ce => grp_fft_Pipeline_butterfly_fu_487_grp_fu_519_p_ce,
        grp_fu_523_p_din0 => grp_fft_Pipeline_butterfly_fu_487_grp_fu_523_p_din0,
        grp_fu_523_p_din1 => grp_fft_Pipeline_butterfly_fu_487_grp_fu_523_p_din1,
        grp_fu_523_p_opcode => grp_fft_Pipeline_butterfly_fu_487_grp_fu_523_p_opcode,
        grp_fu_523_p_dout0 => grp_fu_523_p2,
        grp_fu_523_p_ce => grp_fft_Pipeline_butterfly_fu_487_grp_fu_523_p_ce,
        grp_fu_527_p_din0 => grp_fft_Pipeline_butterfly_fu_487_grp_fu_527_p_din0,
        grp_fu_527_p_din1 => grp_fft_Pipeline_butterfly_fu_487_grp_fu_527_p_din1,
        grp_fu_527_p_opcode => grp_fft_Pipeline_butterfly_fu_487_grp_fu_527_p_opcode,
        grp_fu_527_p_dout0 => grp_fu_527_p2,
        grp_fu_527_p_ce => grp_fft_Pipeline_butterfly_fu_487_grp_fu_527_p_ce,
        grp_fu_531_p_din0 => grp_fft_Pipeline_butterfly_fu_487_grp_fu_531_p_din0,
        grp_fu_531_p_din1 => grp_fft_Pipeline_butterfly_fu_487_grp_fu_531_p_din1,
        grp_fu_531_p_opcode => grp_fft_Pipeline_butterfly_fu_487_grp_fu_531_p_opcode,
        grp_fu_531_p_dout0 => grp_fu_531_p2,
        grp_fu_531_p_ce => grp_fft_Pipeline_butterfly_fu_487_grp_fu_531_p_ce,
        grp_fu_535_p_din0 => grp_fft_Pipeline_butterfly_fu_487_grp_fu_535_p_din0,
        grp_fu_535_p_din1 => grp_fft_Pipeline_butterfly_fu_487_grp_fu_535_p_din1,
        grp_fu_535_p_opcode => grp_fft_Pipeline_butterfly_fu_487_grp_fu_535_p_opcode,
        grp_fu_535_p_dout0 => grp_fu_535_p2,
        grp_fu_535_p_ce => grp_fft_Pipeline_butterfly_fu_487_grp_fu_535_p_ce,
        grp_fu_539_p_din0 => grp_fft_Pipeline_butterfly_fu_487_grp_fu_539_p_din0,
        grp_fu_539_p_din1 => grp_fft_Pipeline_butterfly_fu_487_grp_fu_539_p_din1,
        grp_fu_539_p_opcode => grp_fft_Pipeline_butterfly_fu_487_grp_fu_539_p_opcode,
        grp_fu_539_p_dout0 => grp_fu_539_p2,
        grp_fu_539_p_ce => grp_fft_Pipeline_butterfly_fu_487_grp_fu_539_p_ce,
        grp_fu_543_p_din0 => grp_fft_Pipeline_butterfly_fu_487_grp_fu_543_p_din0,
        grp_fu_543_p_din1 => grp_fft_Pipeline_butterfly_fu_487_grp_fu_543_p_din1,
        grp_fu_543_p_opcode => grp_fft_Pipeline_butterfly_fu_487_grp_fu_543_p_opcode,
        grp_fu_543_p_dout0 => grp_fu_543_p2,
        grp_fu_543_p_ce => grp_fft_Pipeline_butterfly_fu_487_grp_fu_543_p_ce,
        grp_fu_547_p_din0 => grp_fft_Pipeline_butterfly_fu_487_grp_fu_547_p_din0,
        grp_fu_547_p_din1 => grp_fft_Pipeline_butterfly_fu_487_grp_fu_547_p_din1,
        grp_fu_547_p_opcode => grp_fft_Pipeline_butterfly_fu_487_grp_fu_547_p_opcode,
        grp_fu_547_p_dout0 => grp_fu_547_p2,
        grp_fu_547_p_ce => grp_fft_Pipeline_butterfly_fu_487_grp_fu_547_p_ce,
        grp_fu_551_p_din0 => grp_fft_Pipeline_butterfly_fu_487_grp_fu_551_p_din0,
        grp_fu_551_p_din1 => grp_fft_Pipeline_butterfly_fu_487_grp_fu_551_p_din1,
        grp_fu_551_p_opcode => grp_fft_Pipeline_butterfly_fu_487_grp_fu_551_p_opcode,
        grp_fu_551_p_dout0 => grp_fu_551_p2,
        grp_fu_551_p_ce => grp_fft_Pipeline_butterfly_fu_487_grp_fu_551_p_ce,
        grp_fu_555_p_din0 => grp_fft_Pipeline_butterfly_fu_487_grp_fu_555_p_din0,
        grp_fu_555_p_din1 => grp_fft_Pipeline_butterfly_fu_487_grp_fu_555_p_din1,
        grp_fu_555_p_opcode => grp_fft_Pipeline_butterfly_fu_487_grp_fu_555_p_opcode,
        grp_fu_555_p_dout0 => grp_fu_555_p2,
        grp_fu_555_p_ce => grp_fft_Pipeline_butterfly_fu_487_grp_fu_555_p_ce,
        grp_fu_559_p_din0 => grp_fft_Pipeline_butterfly_fu_487_grp_fu_559_p_din0,
        grp_fu_559_p_din1 => grp_fft_Pipeline_butterfly_fu_487_grp_fu_559_p_din1,
        grp_fu_559_p_opcode => grp_fft_Pipeline_butterfly_fu_487_grp_fu_559_p_opcode,
        grp_fu_559_p_dout0 => grp_fu_559_p2,
        grp_fu_559_p_ce => grp_fft_Pipeline_butterfly_fu_487_grp_fu_559_p_ce,
        grp_fu_563_p_din0 => grp_fft_Pipeline_butterfly_fu_487_grp_fu_563_p_din0,
        grp_fu_563_p_din1 => grp_fft_Pipeline_butterfly_fu_487_grp_fu_563_p_din1,
        grp_fu_563_p_opcode => grp_fft_Pipeline_butterfly_fu_487_grp_fu_563_p_opcode,
        grp_fu_563_p_dout0 => grp_fu_563_p2,
        grp_fu_563_p_ce => grp_fft_Pipeline_butterfly_fu_487_grp_fu_563_p_ce,
        grp_fu_567_p_din0 => grp_fft_Pipeline_butterfly_fu_487_grp_fu_567_p_din0,
        grp_fu_567_p_din1 => grp_fft_Pipeline_butterfly_fu_487_grp_fu_567_p_din1,
        grp_fu_567_p_dout0 => grp_fu_567_p2,
        grp_fu_567_p_ce => grp_fft_Pipeline_butterfly_fu_487_grp_fu_567_p_ce,
        grp_fu_571_p_din0 => grp_fft_Pipeline_butterfly_fu_487_grp_fu_571_p_din0,
        grp_fu_571_p_din1 => grp_fft_Pipeline_butterfly_fu_487_grp_fu_571_p_din1,
        grp_fu_571_p_dout0 => grp_fu_571_p2,
        grp_fu_571_p_ce => grp_fft_Pipeline_butterfly_fu_487_grp_fu_571_p_ce,
        grp_fu_575_p_din0 => grp_fft_Pipeline_butterfly_fu_487_grp_fu_575_p_din0,
        grp_fu_575_p_din1 => grp_fft_Pipeline_butterfly_fu_487_grp_fu_575_p_din1,
        grp_fu_575_p_dout0 => grp_fu_575_p2,
        grp_fu_575_p_ce => grp_fft_Pipeline_butterfly_fu_487_grp_fu_575_p_ce,
        grp_fu_579_p_din0 => grp_fft_Pipeline_butterfly_fu_487_grp_fu_579_p_din0,
        grp_fu_579_p_din1 => grp_fft_Pipeline_butterfly_fu_487_grp_fu_579_p_din1,
        grp_fu_579_p_dout0 => grp_fu_579_p2,
        grp_fu_579_p_ce => grp_fft_Pipeline_butterfly_fu_487_grp_fu_579_p_ce);

    fsub_32ns_32ns_32_5_full_dsp_1_U157 : component fft_fsub_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_519_p0,
        din1 => grp_fu_519_p1,
        ce => grp_fu_519_ce,
        dout => grp_fu_519_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U158 : component fft_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_523_p0,
        din1 => grp_fu_523_p1,
        ce => grp_fu_523_ce,
        dout => grp_fu_523_p2);

    fsub_32ns_32ns_32_5_full_dsp_1_U159 : component fft_fsub_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_527_p0,
        din1 => grp_fu_527_p1,
        ce => grp_fu_527_ce,
        dout => grp_fu_527_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U160 : component fft_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_531_p0,
        din1 => grp_fu_531_p1,
        ce => grp_fu_531_ce,
        dout => grp_fu_531_p2);

    fsub_32ns_32ns_32_5_full_dsp_1_U161 : component fft_fsub_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_535_p0,
        din1 => grp_fu_535_p1,
        ce => grp_fu_535_ce,
        dout => grp_fu_535_p2);

    fsub_32ns_32ns_32_5_full_dsp_1_U162 : component fft_fsub_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_539_p0,
        din1 => grp_fu_539_p1,
        ce => grp_fu_539_ce,
        dout => grp_fu_539_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U163 : component fft_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_543_p0,
        din1 => grp_fu_543_p1,
        ce => grp_fu_543_ce,
        dout => grp_fu_543_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U164 : component fft_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_547_p0,
        din1 => grp_fu_547_p1,
        ce => grp_fu_547_ce,
        dout => grp_fu_547_p2);

    fsub_32ns_32ns_32_5_full_dsp_1_U165 : component fft_fsub_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_551_p0,
        din1 => grp_fu_551_p1,
        ce => grp_fu_551_ce,
        dout => grp_fu_551_p2);

    fsub_32ns_32ns_32_5_full_dsp_1_U166 : component fft_fsub_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_555_p0,
        din1 => grp_fu_555_p1,
        ce => grp_fu_555_ce,
        dout => grp_fu_555_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U167 : component fft_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_559_p0,
        din1 => grp_fu_559_p1,
        ce => grp_fu_559_ce,
        dout => grp_fu_559_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U168 : component fft_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_563_p0,
        din1 => grp_fu_563_p1,
        ce => grp_fu_563_ce,
        dout => grp_fu_563_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U169 : component fft_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_567_p0,
        din1 => grp_fu_567_p1,
        ce => grp_fu_567_ce,
        dout => grp_fu_567_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U170 : component fft_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_571_p0,
        din1 => grp_fu_571_p1,
        ce => grp_fu_571_ce,
        dout => grp_fu_571_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U171 : component fft_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_575_p0,
        din1 => grp_fu_575_p1,
        ce => grp_fu_575_ce,
        dout => grp_fu_575_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U172 : component fft_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_579_p0,
        din1 => grp_fu_579_p1,
        ce => grp_fu_579_ce,
        dout => grp_fu_579_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_fft_Pipeline_DFTpts_fu_434_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fft_Pipeline_DFTpts_fu_434_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_fft_Pipeline_DFTpts_fu_434_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fft_Pipeline_DFTpts_fu_434_ap_ready = ap_const_logic_1)) then 
                    grp_fft_Pipeline_DFTpts_fu_434_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fft_Pipeline_Reverse_fu_398_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fft_Pipeline_Reverse_fu_398_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_fft_Pipeline_Reverse_fu_398_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fft_Pipeline_Reverse_fu_398_ap_ready = ap_const_logic_1)) then 
                    grp_fft_Pipeline_Reverse_fu_398_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fft_Pipeline_butterfly_fu_487_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fft_Pipeline_butterfly_fu_487_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                    grp_fft_Pipeline_butterfly_fu_487_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fft_Pipeline_butterfly_fu_487_ap_ready = ap_const_logic_1)) then 
                    grp_fft_Pipeline_butterfly_fu_487_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fft_stages_fu_454_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fft_stages_fu_454_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                    grp_fft_stages_fu_454_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fft_stages_fu_454_ap_ready = ap_const_logic_1)) then 
                    grp_fft_stages_fu_454_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_fft_Pipeline_Reverse_fu_398_ap_done, grp_fft_Pipeline_DFTpts_fu_434_ap_done, grp_fft_stages_fu_454_ap_done, grp_fft_Pipeline_butterfly_fu_487_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20, ap_CS_fsm_state22)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_fft_Pipeline_Reverse_fu_398_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_fft_Pipeline_DFTpts_fu_434_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_fft_stages_fu_454_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_fft_stages_fu_454_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_fft_stages_fu_454_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state12) and (grp_fft_stages_fu_454_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state14) and (grp_fft_stages_fu_454_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state16) and (grp_fft_stages_fu_454_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state18) and (grp_fft_stages_fu_454_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state20) and (grp_fft_stages_fu_454_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                else
                    ap_NS_fsm <= ap_ST_fsm_state20;
                end if;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state22) and (grp_fft_Pipeline_butterfly_fu_487_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state22;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    OUT_I_0_address0 <= grp_fft_Pipeline_butterfly_fu_487_OUT_I_0_address0;
    OUT_I_0_address1 <= grp_fft_Pipeline_butterfly_fu_487_OUT_I_0_address1;
    OUT_I_0_ce0 <= grp_fft_Pipeline_butterfly_fu_487_OUT_I_0_ce0;
    OUT_I_0_ce1 <= grp_fft_Pipeline_butterfly_fu_487_OUT_I_0_ce1;
    OUT_I_0_d0 <= grp_fft_Pipeline_butterfly_fu_487_OUT_I_0_d0;
    OUT_I_0_d1 <= grp_fft_Pipeline_butterfly_fu_487_OUT_I_0_d1;
    OUT_I_0_we0 <= grp_fft_Pipeline_butterfly_fu_487_OUT_I_0_we0;
    OUT_I_0_we1 <= grp_fft_Pipeline_butterfly_fu_487_OUT_I_0_we1;
    OUT_I_1_address0 <= grp_fft_Pipeline_butterfly_fu_487_OUT_I_1_address0;
    OUT_I_1_address1 <= grp_fft_Pipeline_butterfly_fu_487_OUT_I_1_address1;
    OUT_I_1_ce0 <= grp_fft_Pipeline_butterfly_fu_487_OUT_I_1_ce0;
    OUT_I_1_ce1 <= grp_fft_Pipeline_butterfly_fu_487_OUT_I_1_ce1;
    OUT_I_1_d0 <= grp_fft_Pipeline_butterfly_fu_487_OUT_I_1_d0;
    OUT_I_1_d1 <= grp_fft_Pipeline_butterfly_fu_487_OUT_I_1_d1;
    OUT_I_1_we0 <= grp_fft_Pipeline_butterfly_fu_487_OUT_I_1_we0;
    OUT_I_1_we1 <= grp_fft_Pipeline_butterfly_fu_487_OUT_I_1_we1;
    OUT_I_2_address0 <= grp_fft_Pipeline_butterfly_fu_487_OUT_I_2_address0;
    OUT_I_2_address1 <= grp_fft_Pipeline_butterfly_fu_487_OUT_I_2_address1;
    OUT_I_2_ce0 <= grp_fft_Pipeline_butterfly_fu_487_OUT_I_2_ce0;
    OUT_I_2_ce1 <= grp_fft_Pipeline_butterfly_fu_487_OUT_I_2_ce1;
    OUT_I_2_d0 <= grp_fft_Pipeline_butterfly_fu_487_OUT_I_2_d0;
    OUT_I_2_d1 <= grp_fft_Pipeline_butterfly_fu_487_OUT_I_2_d1;
    OUT_I_2_we0 <= grp_fft_Pipeline_butterfly_fu_487_OUT_I_2_we0;
    OUT_I_2_we1 <= grp_fft_Pipeline_butterfly_fu_487_OUT_I_2_we1;
    OUT_I_3_address0 <= grp_fft_Pipeline_butterfly_fu_487_OUT_I_3_address0;
    OUT_I_3_address1 <= grp_fft_Pipeline_butterfly_fu_487_OUT_I_3_address1;
    OUT_I_3_ce0 <= grp_fft_Pipeline_butterfly_fu_487_OUT_I_3_ce0;
    OUT_I_3_ce1 <= grp_fft_Pipeline_butterfly_fu_487_OUT_I_3_ce1;
    OUT_I_3_d0 <= grp_fft_Pipeline_butterfly_fu_487_OUT_I_3_d0;
    OUT_I_3_d1 <= grp_fft_Pipeline_butterfly_fu_487_OUT_I_3_d1;
    OUT_I_3_we0 <= grp_fft_Pipeline_butterfly_fu_487_OUT_I_3_we0;
    OUT_I_3_we1 <= grp_fft_Pipeline_butterfly_fu_487_OUT_I_3_we1;
    OUT_R_0_address0 <= grp_fft_Pipeline_butterfly_fu_487_OUT_R_0_address0;
    OUT_R_0_address1 <= grp_fft_Pipeline_butterfly_fu_487_OUT_R_0_address1;
    OUT_R_0_ce0 <= grp_fft_Pipeline_butterfly_fu_487_OUT_R_0_ce0;
    OUT_R_0_ce1 <= grp_fft_Pipeline_butterfly_fu_487_OUT_R_0_ce1;
    OUT_R_0_d0 <= grp_fft_Pipeline_butterfly_fu_487_OUT_R_0_d0;
    OUT_R_0_d1 <= grp_fft_Pipeline_butterfly_fu_487_OUT_R_0_d1;
    OUT_R_0_we0 <= grp_fft_Pipeline_butterfly_fu_487_OUT_R_0_we0;
    OUT_R_0_we1 <= grp_fft_Pipeline_butterfly_fu_487_OUT_R_0_we1;
    OUT_R_1_address0 <= grp_fft_Pipeline_butterfly_fu_487_OUT_R_1_address0;
    OUT_R_1_address1 <= grp_fft_Pipeline_butterfly_fu_487_OUT_R_1_address1;
    OUT_R_1_ce0 <= grp_fft_Pipeline_butterfly_fu_487_OUT_R_1_ce0;
    OUT_R_1_ce1 <= grp_fft_Pipeline_butterfly_fu_487_OUT_R_1_ce1;
    OUT_R_1_d0 <= grp_fft_Pipeline_butterfly_fu_487_OUT_R_1_d0;
    OUT_R_1_d1 <= grp_fft_Pipeline_butterfly_fu_487_OUT_R_1_d1;
    OUT_R_1_we0 <= grp_fft_Pipeline_butterfly_fu_487_OUT_R_1_we0;
    OUT_R_1_we1 <= grp_fft_Pipeline_butterfly_fu_487_OUT_R_1_we1;
    OUT_R_2_address0 <= grp_fft_Pipeline_butterfly_fu_487_OUT_R_2_address0;
    OUT_R_2_address1 <= grp_fft_Pipeline_butterfly_fu_487_OUT_R_2_address1;
    OUT_R_2_ce0 <= grp_fft_Pipeline_butterfly_fu_487_OUT_R_2_ce0;
    OUT_R_2_ce1 <= grp_fft_Pipeline_butterfly_fu_487_OUT_R_2_ce1;
    OUT_R_2_d0 <= grp_fft_Pipeline_butterfly_fu_487_OUT_R_2_d0;
    OUT_R_2_d1 <= grp_fft_Pipeline_butterfly_fu_487_OUT_R_2_d1;
    OUT_R_2_we0 <= grp_fft_Pipeline_butterfly_fu_487_OUT_R_2_we0;
    OUT_R_2_we1 <= grp_fft_Pipeline_butterfly_fu_487_OUT_R_2_we1;
    OUT_R_3_address0 <= grp_fft_Pipeline_butterfly_fu_487_OUT_R_3_address0;
    OUT_R_3_address1 <= grp_fft_Pipeline_butterfly_fu_487_OUT_R_3_address1;
    OUT_R_3_ce0 <= grp_fft_Pipeline_butterfly_fu_487_OUT_R_3_ce0;
    OUT_R_3_ce1 <= grp_fft_Pipeline_butterfly_fu_487_OUT_R_3_ce1;
    OUT_R_3_d0 <= grp_fft_Pipeline_butterfly_fu_487_OUT_R_3_d0;
    OUT_R_3_d1 <= grp_fft_Pipeline_butterfly_fu_487_OUT_R_3_d1;
    OUT_R_3_we0 <= grp_fft_Pipeline_butterfly_fu_487_OUT_R_3_we0;
    OUT_R_3_we1 <= grp_fft_Pipeline_butterfly_fu_487_OUT_R_3_we1;

    Stage0_I_1_address0_assign_proc : process(grp_fft_Pipeline_Reverse_fu_398_Stage0_I_1_address0, grp_fft_Pipeline_DFTpts_fu_434_Stage0_I_1_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Stage0_I_1_address0 <= grp_fft_Pipeline_DFTpts_fu_434_Stage0_I_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            Stage0_I_1_address0 <= grp_fft_Pipeline_Reverse_fu_398_Stage0_I_1_address0;
        else 
            Stage0_I_1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage0_I_1_ce0_assign_proc : process(grp_fft_Pipeline_Reverse_fu_398_Stage0_I_1_ce0, grp_fft_Pipeline_DFTpts_fu_434_Stage0_I_1_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Stage0_I_1_ce0 <= grp_fft_Pipeline_DFTpts_fu_434_Stage0_I_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            Stage0_I_1_ce0 <= grp_fft_Pipeline_Reverse_fu_398_Stage0_I_1_ce0;
        else 
            Stage0_I_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage0_I_1_we0_assign_proc : process(grp_fft_Pipeline_Reverse_fu_398_Stage0_I_1_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            Stage0_I_1_we0 <= grp_fft_Pipeline_Reverse_fu_398_Stage0_I_1_we0;
        else 
            Stage0_I_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage0_I_2_address0_assign_proc : process(grp_fft_Pipeline_Reverse_fu_398_Stage0_I_2_address0, grp_fft_Pipeline_DFTpts_fu_434_Stage0_I_2_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Stage0_I_2_address0 <= grp_fft_Pipeline_DFTpts_fu_434_Stage0_I_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            Stage0_I_2_address0 <= grp_fft_Pipeline_Reverse_fu_398_Stage0_I_2_address0;
        else 
            Stage0_I_2_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage0_I_2_ce0_assign_proc : process(grp_fft_Pipeline_Reverse_fu_398_Stage0_I_2_ce0, grp_fft_Pipeline_DFTpts_fu_434_Stage0_I_2_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Stage0_I_2_ce0 <= grp_fft_Pipeline_DFTpts_fu_434_Stage0_I_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            Stage0_I_2_ce0 <= grp_fft_Pipeline_Reverse_fu_398_Stage0_I_2_ce0;
        else 
            Stage0_I_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage0_I_2_we0_assign_proc : process(grp_fft_Pipeline_Reverse_fu_398_Stage0_I_2_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            Stage0_I_2_we0 <= grp_fft_Pipeline_Reverse_fu_398_Stage0_I_2_we0;
        else 
            Stage0_I_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage0_I_3_address0_assign_proc : process(grp_fft_Pipeline_Reverse_fu_398_Stage0_I_3_address0, grp_fft_Pipeline_DFTpts_fu_434_Stage0_I_3_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Stage0_I_3_address0 <= grp_fft_Pipeline_DFTpts_fu_434_Stage0_I_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            Stage0_I_3_address0 <= grp_fft_Pipeline_Reverse_fu_398_Stage0_I_3_address0;
        else 
            Stage0_I_3_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage0_I_3_ce0_assign_proc : process(grp_fft_Pipeline_Reverse_fu_398_Stage0_I_3_ce0, grp_fft_Pipeline_DFTpts_fu_434_Stage0_I_3_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Stage0_I_3_ce0 <= grp_fft_Pipeline_DFTpts_fu_434_Stage0_I_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            Stage0_I_3_ce0 <= grp_fft_Pipeline_Reverse_fu_398_Stage0_I_3_ce0;
        else 
            Stage0_I_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage0_I_3_we0_assign_proc : process(grp_fft_Pipeline_Reverse_fu_398_Stage0_I_3_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            Stage0_I_3_we0 <= grp_fft_Pipeline_Reverse_fu_398_Stage0_I_3_we0;
        else 
            Stage0_I_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage0_I_address0_assign_proc : process(grp_fft_Pipeline_Reverse_fu_398_Stage0_I_address0, grp_fft_Pipeline_DFTpts_fu_434_Stage0_I_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Stage0_I_address0 <= grp_fft_Pipeline_DFTpts_fu_434_Stage0_I_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            Stage0_I_address0 <= grp_fft_Pipeline_Reverse_fu_398_Stage0_I_address0;
        else 
            Stage0_I_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage0_I_ce0_assign_proc : process(grp_fft_Pipeline_Reverse_fu_398_Stage0_I_ce0, grp_fft_Pipeline_DFTpts_fu_434_Stage0_I_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Stage0_I_ce0 <= grp_fft_Pipeline_DFTpts_fu_434_Stage0_I_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            Stage0_I_ce0 <= grp_fft_Pipeline_Reverse_fu_398_Stage0_I_ce0;
        else 
            Stage0_I_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage0_I_we0_assign_proc : process(grp_fft_Pipeline_Reverse_fu_398_Stage0_I_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            Stage0_I_we0 <= grp_fft_Pipeline_Reverse_fu_398_Stage0_I_we0;
        else 
            Stage0_I_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage0_R_1_address0_assign_proc : process(grp_fft_Pipeline_Reverse_fu_398_Stage0_R_1_address0, grp_fft_Pipeline_DFTpts_fu_434_Stage0_R_1_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Stage0_R_1_address0 <= grp_fft_Pipeline_DFTpts_fu_434_Stage0_R_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            Stage0_R_1_address0 <= grp_fft_Pipeline_Reverse_fu_398_Stage0_R_1_address0;
        else 
            Stage0_R_1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage0_R_1_ce0_assign_proc : process(grp_fft_Pipeline_Reverse_fu_398_Stage0_R_1_ce0, grp_fft_Pipeline_DFTpts_fu_434_Stage0_R_1_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Stage0_R_1_ce0 <= grp_fft_Pipeline_DFTpts_fu_434_Stage0_R_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            Stage0_R_1_ce0 <= grp_fft_Pipeline_Reverse_fu_398_Stage0_R_1_ce0;
        else 
            Stage0_R_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage0_R_1_we0_assign_proc : process(grp_fft_Pipeline_Reverse_fu_398_Stage0_R_1_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            Stage0_R_1_we0 <= grp_fft_Pipeline_Reverse_fu_398_Stage0_R_1_we0;
        else 
            Stage0_R_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage0_R_2_address0_assign_proc : process(grp_fft_Pipeline_Reverse_fu_398_Stage0_R_2_address0, grp_fft_Pipeline_DFTpts_fu_434_Stage0_R_2_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Stage0_R_2_address0 <= grp_fft_Pipeline_DFTpts_fu_434_Stage0_R_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            Stage0_R_2_address0 <= grp_fft_Pipeline_Reverse_fu_398_Stage0_R_2_address0;
        else 
            Stage0_R_2_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage0_R_2_ce0_assign_proc : process(grp_fft_Pipeline_Reverse_fu_398_Stage0_R_2_ce0, grp_fft_Pipeline_DFTpts_fu_434_Stage0_R_2_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Stage0_R_2_ce0 <= grp_fft_Pipeline_DFTpts_fu_434_Stage0_R_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            Stage0_R_2_ce0 <= grp_fft_Pipeline_Reverse_fu_398_Stage0_R_2_ce0;
        else 
            Stage0_R_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage0_R_2_we0_assign_proc : process(grp_fft_Pipeline_Reverse_fu_398_Stage0_R_2_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            Stage0_R_2_we0 <= grp_fft_Pipeline_Reverse_fu_398_Stage0_R_2_we0;
        else 
            Stage0_R_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage0_R_3_address0_assign_proc : process(grp_fft_Pipeline_Reverse_fu_398_Stage0_R_3_address0, grp_fft_Pipeline_DFTpts_fu_434_Stage0_R_3_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Stage0_R_3_address0 <= grp_fft_Pipeline_DFTpts_fu_434_Stage0_R_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            Stage0_R_3_address0 <= grp_fft_Pipeline_Reverse_fu_398_Stage0_R_3_address0;
        else 
            Stage0_R_3_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage0_R_3_ce0_assign_proc : process(grp_fft_Pipeline_Reverse_fu_398_Stage0_R_3_ce0, grp_fft_Pipeline_DFTpts_fu_434_Stage0_R_3_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Stage0_R_3_ce0 <= grp_fft_Pipeline_DFTpts_fu_434_Stage0_R_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            Stage0_R_3_ce0 <= grp_fft_Pipeline_Reverse_fu_398_Stage0_R_3_ce0;
        else 
            Stage0_R_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage0_R_3_we0_assign_proc : process(grp_fft_Pipeline_Reverse_fu_398_Stage0_R_3_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            Stage0_R_3_we0 <= grp_fft_Pipeline_Reverse_fu_398_Stage0_R_3_we0;
        else 
            Stage0_R_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage0_R_address0_assign_proc : process(grp_fft_Pipeline_Reverse_fu_398_Stage0_R_address0, grp_fft_Pipeline_DFTpts_fu_434_Stage0_R_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Stage0_R_address0 <= grp_fft_Pipeline_DFTpts_fu_434_Stage0_R_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            Stage0_R_address0 <= grp_fft_Pipeline_Reverse_fu_398_Stage0_R_address0;
        else 
            Stage0_R_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage0_R_ce0_assign_proc : process(grp_fft_Pipeline_Reverse_fu_398_Stage0_R_ce0, grp_fft_Pipeline_DFTpts_fu_434_Stage0_R_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Stage0_R_ce0 <= grp_fft_Pipeline_DFTpts_fu_434_Stage0_R_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            Stage0_R_ce0 <= grp_fft_Pipeline_Reverse_fu_398_Stage0_R_ce0;
        else 
            Stage0_R_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage0_R_we0_assign_proc : process(grp_fft_Pipeline_Reverse_fu_398_Stage0_R_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            Stage0_R_we0 <= grp_fft_Pipeline_Reverse_fu_398_Stage0_R_we0;
        else 
            Stage0_R_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage1_I_1_address0_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_Stage1_I_1_address0, grp_fft_stages_fu_454_X_I_1_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage1_I_1_address0 <= grp_fft_stages_fu_454_X_I_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Stage1_I_1_address0 <= grp_fft_Pipeline_DFTpts_fu_434_Stage1_I_1_address0;
        else 
            Stage1_I_1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage1_I_1_ce0_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_Stage1_I_1_ce0, grp_fft_stages_fu_454_X_I_1_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage1_I_1_ce0 <= grp_fft_stages_fu_454_X_I_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Stage1_I_1_ce0 <= grp_fft_Pipeline_DFTpts_fu_434_Stage1_I_1_ce0;
        else 
            Stage1_I_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage1_I_1_ce1_assign_proc : process(grp_fft_stages_fu_454_X_I_1_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage1_I_1_ce1 <= grp_fft_stages_fu_454_X_I_1_ce1;
        else 
            Stage1_I_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage1_I_1_we0_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_Stage1_I_1_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Stage1_I_1_we0 <= grp_fft_Pipeline_DFTpts_fu_434_Stage1_I_1_we0;
        else 
            Stage1_I_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage1_I_2_address0_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_Stage1_I_2_address0, grp_fft_stages_fu_454_X_I_2_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage1_I_2_address0 <= grp_fft_stages_fu_454_X_I_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Stage1_I_2_address0 <= grp_fft_Pipeline_DFTpts_fu_434_Stage1_I_2_address0;
        else 
            Stage1_I_2_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage1_I_2_ce0_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_Stage1_I_2_ce0, grp_fft_stages_fu_454_X_I_2_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage1_I_2_ce0 <= grp_fft_stages_fu_454_X_I_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Stage1_I_2_ce0 <= grp_fft_Pipeline_DFTpts_fu_434_Stage1_I_2_ce0;
        else 
            Stage1_I_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage1_I_2_ce1_assign_proc : process(grp_fft_stages_fu_454_X_I_2_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage1_I_2_ce1 <= grp_fft_stages_fu_454_X_I_2_ce1;
        else 
            Stage1_I_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage1_I_2_we0_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_Stage1_I_2_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Stage1_I_2_we0 <= grp_fft_Pipeline_DFTpts_fu_434_Stage1_I_2_we0;
        else 
            Stage1_I_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage1_I_3_address0_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_Stage1_I_3_address0, grp_fft_stages_fu_454_X_I_3_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage1_I_3_address0 <= grp_fft_stages_fu_454_X_I_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Stage1_I_3_address0 <= grp_fft_Pipeline_DFTpts_fu_434_Stage1_I_3_address0;
        else 
            Stage1_I_3_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage1_I_3_ce0_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_Stage1_I_3_ce0, grp_fft_stages_fu_454_X_I_3_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage1_I_3_ce0 <= grp_fft_stages_fu_454_X_I_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Stage1_I_3_ce0 <= grp_fft_Pipeline_DFTpts_fu_434_Stage1_I_3_ce0;
        else 
            Stage1_I_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage1_I_3_ce1_assign_proc : process(grp_fft_stages_fu_454_X_I_3_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage1_I_3_ce1 <= grp_fft_stages_fu_454_X_I_3_ce1;
        else 
            Stage1_I_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage1_I_3_we0_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_Stage1_I_3_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Stage1_I_3_we0 <= grp_fft_Pipeline_DFTpts_fu_434_Stage1_I_3_we0;
        else 
            Stage1_I_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage1_I_address0_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_Stage1_I_address0, grp_fft_stages_fu_454_X_I_0_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage1_I_address0 <= grp_fft_stages_fu_454_X_I_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Stage1_I_address0 <= grp_fft_Pipeline_DFTpts_fu_434_Stage1_I_address0;
        else 
            Stage1_I_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage1_I_ce0_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_Stage1_I_ce0, grp_fft_stages_fu_454_X_I_0_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage1_I_ce0 <= grp_fft_stages_fu_454_X_I_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Stage1_I_ce0 <= grp_fft_Pipeline_DFTpts_fu_434_Stage1_I_ce0;
        else 
            Stage1_I_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage1_I_ce1_assign_proc : process(grp_fft_stages_fu_454_X_I_0_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage1_I_ce1 <= grp_fft_stages_fu_454_X_I_0_ce1;
        else 
            Stage1_I_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage1_I_we0_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_Stage1_I_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Stage1_I_we0 <= grp_fft_Pipeline_DFTpts_fu_434_Stage1_I_we0;
        else 
            Stage1_I_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage1_R_1_address0_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_Stage1_R_1_address0, grp_fft_stages_fu_454_X_R_1_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage1_R_1_address0 <= grp_fft_stages_fu_454_X_R_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Stage1_R_1_address0 <= grp_fft_Pipeline_DFTpts_fu_434_Stage1_R_1_address0;
        else 
            Stage1_R_1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage1_R_1_ce0_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_Stage1_R_1_ce0, grp_fft_stages_fu_454_X_R_1_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage1_R_1_ce0 <= grp_fft_stages_fu_454_X_R_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Stage1_R_1_ce0 <= grp_fft_Pipeline_DFTpts_fu_434_Stage1_R_1_ce0;
        else 
            Stage1_R_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage1_R_1_ce1_assign_proc : process(grp_fft_stages_fu_454_X_R_1_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage1_R_1_ce1 <= grp_fft_stages_fu_454_X_R_1_ce1;
        else 
            Stage1_R_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage1_R_1_we0_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_Stage1_R_1_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Stage1_R_1_we0 <= grp_fft_Pipeline_DFTpts_fu_434_Stage1_R_1_we0;
        else 
            Stage1_R_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage1_R_2_address0_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_Stage1_R_2_address0, grp_fft_stages_fu_454_X_R_2_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage1_R_2_address0 <= grp_fft_stages_fu_454_X_R_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Stage1_R_2_address0 <= grp_fft_Pipeline_DFTpts_fu_434_Stage1_R_2_address0;
        else 
            Stage1_R_2_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage1_R_2_ce0_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_Stage1_R_2_ce0, grp_fft_stages_fu_454_X_R_2_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage1_R_2_ce0 <= grp_fft_stages_fu_454_X_R_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Stage1_R_2_ce0 <= grp_fft_Pipeline_DFTpts_fu_434_Stage1_R_2_ce0;
        else 
            Stage1_R_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage1_R_2_ce1_assign_proc : process(grp_fft_stages_fu_454_X_R_2_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage1_R_2_ce1 <= grp_fft_stages_fu_454_X_R_2_ce1;
        else 
            Stage1_R_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage1_R_2_we0_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_Stage1_R_2_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Stage1_R_2_we0 <= grp_fft_Pipeline_DFTpts_fu_434_Stage1_R_2_we0;
        else 
            Stage1_R_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage1_R_3_address0_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_Stage1_R_3_address0, grp_fft_stages_fu_454_X_R_3_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage1_R_3_address0 <= grp_fft_stages_fu_454_X_R_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Stage1_R_3_address0 <= grp_fft_Pipeline_DFTpts_fu_434_Stage1_R_3_address0;
        else 
            Stage1_R_3_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage1_R_3_ce0_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_Stage1_R_3_ce0, grp_fft_stages_fu_454_X_R_3_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage1_R_3_ce0 <= grp_fft_stages_fu_454_X_R_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Stage1_R_3_ce0 <= grp_fft_Pipeline_DFTpts_fu_434_Stage1_R_3_ce0;
        else 
            Stage1_R_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage1_R_3_ce1_assign_proc : process(grp_fft_stages_fu_454_X_R_3_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage1_R_3_ce1 <= grp_fft_stages_fu_454_X_R_3_ce1;
        else 
            Stage1_R_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage1_R_3_we0_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_Stage1_R_3_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Stage1_R_3_we0 <= grp_fft_Pipeline_DFTpts_fu_434_Stage1_R_3_we0;
        else 
            Stage1_R_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage1_R_address0_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_Stage1_R_address0, grp_fft_stages_fu_454_X_R_0_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage1_R_address0 <= grp_fft_stages_fu_454_X_R_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Stage1_R_address0 <= grp_fft_Pipeline_DFTpts_fu_434_Stage1_R_address0;
        else 
            Stage1_R_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage1_R_ce0_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_Stage1_R_ce0, grp_fft_stages_fu_454_X_R_0_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage1_R_ce0 <= grp_fft_stages_fu_454_X_R_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Stage1_R_ce0 <= grp_fft_Pipeline_DFTpts_fu_434_Stage1_R_ce0;
        else 
            Stage1_R_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage1_R_ce1_assign_proc : process(grp_fft_stages_fu_454_X_R_0_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage1_R_ce1 <= grp_fft_stages_fu_454_X_R_0_ce1;
        else 
            Stage1_R_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage1_R_we0_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_Stage1_R_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Stage1_R_we0 <= grp_fft_Pipeline_DFTpts_fu_434_Stage1_R_we0;
        else 
            Stage1_R_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage2_I_1_address0_assign_proc : process(grp_fft_stages_fu_454_X_I_1_address0, grp_fft_stages_fu_454_OUT_I_1_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage2_I_1_address0 <= grp_fft_stages_fu_454_OUT_I_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage2_I_1_address0 <= grp_fft_stages_fu_454_X_I_1_address0;
        else 
            Stage2_I_1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage2_I_1_address1_assign_proc : process(grp_fft_stages_fu_454_X_I_1_address1, grp_fft_stages_fu_454_OUT_I_1_address1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage2_I_1_address1 <= grp_fft_stages_fu_454_OUT_I_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage2_I_1_address1 <= grp_fft_stages_fu_454_X_I_1_address1;
        else 
            Stage2_I_1_address1 <= "XXXXXXXX";
        end if; 
    end process;


    Stage2_I_1_ce0_assign_proc : process(grp_fft_stages_fu_454_X_I_1_ce0, grp_fft_stages_fu_454_OUT_I_1_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage2_I_1_ce0 <= grp_fft_stages_fu_454_OUT_I_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage2_I_1_ce0 <= grp_fft_stages_fu_454_X_I_1_ce0;
        else 
            Stage2_I_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage2_I_1_ce1_assign_proc : process(grp_fft_stages_fu_454_X_I_1_ce1, grp_fft_stages_fu_454_OUT_I_1_ce1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage2_I_1_ce1 <= grp_fft_stages_fu_454_OUT_I_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage2_I_1_ce1 <= grp_fft_stages_fu_454_X_I_1_ce1;
        else 
            Stage2_I_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage2_I_1_we0_assign_proc : process(grp_fft_stages_fu_454_OUT_I_1_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage2_I_1_we0 <= grp_fft_stages_fu_454_OUT_I_1_we0;
        else 
            Stage2_I_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage2_I_1_we1_assign_proc : process(grp_fft_stages_fu_454_OUT_I_1_we1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage2_I_1_we1 <= grp_fft_stages_fu_454_OUT_I_1_we1;
        else 
            Stage2_I_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage2_I_2_address0_assign_proc : process(grp_fft_stages_fu_454_X_I_2_address0, grp_fft_stages_fu_454_OUT_I_2_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage2_I_2_address0 <= grp_fft_stages_fu_454_OUT_I_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage2_I_2_address0 <= grp_fft_stages_fu_454_X_I_2_address0;
        else 
            Stage2_I_2_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage2_I_2_address1_assign_proc : process(grp_fft_stages_fu_454_X_I_2_address1, grp_fft_stages_fu_454_OUT_I_2_address1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage2_I_2_address1 <= grp_fft_stages_fu_454_OUT_I_2_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage2_I_2_address1 <= grp_fft_stages_fu_454_X_I_2_address1;
        else 
            Stage2_I_2_address1 <= "XXXXXXXX";
        end if; 
    end process;


    Stage2_I_2_ce0_assign_proc : process(grp_fft_stages_fu_454_X_I_2_ce0, grp_fft_stages_fu_454_OUT_I_2_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage2_I_2_ce0 <= grp_fft_stages_fu_454_OUT_I_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage2_I_2_ce0 <= grp_fft_stages_fu_454_X_I_2_ce0;
        else 
            Stage2_I_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage2_I_2_ce1_assign_proc : process(grp_fft_stages_fu_454_X_I_2_ce1, grp_fft_stages_fu_454_OUT_I_2_ce1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage2_I_2_ce1 <= grp_fft_stages_fu_454_OUT_I_2_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage2_I_2_ce1 <= grp_fft_stages_fu_454_X_I_2_ce1;
        else 
            Stage2_I_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage2_I_2_we0_assign_proc : process(grp_fft_stages_fu_454_OUT_I_2_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage2_I_2_we0 <= grp_fft_stages_fu_454_OUT_I_2_we0;
        else 
            Stage2_I_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage2_I_2_we1_assign_proc : process(grp_fft_stages_fu_454_OUT_I_2_we1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage2_I_2_we1 <= grp_fft_stages_fu_454_OUT_I_2_we1;
        else 
            Stage2_I_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage2_I_3_address0_assign_proc : process(grp_fft_stages_fu_454_X_I_3_address0, grp_fft_stages_fu_454_OUT_I_3_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage2_I_3_address0 <= grp_fft_stages_fu_454_OUT_I_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage2_I_3_address0 <= grp_fft_stages_fu_454_X_I_3_address0;
        else 
            Stage2_I_3_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage2_I_3_address1_assign_proc : process(grp_fft_stages_fu_454_X_I_3_address1, grp_fft_stages_fu_454_OUT_I_3_address1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage2_I_3_address1 <= grp_fft_stages_fu_454_OUT_I_3_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage2_I_3_address1 <= grp_fft_stages_fu_454_X_I_3_address1;
        else 
            Stage2_I_3_address1 <= "XXXXXXXX";
        end if; 
    end process;


    Stage2_I_3_ce0_assign_proc : process(grp_fft_stages_fu_454_X_I_3_ce0, grp_fft_stages_fu_454_OUT_I_3_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage2_I_3_ce0 <= grp_fft_stages_fu_454_OUT_I_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage2_I_3_ce0 <= grp_fft_stages_fu_454_X_I_3_ce0;
        else 
            Stage2_I_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage2_I_3_ce1_assign_proc : process(grp_fft_stages_fu_454_X_I_3_ce1, grp_fft_stages_fu_454_OUT_I_3_ce1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage2_I_3_ce1 <= grp_fft_stages_fu_454_OUT_I_3_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage2_I_3_ce1 <= grp_fft_stages_fu_454_X_I_3_ce1;
        else 
            Stage2_I_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage2_I_3_we0_assign_proc : process(grp_fft_stages_fu_454_OUT_I_3_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage2_I_3_we0 <= grp_fft_stages_fu_454_OUT_I_3_we0;
        else 
            Stage2_I_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage2_I_3_we1_assign_proc : process(grp_fft_stages_fu_454_OUT_I_3_we1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage2_I_3_we1 <= grp_fft_stages_fu_454_OUT_I_3_we1;
        else 
            Stage2_I_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage2_I_address0_assign_proc : process(grp_fft_stages_fu_454_X_I_0_address0, grp_fft_stages_fu_454_OUT_I_0_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage2_I_address0 <= grp_fft_stages_fu_454_OUT_I_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage2_I_address0 <= grp_fft_stages_fu_454_X_I_0_address0;
        else 
            Stage2_I_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage2_I_address1_assign_proc : process(grp_fft_stages_fu_454_X_I_0_address1, grp_fft_stages_fu_454_OUT_I_0_address1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage2_I_address1 <= grp_fft_stages_fu_454_OUT_I_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage2_I_address1 <= grp_fft_stages_fu_454_X_I_0_address1;
        else 
            Stage2_I_address1 <= "XXXXXXXX";
        end if; 
    end process;


    Stage2_I_ce0_assign_proc : process(grp_fft_stages_fu_454_X_I_0_ce0, grp_fft_stages_fu_454_OUT_I_0_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage2_I_ce0 <= grp_fft_stages_fu_454_OUT_I_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage2_I_ce0 <= grp_fft_stages_fu_454_X_I_0_ce0;
        else 
            Stage2_I_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage2_I_ce1_assign_proc : process(grp_fft_stages_fu_454_X_I_0_ce1, grp_fft_stages_fu_454_OUT_I_0_ce1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage2_I_ce1 <= grp_fft_stages_fu_454_OUT_I_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage2_I_ce1 <= grp_fft_stages_fu_454_X_I_0_ce1;
        else 
            Stage2_I_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage2_I_we0_assign_proc : process(grp_fft_stages_fu_454_OUT_I_0_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage2_I_we0 <= grp_fft_stages_fu_454_OUT_I_0_we0;
        else 
            Stage2_I_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage2_I_we1_assign_proc : process(grp_fft_stages_fu_454_OUT_I_0_we1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage2_I_we1 <= grp_fft_stages_fu_454_OUT_I_0_we1;
        else 
            Stage2_I_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage2_R_1_address0_assign_proc : process(grp_fft_stages_fu_454_X_R_1_address0, grp_fft_stages_fu_454_OUT_R_1_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage2_R_1_address0 <= grp_fft_stages_fu_454_OUT_R_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage2_R_1_address0 <= grp_fft_stages_fu_454_X_R_1_address0;
        else 
            Stage2_R_1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage2_R_1_address1_assign_proc : process(grp_fft_stages_fu_454_X_R_1_address1, grp_fft_stages_fu_454_OUT_R_1_address1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage2_R_1_address1 <= grp_fft_stages_fu_454_OUT_R_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage2_R_1_address1 <= grp_fft_stages_fu_454_X_R_1_address1;
        else 
            Stage2_R_1_address1 <= "XXXXXXXX";
        end if; 
    end process;


    Stage2_R_1_ce0_assign_proc : process(grp_fft_stages_fu_454_X_R_1_ce0, grp_fft_stages_fu_454_OUT_R_1_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage2_R_1_ce0 <= grp_fft_stages_fu_454_OUT_R_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage2_R_1_ce0 <= grp_fft_stages_fu_454_X_R_1_ce0;
        else 
            Stage2_R_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage2_R_1_ce1_assign_proc : process(grp_fft_stages_fu_454_X_R_1_ce1, grp_fft_stages_fu_454_OUT_R_1_ce1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage2_R_1_ce1 <= grp_fft_stages_fu_454_OUT_R_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage2_R_1_ce1 <= grp_fft_stages_fu_454_X_R_1_ce1;
        else 
            Stage2_R_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage2_R_1_we0_assign_proc : process(grp_fft_stages_fu_454_OUT_R_1_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage2_R_1_we0 <= grp_fft_stages_fu_454_OUT_R_1_we0;
        else 
            Stage2_R_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage2_R_1_we1_assign_proc : process(grp_fft_stages_fu_454_OUT_R_1_we1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage2_R_1_we1 <= grp_fft_stages_fu_454_OUT_R_1_we1;
        else 
            Stage2_R_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage2_R_2_address0_assign_proc : process(grp_fft_stages_fu_454_X_R_2_address0, grp_fft_stages_fu_454_OUT_R_2_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage2_R_2_address0 <= grp_fft_stages_fu_454_OUT_R_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage2_R_2_address0 <= grp_fft_stages_fu_454_X_R_2_address0;
        else 
            Stage2_R_2_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage2_R_2_address1_assign_proc : process(grp_fft_stages_fu_454_X_R_2_address1, grp_fft_stages_fu_454_OUT_R_2_address1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage2_R_2_address1 <= grp_fft_stages_fu_454_OUT_R_2_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage2_R_2_address1 <= grp_fft_stages_fu_454_X_R_2_address1;
        else 
            Stage2_R_2_address1 <= "XXXXXXXX";
        end if; 
    end process;


    Stage2_R_2_ce0_assign_proc : process(grp_fft_stages_fu_454_X_R_2_ce0, grp_fft_stages_fu_454_OUT_R_2_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage2_R_2_ce0 <= grp_fft_stages_fu_454_OUT_R_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage2_R_2_ce0 <= grp_fft_stages_fu_454_X_R_2_ce0;
        else 
            Stage2_R_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage2_R_2_ce1_assign_proc : process(grp_fft_stages_fu_454_X_R_2_ce1, grp_fft_stages_fu_454_OUT_R_2_ce1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage2_R_2_ce1 <= grp_fft_stages_fu_454_OUT_R_2_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage2_R_2_ce1 <= grp_fft_stages_fu_454_X_R_2_ce1;
        else 
            Stage2_R_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage2_R_2_we0_assign_proc : process(grp_fft_stages_fu_454_OUT_R_2_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage2_R_2_we0 <= grp_fft_stages_fu_454_OUT_R_2_we0;
        else 
            Stage2_R_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage2_R_2_we1_assign_proc : process(grp_fft_stages_fu_454_OUT_R_2_we1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage2_R_2_we1 <= grp_fft_stages_fu_454_OUT_R_2_we1;
        else 
            Stage2_R_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage2_R_3_address0_assign_proc : process(grp_fft_stages_fu_454_X_R_3_address0, grp_fft_stages_fu_454_OUT_R_3_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage2_R_3_address0 <= grp_fft_stages_fu_454_OUT_R_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage2_R_3_address0 <= grp_fft_stages_fu_454_X_R_3_address0;
        else 
            Stage2_R_3_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage2_R_3_address1_assign_proc : process(grp_fft_stages_fu_454_X_R_3_address1, grp_fft_stages_fu_454_OUT_R_3_address1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage2_R_3_address1 <= grp_fft_stages_fu_454_OUT_R_3_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage2_R_3_address1 <= grp_fft_stages_fu_454_X_R_3_address1;
        else 
            Stage2_R_3_address1 <= "XXXXXXXX";
        end if; 
    end process;


    Stage2_R_3_ce0_assign_proc : process(grp_fft_stages_fu_454_X_R_3_ce0, grp_fft_stages_fu_454_OUT_R_3_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage2_R_3_ce0 <= grp_fft_stages_fu_454_OUT_R_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage2_R_3_ce0 <= grp_fft_stages_fu_454_X_R_3_ce0;
        else 
            Stage2_R_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage2_R_3_ce1_assign_proc : process(grp_fft_stages_fu_454_X_R_3_ce1, grp_fft_stages_fu_454_OUT_R_3_ce1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage2_R_3_ce1 <= grp_fft_stages_fu_454_OUT_R_3_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage2_R_3_ce1 <= grp_fft_stages_fu_454_X_R_3_ce1;
        else 
            Stage2_R_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage2_R_3_we0_assign_proc : process(grp_fft_stages_fu_454_OUT_R_3_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage2_R_3_we0 <= grp_fft_stages_fu_454_OUT_R_3_we0;
        else 
            Stage2_R_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage2_R_3_we1_assign_proc : process(grp_fft_stages_fu_454_OUT_R_3_we1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage2_R_3_we1 <= grp_fft_stages_fu_454_OUT_R_3_we1;
        else 
            Stage2_R_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage2_R_address0_assign_proc : process(grp_fft_stages_fu_454_X_R_0_address0, grp_fft_stages_fu_454_OUT_R_0_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage2_R_address0 <= grp_fft_stages_fu_454_OUT_R_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage2_R_address0 <= grp_fft_stages_fu_454_X_R_0_address0;
        else 
            Stage2_R_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage2_R_address1_assign_proc : process(grp_fft_stages_fu_454_X_R_0_address1, grp_fft_stages_fu_454_OUT_R_0_address1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage2_R_address1 <= grp_fft_stages_fu_454_OUT_R_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage2_R_address1 <= grp_fft_stages_fu_454_X_R_0_address1;
        else 
            Stage2_R_address1 <= "XXXXXXXX";
        end if; 
    end process;


    Stage2_R_ce0_assign_proc : process(grp_fft_stages_fu_454_X_R_0_ce0, grp_fft_stages_fu_454_OUT_R_0_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage2_R_ce0 <= grp_fft_stages_fu_454_OUT_R_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage2_R_ce0 <= grp_fft_stages_fu_454_X_R_0_ce0;
        else 
            Stage2_R_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage2_R_ce1_assign_proc : process(grp_fft_stages_fu_454_X_R_0_ce1, grp_fft_stages_fu_454_OUT_R_0_ce1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage2_R_ce1 <= grp_fft_stages_fu_454_OUT_R_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage2_R_ce1 <= grp_fft_stages_fu_454_X_R_0_ce1;
        else 
            Stage2_R_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage2_R_we0_assign_proc : process(grp_fft_stages_fu_454_OUT_R_0_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage2_R_we0 <= grp_fft_stages_fu_454_OUT_R_0_we0;
        else 
            Stage2_R_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage2_R_we1_assign_proc : process(grp_fft_stages_fu_454_OUT_R_0_we1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Stage2_R_we1 <= grp_fft_stages_fu_454_OUT_R_0_we1;
        else 
            Stage2_R_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage3_I_1_address0_assign_proc : process(grp_fft_stages_fu_454_X_I_1_address0, grp_fft_stages_fu_454_OUT_I_1_address0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage3_I_1_address0 <= grp_fft_stages_fu_454_OUT_I_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage3_I_1_address0 <= grp_fft_stages_fu_454_X_I_1_address0;
        else 
            Stage3_I_1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage3_I_1_address1_assign_proc : process(grp_fft_stages_fu_454_X_I_1_address1, grp_fft_stages_fu_454_OUT_I_1_address1, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage3_I_1_address1 <= grp_fft_stages_fu_454_OUT_I_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage3_I_1_address1 <= grp_fft_stages_fu_454_X_I_1_address1;
        else 
            Stage3_I_1_address1 <= "XXXXXXXX";
        end if; 
    end process;


    Stage3_I_1_ce0_assign_proc : process(grp_fft_stages_fu_454_X_I_1_ce0, grp_fft_stages_fu_454_OUT_I_1_ce0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage3_I_1_ce0 <= grp_fft_stages_fu_454_OUT_I_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage3_I_1_ce0 <= grp_fft_stages_fu_454_X_I_1_ce0;
        else 
            Stage3_I_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage3_I_1_ce1_assign_proc : process(grp_fft_stages_fu_454_X_I_1_ce1, grp_fft_stages_fu_454_OUT_I_1_ce1, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage3_I_1_ce1 <= grp_fft_stages_fu_454_OUT_I_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage3_I_1_ce1 <= grp_fft_stages_fu_454_X_I_1_ce1;
        else 
            Stage3_I_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage3_I_1_we0_assign_proc : process(grp_fft_stages_fu_454_OUT_I_1_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage3_I_1_we0 <= grp_fft_stages_fu_454_OUT_I_1_we0;
        else 
            Stage3_I_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage3_I_1_we1_assign_proc : process(grp_fft_stages_fu_454_OUT_I_1_we1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage3_I_1_we1 <= grp_fft_stages_fu_454_OUT_I_1_we1;
        else 
            Stage3_I_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage3_I_2_address0_assign_proc : process(grp_fft_stages_fu_454_X_I_2_address0, grp_fft_stages_fu_454_OUT_I_2_address0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage3_I_2_address0 <= grp_fft_stages_fu_454_OUT_I_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage3_I_2_address0 <= grp_fft_stages_fu_454_X_I_2_address0;
        else 
            Stage3_I_2_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage3_I_2_address1_assign_proc : process(grp_fft_stages_fu_454_X_I_2_address1, grp_fft_stages_fu_454_OUT_I_2_address1, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage3_I_2_address1 <= grp_fft_stages_fu_454_OUT_I_2_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage3_I_2_address1 <= grp_fft_stages_fu_454_X_I_2_address1;
        else 
            Stage3_I_2_address1 <= "XXXXXXXX";
        end if; 
    end process;


    Stage3_I_2_ce0_assign_proc : process(grp_fft_stages_fu_454_X_I_2_ce0, grp_fft_stages_fu_454_OUT_I_2_ce0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage3_I_2_ce0 <= grp_fft_stages_fu_454_OUT_I_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage3_I_2_ce0 <= grp_fft_stages_fu_454_X_I_2_ce0;
        else 
            Stage3_I_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage3_I_2_ce1_assign_proc : process(grp_fft_stages_fu_454_X_I_2_ce1, grp_fft_stages_fu_454_OUT_I_2_ce1, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage3_I_2_ce1 <= grp_fft_stages_fu_454_OUT_I_2_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage3_I_2_ce1 <= grp_fft_stages_fu_454_X_I_2_ce1;
        else 
            Stage3_I_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage3_I_2_we0_assign_proc : process(grp_fft_stages_fu_454_OUT_I_2_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage3_I_2_we0 <= grp_fft_stages_fu_454_OUT_I_2_we0;
        else 
            Stage3_I_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage3_I_2_we1_assign_proc : process(grp_fft_stages_fu_454_OUT_I_2_we1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage3_I_2_we1 <= grp_fft_stages_fu_454_OUT_I_2_we1;
        else 
            Stage3_I_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage3_I_3_address0_assign_proc : process(grp_fft_stages_fu_454_X_I_3_address0, grp_fft_stages_fu_454_OUT_I_3_address0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage3_I_3_address0 <= grp_fft_stages_fu_454_OUT_I_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage3_I_3_address0 <= grp_fft_stages_fu_454_X_I_3_address0;
        else 
            Stage3_I_3_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage3_I_3_address1_assign_proc : process(grp_fft_stages_fu_454_X_I_3_address1, grp_fft_stages_fu_454_OUT_I_3_address1, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage3_I_3_address1 <= grp_fft_stages_fu_454_OUT_I_3_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage3_I_3_address1 <= grp_fft_stages_fu_454_X_I_3_address1;
        else 
            Stage3_I_3_address1 <= "XXXXXXXX";
        end if; 
    end process;


    Stage3_I_3_ce0_assign_proc : process(grp_fft_stages_fu_454_X_I_3_ce0, grp_fft_stages_fu_454_OUT_I_3_ce0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage3_I_3_ce0 <= grp_fft_stages_fu_454_OUT_I_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage3_I_3_ce0 <= grp_fft_stages_fu_454_X_I_3_ce0;
        else 
            Stage3_I_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage3_I_3_ce1_assign_proc : process(grp_fft_stages_fu_454_X_I_3_ce1, grp_fft_stages_fu_454_OUT_I_3_ce1, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage3_I_3_ce1 <= grp_fft_stages_fu_454_OUT_I_3_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage3_I_3_ce1 <= grp_fft_stages_fu_454_X_I_3_ce1;
        else 
            Stage3_I_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage3_I_3_we0_assign_proc : process(grp_fft_stages_fu_454_OUT_I_3_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage3_I_3_we0 <= grp_fft_stages_fu_454_OUT_I_3_we0;
        else 
            Stage3_I_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage3_I_3_we1_assign_proc : process(grp_fft_stages_fu_454_OUT_I_3_we1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage3_I_3_we1 <= grp_fft_stages_fu_454_OUT_I_3_we1;
        else 
            Stage3_I_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage3_I_address0_assign_proc : process(grp_fft_stages_fu_454_X_I_0_address0, grp_fft_stages_fu_454_OUT_I_0_address0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage3_I_address0 <= grp_fft_stages_fu_454_OUT_I_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage3_I_address0 <= grp_fft_stages_fu_454_X_I_0_address0;
        else 
            Stage3_I_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage3_I_address1_assign_proc : process(grp_fft_stages_fu_454_X_I_0_address1, grp_fft_stages_fu_454_OUT_I_0_address1, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage3_I_address1 <= grp_fft_stages_fu_454_OUT_I_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage3_I_address1 <= grp_fft_stages_fu_454_X_I_0_address1;
        else 
            Stage3_I_address1 <= "XXXXXXXX";
        end if; 
    end process;


    Stage3_I_ce0_assign_proc : process(grp_fft_stages_fu_454_X_I_0_ce0, grp_fft_stages_fu_454_OUT_I_0_ce0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage3_I_ce0 <= grp_fft_stages_fu_454_OUT_I_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage3_I_ce0 <= grp_fft_stages_fu_454_X_I_0_ce0;
        else 
            Stage3_I_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage3_I_ce1_assign_proc : process(grp_fft_stages_fu_454_X_I_0_ce1, grp_fft_stages_fu_454_OUT_I_0_ce1, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage3_I_ce1 <= grp_fft_stages_fu_454_OUT_I_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage3_I_ce1 <= grp_fft_stages_fu_454_X_I_0_ce1;
        else 
            Stage3_I_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage3_I_we0_assign_proc : process(grp_fft_stages_fu_454_OUT_I_0_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage3_I_we0 <= grp_fft_stages_fu_454_OUT_I_0_we0;
        else 
            Stage3_I_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage3_I_we1_assign_proc : process(grp_fft_stages_fu_454_OUT_I_0_we1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage3_I_we1 <= grp_fft_stages_fu_454_OUT_I_0_we1;
        else 
            Stage3_I_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage3_R_1_address0_assign_proc : process(grp_fft_stages_fu_454_X_R_1_address0, grp_fft_stages_fu_454_OUT_R_1_address0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage3_R_1_address0 <= grp_fft_stages_fu_454_OUT_R_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage3_R_1_address0 <= grp_fft_stages_fu_454_X_R_1_address0;
        else 
            Stage3_R_1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage3_R_1_address1_assign_proc : process(grp_fft_stages_fu_454_X_R_1_address1, grp_fft_stages_fu_454_OUT_R_1_address1, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage3_R_1_address1 <= grp_fft_stages_fu_454_OUT_R_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage3_R_1_address1 <= grp_fft_stages_fu_454_X_R_1_address1;
        else 
            Stage3_R_1_address1 <= "XXXXXXXX";
        end if; 
    end process;


    Stage3_R_1_ce0_assign_proc : process(grp_fft_stages_fu_454_X_R_1_ce0, grp_fft_stages_fu_454_OUT_R_1_ce0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage3_R_1_ce0 <= grp_fft_stages_fu_454_OUT_R_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage3_R_1_ce0 <= grp_fft_stages_fu_454_X_R_1_ce0;
        else 
            Stage3_R_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage3_R_1_ce1_assign_proc : process(grp_fft_stages_fu_454_X_R_1_ce1, grp_fft_stages_fu_454_OUT_R_1_ce1, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage3_R_1_ce1 <= grp_fft_stages_fu_454_OUT_R_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage3_R_1_ce1 <= grp_fft_stages_fu_454_X_R_1_ce1;
        else 
            Stage3_R_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage3_R_1_we0_assign_proc : process(grp_fft_stages_fu_454_OUT_R_1_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage3_R_1_we0 <= grp_fft_stages_fu_454_OUT_R_1_we0;
        else 
            Stage3_R_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage3_R_1_we1_assign_proc : process(grp_fft_stages_fu_454_OUT_R_1_we1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage3_R_1_we1 <= grp_fft_stages_fu_454_OUT_R_1_we1;
        else 
            Stage3_R_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage3_R_2_address0_assign_proc : process(grp_fft_stages_fu_454_X_R_2_address0, grp_fft_stages_fu_454_OUT_R_2_address0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage3_R_2_address0 <= grp_fft_stages_fu_454_OUT_R_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage3_R_2_address0 <= grp_fft_stages_fu_454_X_R_2_address0;
        else 
            Stage3_R_2_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage3_R_2_address1_assign_proc : process(grp_fft_stages_fu_454_X_R_2_address1, grp_fft_stages_fu_454_OUT_R_2_address1, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage3_R_2_address1 <= grp_fft_stages_fu_454_OUT_R_2_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage3_R_2_address1 <= grp_fft_stages_fu_454_X_R_2_address1;
        else 
            Stage3_R_2_address1 <= "XXXXXXXX";
        end if; 
    end process;


    Stage3_R_2_ce0_assign_proc : process(grp_fft_stages_fu_454_X_R_2_ce0, grp_fft_stages_fu_454_OUT_R_2_ce0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage3_R_2_ce0 <= grp_fft_stages_fu_454_OUT_R_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage3_R_2_ce0 <= grp_fft_stages_fu_454_X_R_2_ce0;
        else 
            Stage3_R_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage3_R_2_ce1_assign_proc : process(grp_fft_stages_fu_454_X_R_2_ce1, grp_fft_stages_fu_454_OUT_R_2_ce1, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage3_R_2_ce1 <= grp_fft_stages_fu_454_OUT_R_2_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage3_R_2_ce1 <= grp_fft_stages_fu_454_X_R_2_ce1;
        else 
            Stage3_R_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage3_R_2_we0_assign_proc : process(grp_fft_stages_fu_454_OUT_R_2_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage3_R_2_we0 <= grp_fft_stages_fu_454_OUT_R_2_we0;
        else 
            Stage3_R_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage3_R_2_we1_assign_proc : process(grp_fft_stages_fu_454_OUT_R_2_we1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage3_R_2_we1 <= grp_fft_stages_fu_454_OUT_R_2_we1;
        else 
            Stage3_R_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage3_R_3_address0_assign_proc : process(grp_fft_stages_fu_454_X_R_3_address0, grp_fft_stages_fu_454_OUT_R_3_address0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage3_R_3_address0 <= grp_fft_stages_fu_454_OUT_R_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage3_R_3_address0 <= grp_fft_stages_fu_454_X_R_3_address0;
        else 
            Stage3_R_3_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage3_R_3_address1_assign_proc : process(grp_fft_stages_fu_454_X_R_3_address1, grp_fft_stages_fu_454_OUT_R_3_address1, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage3_R_3_address1 <= grp_fft_stages_fu_454_OUT_R_3_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage3_R_3_address1 <= grp_fft_stages_fu_454_X_R_3_address1;
        else 
            Stage3_R_3_address1 <= "XXXXXXXX";
        end if; 
    end process;


    Stage3_R_3_ce0_assign_proc : process(grp_fft_stages_fu_454_X_R_3_ce0, grp_fft_stages_fu_454_OUT_R_3_ce0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage3_R_3_ce0 <= grp_fft_stages_fu_454_OUT_R_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage3_R_3_ce0 <= grp_fft_stages_fu_454_X_R_3_ce0;
        else 
            Stage3_R_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage3_R_3_ce1_assign_proc : process(grp_fft_stages_fu_454_X_R_3_ce1, grp_fft_stages_fu_454_OUT_R_3_ce1, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage3_R_3_ce1 <= grp_fft_stages_fu_454_OUT_R_3_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage3_R_3_ce1 <= grp_fft_stages_fu_454_X_R_3_ce1;
        else 
            Stage3_R_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage3_R_3_we0_assign_proc : process(grp_fft_stages_fu_454_OUT_R_3_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage3_R_3_we0 <= grp_fft_stages_fu_454_OUT_R_3_we0;
        else 
            Stage3_R_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage3_R_3_we1_assign_proc : process(grp_fft_stages_fu_454_OUT_R_3_we1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage3_R_3_we1 <= grp_fft_stages_fu_454_OUT_R_3_we1;
        else 
            Stage3_R_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage3_R_address0_assign_proc : process(grp_fft_stages_fu_454_X_R_0_address0, grp_fft_stages_fu_454_OUT_R_0_address0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage3_R_address0 <= grp_fft_stages_fu_454_OUT_R_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage3_R_address0 <= grp_fft_stages_fu_454_X_R_0_address0;
        else 
            Stage3_R_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage3_R_address1_assign_proc : process(grp_fft_stages_fu_454_X_R_0_address1, grp_fft_stages_fu_454_OUT_R_0_address1, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage3_R_address1 <= grp_fft_stages_fu_454_OUT_R_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage3_R_address1 <= grp_fft_stages_fu_454_X_R_0_address1;
        else 
            Stage3_R_address1 <= "XXXXXXXX";
        end if; 
    end process;


    Stage3_R_ce0_assign_proc : process(grp_fft_stages_fu_454_X_R_0_ce0, grp_fft_stages_fu_454_OUT_R_0_ce0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage3_R_ce0 <= grp_fft_stages_fu_454_OUT_R_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage3_R_ce0 <= grp_fft_stages_fu_454_X_R_0_ce0;
        else 
            Stage3_R_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage3_R_ce1_assign_proc : process(grp_fft_stages_fu_454_X_R_0_ce1, grp_fft_stages_fu_454_OUT_R_0_ce1, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage3_R_ce1 <= grp_fft_stages_fu_454_OUT_R_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage3_R_ce1 <= grp_fft_stages_fu_454_X_R_0_ce1;
        else 
            Stage3_R_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage3_R_we0_assign_proc : process(grp_fft_stages_fu_454_OUT_R_0_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage3_R_we0 <= grp_fft_stages_fu_454_OUT_R_0_we0;
        else 
            Stage3_R_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage3_R_we1_assign_proc : process(grp_fft_stages_fu_454_OUT_R_0_we1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            Stage3_R_we1 <= grp_fft_stages_fu_454_OUT_R_0_we1;
        else 
            Stage3_R_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage4_I_1_address0_assign_proc : process(grp_fft_stages_fu_454_X_I_1_address0, grp_fft_stages_fu_454_OUT_I_1_address0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage4_I_1_address0 <= grp_fft_stages_fu_454_OUT_I_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage4_I_1_address0 <= grp_fft_stages_fu_454_X_I_1_address0;
        else 
            Stage4_I_1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage4_I_1_address1_assign_proc : process(grp_fft_stages_fu_454_X_I_1_address1, grp_fft_stages_fu_454_OUT_I_1_address1, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage4_I_1_address1 <= grp_fft_stages_fu_454_OUT_I_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage4_I_1_address1 <= grp_fft_stages_fu_454_X_I_1_address1;
        else 
            Stage4_I_1_address1 <= "XXXXXXXX";
        end if; 
    end process;


    Stage4_I_1_ce0_assign_proc : process(grp_fft_stages_fu_454_X_I_1_ce0, grp_fft_stages_fu_454_OUT_I_1_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage4_I_1_ce0 <= grp_fft_stages_fu_454_OUT_I_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage4_I_1_ce0 <= grp_fft_stages_fu_454_X_I_1_ce0;
        else 
            Stage4_I_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage4_I_1_ce1_assign_proc : process(grp_fft_stages_fu_454_X_I_1_ce1, grp_fft_stages_fu_454_OUT_I_1_ce1, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage4_I_1_ce1 <= grp_fft_stages_fu_454_OUT_I_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage4_I_1_ce1 <= grp_fft_stages_fu_454_X_I_1_ce1;
        else 
            Stage4_I_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage4_I_1_we0_assign_proc : process(grp_fft_stages_fu_454_OUT_I_1_we0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage4_I_1_we0 <= grp_fft_stages_fu_454_OUT_I_1_we0;
        else 
            Stage4_I_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage4_I_1_we1_assign_proc : process(grp_fft_stages_fu_454_OUT_I_1_we1, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage4_I_1_we1 <= grp_fft_stages_fu_454_OUT_I_1_we1;
        else 
            Stage4_I_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage4_I_2_address0_assign_proc : process(grp_fft_stages_fu_454_X_I_2_address0, grp_fft_stages_fu_454_OUT_I_2_address0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage4_I_2_address0 <= grp_fft_stages_fu_454_OUT_I_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage4_I_2_address0 <= grp_fft_stages_fu_454_X_I_2_address0;
        else 
            Stage4_I_2_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage4_I_2_address1_assign_proc : process(grp_fft_stages_fu_454_X_I_2_address1, grp_fft_stages_fu_454_OUT_I_2_address1, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage4_I_2_address1 <= grp_fft_stages_fu_454_OUT_I_2_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage4_I_2_address1 <= grp_fft_stages_fu_454_X_I_2_address1;
        else 
            Stage4_I_2_address1 <= "XXXXXXXX";
        end if; 
    end process;


    Stage4_I_2_ce0_assign_proc : process(grp_fft_stages_fu_454_X_I_2_ce0, grp_fft_stages_fu_454_OUT_I_2_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage4_I_2_ce0 <= grp_fft_stages_fu_454_OUT_I_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage4_I_2_ce0 <= grp_fft_stages_fu_454_X_I_2_ce0;
        else 
            Stage4_I_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage4_I_2_ce1_assign_proc : process(grp_fft_stages_fu_454_X_I_2_ce1, grp_fft_stages_fu_454_OUT_I_2_ce1, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage4_I_2_ce1 <= grp_fft_stages_fu_454_OUT_I_2_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage4_I_2_ce1 <= grp_fft_stages_fu_454_X_I_2_ce1;
        else 
            Stage4_I_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage4_I_2_we0_assign_proc : process(grp_fft_stages_fu_454_OUT_I_2_we0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage4_I_2_we0 <= grp_fft_stages_fu_454_OUT_I_2_we0;
        else 
            Stage4_I_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage4_I_2_we1_assign_proc : process(grp_fft_stages_fu_454_OUT_I_2_we1, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage4_I_2_we1 <= grp_fft_stages_fu_454_OUT_I_2_we1;
        else 
            Stage4_I_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage4_I_3_address0_assign_proc : process(grp_fft_stages_fu_454_X_I_3_address0, grp_fft_stages_fu_454_OUT_I_3_address0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage4_I_3_address0 <= grp_fft_stages_fu_454_OUT_I_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage4_I_3_address0 <= grp_fft_stages_fu_454_X_I_3_address0;
        else 
            Stage4_I_3_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage4_I_3_address1_assign_proc : process(grp_fft_stages_fu_454_X_I_3_address1, grp_fft_stages_fu_454_OUT_I_3_address1, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage4_I_3_address1 <= grp_fft_stages_fu_454_OUT_I_3_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage4_I_3_address1 <= grp_fft_stages_fu_454_X_I_3_address1;
        else 
            Stage4_I_3_address1 <= "XXXXXXXX";
        end if; 
    end process;


    Stage4_I_3_ce0_assign_proc : process(grp_fft_stages_fu_454_X_I_3_ce0, grp_fft_stages_fu_454_OUT_I_3_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage4_I_3_ce0 <= grp_fft_stages_fu_454_OUT_I_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage4_I_3_ce0 <= grp_fft_stages_fu_454_X_I_3_ce0;
        else 
            Stage4_I_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage4_I_3_ce1_assign_proc : process(grp_fft_stages_fu_454_X_I_3_ce1, grp_fft_stages_fu_454_OUT_I_3_ce1, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage4_I_3_ce1 <= grp_fft_stages_fu_454_OUT_I_3_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage4_I_3_ce1 <= grp_fft_stages_fu_454_X_I_3_ce1;
        else 
            Stage4_I_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage4_I_3_we0_assign_proc : process(grp_fft_stages_fu_454_OUT_I_3_we0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage4_I_3_we0 <= grp_fft_stages_fu_454_OUT_I_3_we0;
        else 
            Stage4_I_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage4_I_3_we1_assign_proc : process(grp_fft_stages_fu_454_OUT_I_3_we1, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage4_I_3_we1 <= grp_fft_stages_fu_454_OUT_I_3_we1;
        else 
            Stage4_I_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage4_I_address0_assign_proc : process(grp_fft_stages_fu_454_X_I_0_address0, grp_fft_stages_fu_454_OUT_I_0_address0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage4_I_address0 <= grp_fft_stages_fu_454_OUT_I_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage4_I_address0 <= grp_fft_stages_fu_454_X_I_0_address0;
        else 
            Stage4_I_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage4_I_address1_assign_proc : process(grp_fft_stages_fu_454_X_I_0_address1, grp_fft_stages_fu_454_OUT_I_0_address1, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage4_I_address1 <= grp_fft_stages_fu_454_OUT_I_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage4_I_address1 <= grp_fft_stages_fu_454_X_I_0_address1;
        else 
            Stage4_I_address1 <= "XXXXXXXX";
        end if; 
    end process;


    Stage4_I_ce0_assign_proc : process(grp_fft_stages_fu_454_X_I_0_ce0, grp_fft_stages_fu_454_OUT_I_0_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage4_I_ce0 <= grp_fft_stages_fu_454_OUT_I_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage4_I_ce0 <= grp_fft_stages_fu_454_X_I_0_ce0;
        else 
            Stage4_I_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage4_I_ce1_assign_proc : process(grp_fft_stages_fu_454_X_I_0_ce1, grp_fft_stages_fu_454_OUT_I_0_ce1, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage4_I_ce1 <= grp_fft_stages_fu_454_OUT_I_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage4_I_ce1 <= grp_fft_stages_fu_454_X_I_0_ce1;
        else 
            Stage4_I_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage4_I_we0_assign_proc : process(grp_fft_stages_fu_454_OUT_I_0_we0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage4_I_we0 <= grp_fft_stages_fu_454_OUT_I_0_we0;
        else 
            Stage4_I_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage4_I_we1_assign_proc : process(grp_fft_stages_fu_454_OUT_I_0_we1, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage4_I_we1 <= grp_fft_stages_fu_454_OUT_I_0_we1;
        else 
            Stage4_I_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage4_R_1_address0_assign_proc : process(grp_fft_stages_fu_454_X_R_1_address0, grp_fft_stages_fu_454_OUT_R_1_address0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage4_R_1_address0 <= grp_fft_stages_fu_454_OUT_R_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage4_R_1_address0 <= grp_fft_stages_fu_454_X_R_1_address0;
        else 
            Stage4_R_1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage4_R_1_address1_assign_proc : process(grp_fft_stages_fu_454_X_R_1_address1, grp_fft_stages_fu_454_OUT_R_1_address1, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage4_R_1_address1 <= grp_fft_stages_fu_454_OUT_R_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage4_R_1_address1 <= grp_fft_stages_fu_454_X_R_1_address1;
        else 
            Stage4_R_1_address1 <= "XXXXXXXX";
        end if; 
    end process;


    Stage4_R_1_ce0_assign_proc : process(grp_fft_stages_fu_454_X_R_1_ce0, grp_fft_stages_fu_454_OUT_R_1_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage4_R_1_ce0 <= grp_fft_stages_fu_454_OUT_R_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage4_R_1_ce0 <= grp_fft_stages_fu_454_X_R_1_ce0;
        else 
            Stage4_R_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage4_R_1_ce1_assign_proc : process(grp_fft_stages_fu_454_X_R_1_ce1, grp_fft_stages_fu_454_OUT_R_1_ce1, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage4_R_1_ce1 <= grp_fft_stages_fu_454_OUT_R_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage4_R_1_ce1 <= grp_fft_stages_fu_454_X_R_1_ce1;
        else 
            Stage4_R_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage4_R_1_we0_assign_proc : process(grp_fft_stages_fu_454_OUT_R_1_we0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage4_R_1_we0 <= grp_fft_stages_fu_454_OUT_R_1_we0;
        else 
            Stage4_R_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage4_R_1_we1_assign_proc : process(grp_fft_stages_fu_454_OUT_R_1_we1, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage4_R_1_we1 <= grp_fft_stages_fu_454_OUT_R_1_we1;
        else 
            Stage4_R_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage4_R_2_address0_assign_proc : process(grp_fft_stages_fu_454_X_R_2_address0, grp_fft_stages_fu_454_OUT_R_2_address0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage4_R_2_address0 <= grp_fft_stages_fu_454_OUT_R_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage4_R_2_address0 <= grp_fft_stages_fu_454_X_R_2_address0;
        else 
            Stage4_R_2_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage4_R_2_address1_assign_proc : process(grp_fft_stages_fu_454_X_R_2_address1, grp_fft_stages_fu_454_OUT_R_2_address1, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage4_R_2_address1 <= grp_fft_stages_fu_454_OUT_R_2_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage4_R_2_address1 <= grp_fft_stages_fu_454_X_R_2_address1;
        else 
            Stage4_R_2_address1 <= "XXXXXXXX";
        end if; 
    end process;


    Stage4_R_2_ce0_assign_proc : process(grp_fft_stages_fu_454_X_R_2_ce0, grp_fft_stages_fu_454_OUT_R_2_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage4_R_2_ce0 <= grp_fft_stages_fu_454_OUT_R_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage4_R_2_ce0 <= grp_fft_stages_fu_454_X_R_2_ce0;
        else 
            Stage4_R_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage4_R_2_ce1_assign_proc : process(grp_fft_stages_fu_454_X_R_2_ce1, grp_fft_stages_fu_454_OUT_R_2_ce1, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage4_R_2_ce1 <= grp_fft_stages_fu_454_OUT_R_2_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage4_R_2_ce1 <= grp_fft_stages_fu_454_X_R_2_ce1;
        else 
            Stage4_R_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage4_R_2_we0_assign_proc : process(grp_fft_stages_fu_454_OUT_R_2_we0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage4_R_2_we0 <= grp_fft_stages_fu_454_OUT_R_2_we0;
        else 
            Stage4_R_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage4_R_2_we1_assign_proc : process(grp_fft_stages_fu_454_OUT_R_2_we1, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage4_R_2_we1 <= grp_fft_stages_fu_454_OUT_R_2_we1;
        else 
            Stage4_R_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage4_R_3_address0_assign_proc : process(grp_fft_stages_fu_454_X_R_3_address0, grp_fft_stages_fu_454_OUT_R_3_address0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage4_R_3_address0 <= grp_fft_stages_fu_454_OUT_R_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage4_R_3_address0 <= grp_fft_stages_fu_454_X_R_3_address0;
        else 
            Stage4_R_3_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage4_R_3_address1_assign_proc : process(grp_fft_stages_fu_454_X_R_3_address1, grp_fft_stages_fu_454_OUT_R_3_address1, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage4_R_3_address1 <= grp_fft_stages_fu_454_OUT_R_3_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage4_R_3_address1 <= grp_fft_stages_fu_454_X_R_3_address1;
        else 
            Stage4_R_3_address1 <= "XXXXXXXX";
        end if; 
    end process;


    Stage4_R_3_ce0_assign_proc : process(grp_fft_stages_fu_454_X_R_3_ce0, grp_fft_stages_fu_454_OUT_R_3_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage4_R_3_ce0 <= grp_fft_stages_fu_454_OUT_R_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage4_R_3_ce0 <= grp_fft_stages_fu_454_X_R_3_ce0;
        else 
            Stage4_R_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage4_R_3_ce1_assign_proc : process(grp_fft_stages_fu_454_X_R_3_ce1, grp_fft_stages_fu_454_OUT_R_3_ce1, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage4_R_3_ce1 <= grp_fft_stages_fu_454_OUT_R_3_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage4_R_3_ce1 <= grp_fft_stages_fu_454_X_R_3_ce1;
        else 
            Stage4_R_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage4_R_3_we0_assign_proc : process(grp_fft_stages_fu_454_OUT_R_3_we0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage4_R_3_we0 <= grp_fft_stages_fu_454_OUT_R_3_we0;
        else 
            Stage4_R_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage4_R_3_we1_assign_proc : process(grp_fft_stages_fu_454_OUT_R_3_we1, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage4_R_3_we1 <= grp_fft_stages_fu_454_OUT_R_3_we1;
        else 
            Stage4_R_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage4_R_address0_assign_proc : process(grp_fft_stages_fu_454_X_R_0_address0, grp_fft_stages_fu_454_OUT_R_0_address0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage4_R_address0 <= grp_fft_stages_fu_454_OUT_R_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage4_R_address0 <= grp_fft_stages_fu_454_X_R_0_address0;
        else 
            Stage4_R_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage4_R_address1_assign_proc : process(grp_fft_stages_fu_454_X_R_0_address1, grp_fft_stages_fu_454_OUT_R_0_address1, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage4_R_address1 <= grp_fft_stages_fu_454_OUT_R_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage4_R_address1 <= grp_fft_stages_fu_454_X_R_0_address1;
        else 
            Stage4_R_address1 <= "XXXXXXXX";
        end if; 
    end process;


    Stage4_R_ce0_assign_proc : process(grp_fft_stages_fu_454_X_R_0_ce0, grp_fft_stages_fu_454_OUT_R_0_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage4_R_ce0 <= grp_fft_stages_fu_454_OUT_R_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage4_R_ce0 <= grp_fft_stages_fu_454_X_R_0_ce0;
        else 
            Stage4_R_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage4_R_ce1_assign_proc : process(grp_fft_stages_fu_454_X_R_0_ce1, grp_fft_stages_fu_454_OUT_R_0_ce1, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage4_R_ce1 <= grp_fft_stages_fu_454_OUT_R_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage4_R_ce1 <= grp_fft_stages_fu_454_X_R_0_ce1;
        else 
            Stage4_R_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage4_R_we0_assign_proc : process(grp_fft_stages_fu_454_OUT_R_0_we0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage4_R_we0 <= grp_fft_stages_fu_454_OUT_R_0_we0;
        else 
            Stage4_R_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage4_R_we1_assign_proc : process(grp_fft_stages_fu_454_OUT_R_0_we1, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            Stage4_R_we1 <= grp_fft_stages_fu_454_OUT_R_0_we1;
        else 
            Stage4_R_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage5_I_1_address0_assign_proc : process(grp_fft_stages_fu_454_X_I_1_address0, grp_fft_stages_fu_454_OUT_I_1_address0, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage5_I_1_address0 <= grp_fft_stages_fu_454_OUT_I_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage5_I_1_address0 <= grp_fft_stages_fu_454_X_I_1_address0;
        else 
            Stage5_I_1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage5_I_1_address1_assign_proc : process(grp_fft_stages_fu_454_X_I_1_address1, grp_fft_stages_fu_454_OUT_I_1_address1, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage5_I_1_address1 <= grp_fft_stages_fu_454_OUT_I_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage5_I_1_address1 <= grp_fft_stages_fu_454_X_I_1_address1;
        else 
            Stage5_I_1_address1 <= "XXXXXXXX";
        end if; 
    end process;


    Stage5_I_1_ce0_assign_proc : process(grp_fft_stages_fu_454_X_I_1_ce0, grp_fft_stages_fu_454_OUT_I_1_ce0, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage5_I_1_ce0 <= grp_fft_stages_fu_454_OUT_I_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage5_I_1_ce0 <= grp_fft_stages_fu_454_X_I_1_ce0;
        else 
            Stage5_I_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage5_I_1_ce1_assign_proc : process(grp_fft_stages_fu_454_X_I_1_ce1, grp_fft_stages_fu_454_OUT_I_1_ce1, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage5_I_1_ce1 <= grp_fft_stages_fu_454_OUT_I_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage5_I_1_ce1 <= grp_fft_stages_fu_454_X_I_1_ce1;
        else 
            Stage5_I_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage5_I_1_we0_assign_proc : process(grp_fft_stages_fu_454_OUT_I_1_we0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage5_I_1_we0 <= grp_fft_stages_fu_454_OUT_I_1_we0;
        else 
            Stage5_I_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage5_I_1_we1_assign_proc : process(grp_fft_stages_fu_454_OUT_I_1_we1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage5_I_1_we1 <= grp_fft_stages_fu_454_OUT_I_1_we1;
        else 
            Stage5_I_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage5_I_2_address0_assign_proc : process(grp_fft_stages_fu_454_X_I_2_address0, grp_fft_stages_fu_454_OUT_I_2_address0, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage5_I_2_address0 <= grp_fft_stages_fu_454_OUT_I_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage5_I_2_address0 <= grp_fft_stages_fu_454_X_I_2_address0;
        else 
            Stage5_I_2_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage5_I_2_address1_assign_proc : process(grp_fft_stages_fu_454_X_I_2_address1, grp_fft_stages_fu_454_OUT_I_2_address1, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage5_I_2_address1 <= grp_fft_stages_fu_454_OUT_I_2_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage5_I_2_address1 <= grp_fft_stages_fu_454_X_I_2_address1;
        else 
            Stage5_I_2_address1 <= "XXXXXXXX";
        end if; 
    end process;


    Stage5_I_2_ce0_assign_proc : process(grp_fft_stages_fu_454_X_I_2_ce0, grp_fft_stages_fu_454_OUT_I_2_ce0, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage5_I_2_ce0 <= grp_fft_stages_fu_454_OUT_I_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage5_I_2_ce0 <= grp_fft_stages_fu_454_X_I_2_ce0;
        else 
            Stage5_I_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage5_I_2_ce1_assign_proc : process(grp_fft_stages_fu_454_X_I_2_ce1, grp_fft_stages_fu_454_OUT_I_2_ce1, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage5_I_2_ce1 <= grp_fft_stages_fu_454_OUT_I_2_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage5_I_2_ce1 <= grp_fft_stages_fu_454_X_I_2_ce1;
        else 
            Stage5_I_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage5_I_2_we0_assign_proc : process(grp_fft_stages_fu_454_OUT_I_2_we0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage5_I_2_we0 <= grp_fft_stages_fu_454_OUT_I_2_we0;
        else 
            Stage5_I_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage5_I_2_we1_assign_proc : process(grp_fft_stages_fu_454_OUT_I_2_we1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage5_I_2_we1 <= grp_fft_stages_fu_454_OUT_I_2_we1;
        else 
            Stage5_I_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage5_I_3_address0_assign_proc : process(grp_fft_stages_fu_454_X_I_3_address0, grp_fft_stages_fu_454_OUT_I_3_address0, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage5_I_3_address0 <= grp_fft_stages_fu_454_OUT_I_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage5_I_3_address0 <= grp_fft_stages_fu_454_X_I_3_address0;
        else 
            Stage5_I_3_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage5_I_3_address1_assign_proc : process(grp_fft_stages_fu_454_X_I_3_address1, grp_fft_stages_fu_454_OUT_I_3_address1, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage5_I_3_address1 <= grp_fft_stages_fu_454_OUT_I_3_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage5_I_3_address1 <= grp_fft_stages_fu_454_X_I_3_address1;
        else 
            Stage5_I_3_address1 <= "XXXXXXXX";
        end if; 
    end process;


    Stage5_I_3_ce0_assign_proc : process(grp_fft_stages_fu_454_X_I_3_ce0, grp_fft_stages_fu_454_OUT_I_3_ce0, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage5_I_3_ce0 <= grp_fft_stages_fu_454_OUT_I_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage5_I_3_ce0 <= grp_fft_stages_fu_454_X_I_3_ce0;
        else 
            Stage5_I_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage5_I_3_ce1_assign_proc : process(grp_fft_stages_fu_454_X_I_3_ce1, grp_fft_stages_fu_454_OUT_I_3_ce1, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage5_I_3_ce1 <= grp_fft_stages_fu_454_OUT_I_3_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage5_I_3_ce1 <= grp_fft_stages_fu_454_X_I_3_ce1;
        else 
            Stage5_I_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage5_I_3_we0_assign_proc : process(grp_fft_stages_fu_454_OUT_I_3_we0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage5_I_3_we0 <= grp_fft_stages_fu_454_OUT_I_3_we0;
        else 
            Stage5_I_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage5_I_3_we1_assign_proc : process(grp_fft_stages_fu_454_OUT_I_3_we1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage5_I_3_we1 <= grp_fft_stages_fu_454_OUT_I_3_we1;
        else 
            Stage5_I_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage5_I_address0_assign_proc : process(grp_fft_stages_fu_454_X_I_0_address0, grp_fft_stages_fu_454_OUT_I_0_address0, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage5_I_address0 <= grp_fft_stages_fu_454_OUT_I_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage5_I_address0 <= grp_fft_stages_fu_454_X_I_0_address0;
        else 
            Stage5_I_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage5_I_address1_assign_proc : process(grp_fft_stages_fu_454_X_I_0_address1, grp_fft_stages_fu_454_OUT_I_0_address1, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage5_I_address1 <= grp_fft_stages_fu_454_OUT_I_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage5_I_address1 <= grp_fft_stages_fu_454_X_I_0_address1;
        else 
            Stage5_I_address1 <= "XXXXXXXX";
        end if; 
    end process;


    Stage5_I_ce0_assign_proc : process(grp_fft_stages_fu_454_X_I_0_ce0, grp_fft_stages_fu_454_OUT_I_0_ce0, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage5_I_ce0 <= grp_fft_stages_fu_454_OUT_I_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage5_I_ce0 <= grp_fft_stages_fu_454_X_I_0_ce0;
        else 
            Stage5_I_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage5_I_ce1_assign_proc : process(grp_fft_stages_fu_454_X_I_0_ce1, grp_fft_stages_fu_454_OUT_I_0_ce1, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage5_I_ce1 <= grp_fft_stages_fu_454_OUT_I_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage5_I_ce1 <= grp_fft_stages_fu_454_X_I_0_ce1;
        else 
            Stage5_I_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage5_I_we0_assign_proc : process(grp_fft_stages_fu_454_OUT_I_0_we0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage5_I_we0 <= grp_fft_stages_fu_454_OUT_I_0_we0;
        else 
            Stage5_I_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage5_I_we1_assign_proc : process(grp_fft_stages_fu_454_OUT_I_0_we1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage5_I_we1 <= grp_fft_stages_fu_454_OUT_I_0_we1;
        else 
            Stage5_I_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage5_R_1_address0_assign_proc : process(grp_fft_stages_fu_454_X_R_1_address0, grp_fft_stages_fu_454_OUT_R_1_address0, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage5_R_1_address0 <= grp_fft_stages_fu_454_OUT_R_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage5_R_1_address0 <= grp_fft_stages_fu_454_X_R_1_address0;
        else 
            Stage5_R_1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage5_R_1_address1_assign_proc : process(grp_fft_stages_fu_454_X_R_1_address1, grp_fft_stages_fu_454_OUT_R_1_address1, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage5_R_1_address1 <= grp_fft_stages_fu_454_OUT_R_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage5_R_1_address1 <= grp_fft_stages_fu_454_X_R_1_address1;
        else 
            Stage5_R_1_address1 <= "XXXXXXXX";
        end if; 
    end process;


    Stage5_R_1_ce0_assign_proc : process(grp_fft_stages_fu_454_X_R_1_ce0, grp_fft_stages_fu_454_OUT_R_1_ce0, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage5_R_1_ce0 <= grp_fft_stages_fu_454_OUT_R_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage5_R_1_ce0 <= grp_fft_stages_fu_454_X_R_1_ce0;
        else 
            Stage5_R_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage5_R_1_ce1_assign_proc : process(grp_fft_stages_fu_454_X_R_1_ce1, grp_fft_stages_fu_454_OUT_R_1_ce1, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage5_R_1_ce1 <= grp_fft_stages_fu_454_OUT_R_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage5_R_1_ce1 <= grp_fft_stages_fu_454_X_R_1_ce1;
        else 
            Stage5_R_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage5_R_1_we0_assign_proc : process(grp_fft_stages_fu_454_OUT_R_1_we0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage5_R_1_we0 <= grp_fft_stages_fu_454_OUT_R_1_we0;
        else 
            Stage5_R_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage5_R_1_we1_assign_proc : process(grp_fft_stages_fu_454_OUT_R_1_we1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage5_R_1_we1 <= grp_fft_stages_fu_454_OUT_R_1_we1;
        else 
            Stage5_R_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage5_R_2_address0_assign_proc : process(grp_fft_stages_fu_454_X_R_2_address0, grp_fft_stages_fu_454_OUT_R_2_address0, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage5_R_2_address0 <= grp_fft_stages_fu_454_OUT_R_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage5_R_2_address0 <= grp_fft_stages_fu_454_X_R_2_address0;
        else 
            Stage5_R_2_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage5_R_2_address1_assign_proc : process(grp_fft_stages_fu_454_X_R_2_address1, grp_fft_stages_fu_454_OUT_R_2_address1, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage5_R_2_address1 <= grp_fft_stages_fu_454_OUT_R_2_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage5_R_2_address1 <= grp_fft_stages_fu_454_X_R_2_address1;
        else 
            Stage5_R_2_address1 <= "XXXXXXXX";
        end if; 
    end process;


    Stage5_R_2_ce0_assign_proc : process(grp_fft_stages_fu_454_X_R_2_ce0, grp_fft_stages_fu_454_OUT_R_2_ce0, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage5_R_2_ce0 <= grp_fft_stages_fu_454_OUT_R_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage5_R_2_ce0 <= grp_fft_stages_fu_454_X_R_2_ce0;
        else 
            Stage5_R_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage5_R_2_ce1_assign_proc : process(grp_fft_stages_fu_454_X_R_2_ce1, grp_fft_stages_fu_454_OUT_R_2_ce1, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage5_R_2_ce1 <= grp_fft_stages_fu_454_OUT_R_2_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage5_R_2_ce1 <= grp_fft_stages_fu_454_X_R_2_ce1;
        else 
            Stage5_R_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage5_R_2_we0_assign_proc : process(grp_fft_stages_fu_454_OUT_R_2_we0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage5_R_2_we0 <= grp_fft_stages_fu_454_OUT_R_2_we0;
        else 
            Stage5_R_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage5_R_2_we1_assign_proc : process(grp_fft_stages_fu_454_OUT_R_2_we1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage5_R_2_we1 <= grp_fft_stages_fu_454_OUT_R_2_we1;
        else 
            Stage5_R_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage5_R_3_address0_assign_proc : process(grp_fft_stages_fu_454_X_R_3_address0, grp_fft_stages_fu_454_OUT_R_3_address0, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage5_R_3_address0 <= grp_fft_stages_fu_454_OUT_R_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage5_R_3_address0 <= grp_fft_stages_fu_454_X_R_3_address0;
        else 
            Stage5_R_3_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage5_R_3_address1_assign_proc : process(grp_fft_stages_fu_454_X_R_3_address1, grp_fft_stages_fu_454_OUT_R_3_address1, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage5_R_3_address1 <= grp_fft_stages_fu_454_OUT_R_3_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage5_R_3_address1 <= grp_fft_stages_fu_454_X_R_3_address1;
        else 
            Stage5_R_3_address1 <= "XXXXXXXX";
        end if; 
    end process;


    Stage5_R_3_ce0_assign_proc : process(grp_fft_stages_fu_454_X_R_3_ce0, grp_fft_stages_fu_454_OUT_R_3_ce0, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage5_R_3_ce0 <= grp_fft_stages_fu_454_OUT_R_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage5_R_3_ce0 <= grp_fft_stages_fu_454_X_R_3_ce0;
        else 
            Stage5_R_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage5_R_3_ce1_assign_proc : process(grp_fft_stages_fu_454_X_R_3_ce1, grp_fft_stages_fu_454_OUT_R_3_ce1, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage5_R_3_ce1 <= grp_fft_stages_fu_454_OUT_R_3_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage5_R_3_ce1 <= grp_fft_stages_fu_454_X_R_3_ce1;
        else 
            Stage5_R_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage5_R_3_we0_assign_proc : process(grp_fft_stages_fu_454_OUT_R_3_we0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage5_R_3_we0 <= grp_fft_stages_fu_454_OUT_R_3_we0;
        else 
            Stage5_R_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage5_R_3_we1_assign_proc : process(grp_fft_stages_fu_454_OUT_R_3_we1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage5_R_3_we1 <= grp_fft_stages_fu_454_OUT_R_3_we1;
        else 
            Stage5_R_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage5_R_address0_assign_proc : process(grp_fft_stages_fu_454_X_R_0_address0, grp_fft_stages_fu_454_OUT_R_0_address0, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage5_R_address0 <= grp_fft_stages_fu_454_OUT_R_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage5_R_address0 <= grp_fft_stages_fu_454_X_R_0_address0;
        else 
            Stage5_R_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage5_R_address1_assign_proc : process(grp_fft_stages_fu_454_X_R_0_address1, grp_fft_stages_fu_454_OUT_R_0_address1, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage5_R_address1 <= grp_fft_stages_fu_454_OUT_R_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage5_R_address1 <= grp_fft_stages_fu_454_X_R_0_address1;
        else 
            Stage5_R_address1 <= "XXXXXXXX";
        end if; 
    end process;


    Stage5_R_ce0_assign_proc : process(grp_fft_stages_fu_454_X_R_0_ce0, grp_fft_stages_fu_454_OUT_R_0_ce0, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage5_R_ce0 <= grp_fft_stages_fu_454_OUT_R_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage5_R_ce0 <= grp_fft_stages_fu_454_X_R_0_ce0;
        else 
            Stage5_R_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage5_R_ce1_assign_proc : process(grp_fft_stages_fu_454_X_R_0_ce1, grp_fft_stages_fu_454_OUT_R_0_ce1, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage5_R_ce1 <= grp_fft_stages_fu_454_OUT_R_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage5_R_ce1 <= grp_fft_stages_fu_454_X_R_0_ce1;
        else 
            Stage5_R_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage5_R_we0_assign_proc : process(grp_fft_stages_fu_454_OUT_R_0_we0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage5_R_we0 <= grp_fft_stages_fu_454_OUT_R_0_we0;
        else 
            Stage5_R_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage5_R_we1_assign_proc : process(grp_fft_stages_fu_454_OUT_R_0_we1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            Stage5_R_we1 <= grp_fft_stages_fu_454_OUT_R_0_we1;
        else 
            Stage5_R_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage6_I_1_address0_assign_proc : process(grp_fft_stages_fu_454_X_I_1_address0, grp_fft_stages_fu_454_OUT_I_1_address0, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage6_I_1_address0 <= grp_fft_stages_fu_454_OUT_I_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage6_I_1_address0 <= grp_fft_stages_fu_454_X_I_1_address0;
        else 
            Stage6_I_1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage6_I_1_address1_assign_proc : process(grp_fft_stages_fu_454_X_I_1_address1, grp_fft_stages_fu_454_OUT_I_1_address1, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage6_I_1_address1 <= grp_fft_stages_fu_454_OUT_I_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage6_I_1_address1 <= grp_fft_stages_fu_454_X_I_1_address1;
        else 
            Stage6_I_1_address1 <= "XXXXXXXX";
        end if; 
    end process;


    Stage6_I_1_ce0_assign_proc : process(grp_fft_stages_fu_454_X_I_1_ce0, grp_fft_stages_fu_454_OUT_I_1_ce0, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage6_I_1_ce0 <= grp_fft_stages_fu_454_OUT_I_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage6_I_1_ce0 <= grp_fft_stages_fu_454_X_I_1_ce0;
        else 
            Stage6_I_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage6_I_1_ce1_assign_proc : process(grp_fft_stages_fu_454_X_I_1_ce1, grp_fft_stages_fu_454_OUT_I_1_ce1, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage6_I_1_ce1 <= grp_fft_stages_fu_454_OUT_I_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage6_I_1_ce1 <= grp_fft_stages_fu_454_X_I_1_ce1;
        else 
            Stage6_I_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage6_I_1_we0_assign_proc : process(grp_fft_stages_fu_454_OUT_I_1_we0, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage6_I_1_we0 <= grp_fft_stages_fu_454_OUT_I_1_we0;
        else 
            Stage6_I_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage6_I_1_we1_assign_proc : process(grp_fft_stages_fu_454_OUT_I_1_we1, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage6_I_1_we1 <= grp_fft_stages_fu_454_OUT_I_1_we1;
        else 
            Stage6_I_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage6_I_2_address0_assign_proc : process(grp_fft_stages_fu_454_X_I_2_address0, grp_fft_stages_fu_454_OUT_I_2_address0, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage6_I_2_address0 <= grp_fft_stages_fu_454_OUT_I_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage6_I_2_address0 <= grp_fft_stages_fu_454_X_I_2_address0;
        else 
            Stage6_I_2_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage6_I_2_address1_assign_proc : process(grp_fft_stages_fu_454_X_I_2_address1, grp_fft_stages_fu_454_OUT_I_2_address1, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage6_I_2_address1 <= grp_fft_stages_fu_454_OUT_I_2_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage6_I_2_address1 <= grp_fft_stages_fu_454_X_I_2_address1;
        else 
            Stage6_I_2_address1 <= "XXXXXXXX";
        end if; 
    end process;


    Stage6_I_2_ce0_assign_proc : process(grp_fft_stages_fu_454_X_I_2_ce0, grp_fft_stages_fu_454_OUT_I_2_ce0, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage6_I_2_ce0 <= grp_fft_stages_fu_454_OUT_I_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage6_I_2_ce0 <= grp_fft_stages_fu_454_X_I_2_ce0;
        else 
            Stage6_I_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage6_I_2_ce1_assign_proc : process(grp_fft_stages_fu_454_X_I_2_ce1, grp_fft_stages_fu_454_OUT_I_2_ce1, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage6_I_2_ce1 <= grp_fft_stages_fu_454_OUT_I_2_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage6_I_2_ce1 <= grp_fft_stages_fu_454_X_I_2_ce1;
        else 
            Stage6_I_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage6_I_2_we0_assign_proc : process(grp_fft_stages_fu_454_OUT_I_2_we0, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage6_I_2_we0 <= grp_fft_stages_fu_454_OUT_I_2_we0;
        else 
            Stage6_I_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage6_I_2_we1_assign_proc : process(grp_fft_stages_fu_454_OUT_I_2_we1, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage6_I_2_we1 <= grp_fft_stages_fu_454_OUT_I_2_we1;
        else 
            Stage6_I_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage6_I_3_address0_assign_proc : process(grp_fft_stages_fu_454_X_I_3_address0, grp_fft_stages_fu_454_OUT_I_3_address0, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage6_I_3_address0 <= grp_fft_stages_fu_454_OUT_I_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage6_I_3_address0 <= grp_fft_stages_fu_454_X_I_3_address0;
        else 
            Stage6_I_3_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage6_I_3_address1_assign_proc : process(grp_fft_stages_fu_454_X_I_3_address1, grp_fft_stages_fu_454_OUT_I_3_address1, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage6_I_3_address1 <= grp_fft_stages_fu_454_OUT_I_3_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage6_I_3_address1 <= grp_fft_stages_fu_454_X_I_3_address1;
        else 
            Stage6_I_3_address1 <= "XXXXXXXX";
        end if; 
    end process;


    Stage6_I_3_ce0_assign_proc : process(grp_fft_stages_fu_454_X_I_3_ce0, grp_fft_stages_fu_454_OUT_I_3_ce0, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage6_I_3_ce0 <= grp_fft_stages_fu_454_OUT_I_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage6_I_3_ce0 <= grp_fft_stages_fu_454_X_I_3_ce0;
        else 
            Stage6_I_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage6_I_3_ce1_assign_proc : process(grp_fft_stages_fu_454_X_I_3_ce1, grp_fft_stages_fu_454_OUT_I_3_ce1, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage6_I_3_ce1 <= grp_fft_stages_fu_454_OUT_I_3_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage6_I_3_ce1 <= grp_fft_stages_fu_454_X_I_3_ce1;
        else 
            Stage6_I_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage6_I_3_we0_assign_proc : process(grp_fft_stages_fu_454_OUT_I_3_we0, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage6_I_3_we0 <= grp_fft_stages_fu_454_OUT_I_3_we0;
        else 
            Stage6_I_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage6_I_3_we1_assign_proc : process(grp_fft_stages_fu_454_OUT_I_3_we1, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage6_I_3_we1 <= grp_fft_stages_fu_454_OUT_I_3_we1;
        else 
            Stage6_I_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage6_I_address0_assign_proc : process(grp_fft_stages_fu_454_X_I_0_address0, grp_fft_stages_fu_454_OUT_I_0_address0, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage6_I_address0 <= grp_fft_stages_fu_454_OUT_I_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage6_I_address0 <= grp_fft_stages_fu_454_X_I_0_address0;
        else 
            Stage6_I_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage6_I_address1_assign_proc : process(grp_fft_stages_fu_454_X_I_0_address1, grp_fft_stages_fu_454_OUT_I_0_address1, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage6_I_address1 <= grp_fft_stages_fu_454_OUT_I_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage6_I_address1 <= grp_fft_stages_fu_454_X_I_0_address1;
        else 
            Stage6_I_address1 <= "XXXXXXXX";
        end if; 
    end process;


    Stage6_I_ce0_assign_proc : process(grp_fft_stages_fu_454_X_I_0_ce0, grp_fft_stages_fu_454_OUT_I_0_ce0, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage6_I_ce0 <= grp_fft_stages_fu_454_OUT_I_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage6_I_ce0 <= grp_fft_stages_fu_454_X_I_0_ce0;
        else 
            Stage6_I_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage6_I_ce1_assign_proc : process(grp_fft_stages_fu_454_X_I_0_ce1, grp_fft_stages_fu_454_OUT_I_0_ce1, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage6_I_ce1 <= grp_fft_stages_fu_454_OUT_I_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage6_I_ce1 <= grp_fft_stages_fu_454_X_I_0_ce1;
        else 
            Stage6_I_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage6_I_we0_assign_proc : process(grp_fft_stages_fu_454_OUT_I_0_we0, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage6_I_we0 <= grp_fft_stages_fu_454_OUT_I_0_we0;
        else 
            Stage6_I_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage6_I_we1_assign_proc : process(grp_fft_stages_fu_454_OUT_I_0_we1, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage6_I_we1 <= grp_fft_stages_fu_454_OUT_I_0_we1;
        else 
            Stage6_I_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage6_R_1_address0_assign_proc : process(grp_fft_stages_fu_454_X_R_1_address0, grp_fft_stages_fu_454_OUT_R_1_address0, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage6_R_1_address0 <= grp_fft_stages_fu_454_OUT_R_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage6_R_1_address0 <= grp_fft_stages_fu_454_X_R_1_address0;
        else 
            Stage6_R_1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage6_R_1_address1_assign_proc : process(grp_fft_stages_fu_454_X_R_1_address1, grp_fft_stages_fu_454_OUT_R_1_address1, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage6_R_1_address1 <= grp_fft_stages_fu_454_OUT_R_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage6_R_1_address1 <= grp_fft_stages_fu_454_X_R_1_address1;
        else 
            Stage6_R_1_address1 <= "XXXXXXXX";
        end if; 
    end process;


    Stage6_R_1_ce0_assign_proc : process(grp_fft_stages_fu_454_X_R_1_ce0, grp_fft_stages_fu_454_OUT_R_1_ce0, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage6_R_1_ce0 <= grp_fft_stages_fu_454_OUT_R_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage6_R_1_ce0 <= grp_fft_stages_fu_454_X_R_1_ce0;
        else 
            Stage6_R_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage6_R_1_ce1_assign_proc : process(grp_fft_stages_fu_454_X_R_1_ce1, grp_fft_stages_fu_454_OUT_R_1_ce1, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage6_R_1_ce1 <= grp_fft_stages_fu_454_OUT_R_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage6_R_1_ce1 <= grp_fft_stages_fu_454_X_R_1_ce1;
        else 
            Stage6_R_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage6_R_1_we0_assign_proc : process(grp_fft_stages_fu_454_OUT_R_1_we0, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage6_R_1_we0 <= grp_fft_stages_fu_454_OUT_R_1_we0;
        else 
            Stage6_R_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage6_R_1_we1_assign_proc : process(grp_fft_stages_fu_454_OUT_R_1_we1, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage6_R_1_we1 <= grp_fft_stages_fu_454_OUT_R_1_we1;
        else 
            Stage6_R_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage6_R_2_address0_assign_proc : process(grp_fft_stages_fu_454_X_R_2_address0, grp_fft_stages_fu_454_OUT_R_2_address0, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage6_R_2_address0 <= grp_fft_stages_fu_454_OUT_R_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage6_R_2_address0 <= grp_fft_stages_fu_454_X_R_2_address0;
        else 
            Stage6_R_2_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage6_R_2_address1_assign_proc : process(grp_fft_stages_fu_454_X_R_2_address1, grp_fft_stages_fu_454_OUT_R_2_address1, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage6_R_2_address1 <= grp_fft_stages_fu_454_OUT_R_2_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage6_R_2_address1 <= grp_fft_stages_fu_454_X_R_2_address1;
        else 
            Stage6_R_2_address1 <= "XXXXXXXX";
        end if; 
    end process;


    Stage6_R_2_ce0_assign_proc : process(grp_fft_stages_fu_454_X_R_2_ce0, grp_fft_stages_fu_454_OUT_R_2_ce0, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage6_R_2_ce0 <= grp_fft_stages_fu_454_OUT_R_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage6_R_2_ce0 <= grp_fft_stages_fu_454_X_R_2_ce0;
        else 
            Stage6_R_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage6_R_2_ce1_assign_proc : process(grp_fft_stages_fu_454_X_R_2_ce1, grp_fft_stages_fu_454_OUT_R_2_ce1, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage6_R_2_ce1 <= grp_fft_stages_fu_454_OUT_R_2_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage6_R_2_ce1 <= grp_fft_stages_fu_454_X_R_2_ce1;
        else 
            Stage6_R_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage6_R_2_we0_assign_proc : process(grp_fft_stages_fu_454_OUT_R_2_we0, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage6_R_2_we0 <= grp_fft_stages_fu_454_OUT_R_2_we0;
        else 
            Stage6_R_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage6_R_2_we1_assign_proc : process(grp_fft_stages_fu_454_OUT_R_2_we1, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage6_R_2_we1 <= grp_fft_stages_fu_454_OUT_R_2_we1;
        else 
            Stage6_R_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage6_R_3_address0_assign_proc : process(grp_fft_stages_fu_454_X_R_3_address0, grp_fft_stages_fu_454_OUT_R_3_address0, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage6_R_3_address0 <= grp_fft_stages_fu_454_OUT_R_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage6_R_3_address0 <= grp_fft_stages_fu_454_X_R_3_address0;
        else 
            Stage6_R_3_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage6_R_3_address1_assign_proc : process(grp_fft_stages_fu_454_X_R_3_address1, grp_fft_stages_fu_454_OUT_R_3_address1, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage6_R_3_address1 <= grp_fft_stages_fu_454_OUT_R_3_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage6_R_3_address1 <= grp_fft_stages_fu_454_X_R_3_address1;
        else 
            Stage6_R_3_address1 <= "XXXXXXXX";
        end if; 
    end process;


    Stage6_R_3_ce0_assign_proc : process(grp_fft_stages_fu_454_X_R_3_ce0, grp_fft_stages_fu_454_OUT_R_3_ce0, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage6_R_3_ce0 <= grp_fft_stages_fu_454_OUT_R_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage6_R_3_ce0 <= grp_fft_stages_fu_454_X_R_3_ce0;
        else 
            Stage6_R_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage6_R_3_ce1_assign_proc : process(grp_fft_stages_fu_454_X_R_3_ce1, grp_fft_stages_fu_454_OUT_R_3_ce1, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage6_R_3_ce1 <= grp_fft_stages_fu_454_OUT_R_3_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage6_R_3_ce1 <= grp_fft_stages_fu_454_X_R_3_ce1;
        else 
            Stage6_R_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage6_R_3_we0_assign_proc : process(grp_fft_stages_fu_454_OUT_R_3_we0, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage6_R_3_we0 <= grp_fft_stages_fu_454_OUT_R_3_we0;
        else 
            Stage6_R_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage6_R_3_we1_assign_proc : process(grp_fft_stages_fu_454_OUT_R_3_we1, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage6_R_3_we1 <= grp_fft_stages_fu_454_OUT_R_3_we1;
        else 
            Stage6_R_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage6_R_address0_assign_proc : process(grp_fft_stages_fu_454_X_R_0_address0, grp_fft_stages_fu_454_OUT_R_0_address0, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage6_R_address0 <= grp_fft_stages_fu_454_OUT_R_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage6_R_address0 <= grp_fft_stages_fu_454_X_R_0_address0;
        else 
            Stage6_R_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage6_R_address1_assign_proc : process(grp_fft_stages_fu_454_X_R_0_address1, grp_fft_stages_fu_454_OUT_R_0_address1, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage6_R_address1 <= grp_fft_stages_fu_454_OUT_R_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage6_R_address1 <= grp_fft_stages_fu_454_X_R_0_address1;
        else 
            Stage6_R_address1 <= "XXXXXXXX";
        end if; 
    end process;


    Stage6_R_ce0_assign_proc : process(grp_fft_stages_fu_454_X_R_0_ce0, grp_fft_stages_fu_454_OUT_R_0_ce0, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage6_R_ce0 <= grp_fft_stages_fu_454_OUT_R_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage6_R_ce0 <= grp_fft_stages_fu_454_X_R_0_ce0;
        else 
            Stage6_R_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage6_R_ce1_assign_proc : process(grp_fft_stages_fu_454_X_R_0_ce1, grp_fft_stages_fu_454_OUT_R_0_ce1, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage6_R_ce1 <= grp_fft_stages_fu_454_OUT_R_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage6_R_ce1 <= grp_fft_stages_fu_454_X_R_0_ce1;
        else 
            Stage6_R_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage6_R_we0_assign_proc : process(grp_fft_stages_fu_454_OUT_R_0_we0, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage6_R_we0 <= grp_fft_stages_fu_454_OUT_R_0_we0;
        else 
            Stage6_R_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage6_R_we1_assign_proc : process(grp_fft_stages_fu_454_OUT_R_0_we1, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Stage6_R_we1 <= grp_fft_stages_fu_454_OUT_R_0_we1;
        else 
            Stage6_R_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage7_I_1_address0_assign_proc : process(grp_fft_stages_fu_454_X_I_1_address0, grp_fft_stages_fu_454_OUT_I_1_address0, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage7_I_1_address0 <= grp_fft_stages_fu_454_OUT_I_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage7_I_1_address0 <= grp_fft_stages_fu_454_X_I_1_address0;
        else 
            Stage7_I_1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage7_I_1_address1_assign_proc : process(grp_fft_stages_fu_454_X_I_1_address1, grp_fft_stages_fu_454_OUT_I_1_address1, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage7_I_1_address1 <= grp_fft_stages_fu_454_OUT_I_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage7_I_1_address1 <= grp_fft_stages_fu_454_X_I_1_address1;
        else 
            Stage7_I_1_address1 <= "XXXXXXXX";
        end if; 
    end process;


    Stage7_I_1_ce0_assign_proc : process(grp_fft_stages_fu_454_X_I_1_ce0, grp_fft_stages_fu_454_OUT_I_1_ce0, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage7_I_1_ce0 <= grp_fft_stages_fu_454_OUT_I_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage7_I_1_ce0 <= grp_fft_stages_fu_454_X_I_1_ce0;
        else 
            Stage7_I_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage7_I_1_ce1_assign_proc : process(grp_fft_stages_fu_454_X_I_1_ce1, grp_fft_stages_fu_454_OUT_I_1_ce1, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage7_I_1_ce1 <= grp_fft_stages_fu_454_OUT_I_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage7_I_1_ce1 <= grp_fft_stages_fu_454_X_I_1_ce1;
        else 
            Stage7_I_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage7_I_1_we0_assign_proc : process(grp_fft_stages_fu_454_OUT_I_1_we0, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage7_I_1_we0 <= grp_fft_stages_fu_454_OUT_I_1_we0;
        else 
            Stage7_I_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage7_I_1_we1_assign_proc : process(grp_fft_stages_fu_454_OUT_I_1_we1, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage7_I_1_we1 <= grp_fft_stages_fu_454_OUT_I_1_we1;
        else 
            Stage7_I_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage7_I_2_address0_assign_proc : process(grp_fft_stages_fu_454_X_I_2_address0, grp_fft_stages_fu_454_OUT_I_2_address0, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage7_I_2_address0 <= grp_fft_stages_fu_454_OUT_I_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage7_I_2_address0 <= grp_fft_stages_fu_454_X_I_2_address0;
        else 
            Stage7_I_2_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage7_I_2_address1_assign_proc : process(grp_fft_stages_fu_454_X_I_2_address1, grp_fft_stages_fu_454_OUT_I_2_address1, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage7_I_2_address1 <= grp_fft_stages_fu_454_OUT_I_2_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage7_I_2_address1 <= grp_fft_stages_fu_454_X_I_2_address1;
        else 
            Stage7_I_2_address1 <= "XXXXXXXX";
        end if; 
    end process;


    Stage7_I_2_ce0_assign_proc : process(grp_fft_stages_fu_454_X_I_2_ce0, grp_fft_stages_fu_454_OUT_I_2_ce0, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage7_I_2_ce0 <= grp_fft_stages_fu_454_OUT_I_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage7_I_2_ce0 <= grp_fft_stages_fu_454_X_I_2_ce0;
        else 
            Stage7_I_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage7_I_2_ce1_assign_proc : process(grp_fft_stages_fu_454_X_I_2_ce1, grp_fft_stages_fu_454_OUT_I_2_ce1, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage7_I_2_ce1 <= grp_fft_stages_fu_454_OUT_I_2_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage7_I_2_ce1 <= grp_fft_stages_fu_454_X_I_2_ce1;
        else 
            Stage7_I_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage7_I_2_we0_assign_proc : process(grp_fft_stages_fu_454_OUT_I_2_we0, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage7_I_2_we0 <= grp_fft_stages_fu_454_OUT_I_2_we0;
        else 
            Stage7_I_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage7_I_2_we1_assign_proc : process(grp_fft_stages_fu_454_OUT_I_2_we1, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage7_I_2_we1 <= grp_fft_stages_fu_454_OUT_I_2_we1;
        else 
            Stage7_I_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage7_I_3_address0_assign_proc : process(grp_fft_stages_fu_454_X_I_3_address0, grp_fft_stages_fu_454_OUT_I_3_address0, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage7_I_3_address0 <= grp_fft_stages_fu_454_OUT_I_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage7_I_3_address0 <= grp_fft_stages_fu_454_X_I_3_address0;
        else 
            Stage7_I_3_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage7_I_3_address1_assign_proc : process(grp_fft_stages_fu_454_X_I_3_address1, grp_fft_stages_fu_454_OUT_I_3_address1, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage7_I_3_address1 <= grp_fft_stages_fu_454_OUT_I_3_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage7_I_3_address1 <= grp_fft_stages_fu_454_X_I_3_address1;
        else 
            Stage7_I_3_address1 <= "XXXXXXXX";
        end if; 
    end process;


    Stage7_I_3_ce0_assign_proc : process(grp_fft_stages_fu_454_X_I_3_ce0, grp_fft_stages_fu_454_OUT_I_3_ce0, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage7_I_3_ce0 <= grp_fft_stages_fu_454_OUT_I_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage7_I_3_ce0 <= grp_fft_stages_fu_454_X_I_3_ce0;
        else 
            Stage7_I_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage7_I_3_ce1_assign_proc : process(grp_fft_stages_fu_454_X_I_3_ce1, grp_fft_stages_fu_454_OUT_I_3_ce1, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage7_I_3_ce1 <= grp_fft_stages_fu_454_OUT_I_3_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage7_I_3_ce1 <= grp_fft_stages_fu_454_X_I_3_ce1;
        else 
            Stage7_I_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage7_I_3_we0_assign_proc : process(grp_fft_stages_fu_454_OUT_I_3_we0, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage7_I_3_we0 <= grp_fft_stages_fu_454_OUT_I_3_we0;
        else 
            Stage7_I_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage7_I_3_we1_assign_proc : process(grp_fft_stages_fu_454_OUT_I_3_we1, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage7_I_3_we1 <= grp_fft_stages_fu_454_OUT_I_3_we1;
        else 
            Stage7_I_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage7_I_address0_assign_proc : process(grp_fft_stages_fu_454_X_I_0_address0, grp_fft_stages_fu_454_OUT_I_0_address0, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage7_I_address0 <= grp_fft_stages_fu_454_OUT_I_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage7_I_address0 <= grp_fft_stages_fu_454_X_I_0_address0;
        else 
            Stage7_I_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage7_I_address1_assign_proc : process(grp_fft_stages_fu_454_X_I_0_address1, grp_fft_stages_fu_454_OUT_I_0_address1, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage7_I_address1 <= grp_fft_stages_fu_454_OUT_I_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage7_I_address1 <= grp_fft_stages_fu_454_X_I_0_address1;
        else 
            Stage7_I_address1 <= "XXXXXXXX";
        end if; 
    end process;


    Stage7_I_ce0_assign_proc : process(grp_fft_stages_fu_454_X_I_0_ce0, grp_fft_stages_fu_454_OUT_I_0_ce0, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage7_I_ce0 <= grp_fft_stages_fu_454_OUT_I_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage7_I_ce0 <= grp_fft_stages_fu_454_X_I_0_ce0;
        else 
            Stage7_I_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage7_I_ce1_assign_proc : process(grp_fft_stages_fu_454_X_I_0_ce1, grp_fft_stages_fu_454_OUT_I_0_ce1, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage7_I_ce1 <= grp_fft_stages_fu_454_OUT_I_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage7_I_ce1 <= grp_fft_stages_fu_454_X_I_0_ce1;
        else 
            Stage7_I_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage7_I_we0_assign_proc : process(grp_fft_stages_fu_454_OUT_I_0_we0, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage7_I_we0 <= grp_fft_stages_fu_454_OUT_I_0_we0;
        else 
            Stage7_I_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage7_I_we1_assign_proc : process(grp_fft_stages_fu_454_OUT_I_0_we1, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage7_I_we1 <= grp_fft_stages_fu_454_OUT_I_0_we1;
        else 
            Stage7_I_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage7_R_1_address0_assign_proc : process(grp_fft_stages_fu_454_X_R_1_address0, grp_fft_stages_fu_454_OUT_R_1_address0, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage7_R_1_address0 <= grp_fft_stages_fu_454_OUT_R_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage7_R_1_address0 <= grp_fft_stages_fu_454_X_R_1_address0;
        else 
            Stage7_R_1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage7_R_1_address1_assign_proc : process(grp_fft_stages_fu_454_X_R_1_address1, grp_fft_stages_fu_454_OUT_R_1_address1, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage7_R_1_address1 <= grp_fft_stages_fu_454_OUT_R_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage7_R_1_address1 <= grp_fft_stages_fu_454_X_R_1_address1;
        else 
            Stage7_R_1_address1 <= "XXXXXXXX";
        end if; 
    end process;


    Stage7_R_1_ce0_assign_proc : process(grp_fft_stages_fu_454_X_R_1_ce0, grp_fft_stages_fu_454_OUT_R_1_ce0, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage7_R_1_ce0 <= grp_fft_stages_fu_454_OUT_R_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage7_R_1_ce0 <= grp_fft_stages_fu_454_X_R_1_ce0;
        else 
            Stage7_R_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage7_R_1_ce1_assign_proc : process(grp_fft_stages_fu_454_X_R_1_ce1, grp_fft_stages_fu_454_OUT_R_1_ce1, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage7_R_1_ce1 <= grp_fft_stages_fu_454_OUT_R_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage7_R_1_ce1 <= grp_fft_stages_fu_454_X_R_1_ce1;
        else 
            Stage7_R_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage7_R_1_we0_assign_proc : process(grp_fft_stages_fu_454_OUT_R_1_we0, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage7_R_1_we0 <= grp_fft_stages_fu_454_OUT_R_1_we0;
        else 
            Stage7_R_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage7_R_1_we1_assign_proc : process(grp_fft_stages_fu_454_OUT_R_1_we1, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage7_R_1_we1 <= grp_fft_stages_fu_454_OUT_R_1_we1;
        else 
            Stage7_R_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage7_R_2_address0_assign_proc : process(grp_fft_stages_fu_454_X_R_2_address0, grp_fft_stages_fu_454_OUT_R_2_address0, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage7_R_2_address0 <= grp_fft_stages_fu_454_OUT_R_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage7_R_2_address0 <= grp_fft_stages_fu_454_X_R_2_address0;
        else 
            Stage7_R_2_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage7_R_2_address1_assign_proc : process(grp_fft_stages_fu_454_X_R_2_address1, grp_fft_stages_fu_454_OUT_R_2_address1, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage7_R_2_address1 <= grp_fft_stages_fu_454_OUT_R_2_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage7_R_2_address1 <= grp_fft_stages_fu_454_X_R_2_address1;
        else 
            Stage7_R_2_address1 <= "XXXXXXXX";
        end if; 
    end process;


    Stage7_R_2_ce0_assign_proc : process(grp_fft_stages_fu_454_X_R_2_ce0, grp_fft_stages_fu_454_OUT_R_2_ce0, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage7_R_2_ce0 <= grp_fft_stages_fu_454_OUT_R_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage7_R_2_ce0 <= grp_fft_stages_fu_454_X_R_2_ce0;
        else 
            Stage7_R_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage7_R_2_ce1_assign_proc : process(grp_fft_stages_fu_454_X_R_2_ce1, grp_fft_stages_fu_454_OUT_R_2_ce1, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage7_R_2_ce1 <= grp_fft_stages_fu_454_OUT_R_2_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage7_R_2_ce1 <= grp_fft_stages_fu_454_X_R_2_ce1;
        else 
            Stage7_R_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage7_R_2_we0_assign_proc : process(grp_fft_stages_fu_454_OUT_R_2_we0, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage7_R_2_we0 <= grp_fft_stages_fu_454_OUT_R_2_we0;
        else 
            Stage7_R_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage7_R_2_we1_assign_proc : process(grp_fft_stages_fu_454_OUT_R_2_we1, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage7_R_2_we1 <= grp_fft_stages_fu_454_OUT_R_2_we1;
        else 
            Stage7_R_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage7_R_3_address0_assign_proc : process(grp_fft_stages_fu_454_X_R_3_address0, grp_fft_stages_fu_454_OUT_R_3_address0, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage7_R_3_address0 <= grp_fft_stages_fu_454_OUT_R_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage7_R_3_address0 <= grp_fft_stages_fu_454_X_R_3_address0;
        else 
            Stage7_R_3_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage7_R_3_address1_assign_proc : process(grp_fft_stages_fu_454_X_R_3_address1, grp_fft_stages_fu_454_OUT_R_3_address1, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage7_R_3_address1 <= grp_fft_stages_fu_454_OUT_R_3_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage7_R_3_address1 <= grp_fft_stages_fu_454_X_R_3_address1;
        else 
            Stage7_R_3_address1 <= "XXXXXXXX";
        end if; 
    end process;


    Stage7_R_3_ce0_assign_proc : process(grp_fft_stages_fu_454_X_R_3_ce0, grp_fft_stages_fu_454_OUT_R_3_ce0, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage7_R_3_ce0 <= grp_fft_stages_fu_454_OUT_R_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage7_R_3_ce0 <= grp_fft_stages_fu_454_X_R_3_ce0;
        else 
            Stage7_R_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage7_R_3_ce1_assign_proc : process(grp_fft_stages_fu_454_X_R_3_ce1, grp_fft_stages_fu_454_OUT_R_3_ce1, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage7_R_3_ce1 <= grp_fft_stages_fu_454_OUT_R_3_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage7_R_3_ce1 <= grp_fft_stages_fu_454_X_R_3_ce1;
        else 
            Stage7_R_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage7_R_3_we0_assign_proc : process(grp_fft_stages_fu_454_OUT_R_3_we0, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage7_R_3_we0 <= grp_fft_stages_fu_454_OUT_R_3_we0;
        else 
            Stage7_R_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage7_R_3_we1_assign_proc : process(grp_fft_stages_fu_454_OUT_R_3_we1, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage7_R_3_we1 <= grp_fft_stages_fu_454_OUT_R_3_we1;
        else 
            Stage7_R_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage7_R_address0_assign_proc : process(grp_fft_stages_fu_454_X_R_0_address0, grp_fft_stages_fu_454_OUT_R_0_address0, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage7_R_address0 <= grp_fft_stages_fu_454_OUT_R_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage7_R_address0 <= grp_fft_stages_fu_454_X_R_0_address0;
        else 
            Stage7_R_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage7_R_address1_assign_proc : process(grp_fft_stages_fu_454_X_R_0_address1, grp_fft_stages_fu_454_OUT_R_0_address1, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage7_R_address1 <= grp_fft_stages_fu_454_OUT_R_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage7_R_address1 <= grp_fft_stages_fu_454_X_R_0_address1;
        else 
            Stage7_R_address1 <= "XXXXXXXX";
        end if; 
    end process;


    Stage7_R_ce0_assign_proc : process(grp_fft_stages_fu_454_X_R_0_ce0, grp_fft_stages_fu_454_OUT_R_0_ce0, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage7_R_ce0 <= grp_fft_stages_fu_454_OUT_R_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage7_R_ce0 <= grp_fft_stages_fu_454_X_R_0_ce0;
        else 
            Stage7_R_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage7_R_ce1_assign_proc : process(grp_fft_stages_fu_454_X_R_0_ce1, grp_fft_stages_fu_454_OUT_R_0_ce1, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage7_R_ce1 <= grp_fft_stages_fu_454_OUT_R_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage7_R_ce1 <= grp_fft_stages_fu_454_X_R_0_ce1;
        else 
            Stage7_R_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage7_R_we0_assign_proc : process(grp_fft_stages_fu_454_OUT_R_0_we0, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage7_R_we0 <= grp_fft_stages_fu_454_OUT_R_0_we0;
        else 
            Stage7_R_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage7_R_we1_assign_proc : process(grp_fft_stages_fu_454_OUT_R_0_we1, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Stage7_R_we1 <= grp_fft_stages_fu_454_OUT_R_0_we1;
        else 
            Stage7_R_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage8_I_1_address0_assign_proc : process(grp_fft_stages_fu_454_X_I_1_address0, grp_fft_stages_fu_454_OUT_I_1_address0, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage8_I_1_address0 <= grp_fft_stages_fu_454_OUT_I_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage8_I_1_address0 <= grp_fft_stages_fu_454_X_I_1_address0;
        else 
            Stage8_I_1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage8_I_1_address1_assign_proc : process(grp_fft_stages_fu_454_X_I_1_address1, grp_fft_stages_fu_454_OUT_I_1_address1, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage8_I_1_address1 <= grp_fft_stages_fu_454_OUT_I_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage8_I_1_address1 <= grp_fft_stages_fu_454_X_I_1_address1;
        else 
            Stage8_I_1_address1 <= "XXXXXXXX";
        end if; 
    end process;


    Stage8_I_1_ce0_assign_proc : process(grp_fft_stages_fu_454_X_I_1_ce0, grp_fft_stages_fu_454_OUT_I_1_ce0, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage8_I_1_ce0 <= grp_fft_stages_fu_454_OUT_I_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage8_I_1_ce0 <= grp_fft_stages_fu_454_X_I_1_ce0;
        else 
            Stage8_I_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage8_I_1_ce1_assign_proc : process(grp_fft_stages_fu_454_X_I_1_ce1, grp_fft_stages_fu_454_OUT_I_1_ce1, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage8_I_1_ce1 <= grp_fft_stages_fu_454_OUT_I_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage8_I_1_ce1 <= grp_fft_stages_fu_454_X_I_1_ce1;
        else 
            Stage8_I_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage8_I_1_we0_assign_proc : process(grp_fft_stages_fu_454_OUT_I_1_we0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage8_I_1_we0 <= grp_fft_stages_fu_454_OUT_I_1_we0;
        else 
            Stage8_I_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage8_I_1_we1_assign_proc : process(grp_fft_stages_fu_454_OUT_I_1_we1, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage8_I_1_we1 <= grp_fft_stages_fu_454_OUT_I_1_we1;
        else 
            Stage8_I_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage8_I_2_address0_assign_proc : process(grp_fft_stages_fu_454_X_I_2_address0, grp_fft_stages_fu_454_OUT_I_2_address0, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage8_I_2_address0 <= grp_fft_stages_fu_454_OUT_I_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage8_I_2_address0 <= grp_fft_stages_fu_454_X_I_2_address0;
        else 
            Stage8_I_2_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage8_I_2_address1_assign_proc : process(grp_fft_stages_fu_454_X_I_2_address1, grp_fft_stages_fu_454_OUT_I_2_address1, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage8_I_2_address1 <= grp_fft_stages_fu_454_OUT_I_2_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage8_I_2_address1 <= grp_fft_stages_fu_454_X_I_2_address1;
        else 
            Stage8_I_2_address1 <= "XXXXXXXX";
        end if; 
    end process;


    Stage8_I_2_ce0_assign_proc : process(grp_fft_stages_fu_454_X_I_2_ce0, grp_fft_stages_fu_454_OUT_I_2_ce0, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage8_I_2_ce0 <= grp_fft_stages_fu_454_OUT_I_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage8_I_2_ce0 <= grp_fft_stages_fu_454_X_I_2_ce0;
        else 
            Stage8_I_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage8_I_2_ce1_assign_proc : process(grp_fft_stages_fu_454_X_I_2_ce1, grp_fft_stages_fu_454_OUT_I_2_ce1, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage8_I_2_ce1 <= grp_fft_stages_fu_454_OUT_I_2_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage8_I_2_ce1 <= grp_fft_stages_fu_454_X_I_2_ce1;
        else 
            Stage8_I_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage8_I_2_we0_assign_proc : process(grp_fft_stages_fu_454_OUT_I_2_we0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage8_I_2_we0 <= grp_fft_stages_fu_454_OUT_I_2_we0;
        else 
            Stage8_I_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage8_I_2_we1_assign_proc : process(grp_fft_stages_fu_454_OUT_I_2_we1, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage8_I_2_we1 <= grp_fft_stages_fu_454_OUT_I_2_we1;
        else 
            Stage8_I_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage8_I_3_address0_assign_proc : process(grp_fft_stages_fu_454_X_I_3_address0, grp_fft_stages_fu_454_OUT_I_3_address0, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage8_I_3_address0 <= grp_fft_stages_fu_454_OUT_I_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage8_I_3_address0 <= grp_fft_stages_fu_454_X_I_3_address0;
        else 
            Stage8_I_3_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage8_I_3_address1_assign_proc : process(grp_fft_stages_fu_454_X_I_3_address1, grp_fft_stages_fu_454_OUT_I_3_address1, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage8_I_3_address1 <= grp_fft_stages_fu_454_OUT_I_3_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage8_I_3_address1 <= grp_fft_stages_fu_454_X_I_3_address1;
        else 
            Stage8_I_3_address1 <= "XXXXXXXX";
        end if; 
    end process;


    Stage8_I_3_ce0_assign_proc : process(grp_fft_stages_fu_454_X_I_3_ce0, grp_fft_stages_fu_454_OUT_I_3_ce0, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage8_I_3_ce0 <= grp_fft_stages_fu_454_OUT_I_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage8_I_3_ce0 <= grp_fft_stages_fu_454_X_I_3_ce0;
        else 
            Stage8_I_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage8_I_3_ce1_assign_proc : process(grp_fft_stages_fu_454_X_I_3_ce1, grp_fft_stages_fu_454_OUT_I_3_ce1, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage8_I_3_ce1 <= grp_fft_stages_fu_454_OUT_I_3_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage8_I_3_ce1 <= grp_fft_stages_fu_454_X_I_3_ce1;
        else 
            Stage8_I_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage8_I_3_we0_assign_proc : process(grp_fft_stages_fu_454_OUT_I_3_we0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage8_I_3_we0 <= grp_fft_stages_fu_454_OUT_I_3_we0;
        else 
            Stage8_I_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage8_I_3_we1_assign_proc : process(grp_fft_stages_fu_454_OUT_I_3_we1, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage8_I_3_we1 <= grp_fft_stages_fu_454_OUT_I_3_we1;
        else 
            Stage8_I_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage8_I_address0_assign_proc : process(grp_fft_stages_fu_454_X_I_0_address0, grp_fft_stages_fu_454_OUT_I_0_address0, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage8_I_address0 <= grp_fft_stages_fu_454_OUT_I_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage8_I_address0 <= grp_fft_stages_fu_454_X_I_0_address0;
        else 
            Stage8_I_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage8_I_address1_assign_proc : process(grp_fft_stages_fu_454_X_I_0_address1, grp_fft_stages_fu_454_OUT_I_0_address1, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage8_I_address1 <= grp_fft_stages_fu_454_OUT_I_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage8_I_address1 <= grp_fft_stages_fu_454_X_I_0_address1;
        else 
            Stage8_I_address1 <= "XXXXXXXX";
        end if; 
    end process;


    Stage8_I_ce0_assign_proc : process(grp_fft_stages_fu_454_X_I_0_ce0, grp_fft_stages_fu_454_OUT_I_0_ce0, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage8_I_ce0 <= grp_fft_stages_fu_454_OUT_I_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage8_I_ce0 <= grp_fft_stages_fu_454_X_I_0_ce0;
        else 
            Stage8_I_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage8_I_ce1_assign_proc : process(grp_fft_stages_fu_454_X_I_0_ce1, grp_fft_stages_fu_454_OUT_I_0_ce1, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage8_I_ce1 <= grp_fft_stages_fu_454_OUT_I_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage8_I_ce1 <= grp_fft_stages_fu_454_X_I_0_ce1;
        else 
            Stage8_I_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage8_I_we0_assign_proc : process(grp_fft_stages_fu_454_OUT_I_0_we0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage8_I_we0 <= grp_fft_stages_fu_454_OUT_I_0_we0;
        else 
            Stage8_I_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage8_I_we1_assign_proc : process(grp_fft_stages_fu_454_OUT_I_0_we1, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage8_I_we1 <= grp_fft_stages_fu_454_OUT_I_0_we1;
        else 
            Stage8_I_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage8_R_1_address0_assign_proc : process(grp_fft_stages_fu_454_X_R_1_address0, grp_fft_stages_fu_454_OUT_R_1_address0, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage8_R_1_address0 <= grp_fft_stages_fu_454_OUT_R_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage8_R_1_address0 <= grp_fft_stages_fu_454_X_R_1_address0;
        else 
            Stage8_R_1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage8_R_1_address1_assign_proc : process(grp_fft_stages_fu_454_X_R_1_address1, grp_fft_stages_fu_454_OUT_R_1_address1, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage8_R_1_address1 <= grp_fft_stages_fu_454_OUT_R_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage8_R_1_address1 <= grp_fft_stages_fu_454_X_R_1_address1;
        else 
            Stage8_R_1_address1 <= "XXXXXXXX";
        end if; 
    end process;


    Stage8_R_1_ce0_assign_proc : process(grp_fft_stages_fu_454_X_R_1_ce0, grp_fft_stages_fu_454_OUT_R_1_ce0, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage8_R_1_ce0 <= grp_fft_stages_fu_454_OUT_R_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage8_R_1_ce0 <= grp_fft_stages_fu_454_X_R_1_ce0;
        else 
            Stage8_R_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage8_R_1_ce1_assign_proc : process(grp_fft_stages_fu_454_X_R_1_ce1, grp_fft_stages_fu_454_OUT_R_1_ce1, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage8_R_1_ce1 <= grp_fft_stages_fu_454_OUT_R_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage8_R_1_ce1 <= grp_fft_stages_fu_454_X_R_1_ce1;
        else 
            Stage8_R_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage8_R_1_we0_assign_proc : process(grp_fft_stages_fu_454_OUT_R_1_we0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage8_R_1_we0 <= grp_fft_stages_fu_454_OUT_R_1_we0;
        else 
            Stage8_R_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage8_R_1_we1_assign_proc : process(grp_fft_stages_fu_454_OUT_R_1_we1, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage8_R_1_we1 <= grp_fft_stages_fu_454_OUT_R_1_we1;
        else 
            Stage8_R_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage8_R_2_address0_assign_proc : process(grp_fft_stages_fu_454_X_R_2_address0, grp_fft_stages_fu_454_OUT_R_2_address0, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage8_R_2_address0 <= grp_fft_stages_fu_454_OUT_R_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage8_R_2_address0 <= grp_fft_stages_fu_454_X_R_2_address0;
        else 
            Stage8_R_2_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage8_R_2_address1_assign_proc : process(grp_fft_stages_fu_454_X_R_2_address1, grp_fft_stages_fu_454_OUT_R_2_address1, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage8_R_2_address1 <= grp_fft_stages_fu_454_OUT_R_2_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage8_R_2_address1 <= grp_fft_stages_fu_454_X_R_2_address1;
        else 
            Stage8_R_2_address1 <= "XXXXXXXX";
        end if; 
    end process;


    Stage8_R_2_ce0_assign_proc : process(grp_fft_stages_fu_454_X_R_2_ce0, grp_fft_stages_fu_454_OUT_R_2_ce0, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage8_R_2_ce0 <= grp_fft_stages_fu_454_OUT_R_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage8_R_2_ce0 <= grp_fft_stages_fu_454_X_R_2_ce0;
        else 
            Stage8_R_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage8_R_2_ce1_assign_proc : process(grp_fft_stages_fu_454_X_R_2_ce1, grp_fft_stages_fu_454_OUT_R_2_ce1, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage8_R_2_ce1 <= grp_fft_stages_fu_454_OUT_R_2_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage8_R_2_ce1 <= grp_fft_stages_fu_454_X_R_2_ce1;
        else 
            Stage8_R_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage8_R_2_we0_assign_proc : process(grp_fft_stages_fu_454_OUT_R_2_we0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage8_R_2_we0 <= grp_fft_stages_fu_454_OUT_R_2_we0;
        else 
            Stage8_R_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage8_R_2_we1_assign_proc : process(grp_fft_stages_fu_454_OUT_R_2_we1, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage8_R_2_we1 <= grp_fft_stages_fu_454_OUT_R_2_we1;
        else 
            Stage8_R_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage8_R_3_address0_assign_proc : process(grp_fft_stages_fu_454_X_R_3_address0, grp_fft_stages_fu_454_OUT_R_3_address0, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage8_R_3_address0 <= grp_fft_stages_fu_454_OUT_R_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage8_R_3_address0 <= grp_fft_stages_fu_454_X_R_3_address0;
        else 
            Stage8_R_3_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage8_R_3_address1_assign_proc : process(grp_fft_stages_fu_454_X_R_3_address1, grp_fft_stages_fu_454_OUT_R_3_address1, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage8_R_3_address1 <= grp_fft_stages_fu_454_OUT_R_3_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage8_R_3_address1 <= grp_fft_stages_fu_454_X_R_3_address1;
        else 
            Stage8_R_3_address1 <= "XXXXXXXX";
        end if; 
    end process;


    Stage8_R_3_ce0_assign_proc : process(grp_fft_stages_fu_454_X_R_3_ce0, grp_fft_stages_fu_454_OUT_R_3_ce0, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage8_R_3_ce0 <= grp_fft_stages_fu_454_OUT_R_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage8_R_3_ce0 <= grp_fft_stages_fu_454_X_R_3_ce0;
        else 
            Stage8_R_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage8_R_3_ce1_assign_proc : process(grp_fft_stages_fu_454_X_R_3_ce1, grp_fft_stages_fu_454_OUT_R_3_ce1, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage8_R_3_ce1 <= grp_fft_stages_fu_454_OUT_R_3_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage8_R_3_ce1 <= grp_fft_stages_fu_454_X_R_3_ce1;
        else 
            Stage8_R_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage8_R_3_we0_assign_proc : process(grp_fft_stages_fu_454_OUT_R_3_we0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage8_R_3_we0 <= grp_fft_stages_fu_454_OUT_R_3_we0;
        else 
            Stage8_R_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage8_R_3_we1_assign_proc : process(grp_fft_stages_fu_454_OUT_R_3_we1, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage8_R_3_we1 <= grp_fft_stages_fu_454_OUT_R_3_we1;
        else 
            Stage8_R_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage8_R_address0_assign_proc : process(grp_fft_stages_fu_454_X_R_0_address0, grp_fft_stages_fu_454_OUT_R_0_address0, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage8_R_address0 <= grp_fft_stages_fu_454_OUT_R_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage8_R_address0 <= grp_fft_stages_fu_454_X_R_0_address0;
        else 
            Stage8_R_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage8_R_address1_assign_proc : process(grp_fft_stages_fu_454_X_R_0_address1, grp_fft_stages_fu_454_OUT_R_0_address1, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage8_R_address1 <= grp_fft_stages_fu_454_OUT_R_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage8_R_address1 <= grp_fft_stages_fu_454_X_R_0_address1;
        else 
            Stage8_R_address1 <= "XXXXXXXX";
        end if; 
    end process;


    Stage8_R_ce0_assign_proc : process(grp_fft_stages_fu_454_X_R_0_ce0, grp_fft_stages_fu_454_OUT_R_0_ce0, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage8_R_ce0 <= grp_fft_stages_fu_454_OUT_R_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage8_R_ce0 <= grp_fft_stages_fu_454_X_R_0_ce0;
        else 
            Stage8_R_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage8_R_ce1_assign_proc : process(grp_fft_stages_fu_454_X_R_0_ce1, grp_fft_stages_fu_454_OUT_R_0_ce1, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage8_R_ce1 <= grp_fft_stages_fu_454_OUT_R_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage8_R_ce1 <= grp_fft_stages_fu_454_X_R_0_ce1;
        else 
            Stage8_R_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage8_R_we0_assign_proc : process(grp_fft_stages_fu_454_OUT_R_0_we0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage8_R_we0 <= grp_fft_stages_fu_454_OUT_R_0_we0;
        else 
            Stage8_R_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage8_R_we1_assign_proc : process(grp_fft_stages_fu_454_OUT_R_0_we1, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Stage8_R_we1 <= grp_fft_stages_fu_454_OUT_R_0_we1;
        else 
            Stage8_R_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage9_I_0_address0_assign_proc : process(grp_fft_stages_fu_454_OUT_I_0_address0, grp_fft_Pipeline_butterfly_fu_487_Stage9_I_0_address0, ap_CS_fsm_state20, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            Stage9_I_0_address0 <= grp_fft_Pipeline_butterfly_fu_487_Stage9_I_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage9_I_0_address0 <= grp_fft_stages_fu_454_OUT_I_0_address0;
        else 
            Stage9_I_0_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage9_I_0_address1_assign_proc : process(grp_fft_stages_fu_454_OUT_I_0_address1, grp_fft_Pipeline_butterfly_fu_487_Stage9_I_0_address1, ap_CS_fsm_state20, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            Stage9_I_0_address1 <= grp_fft_Pipeline_butterfly_fu_487_Stage9_I_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage9_I_0_address1 <= grp_fft_stages_fu_454_OUT_I_0_address1;
        else 
            Stage9_I_0_address1 <= "XXXXXXXX";
        end if; 
    end process;


    Stage9_I_0_ce0_assign_proc : process(grp_fft_stages_fu_454_OUT_I_0_ce0, grp_fft_Pipeline_butterfly_fu_487_Stage9_I_0_ce0, ap_CS_fsm_state20, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            Stage9_I_0_ce0 <= grp_fft_Pipeline_butterfly_fu_487_Stage9_I_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage9_I_0_ce0 <= grp_fft_stages_fu_454_OUT_I_0_ce0;
        else 
            Stage9_I_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage9_I_0_ce1_assign_proc : process(grp_fft_stages_fu_454_OUT_I_0_ce1, grp_fft_Pipeline_butterfly_fu_487_Stage9_I_0_ce1, ap_CS_fsm_state20, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            Stage9_I_0_ce1 <= grp_fft_Pipeline_butterfly_fu_487_Stage9_I_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage9_I_0_ce1 <= grp_fft_stages_fu_454_OUT_I_0_ce1;
        else 
            Stage9_I_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage9_I_0_we0_assign_proc : process(grp_fft_stages_fu_454_OUT_I_0_we0, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage9_I_0_we0 <= grp_fft_stages_fu_454_OUT_I_0_we0;
        else 
            Stage9_I_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage9_I_0_we1_assign_proc : process(grp_fft_stages_fu_454_OUT_I_0_we1, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage9_I_0_we1 <= grp_fft_stages_fu_454_OUT_I_0_we1;
        else 
            Stage9_I_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage9_I_1_address0_assign_proc : process(grp_fft_stages_fu_454_OUT_I_1_address0, grp_fft_Pipeline_butterfly_fu_487_Stage9_I_1_address0, ap_CS_fsm_state20, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            Stage9_I_1_address0 <= grp_fft_Pipeline_butterfly_fu_487_Stage9_I_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage9_I_1_address0 <= grp_fft_stages_fu_454_OUT_I_1_address0;
        else 
            Stage9_I_1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage9_I_1_address1_assign_proc : process(grp_fft_stages_fu_454_OUT_I_1_address1, grp_fft_Pipeline_butterfly_fu_487_Stage9_I_1_address1, ap_CS_fsm_state20, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            Stage9_I_1_address1 <= grp_fft_Pipeline_butterfly_fu_487_Stage9_I_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage9_I_1_address1 <= grp_fft_stages_fu_454_OUT_I_1_address1;
        else 
            Stage9_I_1_address1 <= "XXXXXXXX";
        end if; 
    end process;


    Stage9_I_1_ce0_assign_proc : process(grp_fft_stages_fu_454_OUT_I_1_ce0, grp_fft_Pipeline_butterfly_fu_487_Stage9_I_1_ce0, ap_CS_fsm_state20, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            Stage9_I_1_ce0 <= grp_fft_Pipeline_butterfly_fu_487_Stage9_I_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage9_I_1_ce0 <= grp_fft_stages_fu_454_OUT_I_1_ce0;
        else 
            Stage9_I_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage9_I_1_ce1_assign_proc : process(grp_fft_stages_fu_454_OUT_I_1_ce1, grp_fft_Pipeline_butterfly_fu_487_Stage9_I_1_ce1, ap_CS_fsm_state20, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            Stage9_I_1_ce1 <= grp_fft_Pipeline_butterfly_fu_487_Stage9_I_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage9_I_1_ce1 <= grp_fft_stages_fu_454_OUT_I_1_ce1;
        else 
            Stage9_I_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage9_I_1_we0_assign_proc : process(grp_fft_stages_fu_454_OUT_I_1_we0, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage9_I_1_we0 <= grp_fft_stages_fu_454_OUT_I_1_we0;
        else 
            Stage9_I_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage9_I_1_we1_assign_proc : process(grp_fft_stages_fu_454_OUT_I_1_we1, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage9_I_1_we1 <= grp_fft_stages_fu_454_OUT_I_1_we1;
        else 
            Stage9_I_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage9_I_2_address0_assign_proc : process(grp_fft_stages_fu_454_OUT_I_2_address0, grp_fft_Pipeline_butterfly_fu_487_Stage9_I_2_address0, ap_CS_fsm_state20, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            Stage9_I_2_address0 <= grp_fft_Pipeline_butterfly_fu_487_Stage9_I_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage9_I_2_address0 <= grp_fft_stages_fu_454_OUT_I_2_address0;
        else 
            Stage9_I_2_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage9_I_2_address1_assign_proc : process(grp_fft_stages_fu_454_OUT_I_2_address1, grp_fft_Pipeline_butterfly_fu_487_Stage9_I_2_address1, ap_CS_fsm_state20, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            Stage9_I_2_address1 <= grp_fft_Pipeline_butterfly_fu_487_Stage9_I_2_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage9_I_2_address1 <= grp_fft_stages_fu_454_OUT_I_2_address1;
        else 
            Stage9_I_2_address1 <= "XXXXXXXX";
        end if; 
    end process;


    Stage9_I_2_ce0_assign_proc : process(grp_fft_stages_fu_454_OUT_I_2_ce0, grp_fft_Pipeline_butterfly_fu_487_Stage9_I_2_ce0, ap_CS_fsm_state20, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            Stage9_I_2_ce0 <= grp_fft_Pipeline_butterfly_fu_487_Stage9_I_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage9_I_2_ce0 <= grp_fft_stages_fu_454_OUT_I_2_ce0;
        else 
            Stage9_I_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage9_I_2_ce1_assign_proc : process(grp_fft_stages_fu_454_OUT_I_2_ce1, grp_fft_Pipeline_butterfly_fu_487_Stage9_I_2_ce1, ap_CS_fsm_state20, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            Stage9_I_2_ce1 <= grp_fft_Pipeline_butterfly_fu_487_Stage9_I_2_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage9_I_2_ce1 <= grp_fft_stages_fu_454_OUT_I_2_ce1;
        else 
            Stage9_I_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage9_I_2_we0_assign_proc : process(grp_fft_stages_fu_454_OUT_I_2_we0, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage9_I_2_we0 <= grp_fft_stages_fu_454_OUT_I_2_we0;
        else 
            Stage9_I_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage9_I_2_we1_assign_proc : process(grp_fft_stages_fu_454_OUT_I_2_we1, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage9_I_2_we1 <= grp_fft_stages_fu_454_OUT_I_2_we1;
        else 
            Stage9_I_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage9_I_3_address0_assign_proc : process(grp_fft_stages_fu_454_OUT_I_3_address0, grp_fft_Pipeline_butterfly_fu_487_Stage9_I_3_address0, ap_CS_fsm_state20, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            Stage9_I_3_address0 <= grp_fft_Pipeline_butterfly_fu_487_Stage9_I_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage9_I_3_address0 <= grp_fft_stages_fu_454_OUT_I_3_address0;
        else 
            Stage9_I_3_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage9_I_3_address1_assign_proc : process(grp_fft_stages_fu_454_OUT_I_3_address1, grp_fft_Pipeline_butterfly_fu_487_Stage9_I_3_address1, ap_CS_fsm_state20, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            Stage9_I_3_address1 <= grp_fft_Pipeline_butterfly_fu_487_Stage9_I_3_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage9_I_3_address1 <= grp_fft_stages_fu_454_OUT_I_3_address1;
        else 
            Stage9_I_3_address1 <= "XXXXXXXX";
        end if; 
    end process;


    Stage9_I_3_ce0_assign_proc : process(grp_fft_stages_fu_454_OUT_I_3_ce0, grp_fft_Pipeline_butterfly_fu_487_Stage9_I_3_ce0, ap_CS_fsm_state20, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            Stage9_I_3_ce0 <= grp_fft_Pipeline_butterfly_fu_487_Stage9_I_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage9_I_3_ce0 <= grp_fft_stages_fu_454_OUT_I_3_ce0;
        else 
            Stage9_I_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage9_I_3_ce1_assign_proc : process(grp_fft_stages_fu_454_OUT_I_3_ce1, grp_fft_Pipeline_butterfly_fu_487_Stage9_I_3_ce1, ap_CS_fsm_state20, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            Stage9_I_3_ce1 <= grp_fft_Pipeline_butterfly_fu_487_Stage9_I_3_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage9_I_3_ce1 <= grp_fft_stages_fu_454_OUT_I_3_ce1;
        else 
            Stage9_I_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage9_I_3_we0_assign_proc : process(grp_fft_stages_fu_454_OUT_I_3_we0, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage9_I_3_we0 <= grp_fft_stages_fu_454_OUT_I_3_we0;
        else 
            Stage9_I_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage9_I_3_we1_assign_proc : process(grp_fft_stages_fu_454_OUT_I_3_we1, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage9_I_3_we1 <= grp_fft_stages_fu_454_OUT_I_3_we1;
        else 
            Stage9_I_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage9_R_0_address0_assign_proc : process(grp_fft_stages_fu_454_OUT_R_0_address0, grp_fft_Pipeline_butterfly_fu_487_Stage9_R_0_address0, ap_CS_fsm_state20, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            Stage9_R_0_address0 <= grp_fft_Pipeline_butterfly_fu_487_Stage9_R_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage9_R_0_address0 <= grp_fft_stages_fu_454_OUT_R_0_address0;
        else 
            Stage9_R_0_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage9_R_0_address1_assign_proc : process(grp_fft_stages_fu_454_OUT_R_0_address1, grp_fft_Pipeline_butterfly_fu_487_Stage9_R_0_address1, ap_CS_fsm_state20, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            Stage9_R_0_address1 <= grp_fft_Pipeline_butterfly_fu_487_Stage9_R_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage9_R_0_address1 <= grp_fft_stages_fu_454_OUT_R_0_address1;
        else 
            Stage9_R_0_address1 <= "XXXXXXXX";
        end if; 
    end process;


    Stage9_R_0_ce0_assign_proc : process(grp_fft_stages_fu_454_OUT_R_0_ce0, grp_fft_Pipeline_butterfly_fu_487_Stage9_R_0_ce0, ap_CS_fsm_state20, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            Stage9_R_0_ce0 <= grp_fft_Pipeline_butterfly_fu_487_Stage9_R_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage9_R_0_ce0 <= grp_fft_stages_fu_454_OUT_R_0_ce0;
        else 
            Stage9_R_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage9_R_0_ce1_assign_proc : process(grp_fft_stages_fu_454_OUT_R_0_ce1, grp_fft_Pipeline_butterfly_fu_487_Stage9_R_0_ce1, ap_CS_fsm_state20, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            Stage9_R_0_ce1 <= grp_fft_Pipeline_butterfly_fu_487_Stage9_R_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage9_R_0_ce1 <= grp_fft_stages_fu_454_OUT_R_0_ce1;
        else 
            Stage9_R_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage9_R_0_we0_assign_proc : process(grp_fft_stages_fu_454_OUT_R_0_we0, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage9_R_0_we0 <= grp_fft_stages_fu_454_OUT_R_0_we0;
        else 
            Stage9_R_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage9_R_0_we1_assign_proc : process(grp_fft_stages_fu_454_OUT_R_0_we1, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage9_R_0_we1 <= grp_fft_stages_fu_454_OUT_R_0_we1;
        else 
            Stage9_R_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage9_R_1_address0_assign_proc : process(grp_fft_stages_fu_454_OUT_R_1_address0, grp_fft_Pipeline_butterfly_fu_487_Stage9_R_1_address0, ap_CS_fsm_state20, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            Stage9_R_1_address0 <= grp_fft_Pipeline_butterfly_fu_487_Stage9_R_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage9_R_1_address0 <= grp_fft_stages_fu_454_OUT_R_1_address0;
        else 
            Stage9_R_1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage9_R_1_address1_assign_proc : process(grp_fft_stages_fu_454_OUT_R_1_address1, grp_fft_Pipeline_butterfly_fu_487_Stage9_R_1_address1, ap_CS_fsm_state20, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            Stage9_R_1_address1 <= grp_fft_Pipeline_butterfly_fu_487_Stage9_R_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage9_R_1_address1 <= grp_fft_stages_fu_454_OUT_R_1_address1;
        else 
            Stage9_R_1_address1 <= "XXXXXXXX";
        end if; 
    end process;


    Stage9_R_1_ce0_assign_proc : process(grp_fft_stages_fu_454_OUT_R_1_ce0, grp_fft_Pipeline_butterfly_fu_487_Stage9_R_1_ce0, ap_CS_fsm_state20, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            Stage9_R_1_ce0 <= grp_fft_Pipeline_butterfly_fu_487_Stage9_R_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage9_R_1_ce0 <= grp_fft_stages_fu_454_OUT_R_1_ce0;
        else 
            Stage9_R_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage9_R_1_ce1_assign_proc : process(grp_fft_stages_fu_454_OUT_R_1_ce1, grp_fft_Pipeline_butterfly_fu_487_Stage9_R_1_ce1, ap_CS_fsm_state20, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            Stage9_R_1_ce1 <= grp_fft_Pipeline_butterfly_fu_487_Stage9_R_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage9_R_1_ce1 <= grp_fft_stages_fu_454_OUT_R_1_ce1;
        else 
            Stage9_R_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage9_R_1_we0_assign_proc : process(grp_fft_stages_fu_454_OUT_R_1_we0, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage9_R_1_we0 <= grp_fft_stages_fu_454_OUT_R_1_we0;
        else 
            Stage9_R_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage9_R_1_we1_assign_proc : process(grp_fft_stages_fu_454_OUT_R_1_we1, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage9_R_1_we1 <= grp_fft_stages_fu_454_OUT_R_1_we1;
        else 
            Stage9_R_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage9_R_2_address0_assign_proc : process(grp_fft_stages_fu_454_OUT_R_2_address0, grp_fft_Pipeline_butterfly_fu_487_Stage9_R_2_address0, ap_CS_fsm_state20, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            Stage9_R_2_address0 <= grp_fft_Pipeline_butterfly_fu_487_Stage9_R_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage9_R_2_address0 <= grp_fft_stages_fu_454_OUT_R_2_address0;
        else 
            Stage9_R_2_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage9_R_2_address1_assign_proc : process(grp_fft_stages_fu_454_OUT_R_2_address1, grp_fft_Pipeline_butterfly_fu_487_Stage9_R_2_address1, ap_CS_fsm_state20, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            Stage9_R_2_address1 <= grp_fft_Pipeline_butterfly_fu_487_Stage9_R_2_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage9_R_2_address1 <= grp_fft_stages_fu_454_OUT_R_2_address1;
        else 
            Stage9_R_2_address1 <= "XXXXXXXX";
        end if; 
    end process;


    Stage9_R_2_ce0_assign_proc : process(grp_fft_stages_fu_454_OUT_R_2_ce0, grp_fft_Pipeline_butterfly_fu_487_Stage9_R_2_ce0, ap_CS_fsm_state20, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            Stage9_R_2_ce0 <= grp_fft_Pipeline_butterfly_fu_487_Stage9_R_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage9_R_2_ce0 <= grp_fft_stages_fu_454_OUT_R_2_ce0;
        else 
            Stage9_R_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage9_R_2_ce1_assign_proc : process(grp_fft_stages_fu_454_OUT_R_2_ce1, grp_fft_Pipeline_butterfly_fu_487_Stage9_R_2_ce1, ap_CS_fsm_state20, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            Stage9_R_2_ce1 <= grp_fft_Pipeline_butterfly_fu_487_Stage9_R_2_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage9_R_2_ce1 <= grp_fft_stages_fu_454_OUT_R_2_ce1;
        else 
            Stage9_R_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage9_R_2_we0_assign_proc : process(grp_fft_stages_fu_454_OUT_R_2_we0, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage9_R_2_we0 <= grp_fft_stages_fu_454_OUT_R_2_we0;
        else 
            Stage9_R_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage9_R_2_we1_assign_proc : process(grp_fft_stages_fu_454_OUT_R_2_we1, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage9_R_2_we1 <= grp_fft_stages_fu_454_OUT_R_2_we1;
        else 
            Stage9_R_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage9_R_3_address0_assign_proc : process(grp_fft_stages_fu_454_OUT_R_3_address0, grp_fft_Pipeline_butterfly_fu_487_Stage9_R_3_address0, ap_CS_fsm_state20, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            Stage9_R_3_address0 <= grp_fft_Pipeline_butterfly_fu_487_Stage9_R_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage9_R_3_address0 <= grp_fft_stages_fu_454_OUT_R_3_address0;
        else 
            Stage9_R_3_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Stage9_R_3_address1_assign_proc : process(grp_fft_stages_fu_454_OUT_R_3_address1, grp_fft_Pipeline_butterfly_fu_487_Stage9_R_3_address1, ap_CS_fsm_state20, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            Stage9_R_3_address1 <= grp_fft_Pipeline_butterfly_fu_487_Stage9_R_3_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage9_R_3_address1 <= grp_fft_stages_fu_454_OUT_R_3_address1;
        else 
            Stage9_R_3_address1 <= "XXXXXXXX";
        end if; 
    end process;


    Stage9_R_3_ce0_assign_proc : process(grp_fft_stages_fu_454_OUT_R_3_ce0, grp_fft_Pipeline_butterfly_fu_487_Stage9_R_3_ce0, ap_CS_fsm_state20, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            Stage9_R_3_ce0 <= grp_fft_Pipeline_butterfly_fu_487_Stage9_R_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage9_R_3_ce0 <= grp_fft_stages_fu_454_OUT_R_3_ce0;
        else 
            Stage9_R_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage9_R_3_ce1_assign_proc : process(grp_fft_stages_fu_454_OUT_R_3_ce1, grp_fft_Pipeline_butterfly_fu_487_Stage9_R_3_ce1, ap_CS_fsm_state20, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            Stage9_R_3_ce1 <= grp_fft_Pipeline_butterfly_fu_487_Stage9_R_3_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage9_R_3_ce1 <= grp_fft_stages_fu_454_OUT_R_3_ce1;
        else 
            Stage9_R_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Stage9_R_3_we0_assign_proc : process(grp_fft_stages_fu_454_OUT_R_3_we0, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage9_R_3_we0 <= grp_fft_stages_fu_454_OUT_R_3_we0;
        else 
            Stage9_R_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Stage9_R_3_we1_assign_proc : process(grp_fft_stages_fu_454_OUT_R_3_we1, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            Stage9_R_3_we1 <= grp_fft_stages_fu_454_OUT_R_3_we1;
        else 
            Stage9_R_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    W_imag_address0_assign_proc : process(grp_fft_Pipeline_butterfly_fu_487_W_imag_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            W_imag_address0 <= grp_fft_Pipeline_butterfly_fu_487_W_imag_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            W_imag_address0 <= ap_const_lv9_0;
        else 
            W_imag_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    W_imag_ce0_assign_proc : process(grp_fft_Pipeline_butterfly_fu_487_W_imag_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            W_imag_ce0 <= grp_fft_Pipeline_butterfly_fu_487_W_imag_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            W_imag_ce0 <= ap_const_logic_0;
        else 
            W_imag_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    W_imag_ce1_assign_proc : process(grp_fft_Pipeline_butterfly_fu_487_W_imag_ce1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            W_imag_ce1 <= grp_fft_Pipeline_butterfly_fu_487_W_imag_ce1;
        else 
            W_imag_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    W_real_address0_assign_proc : process(grp_fft_Pipeline_butterfly_fu_487_W_real_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            W_real_address0 <= grp_fft_Pipeline_butterfly_fu_487_W_real_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            W_real_address0 <= ap_const_lv9_0;
        else 
            W_real_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    W_real_ce0_assign_proc : process(grp_fft_Pipeline_butterfly_fu_487_W_real_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            W_real_ce0 <= grp_fft_Pipeline_butterfly_fu_487_W_real_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            W_real_ce0 <= ap_const_logic_0;
        else 
            W_real_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    W_real_ce1_assign_proc : process(grp_fft_Pipeline_butterfly_fu_487_W_real_ce1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            W_real_ce1 <= grp_fft_Pipeline_butterfly_fu_487_W_real_ce1;
        else 
            W_real_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    X_I_0_address0 <= grp_fft_Pipeline_Reverse_fu_398_X_I_0_address0;
    X_I_0_address1 <= grp_fft_Pipeline_Reverse_fu_398_X_I_0_address1;
    X_I_0_ce0 <= grp_fft_Pipeline_Reverse_fu_398_X_I_0_ce0;
    X_I_0_ce1 <= grp_fft_Pipeline_Reverse_fu_398_X_I_0_ce1;
    X_I_1_address0 <= grp_fft_Pipeline_Reverse_fu_398_X_I_1_address0;
    X_I_1_address1 <= grp_fft_Pipeline_Reverse_fu_398_X_I_1_address1;
    X_I_1_ce0 <= grp_fft_Pipeline_Reverse_fu_398_X_I_1_ce0;
    X_I_1_ce1 <= grp_fft_Pipeline_Reverse_fu_398_X_I_1_ce1;
    X_I_2_address0 <= grp_fft_Pipeline_Reverse_fu_398_X_I_2_address0;
    X_I_2_address1 <= grp_fft_Pipeline_Reverse_fu_398_X_I_2_address1;
    X_I_2_ce0 <= grp_fft_Pipeline_Reverse_fu_398_X_I_2_ce0;
    X_I_2_ce1 <= grp_fft_Pipeline_Reverse_fu_398_X_I_2_ce1;
    X_I_3_address0 <= grp_fft_Pipeline_Reverse_fu_398_X_I_3_address0;
    X_I_3_address1 <= grp_fft_Pipeline_Reverse_fu_398_X_I_3_address1;
    X_I_3_ce0 <= grp_fft_Pipeline_Reverse_fu_398_X_I_3_ce0;
    X_I_3_ce1 <= grp_fft_Pipeline_Reverse_fu_398_X_I_3_ce1;
    X_R_0_address0 <= grp_fft_Pipeline_Reverse_fu_398_X_R_0_address0;
    X_R_0_address1 <= grp_fft_Pipeline_Reverse_fu_398_X_R_0_address1;
    X_R_0_ce0 <= grp_fft_Pipeline_Reverse_fu_398_X_R_0_ce0;
    X_R_0_ce1 <= grp_fft_Pipeline_Reverse_fu_398_X_R_0_ce1;
    X_R_1_address0 <= grp_fft_Pipeline_Reverse_fu_398_X_R_1_address0;
    X_R_1_address1 <= grp_fft_Pipeline_Reverse_fu_398_X_R_1_address1;
    X_R_1_ce0 <= grp_fft_Pipeline_Reverse_fu_398_X_R_1_ce0;
    X_R_1_ce1 <= grp_fft_Pipeline_Reverse_fu_398_X_R_1_ce1;
    X_R_2_address0 <= grp_fft_Pipeline_Reverse_fu_398_X_R_2_address0;
    X_R_2_address1 <= grp_fft_Pipeline_Reverse_fu_398_X_R_2_address1;
    X_R_2_ce0 <= grp_fft_Pipeline_Reverse_fu_398_X_R_2_ce0;
    X_R_2_ce1 <= grp_fft_Pipeline_Reverse_fu_398_X_R_2_ce1;
    X_R_3_address0 <= grp_fft_Pipeline_Reverse_fu_398_X_R_3_address0;
    X_R_3_address1 <= grp_fft_Pipeline_Reverse_fu_398_X_R_3_address1;
    X_R_3_ce0 <= grp_fft_Pipeline_Reverse_fu_398_X_R_3_ce0;
    X_R_3_ce1 <= grp_fft_Pipeline_Reverse_fu_398_X_R_3_ce1;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(grp_fft_stages_fu_454_ap_done)
    begin
        if ((grp_fft_stages_fu_454_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state11_blk <= ap_const_logic_0;

    ap_ST_fsm_state12_blk_assign_proc : process(grp_fft_stages_fu_454_ap_done)
    begin
        if ((grp_fft_stages_fu_454_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state13_blk <= ap_const_logic_0;

    ap_ST_fsm_state14_blk_assign_proc : process(grp_fft_stages_fu_454_ap_done)
    begin
        if ((grp_fft_stages_fu_454_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state14_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state14_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state15_blk <= ap_const_logic_0;

    ap_ST_fsm_state16_blk_assign_proc : process(grp_fft_stages_fu_454_ap_done)
    begin
        if ((grp_fft_stages_fu_454_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state16_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state16_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state17_blk <= ap_const_logic_0;

    ap_ST_fsm_state18_blk_assign_proc : process(grp_fft_stages_fu_454_ap_done)
    begin
        if ((grp_fft_stages_fu_454_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state18_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state18_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state20_blk_assign_proc : process(grp_fft_stages_fu_454_ap_done)
    begin
        if ((grp_fft_stages_fu_454_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state20_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state20_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state21_blk <= ap_const_logic_0;

    ap_ST_fsm_state22_blk_assign_proc : process(grp_fft_Pipeline_butterfly_fu_487_ap_done)
    begin
        if ((grp_fft_Pipeline_butterfly_fu_487_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state22_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state22_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_fft_Pipeline_Reverse_fu_398_ap_done)
    begin
        if ((grp_fft_Pipeline_Reverse_fu_398_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_ap_done)
    begin
        if ((grp_fft_Pipeline_DFTpts_fu_434_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_fft_stages_fu_454_ap_done)
    begin
        if ((grp_fft_stages_fu_454_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_fft_stages_fu_454_ap_done)
    begin
        if ((grp_fft_stages_fu_454_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(grp_fft_Pipeline_butterfly_fu_487_ap_done, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) and (grp_fft_Pipeline_butterfly_fu_487_ap_done = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_fft_Pipeline_butterfly_fu_487_ap_done, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) and (grp_fft_Pipeline_butterfly_fu_487_ap_done = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    grp_fft_Pipeline_DFTpts_fu_434_ap_start <= grp_fft_Pipeline_DFTpts_fu_434_ap_start_reg;
    grp_fft_Pipeline_Reverse_fu_398_ap_start <= grp_fft_Pipeline_Reverse_fu_398_ap_start_reg;
    grp_fft_Pipeline_butterfly_fu_487_ap_start <= grp_fft_Pipeline_butterfly_fu_487_ap_start_reg;

    grp_fft_stages_fu_454_X_I_0_q0_assign_proc : process(Stage1_I_q0, Stage2_I_q0, Stage3_I_q0, Stage4_I_q0, Stage5_I_q0, Stage6_I_q0, Stage7_I_q0, Stage8_I_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_fft_stages_fu_454_X_I_0_q0 <= Stage8_I_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fft_stages_fu_454_X_I_0_q0 <= Stage7_I_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fft_stages_fu_454_X_I_0_q0 <= Stage6_I_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fft_stages_fu_454_X_I_0_q0 <= Stage5_I_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fft_stages_fu_454_X_I_0_q0 <= Stage4_I_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fft_stages_fu_454_X_I_0_q0 <= Stage3_I_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fft_stages_fu_454_X_I_0_q0 <= Stage2_I_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fft_stages_fu_454_X_I_0_q0 <= Stage1_I_q0;
        else 
            grp_fft_stages_fu_454_X_I_0_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fft_stages_fu_454_X_I_0_q1_assign_proc : process(Stage1_I_q1, Stage2_I_q1, Stage3_I_q1, Stage4_I_q1, Stage5_I_q1, Stage6_I_q1, Stage7_I_q1, Stage8_I_q1, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_fft_stages_fu_454_X_I_0_q1 <= Stage8_I_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fft_stages_fu_454_X_I_0_q1 <= Stage7_I_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fft_stages_fu_454_X_I_0_q1 <= Stage6_I_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fft_stages_fu_454_X_I_0_q1 <= Stage5_I_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fft_stages_fu_454_X_I_0_q1 <= Stage4_I_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fft_stages_fu_454_X_I_0_q1 <= Stage3_I_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fft_stages_fu_454_X_I_0_q1 <= Stage2_I_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fft_stages_fu_454_X_I_0_q1 <= Stage1_I_q1;
        else 
            grp_fft_stages_fu_454_X_I_0_q1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fft_stages_fu_454_X_I_1_q0_assign_proc : process(Stage1_I_1_q0, Stage2_I_1_q0, Stage3_I_1_q0, Stage4_I_1_q0, Stage5_I_1_q0, Stage6_I_1_q0, Stage7_I_1_q0, Stage8_I_1_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_fft_stages_fu_454_X_I_1_q0 <= Stage8_I_1_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fft_stages_fu_454_X_I_1_q0 <= Stage7_I_1_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fft_stages_fu_454_X_I_1_q0 <= Stage6_I_1_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fft_stages_fu_454_X_I_1_q0 <= Stage5_I_1_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fft_stages_fu_454_X_I_1_q0 <= Stage4_I_1_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fft_stages_fu_454_X_I_1_q0 <= Stage3_I_1_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fft_stages_fu_454_X_I_1_q0 <= Stage2_I_1_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fft_stages_fu_454_X_I_1_q0 <= Stage1_I_1_q0;
        else 
            grp_fft_stages_fu_454_X_I_1_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fft_stages_fu_454_X_I_1_q1_assign_proc : process(Stage1_I_1_q1, Stage2_I_1_q1, Stage3_I_1_q1, Stage4_I_1_q1, Stage5_I_1_q1, Stage6_I_1_q1, Stage7_I_1_q1, Stage8_I_1_q1, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_fft_stages_fu_454_X_I_1_q1 <= Stage8_I_1_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fft_stages_fu_454_X_I_1_q1 <= Stage7_I_1_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fft_stages_fu_454_X_I_1_q1 <= Stage6_I_1_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fft_stages_fu_454_X_I_1_q1 <= Stage5_I_1_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fft_stages_fu_454_X_I_1_q1 <= Stage4_I_1_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fft_stages_fu_454_X_I_1_q1 <= Stage3_I_1_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fft_stages_fu_454_X_I_1_q1 <= Stage2_I_1_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fft_stages_fu_454_X_I_1_q1 <= Stage1_I_1_q1;
        else 
            grp_fft_stages_fu_454_X_I_1_q1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fft_stages_fu_454_X_I_2_q0_assign_proc : process(Stage1_I_2_q0, Stage2_I_2_q0, Stage3_I_2_q0, Stage4_I_2_q0, Stage5_I_2_q0, Stage6_I_2_q0, Stage7_I_2_q0, Stage8_I_2_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_fft_stages_fu_454_X_I_2_q0 <= Stage8_I_2_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fft_stages_fu_454_X_I_2_q0 <= Stage7_I_2_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fft_stages_fu_454_X_I_2_q0 <= Stage6_I_2_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fft_stages_fu_454_X_I_2_q0 <= Stage5_I_2_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fft_stages_fu_454_X_I_2_q0 <= Stage4_I_2_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fft_stages_fu_454_X_I_2_q0 <= Stage3_I_2_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fft_stages_fu_454_X_I_2_q0 <= Stage2_I_2_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fft_stages_fu_454_X_I_2_q0 <= Stage1_I_2_q0;
        else 
            grp_fft_stages_fu_454_X_I_2_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fft_stages_fu_454_X_I_2_q1_assign_proc : process(Stage1_I_2_q1, Stage2_I_2_q1, Stage3_I_2_q1, Stage4_I_2_q1, Stage5_I_2_q1, Stage6_I_2_q1, Stage7_I_2_q1, Stage8_I_2_q1, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_fft_stages_fu_454_X_I_2_q1 <= Stage8_I_2_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fft_stages_fu_454_X_I_2_q1 <= Stage7_I_2_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fft_stages_fu_454_X_I_2_q1 <= Stage6_I_2_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fft_stages_fu_454_X_I_2_q1 <= Stage5_I_2_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fft_stages_fu_454_X_I_2_q1 <= Stage4_I_2_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fft_stages_fu_454_X_I_2_q1 <= Stage3_I_2_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fft_stages_fu_454_X_I_2_q1 <= Stage2_I_2_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fft_stages_fu_454_X_I_2_q1 <= Stage1_I_2_q1;
        else 
            grp_fft_stages_fu_454_X_I_2_q1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fft_stages_fu_454_X_I_3_q0_assign_proc : process(Stage1_I_3_q0, Stage2_I_3_q0, Stage3_I_3_q0, Stage4_I_3_q0, Stage5_I_3_q0, Stage6_I_3_q0, Stage7_I_3_q0, Stage8_I_3_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_fft_stages_fu_454_X_I_3_q0 <= Stage8_I_3_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fft_stages_fu_454_X_I_3_q0 <= Stage7_I_3_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fft_stages_fu_454_X_I_3_q0 <= Stage6_I_3_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fft_stages_fu_454_X_I_3_q0 <= Stage5_I_3_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fft_stages_fu_454_X_I_3_q0 <= Stage4_I_3_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fft_stages_fu_454_X_I_3_q0 <= Stage3_I_3_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fft_stages_fu_454_X_I_3_q0 <= Stage2_I_3_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fft_stages_fu_454_X_I_3_q0 <= Stage1_I_3_q0;
        else 
            grp_fft_stages_fu_454_X_I_3_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fft_stages_fu_454_X_I_3_q1_assign_proc : process(Stage1_I_3_q1, Stage2_I_3_q1, Stage3_I_3_q1, Stage4_I_3_q1, Stage5_I_3_q1, Stage6_I_3_q1, Stage7_I_3_q1, Stage8_I_3_q1, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_fft_stages_fu_454_X_I_3_q1 <= Stage8_I_3_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fft_stages_fu_454_X_I_3_q1 <= Stage7_I_3_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fft_stages_fu_454_X_I_3_q1 <= Stage6_I_3_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fft_stages_fu_454_X_I_3_q1 <= Stage5_I_3_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fft_stages_fu_454_X_I_3_q1 <= Stage4_I_3_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fft_stages_fu_454_X_I_3_q1 <= Stage3_I_3_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fft_stages_fu_454_X_I_3_q1 <= Stage2_I_3_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fft_stages_fu_454_X_I_3_q1 <= Stage1_I_3_q1;
        else 
            grp_fft_stages_fu_454_X_I_3_q1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fft_stages_fu_454_X_R_0_q0_assign_proc : process(Stage1_R_q0, Stage2_R_q0, Stage3_R_q0, Stage4_R_q0, Stage5_R_q0, Stage6_R_q0, Stage7_R_q0, Stage8_R_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_fft_stages_fu_454_X_R_0_q0 <= Stage8_R_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fft_stages_fu_454_X_R_0_q0 <= Stage7_R_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fft_stages_fu_454_X_R_0_q0 <= Stage6_R_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fft_stages_fu_454_X_R_0_q0 <= Stage5_R_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fft_stages_fu_454_X_R_0_q0 <= Stage4_R_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fft_stages_fu_454_X_R_0_q0 <= Stage3_R_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fft_stages_fu_454_X_R_0_q0 <= Stage2_R_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fft_stages_fu_454_X_R_0_q0 <= Stage1_R_q0;
        else 
            grp_fft_stages_fu_454_X_R_0_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fft_stages_fu_454_X_R_0_q1_assign_proc : process(Stage1_R_q1, Stage2_R_q1, Stage3_R_q1, Stage4_R_q1, Stage5_R_q1, Stage6_R_q1, Stage7_R_q1, Stage8_R_q1, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_fft_stages_fu_454_X_R_0_q1 <= Stage8_R_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fft_stages_fu_454_X_R_0_q1 <= Stage7_R_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fft_stages_fu_454_X_R_0_q1 <= Stage6_R_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fft_stages_fu_454_X_R_0_q1 <= Stage5_R_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fft_stages_fu_454_X_R_0_q1 <= Stage4_R_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fft_stages_fu_454_X_R_0_q1 <= Stage3_R_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fft_stages_fu_454_X_R_0_q1 <= Stage2_R_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fft_stages_fu_454_X_R_0_q1 <= Stage1_R_q1;
        else 
            grp_fft_stages_fu_454_X_R_0_q1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fft_stages_fu_454_X_R_1_q0_assign_proc : process(Stage1_R_1_q0, Stage2_R_1_q0, Stage3_R_1_q0, Stage4_R_1_q0, Stage5_R_1_q0, Stage6_R_1_q0, Stage7_R_1_q0, Stage8_R_1_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_fft_stages_fu_454_X_R_1_q0 <= Stage8_R_1_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fft_stages_fu_454_X_R_1_q0 <= Stage7_R_1_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fft_stages_fu_454_X_R_1_q0 <= Stage6_R_1_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fft_stages_fu_454_X_R_1_q0 <= Stage5_R_1_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fft_stages_fu_454_X_R_1_q0 <= Stage4_R_1_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fft_stages_fu_454_X_R_1_q0 <= Stage3_R_1_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fft_stages_fu_454_X_R_1_q0 <= Stage2_R_1_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fft_stages_fu_454_X_R_1_q0 <= Stage1_R_1_q0;
        else 
            grp_fft_stages_fu_454_X_R_1_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fft_stages_fu_454_X_R_1_q1_assign_proc : process(Stage1_R_1_q1, Stage2_R_1_q1, Stage3_R_1_q1, Stage4_R_1_q1, Stage5_R_1_q1, Stage6_R_1_q1, Stage7_R_1_q1, Stage8_R_1_q1, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_fft_stages_fu_454_X_R_1_q1 <= Stage8_R_1_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fft_stages_fu_454_X_R_1_q1 <= Stage7_R_1_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fft_stages_fu_454_X_R_1_q1 <= Stage6_R_1_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fft_stages_fu_454_X_R_1_q1 <= Stage5_R_1_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fft_stages_fu_454_X_R_1_q1 <= Stage4_R_1_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fft_stages_fu_454_X_R_1_q1 <= Stage3_R_1_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fft_stages_fu_454_X_R_1_q1 <= Stage2_R_1_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fft_stages_fu_454_X_R_1_q1 <= Stage1_R_1_q1;
        else 
            grp_fft_stages_fu_454_X_R_1_q1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fft_stages_fu_454_X_R_2_q0_assign_proc : process(Stage1_R_2_q0, Stage2_R_2_q0, Stage3_R_2_q0, Stage4_R_2_q0, Stage5_R_2_q0, Stage6_R_2_q0, Stage7_R_2_q0, Stage8_R_2_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_fft_stages_fu_454_X_R_2_q0 <= Stage8_R_2_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fft_stages_fu_454_X_R_2_q0 <= Stage7_R_2_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fft_stages_fu_454_X_R_2_q0 <= Stage6_R_2_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fft_stages_fu_454_X_R_2_q0 <= Stage5_R_2_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fft_stages_fu_454_X_R_2_q0 <= Stage4_R_2_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fft_stages_fu_454_X_R_2_q0 <= Stage3_R_2_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fft_stages_fu_454_X_R_2_q0 <= Stage2_R_2_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fft_stages_fu_454_X_R_2_q0 <= Stage1_R_2_q0;
        else 
            grp_fft_stages_fu_454_X_R_2_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fft_stages_fu_454_X_R_2_q1_assign_proc : process(Stage1_R_2_q1, Stage2_R_2_q1, Stage3_R_2_q1, Stage4_R_2_q1, Stage5_R_2_q1, Stage6_R_2_q1, Stage7_R_2_q1, Stage8_R_2_q1, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_fft_stages_fu_454_X_R_2_q1 <= Stage8_R_2_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fft_stages_fu_454_X_R_2_q1 <= Stage7_R_2_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fft_stages_fu_454_X_R_2_q1 <= Stage6_R_2_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fft_stages_fu_454_X_R_2_q1 <= Stage5_R_2_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fft_stages_fu_454_X_R_2_q1 <= Stage4_R_2_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fft_stages_fu_454_X_R_2_q1 <= Stage3_R_2_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fft_stages_fu_454_X_R_2_q1 <= Stage2_R_2_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fft_stages_fu_454_X_R_2_q1 <= Stage1_R_2_q1;
        else 
            grp_fft_stages_fu_454_X_R_2_q1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fft_stages_fu_454_X_R_3_q0_assign_proc : process(Stage1_R_3_q0, Stage2_R_3_q0, Stage3_R_3_q0, Stage4_R_3_q0, Stage5_R_3_q0, Stage6_R_3_q0, Stage7_R_3_q0, Stage8_R_3_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_fft_stages_fu_454_X_R_3_q0 <= Stage8_R_3_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fft_stages_fu_454_X_R_3_q0 <= Stage7_R_3_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fft_stages_fu_454_X_R_3_q0 <= Stage6_R_3_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fft_stages_fu_454_X_R_3_q0 <= Stage5_R_3_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fft_stages_fu_454_X_R_3_q0 <= Stage4_R_3_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fft_stages_fu_454_X_R_3_q0 <= Stage3_R_3_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fft_stages_fu_454_X_R_3_q0 <= Stage2_R_3_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fft_stages_fu_454_X_R_3_q0 <= Stage1_R_3_q0;
        else 
            grp_fft_stages_fu_454_X_R_3_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fft_stages_fu_454_X_R_3_q1_assign_proc : process(Stage1_R_3_q1, Stage2_R_3_q1, Stage3_R_3_q1, Stage4_R_3_q1, Stage5_R_3_q1, Stage6_R_3_q1, Stage7_R_3_q1, Stage8_R_3_q1, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_fft_stages_fu_454_X_R_3_q1 <= Stage8_R_3_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fft_stages_fu_454_X_R_3_q1 <= Stage7_R_3_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fft_stages_fu_454_X_R_3_q1 <= Stage6_R_3_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fft_stages_fu_454_X_R_3_q1 <= Stage5_R_3_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fft_stages_fu_454_X_R_3_q1 <= Stage4_R_3_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fft_stages_fu_454_X_R_3_q1 <= Stage3_R_3_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fft_stages_fu_454_X_R_3_q1 <= Stage2_R_3_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fft_stages_fu_454_X_R_3_q1 <= Stage1_R_3_q1;
        else 
            grp_fft_stages_fu_454_X_R_3_q1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fft_stages_fu_454_ap_start <= grp_fft_stages_fu_454_ap_start_reg;

    grp_fft_stages_fu_454_stage_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_fft_stages_fu_454_stage <= ap_const_lv4_9;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fft_stages_fu_454_stage <= ap_const_lv4_8;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fft_stages_fu_454_stage <= ap_const_lv4_7;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fft_stages_fu_454_stage <= ap_const_lv4_6;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fft_stages_fu_454_stage <= ap_const_lv4_5;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fft_stages_fu_454_stage <= ap_const_lv4_4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fft_stages_fu_454_stage <= ap_const_lv4_3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fft_stages_fu_454_stage <= ap_const_lv4_2;
        else 
            grp_fft_stages_fu_454_stage <= "XXXX";
        end if; 
    end process;


    grp_fu_519_ce_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_grp_fu_519_p_ce, grp_fft_Pipeline_butterfly_fu_487_grp_fu_519_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_519_ce <= grp_fft_Pipeline_butterfly_fu_487_grp_fu_519_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_519_ce <= grp_fft_Pipeline_DFTpts_fu_434_grp_fu_519_p_ce;
        else 
            grp_fu_519_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_519_p0_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_grp_fu_519_p_din0, grp_fft_Pipeline_butterfly_fu_487_grp_fu_519_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_519_p0 <= grp_fft_Pipeline_butterfly_fu_487_grp_fu_519_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_519_p0 <= grp_fft_Pipeline_DFTpts_fu_434_grp_fu_519_p_din0;
        else 
            grp_fu_519_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_519_p1_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_grp_fu_519_p_din1, grp_fft_Pipeline_butterfly_fu_487_grp_fu_519_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_519_p1 <= grp_fft_Pipeline_butterfly_fu_487_grp_fu_519_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_519_p1 <= grp_fft_Pipeline_DFTpts_fu_434_grp_fu_519_p_din1;
        else 
            grp_fu_519_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_523_ce_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_grp_fu_523_p_ce, grp_fft_Pipeline_butterfly_fu_487_grp_fu_523_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_523_ce <= grp_fft_Pipeline_butterfly_fu_487_grp_fu_523_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_523_ce <= grp_fft_Pipeline_DFTpts_fu_434_grp_fu_523_p_ce;
        else 
            grp_fu_523_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_523_p0_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_grp_fu_523_p_din0, grp_fft_Pipeline_butterfly_fu_487_grp_fu_523_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_523_p0 <= grp_fft_Pipeline_butterfly_fu_487_grp_fu_523_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_523_p0 <= grp_fft_Pipeline_DFTpts_fu_434_grp_fu_523_p_din0;
        else 
            grp_fu_523_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_523_p1_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_grp_fu_523_p_din1, grp_fft_Pipeline_butterfly_fu_487_grp_fu_523_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_523_p1 <= grp_fft_Pipeline_butterfly_fu_487_grp_fu_523_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_523_p1 <= grp_fft_Pipeline_DFTpts_fu_434_grp_fu_523_p_din1;
        else 
            grp_fu_523_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_527_ce_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_grp_fu_527_p_ce, grp_fft_Pipeline_butterfly_fu_487_grp_fu_527_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_527_ce <= grp_fft_Pipeline_butterfly_fu_487_grp_fu_527_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_527_ce <= grp_fft_Pipeline_DFTpts_fu_434_grp_fu_527_p_ce;
        else 
            grp_fu_527_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_527_p0_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_grp_fu_527_p_din0, grp_fft_Pipeline_butterfly_fu_487_grp_fu_527_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_527_p0 <= grp_fft_Pipeline_butterfly_fu_487_grp_fu_527_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_527_p0 <= grp_fft_Pipeline_DFTpts_fu_434_grp_fu_527_p_din0;
        else 
            grp_fu_527_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_527_p1_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_grp_fu_527_p_din1, grp_fft_Pipeline_butterfly_fu_487_grp_fu_527_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_527_p1 <= grp_fft_Pipeline_butterfly_fu_487_grp_fu_527_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_527_p1 <= grp_fft_Pipeline_DFTpts_fu_434_grp_fu_527_p_din1;
        else 
            grp_fu_527_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_531_ce_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_grp_fu_531_p_ce, grp_fft_Pipeline_butterfly_fu_487_grp_fu_531_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_531_ce <= grp_fft_Pipeline_butterfly_fu_487_grp_fu_531_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_531_ce <= grp_fft_Pipeline_DFTpts_fu_434_grp_fu_531_p_ce;
        else 
            grp_fu_531_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_531_p0_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_grp_fu_531_p_din0, grp_fft_Pipeline_butterfly_fu_487_grp_fu_531_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_531_p0 <= grp_fft_Pipeline_butterfly_fu_487_grp_fu_531_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_531_p0 <= grp_fft_Pipeline_DFTpts_fu_434_grp_fu_531_p_din0;
        else 
            grp_fu_531_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_531_p1_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_grp_fu_531_p_din1, grp_fft_Pipeline_butterfly_fu_487_grp_fu_531_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_531_p1 <= grp_fft_Pipeline_butterfly_fu_487_grp_fu_531_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_531_p1 <= grp_fft_Pipeline_DFTpts_fu_434_grp_fu_531_p_din1;
        else 
            grp_fu_531_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_535_ce_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_grp_fu_535_p_ce, grp_fft_Pipeline_butterfly_fu_487_grp_fu_535_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_535_ce <= grp_fft_Pipeline_butterfly_fu_487_grp_fu_535_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_535_ce <= grp_fft_Pipeline_DFTpts_fu_434_grp_fu_535_p_ce;
        else 
            grp_fu_535_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_535_p0_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_grp_fu_535_p_din0, grp_fft_Pipeline_butterfly_fu_487_grp_fu_535_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_535_p0 <= grp_fft_Pipeline_butterfly_fu_487_grp_fu_535_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_535_p0 <= grp_fft_Pipeline_DFTpts_fu_434_grp_fu_535_p_din0;
        else 
            grp_fu_535_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_535_p1_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_grp_fu_535_p_din1, grp_fft_Pipeline_butterfly_fu_487_grp_fu_535_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_535_p1 <= grp_fft_Pipeline_butterfly_fu_487_grp_fu_535_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_535_p1 <= grp_fft_Pipeline_DFTpts_fu_434_grp_fu_535_p_din1;
        else 
            grp_fu_535_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_539_ce_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_grp_fu_539_p_ce, grp_fft_Pipeline_butterfly_fu_487_grp_fu_539_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_539_ce <= grp_fft_Pipeline_butterfly_fu_487_grp_fu_539_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_539_ce <= grp_fft_Pipeline_DFTpts_fu_434_grp_fu_539_p_ce;
        else 
            grp_fu_539_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_539_p0_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_grp_fu_539_p_din0, grp_fft_Pipeline_butterfly_fu_487_grp_fu_539_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_539_p0 <= grp_fft_Pipeline_butterfly_fu_487_grp_fu_539_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_539_p0 <= grp_fft_Pipeline_DFTpts_fu_434_grp_fu_539_p_din0;
        else 
            grp_fu_539_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_539_p1_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_grp_fu_539_p_din1, grp_fft_Pipeline_butterfly_fu_487_grp_fu_539_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_539_p1 <= grp_fft_Pipeline_butterfly_fu_487_grp_fu_539_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_539_p1 <= grp_fft_Pipeline_DFTpts_fu_434_grp_fu_539_p_din1;
        else 
            grp_fu_539_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_543_ce_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_grp_fu_543_p_ce, grp_fft_Pipeline_butterfly_fu_487_grp_fu_543_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_543_ce <= grp_fft_Pipeline_butterfly_fu_487_grp_fu_543_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_543_ce <= grp_fft_Pipeline_DFTpts_fu_434_grp_fu_543_p_ce;
        else 
            grp_fu_543_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_543_p0_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_grp_fu_543_p_din0, grp_fft_Pipeline_butterfly_fu_487_grp_fu_543_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_543_p0 <= grp_fft_Pipeline_butterfly_fu_487_grp_fu_543_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_543_p0 <= grp_fft_Pipeline_DFTpts_fu_434_grp_fu_543_p_din0;
        else 
            grp_fu_543_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_543_p1_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_grp_fu_543_p_din1, grp_fft_Pipeline_butterfly_fu_487_grp_fu_543_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_543_p1 <= grp_fft_Pipeline_butterfly_fu_487_grp_fu_543_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_543_p1 <= grp_fft_Pipeline_DFTpts_fu_434_grp_fu_543_p_din1;
        else 
            grp_fu_543_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_547_ce_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_grp_fu_547_p_ce, grp_fft_Pipeline_butterfly_fu_487_grp_fu_547_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_547_ce <= grp_fft_Pipeline_butterfly_fu_487_grp_fu_547_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_547_ce <= grp_fft_Pipeline_DFTpts_fu_434_grp_fu_547_p_ce;
        else 
            grp_fu_547_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_547_p0_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_grp_fu_547_p_din0, grp_fft_Pipeline_butterfly_fu_487_grp_fu_547_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_547_p0 <= grp_fft_Pipeline_butterfly_fu_487_grp_fu_547_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_547_p0 <= grp_fft_Pipeline_DFTpts_fu_434_grp_fu_547_p_din0;
        else 
            grp_fu_547_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_547_p1_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_grp_fu_547_p_din1, grp_fft_Pipeline_butterfly_fu_487_grp_fu_547_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_547_p1 <= grp_fft_Pipeline_butterfly_fu_487_grp_fu_547_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_547_p1 <= grp_fft_Pipeline_DFTpts_fu_434_grp_fu_547_p_din1;
        else 
            grp_fu_547_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_551_ce_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_grp_fu_551_p_ce, grp_fft_Pipeline_butterfly_fu_487_grp_fu_551_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_551_ce <= grp_fft_Pipeline_butterfly_fu_487_grp_fu_551_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_551_ce <= grp_fft_Pipeline_DFTpts_fu_434_grp_fu_551_p_ce;
        else 
            grp_fu_551_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_551_p0_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_grp_fu_551_p_din0, grp_fft_Pipeline_butterfly_fu_487_grp_fu_551_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_551_p0 <= grp_fft_Pipeline_butterfly_fu_487_grp_fu_551_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_551_p0 <= grp_fft_Pipeline_DFTpts_fu_434_grp_fu_551_p_din0;
        else 
            grp_fu_551_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_551_p1_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_grp_fu_551_p_din1, grp_fft_Pipeline_butterfly_fu_487_grp_fu_551_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_551_p1 <= grp_fft_Pipeline_butterfly_fu_487_grp_fu_551_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_551_p1 <= grp_fft_Pipeline_DFTpts_fu_434_grp_fu_551_p_din1;
        else 
            grp_fu_551_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_555_ce_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_grp_fu_555_p_ce, grp_fft_Pipeline_butterfly_fu_487_grp_fu_555_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_555_ce <= grp_fft_Pipeline_butterfly_fu_487_grp_fu_555_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_555_ce <= grp_fft_Pipeline_DFTpts_fu_434_grp_fu_555_p_ce;
        else 
            grp_fu_555_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_555_p0_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_grp_fu_555_p_din0, grp_fft_Pipeline_butterfly_fu_487_grp_fu_555_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_555_p0 <= grp_fft_Pipeline_butterfly_fu_487_grp_fu_555_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_555_p0 <= grp_fft_Pipeline_DFTpts_fu_434_grp_fu_555_p_din0;
        else 
            grp_fu_555_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_555_p1_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_grp_fu_555_p_din1, grp_fft_Pipeline_butterfly_fu_487_grp_fu_555_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_555_p1 <= grp_fft_Pipeline_butterfly_fu_487_grp_fu_555_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_555_p1 <= grp_fft_Pipeline_DFTpts_fu_434_grp_fu_555_p_din1;
        else 
            grp_fu_555_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_559_ce_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_grp_fu_559_p_ce, grp_fft_Pipeline_butterfly_fu_487_grp_fu_559_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_559_ce <= grp_fft_Pipeline_butterfly_fu_487_grp_fu_559_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_559_ce <= grp_fft_Pipeline_DFTpts_fu_434_grp_fu_559_p_ce;
        else 
            grp_fu_559_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_559_p0_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_grp_fu_559_p_din0, grp_fft_Pipeline_butterfly_fu_487_grp_fu_559_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_559_p0 <= grp_fft_Pipeline_butterfly_fu_487_grp_fu_559_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_559_p0 <= grp_fft_Pipeline_DFTpts_fu_434_grp_fu_559_p_din0;
        else 
            grp_fu_559_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_559_p1_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_grp_fu_559_p_din1, grp_fft_Pipeline_butterfly_fu_487_grp_fu_559_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_559_p1 <= grp_fft_Pipeline_butterfly_fu_487_grp_fu_559_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_559_p1 <= grp_fft_Pipeline_DFTpts_fu_434_grp_fu_559_p_din1;
        else 
            grp_fu_559_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_563_ce_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_grp_fu_563_p_ce, grp_fft_Pipeline_butterfly_fu_487_grp_fu_563_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_563_ce <= grp_fft_Pipeline_butterfly_fu_487_grp_fu_563_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_563_ce <= grp_fft_Pipeline_DFTpts_fu_434_grp_fu_563_p_ce;
        else 
            grp_fu_563_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_563_p0_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_grp_fu_563_p_din0, grp_fft_Pipeline_butterfly_fu_487_grp_fu_563_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_563_p0 <= grp_fft_Pipeline_butterfly_fu_487_grp_fu_563_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_563_p0 <= grp_fft_Pipeline_DFTpts_fu_434_grp_fu_563_p_din0;
        else 
            grp_fu_563_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_563_p1_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_grp_fu_563_p_din1, grp_fft_Pipeline_butterfly_fu_487_grp_fu_563_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_563_p1 <= grp_fft_Pipeline_butterfly_fu_487_grp_fu_563_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_563_p1 <= grp_fft_Pipeline_DFTpts_fu_434_grp_fu_563_p_din1;
        else 
            grp_fu_563_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_567_ce_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_grp_fu_567_p_ce, grp_fft_Pipeline_butterfly_fu_487_grp_fu_567_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_567_ce <= grp_fft_Pipeline_butterfly_fu_487_grp_fu_567_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_567_ce <= grp_fft_Pipeline_DFTpts_fu_434_grp_fu_567_p_ce;
        else 
            grp_fu_567_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_567_p0_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_grp_fu_567_p_din0, grp_fft_Pipeline_butterfly_fu_487_grp_fu_567_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_567_p0 <= grp_fft_Pipeline_butterfly_fu_487_grp_fu_567_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_567_p0 <= grp_fft_Pipeline_DFTpts_fu_434_grp_fu_567_p_din0;
        else 
            grp_fu_567_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_567_p1_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_grp_fu_567_p_din1, grp_fft_Pipeline_butterfly_fu_487_grp_fu_567_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_567_p1 <= grp_fft_Pipeline_butterfly_fu_487_grp_fu_567_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_567_p1 <= grp_fft_Pipeline_DFTpts_fu_434_grp_fu_567_p_din1;
        else 
            grp_fu_567_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_571_ce_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_grp_fu_571_p_ce, grp_fft_Pipeline_butterfly_fu_487_grp_fu_571_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_571_ce <= grp_fft_Pipeline_butterfly_fu_487_grp_fu_571_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_571_ce <= grp_fft_Pipeline_DFTpts_fu_434_grp_fu_571_p_ce;
        else 
            grp_fu_571_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_571_p0_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_grp_fu_571_p_din0, grp_fft_Pipeline_butterfly_fu_487_grp_fu_571_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_571_p0 <= grp_fft_Pipeline_butterfly_fu_487_grp_fu_571_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_571_p0 <= grp_fft_Pipeline_DFTpts_fu_434_grp_fu_571_p_din0;
        else 
            grp_fu_571_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_571_p1_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_grp_fu_571_p_din1, grp_fft_Pipeline_butterfly_fu_487_grp_fu_571_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_571_p1 <= grp_fft_Pipeline_butterfly_fu_487_grp_fu_571_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_571_p1 <= grp_fft_Pipeline_DFTpts_fu_434_grp_fu_571_p_din1;
        else 
            grp_fu_571_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_575_ce_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_grp_fu_575_p_ce, grp_fft_Pipeline_butterfly_fu_487_grp_fu_575_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_575_ce <= grp_fft_Pipeline_butterfly_fu_487_grp_fu_575_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_575_ce <= grp_fft_Pipeline_DFTpts_fu_434_grp_fu_575_p_ce;
        else 
            grp_fu_575_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_575_p0_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_grp_fu_575_p_din0, grp_fft_Pipeline_butterfly_fu_487_grp_fu_575_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_575_p0 <= grp_fft_Pipeline_butterfly_fu_487_grp_fu_575_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_575_p0 <= grp_fft_Pipeline_DFTpts_fu_434_grp_fu_575_p_din0;
        else 
            grp_fu_575_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_575_p1_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_grp_fu_575_p_din1, grp_fft_Pipeline_butterfly_fu_487_grp_fu_575_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_575_p1 <= grp_fft_Pipeline_butterfly_fu_487_grp_fu_575_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_575_p1 <= grp_fft_Pipeline_DFTpts_fu_434_grp_fu_575_p_din1;
        else 
            grp_fu_575_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_579_ce_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_grp_fu_579_p_ce, grp_fft_Pipeline_butterfly_fu_487_grp_fu_579_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_579_ce <= grp_fft_Pipeline_butterfly_fu_487_grp_fu_579_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_579_ce <= grp_fft_Pipeline_DFTpts_fu_434_grp_fu_579_p_ce;
        else 
            grp_fu_579_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_579_p0_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_grp_fu_579_p_din0, grp_fft_Pipeline_butterfly_fu_487_grp_fu_579_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_579_p0 <= grp_fft_Pipeline_butterfly_fu_487_grp_fu_579_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_579_p0 <= grp_fft_Pipeline_DFTpts_fu_434_grp_fu_579_p_din0;
        else 
            grp_fu_579_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_579_p1_assign_proc : process(grp_fft_Pipeline_DFTpts_fu_434_grp_fu_579_p_din1, grp_fft_Pipeline_butterfly_fu_487_grp_fu_579_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_579_p1 <= grp_fft_Pipeline_butterfly_fu_487_grp_fu_579_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_579_p1 <= grp_fft_Pipeline_DFTpts_fu_434_grp_fu_579_p_din1;
        else 
            grp_fu_579_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

end behav;
