-- generated by newgenasym Tue Sep 25 13:36:31 2007

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity adm1385ars is
    port (    
	\c1+\:     INOUT  STD_LOGIC;    
	\c1-\:     INOUT  STD_LOGIC;    
	\c2+\:     INOUT  STD_LOGIC;    
	\c2-\:     INOUT  STD_LOGIC;    
	DD:        INOUT  STD_LOGIC;    
	GND:       INOUT  STD_LOGIC;    
	R1IN:      INOUT  STD_LOGIC;    
	R1OUT:     INOUT  STD_LOGIC;    
	R2IN:      INOUT  STD_LOGIC;    
	R2OUT:     INOUT  STD_LOGIC;    
	SHDN:      INOUT  STD_LOGIC;    
	T1IN:      INOUT  STD_LOGIC;    
	T2IN:      INOUT  STD_LOGIC;    
	T2OUT:     INOUT  STD_LOGIC;    
	TIOUT:     INOUT  STD_LOGIC;    
	\v+\:      INOUT  STD_LOGIC;    
	\v-\:      INOUT  STD_LOGIC;    
	VCC:       INOUT  STD_LOGIC);
end adm1385ars;
