// Seed: 3122737941
macromodule module_0 (
    input supply0 id_0,
    input supply1 id_1,
    output supply1 id_2,
    input wor id_3,
    output wire id_4,
    input supply1 id_5,
    input wor id_6,
    input tri0 id_7,
    input supply0 id_8,
    input wire id_9,
    input uwire id_10,
    input uwire id_11,
    output tri id_12,
    input tri id_13,
    input tri0 id_14
);
  wire id_16;
  assign module_1.type_3 = 0;
endmodule
module module_1 (
    input  tri   id_0
    , id_10,
    input  tri0  id_1,
    input  uwire id_2,
    input  tri   id_3,
    input  tri0  id_4,
    inout  uwire id_5,
    output wor   id_6,
    input  tri   id_7,
    input  wor   id_8
);
  wire id_11;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_6,
      id_8,
      id_6,
      id_1,
      id_7,
      id_7,
      id_2,
      id_5,
      id_2,
      id_7,
      id_5,
      id_2,
      id_3
  );
endmodule
