Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Jun 13 19:12:38 2021
| Host         : DESKTOP-NFORTEC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cronometro_top_timing_summary_routed.rpt -pb cronometro_top_timing_summary_routed.pb -rpx cronometro_top_timing_summary_routed.rpx -warn_on_violation
| Design       : cronometro_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (12)
6. checking no_output_delay (36)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (36)
--------------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.594        0.000                      0                  587        0.202        0.000                      0                  587        4.500        0.000                       0                   276  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.682        0.000                      0                  508        0.202        0.000                      0                  508        4.500        0.000                       0                   276  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.594        0.000                      0                   79        0.809        0.000                      0                   79  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.682ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.682ns  (required time - arrival time)
  Source:                 crono_inst/segundos_unit/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_inst/cuenta_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 1.765ns (36.541%)  route 3.065ns (63.459%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.609     5.211    crono_inst/segundos_unit/CLK
    SLICE_X40Y121        FDCE                                         r  crono_inst/segundos_unit/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y121        FDCE (Prop_fdce_C_Q)         0.419     5.630 r  crono_inst/segundos_unit/q_reg[3]/Q
                         net (fo=5, routed)           0.981     6.611    crono_inst/dseg_unit/Q[0]
    SLICE_X38Y121        LUT6 (Prop_lut6_I0_O)        0.296     6.907 r  crono_inst/dseg_unit/ce_alarm2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.907    crono_inst/dseg_unit_n_1
    SLICE_X38Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.440 r  crono_inst/ce_alarm2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.440    crono_inst/ce_alarm2_carry_n_0
    SLICE_X38Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.597 r  crono_inst/ce_alarm2_carry__0/CO[1]
                         net (fo=4, routed)           0.824     8.421    crono_inst/ce_alarm2
    SLICE_X39Y124        LUT3 (Prop_lut3_I1_O)        0.360     8.781 r  crono_inst/cuenta[26]_i_1/O
                         net (fo=27, routed)          1.261    10.041    alarm_inst/E[0]
    SLICE_X41Y130        FDCE                                         r  alarm_inst/cuenta_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.491    14.913    alarm_inst/CLK
    SLICE_X41Y130        FDCE                                         r  alarm_inst/cuenta_reg[21]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X41Y130        FDCE (Setup_fdce_C_CE)      -0.413    14.724    alarm_inst/cuenta_reg[21]
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                         -10.041    
  -------------------------------------------------------------------
                         slack                                  4.682    

Slack (MET) :             4.682ns  (required time - arrival time)
  Source:                 crono_inst/segundos_unit/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_inst/cuenta_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 1.765ns (36.541%)  route 3.065ns (63.459%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.609     5.211    crono_inst/segundos_unit/CLK
    SLICE_X40Y121        FDCE                                         r  crono_inst/segundos_unit/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y121        FDCE (Prop_fdce_C_Q)         0.419     5.630 r  crono_inst/segundos_unit/q_reg[3]/Q
                         net (fo=5, routed)           0.981     6.611    crono_inst/dseg_unit/Q[0]
    SLICE_X38Y121        LUT6 (Prop_lut6_I0_O)        0.296     6.907 r  crono_inst/dseg_unit/ce_alarm2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.907    crono_inst/dseg_unit_n_1
    SLICE_X38Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.440 r  crono_inst/ce_alarm2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.440    crono_inst/ce_alarm2_carry_n_0
    SLICE_X38Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.597 r  crono_inst/ce_alarm2_carry__0/CO[1]
                         net (fo=4, routed)           0.824     8.421    crono_inst/ce_alarm2
    SLICE_X39Y124        LUT3 (Prop_lut3_I1_O)        0.360     8.781 r  crono_inst/cuenta[26]_i_1/O
                         net (fo=27, routed)          1.261    10.041    alarm_inst/E[0]
    SLICE_X41Y130        FDCE                                         r  alarm_inst/cuenta_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.491    14.913    alarm_inst/CLK
    SLICE_X41Y130        FDCE                                         r  alarm_inst/cuenta_reg[22]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X41Y130        FDCE (Setup_fdce_C_CE)      -0.413    14.724    alarm_inst/cuenta_reg[22]
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                         -10.041    
  -------------------------------------------------------------------
                         slack                                  4.682    

Slack (MET) :             4.682ns  (required time - arrival time)
  Source:                 crono_inst/segundos_unit/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_inst/cuenta_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 1.765ns (36.541%)  route 3.065ns (63.459%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.609     5.211    crono_inst/segundos_unit/CLK
    SLICE_X40Y121        FDCE                                         r  crono_inst/segundos_unit/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y121        FDCE (Prop_fdce_C_Q)         0.419     5.630 r  crono_inst/segundos_unit/q_reg[3]/Q
                         net (fo=5, routed)           0.981     6.611    crono_inst/dseg_unit/Q[0]
    SLICE_X38Y121        LUT6 (Prop_lut6_I0_O)        0.296     6.907 r  crono_inst/dseg_unit/ce_alarm2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.907    crono_inst/dseg_unit_n_1
    SLICE_X38Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.440 r  crono_inst/ce_alarm2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.440    crono_inst/ce_alarm2_carry_n_0
    SLICE_X38Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.597 r  crono_inst/ce_alarm2_carry__0/CO[1]
                         net (fo=4, routed)           0.824     8.421    crono_inst/ce_alarm2
    SLICE_X39Y124        LUT3 (Prop_lut3_I1_O)        0.360     8.781 r  crono_inst/cuenta[26]_i_1/O
                         net (fo=27, routed)          1.261    10.041    alarm_inst/E[0]
    SLICE_X41Y130        FDCE                                         r  alarm_inst/cuenta_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.491    14.913    alarm_inst/CLK
    SLICE_X41Y130        FDCE                                         r  alarm_inst/cuenta_reg[23]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X41Y130        FDCE (Setup_fdce_C_CE)      -0.413    14.724    alarm_inst/cuenta_reg[23]
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                         -10.041    
  -------------------------------------------------------------------
                         slack                                  4.682    

Slack (MET) :             4.682ns  (required time - arrival time)
  Source:                 crono_inst/segundos_unit/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_inst/cuenta_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 1.765ns (36.541%)  route 3.065ns (63.459%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.609     5.211    crono_inst/segundos_unit/CLK
    SLICE_X40Y121        FDCE                                         r  crono_inst/segundos_unit/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y121        FDCE (Prop_fdce_C_Q)         0.419     5.630 r  crono_inst/segundos_unit/q_reg[3]/Q
                         net (fo=5, routed)           0.981     6.611    crono_inst/dseg_unit/Q[0]
    SLICE_X38Y121        LUT6 (Prop_lut6_I0_O)        0.296     6.907 r  crono_inst/dseg_unit/ce_alarm2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.907    crono_inst/dseg_unit_n_1
    SLICE_X38Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.440 r  crono_inst/ce_alarm2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.440    crono_inst/ce_alarm2_carry_n_0
    SLICE_X38Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.597 r  crono_inst/ce_alarm2_carry__0/CO[1]
                         net (fo=4, routed)           0.824     8.421    crono_inst/ce_alarm2
    SLICE_X39Y124        LUT3 (Prop_lut3_I1_O)        0.360     8.781 r  crono_inst/cuenta[26]_i_1/O
                         net (fo=27, routed)          1.261    10.041    alarm_inst/E[0]
    SLICE_X41Y130        FDCE                                         r  alarm_inst/cuenta_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.491    14.913    alarm_inst/CLK
    SLICE_X41Y130        FDCE                                         r  alarm_inst/cuenta_reg[24]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X41Y130        FDCE (Setup_fdce_C_CE)      -0.413    14.724    alarm_inst/cuenta_reg[24]
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                         -10.041    
  -------------------------------------------------------------------
                         slack                                  4.682    

Slack (MET) :             4.682ns  (required time - arrival time)
  Source:                 crono_inst/segundos_unit/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_inst/cuenta_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 1.765ns (36.541%)  route 3.065ns (63.459%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.609     5.211    crono_inst/segundos_unit/CLK
    SLICE_X40Y121        FDCE                                         r  crono_inst/segundos_unit/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y121        FDCE (Prop_fdce_C_Q)         0.419     5.630 r  crono_inst/segundos_unit/q_reg[3]/Q
                         net (fo=5, routed)           0.981     6.611    crono_inst/dseg_unit/Q[0]
    SLICE_X38Y121        LUT6 (Prop_lut6_I0_O)        0.296     6.907 r  crono_inst/dseg_unit/ce_alarm2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.907    crono_inst/dseg_unit_n_1
    SLICE_X38Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.440 r  crono_inst/ce_alarm2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.440    crono_inst/ce_alarm2_carry_n_0
    SLICE_X38Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.597 r  crono_inst/ce_alarm2_carry__0/CO[1]
                         net (fo=4, routed)           0.824     8.421    crono_inst/ce_alarm2
    SLICE_X39Y124        LUT3 (Prop_lut3_I1_O)        0.360     8.781 r  crono_inst/cuenta[26]_i_1/O
                         net (fo=27, routed)          1.261    10.041    alarm_inst/E[0]
    SLICE_X41Y130        FDCE                                         r  alarm_inst/cuenta_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.491    14.913    alarm_inst/CLK
    SLICE_X41Y130        FDCE                                         r  alarm_inst/cuenta_reg[25]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X41Y130        FDCE (Setup_fdce_C_CE)      -0.413    14.724    alarm_inst/cuenta_reg[25]
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                         -10.041    
  -------------------------------------------------------------------
                         slack                                  4.682    

Slack (MET) :             4.682ns  (required time - arrival time)
  Source:                 crono_inst/segundos_unit/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_inst/cuenta_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 1.765ns (36.541%)  route 3.065ns (63.459%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.609     5.211    crono_inst/segundos_unit/CLK
    SLICE_X40Y121        FDCE                                         r  crono_inst/segundos_unit/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y121        FDCE (Prop_fdce_C_Q)         0.419     5.630 r  crono_inst/segundos_unit/q_reg[3]/Q
                         net (fo=5, routed)           0.981     6.611    crono_inst/dseg_unit/Q[0]
    SLICE_X38Y121        LUT6 (Prop_lut6_I0_O)        0.296     6.907 r  crono_inst/dseg_unit/ce_alarm2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.907    crono_inst/dseg_unit_n_1
    SLICE_X38Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.440 r  crono_inst/ce_alarm2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.440    crono_inst/ce_alarm2_carry_n_0
    SLICE_X38Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.597 r  crono_inst/ce_alarm2_carry__0/CO[1]
                         net (fo=4, routed)           0.824     8.421    crono_inst/ce_alarm2
    SLICE_X39Y124        LUT3 (Prop_lut3_I1_O)        0.360     8.781 r  crono_inst/cuenta[26]_i_1/O
                         net (fo=27, routed)          1.261    10.041    alarm_inst/E[0]
    SLICE_X41Y130        FDCE                                         r  alarm_inst/cuenta_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.491    14.913    alarm_inst/CLK
    SLICE_X41Y130        FDCE                                         r  alarm_inst/cuenta_reg[26]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X41Y130        FDCE (Setup_fdce_C_CE)      -0.413    14.724    alarm_inst/cuenta_reg[26]
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                         -10.041    
  -------------------------------------------------------------------
                         slack                                  4.682    

Slack (MET) :             4.823ns  (required time - arrival time)
  Source:                 crono_inst/segundos_unit/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_inst/cuenta_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.689ns  (logic 1.765ns (37.639%)  route 2.924ns (62.361%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.609     5.211    crono_inst/segundos_unit/CLK
    SLICE_X40Y121        FDCE                                         r  crono_inst/segundos_unit/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y121        FDCE (Prop_fdce_C_Q)         0.419     5.630 r  crono_inst/segundos_unit/q_reg[3]/Q
                         net (fo=5, routed)           0.981     6.611    crono_inst/dseg_unit/Q[0]
    SLICE_X38Y121        LUT6 (Prop_lut6_I0_O)        0.296     6.907 r  crono_inst/dseg_unit/ce_alarm2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.907    crono_inst/dseg_unit_n_1
    SLICE_X38Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.440 r  crono_inst/ce_alarm2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.440    crono_inst/ce_alarm2_carry_n_0
    SLICE_X38Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.597 r  crono_inst/ce_alarm2_carry__0/CO[1]
                         net (fo=4, routed)           0.824     8.421    crono_inst/ce_alarm2
    SLICE_X39Y124        LUT3 (Prop_lut3_I1_O)        0.360     8.781 r  crono_inst/cuenta[26]_i_1/O
                         net (fo=27, routed)          1.120     9.901    alarm_inst/E[0]
    SLICE_X41Y129        FDCE                                         r  alarm_inst/cuenta_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.491    14.913    alarm_inst/CLK
    SLICE_X41Y129        FDCE                                         r  alarm_inst/cuenta_reg[0]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X41Y129        FDCE (Setup_fdce_C_CE)      -0.413    14.724    alarm_inst/cuenta_reg[0]
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                          -9.901    
  -------------------------------------------------------------------
                         slack                                  4.823    

Slack (MET) :             4.973ns  (required time - arrival time)
  Source:                 crono_inst/segundos_unit/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_inst/cuenta_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 1.765ns (38.889%)  route 2.774ns (61.111%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.609     5.211    crono_inst/segundos_unit/CLK
    SLICE_X40Y121        FDCE                                         r  crono_inst/segundos_unit/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y121        FDCE (Prop_fdce_C_Q)         0.419     5.630 r  crono_inst/segundos_unit/q_reg[3]/Q
                         net (fo=5, routed)           0.981     6.611    crono_inst/dseg_unit/Q[0]
    SLICE_X38Y121        LUT6 (Prop_lut6_I0_O)        0.296     6.907 r  crono_inst/dseg_unit/ce_alarm2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.907    crono_inst/dseg_unit_n_1
    SLICE_X38Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.440 r  crono_inst/ce_alarm2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.440    crono_inst/ce_alarm2_carry_n_0
    SLICE_X38Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.597 r  crono_inst/ce_alarm2_carry__0/CO[1]
                         net (fo=4, routed)           0.824     8.421    crono_inst/ce_alarm2
    SLICE_X39Y124        LUT3 (Prop_lut3_I1_O)        0.360     8.781 r  crono_inst/cuenta[26]_i_1/O
                         net (fo=27, routed)          0.969     9.750    alarm_inst/E[0]
    SLICE_X41Y128        FDCE                                         r  alarm_inst/cuenta_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.490    14.912    alarm_inst/CLK
    SLICE_X41Y128        FDCE                                         r  alarm_inst/cuenta_reg[11]/C
                         clock pessimism              0.259    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X41Y128        FDCE (Setup_fdce_C_CE)      -0.413    14.723    alarm_inst/cuenta_reg[11]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                          -9.750    
  -------------------------------------------------------------------
                         slack                                  4.973    

Slack (MET) :             4.973ns  (required time - arrival time)
  Source:                 crono_inst/segundos_unit/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_inst/cuenta_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 1.765ns (38.889%)  route 2.774ns (61.111%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.609     5.211    crono_inst/segundos_unit/CLK
    SLICE_X40Y121        FDCE                                         r  crono_inst/segundos_unit/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y121        FDCE (Prop_fdce_C_Q)         0.419     5.630 r  crono_inst/segundos_unit/q_reg[3]/Q
                         net (fo=5, routed)           0.981     6.611    crono_inst/dseg_unit/Q[0]
    SLICE_X38Y121        LUT6 (Prop_lut6_I0_O)        0.296     6.907 r  crono_inst/dseg_unit/ce_alarm2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.907    crono_inst/dseg_unit_n_1
    SLICE_X38Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.440 r  crono_inst/ce_alarm2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.440    crono_inst/ce_alarm2_carry_n_0
    SLICE_X38Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.597 r  crono_inst/ce_alarm2_carry__0/CO[1]
                         net (fo=4, routed)           0.824     8.421    crono_inst/ce_alarm2
    SLICE_X39Y124        LUT3 (Prop_lut3_I1_O)        0.360     8.781 r  crono_inst/cuenta[26]_i_1/O
                         net (fo=27, routed)          0.969     9.750    alarm_inst/E[0]
    SLICE_X41Y128        FDCE                                         r  alarm_inst/cuenta_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.490    14.912    alarm_inst/CLK
    SLICE_X41Y128        FDCE                                         r  alarm_inst/cuenta_reg[14]/C
                         clock pessimism              0.259    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X41Y128        FDCE (Setup_fdce_C_CE)      -0.413    14.723    alarm_inst/cuenta_reg[14]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                          -9.750    
  -------------------------------------------------------------------
                         slack                                  4.973    

Slack (MET) :             4.973ns  (required time - arrival time)
  Source:                 crono_inst/segundos_unit/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_inst/cuenta_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 1.765ns (38.889%)  route 2.774ns (61.111%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.609     5.211    crono_inst/segundos_unit/CLK
    SLICE_X40Y121        FDCE                                         r  crono_inst/segundos_unit/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y121        FDCE (Prop_fdce_C_Q)         0.419     5.630 r  crono_inst/segundos_unit/q_reg[3]/Q
                         net (fo=5, routed)           0.981     6.611    crono_inst/dseg_unit/Q[0]
    SLICE_X38Y121        LUT6 (Prop_lut6_I0_O)        0.296     6.907 r  crono_inst/dseg_unit/ce_alarm2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.907    crono_inst/dseg_unit_n_1
    SLICE_X38Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.440 r  crono_inst/ce_alarm2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.440    crono_inst/ce_alarm2_carry_n_0
    SLICE_X38Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.597 r  crono_inst/ce_alarm2_carry__0/CO[1]
                         net (fo=4, routed)           0.824     8.421    crono_inst/ce_alarm2
    SLICE_X39Y124        LUT3 (Prop_lut3_I1_O)        0.360     8.781 r  crono_inst/cuenta[26]_i_1/O
                         net (fo=27, routed)          0.969     9.750    alarm_inst/E[0]
    SLICE_X41Y128        FDCE                                         r  alarm_inst/cuenta_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.490    14.912    alarm_inst/CLK
    SLICE_X41Y128        FDCE                                         r  alarm_inst/cuenta_reg[16]/C
                         clock pessimism              0.259    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X41Y128        FDCE (Setup_fdce_C_CE)      -0.413    14.723    alarm_inst/cuenta_reg[16]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                          -9.750    
  -------------------------------------------------------------------
                         slack                                  4.973    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 crono_inst/segundos_unit/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/segundos_unit/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.190ns (58.968%)  route 0.132ns (41.032%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.552     1.471    crono_inst/segundos_unit/CLK
    SLICE_X41Y121        FDCE                                         r  crono_inst/segundos_unit/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDCE (Prop_fdce_C_Q)         0.141     1.612 r  crono_inst/segundos_unit/q_reg[0]/Q
                         net (fo=7, routed)           0.132     1.745    crono_inst/segundos_unit/Q[0]
    SLICE_X40Y121        LUT4 (Prop_lut4_I0_O)        0.049     1.794 r  crono_inst/segundos_unit/q[3]_i_2__5/O
                         net (fo=1, routed)           0.000     1.794    crono_inst/segundos_unit/q[3]_i_2__5_n_0
    SLICE_X40Y121        FDCE                                         r  crono_inst/segundos_unit/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.822     1.987    crono_inst/segundos_unit/CLK
    SLICE_X40Y121        FDCE                                         r  crono_inst/segundos_unit/q_reg[3]/C
                         clock pessimism             -0.502     1.484    
    SLICE_X40Y121        FDCE (Hold_fdce_C_D)         0.107     1.591    crono_inst/segundos_unit/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 alarm_inst/leds_signal_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_inst/leds_signal_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.208ns (60.272%)  route 0.137ns (39.728%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.554     1.473    alarm_inst/CLK
    SLICE_X34Y127        FDCE                                         r  alarm_inst/leds_signal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y127        FDCE (Prop_fdce_C_Q)         0.164     1.637 f  alarm_inst/leds_signal_reg[4]/Q
                         net (fo=2, routed)           0.137     1.775    alarm_inst/leds_signal[4]
    SLICE_X34Y127        LUT1 (Prop_lut1_I0_O)        0.044     1.819 r  alarm_inst/leds_signal[4]_i_1/O
                         net (fo=1, routed)           0.000     1.819    alarm_inst/leds_signal[4]_i_1_n_0
    SLICE_X34Y127        FDCE                                         r  alarm_inst/leds_signal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.822     1.987    alarm_inst/CLK
    SLICE_X34Y127        FDCE                                         r  alarm_inst/leds_signal_reg[4]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X34Y127        FDCE (Hold_fdce_C_D)         0.132     1.605    alarm_inst/leds_signal_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 crono_inst/segundos_unit/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/segundos_unit/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.636%)  route 0.131ns (41.364%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.552     1.471    crono_inst/segundos_unit/CLK
    SLICE_X41Y121        FDCE                                         r  crono_inst/segundos_unit/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDCE (Prop_fdce_C_Q)         0.141     1.612 r  crono_inst/segundos_unit/q_reg[0]/Q
                         net (fo=7, routed)           0.131     1.744    crono_inst/segundos_unit/Q[0]
    SLICE_X40Y121        LUT4 (Prop_lut4_I0_O)        0.045     1.789 r  crono_inst/segundos_unit/q[1]_i_1__3/O
                         net (fo=1, routed)           0.000     1.789    crono_inst/segundos_unit/q[1]_i_1__3_n_0
    SLICE_X40Y121        FDCE                                         r  crono_inst/segundos_unit/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.822     1.987    crono_inst/segundos_unit/CLK
    SLICE_X40Y121        FDCE                                         r  crono_inst/segundos_unit/q_reg[1]/C
                         clock pessimism             -0.502     1.484    
    SLICE_X40Y121        FDCE (Hold_fdce_C_D)         0.091     1.575    crono_inst/segundos_unit/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 crono_inst/segundos_unit/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/segundos_unit/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.452%)  route 0.132ns (41.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.552     1.471    crono_inst/segundos_unit/CLK
    SLICE_X41Y121        FDCE                                         r  crono_inst/segundos_unit/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDCE (Prop_fdce_C_Q)         0.141     1.612 r  crono_inst/segundos_unit/q_reg[0]/Q
                         net (fo=7, routed)           0.132     1.745    crono_inst/segundos_unit/Q[0]
    SLICE_X40Y121        LUT3 (Prop_lut3_I0_O)        0.045     1.790 r  crono_inst/segundos_unit/q[2]_i_1__4/O
                         net (fo=1, routed)           0.000     1.790    crono_inst/segundos_unit/q[2]_i_1__4_n_0
    SLICE_X40Y121        FDCE                                         r  crono_inst/segundos_unit/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.822     1.987    crono_inst/segundos_unit/CLK
    SLICE_X40Y121        FDCE                                         r  crono_inst/segundos_unit/q_reg[2]/C
                         clock pessimism             -0.502     1.484    
    SLICE_X40Y121        FDCE (Hold_fdce_C_D)         0.092     1.576    crono_inst/segundos_unit/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 crono_inst/decimas_unit/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/decimas_unit/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.212ns (58.033%)  route 0.153ns (41.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.552     1.471    crono_inst/decimas_unit/CLK
    SLICE_X42Y122        FDCE                                         r  crono_inst/decimas_unit/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y122        FDCE (Prop_fdce_C_Q)         0.164     1.635 r  crono_inst/decimas_unit/q_reg[1]/Q
                         net (fo=8, routed)           0.153     1.789    crono_inst/decimas_unit/Q[1]
    SLICE_X42Y121        LUT3 (Prop_lut3_I1_O)        0.048     1.837 r  crono_inst/decimas_unit/q[2]_i_1__5/O
                         net (fo=1, routed)           0.000     1.837    crono_inst/decimas_unit/q[2]_i_1__5_n_0
    SLICE_X42Y121        FDCE                                         r  crono_inst/decimas_unit/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.820     1.985    crono_inst/decimas_unit/CLK
    SLICE_X42Y121        FDCE                                         r  crono_inst/decimas_unit/q_reg[2]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X42Y121        FDCE (Hold_fdce_C_D)         0.131     1.616    crono_inst/decimas_unit/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 alarm_inst/leds_signal_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_inst/leds_signal_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.554     1.473    alarm_inst/CLK
    SLICE_X34Y127        FDCE                                         r  alarm_inst/leds_signal_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y127        FDCE (Prop_fdce_C_Q)         0.164     1.637 f  alarm_inst/leds_signal_reg[10]/Q
                         net (fo=2, routed)           0.163     1.801    alarm_inst/leds_signal[10]
    SLICE_X34Y127        LUT1 (Prop_lut1_I0_O)        0.043     1.844 r  alarm_inst/leds_signal[10]_i_1/O
                         net (fo=1, routed)           0.000     1.844    alarm_inst/leds_signal[10]_i_1_n_0
    SLICE_X34Y127        FDCE                                         r  alarm_inst/leds_signal_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.822     1.987    alarm_inst/CLK
    SLICE_X34Y127        FDCE                                         r  alarm_inst/leds_signal_reg[10]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X34Y127        FDCE (Hold_fdce_C_D)         0.133     1.606    alarm_inst/leds_signal_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 alarm_inst/leds_signal_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_inst/leds_signal_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.560     1.479    alarm_inst/CLK
    SLICE_X34Y115        FDCE                                         r  alarm_inst/leds_signal_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y115        FDCE (Prop_fdce_C_Q)         0.164     1.643 f  alarm_inst/leds_signal_reg[12]/Q
                         net (fo=2, routed)           0.163     1.807    alarm_inst/leds_signal[12]
    SLICE_X34Y115        LUT1 (Prop_lut1_I0_O)        0.043     1.850 r  alarm_inst/leds_signal[12]_i_1/O
                         net (fo=1, routed)           0.000     1.850    alarm_inst/leds_signal[12]_i_1_n_0
    SLICE_X34Y115        FDCE                                         r  alarm_inst/leds_signal_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.829     1.994    alarm_inst/CLK
    SLICE_X34Y115        FDCE                                         r  alarm_inst/leds_signal_reg[12]/C
                         clock pessimism             -0.514     1.479    
    SLICE_X34Y115        FDCE (Hold_fdce_C_D)         0.133     1.612    alarm_inst/leds_signal_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 alarm_inst/leds_signal_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_inst/leds_signal_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.550     1.469    alarm_inst/CLK
    SLICE_X38Y126        FDCE                                         r  alarm_inst/leds_signal_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y126        FDCE (Prop_fdce_C_Q)         0.164     1.633 f  alarm_inst/leds_signal_reg[13]/Q
                         net (fo=2, routed)           0.163     1.797    alarm_inst/leds_signal[13]
    SLICE_X38Y126        LUT1 (Prop_lut1_I0_O)        0.043     1.840 r  alarm_inst/leds_signal[13]_i_1/O
                         net (fo=1, routed)           0.000     1.840    alarm_inst/leds_signal[13]_i_1_n_0
    SLICE_X38Y126        FDCE                                         r  alarm_inst/leds_signal_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.819     1.984    alarm_inst/CLK
    SLICE_X38Y126        FDCE                                         r  alarm_inst/leds_signal_reg[13]/C
                         clock pessimism             -0.514     1.469    
    SLICE_X38Y126        FDCE (Hold_fdce_C_D)         0.133     1.602    alarm_inst/leds_signal_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 alarm_inst/leds_signal_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_inst/leds_signal_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.554     1.473    alarm_inst/CLK
    SLICE_X34Y121        FDCE                                         r  alarm_inst/leds_signal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y121        FDCE (Prop_fdce_C_Q)         0.164     1.637 f  alarm_inst/leds_signal_reg[5]/Q
                         net (fo=2, routed)           0.163     1.801    alarm_inst/leds_signal[5]
    SLICE_X34Y121        LUT1 (Prop_lut1_I0_O)        0.043     1.844 r  alarm_inst/leds_signal[5]_i_1/O
                         net (fo=1, routed)           0.000     1.844    alarm_inst/leds_signal[5]_i_1_n_0
    SLICE_X34Y121        FDCE                                         r  alarm_inst/leds_signal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.823     1.988    alarm_inst/CLK
    SLICE_X34Y121        FDCE                                         r  alarm_inst/leds_signal_reg[5]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X34Y121        FDCE (Hold_fdce_C_D)         0.133     1.606    alarm_inst/leds_signal_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 crono_inst/dhoras_unit/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/dhoras_unit/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.282%)  route 0.144ns (43.718%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.554     1.473    crono_inst/dhoras_unit/CLK
    SLICE_X37Y122        FDCE                                         r  crono_inst/dhoras_unit/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.141     1.614 r  crono_inst/dhoras_unit/q_reg[2]/Q
                         net (fo=6, routed)           0.144     1.759    crono_inst/dhoras_unit/Q[2]
    SLICE_X37Y122        LUT3 (Prop_lut3_I2_O)        0.045     1.804 r  crono_inst/dhoras_unit/q[2]_i_1__2/O
                         net (fo=1, routed)           0.000     1.804    crono_inst/dhoras_unit/q[2]_i_1__2_n_0
    SLICE_X37Y122        FDCE                                         r  crono_inst/dhoras_unit/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.822     1.987    crono_inst/dhoras_unit/CLK
    SLICE_X37Y122        FDCE                                         r  crono_inst/dhoras_unit/q_reg[2]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X37Y122        FDCE (Hold_fdce_C_D)         0.092     1.565    crono_inst/dhoras_unit/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0       xadc_inst/dut/U0/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  xadc_inst/dut/U_BUFG/I
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X41Y130   alarm_inst/cuenta_reg[21]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X41Y130   alarm_inst/cuenta_reg[22]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X41Y130   alarm_inst/cuenta_reg[23]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X41Y130   alarm_inst/cuenta_reg[24]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X41Y130   alarm_inst/cuenta_reg[25]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X41Y130   alarm_inst/cuenta_reg[26]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X42Y125   alarm_inst/cuenta_reg[2]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X39Y125   alarm_inst/cuenta_reg[3]/C
Low Pulse Width   Slow    FDPE/C     n/a            0.500         5.000       4.500      SLICE_X32Y110   alarm_inst/led1_rgb_reg[0]/C
Low Pulse Width   Slow    FDPE/C     n/a            0.500         5.000       4.500      SLICE_X32Y110   alarm_inst/led1_rgb_reg[0]_lopt_replica/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X32Y110   alarm_inst/led1_rgb_reg[1]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X32Y110   alarm_inst/led1_rgb_reg[1]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X41Y124   crono_inst/divisorfrec_unit/q_reg[8]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X41Y124   crono_inst/divisorfrec_unit/q_reg[9]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X38Y124   crono_inst/horas_unit/q_reg[0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X41Y124   crono_inst/divisorfrec_unit/q_reg[10]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X41Y124   crono_inst/divisorfrec_unit/q_reg[11]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X42Y121   crono_inst/decimas_unit/q_reg[0]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X42Y121   crono_inst/decimas_unit/q_reg[2]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y119   xadc_inst/count_reg[1]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y119   xadc_inst/count_reg[2]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y119   xadc_inst/count_reg[3]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y120   xadc_inst/count_reg[4]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y120   xadc_inst/count_reg[5]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y120   xadc_inst/count_reg[6]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y120   xadc_inst/count_reg[7]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y119   xadc_inst/count_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.594ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.809ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.594ns  (required time - arrival time)
  Source:                 crono_inst/segundos_unit/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_inst/led1_rgb_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.937ns  (logic 1.737ns (35.182%)  route 3.200ns (64.818%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.609     5.211    crono_inst/segundos_unit/CLK
    SLICE_X40Y121        FDCE                                         r  crono_inst/segundos_unit/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y121        FDCE (Prop_fdce_C_Q)         0.419     5.630 r  crono_inst/segundos_unit/q_reg[3]/Q
                         net (fo=5, routed)           0.981     6.611    crono_inst/dseg_unit/Q[0]
    SLICE_X38Y121        LUT6 (Prop_lut6_I0_O)        0.296     6.907 r  crono_inst/dseg_unit/ce_alarm2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.907    crono_inst/dseg_unit_n_1
    SLICE_X38Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.440 r  crono_inst/ce_alarm2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.440    crono_inst/ce_alarm2_carry_n_0
    SLICE_X38Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.597 r  crono_inst/ce_alarm2_carry__0/CO[1]
                         net (fo=4, routed)           0.822     8.419    crono_inst/ce_alarm2
    SLICE_X39Y124        LUT4 (Prop_lut4_I2_O)        0.332     8.751 f  crono_inst/led1_rgb[1]_i_1/O
                         net (fo=20, routed)          1.398    10.148    alarm_inst/leds_signal_reg[14]_0
    SLICE_X32Y110        FDCE                                         f  alarm_inst/led1_rgb_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.502    14.924    alarm_inst/CLK
    SLICE_X32Y110        FDCE                                         r  alarm_inst/led1_rgb_reg[1]/C
                         clock pessimism              0.259    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X32Y110        FDCE (Recov_fdce_C_CLR)     -0.405    14.743    alarm_inst/led1_rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                         -10.148    
  -------------------------------------------------------------------
                         slack                                  4.594    

Slack (MET) :             4.594ns  (required time - arrival time)
  Source:                 crono_inst/segundos_unit/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_inst/led1_rgb_reg[1]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.937ns  (logic 1.737ns (35.182%)  route 3.200ns (64.818%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.609     5.211    crono_inst/segundos_unit/CLK
    SLICE_X40Y121        FDCE                                         r  crono_inst/segundos_unit/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y121        FDCE (Prop_fdce_C_Q)         0.419     5.630 r  crono_inst/segundos_unit/q_reg[3]/Q
                         net (fo=5, routed)           0.981     6.611    crono_inst/dseg_unit/Q[0]
    SLICE_X38Y121        LUT6 (Prop_lut6_I0_O)        0.296     6.907 r  crono_inst/dseg_unit/ce_alarm2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.907    crono_inst/dseg_unit_n_1
    SLICE_X38Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.440 r  crono_inst/ce_alarm2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.440    crono_inst/ce_alarm2_carry_n_0
    SLICE_X38Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.597 r  crono_inst/ce_alarm2_carry__0/CO[1]
                         net (fo=4, routed)           0.822     8.419    crono_inst/ce_alarm2
    SLICE_X39Y124        LUT4 (Prop_lut4_I2_O)        0.332     8.751 f  crono_inst/led1_rgb[1]_i_1/O
                         net (fo=20, routed)          1.398    10.148    alarm_inst/leds_signal_reg[14]_0
    SLICE_X32Y110        FDCE                                         f  alarm_inst/led1_rgb_reg[1]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.502    14.924    alarm_inst/CLK
    SLICE_X32Y110        FDCE                                         r  alarm_inst/led1_rgb_reg[1]_lopt_replica/C
                         clock pessimism              0.259    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X32Y110        FDCE (Recov_fdce_C_CLR)     -0.405    14.743    alarm_inst/led1_rgb_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                         -10.148    
  -------------------------------------------------------------------
                         slack                                  4.594    

Slack (MET) :             4.640ns  (required time - arrival time)
  Source:                 crono_inst/segundos_unit/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_inst/led1_rgb_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.937ns  (logic 1.737ns (35.182%)  route 3.200ns (64.818%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.609     5.211    crono_inst/segundos_unit/CLK
    SLICE_X40Y121        FDCE                                         r  crono_inst/segundos_unit/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y121        FDCE (Prop_fdce_C_Q)         0.419     5.630 r  crono_inst/segundos_unit/q_reg[3]/Q
                         net (fo=5, routed)           0.981     6.611    crono_inst/dseg_unit/Q[0]
    SLICE_X38Y121        LUT6 (Prop_lut6_I0_O)        0.296     6.907 r  crono_inst/dseg_unit/ce_alarm2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.907    crono_inst/dseg_unit_n_1
    SLICE_X38Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.440 r  crono_inst/ce_alarm2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.440    crono_inst/ce_alarm2_carry_n_0
    SLICE_X38Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.597 r  crono_inst/ce_alarm2_carry__0/CO[1]
                         net (fo=4, routed)           0.822     8.419    crono_inst/ce_alarm2
    SLICE_X39Y124        LUT4 (Prop_lut4_I2_O)        0.332     8.751 f  crono_inst/led1_rgb[1]_i_1/O
                         net (fo=20, routed)          1.398    10.148    alarm_inst/leds_signal_reg[14]_0
    SLICE_X32Y110        FDPE                                         f  alarm_inst/led1_rgb_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.502    14.924    alarm_inst/CLK
    SLICE_X32Y110        FDPE                                         r  alarm_inst/led1_rgb_reg[0]/C
                         clock pessimism              0.259    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X32Y110        FDPE (Recov_fdpe_C_PRE)     -0.359    14.789    alarm_inst/led1_rgb_reg[0]
  -------------------------------------------------------------------
                         required time                         14.789    
                         arrival time                         -10.148    
  -------------------------------------------------------------------
                         slack                                  4.640    

Slack (MET) :             4.640ns  (required time - arrival time)
  Source:                 crono_inst/segundos_unit/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_inst/led1_rgb_reg[0]_lopt_replica/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.937ns  (logic 1.737ns (35.182%)  route 3.200ns (64.818%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.609     5.211    crono_inst/segundos_unit/CLK
    SLICE_X40Y121        FDCE                                         r  crono_inst/segundos_unit/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y121        FDCE (Prop_fdce_C_Q)         0.419     5.630 r  crono_inst/segundos_unit/q_reg[3]/Q
                         net (fo=5, routed)           0.981     6.611    crono_inst/dseg_unit/Q[0]
    SLICE_X38Y121        LUT6 (Prop_lut6_I0_O)        0.296     6.907 r  crono_inst/dseg_unit/ce_alarm2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.907    crono_inst/dseg_unit_n_1
    SLICE_X38Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.440 r  crono_inst/ce_alarm2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.440    crono_inst/ce_alarm2_carry_n_0
    SLICE_X38Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.597 r  crono_inst/ce_alarm2_carry__0/CO[1]
                         net (fo=4, routed)           0.822     8.419    crono_inst/ce_alarm2
    SLICE_X39Y124        LUT4 (Prop_lut4_I2_O)        0.332     8.751 f  crono_inst/led1_rgb[1]_i_1/O
                         net (fo=20, routed)          1.398    10.148    alarm_inst/leds_signal_reg[14]_0
    SLICE_X32Y110        FDPE                                         f  alarm_inst/led1_rgb_reg[0]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.502    14.924    alarm_inst/CLK
    SLICE_X32Y110        FDPE                                         r  alarm_inst/led1_rgb_reg[0]_lopt_replica/C
                         clock pessimism              0.259    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X32Y110        FDPE (Recov_fdpe_C_PRE)     -0.359    14.789    alarm_inst/led1_rgb_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.789    
                         arrival time                         -10.148    
  -------------------------------------------------------------------
                         slack                                  4.640    

Slack (MET) :             4.827ns  (required time - arrival time)
  Source:                 crono_inst/segundos_unit/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_inst/cuenta_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.492ns  (logic 1.765ns (39.291%)  route 2.727ns (60.709%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.609     5.211    crono_inst/segundos_unit/CLK
    SLICE_X40Y121        FDCE                                         r  crono_inst/segundos_unit/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y121        FDCE (Prop_fdce_C_Q)         0.419     5.630 r  crono_inst/segundos_unit/q_reg[3]/Q
                         net (fo=5, routed)           0.981     6.611    crono_inst/dseg_unit/Q[0]
    SLICE_X38Y121        LUT6 (Prop_lut6_I0_O)        0.296     6.907 r  crono_inst/dseg_unit/ce_alarm2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.907    crono_inst/dseg_unit_n_1
    SLICE_X38Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.440 r  crono_inst/ce_alarm2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.440    crono_inst/ce_alarm2_carry_n_0
    SLICE_X38Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.597 f  crono_inst/ce_alarm2_carry__0/CO[1]
                         net (fo=4, routed)           0.822     8.419    crono_inst/ce_alarm2
    SLICE_X39Y124        LUT4 (Prop_lut4_I2_O)        0.360     8.779 f  crono_inst/cuenta[26]_i_3/O
                         net (fo=27, routed)          0.925     9.703    alarm_inst/cuenta_reg[0]_0
    SLICE_X41Y130        FDCE                                         f  alarm_inst/cuenta_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.491    14.913    alarm_inst/CLK
    SLICE_X41Y130        FDCE                                         r  alarm_inst/cuenta_reg[21]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X41Y130        FDCE (Recov_fdce_C_CLR)     -0.607    14.530    alarm_inst/cuenta_reg[21]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                          -9.703    
  -------------------------------------------------------------------
                         slack                                  4.827    

Slack (MET) :             4.827ns  (required time - arrival time)
  Source:                 crono_inst/segundos_unit/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_inst/cuenta_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.492ns  (logic 1.765ns (39.291%)  route 2.727ns (60.709%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.609     5.211    crono_inst/segundos_unit/CLK
    SLICE_X40Y121        FDCE                                         r  crono_inst/segundos_unit/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y121        FDCE (Prop_fdce_C_Q)         0.419     5.630 r  crono_inst/segundos_unit/q_reg[3]/Q
                         net (fo=5, routed)           0.981     6.611    crono_inst/dseg_unit/Q[0]
    SLICE_X38Y121        LUT6 (Prop_lut6_I0_O)        0.296     6.907 r  crono_inst/dseg_unit/ce_alarm2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.907    crono_inst/dseg_unit_n_1
    SLICE_X38Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.440 r  crono_inst/ce_alarm2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.440    crono_inst/ce_alarm2_carry_n_0
    SLICE_X38Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.597 f  crono_inst/ce_alarm2_carry__0/CO[1]
                         net (fo=4, routed)           0.822     8.419    crono_inst/ce_alarm2
    SLICE_X39Y124        LUT4 (Prop_lut4_I2_O)        0.360     8.779 f  crono_inst/cuenta[26]_i_3/O
                         net (fo=27, routed)          0.925     9.703    alarm_inst/cuenta_reg[0]_0
    SLICE_X41Y130        FDCE                                         f  alarm_inst/cuenta_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.491    14.913    alarm_inst/CLK
    SLICE_X41Y130        FDCE                                         r  alarm_inst/cuenta_reg[22]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X41Y130        FDCE (Recov_fdce_C_CLR)     -0.607    14.530    alarm_inst/cuenta_reg[22]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                          -9.703    
  -------------------------------------------------------------------
                         slack                                  4.827    

Slack (MET) :             4.827ns  (required time - arrival time)
  Source:                 crono_inst/segundos_unit/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_inst/cuenta_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.492ns  (logic 1.765ns (39.291%)  route 2.727ns (60.709%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.609     5.211    crono_inst/segundos_unit/CLK
    SLICE_X40Y121        FDCE                                         r  crono_inst/segundos_unit/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y121        FDCE (Prop_fdce_C_Q)         0.419     5.630 r  crono_inst/segundos_unit/q_reg[3]/Q
                         net (fo=5, routed)           0.981     6.611    crono_inst/dseg_unit/Q[0]
    SLICE_X38Y121        LUT6 (Prop_lut6_I0_O)        0.296     6.907 r  crono_inst/dseg_unit/ce_alarm2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.907    crono_inst/dseg_unit_n_1
    SLICE_X38Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.440 r  crono_inst/ce_alarm2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.440    crono_inst/ce_alarm2_carry_n_0
    SLICE_X38Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.597 f  crono_inst/ce_alarm2_carry__0/CO[1]
                         net (fo=4, routed)           0.822     8.419    crono_inst/ce_alarm2
    SLICE_X39Y124        LUT4 (Prop_lut4_I2_O)        0.360     8.779 f  crono_inst/cuenta[26]_i_3/O
                         net (fo=27, routed)          0.925     9.703    alarm_inst/cuenta_reg[0]_0
    SLICE_X41Y130        FDCE                                         f  alarm_inst/cuenta_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.491    14.913    alarm_inst/CLK
    SLICE_X41Y130        FDCE                                         r  alarm_inst/cuenta_reg[23]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X41Y130        FDCE (Recov_fdce_C_CLR)     -0.607    14.530    alarm_inst/cuenta_reg[23]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                          -9.703    
  -------------------------------------------------------------------
                         slack                                  4.827    

Slack (MET) :             4.827ns  (required time - arrival time)
  Source:                 crono_inst/segundos_unit/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_inst/cuenta_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.492ns  (logic 1.765ns (39.291%)  route 2.727ns (60.709%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.609     5.211    crono_inst/segundos_unit/CLK
    SLICE_X40Y121        FDCE                                         r  crono_inst/segundos_unit/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y121        FDCE (Prop_fdce_C_Q)         0.419     5.630 r  crono_inst/segundos_unit/q_reg[3]/Q
                         net (fo=5, routed)           0.981     6.611    crono_inst/dseg_unit/Q[0]
    SLICE_X38Y121        LUT6 (Prop_lut6_I0_O)        0.296     6.907 r  crono_inst/dseg_unit/ce_alarm2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.907    crono_inst/dseg_unit_n_1
    SLICE_X38Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.440 r  crono_inst/ce_alarm2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.440    crono_inst/ce_alarm2_carry_n_0
    SLICE_X38Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.597 f  crono_inst/ce_alarm2_carry__0/CO[1]
                         net (fo=4, routed)           0.822     8.419    crono_inst/ce_alarm2
    SLICE_X39Y124        LUT4 (Prop_lut4_I2_O)        0.360     8.779 f  crono_inst/cuenta[26]_i_3/O
                         net (fo=27, routed)          0.925     9.703    alarm_inst/cuenta_reg[0]_0
    SLICE_X41Y130        FDCE                                         f  alarm_inst/cuenta_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.491    14.913    alarm_inst/CLK
    SLICE_X41Y130        FDCE                                         r  alarm_inst/cuenta_reg[24]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X41Y130        FDCE (Recov_fdce_C_CLR)     -0.607    14.530    alarm_inst/cuenta_reg[24]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                          -9.703    
  -------------------------------------------------------------------
                         slack                                  4.827    

Slack (MET) :             4.827ns  (required time - arrival time)
  Source:                 crono_inst/segundos_unit/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_inst/cuenta_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.492ns  (logic 1.765ns (39.291%)  route 2.727ns (60.709%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.609     5.211    crono_inst/segundos_unit/CLK
    SLICE_X40Y121        FDCE                                         r  crono_inst/segundos_unit/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y121        FDCE (Prop_fdce_C_Q)         0.419     5.630 r  crono_inst/segundos_unit/q_reg[3]/Q
                         net (fo=5, routed)           0.981     6.611    crono_inst/dseg_unit/Q[0]
    SLICE_X38Y121        LUT6 (Prop_lut6_I0_O)        0.296     6.907 r  crono_inst/dseg_unit/ce_alarm2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.907    crono_inst/dseg_unit_n_1
    SLICE_X38Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.440 r  crono_inst/ce_alarm2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.440    crono_inst/ce_alarm2_carry_n_0
    SLICE_X38Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.597 f  crono_inst/ce_alarm2_carry__0/CO[1]
                         net (fo=4, routed)           0.822     8.419    crono_inst/ce_alarm2
    SLICE_X39Y124        LUT4 (Prop_lut4_I2_O)        0.360     8.779 f  crono_inst/cuenta[26]_i_3/O
                         net (fo=27, routed)          0.925     9.703    alarm_inst/cuenta_reg[0]_0
    SLICE_X41Y130        FDCE                                         f  alarm_inst/cuenta_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.491    14.913    alarm_inst/CLK
    SLICE_X41Y130        FDCE                                         r  alarm_inst/cuenta_reg[25]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X41Y130        FDCE (Recov_fdce_C_CLR)     -0.607    14.530    alarm_inst/cuenta_reg[25]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                          -9.703    
  -------------------------------------------------------------------
                         slack                                  4.827    

Slack (MET) :             4.827ns  (required time - arrival time)
  Source:                 crono_inst/segundos_unit/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_inst/cuenta_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.492ns  (logic 1.765ns (39.291%)  route 2.727ns (60.709%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.609     5.211    crono_inst/segundos_unit/CLK
    SLICE_X40Y121        FDCE                                         r  crono_inst/segundos_unit/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y121        FDCE (Prop_fdce_C_Q)         0.419     5.630 r  crono_inst/segundos_unit/q_reg[3]/Q
                         net (fo=5, routed)           0.981     6.611    crono_inst/dseg_unit/Q[0]
    SLICE_X38Y121        LUT6 (Prop_lut6_I0_O)        0.296     6.907 r  crono_inst/dseg_unit/ce_alarm2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.907    crono_inst/dseg_unit_n_1
    SLICE_X38Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.440 r  crono_inst/ce_alarm2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.440    crono_inst/ce_alarm2_carry_n_0
    SLICE_X38Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.597 f  crono_inst/ce_alarm2_carry__0/CO[1]
                         net (fo=4, routed)           0.822     8.419    crono_inst/ce_alarm2
    SLICE_X39Y124        LUT4 (Prop_lut4_I2_O)        0.360     8.779 f  crono_inst/cuenta[26]_i_3/O
                         net (fo=27, routed)          0.925     9.703    alarm_inst/cuenta_reg[0]_0
    SLICE_X41Y130        FDCE                                         f  alarm_inst/cuenta_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.491    14.913    alarm_inst/CLK
    SLICE_X41Y130        FDCE                                         r  alarm_inst/cuenta_reg[26]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X41Y130        FDCE (Recov_fdce_C_CLR)     -0.607    14.530    alarm_inst/cuenta_reg[26]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                          -9.703    
  -------------------------------------------------------------------
                         slack                                  4.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 crono_inst/horas_unit/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/decimas_unit/q_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.254ns (32.632%)  route 0.524ns (67.368%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.549     1.468    crono_inst/horas_unit/CLK
    SLICE_X38Y124        FDCE                                         r  crono_inst/horas_unit/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y124        FDCE (Prop_fdce_C_Q)         0.164     1.632 f  crono_inst/horas_unit/q_reg[0]/Q
                         net (fo=7, routed)           0.140     1.773    crono_inst/horas_unit/Q[0]
    SLICE_X38Y123        LUT6 (Prop_lut6_I0_O)        0.045     1.818 r  crono_inst/horas_unit/q[3]_i_8/O
                         net (fo=1, routed)           0.156     1.974    crono_inst/decimas_unit/q_reg[0]_2
    SLICE_X40Y122        LUT6 (Prop_lut6_I5_O)        0.045     2.019 f  crono_inst/decimas_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.228     2.247    crono_inst/decimas_unit/AR[0]
    SLICE_X42Y122        FDCE                                         f  crono_inst/decimas_unit/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.818     1.984    crono_inst/decimas_unit/CLK
    SLICE_X42Y122        FDCE                                         r  crono_inst/decimas_unit/q_reg[1]/C
                         clock pessimism             -0.479     1.504    
    SLICE_X42Y122        FDCE (Remov_fdce_C_CLR)     -0.067     1.437    crono_inst/decimas_unit/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 crono_inst/horas_unit/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/decimas_unit/q_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.254ns (32.632%)  route 0.524ns (67.368%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.549     1.468    crono_inst/horas_unit/CLK
    SLICE_X38Y124        FDCE                                         r  crono_inst/horas_unit/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y124        FDCE (Prop_fdce_C_Q)         0.164     1.632 f  crono_inst/horas_unit/q_reg[0]/Q
                         net (fo=7, routed)           0.140     1.773    crono_inst/horas_unit/Q[0]
    SLICE_X38Y123        LUT6 (Prop_lut6_I0_O)        0.045     1.818 r  crono_inst/horas_unit/q[3]_i_8/O
                         net (fo=1, routed)           0.156     1.974    crono_inst/decimas_unit/q_reg[0]_2
    SLICE_X40Y122        LUT6 (Prop_lut6_I5_O)        0.045     2.019 f  crono_inst/decimas_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.228     2.247    crono_inst/decimas_unit/AR[0]
    SLICE_X42Y122        FDCE                                         f  crono_inst/decimas_unit/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.818     1.984    crono_inst/decimas_unit/CLK
    SLICE_X42Y122        FDCE                                         r  crono_inst/decimas_unit/q_reg[3]/C
                         clock pessimism             -0.479     1.504    
    SLICE_X42Y122        FDCE (Remov_fdce_C_CLR)     -0.067     1.437    crono_inst/decimas_unit/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.857ns  (arrival time - required time)
  Source:                 crono_inst/horas_unit/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/segundos_unit/q_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.254ns (32.472%)  route 0.528ns (67.528%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.549     1.468    crono_inst/horas_unit/CLK
    SLICE_X38Y124        FDCE                                         r  crono_inst/horas_unit/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y124        FDCE (Prop_fdce_C_Q)         0.164     1.632 f  crono_inst/horas_unit/q_reg[0]/Q
                         net (fo=7, routed)           0.140     1.773    crono_inst/horas_unit/Q[0]
    SLICE_X38Y123        LUT6 (Prop_lut6_I0_O)        0.045     1.818 r  crono_inst/horas_unit/q[3]_i_8/O
                         net (fo=1, routed)           0.156     1.974    crono_inst/decimas_unit/q_reg[0]_2
    SLICE_X40Y122        LUT6 (Prop_lut6_I5_O)        0.045     2.019 f  crono_inst/decimas_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.231     2.251    crono_inst/segundos_unit/AR[0]
    SLICE_X41Y121        FDCE                                         f  crono_inst/segundos_unit/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.822     1.987    crono_inst/segundos_unit/CLK
    SLICE_X41Y121        FDCE                                         r  crono_inst/segundos_unit/q_reg[0]/C
                         clock pessimism             -0.501     1.485    
    SLICE_X41Y121        FDCE (Remov_fdce_C_CLR)     -0.092     1.393    crono_inst/segundos_unit/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.862ns  (arrival time - required time)
  Source:                 crono_inst/horas_unit/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/segundos_unit/q_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.254ns (32.292%)  route 0.533ns (67.708%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.549     1.468    crono_inst/horas_unit/CLK
    SLICE_X38Y124        FDCE                                         r  crono_inst/horas_unit/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y124        FDCE (Prop_fdce_C_Q)         0.164     1.632 f  crono_inst/horas_unit/q_reg[0]/Q
                         net (fo=7, routed)           0.140     1.773    crono_inst/horas_unit/Q[0]
    SLICE_X38Y123        LUT6 (Prop_lut6_I0_O)        0.045     1.818 r  crono_inst/horas_unit/q[3]_i_8/O
                         net (fo=1, routed)           0.156     1.974    crono_inst/decimas_unit/q_reg[0]_2
    SLICE_X40Y122        LUT6 (Prop_lut6_I5_O)        0.045     2.019 f  crono_inst/decimas_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.236     2.255    crono_inst/segundos_unit/AR[0]
    SLICE_X40Y121        FDCE                                         f  crono_inst/segundos_unit/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.822     1.987    crono_inst/segundos_unit/CLK
    SLICE_X40Y121        FDCE                                         r  crono_inst/segundos_unit/q_reg[1]/C
                         clock pessimism             -0.501     1.485    
    SLICE_X40Y121        FDCE (Remov_fdce_C_CLR)     -0.092     1.393    crono_inst/segundos_unit/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.862ns  (arrival time - required time)
  Source:                 crono_inst/horas_unit/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/segundos_unit/q_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.254ns (32.292%)  route 0.533ns (67.708%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.549     1.468    crono_inst/horas_unit/CLK
    SLICE_X38Y124        FDCE                                         r  crono_inst/horas_unit/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y124        FDCE (Prop_fdce_C_Q)         0.164     1.632 f  crono_inst/horas_unit/q_reg[0]/Q
                         net (fo=7, routed)           0.140     1.773    crono_inst/horas_unit/Q[0]
    SLICE_X38Y123        LUT6 (Prop_lut6_I0_O)        0.045     1.818 r  crono_inst/horas_unit/q[3]_i_8/O
                         net (fo=1, routed)           0.156     1.974    crono_inst/decimas_unit/q_reg[0]_2
    SLICE_X40Y122        LUT6 (Prop_lut6_I5_O)        0.045     2.019 f  crono_inst/decimas_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.236     2.255    crono_inst/segundos_unit/AR[0]
    SLICE_X40Y121        FDCE                                         f  crono_inst/segundos_unit/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.822     1.987    crono_inst/segundos_unit/CLK
    SLICE_X40Y121        FDCE                                         r  crono_inst/segundos_unit/q_reg[2]/C
                         clock pessimism             -0.501     1.485    
    SLICE_X40Y121        FDCE (Remov_fdce_C_CLR)     -0.092     1.393    crono_inst/segundos_unit/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.862ns  (arrival time - required time)
  Source:                 crono_inst/horas_unit/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/segundos_unit/q_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.254ns (32.292%)  route 0.533ns (67.708%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.549     1.468    crono_inst/horas_unit/CLK
    SLICE_X38Y124        FDCE                                         r  crono_inst/horas_unit/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y124        FDCE (Prop_fdce_C_Q)         0.164     1.632 f  crono_inst/horas_unit/q_reg[0]/Q
                         net (fo=7, routed)           0.140     1.773    crono_inst/horas_unit/Q[0]
    SLICE_X38Y123        LUT6 (Prop_lut6_I0_O)        0.045     1.818 r  crono_inst/horas_unit/q[3]_i_8/O
                         net (fo=1, routed)           0.156     1.974    crono_inst/decimas_unit/q_reg[0]_2
    SLICE_X40Y122        LUT6 (Prop_lut6_I5_O)        0.045     2.019 f  crono_inst/decimas_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.236     2.255    crono_inst/segundos_unit/AR[0]
    SLICE_X40Y121        FDCE                                         f  crono_inst/segundos_unit/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.822     1.987    crono_inst/segundos_unit/CLK
    SLICE_X40Y121        FDCE                                         r  crono_inst/segundos_unit/q_reg[3]/C
                         clock pessimism             -0.501     1.485    
    SLICE_X40Y121        FDCE (Remov_fdce_C_CLR)     -0.092     1.393    crono_inst/segundos_unit/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.862ns  (arrival time - required time)
  Source:                 crono_inst/horas_unit/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/decimas_unit/q_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.254ns (30.520%)  route 0.578ns (69.480%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.549     1.468    crono_inst/horas_unit/CLK
    SLICE_X38Y124        FDCE                                         r  crono_inst/horas_unit/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y124        FDCE (Prop_fdce_C_Q)         0.164     1.632 f  crono_inst/horas_unit/q_reg[0]/Q
                         net (fo=7, routed)           0.140     1.773    crono_inst/horas_unit/Q[0]
    SLICE_X38Y123        LUT6 (Prop_lut6_I0_O)        0.045     1.818 r  crono_inst/horas_unit/q[3]_i_8/O
                         net (fo=1, routed)           0.156     1.974    crono_inst/decimas_unit/q_reg[0]_2
    SLICE_X40Y122        LUT6 (Prop_lut6_I5_O)        0.045     2.019 f  crono_inst/decimas_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.281     2.301    crono_inst/decimas_unit/AR[0]
    SLICE_X42Y121        FDCE                                         f  crono_inst/decimas_unit/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.820     1.985    crono_inst/decimas_unit/CLK
    SLICE_X42Y121        FDCE                                         r  crono_inst/decimas_unit/q_reg[0]/C
                         clock pessimism             -0.479     1.505    
    SLICE_X42Y121        FDCE (Remov_fdce_C_CLR)     -0.067     1.438    crono_inst/decimas_unit/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.862ns  (arrival time - required time)
  Source:                 crono_inst/horas_unit/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/decimas_unit/q_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.254ns (30.520%)  route 0.578ns (69.480%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.549     1.468    crono_inst/horas_unit/CLK
    SLICE_X38Y124        FDCE                                         r  crono_inst/horas_unit/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y124        FDCE (Prop_fdce_C_Q)         0.164     1.632 f  crono_inst/horas_unit/q_reg[0]/Q
                         net (fo=7, routed)           0.140     1.773    crono_inst/horas_unit/Q[0]
    SLICE_X38Y123        LUT6 (Prop_lut6_I0_O)        0.045     1.818 r  crono_inst/horas_unit/q[3]_i_8/O
                         net (fo=1, routed)           0.156     1.974    crono_inst/decimas_unit/q_reg[0]_2
    SLICE_X40Y122        LUT6 (Prop_lut6_I5_O)        0.045     2.019 f  crono_inst/decimas_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.281     2.301    crono_inst/decimas_unit/AR[0]
    SLICE_X42Y121        FDCE                                         f  crono_inst/decimas_unit/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.820     1.985    crono_inst/decimas_unit/CLK
    SLICE_X42Y121        FDCE                                         r  crono_inst/decimas_unit/q_reg[2]/C
                         clock pessimism             -0.479     1.505    
    SLICE_X42Y121        FDCE (Remov_fdce_C_CLR)     -0.067     1.438    crono_inst/decimas_unit/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.877ns  (arrival time - required time)
  Source:                 crono_inst/horas_unit/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/dhoras_unit/q_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.254ns (30.822%)  route 0.570ns (69.178%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.549     1.468    crono_inst/horas_unit/CLK
    SLICE_X38Y124        FDCE                                         r  crono_inst/horas_unit/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y124        FDCE (Prop_fdce_C_Q)         0.164     1.632 f  crono_inst/horas_unit/q_reg[0]/Q
                         net (fo=7, routed)           0.140     1.773    crono_inst/horas_unit/Q[0]
    SLICE_X38Y123        LUT6 (Prop_lut6_I0_O)        0.045     1.818 r  crono_inst/horas_unit/q[3]_i_8/O
                         net (fo=1, routed)           0.156     1.974    crono_inst/decimas_unit/q_reg[0]_2
    SLICE_X40Y122        LUT6 (Prop_lut6_I5_O)        0.045     2.019 f  crono_inst/decimas_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.273     2.293    crono_inst/dhoras_unit/AR[0]
    SLICE_X37Y122        FDCE                                         f  crono_inst/dhoras_unit/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.822     1.987    crono_inst/dhoras_unit/CLK
    SLICE_X37Y122        FDCE                                         r  crono_inst/dhoras_unit/q_reg[0]/C
                         clock pessimism             -0.479     1.507    
    SLICE_X37Y122        FDCE (Remov_fdce_C_CLR)     -0.092     1.415    crono_inst/dhoras_unit/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.877ns  (arrival time - required time)
  Source:                 crono_inst/horas_unit/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/dhoras_unit/q_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.254ns (30.822%)  route 0.570ns (69.178%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.549     1.468    crono_inst/horas_unit/CLK
    SLICE_X38Y124        FDCE                                         r  crono_inst/horas_unit/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y124        FDCE (Prop_fdce_C_Q)         0.164     1.632 f  crono_inst/horas_unit/q_reg[0]/Q
                         net (fo=7, routed)           0.140     1.773    crono_inst/horas_unit/Q[0]
    SLICE_X38Y123        LUT6 (Prop_lut6_I0_O)        0.045     1.818 r  crono_inst/horas_unit/q[3]_i_8/O
                         net (fo=1, routed)           0.156     1.974    crono_inst/decimas_unit/q_reg[0]_2
    SLICE_X40Y122        LUT6 (Prop_lut6_I5_O)        0.045     2.019 f  crono_inst/decimas_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.273     2.293    crono_inst/dhoras_unit/AR[0]
    SLICE_X37Y122        FDCE                                         f  crono_inst/dhoras_unit/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.822     1.987    crono_inst/dhoras_unit/CLK
    SLICE_X37Y122        FDCE                                         r  crono_inst/dhoras_unit/q_reg[1]/C
                         clock pessimism             -0.479     1.507    
    SLICE_X37Y122        FDCE (Remov_fdce_C_CLR)     -0.092     1.415    crono_inst/dhoras_unit/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.877    





