[{"DBLP title": "Remote Store Programming.", "DBLP authors": ["Henry Hoffmann", "David Wentzlaff", "Anant Agarwal"], "year": 2010, "doi": "https://doi.org/10.1007/978-3-642-11515-8_3", "OA papers": [{"PaperId": "https://openalex.org/W1495581870", "PaperTitle": "Remote Store Programming", "Year": 2010, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"Tilera Corp.#TAB#": 3.0}, "Authors": ["Henry Hoffmann", "David Wentzlaff", "Anant K. Agarwal"]}]}, {"DBLP title": "Low-Overhead, High-Speed Multi-core Barrier Synchronization.", "DBLP authors": ["John Sartori", "Rakesh Kumar"], "year": 2010, "doi": "https://doi.org/10.1007/978-3-642-11515-8_4", "OA papers": [{"PaperId": "https://openalex.org/W1561233365", "PaperTitle": "Low-Overhead, High-Speed Multi-core Barrier Synchronization", "Year": 2010, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"University of Illinois Urbana-Champaign": 2.0}, "Authors": ["John Sartori", "Rakesh Kumar"]}]}, {"DBLP title": "Improving Performance by Reducing Aborts in Hardware Transactional Memory.", "DBLP authors": ["Mohammad Ansari", "Behram Khan", "Mikel Luj\u00e1n", "Christos Kotselidis", "Chris C. Kirkham", "Ian Watson"], "year": 2010, "doi": "https://doi.org/10.1007/978-3-642-11515-8_5", "OA papers": [{"PaperId": "https://openalex.org/W2143028966", "PaperTitle": "Improving Performance by Reducing Aborts in Hardware Transactional Memory", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Umm al-Qura University": 1.0, "University of Manchester": 5.0}, "Authors": ["Mohammad Ansari", "Behram Khan", "Mikel Luj\u00e1n", "Christos Kotselidis", "Chris Kirkham", "Ian Watson"]}]}, {"DBLP title": "Energy and Throughput Efficient Transactional Memory for Embedded Multicore Systems.", "DBLP authors": ["Cesare Ferri", "Samantha Wood", "Tali Moreshet", "R. Iris Bahar", "Maurice Herlihy"], "year": 2010, "doi": "https://doi.org/10.1007/978-3-642-11515-8_6", "OA papers": [{"PaperId": "https://openalex.org/W1486797771", "PaperTitle": "Energy and Throughput Efficient Transactional Memory for Embedded Multicore Systems", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Brown University": 1.6666666666666665, "Providence College": 1.6666666666666665, "Bryn Mawr College": 0.3333333333333333, "Swarthmore College": 1.0, "Computer Science Department": 0.3333333333333333}, "Authors": ["Cesare Ferri", "Samantha Wood", "Tali Moreshet", "Iris Bahar", "Maurice Herlihy"]}]}, {"DBLP title": "Split Register Allocation: Linear Complexity Without the Performance Penalty.", "DBLP authors": ["Boubacar Diouf", "Albert Cohen", "Fabrice Rastello", "John Cavazos"], "year": 2010, "doi": "https://doi.org/10.1007/978-3-642-11515-8_7", "OA papers": [{"PaperId": "https://openalex.org/W1946230370", "PaperTitle": "Split Register Allocation: Linear Complexity Without the Performance Penalty", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Inria Saclay - \u00cele-de-France Research Centre": 1.0, "French Institute for Research in Computer Science and Automation": 1.0, "\u00c9cole Normale Sup\u00e9rieure de Lyon": 1.0, "University of Delaware": 1.0}, "Authors": ["Boubacar Diouf", "Albert Cohen", "Fabrice Rastello", "John Cavazos"]}]}, {"DBLP title": "Trace-Based Data Layout Optimizations for Multi-core Processors.", "DBLP authors": ["Olga Golovanevsky", "Alon Dayan", "Ayal Zaks", "David Edelsohn"], "year": 2010, "doi": "https://doi.org/10.1007/978-3-642-11515-8_8", "OA papers": [{"PaperId": "https://openalex.org/W1526583036", "PaperTitle": "Trace-Based Data Layout Optimizations for Multi-core Processors", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"IBM Research - Haifa": 3.0, "IBM (United States)": 1.0}, "Authors": ["Olga Golovanevsky", "Alon Dayan", "Ayal Zaks", "David Edelsohn"]}]}, {"DBLP title": "Buffer Sizing for Self-timed Stream Programs on Heterogeneous Distributed Memory Multiprocessors.", "DBLP authors": ["Paul M. Carpenter", "Alex Ram\u00edrez", "Eduard Ayguad\u00e9"], "year": 2010, "doi": "https://doi.org/10.1007/978-3-642-11515-8_9", "OA papers": [{"PaperId": "https://openalex.org/W1537634553", "PaperTitle": "Buffer Sizing for Self-timed Stream Programs on Heterogeneous Distributed Memory Multiprocessors", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Barcelona Supercomputing Center": 3.0}, "Authors": ["Paul A. Carpenter", "Alex Ramirez", "Eduard Ayguad\u00e9"]}]}, {"DBLP title": "Automatically Tuning Sparse Matrix-Vector Multiplication for GPU Architectures.", "DBLP authors": ["Alexander Monakov", "Anton Lokhmotov", "Arutyun Avetisyan"], "year": 2010, "doi": "https://doi.org/10.1007/978-3-642-11515-8_10", "OA papers": [{"PaperId": "https://openalex.org/W1588915715", "PaperTitle": "Automatically Tuning Sparse Matrix-Vector Multiplication for GPU Architectures", "Year": 2010, "CitationCount": 141, "EstimatedCitation": 141, "Affiliations": {"Institute for System Programming": 2.0, "Imperial College London": 1.0}, "Authors": ["Alexander Monakov", "Anton Lokhmotov", "Arutyun Avetisyan"]}]}, {"DBLP title": "Virtual Ways: Efficient Coherence for Architecturally Visible Storage in Automatic Instruction Set Extensions.", "DBLP authors": ["Theo Kluter", "Samuel Burri", "Philip Brisk", "Edoardo Charbon", "Paolo Ienne"], "year": 2010, "doi": "https://doi.org/10.1007/978-3-642-11515-8_11", "OA papers": [{"PaperId": "https://openalex.org/W1956020392", "PaperTitle": "Virtual Ways: Efficient Coherence for Architecturally Visible Storage in Automatic Instruction Set Extensions", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 4.0, "University of California, Riverside": 1.0}, "Authors": ["Theo Kluter", "Samuel Burri", "Philip Brisk", "Edoardo Charbon", "Paolo Ienne"]}]}, {"DBLP title": "Accelerating XML Query Matching through Custom Stack Generation on FPGAs.", "DBLP authors": ["Roger Moussalli", "Mariam Salloum", "Walid A. Najjar", "Vassilis J. Tsotras"], "year": 2010, "doi": "https://doi.org/10.1007/978-3-642-11515-8_12", "OA papers": [{"PaperId": "https://openalex.org/W2112795577", "PaperTitle": "Accelerating XML Query Matching through Custom Stack Generation on FPGAs", "Year": 2010, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"University of California, Riverside": 4.0}, "Authors": ["Roger Moussalli", "Mariam Salloum", "Walid Najjar", "Vassilis J. Tsotras"]}]}, {"DBLP title": "An Application-Aware Load Balancing Strategy for Network Processors.", "DBLP authors": ["Rainer Ohlendorf", "Michael Meitinger", "Thomas Wild", "Andreas Herkersdorf"], "year": 2010, "doi": "https://doi.org/10.1007/978-3-642-11515-8_13", "OA papers": [{"PaperId": "https://openalex.org/W1536613692", "PaperTitle": "An Application-Aware Load Balancing Strategy for Network Processors", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Technical University of Munich": 4.0}, "Authors": ["Rainer Ohlendorf", "Michael Meitinger", "Thomas Wild", "Andreas Herkersdorf"]}]}, {"DBLP title": "Memory-Aware Application Mapping on Coarse-Grained Reconfigurable Arrays.", "DBLP authors": ["Yongjoo Kim", "Jongeun Lee", "Aviral Shrivastava", "Jonghee W. Yoon", "Yunheung Paek"], "year": 2010, "doi": "https://doi.org/10.1007/978-3-642-11515-8_14", "OA papers": [{"PaperId": "https://openalex.org/W1534434788", "PaperTitle": "Memory-Aware Application Mapping on Coarse-Grained Reconfigurable Arrays", "Year": 2010, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Seoul National University": 3.0, "Ulsan National Institute of Science and Technology": 1.0, "Arizona State University": 1.0}, "Authors": ["Young-Jin Kim", "Jongeun Lee", "Aviral Shrivastava", "Jonghee Yoon", "Yunheung Paek"]}]}, {"DBLP title": "Maestro: Orchestrating Lifetime Reliability in Chip Multiprocessors.", "DBLP authors": ["Shuguang Feng", "Shantanu Gupta", "Amin Ansari", "Scott A. Mahlke"], "year": 2010, "doi": "https://doi.org/10.1007/978-3-642-11515-8_15", "OA papers": [{"PaperId": "https://openalex.org/W2168768336", "PaperTitle": "Maestro: Orchestrating Lifetime Reliability in Chip Multiprocessors", "Year": 2010, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"University of Michigan\u2013Ann Arbor": 4.0}, "Authors": ["Shuguang Feng", "Shantanu Gupta", "Amin Ansari", "Scott Mahlke"]}]}, {"DBLP title": "Combining Locality Analysis with Online Proactive Job Co-scheduling in Chip Multiprocessors.", "DBLP authors": ["Yunlian Jiang", "Kai Tian", "Xipeng Shen"], "year": 2010, "doi": "https://doi.org/10.1007/978-3-642-11515-8_16", "OA papers": [{"PaperId": "https://openalex.org/W1539971231", "PaperTitle": "Combining Locality Analysis with Online Proactive Job Co-scheduling in Chip Multiprocessors", "Year": 2010, "CitationCount": 55, "EstimatedCitation": 55, "Affiliations": {"William & Mary": 1.5, "Williams (United States)": 1.5}, "Authors": ["Yunlian Jiang", "Kai Tian", "Xipeng Shen"]}]}, {"DBLP title": "RELOCATE: Register File Local Access Pattern Redistribution Mechanism for Power and Thermal Management in Out-of-Order Embedded Processor.", "DBLP authors": ["Houman Homayoun", "Aseem Gupta", "Alexander V. Veidenbaum", "Avesta Sasan", "Fadi J. Kurdahi", "Nikil D. Dutt"], "year": 2010, "doi": "https://doi.org/10.1007/978-3-642-11515-8_17", "OA papers": [{"PaperId": "https://openalex.org/W1602888674", "PaperTitle": "RELOCATE: Register File Local Access Pattern Redistribution Mechanism for Power and Thermal Management in Out-of-Order Embedded Processor", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of California, Irvine": 5.0, "Freescale Semicond., Inc., Austin, TX": 1.0}, "Authors": ["Houman Homayoun", "Aseem Gupta", "Alexander V. Veidenbaum", "Avesta Sasan", "Fadi J. Kurdahi", "Nikil Dutt"]}]}, {"DBLP title": "Performance and Power Aware CMP Thread Allocation Modeling.", "DBLP authors": ["Yaniv Ben-Itzhak", "Israel Cidon", "Avinoam Kolodny"], "year": 2010, "doi": "https://doi.org/10.1007/978-3-642-11515-8_18", "OA papers": [{"PaperId": "https://openalex.org/W2113384643", "PaperTitle": "Performance and Power Aware CMP Thread Allocation Modeling", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Technion \u2013 Israel Institute of Technology": 3.0}, "Authors": ["Yaniv Ben-Itzhak", "Israel Cidon", "Avinoam Kolodny"]}]}, {"DBLP title": "Multi-level Hardware Prefetching Using Low Complexity Delta Correlating Prediction Tables with Partial Matching.", "DBLP authors": ["Marius Grann\u00e6s", "Magnus Jahre", "Lasse Natvig"], "year": 2010, "doi": "https://doi.org/10.1007/978-3-642-11515-8_19", "OA papers": [{"PaperId": "https://openalex.org/W1502234478", "PaperTitle": "Multi-level Hardware Prefetching Using Low Complexity Delta Correlating Prediction Tables with Partial Matching", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Norwegian University of Science and Technology": 3.0}, "Authors": ["Marius Grannaes", "Magnus Jahre", "Lasse Natvig"]}]}, {"DBLP title": "Scalable Shared-Cache Management by Containing Thrashing Workloads.", "DBLP authors": ["Yuejian Xie", "Gabriel H. Loh"], "year": 2010, "doi": "https://doi.org/10.1007/978-3-642-11515-8_20", "OA papers": [{"PaperId": "https://openalex.org/W1554154077", "PaperTitle": "Scalable Shared-Cache Management by Containing Thrashing Workloads", "Year": 2010, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Georgia Institute of Technology": 2.0}, "Authors": ["Yuejian Xie", "Gabriel H. Loh"]}]}, {"DBLP title": "SRP: Symbiotic Resource Partitioning of the Memory Hierarchy in CMPs.", "DBLP authors": ["Shekhar Srikantaiah", "Mahmut T. Kandemir"], "year": 2010, "doi": "https://doi.org/10.1007/978-3-642-11515-8_21", "OA papers": [{"PaperId": "https://openalex.org/W1495016831", "PaperTitle": "SRP: Symbiotic Resource Partitioning of the Memory Hierarchy in CMPs", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Pennsylvania State University": 2.0}, "Authors": ["Shekhar Srikantaiah", "Mahmut Kandemir"]}]}, {"DBLP title": "DIEF: An Accurate Interference Feedback Mechanism for Chip Multiprocessor Memory Systems.", "DBLP authors": ["Magnus Jahre", "Marius Grann\u00e6s", "Lasse Natvig"], "year": 2010, "doi": "https://doi.org/10.1007/978-3-642-11515-8_22", "OA papers": [{"PaperId": "https://openalex.org/W1520867898", "PaperTitle": "DIEF: An Accurate Interference Feedback Mechanism for Chip Multiprocessor Memory Systems", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Norwegian University of Science and Technology": 3.0}, "Authors": ["Magnus Jahre", "Marius Grannaes", "Lasse Natvig"]}]}, {"DBLP title": "Tagged Procedure Calls (TPC): Efficient Runtime Support for Task-Based Parallelism on the Cell Processor.", "DBLP authors": ["George Tzenakis", "Konstantinos Kapelonis", "Michail Alvanos", "Konstantinos Koukos", "Dimitrios S. Nikolopoulos", "Angelos Bilas"], "year": 2010, "doi": "https://doi.org/10.1007/978-3-642-11515-8_23", "OA papers": [{"PaperId": "https://openalex.org/W1556229054", "PaperTitle": "Tagged Procedure Calls (TPC): Efficient Runtime Support for Task-Based Parallelism on the Cell Processor", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Foundation for Research and Technology Hellas": 6.0}, "Authors": ["George Tzenakis", "Konstantinos Kapelonis", "Michail Alvanos", "Konstantinos Koukos", "Dimitrios S. Nikolopoulos", "Angelos Bilas"]}]}, {"DBLP title": "Analysis of Task Offloading for Accelerators.", "DBLP authors": ["Roger Ferrer", "Vicen\u00e7 Beltran", "Marc Gonz\u00e1lez", "Xavier Martorell", "Eduard Ayguad\u00e9"], "year": 2010, "doi": "https://doi.org/10.1007/978-3-642-11515-8_24", "OA papers": [{"PaperId": "https://openalex.org/W2159166067", "PaperTitle": "Analysis of Task Offloading for Accelerators", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Barcelona Supercomputing Center": 5.0}, "Authors": ["Roger Ferrer", "Vicen\u00e7 Beltran", "Marc Gonzalez", "Xavier Martorell", "Eduard Ayguad\u00e9"]}]}, {"DBLP title": "Offload - Automating Code Migration to Heterogeneous Multicore Systems.", "DBLP authors": ["Pete Cooper", "Uwe Dolinsky", "Alastair F. Donaldson", "Andrew Richards", "Colin Riley", "George Russell"], "year": 2010, "doi": "https://doi.org/10.1007/978-3-642-11515-8_25", "OA papers": [{"PaperId": "https://openalex.org/W2126545867", "PaperTitle": "Offload \u2013 Automating Code Migration to Heterogeneous Multicore Systems", "Year": 2010, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {"Codeplay (United Kingdom)": 5.0, "University of Oxford": 1.0}, "Authors": ["Pete Cooper", "Uwe Dolinsky", "Alastair F. Donaldson", "Andrew Richards", "Colin Riley", "George V Russell"]}]}, {"DBLP title": "Computer Generation of Efficient Software Viterbi Decoders.", "DBLP authors": ["Fr\u00e9d\u00e9ric de Mesmay", "Srinivas Chellappa", "Franz Franchetti", "Markus P\u00fcschel"], "year": 2010, "doi": "https://doi.org/10.1007/978-3-642-11515-8_26", "OA papers": [{"PaperId": "https://openalex.org/W1912514452", "PaperTitle": "Computer Generation of Efficient Software Viterbi Decoders", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Carnegie Mellon University": 4.0}, "Authors": ["Fr\u00e9d\u00e9ric de Mesmay", "Srinivas Chellappa", "Franz Franchetti", "Markus P\u00fcschel"]}]}]