Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 22:33:34 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram/post_route_timing.rpt
| Design       : wordwise_bram
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
ram_reg_0/CLKARDCLK            q1[19]_INST_0_i_1/D            7.296         
ram_reg_1/CLKARDCLK            q1[54]_INST_0_i_1/D            7.318         
ram_reg_1/CLKBWRCLK            q0[36]_INST_0_i_1/D            7.344         
ram_reg_1/CLKBWRCLK            q0[62]_INST_0_i_1/D            7.358         
ram_reg_1/CLKBWRCLK            q0[44]_INST_0_i_1/D            7.363         
ram_reg_0/CLKARDCLK            q1[16]_INST_0_i_1/D            7.364         
ram_reg_1/CLKARDCLK            q1[52]_INST_0_i_1/D            7.366         
ram_reg_1/CLKBWRCLK            q0[58]_INST_0_i_1/D            7.386         
ram_reg_0/CLKBWRCLK            q0[24]_INST_0_i_1/D            7.388         
ram_reg_1/CLKARDCLK            q1[53]_INST_0_i_1/D            7.390         
ram_reg_0/CLKBWRCLK            q0[10]_INST_0_i_1/D            7.390         
ram_reg_0/CLKARDCLK            q1[27]_INST_0_i_1/D            7.391         
ram_reg_0/CLKBWRCLK            q0[28]_INST_0_i_1/D            7.394         
ram_reg_1/CLKBWRCLK            q0[32]_INST_0_i_1/D            7.397         
ram_reg_1/CLKBWRCLK            q0[33]_INST_0_i_1/D            7.426         
ram_reg_1/CLKARDCLK            q1[40]_INST_0_i_1/D            7.426         
ram_reg_1/CLKARDCLK            q1[39]_INST_0_i_1/D            7.434         
ram_reg_0/CLKBWRCLK            q0[13]_INST_0_i_1/D            7.435         
ram_reg_0/CLKARDCLK            q1[8]_INST_0_i_1/D             7.443         
ram_reg_0/CLKARDCLK            q1[5]_INST_0_i_1/D             7.444         
ram_reg_1/CLKBWRCLK            q0[52]_INST_0_i_1/D            7.444         
ram_reg_1/CLKBWRCLK            q0[47]_INST_0_i_1/D            7.444         
ram_reg_1/CLKBWRCLK            q0[57]_INST_0_i_1/D            7.445         
ram_reg_0/CLKBWRCLK            q0[15]_INST_0_i_1/D            7.449         
ram_reg_0/CLKARDCLK            q1[14]_INST_0_i_1/D            7.455         
ram_reg_0/CLKARDCLK            q1[12]_INST_0_i_1/D            7.457         
ram_reg_1/CLKARDCLK            q1[38]_INST_0_i_1/D            7.457         
ram_reg_1/CLKARDCLK            q1[60]_INST_0_i_1/D            7.460         
ram_reg_1/CLKBWRCLK            q0[53]_INST_0_i_1/D            7.466         
ram_reg_1/CLKBWRCLK            q0[34]_INST_0_i_1/D            7.468         
ram_reg_0/CLKARDCLK            q1[31]_INST_0_i_1/D            7.468         
ram_reg_0/CLKBWRCLK            q0[7]_INST_0_i_1/D             7.468         
ram_reg_0/CLKARDCLK            q1[9]_INST_0_i_1/D             7.472         
ram_reg_1/CLKARDCLK            q1[57]_INST_0_i_1/D            7.475         
ram_reg_0/CLKBWRCLK            q0[19]_INST_0_i_1/D            7.475         
ram_reg_1/CLKBWRCLK            q0[38]_INST_0_i_1/D            7.475         
ram_reg_0/CLKBWRCLK            q0[14]_INST_0_i_1/D            7.476         
ram_reg_0/CLKARDCLK            q1[10]_INST_0_i_1/D            7.482         
ram_reg_1/CLKARDCLK            q1[32]_INST_0_i_1/D            7.482         
ram_reg_0/CLKARDCLK            q1[24]_INST_0_i_1/D            7.484         
ram_reg_0/CLKBWRCLK            q0[16]_INST_0_i_1/D            7.487         
ram_reg_1/CLKBWRCLK            q0[50]_INST_0_i_1/D            7.490         
ram_reg_1/CLKARDCLK            q1[37]_INST_0_i_1/D            7.490         
ram_reg_0/CLKBWRCLK            q0[5]_INST_0_i_1/D             7.494         
ram_reg_0/CLKARDCLK            q1[3]_INST_0_i_1/D             7.496         
ram_reg_1/CLKBWRCLK            q0[51]_INST_0_i_1/D            7.499         
ram_reg_1/CLKBWRCLK            q0[40]_INST_0_i_1/D            7.501         
ram_reg_0/CLKBWRCLK            q0[1]_INST_0_i_1/D             7.505         
ram_reg_0/CLKBWRCLK            q0[25]_INST_0_i_1/D            7.520         
ram_reg_0/CLKARDCLK            q1[15]_INST_0_i_1/D            7.522         
ram_reg_0/CLKARDCLK            q1[1]_INST_0_i_1/D             7.525         
ram_reg_1/CLKARDCLK            q1[43]_INST_0_i_1/D            7.525         
ram_reg_0/CLKARDCLK            q1[20]_INST_0_i_1/D            7.536         
ram_reg_0/CLKARDCLK            q1[23]_INST_0_i_1/D            7.536         
ram_reg_0/CLKARDCLK            q1[26]_INST_0_i_1/D            7.536         
ram_reg_0/CLKBWRCLK            q0[21]_INST_0_i_1/D            7.541         
ram_reg_1/CLKARDCLK            q1[44]_INST_0_i_1/D            7.544         
ram_reg_0/CLKARDCLK            q1[6]_INST_0_i_1/D             7.545         
ram_reg_1/CLKARDCLK            q1[58]_INST_0_i_1/D            7.547         
ram_reg_1/CLKARDCLK            q1[62]_INST_0_i_1/D            7.548         
ram_reg_1/CLKARDCLK            q1[33]_INST_0_i_1/D            7.550         
ram_reg_0/CLKARDCLK            q1[17]_INST_0_i_1/D            7.552         
ram_reg_0/CLKBWRCLK            q0[3]_INST_0_i_1/D             7.554         
ram_reg_0/CLKARDCLK            q1[25]_INST_0_i_1/D            7.554         
ram_reg_0/CLKARDCLK            q1[30]_INST_0_i_1/D            7.555         
ram_reg_1/CLKBWRCLK            q0[49]_INST_0_i_1/D            7.558         
ram_reg_0/CLKARDCLK            q1[29]_INST_0_i_1/D            7.559         
ram_reg_1/CLKARDCLK            q1[41]_INST_0_i_1/D            7.560         
ram_reg_0/CLKBWRCLK            q0[2]_INST_0_i_1/D             7.563         
ram_reg_1/CLKBWRCLK            q0[41]_INST_0_i_1/D            7.564         
ram_reg_1/CLKARDCLK            q1[45]_INST_0_i_1/D            7.565         
ram_reg_1/CLKARDCLK            q1[35]_INST_0_i_1/D            7.566         
ram_reg_1/CLKARDCLK            q1[34]_INST_0_i_1/D            7.567         
ram_reg_1/CLKARDCLK            q1[47]_INST_0_i_1/D            7.567         
ram_reg_0/CLKBWRCLK            q0[9]_INST_0_i_1/D             7.568         
ram_reg_0/CLKBWRCLK            q0[4]_INST_0_i_1/D             7.570         
ram_reg_1/CLKARDCLK            q1[36]_INST_0_i_1/D            7.571         
ram_reg_1/CLKARDCLK            q1[61]_INST_0_i_1/D            7.572         
ram_reg_1/CLKBWRCLK            q0[60]_INST_0_i_1/D            7.573         
ram_reg_1/CLKBWRCLK            q0[43]_INST_0_i_1/D            7.574         
ram_reg_0/CLKARDCLK            q1[2]_INST_0_i_1/D             7.574         
ram_reg_1/CLKARDCLK            q1[51]_INST_0_i_1/D            7.575         
ram_reg_0/CLKARDCLK            q1[11]_INST_0_i_1/D            7.575         
ram_reg_1/CLKARDCLK            q1[42]_INST_0_i_1/D            7.576         
ram_reg_0/CLKARDCLK            q1[4]_INST_0_i_1/D             7.580         
ram_reg_1/CLKBWRCLK            q0[55]_INST_0_i_1/D            7.581         
ram_reg_0/CLKBWRCLK            q0[11]_INST_0_i_1/D            7.587         
ram_reg_0/CLKARDCLK            q1[18]_INST_0_i_1/D            7.587         
ram_reg_1/CLKBWRCLK            q0[35]_INST_0_i_1/D            7.589         
ram_reg_1/CLKARDCLK            q1[50]_INST_0_i_1/D            7.589         
ram_reg_1/CLKBWRCLK            q0[46]_INST_0_i_1/D            7.589         
ram_reg_0/CLKARDCLK            q1[7]_INST_0_i_1/D             7.591         
ram_reg_1/CLKARDCLK            q1[49]_INST_0_i_1/D            7.592         
ram_reg_0/CLKBWRCLK            q0[6]_INST_0_i_1/D             7.592         
ram_reg_1/CLKBWRCLK            q0[63]_INST_0_i_2/D            7.593         
ram_reg_0/CLKARDCLK            q1[28]_INST_0_i_1/D            7.593         
ram_reg_0/CLKBWRCLK            q0[12]_INST_0_i_1/D            7.600         
ram_reg_0/CLKBWRCLK            q0[17]_INST_0_i_1/D            7.600         
ram_reg_0/CLKBWRCLK            q0[22]_INST_0_i_1/D            7.600         
ram_reg_0/CLKBWRCLK            q0[8]_INST_0_i_1/D             7.606         



