0.6
2018.2
Jun 14 2018
20:41:02
U:/VHDL Test/CS2022 Assignment 1/Assignment2/Assignment2.srcs/register_file_sim/new/registerfile_tb.vhd,1552048786,vhdl,,,,registerfile_tb,,,,,,,,
U:/VHDL Test/CS2022 Assignment 1/Assignment2/Assignment2.srcs/sources_1/imports/new/16_bit_reg.vhd,1552039982,vhdl,,,,reg16,,,,,,,,
U:/VHDL Test/CS2022 Assignment 1/Assignment2/Assignment2.srcs/sources_1/imports/new/decoder_3to8.vhd,1552039973,vhdl,,,,decoder_3to8,,,,,,,,
U:/VHDL Test/CS2022 Assignment 1/Assignment2/Assignment2.srcs/sources_1/imports/new/mux8_16bit.vhd,1552045291,vhdl,,,,mux8_16bit,,,,,,,,
U:/VHDL Test/CS2022 Assignment 1/Assignment2/Assignment2.srcs/sources_1/imports/new/register_file.vhd,1551970690,vhdl,,,,register_file,,,,,,,,
