<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p124" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_124{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_124{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_124{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_124{left:69px;bottom:903px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t5_124{left:604px;bottom:910px;}
#t6_124{left:619px;bottom:903px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t7_124{left:69px;bottom:886px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t8_124{left:189px;bottom:979px;letter-spacing:-0.13px;}
#t9_124{left:525px;bottom:979px;letter-spacing:-0.11px;}
#ta_124{left:525px;bottom:962px;letter-spacing:-0.11px;}
#tb_124{left:115px;bottom:852px;letter-spacing:0.12px;word-spacing:0.02px;}
#tc_124{left:201px;bottom:852px;letter-spacing:0.13px;word-spacing:-0.03px;}
#td_124{left:301px;bottom:834px;letter-spacing:0.13px;word-spacing:0.02px;}
#te_124{left:100px;bottom:811px;letter-spacing:-0.12px;}
#tf_124{left:101px;bottom:794px;letter-spacing:-0.14px;}
#tg_124{left:225px;bottom:794px;letter-spacing:-0.12px;word-spacing:0.03px;}
#th_124{left:456px;bottom:794px;letter-spacing:-0.14px;}
#ti_124{left:640px;bottom:794px;letter-spacing:-0.12px;word-spacing:0.05px;}
#tj_124{left:87px;bottom:770px;letter-spacing:-0.18px;}
#tk_124{left:143px;bottom:770px;letter-spacing:-0.14px;}
#tl_124{left:81px;bottom:745px;letter-spacing:-0.14px;}
#tm_124{left:142px;bottom:745px;letter-spacing:-0.18px;}
#tn_124{left:189px;bottom:745px;letter-spacing:-0.15px;}
#to_124{left:527px;bottom:745px;letter-spacing:-0.11px;}
#tp_124{left:189px;bottom:721px;}
#tq_124{left:434px;bottom:721px;letter-spacing:-0.16px;}
#tr_124{left:527px;bottom:721px;letter-spacing:-0.12px;}
#ts_124{left:527px;bottom:700px;letter-spacing:-0.11px;}
#tt_124{left:527px;bottom:683px;letter-spacing:-0.1px;}
#tu_124{left:527px;bottom:666px;letter-spacing:-0.13px;}
#tv_124{left:189px;bottom:642px;}
#tw_124{left:527px;bottom:642px;letter-spacing:-0.14px;}
#tx_124{left:189px;bottom:617px;}
#ty_124{left:434px;bottom:617px;letter-spacing:-0.13px;}
#tz_124{left:527px;bottom:617px;letter-spacing:-0.12px;}
#t10_124{left:527px;bottom:596px;letter-spacing:-0.11px;}
#t11_124{left:527px;bottom:579px;letter-spacing:-0.11px;}
#t12_124{left:189px;bottom:554px;letter-spacing:-0.14px;}
#t13_124{left:527px;bottom:554px;letter-spacing:-0.14px;}
#t14_124{left:80px;bottom:530px;letter-spacing:-0.15px;}
#t15_124{left:142px;bottom:530px;letter-spacing:-0.18px;}
#t16_124{left:189px;bottom:530px;letter-spacing:-0.15px;}
#t17_124{left:434px;bottom:530px;letter-spacing:-0.13px;}
#t18_124{left:527px;bottom:530px;letter-spacing:-0.12px;}
#t19_124{left:189px;bottom:506px;letter-spacing:-0.1px;}
#t1a_124{left:434px;bottom:506px;letter-spacing:-0.14px;}
#t1b_124{left:527px;bottom:506px;letter-spacing:-0.12px;}
#t1c_124{left:527px;bottom:484px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1d_124{left:189px;bottom:460px;letter-spacing:-0.14px;}
#t1e_124{left:434px;bottom:460px;letter-spacing:-0.14px;}
#t1f_124{left:527px;bottom:460px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t1g_124{left:527px;bottom:438px;letter-spacing:-0.11px;}
#t1h_124{left:189px;bottom:414px;letter-spacing:-0.13px;}
#t1i_124{left:434px;bottom:414px;letter-spacing:-0.14px;}
#t1j_124{left:527px;bottom:414px;letter-spacing:-0.12px;}
#t1k_124{left:527px;bottom:393px;letter-spacing:-0.11px;}
#t1l_124{left:189px;bottom:368px;letter-spacing:-0.13px;}
#t1m_124{left:434px;bottom:368px;letter-spacing:-0.14px;}
#t1n_124{left:527px;bottom:368px;letter-spacing:-0.12px;}
#t1o_124{left:527px;bottom:347px;letter-spacing:-0.11px;}
#t1p_124{left:189px;bottom:322px;letter-spacing:-0.13px;}
#t1q_124{left:434px;bottom:322px;letter-spacing:-0.14px;}
#t1r_124{left:527px;bottom:322px;letter-spacing:-0.12px;}
#t1s_124{left:527px;bottom:301px;letter-spacing:-0.11px;}
#t1t_124{left:189px;bottom:276px;letter-spacing:-0.13px;}
#t1u_124{left:434px;bottom:276px;letter-spacing:-0.14px;}
#t1v_124{left:527px;bottom:276px;letter-spacing:-0.12px;}
#t1w_124{left:527px;bottom:255px;letter-spacing:-0.11px;}
#t1x_124{left:189px;bottom:231px;letter-spacing:-0.13px;}
#t1y_124{left:434px;bottom:231px;letter-spacing:-0.14px;}
#t1z_124{left:527px;bottom:231px;letter-spacing:-0.12px;}
#t20_124{left:527px;bottom:209px;letter-spacing:-0.11px;}
#t21_124{left:189px;bottom:185px;letter-spacing:-0.13px;}
#t22_124{left:434px;bottom:185px;letter-spacing:-0.14px;}
#t23_124{left:527px;bottom:185px;letter-spacing:-0.12px;}
#t24_124{left:527px;bottom:163px;letter-spacing:-0.11px;}
#t25_124{left:81px;bottom:139px;letter-spacing:-0.17px;}
#t26_124{left:138px;bottom:139px;letter-spacing:-0.17px;}
#t27_124{left:188px;bottom:139px;letter-spacing:-0.15px;}
#t28_124{left:434px;bottom:139px;letter-spacing:-0.14px;}
#t29_124{left:527px;bottom:139px;letter-spacing:-0.11px;}
#t2a_124{left:527px;bottom:118px;letter-spacing:-0.11px;}
#t2b_124{left:80px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.02px;}
#t2c_124{left:157px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t2d_124{left:303px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t2e_124{left:100px;bottom:1045px;letter-spacing:-0.12px;}
#t2f_124{left:101px;bottom:1028px;letter-spacing:-0.14px;}
#t2g_124{left:224px;bottom:1028px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2h_124{left:454px;bottom:1028px;letter-spacing:-0.14px;}
#t2i_124{left:640px;bottom:1028px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t2j_124{left:87px;bottom:1004px;letter-spacing:-0.18px;}
#t2k_124{left:143px;bottom:1004px;letter-spacing:-0.14px;}

.s1_124{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_124{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_124{font-size:14px;font-family:Verdana_156;color:#000;}
.s4_124{font-size:11px;font-family:Verdana_156;color:#000;}
.s5_124{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s6_124{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s7_124{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts124" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

@font-face {
	font-family: Verdana_156;
	src: url("fonts/Verdana_156.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg124Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg124" style="-webkit-user-select: none;"><object width="935" height="1210" data="124/124.svg" type="image/svg+xml" id="pdf124" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_124" class="t s1_124">2-108 </span><span id="t2_124" class="t s1_124">Vol. 4 </span>
<span id="t3_124" class="t s2_124">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_124" class="t s3_124">Table 2-10 lists model-specific registers (MSRs) that are specific to Intel Atom </span>
<span id="t5_124" class="t s4_124">® </span>
<span id="t6_124" class="t s3_124">processor C2000 Series (CPUID </span>
<span id="t7_124" class="t s3_124">Signature DisplayFamily_DisplayModel value of 06_4DH). </span>
<span id="t8_124" class="t s5_124">63:0 </span><span id="t9_124" class="t s5_124">Time that this module is in module-specific C6 states </span>
<span id="ta_124" class="t s5_124">since last reset. Counts at 1 Mhz frequency. </span>
<span id="tb_124" class="t s6_124">Table 2-10. </span><span id="tc_124" class="t s6_124">Specific MSRs Supported by Intel Atom® Processor C2000 Series with a CPUID Signature </span>
<span id="td_124" class="t s6_124">DisplayFamily_DisplayModel Value of 06_4DH </span>
<span id="te_124" class="t s7_124">Register </span>
<span id="tf_124" class="t s7_124">Address </span><span id="tg_124" class="t s7_124">Register Name / Bit Fields </span><span id="th_124" class="t s7_124">Scope </span><span id="ti_124" class="t s7_124">Bit Description </span>
<span id="tj_124" class="t s7_124">Hex </span><span id="tk_124" class="t s7_124">Dec </span>
<span id="tl_124" class="t s5_124">1A4H </span><span id="tm_124" class="t s5_124">420 </span><span id="tn_124" class="t s5_124">MSR_MISC_FEATURE_CONTROL </span><span id="to_124" class="t s5_124">Miscellaneous Feature Control (R/W) </span>
<span id="tp_124" class="t s5_124">0 </span><span id="tq_124" class="t s5_124">Core </span><span id="tr_124" class="t s5_124">L2 Hardware Prefetcher Disable (R/W) </span>
<span id="ts_124" class="t s5_124">If 1, disables the L2 hardware prefetcher, which </span>
<span id="tt_124" class="t s5_124">fetches additional lines of code or data into the L2 </span>
<span id="tu_124" class="t s5_124">cache. </span>
<span id="tv_124" class="t s5_124">1 </span><span id="tw_124" class="t s5_124">Reserved </span>
<span id="tx_124" class="t s5_124">2 </span><span id="ty_124" class="t s5_124">Core </span><span id="tz_124" class="t s5_124">DCU Hardware Prefetcher Disable (R/W) </span>
<span id="t10_124" class="t s5_124">If 1, disables the L1 data cache prefetcher, which </span>
<span id="t11_124" class="t s5_124">fetches the next cache line into L1 data cache. </span>
<span id="t12_124" class="t s5_124">63:3 </span><span id="t13_124" class="t s5_124">Reserved </span>
<span id="t14_124" class="t s5_124">1ADH </span><span id="t15_124" class="t s5_124">429 </span><span id="t16_124" class="t s5_124">MSR_TURBO_RATIO_LIMIT </span><span id="t17_124" class="t s5_124">Package </span><span id="t18_124" class="t s5_124">Maximum Ratio Limit of Turbo Mode (R/W) </span>
<span id="t19_124" class="t s5_124">7:0 </span><span id="t1a_124" class="t s5_124">Package </span><span id="t1b_124" class="t s5_124">Maximum Ratio Limit for 1C </span>
<span id="t1c_124" class="t s5_124">Maximum turbo ratio limit of 1 core active. </span>
<span id="t1d_124" class="t s5_124">15:8 </span><span id="t1e_124" class="t s5_124">Package </span><span id="t1f_124" class="t s5_124">Maximum Ratio Limit for 2C </span>
<span id="t1g_124" class="t s5_124">Maximum turbo ratio limit of 2 core active. </span>
<span id="t1h_124" class="t s5_124">23:16 </span><span id="t1i_124" class="t s5_124">Package </span><span id="t1j_124" class="t s5_124">Maximum Ratio Limit for 3C </span>
<span id="t1k_124" class="t s5_124">Maximum turbo ratio limit of 3 core active. </span>
<span id="t1l_124" class="t s5_124">31:24 </span><span id="t1m_124" class="t s5_124">Package </span><span id="t1n_124" class="t s5_124">Maximum Ratio Limit for 4C </span>
<span id="t1o_124" class="t s5_124">Maximum turbo ratio limit of 4 core active. </span>
<span id="t1p_124" class="t s5_124">39:32 </span><span id="t1q_124" class="t s5_124">Package </span><span id="t1r_124" class="t s5_124">Maximum Ratio Limit for 5C </span>
<span id="t1s_124" class="t s5_124">Maximum turbo ratio limit of 5 core active. </span>
<span id="t1t_124" class="t s5_124">47:40 </span><span id="t1u_124" class="t s5_124">Package </span><span id="t1v_124" class="t s5_124">Maximum Ratio Limit for 6C </span>
<span id="t1w_124" class="t s5_124">Maximum turbo ratio limit of 6 core active. </span>
<span id="t1x_124" class="t s5_124">55:48 </span><span id="t1y_124" class="t s5_124">Package </span><span id="t1z_124" class="t s5_124">Maximum Ratio Limit for 7C </span>
<span id="t20_124" class="t s5_124">Maximum turbo ratio limit of 7 core active. </span>
<span id="t21_124" class="t s5_124">63:56 </span><span id="t22_124" class="t s5_124">Package </span><span id="t23_124" class="t s5_124">Maximum Ratio Limit for 8C </span>
<span id="t24_124" class="t s5_124">Maximum turbo ratio limit of 8 core active. </span>
<span id="t25_124" class="t s5_124">606H </span><span id="t26_124" class="t s5_124">1542 </span><span id="t27_124" class="t s5_124">MSR_RAPL_POWER_UNIT </span><span id="t28_124" class="t s5_124">Package </span><span id="t29_124" class="t s5_124">Unit Multipliers used in RAPL Interfaces (R/O) </span>
<span id="t2a_124" class="t s5_124">See Section 15.10.1, “RAPL Interfaces.” </span>
<span id="t2b_124" class="t s6_124">Table 2-9. </span><span id="t2c_124" class="t s6_124">Specific MSRs Supported by the Intel Atom® Processor E3000 Series (Contd.)with a CPUID Signature </span>
<span id="t2d_124" class="t s6_124">DisplayFamily_DisplayModel Value of 06_37H </span>
<span id="t2e_124" class="t s7_124">Register </span>
<span id="t2f_124" class="t s7_124">Address </span><span id="t2g_124" class="t s7_124">Register Name / Bit Fields </span><span id="t2h_124" class="t s7_124">Scope </span><span id="t2i_124" class="t s7_124">Bit Description </span>
<span id="t2j_124" class="t s7_124">Hex </span><span id="t2k_124" class="t s7_124">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
