$date
	Sat Feb 13 19:29:13 2021
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module test $end
$var wire 1 ! clk2 $end
$var reg 1 " clk $end
$scope module clock1 $end
$var wire 1 " clk1 $end
$var wire 1 ! clk2 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1"
0!
$end
#10
1!
0"
#20
0!
1"
#30
1!
0"
#40
0!
1"
#50
1!
0"
#60
0!
1"
#70
1!
0"
#80
0!
1"
#90
1!
0"
#100
0!
1"
#110
1!
0"
#120
0!
1"
#130
1!
0"
#140
0!
1"
#150
1!
0"
#160
0!
1"
#170
1!
0"
#180
0!
1"
#190
1!
0"
#200
0!
1"
#210
1!
0"
#220
0!
1"
#230
1!
0"
#240
0!
1"
#250
1!
0"
#260
0!
1"
#270
1!
0"
#280
0!
1"
#290
1!
0"
#300
0!
1"
#310
1!
0"
#320
0!
1"
#330
1!
0"
#340
0!
1"
#350
1!
0"
#360
0!
1"
#370
1!
0"
#380
0!
1"
#390
1!
0"
#400
0!
1"
#410
1!
0"
#420
0!
1"
#430
1!
0"
#440
0!
1"
#450
1!
0"
#460
0!
1"
#470
1!
0"
#480
0!
1"
#490
1!
0"
#500
0!
1"
#510
1!
0"
#520
0!
1"
#530
1!
0"
#540
0!
1"
#550
1!
0"
#560
0!
1"
#570
1!
0"
#580
0!
1"
#590
1!
0"
#600
0!
1"
#610
1!
0"
#620
0!
1"
#630
1!
0"
#640
0!
1"
#650
1!
0"
#660
0!
1"
#670
1!
0"
#680
0!
1"
#690
1!
0"
#700
0!
1"
#710
1!
0"
#720
0!
1"
#730
1!
0"
#740
0!
1"
#750
1!
0"
#760
0!
1"
#770
1!
0"
#780
0!
1"
#790
1!
0"
#800
0!
1"
#810
1!
0"
#820
0!
1"
#830
1!
0"
#840
0!
1"
#850
1!
0"
#860
0!
1"
#870
1!
0"
#880
0!
1"
#890
1!
0"
#900
0!
1"
#910
1!
0"
#920
0!
1"
#930
1!
0"
#940
0!
1"
#950
1!
0"
#960
0!
1"
#970
1!
0"
#980
0!
1"
#990
1!
0"
#1000
0!
1"
