vhdl xil_defaultlib  \
"../../../../arty_scr1.srcs/sources_1/ip/FPU_ap_faddfsub_0_full_dsp_32/sim/FPU_ap_faddfsub_0_full_dsp_32.vhd" \

nosort
