----------------------------------------------------------------------
State after executing cycle: 0
IF.nop: 0
IF.PC: 4
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 00000000010000000000000100000011
EX.nop: 1
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 0
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 0
EX.wrt_enable: 0
MEM.nop: 2
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: 3
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 1
IF.nop: 0
IF.PC: 8
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 00000000100000000000000110000011
EX.nop: 0
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00000
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: LW
EX.wrt_enable: 1
MEM.nop: 1
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: 2
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 2
IF.nop: 0
IF.PC: 12
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 00000000000100100000001000010011
EX.nop: 0
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 8
EX.Rs: 00000
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: LW
EX.wrt_enable: 1
MEM.nop: 0
MEM.ALUresult: 4
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 1
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: 1
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 3
IF.nop: 0
IF.PC: 16
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 00000000010100100000001010110011
EX.nop: 0
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 1
EX.Rs: 00100
EX.Rt: 0
EX.Wrt_reg_addr: 4
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: ADDI
EX.wrt_enable: 1
MEM.nop: 0
MEM.ALUresult: 8
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 1
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: 0
WB.Wrt_data: 5
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 4
IF.nop: 0
IF.PC: 20
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 00000000010100011001010001100011
EX.nop: 0
EX.Read_data1: 1
EX.Read_data2: 0
EX.Imm: 0
EX.Rs: 00100
EX.Rt: 00101
EX.Wrt_reg_addr: 5
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: ADD
EX.wrt_enable: 1
MEM.nop: 0
MEM.ALUresult: 1
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 4
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: 0
WB.Wrt_data: 10
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 5
IF.nop: 0
IF.PC: 24
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 00000000110000000000010101101111
EX.nop: 0
EX.Read_data1: 10
EX.Read_data2: 1
EX.Imm: 8
EX.Rs: 00011
EX.Rt: 00101
EX.Wrt_reg_addr: 0
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: BNE
EX.wrt_enable: 0
MEM.nop: 0
MEM.ALUresult: 1
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 5
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: 0
WB.Wrt_data: 1
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 4
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 6
IF.nop: 0
IF.PC: 28
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 11111110010000010001100011100011
EX.nop: 0
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 0
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 0
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: PASS
EX.wrt_enable: 0
MEM.nop: 0
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: 0
WB.Wrt_data: 1
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 5
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 7
IF.nop: 0
IF.PC: 32
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 11111111111111111111111111111111
EX.nop: 0
EX.Read_data1: 5
EX.Read_data2: 1
EX.Imm: -16
EX.Rs: 00010
EX.Rt: 00100
EX.Wrt_reg_addr: 0
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: BNE
EX.wrt_enable: 0
MEM.nop: 0
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: 0
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 8
IF.nop: 0
IF.PC: 12
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 00000000000100100000001000010011
EX.nop: 0
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 0
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 0
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: PASS
EX.wrt_enable: 0
MEM.nop: 0
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: 0
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 9
IF.nop: 0
IF.PC: 16
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 00000000010100100000001010110011
EX.nop: 0
EX.Read_data1: 1
EX.Read_data2: 0
EX.Imm: 1
EX.Rs: 00100
EX.Rt: 0
EX.Wrt_reg_addr: 4
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: ADDI
EX.wrt_enable: 1
MEM.nop: 0
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: 0
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 10
IF.nop: 0
IF.PC: 20
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 00000000010100011001010001100011
EX.nop: 0
EX.Read_data1: 2
EX.Read_data2: 1
EX.Imm: 0
EX.Rs: 00100
EX.Rt: 00101
EX.Wrt_reg_addr: 5
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: ADD
EX.wrt_enable: 1
MEM.nop: 0
MEM.ALUresult: 2
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 4
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: 0
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 11
IF.nop: 0
IF.PC: 24
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 00000000110000000000010101101111
EX.nop: 0
EX.Read_data1: 10
EX.Read_data2: 3
EX.Imm: 8
EX.Rs: 00011
EX.Rt: 00101
EX.Wrt_reg_addr: 0
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: BNE
EX.wrt_enable: 0
MEM.nop: 0
MEM.ALUresult: 3
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 5
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: 0
WB.Wrt_data: 2
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 4
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 12
IF.nop: 0
IF.PC: 28
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 11111110010000010001100011100011
EX.nop: 0
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 0
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 0
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: PASS
EX.wrt_enable: 0
MEM.nop: 0
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: 0
WB.Wrt_data: 3
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 5
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 13
IF.nop: 0
IF.PC: 32
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 11111111111111111111111111111111
EX.nop: 0
EX.Read_data1: 5
EX.Read_data2: 2
EX.Imm: -16
EX.Rs: 00010
EX.Rt: 00100
EX.Wrt_reg_addr: 0
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: BNE
EX.wrt_enable: 0
MEM.nop: 0
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: 0
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 14
IF.nop: 0
IF.PC: 12
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 00000000000100100000001000010011
EX.nop: 0
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 0
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 0
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: PASS
EX.wrt_enable: 0
MEM.nop: 0
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: 0
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 15
IF.nop: 0
IF.PC: 16
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 00000000010100100000001010110011
EX.nop: 0
EX.Read_data1: 2
EX.Read_data2: 0
EX.Imm: 1
EX.Rs: 00100
EX.Rt: 0
EX.Wrt_reg_addr: 4
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: ADDI
EX.wrt_enable: 1
MEM.nop: 0
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: 0
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 16
IF.nop: 0
IF.PC: 20
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 00000000010100011001010001100011
EX.nop: 0
EX.Read_data1: 3
EX.Read_data2: 3
EX.Imm: 0
EX.Rs: 00100
EX.Rt: 00101
EX.Wrt_reg_addr: 5
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: ADD
EX.wrt_enable: 1
MEM.nop: 0
MEM.ALUresult: 3
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 4
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: 0
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 17
IF.nop: 0
IF.PC: 24
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 00000000110000000000010101101111
EX.nop: 0
EX.Read_data1: 10
EX.Read_data2: 6
EX.Imm: 8
EX.Rs: 00011
EX.Rt: 00101
EX.Wrt_reg_addr: 0
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: BNE
EX.wrt_enable: 0
MEM.nop: 0
MEM.ALUresult: 6
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 5
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: 0
WB.Wrt_data: 3
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 4
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 18
IF.nop: 0
IF.PC: 28
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 11111110010000010001100011100011
EX.nop: 0
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 0
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 0
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: PASS
EX.wrt_enable: 0
MEM.nop: 0
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: 0
WB.Wrt_data: 6
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 5
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 19
IF.nop: 0
IF.PC: 32
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 11111111111111111111111111111111
EX.nop: 0
EX.Read_data1: 5
EX.Read_data2: 3
EX.Imm: -16
EX.Rs: 00010
EX.Rt: 00100
EX.Wrt_reg_addr: 0
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: BNE
EX.wrt_enable: 0
MEM.nop: 0
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: 0
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 20
IF.nop: 0
IF.PC: 12
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 00000000000100100000001000010011
EX.nop: 0
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 0
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 0
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: PASS
EX.wrt_enable: 0
MEM.nop: 0
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: 0
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 21
IF.nop: 0
IF.PC: 16
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 00000000010100100000001010110011
EX.nop: 0
EX.Read_data1: 3
EX.Read_data2: 0
EX.Imm: 1
EX.Rs: 00100
EX.Rt: 0
EX.Wrt_reg_addr: 4
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: ADDI
EX.wrt_enable: 1
MEM.nop: 0
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: 0
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 22
IF.nop: 0
IF.PC: 20
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 00000000010100011001010001100011
EX.nop: 0
EX.Read_data1: 4
EX.Read_data2: 6
EX.Imm: 0
EX.Rs: 00100
EX.Rt: 00101
EX.Wrt_reg_addr: 5
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: ADD
EX.wrt_enable: 1
MEM.nop: 0
MEM.ALUresult: 4
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 4
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: 0
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 23
IF.nop: 0
IF.PC: 24
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 00000000110000000000010101101111
EX.nop: 0
EX.Read_data1: 10
EX.Read_data2: 10
EX.Imm: 8
EX.Rs: 00011
EX.Rt: 00101
EX.Wrt_reg_addr: 0
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: BNE
EX.wrt_enable: 0
MEM.nop: 0
MEM.ALUresult: 10
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 5
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: 0
WB.Wrt_data: 4
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 4
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 24
IF.nop: 0
IF.PC: 28
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 11111110010000010001100011100011
EX.nop: 0
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 12
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 10
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: JAL
EX.wrt_enable: 1
MEM.nop: 0
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: 0
WB.Wrt_data: 10
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 5
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 25
IF.nop: 0
IF.PC: 36
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 00000000010000000010100000100011
EX.nop: 0
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 0
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 0
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: PASS
EX.wrt_enable: 0
MEM.nop: 0
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 10
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: 0
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 26
IF.nop: 0
IF.PC: 40
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 00000000101000000010101000100011
EX.nop: 0
EX.Read_data1: 0
EX.Read_data2: 4
EX.Imm: 16
EX.Rs: 00000
EX.Rt: 00100
EX.Wrt_reg_addr: 0
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: SW
EX.wrt_enable: 0
MEM.nop: 0
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: 0
WB.Wrt_data: 24
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 10
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 27
IF.nop: 0
IF.PC: 44
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 11111110000000000000100011100011
EX.nop: 0
EX.Read_data1: 0
EX.Read_data2: 24
EX.Imm: 20
EX.Rs: 00000
EX.Rt: 01010
EX.Wrt_reg_addr: 0
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: SW
EX.wrt_enable: 0
MEM.nop: 0
MEM.ALUresult: 16
MEM.Store_data: 4
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 1
MEM.wrt_enable: 0
WB.nop: 0
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 28
IF.nop: 0
IF.PC: 48
IF.branch: 0
IF.add_1: 1
ID.nop: 0
ID.Instr: 
EX.nop: 0
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: -16
EX.Rs: 00000
EX.Rt: 00000
EX.Wrt_reg_addr: 0
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: BEQ
EX.wrt_enable: 0
MEM.nop: 0
MEM.ALUresult: 20
MEM.Store_data: 24
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 1
MEM.wrt_enable: 0
WB.nop: 0
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 29
IF.nop: 0
IF.PC: 28
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 11111110010000010001100011100011
EX.nop: 0
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 0
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 0
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: PASS
EX.wrt_enable: 0
MEM.nop: 0
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: 0
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 30
IF.nop: 0
IF.PC: 32
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 11111111111111111111111111111111
EX.nop: 0
EX.Read_data1: 5
EX.Read_data2: 4
EX.Imm: -16
EX.Rs: 00010
EX.Rt: 00100
EX.Wrt_reg_addr: 0
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: BNE
EX.wrt_enable: 0
MEM.nop: 0
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: 0
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 31
IF.nop: 0
IF.PC: 12
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 00000000000100100000001000010011
EX.nop: 0
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 0
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 0
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: PASS
EX.wrt_enable: 0
MEM.nop: 0
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: 0
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 32
IF.nop: 0
IF.PC: 16
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 00000000010100100000001010110011
EX.nop: 0
EX.Read_data1: 4
EX.Read_data2: 0
EX.Imm: 1
EX.Rs: 00100
EX.Rt: 0
EX.Wrt_reg_addr: 4
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: ADDI
EX.wrt_enable: 1
MEM.nop: 0
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: 0
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 33
IF.nop: 0
IF.PC: 20
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 00000000010100011001010001100011
EX.nop: 0
EX.Read_data1: 5
EX.Read_data2: 10
EX.Imm: 0
EX.Rs: 00100
EX.Rt: 00101
EX.Wrt_reg_addr: 5
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: ADD
EX.wrt_enable: 1
MEM.nop: 0
MEM.ALUresult: 5
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 4
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: 0
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 34
IF.nop: 0
IF.PC: 24
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 00000000110000000000010101101111
EX.nop: 0
EX.Read_data1: 10
EX.Read_data2: 15
EX.Imm: 8
EX.Rs: 00011
EX.Rt: 00101
EX.Wrt_reg_addr: 0
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: BNE
EX.wrt_enable: 0
MEM.nop: 0
MEM.ALUresult: 15
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 5
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: 0
WB.Wrt_data: 5
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 4
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 35
IF.nop: 0
IF.PC: 28
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 11111110010000010001100011100011
EX.nop: 0
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 0
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 0
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: PASS
EX.wrt_enable: 0
MEM.nop: 0
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: 0
WB.Wrt_data: 15
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 5
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 36
IF.nop: 0
IF.PC: 32
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 11111111111111111111111111111111
EX.nop: 0
EX.Read_data1: 5
EX.Read_data2: 5
EX.Imm: -16
EX.Rs: 00010
EX.Rt: 00100
EX.Wrt_reg_addr: 0
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: BNE
EX.wrt_enable: 0
MEM.nop: 0
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: 0
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 37
IF.nop: inf
IF.PC: 32
IF.branch: 0
IF.add_1: 0
ID.nop: inf
ID.Instr: 11111111111111111111111111111111
EX.nop: inf
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 0
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 0
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: HALT
EX.wrt_enable: 0
MEM.nop: inf
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: inf
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
