Analysis & Synthesis report for top_level_KSY
Thu May 28 11:00:41 2020
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Registers Packed Into Inferred Megafunctions
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for reg_file:inst13|altsyncram:ARRAY_rtl_0|altsyncram_cme1:auto_generated
 15. Source assignments for reg_file:inst13|altsyncram:ARRAY_rtl_1|altsyncram_cme1:auto_generated
 16. Parameter Settings for User Entity Instance: alu:inst22
 17. Parameter Settings for User Entity Instance: alu_ctl:inst5
 18. Parameter Settings for User Entity Instance: control_single:inst
 19. Parameter Settings for User Entity Instance: BUSMUX:inst3
 20. Parameter Settings for User Entity Instance: BUSMUX:inst10
 21. Parameter Settings for User Entity Instance: mem32:inst15
 22. Parameter Settings for User Entity Instance: BUSMUX:inst7
 23. Parameter Settings for User Entity Instance: imm_gen:inst14
 24. Parameter Settings for User Entity Instance: BUSMUX:inst11
 25. Parameter Settings for Inferred Entity Instance: reg_file:inst13|altsyncram:ARRAY_rtl_0
 26. Parameter Settings for Inferred Entity Instance: reg_file:inst13|altsyncram:ARRAY_rtl_1
 27. altsyncram Parameter Settings by Entity Instance
 28. Analysis & Synthesis Messages
 29. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+--------------------------------+----------------------------------------------+
; Analysis & Synthesis Status    ; Successful - Thu May 28 11:00:40 2020        ;
; Quartus II Version             ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name                  ; top_level_KSY                                ;
; Top-level Entity Name          ; top_level_KSY                                ;
; Family                         ; Arria GX                                     ;
; Logic utilization              ; N/A                                          ;
;     Combinational ALUTs        ; 2,005                                        ;
;     Dedicated logic registers  ; 4,172                                        ;
; Total registers                ; 4172                                         ;
; Total pins                     ; 418                                          ;
; Total virtual pins             ; 0                                            ;
; Total block memory bits        ; 4,096                                        ;
; DSP block 9-bit elements       ; 0                                            ;
; Total GXB Receiver Channels    ; 0                                            ;
; Total GXB Transmitter Channels ; 0                                            ;
; Total PLLs                     ; 0                                            ;
; Total DLLs                     ; 0                                            ;
+--------------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                          ;
+--------------------------------------------------------------+--------------------+--------------------+
; Option                                                       ; Setting            ; Default Value      ;
+--------------------------------------------------------------+--------------------+--------------------+
; Device                                                       ; EP1AGX50DF1152I6   ;                    ;
; Top-level entity name                                        ; top_level_KSY      ; top_level_KSY      ;
; Family name                                                  ; Arria GX           ; Stratix II         ;
; Use Generated Physical Constraints File                      ; Off                ;                    ;
; Use smart compilation                                        ; Off                ; Off                ;
; Restructure Multiplexers                                     ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                          ; Off                ; Off                ;
; Preserve fewer node names                                    ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                    ; Off                ; Off                ;
; Verilog Version                                              ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                 ; VHDL93             ; VHDL93             ;
; State Machine Processing                                     ; Auto               ; Auto               ;
; Safe State Machine                                           ; Off                ; Off                ;
; Extract Verilog State Machines                               ; On                 ; On                 ;
; Extract VHDL State Machines                                  ; On                 ; On                 ;
; Ignore Verilog initial constructs                            ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                   ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops               ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                 ; On                 ;
; Parallel Synthesis                                           ; Off                ; Off                ;
; DSP Block Balancing                                          ; Auto               ; Auto               ;
; NOT Gate Push-Back                                           ; On                 ; On                 ;
; Power-Up Don't Care                                          ; On                 ; On                 ;
; Remove Redundant Logic Cells                                 ; Off                ; Off                ;
; Remove Duplicate Registers                                   ; On                 ; On                 ;
; Ignore CARRY Buffers                                         ; Off                ; Off                ;
; Ignore CASCADE Buffers                                       ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                    ; Off                ; Off                ;
; Ignore LCELL Buffers                                         ; Off                ; Off                ;
; Ignore SOFT Buffers                                          ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                               ; Off                ; Off                ;
; Optimization Technique                                       ; Balanced           ; Balanced           ;
; Carry Chain Length                                           ; 70                 ; 70                 ;
; Auto Carry Chains                                            ; On                 ; On                 ;
; Auto Open-Drain Pins                                         ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                        ; Off                ; Off                ;
; Auto ROM Replacement                                         ; On                 ; On                 ;
; Auto RAM Replacement                                         ; On                 ; On                 ;
; Auto DSP Block Replacement                                   ; On                 ; On                 ;
; Auto Shift Register Replacement                              ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                ; On                 ; On                 ;
; Strict RAM Replacement                                       ; Off                ; Off                ;
; Allow Synchronous Control Signals                            ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                       ; Off                ; Off                ;
; Auto RAM Block Balancing                                     ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                            ; Off                ; Off                ;
; Auto Resource Sharing                                        ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                           ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                           ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing          ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives            ; Off                ; Off                ;
; Timing-Driven Synthesis                                      ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report           ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                           ; Off                ; Off                ;
; Synchronization Register Chain Length                        ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                 ; Normal compilation ; Normal compilation ;
; HDL message level                                            ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages              ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report     ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100                ; 100                ;
; Clock MUX Protection                                         ; On                 ; On                 ;
; Auto Gated Clock Conversion                                  ; Off                ; Off                ;
; Block Design Naming                                          ; Auto               ; Auto               ;
; SDC constraint protection                                    ; Off                ; Off                ;
; Synthesis Effort                                             ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                 ; On                 ;
; Analysis & Synthesis Message Level                           ; Medium             ; Medium             ;
+--------------------------------------------------------------+--------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                          ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                          ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------+
; alu.v                            ; yes             ; User Verilog HDL File              ; C:/altera/90sp2/quartus/Project2 (2)/alu.v                            ;
; alu_ctl.v                        ; yes             ; User Verilog HDL File              ; C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v                        ;
; control_single.v                 ; yes             ; User Verilog HDL File              ; C:/altera/90sp2/quartus/Project2 (2)/control_single.v                 ;
; imm_gen.v                        ; yes             ; User Verilog HDL File              ; C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v                        ;
; mem32.v                          ; yes             ; User Verilog HDL File              ; C:/altera/90sp2/quartus/Project2 (2)/mem32.v                          ;
; PC.v                             ; yes             ; User Verilog HDL File              ; C:/altera/90sp2/quartus/Project2 (2)/PC.v                             ;
; reg_file.v                       ; yes             ; User Verilog HDL File              ; C:/altera/90sp2/quartus/Project2 (2)/reg_file.v                       ;
; top_level_KSY.bdf                ; yes             ; User Block Diagram/Schematic File  ; C:/altera/90sp2/quartus/Project2 (2)/top_level_KSY.bdf                ;
; add_4.v                          ; yes             ; User Verilog HDL File              ; C:/altera/90sp2/quartus/Project2 (2)/add_4.v                          ;
; branch_adder.v                   ; yes             ; User Verilog HDL File              ; C:/altera/90sp2/quartus/Project2 (2)/branch_adder.v                   ;
; shift_left_1.v                   ; yes             ; User Verilog HDL File              ; C:/altera/90sp2/quartus/Project2 (2)/shift_left_1.v                   ;
; and_.v                           ; yes             ; User Verilog HDL File              ; C:/altera/90sp2/quartus/Project2 (2)/and_.v                           ;
; BUSMUX.tdf                       ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/BUSMUX.tdf            ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_mux.inc           ;
; lpm_mux.tdf                      ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_mux.tdf           ;
; aglobal90.inc                    ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/aglobal90.inc         ;
; muxlut.inc                       ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/muxlut.inc            ;
; bypassff.inc                     ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/bypassff.inc          ;
; altshift.inc                     ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/altshift.inc          ;
; db/mux_thc.tdf                   ; yes             ; Auto-Generated Megafunction        ; C:/altera/90sp2/quartus/Project2 (2)/db/mux_thc.tdf                   ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf        ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/stratix_ram_block.inc ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_decode.inc        ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/a_rdenreg.inc         ;
; altrom.inc                       ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/altrom.inc            ;
; altram.inc                       ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/altram.inc            ;
; altdpram.inc                     ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/altdpram.inc          ;
; altqpram.inc                     ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/altqpram.inc          ;
; db/altsyncram_cme1.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/altera/90sp2/quartus/Project2 (2)/db/altsyncram_cme1.tdf           ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+-----------------------------------------------+-------+
; Resource                                      ; Usage ;
+-----------------------------------------------+-------+
; Estimated ALUTs Used                          ; 2005  ;
; Dedicated logic registers                     ; 4172  ;
;                                               ;       ;
; Estimated ALUTs Unavailable                   ; 767   ;
;                                               ;       ;
; Total combinational functions                 ; 2005  ;
; Combinational ALUT usage by number of inputs  ;       ;
;     -- 7 input functions                      ; 64    ;
;     -- 6 input functions                      ; 1351  ;
;     -- 5 input functions                      ; 144   ;
;     -- 4 input functions                      ; 26    ;
;     -- <=3 input functions                    ; 420   ;
;                                               ;       ;
; Combinational ALUTs by mode                   ;       ;
;     -- normal mode                            ; 1752  ;
;     -- extended LUT mode                      ; 64    ;
;     -- arithmetic mode                        ; 189   ;
;     -- shared arithmetic mode                 ; 0     ;
;                                               ;       ;
; Estimated ALUT/register pairs used            ; 6092  ;
;                                               ;       ;
; Total registers                               ; 4172  ;
;     -- Dedicated logic registers              ; 4172  ;
;     -- I/O registers                          ; 0     ;
;                                               ;       ;
; Estimated ALMs:  partially or completely used ; 3,047 ;
;                                               ;       ;
; I/O pins                                      ; 418   ;
; Total block memory bits                       ; 4096  ;
; Maximum fan-out node                          ; clock ;
; Maximum fan-out                               ; 4300  ;
; Total fan-out                                 ; 25042 ;
; Average fan-out                               ; 3.72  ;
+-----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                           ;
+-------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+--------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                  ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+--------------------------------------------------------------------------------------+--------------+
; |top_level_KSY                            ; 2005 (0)          ; 4172 (0)     ; 4096              ; 0            ; 0       ; 0         ; 0         ; 418  ; 0            ; |top_level_KSY                                                                       ; work         ;
;    |PC:inst21|                            ; 1 (1)             ; 63 (63)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top_level_KSY|PC:inst21                                                             ; work         ;
;    |add_4:inst1|                          ; 61 (61)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top_level_KSY|add_4:inst1                                                           ; work         ;
;    |alu:inst22|                           ; 194 (194)         ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top_level_KSY|alu:inst22                                                            ; work         ;
;    |alu_ctl:inst5|                        ; 7 (7)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top_level_KSY|alu_ctl:inst5                                                         ; work         ;
;    |and_:inst6|                           ; 17 (17)           ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top_level_KSY|and_:inst6                                                            ; work         ;
;    |branch_adder:inst4|                   ; 63 (63)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top_level_KSY|branch_adder:inst4                                                    ; work         ;
;    |busmux:inst10|                        ; 64 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top_level_KSY|busmux:inst10                                                         ; work         ;
;       |lpm_mux:$00000|                    ; 64 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top_level_KSY|busmux:inst10|lpm_mux:$00000                                          ; work         ;
;          |mux_thc:auto_generated|         ; 64 (64)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top_level_KSY|busmux:inst10|lpm_mux:$00000|mux_thc:auto_generated                   ; work         ;
;    |busmux:inst11|                        ; 61 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top_level_KSY|busmux:inst11                                                         ; work         ;
;       |lpm_mux:$00000|                    ; 61 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top_level_KSY|busmux:inst11|lpm_mux:$00000                                          ; work         ;
;          |mux_thc:auto_generated|         ; 61 (61)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top_level_KSY|busmux:inst11|lpm_mux:$00000|mux_thc:auto_generated                   ; work         ;
;    |busmux:inst3|                         ; 64 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top_level_KSY|busmux:inst3                                                          ; work         ;
;       |lpm_mux:$00000|                    ; 64 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top_level_KSY|busmux:inst3|lpm_mux:$00000                                           ; work         ;
;          |mux_thc:auto_generated|         ; 64 (64)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top_level_KSY|busmux:inst3|lpm_mux:$00000|mux_thc:auto_generated                    ; work         ;
;    |control_single:inst|                  ; 15 (15)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top_level_KSY|control_single:inst                                                   ; work         ;
;    |imm_gen:inst14|                       ; 25 (25)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top_level_KSY|imm_gen:inst14                                                        ; work         ;
;    |mem32:inst15|                         ; 1433 (1433)       ; 4096 (4096)  ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top_level_KSY|mem32:inst15                                                          ; work         ;
;    |reg_file:inst13|                      ; 0 (0)             ; 0 (0)        ; 4096              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top_level_KSY|reg_file:inst13                                                       ; work         ;
;       |altsyncram:ARRAY_rtl_0|            ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top_level_KSY|reg_file:inst13|altsyncram:ARRAY_rtl_0                                ; work         ;
;          |altsyncram_cme1:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top_level_KSY|reg_file:inst13|altsyncram:ARRAY_rtl_0|altsyncram_cme1:auto_generated ; work         ;
;       |altsyncram:ARRAY_rtl_1|            ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top_level_KSY|reg_file:inst13|altsyncram:ARRAY_rtl_1                                ; work         ;
;          |altsyncram_cme1:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top_level_KSY|reg_file:inst13|altsyncram:ARRAY_rtl_1|altsyncram_cme1:auto_generated ; work         ;
;    |shift_left_1:inst2|                   ; 0 (0)             ; 12 (12)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top_level_KSY|shift_left_1:inst2                                                    ; work         ;
+-------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+--------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                     ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; reg_file:inst13|altsyncram:ARRAY_rtl_0|altsyncram_cme1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 64           ; 64           ; 64           ; 4096 ; None ;
; reg_file:inst13|altsyncram:ARRAY_rtl_1|altsyncram_cme1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 64           ; 64           ; 64           ; 4096 ; None ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                         ;
+------------------------------------------------------+-----------------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal         ; Free of Timing Hazards ;
+------------------------------------------------------+-----------------------------+------------------------+
; alu:inst22|result[63]                                ; alu:inst22|Mux64            ; yes                    ;
; alu:inst22|result[62]                                ; alu:inst22|Mux64            ; yes                    ;
; alu:inst22|result[61]                                ; alu:inst22|Mux64            ; yes                    ;
; alu:inst22|result[60]                                ; alu:inst22|Mux64            ; yes                    ;
; alu:inst22|result[59]                                ; alu:inst22|Mux64            ; yes                    ;
; alu:inst22|result[58]                                ; alu:inst22|Mux64            ; yes                    ;
; alu:inst22|result[57]                                ; alu:inst22|Mux64            ; yes                    ;
; alu:inst22|result[56]                                ; alu:inst22|Mux64            ; yes                    ;
; alu:inst22|result[55]                                ; alu:inst22|Mux64            ; yes                    ;
; alu:inst22|result[54]                                ; alu:inst22|Mux64            ; yes                    ;
; alu:inst22|result[53]                                ; alu:inst22|Mux64            ; yes                    ;
; alu:inst22|result[52]                                ; alu:inst22|Mux64            ; yes                    ;
; alu:inst22|result[51]                                ; alu:inst22|Mux64            ; yes                    ;
; alu:inst22|result[50]                                ; alu:inst22|Mux64            ; yes                    ;
; alu:inst22|result[49]                                ; alu:inst22|Mux64            ; yes                    ;
; alu:inst22|result[48]                                ; alu:inst22|Mux64            ; yes                    ;
; alu:inst22|result[47]                                ; alu:inst22|Mux64            ; yes                    ;
; alu:inst22|result[46]                                ; alu:inst22|Mux64            ; yes                    ;
; alu:inst22|result[45]                                ; alu:inst22|Mux64            ; yes                    ;
; alu:inst22|result[44]                                ; alu:inst22|Mux64            ; yes                    ;
; alu:inst22|result[43]                                ; alu:inst22|Mux64            ; yes                    ;
; alu:inst22|result[42]                                ; alu:inst22|Mux64            ; yes                    ;
; alu:inst22|result[41]                                ; alu:inst22|Mux64            ; yes                    ;
; alu:inst22|result[40]                                ; alu:inst22|Mux64            ; yes                    ;
; alu:inst22|result[39]                                ; alu:inst22|Mux64            ; yes                    ;
; alu:inst22|result[38]                                ; alu:inst22|Mux64            ; yes                    ;
; alu:inst22|result[37]                                ; alu:inst22|Mux64            ; yes                    ;
; alu:inst22|result[36]                                ; alu:inst22|Mux64            ; yes                    ;
; alu:inst22|result[35]                                ; alu:inst22|Mux64            ; yes                    ;
; alu:inst22|result[34]                                ; alu:inst22|Mux64            ; yes                    ;
; alu:inst22|result[33]                                ; alu:inst22|Mux64            ; yes                    ;
; alu:inst22|result[32]                                ; alu:inst22|Mux64            ; yes                    ;
; alu:inst22|result[31]                                ; alu:inst22|Mux64            ; yes                    ;
; alu:inst22|result[30]                                ; alu:inst22|Mux64            ; yes                    ;
; alu:inst22|result[29]                                ; alu:inst22|Mux64            ; yes                    ;
; alu:inst22|result[28]                                ; alu:inst22|Mux64            ; yes                    ;
; alu:inst22|result[27]                                ; alu:inst22|Mux64            ; yes                    ;
; alu:inst22|result[26]                                ; alu:inst22|Mux64            ; yes                    ;
; alu:inst22|result[25]                                ; alu:inst22|Mux64            ; yes                    ;
; alu:inst22|result[24]                                ; alu:inst22|Mux64            ; yes                    ;
; alu:inst22|result[23]                                ; alu:inst22|Mux64            ; yes                    ;
; alu:inst22|result[22]                                ; alu:inst22|Mux64            ; yes                    ;
; alu:inst22|result[21]                                ; alu:inst22|Mux64            ; yes                    ;
; alu:inst22|result[20]                                ; alu:inst22|Mux64            ; yes                    ;
; alu:inst22|result[19]                                ; alu:inst22|Mux64            ; yes                    ;
; alu:inst22|result[18]                                ; alu:inst22|Mux64            ; yes                    ;
; alu:inst22|result[17]                                ; alu:inst22|Mux64            ; yes                    ;
; alu:inst22|result[16]                                ; alu:inst22|Mux64            ; yes                    ;
; alu:inst22|result[15]                                ; alu:inst22|Mux64            ; yes                    ;
; alu:inst22|result[14]                                ; alu:inst22|Mux64            ; yes                    ;
; alu:inst22|result[13]                                ; alu:inst22|Mux64            ; yes                    ;
; alu:inst22|result[12]                                ; alu:inst22|Mux64            ; yes                    ;
; alu:inst22|result[11]                                ; alu:inst22|Mux64            ; yes                    ;
; alu:inst22|result[10]                                ; alu:inst22|Mux64            ; yes                    ;
; alu:inst22|result[9]                                 ; alu:inst22|Mux64            ; yes                    ;
; alu:inst22|result[8]                                 ; alu:inst22|Mux64            ; yes                    ;
; alu:inst22|result[7]                                 ; alu:inst22|Mux64            ; yes                    ;
; alu:inst22|result[6]                                 ; alu:inst22|Mux64            ; yes                    ;
; alu:inst22|result[5]                                 ; alu:inst22|Mux64            ; yes                    ;
; alu:inst22|result[4]                                 ; alu:inst22|Mux64            ; yes                    ;
; alu:inst22|result[3]                                 ; alu:inst22|Mux64            ; yes                    ;
; alu:inst22|result[2]                                 ; alu:inst22|Mux64            ; yes                    ;
; alu:inst22|result[1]                                 ; alu:inst22|Mux64            ; yes                    ;
; alu:inst22|result[0]                                 ; alu:inst22|Mux64            ; yes                    ;
; control_single:inst|MemtoReg                         ; control_single:inst|WideOr0 ; yes                    ;
; imm_gen:inst14|output_64[63]                         ; imm_gen:inst14|WideOr0      ; yes                    ;
; control_single:inst|ALUSrc                           ; control_single:inst|WideOr0 ; yes                    ;
; alu_ctl:inst5|ALUOperation[2]                        ; alu_ctl:inst5|Mux4          ; yes                    ;
; imm_gen:inst14|output_64[62]                         ; imm_gen:inst14|WideOr0      ; yes                    ;
; imm_gen:inst14|output_64[61]                         ; imm_gen:inst14|WideOr0      ; yes                    ;
; imm_gen:inst14|output_64[60]                         ; imm_gen:inst14|WideOr0      ; yes                    ;
; imm_gen:inst14|output_64[59]                         ; imm_gen:inst14|WideOr0      ; yes                    ;
; imm_gen:inst14|output_64[58]                         ; imm_gen:inst14|WideOr0      ; yes                    ;
; imm_gen:inst14|output_64[57]                         ; imm_gen:inst14|WideOr0      ; yes                    ;
; imm_gen:inst14|output_64[56]                         ; imm_gen:inst14|WideOr0      ; yes                    ;
; imm_gen:inst14|output_64[55]                         ; imm_gen:inst14|WideOr0      ; yes                    ;
; imm_gen:inst14|output_64[54]                         ; imm_gen:inst14|WideOr0      ; yes                    ;
; imm_gen:inst14|output_64[53]                         ; imm_gen:inst14|WideOr0      ; yes                    ;
; imm_gen:inst14|output_64[52]                         ; imm_gen:inst14|WideOr0      ; yes                    ;
; imm_gen:inst14|output_64[51]                         ; imm_gen:inst14|WideOr0      ; yes                    ;
; imm_gen:inst14|output_64[50]                         ; imm_gen:inst14|WideOr0      ; yes                    ;
; imm_gen:inst14|output_64[49]                         ; imm_gen:inst14|WideOr0      ; yes                    ;
; imm_gen:inst14|output_64[48]                         ; imm_gen:inst14|WideOr0      ; yes                    ;
; imm_gen:inst14|output_64[47]                         ; imm_gen:inst14|WideOr0      ; yes                    ;
; imm_gen:inst14|output_64[46]                         ; imm_gen:inst14|WideOr0      ; yes                    ;
; imm_gen:inst14|output_64[45]                         ; imm_gen:inst14|WideOr0      ; yes                    ;
; imm_gen:inst14|output_64[44]                         ; imm_gen:inst14|WideOr0      ; yes                    ;
; imm_gen:inst14|output_64[43]                         ; imm_gen:inst14|WideOr0      ; yes                    ;
; imm_gen:inst14|output_64[42]                         ; imm_gen:inst14|WideOr0      ; yes                    ;
; imm_gen:inst14|output_64[41]                         ; imm_gen:inst14|WideOr0      ; yes                    ;
; imm_gen:inst14|output_64[40]                         ; imm_gen:inst14|WideOr0      ; yes                    ;
; imm_gen:inst14|output_64[39]                         ; imm_gen:inst14|WideOr0      ; yes                    ;
; imm_gen:inst14|output_64[38]                         ; imm_gen:inst14|WideOr0      ; yes                    ;
; imm_gen:inst14|output_64[37]                         ; imm_gen:inst14|WideOr0      ; yes                    ;
; imm_gen:inst14|output_64[36]                         ; imm_gen:inst14|WideOr0      ; yes                    ;
; imm_gen:inst14|output_64[35]                         ; imm_gen:inst14|WideOr0      ; yes                    ;
; imm_gen:inst14|output_64[34]                         ; imm_gen:inst14|WideOr0      ; yes                    ;
; imm_gen:inst14|output_64[33]                         ; imm_gen:inst14|WideOr0      ; yes                    ;
; imm_gen:inst14|output_64[32]                         ; imm_gen:inst14|WideOr0      ; yes                    ;
; imm_gen:inst14|output_64[31]                         ; imm_gen:inst14|WideOr0      ; yes                    ;
; Number of user-specified and inferred latches = 138  ;                             ;                        ;
+------------------------------------------------------+-----------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                ;
+----------------------------------------+------------------------------------------+
; Register name                          ; Reason for Removal                       ;
+----------------------------------------+------------------------------------------+
; shift_left_1:inst2|s_Imm[0]            ; Stuck at GND due to stuck port data_in   ;
; PC:inst21|OldValue[0]                  ; Stuck at GND due to stuck port data_in   ;
; shift_left_1:inst2|s_Imm[12..62]       ; Merged with shift_left_1:inst2|s_Imm[63] ;
; Total Number of Removed Registers = 53 ;                                          ;
+----------------------------------------+------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4172  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4097  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; PC:inst21|OldValue[31]                 ; 3       ;
; PC:inst21|OldValue[29]                 ; 3       ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+----------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions             ;
+-------------------------+-------------------------+------+
; Register Name           ; Megafunction            ; Type ;
+-------------------------+-------------------------+------+
; reg_file:inst13|RD1[0]  ; reg_file:inst13|ARRAY~0 ; RAM  ;
; reg_file:inst13|RD1[1]  ; reg_file:inst13|ARRAY~0 ; RAM  ;
; reg_file:inst13|RD1[2]  ; reg_file:inst13|ARRAY~0 ; RAM  ;
; reg_file:inst13|RD1[3]  ; reg_file:inst13|ARRAY~0 ; RAM  ;
; reg_file:inst13|RD1[4]  ; reg_file:inst13|ARRAY~0 ; RAM  ;
; reg_file:inst13|RD1[5]  ; reg_file:inst13|ARRAY~0 ; RAM  ;
; reg_file:inst13|RD1[6]  ; reg_file:inst13|ARRAY~0 ; RAM  ;
; reg_file:inst13|RD1[7]  ; reg_file:inst13|ARRAY~0 ; RAM  ;
; reg_file:inst13|RD1[8]  ; reg_file:inst13|ARRAY~0 ; RAM  ;
; reg_file:inst13|RD1[9]  ; reg_file:inst13|ARRAY~0 ; RAM  ;
; reg_file:inst13|RD1[10] ; reg_file:inst13|ARRAY~0 ; RAM  ;
; reg_file:inst13|RD1[11] ; reg_file:inst13|ARRAY~0 ; RAM  ;
; reg_file:inst13|RD1[12] ; reg_file:inst13|ARRAY~0 ; RAM  ;
; reg_file:inst13|RD1[13] ; reg_file:inst13|ARRAY~0 ; RAM  ;
; reg_file:inst13|RD1[14] ; reg_file:inst13|ARRAY~0 ; RAM  ;
; reg_file:inst13|RD1[15] ; reg_file:inst13|ARRAY~0 ; RAM  ;
; reg_file:inst13|RD1[16] ; reg_file:inst13|ARRAY~0 ; RAM  ;
; reg_file:inst13|RD1[17] ; reg_file:inst13|ARRAY~0 ; RAM  ;
; reg_file:inst13|RD1[18] ; reg_file:inst13|ARRAY~0 ; RAM  ;
; reg_file:inst13|RD1[19] ; reg_file:inst13|ARRAY~0 ; RAM  ;
; reg_file:inst13|RD1[20] ; reg_file:inst13|ARRAY~0 ; RAM  ;
; reg_file:inst13|RD1[21] ; reg_file:inst13|ARRAY~0 ; RAM  ;
; reg_file:inst13|RD1[22] ; reg_file:inst13|ARRAY~0 ; RAM  ;
; reg_file:inst13|RD1[23] ; reg_file:inst13|ARRAY~0 ; RAM  ;
; reg_file:inst13|RD1[24] ; reg_file:inst13|ARRAY~0 ; RAM  ;
; reg_file:inst13|RD1[25] ; reg_file:inst13|ARRAY~0 ; RAM  ;
; reg_file:inst13|RD1[26] ; reg_file:inst13|ARRAY~0 ; RAM  ;
; reg_file:inst13|RD1[27] ; reg_file:inst13|ARRAY~0 ; RAM  ;
; reg_file:inst13|RD1[28] ; reg_file:inst13|ARRAY~0 ; RAM  ;
; reg_file:inst13|RD1[29] ; reg_file:inst13|ARRAY~0 ; RAM  ;
; reg_file:inst13|RD1[30] ; reg_file:inst13|ARRAY~0 ; RAM  ;
; reg_file:inst13|RD1[31] ; reg_file:inst13|ARRAY~0 ; RAM  ;
; reg_file:inst13|RD1[32] ; reg_file:inst13|ARRAY~0 ; RAM  ;
; reg_file:inst13|RD1[33] ; reg_file:inst13|ARRAY~0 ; RAM  ;
; reg_file:inst13|RD1[34] ; reg_file:inst13|ARRAY~0 ; RAM  ;
; reg_file:inst13|RD1[35] ; reg_file:inst13|ARRAY~0 ; RAM  ;
; reg_file:inst13|RD1[36] ; reg_file:inst13|ARRAY~0 ; RAM  ;
; reg_file:inst13|RD1[37] ; reg_file:inst13|ARRAY~0 ; RAM  ;
; reg_file:inst13|RD1[38] ; reg_file:inst13|ARRAY~0 ; RAM  ;
; reg_file:inst13|RD1[39] ; reg_file:inst13|ARRAY~0 ; RAM  ;
; reg_file:inst13|RD1[40] ; reg_file:inst13|ARRAY~0 ; RAM  ;
; reg_file:inst13|RD1[41] ; reg_file:inst13|ARRAY~0 ; RAM  ;
; reg_file:inst13|RD1[42] ; reg_file:inst13|ARRAY~0 ; RAM  ;
; reg_file:inst13|RD1[43] ; reg_file:inst13|ARRAY~0 ; RAM  ;
; reg_file:inst13|RD1[44] ; reg_file:inst13|ARRAY~0 ; RAM  ;
; reg_file:inst13|RD1[45] ; reg_file:inst13|ARRAY~0 ; RAM  ;
; reg_file:inst13|RD1[46] ; reg_file:inst13|ARRAY~0 ; RAM  ;
; reg_file:inst13|RD1[47] ; reg_file:inst13|ARRAY~0 ; RAM  ;
; reg_file:inst13|RD1[48] ; reg_file:inst13|ARRAY~0 ; RAM  ;
; reg_file:inst13|RD1[49] ; reg_file:inst13|ARRAY~0 ; RAM  ;
; reg_file:inst13|RD1[50] ; reg_file:inst13|ARRAY~0 ; RAM  ;
; reg_file:inst13|RD1[51] ; reg_file:inst13|ARRAY~0 ; RAM  ;
; reg_file:inst13|RD1[52] ; reg_file:inst13|ARRAY~0 ; RAM  ;
; reg_file:inst13|RD1[53] ; reg_file:inst13|ARRAY~0 ; RAM  ;
; reg_file:inst13|RD1[54] ; reg_file:inst13|ARRAY~0 ; RAM  ;
; reg_file:inst13|RD1[55] ; reg_file:inst13|ARRAY~0 ; RAM  ;
; reg_file:inst13|RD1[56] ; reg_file:inst13|ARRAY~0 ; RAM  ;
; reg_file:inst13|RD1[57] ; reg_file:inst13|ARRAY~0 ; RAM  ;
; reg_file:inst13|RD1[58] ; reg_file:inst13|ARRAY~0 ; RAM  ;
; reg_file:inst13|RD1[59] ; reg_file:inst13|ARRAY~0 ; RAM  ;
; reg_file:inst13|RD1[60] ; reg_file:inst13|ARRAY~0 ; RAM  ;
; reg_file:inst13|RD1[61] ; reg_file:inst13|ARRAY~0 ; RAM  ;
; reg_file:inst13|RD1[62] ; reg_file:inst13|ARRAY~0 ; RAM  ;
; reg_file:inst13|RD1[63] ; reg_file:inst13|ARRAY~0 ; RAM  ;
; reg_file:inst13|RD2[0]  ; reg_file:inst13|ARRAY~1 ; RAM  ;
; reg_file:inst13|RD2[1]  ; reg_file:inst13|ARRAY~1 ; RAM  ;
; reg_file:inst13|RD2[2]  ; reg_file:inst13|ARRAY~1 ; RAM  ;
; reg_file:inst13|RD2[3]  ; reg_file:inst13|ARRAY~1 ; RAM  ;
; reg_file:inst13|RD2[4]  ; reg_file:inst13|ARRAY~1 ; RAM  ;
; reg_file:inst13|RD2[5]  ; reg_file:inst13|ARRAY~1 ; RAM  ;
; reg_file:inst13|RD2[6]  ; reg_file:inst13|ARRAY~1 ; RAM  ;
; reg_file:inst13|RD2[7]  ; reg_file:inst13|ARRAY~1 ; RAM  ;
; reg_file:inst13|RD2[8]  ; reg_file:inst13|ARRAY~1 ; RAM  ;
; reg_file:inst13|RD2[9]  ; reg_file:inst13|ARRAY~1 ; RAM  ;
; reg_file:inst13|RD2[10] ; reg_file:inst13|ARRAY~1 ; RAM  ;
; reg_file:inst13|RD2[11] ; reg_file:inst13|ARRAY~1 ; RAM  ;
; reg_file:inst13|RD2[12] ; reg_file:inst13|ARRAY~1 ; RAM  ;
; reg_file:inst13|RD2[13] ; reg_file:inst13|ARRAY~1 ; RAM  ;
; reg_file:inst13|RD2[14] ; reg_file:inst13|ARRAY~1 ; RAM  ;
; reg_file:inst13|RD2[15] ; reg_file:inst13|ARRAY~1 ; RAM  ;
; reg_file:inst13|RD2[16] ; reg_file:inst13|ARRAY~1 ; RAM  ;
; reg_file:inst13|RD2[17] ; reg_file:inst13|ARRAY~1 ; RAM  ;
; reg_file:inst13|RD2[18] ; reg_file:inst13|ARRAY~1 ; RAM  ;
; reg_file:inst13|RD2[19] ; reg_file:inst13|ARRAY~1 ; RAM  ;
; reg_file:inst13|RD2[20] ; reg_file:inst13|ARRAY~1 ; RAM  ;
; reg_file:inst13|RD2[21] ; reg_file:inst13|ARRAY~1 ; RAM  ;
; reg_file:inst13|RD2[22] ; reg_file:inst13|ARRAY~1 ; RAM  ;
; reg_file:inst13|RD2[23] ; reg_file:inst13|ARRAY~1 ; RAM  ;
; reg_file:inst13|RD2[24] ; reg_file:inst13|ARRAY~1 ; RAM  ;
; reg_file:inst13|RD2[25] ; reg_file:inst13|ARRAY~1 ; RAM  ;
; reg_file:inst13|RD2[26] ; reg_file:inst13|ARRAY~1 ; RAM  ;
; reg_file:inst13|RD2[27] ; reg_file:inst13|ARRAY~1 ; RAM  ;
; reg_file:inst13|RD2[28] ; reg_file:inst13|ARRAY~1 ; RAM  ;
; reg_file:inst13|RD2[29] ; reg_file:inst13|ARRAY~1 ; RAM  ;
; reg_file:inst13|RD2[30] ; reg_file:inst13|ARRAY~1 ; RAM  ;
; reg_file:inst13|RD2[31] ; reg_file:inst13|ARRAY~1 ; RAM  ;
; reg_file:inst13|RD2[32] ; reg_file:inst13|ARRAY~1 ; RAM  ;
; reg_file:inst13|RD2[33] ; reg_file:inst13|ARRAY~1 ; RAM  ;
; reg_file:inst13|RD2[34] ; reg_file:inst13|ARRAY~1 ; RAM  ;
; reg_file:inst13|RD2[35] ; reg_file:inst13|ARRAY~1 ; RAM  ;
; reg_file:inst13|RD2[36] ; reg_file:inst13|ARRAY~1 ; RAM  ;
; reg_file:inst13|RD2[37] ; reg_file:inst13|ARRAY~1 ; RAM  ;
; reg_file:inst13|RD2[38] ; reg_file:inst13|ARRAY~1 ; RAM  ;
; reg_file:inst13|RD2[39] ; reg_file:inst13|ARRAY~1 ; RAM  ;
; reg_file:inst13|RD2[40] ; reg_file:inst13|ARRAY~1 ; RAM  ;
; reg_file:inst13|RD2[41] ; reg_file:inst13|ARRAY~1 ; RAM  ;
; reg_file:inst13|RD2[42] ; reg_file:inst13|ARRAY~1 ; RAM  ;
; reg_file:inst13|RD2[43] ; reg_file:inst13|ARRAY~1 ; RAM  ;
; reg_file:inst13|RD2[44] ; reg_file:inst13|ARRAY~1 ; RAM  ;
; reg_file:inst13|RD2[45] ; reg_file:inst13|ARRAY~1 ; RAM  ;
; reg_file:inst13|RD2[46] ; reg_file:inst13|ARRAY~1 ; RAM  ;
; reg_file:inst13|RD2[47] ; reg_file:inst13|ARRAY~1 ; RAM  ;
; reg_file:inst13|RD2[48] ; reg_file:inst13|ARRAY~1 ; RAM  ;
; reg_file:inst13|RD2[49] ; reg_file:inst13|ARRAY~1 ; RAM  ;
; reg_file:inst13|RD2[50] ; reg_file:inst13|ARRAY~1 ; RAM  ;
; reg_file:inst13|RD2[51] ; reg_file:inst13|ARRAY~1 ; RAM  ;
; reg_file:inst13|RD2[52] ; reg_file:inst13|ARRAY~1 ; RAM  ;
; reg_file:inst13|RD2[53] ; reg_file:inst13|ARRAY~1 ; RAM  ;
; reg_file:inst13|RD2[54] ; reg_file:inst13|ARRAY~1 ; RAM  ;
; reg_file:inst13|RD2[55] ; reg_file:inst13|ARRAY~1 ; RAM  ;
; reg_file:inst13|RD2[56] ; reg_file:inst13|ARRAY~1 ; RAM  ;
; reg_file:inst13|RD2[57] ; reg_file:inst13|ARRAY~1 ; RAM  ;
; reg_file:inst13|RD2[58] ; reg_file:inst13|ARRAY~1 ; RAM  ;
; reg_file:inst13|RD2[59] ; reg_file:inst13|ARRAY~1 ; RAM  ;
; reg_file:inst13|RD2[60] ; reg_file:inst13|ARRAY~1 ; RAM  ;
; reg_file:inst13|RD2[61] ; reg_file:inst13|ARRAY~1 ; RAM  ;
; reg_file:inst13|RD2[62] ; reg_file:inst13|ARRAY~1 ; RAM  ;
; reg_file:inst13|RD2[63] ; reg_file:inst13|ARRAY~1 ; RAM  ;
+-------------------------+-------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+
; 4:1                ; 2 bits    ; 4 ALUTs       ; 4 ALUTs              ; 0 ALUTs                ; No         ; |top_level_KSY|alu_ctl:inst5|Mux2       ;
; 4:1                ; 64 bits   ; 128 ALUTs     ; 128 ALUTs            ; 0 ALUTs                ; No         ; |top_level_KSY|alu:inst22|Mux0          ;
; 3:1                ; 5 bits    ; 10 ALUTs      ; 10 ALUTs             ; 0 ALUTs                ; No         ; |top_level_KSY|imm_gen:inst14|Selector9 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for reg_file:inst13|altsyncram:ARRAY_rtl_0|altsyncram_cme1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for reg_file:inst13|altsyncram:ARRAY_rtl_1|altsyncram_cme1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:inst22 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; ALU_add        ; 0010  ; Unsigned Binary                ;
; ALU_sub        ; 0110  ; Unsigned Binary                ;
; ALU_and        ; 0000  ; Unsigned Binary                ;
; ALU_or         ; 0001  ; Unsigned Binary                ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu_ctl:inst5 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; F7_add         ; 0     ; Unsigned Binary                   ;
; F7_sub         ; 1     ; Unsigned Binary                   ;
; F7_and         ; 0     ; Unsigned Binary                   ;
; F7_or          ; 0     ; Unsigned Binary                   ;
; F3_add         ; 000   ; Unsigned Binary                   ;
; F3_sub         ; 000   ; Unsigned Binary                   ;
; F3_and         ; 111   ; Unsigned Binary                   ;
; F3_or          ; 110   ; Unsigned Binary                   ;
; ALU_add        ; 0010  ; Unsigned Binary                   ;
; ALU_sub        ; 0110  ; Unsigned Binary                   ;
; ALU_and        ; 0000  ; Unsigned Binary                   ;
; ALU_or         ; 0001  ; Unsigned Binary                   ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control_single:inst ;
+----------------+---------+---------------------------------------+
; Parameter Name ; Value   ; Type                                  ;
+----------------+---------+---------------------------------------+
; R_FORMAT       ; 0110011 ; Unsigned Binary                       ;
; LD             ; 0000011 ; Unsigned Binary                       ;
; SD             ; 0100011 ; Unsigned Binary                       ;
; BEQ            ; 1100111 ; Unsigned Binary                       ;
+----------------+---------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:inst3 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; WIDTH          ; 64    ; Untyped                          ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:inst10 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTH          ; 64    ; Untyped                           ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem32:inst15    ;
+----------------+---------------------------+-----------------+
; Parameter Name ; Value                     ; Type            ;
+----------------+---------------------------+-----------------+
; BASE_ADDRESS   ; 0000000000000000000000000 ; Unsigned Binary ;
+----------------+---------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:inst7 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; WIDTH          ; 64    ; Untyped                          ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: imm_gen:inst14 ;
+----------------+---------+----------------------------------+
; Parameter Name ; Value   ; Type                             ;
+----------------+---------+----------------------------------+
; R_FORMAT       ; 0110011 ; Unsigned Binary                  ;
; LD             ; 0000011 ; Unsigned Binary                  ;
; SD             ; 0100011 ; Unsigned Binary                  ;
; BEQ            ; 1100111 ; Unsigned Binary                  ;
+----------------+---------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:inst11 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTH          ; 64    ; Untyped                           ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: reg_file:inst13|altsyncram:ARRAY_rtl_0 ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                     ;
; WIDTH_A                            ; 64                   ; Untyped                     ;
; WIDTHAD_A                          ; 6                    ; Untyped                     ;
; NUMWORDS_A                         ; 64                   ; Untyped                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 64                   ; Untyped                     ;
; WIDTHAD_B                          ; 6                    ; Untyped                     ;
; NUMWORDS_B                         ; 64                   ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; DEVICE_FAMILY                      ; Arria GX             ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_cme1      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: reg_file:inst13|altsyncram:ARRAY_rtl_1 ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                     ;
; WIDTH_A                            ; 64                   ; Untyped                     ;
; WIDTHAD_A                          ; 6                    ; Untyped                     ;
; NUMWORDS_A                         ; 64                   ; Untyped                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 64                   ; Untyped                     ;
; WIDTHAD_B                          ; 6                    ; Untyped                     ;
; NUMWORDS_B                         ; 64                   ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; DEVICE_FAMILY                      ; Arria GX             ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_cme1      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                   ;
+-------------------------------------------+----------------------------------------+
; Name                                      ; Value                                  ;
+-------------------------------------------+----------------------------------------+
; Number of entity instances                ; 2                                      ;
; Entity Instance                           ; reg_file:inst13|altsyncram:ARRAY_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                              ;
;     -- WIDTH_A                            ; 64                                     ;
;     -- NUMWORDS_A                         ; 64                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                           ;
;     -- WIDTH_B                            ; 64                                     ;
;     -- NUMWORDS_B                         ; 64                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ;
; Entity Instance                           ; reg_file:inst13|altsyncram:ARRAY_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                              ;
;     -- WIDTH_A                            ; 64                                     ;
;     -- NUMWORDS_A                         ; 64                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                           ;
;     -- WIDTH_B                            ; 64                                     ;
;     -- NUMWORDS_B                         ; 64                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ;
+-------------------------------------------+----------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu May 28 11:00:23 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top_level_KSY -c top_level_KSY
Info: Found 1 design units, including 1 entities, in source file alu.v
    Info: Found entity 1: alu
Info: Found 1 design units, including 1 entities, in source file alu_ctl.v
    Info: Found entity 1: alu_ctl
Info: Found 1 design units, including 1 entities, in source file control_single.v
    Info: Found entity 1: control_single
Info: Found 1 design units, including 1 entities, in source file imm_gen.v
    Info: Found entity 1: imm_gen
Info: Found 1 design units, including 1 entities, in source file mem32.v
    Info: Found entity 1: mem32
Info: Found 1 design units, including 1 entities, in source file PC.v
    Info: Found entity 1: PC
Info: Found 1 design units, including 1 entities, in source file reg_file.v
    Info: Found entity 1: reg_file
Info: Found 1 design units, including 1 entities, in source file top_level_KSY.bdf
    Info: Found entity 1: top_level_KSY
Info: Found 1 design units, including 1 entities, in source file add_4.v
    Info: Found entity 1: add_4
Info: Found 1 design units, including 1 entities, in source file branch_adder.v
    Info: Found entity 1: branch_adder
Info: Found 1 design units, including 1 entities, in source file shift_left_1.v
    Info: Found entity 1: shift_left_1
Info: Found 1 design units, including 1 entities, in source file and_.v
    Info: Found entity 1: and_
Info: Elaborating entity "top_level_KSY" for the top level hierarchy
Info: Elaborating entity "alu" for hierarchy "alu:inst22"
Warning (10235): Verilog HDL Always Construct warning at alu.v(49): variable "result" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at alu.v(52): variable "result" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at alu.v(16): inferring latch(es) for variable "result", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "result[0]" at alu.v(16)
Info (10041): Inferred latch for "result[1]" at alu.v(16)
Info (10041): Inferred latch for "result[2]" at alu.v(16)
Info (10041): Inferred latch for "result[3]" at alu.v(16)
Info (10041): Inferred latch for "result[4]" at alu.v(16)
Info (10041): Inferred latch for "result[5]" at alu.v(16)
Info (10041): Inferred latch for "result[6]" at alu.v(16)
Info (10041): Inferred latch for "result[7]" at alu.v(16)
Info (10041): Inferred latch for "result[8]" at alu.v(16)
Info (10041): Inferred latch for "result[9]" at alu.v(16)
Info (10041): Inferred latch for "result[10]" at alu.v(16)
Info (10041): Inferred latch for "result[11]" at alu.v(16)
Info (10041): Inferred latch for "result[12]" at alu.v(16)
Info (10041): Inferred latch for "result[13]" at alu.v(16)
Info (10041): Inferred latch for "result[14]" at alu.v(16)
Info (10041): Inferred latch for "result[15]" at alu.v(16)
Info (10041): Inferred latch for "result[16]" at alu.v(16)
Info (10041): Inferred latch for "result[17]" at alu.v(16)
Info (10041): Inferred latch for "result[18]" at alu.v(16)
Info (10041): Inferred latch for "result[19]" at alu.v(16)
Info (10041): Inferred latch for "result[20]" at alu.v(16)
Info (10041): Inferred latch for "result[21]" at alu.v(16)
Info (10041): Inferred latch for "result[22]" at alu.v(16)
Info (10041): Inferred latch for "result[23]" at alu.v(16)
Info (10041): Inferred latch for "result[24]" at alu.v(16)
Info (10041): Inferred latch for "result[25]" at alu.v(16)
Info (10041): Inferred latch for "result[26]" at alu.v(16)
Info (10041): Inferred latch for "result[27]" at alu.v(16)
Info (10041): Inferred latch for "result[28]" at alu.v(16)
Info (10041): Inferred latch for "result[29]" at alu.v(16)
Info (10041): Inferred latch for "result[30]" at alu.v(16)
Info (10041): Inferred latch for "result[31]" at alu.v(16)
Info (10041): Inferred latch for "result[32]" at alu.v(16)
Info (10041): Inferred latch for "result[33]" at alu.v(16)
Info (10041): Inferred latch for "result[34]" at alu.v(16)
Info (10041): Inferred latch for "result[35]" at alu.v(16)
Info (10041): Inferred latch for "result[36]" at alu.v(16)
Info (10041): Inferred latch for "result[37]" at alu.v(16)
Info (10041): Inferred latch for "result[38]" at alu.v(16)
Info (10041): Inferred latch for "result[39]" at alu.v(16)
Info (10041): Inferred latch for "result[40]" at alu.v(16)
Info (10041): Inferred latch for "result[41]" at alu.v(16)
Info (10041): Inferred latch for "result[42]" at alu.v(16)
Info (10041): Inferred latch for "result[43]" at alu.v(16)
Info (10041): Inferred latch for "result[44]" at alu.v(16)
Info (10041): Inferred latch for "result[45]" at alu.v(16)
Info (10041): Inferred latch for "result[46]" at alu.v(16)
Info (10041): Inferred latch for "result[47]" at alu.v(16)
Info (10041): Inferred latch for "result[48]" at alu.v(16)
Info (10041): Inferred latch for "result[49]" at alu.v(16)
Info (10041): Inferred latch for "result[50]" at alu.v(16)
Info (10041): Inferred latch for "result[51]" at alu.v(16)
Info (10041): Inferred latch for "result[52]" at alu.v(16)
Info (10041): Inferred latch for "result[53]" at alu.v(16)
Info (10041): Inferred latch for "result[54]" at alu.v(16)
Info (10041): Inferred latch for "result[55]" at alu.v(16)
Info (10041): Inferred latch for "result[56]" at alu.v(16)
Info (10041): Inferred latch for "result[57]" at alu.v(16)
Info (10041): Inferred latch for "result[58]" at alu.v(16)
Info (10041): Inferred latch for "result[59]" at alu.v(16)
Info (10041): Inferred latch for "result[60]" at alu.v(16)
Info (10041): Inferred latch for "result[61]" at alu.v(16)
Info (10041): Inferred latch for "result[62]" at alu.v(16)
Info (10041): Inferred latch for "result[63]" at alu.v(16)
Info: Elaborating entity "alu_ctl" for hierarchy "alu_ctl:inst5"
Warning (10270): Verilog HDL Case Statement warning at alu_ctl.v(27): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at alu_ctl.v(25): inferring latch(es) for variable "ALUOperation", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "ALUOperation[0]" at alu_ctl.v(25)
Info (10041): Inferred latch for "ALUOperation[1]" at alu_ctl.v(25)
Info (10041): Inferred latch for "ALUOperation[2]" at alu_ctl.v(25)
Info (10041): Inferred latch for "ALUOperation[3]" at alu_ctl.v(25)
Info: Elaborating entity "control_single" for hierarchy "control_single:inst"
Warning (10270): Verilog HDL Case Statement warning at control_single.v(16): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at control_single.v(14): inferring latch(es) for variable "ALUSrc", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_single.v(14): inferring latch(es) for variable "MemtoReg", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_single.v(14): inferring latch(es) for variable "RegWrite", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_single.v(14): inferring latch(es) for variable "MemRead", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_single.v(14): inferring latch(es) for variable "MemWrite", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_single.v(14): inferring latch(es) for variable "Branch", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_single.v(14): inferring latch(es) for variable "ALUOp", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "ALUOp[0]" at control_single.v(14)
Info (10041): Inferred latch for "ALUOp[1]" at control_single.v(14)
Info (10041): Inferred latch for "Branch" at control_single.v(14)
Info (10041): Inferred latch for "MemWrite" at control_single.v(14)
Info (10041): Inferred latch for "MemRead" at control_single.v(14)
Info (10041): Inferred latch for "RegWrite" at control_single.v(14)
Info (10041): Inferred latch for "MemtoReg" at control_single.v(14)
Info (10041): Inferred latch for "ALUSrc" at control_single.v(14)
Info: Elaborating entity "reg_file" for hierarchy "reg_file:inst13"
Info: Elaborating entity "BUSMUX" for hierarchy "BUSMUX:inst3"
Info: Elaborated megafunction instantiation "BUSMUX:inst3"
Info: Instantiated megafunction "BUSMUX:inst3" with the following parameter:
    Info: Parameter "WIDTH" = "64"
Info: Elaborating entity "lpm_mux" for hierarchy "BUSMUX:inst3|lpm_mux:$00000"
Info: Elaborated megafunction instantiation "BUSMUX:inst3|lpm_mux:$00000", which is child of megafunction instantiation "BUSMUX:inst3"
Info: Found 1 design units, including 1 entities, in source file db/mux_thc.tdf
    Info: Found entity 1: mux_thc
Info: Elaborating entity "mux_thc" for hierarchy "BUSMUX:inst3|lpm_mux:$00000|mux_thc:auto_generated"
Info: Elaborating entity "mem32" for hierarchy "mem32:inst15"
Warning (10235): Verilog HDL Always Construct warning at mem32.v(21): variable "address" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10175): Verilog HDL warning at mem32.v(22): ignoring unsupported system task
Warning (10175): Verilog HDL warning at mem32.v(24): ignoring unsupported system task
Warning (10175): Verilog HDL warning at mem32.v(35): ignoring unsupported system task
Info: Elaborating entity "imm_gen" for hierarchy "imm_gen:inst14"
Warning (10270): Verilog HDL Case Statement warning at imm_gen.v(18): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at imm_gen.v(15): inferring latch(es) for variable "output_64", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "output_64[0]" at imm_gen.v(15)
Info (10041): Inferred latch for "output_64[1]" at imm_gen.v(15)
Info (10041): Inferred latch for "output_64[2]" at imm_gen.v(15)
Info (10041): Inferred latch for "output_64[3]" at imm_gen.v(15)
Info (10041): Inferred latch for "output_64[4]" at imm_gen.v(15)
Info (10041): Inferred latch for "output_64[5]" at imm_gen.v(15)
Info (10041): Inferred latch for "output_64[6]" at imm_gen.v(15)
Info (10041): Inferred latch for "output_64[7]" at imm_gen.v(15)
Info (10041): Inferred latch for "output_64[8]" at imm_gen.v(15)
Info (10041): Inferred latch for "output_64[9]" at imm_gen.v(15)
Info (10041): Inferred latch for "output_64[10]" at imm_gen.v(15)
Info (10041): Inferred latch for "output_64[11]" at imm_gen.v(15)
Info (10041): Inferred latch for "output_64[12]" at imm_gen.v(15)
Info (10041): Inferred latch for "output_64[13]" at imm_gen.v(15)
Info (10041): Inferred latch for "output_64[14]" at imm_gen.v(15)
Info (10041): Inferred latch for "output_64[15]" at imm_gen.v(15)
Info (10041): Inferred latch for "output_64[16]" at imm_gen.v(15)
Info (10041): Inferred latch for "output_64[17]" at imm_gen.v(15)
Info (10041): Inferred latch for "output_64[18]" at imm_gen.v(15)
Info (10041): Inferred latch for "output_64[19]" at imm_gen.v(15)
Info (10041): Inferred latch for "output_64[20]" at imm_gen.v(15)
Info (10041): Inferred latch for "output_64[21]" at imm_gen.v(15)
Info (10041): Inferred latch for "output_64[22]" at imm_gen.v(15)
Info (10041): Inferred latch for "output_64[23]" at imm_gen.v(15)
Info (10041): Inferred latch for "output_64[24]" at imm_gen.v(15)
Info (10041): Inferred latch for "output_64[25]" at imm_gen.v(15)
Info (10041): Inferred latch for "output_64[26]" at imm_gen.v(15)
Info (10041): Inferred latch for "output_64[27]" at imm_gen.v(15)
Info (10041): Inferred latch for "output_64[28]" at imm_gen.v(15)
Info (10041): Inferred latch for "output_64[29]" at imm_gen.v(15)
Info (10041): Inferred latch for "output_64[30]" at imm_gen.v(15)
Info (10041): Inferred latch for "output_64[31]" at imm_gen.v(15)
Info (10041): Inferred latch for "output_64[32]" at imm_gen.v(15)
Info (10041): Inferred latch for "output_64[33]" at imm_gen.v(15)
Info (10041): Inferred latch for "output_64[34]" at imm_gen.v(15)
Info (10041): Inferred latch for "output_64[35]" at imm_gen.v(15)
Info (10041): Inferred latch for "output_64[36]" at imm_gen.v(15)
Info (10041): Inferred latch for "output_64[37]" at imm_gen.v(15)
Info (10041): Inferred latch for "output_64[38]" at imm_gen.v(15)
Info (10041): Inferred latch for "output_64[39]" at imm_gen.v(15)
Info (10041): Inferred latch for "output_64[40]" at imm_gen.v(15)
Info (10041): Inferred latch for "output_64[41]" at imm_gen.v(15)
Info (10041): Inferred latch for "output_64[42]" at imm_gen.v(15)
Info (10041): Inferred latch for "output_64[43]" at imm_gen.v(15)
Info (10041): Inferred latch for "output_64[44]" at imm_gen.v(15)
Info (10041): Inferred latch for "output_64[45]" at imm_gen.v(15)
Info (10041): Inferred latch for "output_64[46]" at imm_gen.v(15)
Info (10041): Inferred latch for "output_64[47]" at imm_gen.v(15)
Info (10041): Inferred latch for "output_64[48]" at imm_gen.v(15)
Info (10041): Inferred latch for "output_64[49]" at imm_gen.v(15)
Info (10041): Inferred latch for "output_64[50]" at imm_gen.v(15)
Info (10041): Inferred latch for "output_64[51]" at imm_gen.v(15)
Info (10041): Inferred latch for "output_64[52]" at imm_gen.v(15)
Info (10041): Inferred latch for "output_64[53]" at imm_gen.v(15)
Info (10041): Inferred latch for "output_64[54]" at imm_gen.v(15)
Info (10041): Inferred latch for "output_64[55]" at imm_gen.v(15)
Info (10041): Inferred latch for "output_64[56]" at imm_gen.v(15)
Info (10041): Inferred latch for "output_64[57]" at imm_gen.v(15)
Info (10041): Inferred latch for "output_64[58]" at imm_gen.v(15)
Info (10041): Inferred latch for "output_64[59]" at imm_gen.v(15)
Info (10041): Inferred latch for "output_64[60]" at imm_gen.v(15)
Info (10041): Inferred latch for "output_64[61]" at imm_gen.v(15)
Info (10041): Inferred latch for "output_64[62]" at imm_gen.v(15)
Info (10041): Inferred latch for "output_64[63]" at imm_gen.v(15)
Info: Elaborating entity "PC" for hierarchy "PC:inst21"
Info: Elaborating entity "and_" for hierarchy "and_:inst6"
Info: Elaborating entity "add_4" for hierarchy "add_4:inst1"
Info: Elaborating entity "branch_adder" for hierarchy "branch_adder:inst4"
Warning (10175): Verilog HDL warning at branch_adder.v(16): ignoring unsupported system task
Warning (10175): Verilog HDL warning at branch_adder.v(17): ignoring unsupported system task
Warning (10235): Verilog HDL Always Construct warning at branch_adder.v(18): variable "PC_value" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at branch_adder.v(19): variable "temp_sum" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info: Elaborating entity "shift_left_1" for hierarchy "shift_left_1:inst2"
Warning: Inferred dual-clock RAM node "reg_file:inst13|ARRAY~0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning: Inferred dual-clock RAM node "reg_file:inst13|ARRAY~1" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info: Found 1 instances of uninferred RAM logic
    Info: RAM logic "mem32:inst15|mem_array" is uninferred due to asynchronous read logic
Warning: Memory Initialization File or Hexadecimal (Intel-Format) File "top_level_KSY.ram0_mem32_70ac2f9.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info: Inferred 2 megafunctions from design logic
    Info: Inferred altsyncram megafunction from the following design logic: "reg_file:inst13|ARRAY~0" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 64
        Info: Parameter WIDTHAD_A set to 6
        Info: Parameter NUMWORDS_A set to 64
        Info: Parameter WIDTH_B set to 64
        Info: Parameter WIDTHAD_B set to 6
        Info: Parameter NUMWORDS_B set to 64
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK1
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
    Info: Inferred altsyncram megafunction from the following design logic: "reg_file:inst13|ARRAY~1" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 64
        Info: Parameter WIDTHAD_A set to 6
        Info: Parameter NUMWORDS_A set to 64
        Info: Parameter WIDTH_B set to 64
        Info: Parameter WIDTHAD_B set to 6
        Info: Parameter NUMWORDS_B set to 64
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK1
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
Info: Elaborated megafunction instantiation "reg_file:inst13|altsyncram:ARRAY_rtl_0"
Info: Instantiated megafunction "reg_file:inst13|altsyncram:ARRAY_rtl_0" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info: Parameter "WIDTH_A" = "64"
    Info: Parameter "WIDTHAD_A" = "6"
    Info: Parameter "NUMWORDS_A" = "64"
    Info: Parameter "WIDTH_B" = "64"
    Info: Parameter "WIDTHAD_B" = "6"
    Info: Parameter "NUMWORDS_B" = "64"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "RAM_BLOCK_TYPE" = "AUTO"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_cme1.tdf
    Info: Found entity 1: altsyncram_cme1
Info: Duplicate LATCH primitives merged into single LATCH primitive
    Info: Duplicate LATCH primitive "imm_gen:inst14|output_64[62]" merged with LATCH primitive "imm_gen:inst14|output_64[63]"
    Info: Duplicate LATCH primitive "imm_gen:inst14|output_64[61]" merged with LATCH primitive "imm_gen:inst14|output_64[63]"
    Info: Duplicate LATCH primitive "imm_gen:inst14|output_64[60]" merged with LATCH primitive "imm_gen:inst14|output_64[63]"
    Info: Duplicate LATCH primitive "imm_gen:inst14|output_64[59]" merged with LATCH primitive "imm_gen:inst14|output_64[63]"
    Info: Duplicate LATCH primitive "imm_gen:inst14|output_64[58]" merged with LATCH primitive "imm_gen:inst14|output_64[63]"
    Info: Duplicate LATCH primitive "imm_gen:inst14|output_64[57]" merged with LATCH primitive "imm_gen:inst14|output_64[63]"
    Info: Duplicate LATCH primitive "imm_gen:inst14|output_64[56]" merged with LATCH primitive "imm_gen:inst14|output_64[63]"
    Info: Duplicate LATCH primitive "imm_gen:inst14|output_64[55]" merged with LATCH primitive "imm_gen:inst14|output_64[63]"
    Info: Duplicate LATCH primitive "imm_gen:inst14|output_64[54]" merged with LATCH primitive "imm_gen:inst14|output_64[63]"
    Info: Duplicate LATCH primitive "imm_gen:inst14|output_64[53]" merged with LATCH primitive "imm_gen:inst14|output_64[63]"
    Info: Duplicate LATCH primitive "imm_gen:inst14|output_64[52]" merged with LATCH primitive "imm_gen:inst14|output_64[63]"
    Info: Duplicate LATCH primitive "imm_gen:inst14|output_64[51]" merged with LATCH primitive "imm_gen:inst14|output_64[63]"
    Info: Duplicate LATCH primitive "imm_gen:inst14|output_64[50]" merged with LATCH primitive "imm_gen:inst14|output_64[63]"
    Info: Duplicate LATCH primitive "imm_gen:inst14|output_64[49]" merged with LATCH primitive "imm_gen:inst14|output_64[63]"
    Info: Duplicate LATCH primitive "imm_gen:inst14|output_64[48]" merged with LATCH primitive "imm_gen:inst14|output_64[63]"
    Info: Duplicate LATCH primitive "imm_gen:inst14|output_64[47]" merged with LATCH primitive "imm_gen:inst14|output_64[63]"
    Info: Duplicate LATCH primitive "imm_gen:inst14|output_64[46]" merged with LATCH primitive "imm_gen:inst14|output_64[63]"
    Info: Duplicate LATCH primitive "imm_gen:inst14|output_64[45]" merged with LATCH primitive "imm_gen:inst14|output_64[63]"
    Info: Duplicate LATCH primitive "imm_gen:inst14|output_64[44]" merged with LATCH primitive "imm_gen:inst14|output_64[63]"
    Info: Duplicate LATCH primitive "imm_gen:inst14|output_64[43]" merged with LATCH primitive "imm_gen:inst14|output_64[63]"
    Info: Duplicate LATCH primitive "imm_gen:inst14|output_64[42]" merged with LATCH primitive "imm_gen:inst14|output_64[63]"
    Info: Duplicate LATCH primitive "imm_gen:inst14|output_64[41]" merged with LATCH primitive "imm_gen:inst14|output_64[63]"
    Info: Duplicate LATCH primitive "imm_gen:inst14|output_64[40]" merged with LATCH primitive "imm_gen:inst14|output_64[63]"
    Info: Duplicate LATCH primitive "imm_gen:inst14|output_64[39]" merged with LATCH primitive "imm_gen:inst14|output_64[63]"
    Info: Duplicate LATCH primitive "imm_gen:inst14|output_64[38]" merged with LATCH primitive "imm_gen:inst14|output_64[63]"
    Info: Duplicate LATCH primitive "imm_gen:inst14|output_64[37]" merged with LATCH primitive "imm_gen:inst14|output_64[63]"
    Info: Duplicate LATCH primitive "imm_gen:inst14|output_64[36]" merged with LATCH primitive "imm_gen:inst14|output_64[63]"
    Info: Duplicate LATCH primitive "imm_gen:inst14|output_64[35]" merged with LATCH primitive "imm_gen:inst14|output_64[63]"
    Info: Duplicate LATCH primitive "imm_gen:inst14|output_64[34]" merged with LATCH primitive "imm_gen:inst14|output_64[63]"
    Info: Duplicate LATCH primitive "imm_gen:inst14|output_64[33]" merged with LATCH primitive "imm_gen:inst14|output_64[63]"
    Info: Duplicate LATCH primitive "imm_gen:inst14|output_64[32]" merged with LATCH primitive "imm_gen:inst14|output_64[63]"
    Info: Duplicate LATCH primitive "imm_gen:inst14|output_64[31]" merged with LATCH primitive "imm_gen:inst14|output_64[63]"
    Info: Duplicate LATCH primitive "imm_gen:inst14|output_64[30]" merged with LATCH primitive "imm_gen:inst14|output_64[63]"
    Info: Duplicate LATCH primitive "imm_gen:inst14|output_64[29]" merged with LATCH primitive "imm_gen:inst14|output_64[63]"
    Info: Duplicate LATCH primitive "imm_gen:inst14|output_64[28]" merged with LATCH primitive "imm_gen:inst14|output_64[63]"
    Info: Duplicate LATCH primitive "imm_gen:inst14|output_64[27]" merged with LATCH primitive "imm_gen:inst14|output_64[63]"
    Info: Duplicate LATCH primitive "imm_gen:inst14|output_64[26]" merged with LATCH primitive "imm_gen:inst14|output_64[63]"
    Info: Duplicate LATCH primitive "imm_gen:inst14|output_64[25]" merged with LATCH primitive "imm_gen:inst14|output_64[63]"
    Info: Duplicate LATCH primitive "imm_gen:inst14|output_64[24]" merged with LATCH primitive "imm_gen:inst14|output_64[63]"
    Info: Duplicate LATCH primitive "imm_gen:inst14|output_64[23]" merged with LATCH primitive "imm_gen:inst14|output_64[63]"
    Info: Duplicate LATCH primitive "imm_gen:inst14|output_64[22]" merged with LATCH primitive "imm_gen:inst14|output_64[63]"
    Info: Duplicate LATCH primitive "imm_gen:inst14|output_64[21]" merged with LATCH primitive "imm_gen:inst14|output_64[63]"
    Info: Duplicate LATCH primitive "imm_gen:inst14|output_64[20]" merged with LATCH primitive "imm_gen:inst14|output_64[63]"
    Info: Duplicate LATCH primitive "imm_gen:inst14|output_64[19]" merged with LATCH primitive "imm_gen:inst14|output_64[63]"
    Info: Duplicate LATCH primitive "imm_gen:inst14|output_64[18]" merged with LATCH primitive "imm_gen:inst14|output_64[63]"
    Info: Duplicate LATCH primitive "imm_gen:inst14|output_64[17]" merged with LATCH primitive "imm_gen:inst14|output_64[63]"
    Info: Duplicate LATCH primitive "imm_gen:inst14|output_64[16]" merged with LATCH primitive "imm_gen:inst14|output_64[63]"
    Info: Duplicate LATCH primitive "imm_gen:inst14|output_64[15]" merged with LATCH primitive "imm_gen:inst14|output_64[63]"
    Info: Duplicate LATCH primitive "imm_gen:inst14|output_64[14]" merged with LATCH primitive "imm_gen:inst14|output_64[63]"
    Info: Duplicate LATCH primitive "imm_gen:inst14|output_64[13]" merged with LATCH primitive "imm_gen:inst14|output_64[63]"
    Info: Duplicate LATCH primitive "imm_gen:inst14|output_64[12]" merged with LATCH primitive "imm_gen:inst14|output_64[63]"
    Info: Duplicate LATCH primitive "imm_gen:inst14|output_64[11]" merged with LATCH primitive "imm_gen:inst14|output_64[63]"
    Info: Duplicate LATCH primitive "control_single:inst|Branch" merged with LATCH primitive "control_single:inst|ALUOp[0]"
Warning: Latch alu:inst22|result[63] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5|ALUOperation[0]
Warning: Latch alu:inst22|result[62] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5|ALUOperation[0]
Warning: Latch alu:inst22|result[61] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5|ALUOperation[0]
Warning: Latch alu:inst22|result[60] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5|ALUOperation[0]
Warning: Latch alu:inst22|result[59] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5|ALUOperation[0]
Warning: Latch alu:inst22|result[58] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5|ALUOperation[0]
Warning: Latch alu:inst22|result[57] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5|ALUOperation[0]
Warning: Latch alu:inst22|result[56] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5|ALUOperation[0]
Warning: Latch alu:inst22|result[55] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5|ALUOperation[0]
Warning: Latch alu:inst22|result[54] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5|ALUOperation[0]
Warning: Latch alu:inst22|result[53] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5|ALUOperation[0]
Warning: Latch alu:inst22|result[52] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5|ALUOperation[0]
Warning: Latch alu:inst22|result[51] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5|ALUOperation[0]
Warning: Latch alu:inst22|result[50] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5|ALUOperation[0]
Warning: Latch alu:inst22|result[49] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5|ALUOperation[0]
Warning: Latch alu:inst22|result[48] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5|ALUOperation[0]
Warning: Latch alu:inst22|result[47] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5|ALUOperation[0]
Warning: Latch alu:inst22|result[46] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5|ALUOperation[0]
Warning: Latch alu:inst22|result[45] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5|ALUOperation[0]
Warning: Latch alu:inst22|result[44] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5|ALUOperation[0]
Warning: Latch alu:inst22|result[43] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5|ALUOperation[0]
Warning: Latch alu:inst22|result[42] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5|ALUOperation[0]
Warning: Latch alu:inst22|result[41] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5|ALUOperation[0]
Warning: Latch alu:inst22|result[40] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5|ALUOperation[0]
Warning: Latch alu:inst22|result[39] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5|ALUOperation[0]
Warning: Latch alu:inst22|result[38] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5|ALUOperation[0]
Warning: Latch alu:inst22|result[37] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5|ALUOperation[0]
Warning: Latch alu:inst22|result[36] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5|ALUOperation[0]
Warning: Latch alu:inst22|result[35] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5|ALUOperation[0]
Warning: Latch alu:inst22|result[34] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5|ALUOperation[0]
Warning: Latch alu:inst22|result[33] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5|ALUOperation[0]
Warning: Latch alu:inst22|result[32] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5|ALUOperation[0]
Warning: Latch alu:inst22|result[31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5|ALUOperation[0]
Warning: Latch alu:inst22|result[30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5|ALUOperation[0]
Warning: Latch alu:inst22|result[29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5|ALUOperation[0]
Warning: Latch alu:inst22|result[28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5|ALUOperation[0]
Warning: Latch alu:inst22|result[27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5|ALUOperation[0]
Warning: Latch alu:inst22|result[26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5|ALUOperation[0]
Warning: Latch alu:inst22|result[25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5|ALUOperation[0]
Warning: Latch alu:inst22|result[24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5|ALUOperation[0]
Warning: Latch alu:inst22|result[23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5|ALUOperation[0]
Warning: Latch alu:inst22|result[22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5|ALUOperation[0]
Warning: Latch alu:inst22|result[21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5|ALUOperation[0]
Warning: Latch alu:inst22|result[20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5|ALUOperation[0]
Warning: Latch alu:inst22|result[19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5|ALUOperation[0]
Warning: Latch alu:inst22|result[18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5|ALUOperation[0]
Warning: Latch alu:inst22|result[17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5|ALUOperation[0]
Warning: Latch alu:inst22|result[16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5|ALUOperation[0]
Warning: Latch alu:inst22|result[15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5|ALUOperation[0]
Warning: Latch alu:inst22|result[14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5|ALUOperation[0]
Warning: Latch alu:inst22|result[13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5|ALUOperation[0]
Warning: Latch alu:inst22|result[12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5|ALUOperation[0]
Warning: Latch alu:inst22|result[11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5|ALUOperation[0]
Warning: Latch alu:inst22|result[10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5|ALUOperation[0]
Warning: Latch alu:inst22|result[9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5|ALUOperation[0]
Warning: Latch alu:inst22|result[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5|ALUOperation[0]
Warning: Latch alu:inst22|result[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5|ALUOperation[0]
Warning: Latch alu:inst22|result[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5|ALUOperation[0]
Warning: Latch alu:inst22|result[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5|ALUOperation[0]
Warning: Latch alu:inst22|result[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5|ALUOperation[0]
Warning: Latch alu:inst22|result[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5|ALUOperation[0]
Warning: Latch alu:inst22|result[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5|ALUOperation[0]
Warning: Latch alu:inst22|result[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5|ALUOperation[0]
Warning: Latch alu:inst22|result[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5|ALUOperation[0]
Warning: Latch control_single:inst|MemtoReg has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal INSTRUCTION[0]
Warning: Latch control_single:inst|ALUSrc has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal INSTRUCTION[0]
Warning: Latch alu_ctl:inst5|ALUOperation[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal control_single:inst|ALUOp[0]
Warning: Latch imm_gen:inst14|output_64[10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal INSTRUCTION[0]
Warning: Latch imm_gen:inst14|output_64[9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal INSTRUCTION[0]
Warning: Latch imm_gen:inst14|output_64[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal INSTRUCTION[0]
Warning: Latch imm_gen:inst14|output_64[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal INSTRUCTION[0]
Warning: Latch imm_gen:inst14|output_64[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal INSTRUCTION[0]
Warning: Latch imm_gen:inst14|output_64[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal INSTRUCTION[0]
Warning: Latch imm_gen:inst14|output_64[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal INSTRUCTION[2]
Warning: Latch imm_gen:inst14|output_64[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal INSTRUCTION[2]
Warning: Latch imm_gen:inst14|output_64[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal INSTRUCTION[2]
Warning: Latch imm_gen:inst14|output_64[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal INSTRUCTION[2]
Warning: Latch imm_gen:inst14|output_64[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal INSTRUCTION[2]
Warning: Latch alu_ctl:inst5|ALUOperation[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal control_single:inst|ALUOp[0]
Warning: Latch alu_ctl:inst5|ALUOperation[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal control_single:inst|ALUOp[1]
Warning: Latch control_single:inst|RegWrite has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal INSTRUCTION[2]
Warning: Latch control_single:inst|MemWrite has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal INSTRUCTION[0]
Warning: Latch control_single:inst|ALUOp[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal INSTRUCTION[2]
Warning: Latch control_single:inst|ALUOp[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal INSTRUCTION[0]
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "CURRENT_PC[0]" is stuck at GND
Info: Removed 1 MSB VCC or GND address nodes from RAM block "reg_file:inst13|altsyncram:ARRAY_rtl_1|altsyncram_cme1:auto_generated|ALTSYNCRAM"
Info: Removed 1 MSB VCC or GND address nodes from RAM block "reg_file:inst13|altsyncram:ARRAY_rtl_0|altsyncram_cme1:auto_generated|ALTSYNCRAM"
Info: Generated suppressed messages file C:/altera/90sp2/quartus/Project2 (2)/top_level_KSY.map.smsg
Info: Implemented 6650 device resources after synthesis - the final resource count might be different
    Info: Implemented 98 input pins
    Info: Implemented 320 output pins
    Info: Implemented 6104 logic cells
    Info: Implemented 128 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 196 warnings
    Info: Peak virtual memory: 274 megabytes
    Info: Processing ended: Thu May 28 11:00:41 2020
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:16


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/altera/90sp2/quartus/Project2 (2)/top_level_KSY.map.smsg.


