// Copyright (C) 2026 SharpEmu Emulator Project
// SPDX-License-Identifier: GPL-2.0-or-later

using SharpEmu.HLE;
using SharpEmu.Libs.Pad;
using Xunit;

namespace SharpEmu.Libs.Tests.Pad;

public sealed class PadExportsTests
{
    private const ulong Base = 0x1_0000_0000;
    private const int PrimaryUserId = 0x10000000;
    private const int InvalidHandle = unchecked((int)0x80920003);
    private const int AlreadyOpened = unchecked((int)0x80920004);
    private const int NotInitialized = unchecked((int)0x80920005);
    private const int NoHandle = unchecked((int)0x80920008);
    private const int InvalidArgument = unchecked((int)0x80920001);

    private readonly FakeCpuMemory _memory = new(Base, 0x1000);
    private readonly CpuContext _ctx;

    public PadExportsTests()
    {
        _ctx = new CpuContext(_memory, Generation.Gen5);
        Assert.Equal(0, PadExports.PadInit(_ctx));
        Assert.Equal(1, Open(0));
    }

    [NativeX64Theory]
    [InlineData(0, 0)]
    [InlineData(4, 4)]
    [InlineData(15, 12)]
    public void DeviceClassParseData_BoundsThePayloadAndPreservesAdjacentMemory(int length, int copied)
    {
        var padData = new byte[0x78];
        padData[0x4C] = 1;
        padData[0x6B] = (byte)length;
        for (var index = 0; index < 12; index++)
        {
            padData[0x6C + index] = (byte)(index + 1);
        }
        Assert.True(_memory.TryWrite(Base + 0x100, padData));
        Assert.True(_memory.TryWrite(Base + 0x200, Enumerable.Repeat((byte)0xA5, 32).ToArray()));
        _ctx[CpuRegister.Rdi] = 1;
        _ctx[CpuRegister.Rsi] = Base + 0x100;
        _ctx[CpuRegister.Rdx] = Base + 0x200;

        Assert.Equal(0, PadExports.PadDeviceClassParseData(_ctx));
        var output = new byte[32];
        Assert.True(_memory.TryRead(Base + 0x200, output));
        Assert.Equal(copied == 0 ? 0 : -1, BitConverter.ToInt32(output));
        Assert.Equal(1, output[4]);
        Assert.Equal(copied, output[8]);
        Assert.Equal(padData.AsSpan(0x6C, copied).ToArray(), output.AsSpan(12, copied).ToArray());
        Assert.All(output[24..], value => Assert.Equal(0xA5, value));
    }

    [NativeX64Fact]
    public void DeviceClassGetExtendedInformation_LeavesAdjacentMemoryIntact()
    {
        const ulong address = Base + 0x100;
        Assert.True(_memory.TryWrite(address, Enumerable.Repeat((byte)0xA5, 32).ToArray()));
        _ctx[CpuRegister.Rdi] = 1;
        _ctx[CpuRegister.Rsi] = address;
        Assert.Equal(0, PadExports.PadDeviceClassGetExtendedInformation(_ctx));
        var output = new byte[32];
        Assert.True(_memory.TryRead(address, output));
        Assert.All(output[..0x14], value => Assert.Equal(0, value));
        Assert.All(output[0x14..], value => Assert.Equal(0xA5, value));
    }

    [NativeX64Theory]
    [InlineData(0, InvalidHandle)]
    [InlineData(1, 0)]
    [InlineData(2, InvalidHandle)]
    [InlineData(-1, InvalidHandle)]
    public void SetTiltCorrectionState_ValidatesHandle(int handle, int expected)
    {
        _ctx[CpuRegister.Rdi] = unchecked((ulong)handle);
        Assert.Equal(expected, PadExports.PadSetTiltCorrectionState(_ctx));
    }

    // ABI: int scePadResetOrientation(int32_t handle) — handle only, no out
    // parameter, so the only failure mode is a bad handle.
    [NativeX64Theory]
    [InlineData(0, InvalidHandle)]
    [InlineData(1, 0)]
    [InlineData(2, InvalidHandle)]
    [InlineData(-1, InvalidHandle)]
    public void ResetOrientation_ValidatesHandle(int handle, int expected)
    {
        _ctx[CpuRegister.Rdi] = unchecked((ulong)handle);
        Assert.Equal(expected, PadExports.PadResetOrientation(_ctx));
        Assert.Equal(unchecked((ulong)expected), _ctx[CpuRegister.Rax]);
    }

    [NativeX64Theory]
    [InlineData(0, InvalidHandle)]
    [InlineData(1, 0)]
    [InlineData(2, InvalidHandle)]
    [InlineData(-1, InvalidHandle)]
    public void SetAngularVelocityDeadbandState_ValidatesHandle(int handle, int expected)
    {
        _ctx[CpuRegister.Rdi] = unchecked((ulong)handle);
        Assert.Equal(expected, PadExports.PadSetAngularVelocityDeadbandState(_ctx));
    }

    [NativeX64Fact]
    public void SetAngularVelocityDeadbandState_AcceptsReopenedSessionAndRejectsClosedHandle()
    {
        _ctx[CpuRegister.Rdi] = 1;
        Assert.Equal(0, PadExports.PadClose(_ctx));
        var handle = Open(0);
        Assert.True(handle > 1);

        _ctx[CpuRegister.Rdi] = 1;
        Assert.Equal(InvalidHandle, PadExports.PadSetAngularVelocityDeadbandState(_ctx));
        _ctx[CpuRegister.Rdi] = unchecked((ulong)handle);
        Assert.Equal(0, PadExports.PadSetAngularVelocityDeadbandState(_ctx));
    }

    /// <summary>
    /// Mirrors the calling frame observed in PPSA10112: the out-param points at
    /// rbp-0x30 and the caller's stack cookie sits at rbp-0x28, so the state is
    /// eight bytes. Writing more would smash the cookie and fail the guest's
    /// stack check, which is the failure mode this size guards against.
    /// </summary>
    [NativeX64Fact]
    public void GetTriggerEffectState_WritesEightBytesAndLeavesTheCookieIntact()
    {
        const ulong stateAddress = Base + 0x100;
        const ulong cookieAddress = stateAddress + 8;
        const ulong cookie = 0xC0DEC0DECAFEBA00UL;

        Assert.True(_memory.TryWrite(stateAddress, new byte[] { 0xEE, 0xEE, 0xEE, 0xEE, 0xEE, 0xEE, 0xEE, 0xEE }));
        Assert.True(_memory.TryWrite(cookieAddress, BitConverter.GetBytes(cookie)));

        _ctx[CpuRegister.Rdi] = 1;
        _ctx[CpuRegister.Rsi] = stateAddress;

        Assert.Equal(0, PadExports.PadGetTriggerEffectState(_ctx));

        Span<byte> state = stackalloc byte[8];
        Assert.True(_memory.TryRead(stateAddress, state));
        foreach (var value in state)
        {
            Assert.Equal(0, value);
        }

        Span<byte> guard = stackalloc byte[8];
        Assert.True(_memory.TryRead(cookieAddress, guard));
        Assert.Equal(cookie, BitConverter.ToUInt64(guard));
    }

    [NativeX64Fact]
    public void GetExtControllerInformation_DoesNotOverwriteCallerCookie()
    {
        const ulong informationAddress = Base + 0x100;
        const ulong cookieAddress = informationAddress + 0x30;
        const ulong cookie = 0xC0DEC0DECAFEBA00UL;

        Assert.True(_memory.TryWrite(cookieAddress, BitConverter.GetBytes(cookie)));
        _ctx[CpuRegister.Rdi] = 1;
        _ctx[CpuRegister.Rsi] = informationAddress;

        Assert.Equal(0, PadExports.PadGetExtControllerInformation(_ctx));

        Span<byte> guard = stackalloc byte[8];
        Assert.True(_memory.TryRead(cookieAddress, guard));
        Assert.Equal(cookie, BitConverter.ToUInt64(guard));
    }

    [NativeX64Fact]
    public void GetExtControllerInformation_DoesNotOverwriteAdjacentMemory()
    {
        const ulong informationAddress = Base + 0x200;
        const int informationSize = 0x2C;
        const ulong cookie = 0xC0DEC0DECAFEBA00UL;

        Assert.True(_memory.TryWrite(informationAddress, new byte[informationSize]));
        Assert.True(_memory.TryWrite(informationAddress + informationSize, BitConverter.GetBytes(cookie)));

        _ctx[CpuRegister.Rdi] = 1;
        _ctx[CpuRegister.Rsi] = informationAddress;

        Assert.Equal(0, PadExports.PadGetExtControllerInformation(_ctx));

        Span<byte> information = stackalloc byte[informationSize];
        Assert.True(_memory.TryRead(informationAddress, information));
        Assert.Equal(1, information[0x0B]);
        Assert.Equal(1, information[0x0C]);
        Assert.Equal(0, information[0x1D]);

        Span<byte> guard = stackalloc byte[8];
        Assert.True(_memory.TryRead(informationAddress + informationSize, guard));
        Assert.Equal(cookie, BitConverter.ToUInt64(guard));
    }

    [NativeX64Theory]
    [InlineData(0ul, InvalidArgument)]
    [InlineData(Base + 0x1000, InvalidArgument)]
    public void GetExtControllerInformation_RejectsInvalidOutput(ulong address, int expected)
    {
        _ctx[CpuRegister.Rdi] = 1;
        _ctx[CpuRegister.Rsi] = address;
        Assert.Equal(expected, PadExports.PadGetExtControllerInformation(_ctx));
    }

    [NativeX64Fact]
    public void GetExtControllerInformation_RejectsClosedHandleWithoutWriting()
    {
        const ulong informationAddress = Base + 0x200;
        byte[] sentinel = new byte[0x2C];
        Array.Fill(sentinel, (byte)0xA5);
        Assert.True(_memory.TryWrite(informationAddress, sentinel));
        _ctx[CpuRegister.Rdi] = 1;
        Assert.Equal(0, PadExports.PadClose(_ctx));
        _ctx[CpuRegister.Rsi] = informationAddress;

        Assert.Equal(InvalidHandle, PadExports.PadGetExtControllerInformation(_ctx));
        Span<byte> information = stackalloc byte[sentinel.Length];
        Assert.True(_memory.TryRead(informationAddress, information));
        Assert.Equal(sentinel, information.ToArray());
    }

    [NativeX64Theory]
    [InlineData(2)]
    [InlineData(-1)]
    public void GetTriggerEffectState_RejectsForeignHandles(int handle)
    {
        _ctx[CpuRegister.Rdi] = unchecked((ulong)handle);
        _ctx[CpuRegister.Rsi] = Base + 0x100;
        Assert.Equal(InvalidHandle, PadExports.PadGetTriggerEffectState(_ctx));
    }

    [NativeX64Fact]
    public void ReadState_RejectsHandleZeroOnceAPadIsOpen()
    {
        const ulong dataAddress = Base + 0x200;
        _ctx[CpuRegister.Rdi] = 0;
        _ctx[CpuRegister.Rsi] = dataAddress;
        Assert.Equal(InvalidHandle, PadExports.PadReadState(_ctx));

        _ctx[CpuRegister.Rdi] = 1;
        Assert.Equal(0, PadExports.PadReadState(_ctx));
    }

    [NativeX64Fact]
    public void SpecialPort_UsesASeparateDisconnectedHandle()
    {
        Assert.Equal(0, Open(2, extended: true));

        _ctx[CpuRegister.Rdi] = 0;
        _ctx[CpuRegister.Rsi] = Base + 0x300;
        Assert.Equal(0, PadExports.PadReadState(_ctx));

        Span<byte> data = stackalloc byte[0x78];
        Assert.True(_memory.TryRead(Base + 0x300, data));
        Assert.Equal(0, data[0x4C]);
        Assert.Equal(0, data[0x68]);
        Assert.Equal(0u, BitConverter.ToUInt32(data));

        _ctx[CpuRegister.Rdi] = 0;
        Assert.Equal(0, PadExports.PadClose(_ctx));
        _ctx[CpuRegister.Rsi] = Base + 0x300;
        Assert.Equal(InvalidHandle, PadExports.PadReadState(_ctx));

        _ctx[CpuRegister.Rdi] = 1;
        Assert.Equal(0, PadExports.PadReadState(_ctx));
    }

    [NativeX64Fact]
    public void GetHandle_ReturnsOnlyAnOpenMatchingPort()
    {
        _ctx[CpuRegister.Rdi] = PrimaryUserId;
        _ctx[CpuRegister.Rsi] = 2;
        _ctx[CpuRegister.Rdx] = 0;
        Assert.Equal(NoHandle, PadExports.PadGetHandle(_ctx));

        Assert.Equal(0, Open(2));
        _ctx[CpuRegister.Rdi] = PrimaryUserId;
        _ctx[CpuRegister.Rsi] = 2;
        _ctx[CpuRegister.Rdx] = 0;
        Assert.Equal(0, PadExports.PadGetHandle(_ctx));

        _ctx[CpuRegister.Rdi] = 0;
        Assert.Equal(0, PadExports.PadClose(_ctx));
        Assert.Equal(InvalidHandle, PadExports.PadClose(_ctx));
        _ctx[CpuRegister.Rdi] = PrimaryUserId;
        Assert.Equal(NoHandle, PadExports.PadGetHandle(_ctx));
    }

    [NativeX64Fact]
    public void Open_RejectsAnAlreadyOpenStandardPort()
    {
        Assert.Equal(AlreadyOpened, Open(0));
        Assert.Equal(AlreadyOpened, Open(0, extended: true));
    }

    [NativeX64Fact]
    public void Open_AcceptsAnSdkReservedParameterPointer()
    {
        _ctx[CpuRegister.Rdi] = 1;
        Assert.Equal(0, PadExports.PadClose(_ctx));
        Assert.True(_memory.TryWrite(Base + 0x380, new byte[8]));

        _ctx[CpuRegister.Rdi] = PrimaryUserId;
        _ctx[CpuRegister.Rsi] = 0;
        _ctx[CpuRegister.Rdx] = 0;
        _ctx[CpuRegister.Rcx] = Base + 0x380;
        Assert.True(PadExports.PadOpen(_ctx) >= 0);
    }

    [NativeX64Fact]
    public void InitAgain_PreservesOpenHandles()
    {
        Assert.Equal(0, PadExports.PadInit(_ctx));
        _ctx[CpuRegister.Rdi] = PrimaryUserId;
        _ctx[CpuRegister.Rsi] = 0;
        _ctx[CpuRegister.Rdx] = 0;
        Assert.Equal(1, PadExports.PadGetHandle(_ctx));
    }

    [NativeX64Fact]
    public void OpenAndGetHandle_RequireInitialization()
    {
        var context = new CpuContext(new FakeCpuMemory(Base, 0x1000), Generation.Gen5);
        context[CpuRegister.Rdi] = PrimaryUserId;
        context[CpuRegister.Rsi] = 0;
        context[CpuRegister.Rdx] = 0;
        context[CpuRegister.Rcx] = 0;

        Assert.Equal(NotInitialized, PadExports.PadOpen(context));
        Assert.Equal(NotInitialized, PadExports.PadGetHandle(context));
    }

    [NativeX64Fact]
    public void ExtendedOpens_CloseOnlyTheirOwnHandle()
    {
        var firstSpecialHandle = Open(2, extended: true);
        var secondSpecialHandle = Open(2, extended: true);
        Assert.Equal(0, firstSpecialHandle);
        Assert.NotEqual(firstSpecialHandle, secondSpecialHandle);
        Assert.NotEqual(1, secondSpecialHandle);

        _ctx[CpuRegister.Rdi] = unchecked((ulong)secondSpecialHandle);
        Assert.Equal(0, PadExports.PadClose(_ctx));
        _ctx[CpuRegister.Rdi] = unchecked((ulong)firstSpecialHandle);
        _ctx[CpuRegister.Rsi] = Base + 0x300;
        Assert.Equal(0, PadExports.PadReadState(_ctx));
        _ctx[CpuRegister.Rdi] = 1;
        Assert.Equal(0, PadExports.PadReadState(_ctx));
    }

    [NativeX64Fact]
    public void IsRemoteController_WritesOneFalseByte()
    {
        const ulong resultAddress = Base + 0x100;
        Assert.True(_memory.TryWrite(resultAddress, new byte[] { 0xFF, 0xA5 }));
        _ctx[CpuRegister.Rdi] = 1;
        _ctx[CpuRegister.Rsi] = resultAddress;

        Assert.Equal(0, PadExports.PadIsRemoteController(_ctx));
        Span<byte> result = stackalloc byte[2];
        Assert.True(_memory.TryRead(resultAddress, result));
        Assert.Equal(0, result[0]);
        Assert.Equal(0xA5, result[1]);
    }

    [NativeX64Theory]
    [InlineData(0ul, InvalidArgument)]
    [InlineData(Base + 0x1000, InvalidArgument)]
    public void IsRemoteController_RejectsInvalidOutput(ulong address, int expected)
    {
        _ctx[CpuRegister.Rdi] = 1;
        _ctx[CpuRegister.Rsi] = address;
        Assert.Equal(expected, PadExports.PadIsRemoteController(_ctx));
    }

    [NativeX64Theory]
    [InlineData(0)]
    [InlineData(2)]
    [InlineData(-1)]
    public void OrientationAndRemoteQueries_RejectUnknownHandles(int handle)
    {
        const ulong resultAddress = Base + 0x100;
        Assert.True(_memory.TryWrite(resultAddress, new byte[] { 0xA5 }));
        _ctx[CpuRegister.Rdi] = unchecked((ulong)handle);
        _ctx[CpuRegister.Rsi] = resultAddress;
        Assert.Equal(InvalidHandle, PadExports.PadResetOrientation(_ctx));
        Assert.Equal(InvalidHandle, PadExports.PadIsRemoteController(_ctx));
        Span<byte> result = stackalloc byte[1];
        Assert.True(_memory.TryRead(resultAddress, result));
        Assert.Equal(0xA5, result[0]);
    }

    [NativeX64Fact]
    public void OrientationAndRemoteQueries_RejectClosedSession()
    {
        _ctx[CpuRegister.Rdi] = 1;
        _ctx[CpuRegister.Rsi] = Base + 0x100;
        Assert.Equal(0, PadExports.PadResetOrientation(_ctx));
        Assert.Equal(0, PadExports.PadClose(_ctx));
        Assert.Equal(InvalidHandle, PadExports.PadResetOrientation(_ctx));
        Assert.Equal(InvalidHandle, PadExports.PadIsRemoteController(_ctx));
    }

    [NativeX64Fact]
    public void SystemRemotePort_HasAnIndependentDisconnectedSession()
    {
        _ctx[CpuRegister.Rdi] = 0xFF;
        _ctx[CpuRegister.Rsi] = 16;
        _ctx[CpuRegister.Rdx] = 0;
        _ctx[CpuRegister.Rcx] = 0;
        Assert.Equal(NoHandle, PadExports.PadGetHandle(_ctx));
        var remote = PadExports.PadOpen(_ctx);
        Assert.True(remote >= 0);
        Assert.NotEqual(1, remote);
        Assert.Equal(remote, PadExports.PadGetHandle(_ctx));
        Assert.Equal(AlreadyOpened, PadExports.PadOpen(_ctx));
        Assert.Equal(AlreadyOpened, PadExports.PadOpenExt(_ctx));

        _ctx[CpuRegister.Rdi] = (ulong)remote;
        _ctx[CpuRegister.Rsi] = Base + 0x300;
        Assert.Equal(0, PadExports.PadReadState(_ctx));
        Span<byte> data = stackalloc byte[0x78];
        Assert.True(_memory.TryRead(Base + 0x300, data));
        Assert.Equal(0u, BitConverter.ToUInt32(data));
        Assert.Equal(0, data[0x4C]);
        Assert.Equal(0, data[0x68]);
        Assert.Equal(0, PadExports.PadGetControllerInformation(_ctx));
        Assert.True(_memory.TryRead(Base + 0x300, data[..0x1C]));
        Assert.Equal(16, data[0x0A]);
        Assert.Equal(0, data[0x0C]);
        Assert.Equal(0, PadExports.PadClose(_ctx));
        Assert.Equal(InvalidHandle, PadExports.PadReadState(_ctx));
        _ctx[CpuRegister.Rdi] = 0xFF;
        _ctx[CpuRegister.Rsi] = 16;
        Assert.Equal(NoHandle, PadExports.PadGetHandle(_ctx));
        _ctx[CpuRegister.Rdi] = 1;
        _ctx[CpuRegister.Rsi] = Base + 0x300;
        Assert.Equal(0, PadExports.PadReadState(_ctx));
    }

    [NativeX64Theory]
    [InlineData(0x10000000, 16, 0)]
    [InlineData(0xFF, 0, 0)]
    [InlineData(0xFF, 2, 0)]
    [InlineData(0xFF, 16, 1)]
    public void RemotePort_RejectsInvalidUserPortPairs(int userId, int portType, int index)
    {
        _ctx[CpuRegister.Rdi] = (ulong)userId;
        _ctx[CpuRegister.Rsi] = (ulong)portType;
        _ctx[CpuRegister.Rdx] = (ulong)index;
        _ctx[CpuRegister.Rcx] = 0;
        Assert.Equal(unchecked((int)0x80920002), PadExports.PadOpen(_ctx));
        Assert.Equal(unchecked((int)0x80920002), PadExports.PadGetHandle(_ctx));
    }

    [NativeX64Fact]
    public void GetExtControllerInformation_FillsTheBaseInformationAndZeroesTheExtensionTail()
    {
        const ulong informationAddress = Base + 0x100;
        Assert.True(_memory.TryWrite(informationAddress, Enumerable.Repeat((byte)0xEE, 0x30).ToArray()));
        _ctx[CpuRegister.Rdi] = 1;
        _ctx[CpuRegister.Rsi] = informationAddress;

        Assert.Equal(0, PadExports.PadGetExtControllerInformation(_ctx));

        var information = new byte[0x30];
        Assert.True(_memory.TryRead(informationAddress, information));
        Assert.Equal(44.86f, BitConverter.ToSingle(information, 0));
        Assert.Equal(1920, BitConverter.ToUInt16(information, 4));
        Assert.Equal(943, BitConverter.ToUInt16(information, 6));
        Assert.Equal(1, information[0x0C]);
        Assert.All(information[0x1C..0x2C], value => Assert.Equal(0, value));
        Assert.All(information[0x2C..], value => Assert.Equal(0xEE, value));
    }

    [NativeX64Fact]
    public void NullOutputsReturnPadInvalidArgument()
    {
        _ctx[CpuRegister.Rdi] = 1;
        _ctx[CpuRegister.Rsi] = 0;
        _ctx[CpuRegister.Rdx] = 1;
        Assert.Equal(InvalidArgument, PadExports.PadGetControllerInformation(_ctx));
        Assert.Equal(InvalidArgument, PadExports.PadDeviceClassGetExtendedInformation(_ctx));
        Assert.Equal(InvalidArgument, PadExports.PadReadState(_ctx));
        Assert.Equal(InvalidArgument, PadExports.PadRead(_ctx));
        Assert.Equal(InvalidArgument, PadExports.PadReadExt(_ctx));
        Assert.Equal(InvalidArgument, PadExports.PadGetTriggerEffectState(_ctx));
        Assert.Equal(InvalidArgument, PadExports.PadSetTriggerEffect(_ctx));
        Assert.Equal(InvalidArgument, PadExports.PadSetVibration(_ctx));
        Assert.Equal(InvalidArgument, PadExports.PadSetLightBar(_ctx));
        Assert.Equal(InvalidArgument, PadExports.PadIsRemoteController(_ctx));

        _ctx[CpuRegister.Rsi] = Base + 0x100;
        _ctx[CpuRegister.Rdx] = 0;
        Assert.Equal(InvalidArgument, PadExports.PadRead(_ctx));
        Assert.Equal(InvalidArgument, PadExports.PadReadExt(_ctx));
        _ctx[CpuRegister.Rdx] = 65;
        Assert.Equal(InvalidArgument, PadExports.PadReadExt(_ctx));
    }

    [NativeX64Theory]
    [InlineData(0x04, 0u, 0u)]
    [InlineData(0x01, 7u, 0u)]
    [InlineData(0x02, 0u, 7u)]
    public void SetTriggerEffect_RejectsUnknownMasksAndModes(byte mask, uint leftMode, uint rightMode)
    {
        const ulong address = Base + 0x100;
        var parameter = new byte[120];
        parameter[0] = mask;
        BitConverter.GetBytes(leftMode).CopyTo(parameter, 8);
        BitConverter.GetBytes(rightMode).CopyTo(parameter, 64);
        Assert.True(_memory.TryWrite(address, parameter));
        _ctx[CpuRegister.Rdi] = 1;
        _ctx[CpuRegister.Rsi] = address;

        Assert.Equal(InvalidArgument, PadExports.PadSetTriggerEffect(_ctx));
    }

    [NativeX64Fact]
    public void SetVibrationMode_RequiresInit()
    {
        var context = new CpuContext(new FakeCpuMemory(Base, 0x1000), Generation.Gen5);
        context[CpuRegister.Rdi] = 1;
        context[CpuRegister.Rsi] = 1;
        Assert.Equal(NotInitialized, PadExports.PadSetVibrationMode(context));
    }

    [NativeX64Theory]
    [InlineData(0, InvalidArgument)]
    [InlineData(1, 0)]
    [InlineData(2, 0)]
    [InlineData(3, 0)]
    [InlineData(4, InvalidArgument)]
    [InlineData(5, 0)]
    public void SetVibrationMode_ValidatesTheMode(int mode, int expected)
    {
        _ctx[CpuRegister.Rdi] = 1;
        _ctx[CpuRegister.Rsi] = unchecked((ulong)mode);
        Assert.Equal(expected, PadExports.PadSetVibrationMode(_ctx));
    }

    [NativeX64Theory]
    [InlineData(1, 0)]
    [InlineData(0, InvalidHandle)]
    [InlineData(2, InvalidHandle)]
    [InlineData(-1, InvalidHandle)]
    public void HandleOnlySetters_ValidateHandle(int handle, int expected)
    {
        _ctx[CpuRegister.Rdi] = unchecked((ulong)handle);
        _ctx[CpuRegister.Rsi] = 1;
        Assert.Equal(expected, PadExports.PadSetAngularVelocityBiasCorrectionState(_ctx));
        Assert.Equal(expected, PadExports.PadSetLightBarBaseBrightness(_ctx));
    }

    [NativeX64Fact]
    public void ProcessWideSwitches_AreAccepted()
    {
        _ctx[CpuRegister.Rdi] = 1;
        _ctx[CpuRegister.Rax] = ulong.MaxValue;
        Assert.Equal(0, PadExports.PadSetParticularMode(_ctx));
        Assert.Equal(0, PadExports.PadSetProcessPrivilege(_ctx));
        Assert.Equal(0UL, _ctx[CpuRegister.Rax]);
    }

    // A controller reports at a fixed rate, so reads taken between two reports
    // return the same sample and the same timestamp. Titles use that: Quake polls
    // scePadReadState about two hundred thousand times a second and treats a
    // changed timestamp as a new sample, so a timestamp taken from the clock on
    // every call splits one button press across tens of thousands of "samples"
    // and the press is gone before the frame that would act on it.
    [NativeX64Fact]
    public void ReadState_RepeatsOneSamplesTimestampUntilTheSampleChanges()
    {
        const int handle = 1;

        // Two back-to-back reads land in one 1 ms sampling interval. A thread descheduled between
        // them on a loaded runner crosses the interval, so look for a pair that did not; a pad
        // that reports a fresh timestamp on every read never produces one.
        ulong first = 0, second = 1;
        for (var attempt = 0; attempt < 100 && first != second; attempt++)
        {
            first = ReadStateTimestamp(handle);
            second = ReadStateTimestamp(handle);
        }

        Assert.Equal(first, second);

        // Past the sampling interval the pad has reported again and the timestamp
        // has to move, or no title could ever see a second press.
        Thread.Sleep(5);
        Assert.True(ReadStateTimestamp(handle) > first);
    }

    private ulong ReadStateTimestamp(int handle)
    {
        const ulong address = Base + 0x300;
        _ctx[CpuRegister.Rdi] = unchecked((ulong)handle);
        _ctx[CpuRegister.Rsi] = address;
        Assert.Equal(0, PadExports.PadReadState(_ctx));
        var data = new byte[8];
        Assert.True(_memory.TryRead(address + 0x50, data));
        return BitConverter.ToUInt64(data);
    }

    private int Open(int portType, bool extended = false)
    {
        _ctx[CpuRegister.Rdi] = PrimaryUserId;
        _ctx[CpuRegister.Rsi] = (ulong)portType;
        _ctx[CpuRegister.Rdx] = 0;
        _ctx[CpuRegister.Rcx] = 0;
        return extended ? PadExports.PadOpenExt(_ctx) : PadExports.PadOpen(_ctx);
    }
}
