irun(64): 15.20-s051: (c) Copyright 1995-2018 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.20-s051: Started on Feb 19, 2019 at 00:06:57 IST
irun
	-access +rwc
	functions.sv
Recompiling... reason: file './functions.sv' is newer than expected.
	expected: Tue Feb 19 00:03:43 2019
	actual:   Tue Feb 19 00:06:55 2019
file: functions.sv
	module worklib.test:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		test
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.test:sv <0x4d2f1675>
			streams:   5, words:  4906
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		          Instances  Unique
		Modules:          1       1
		Registers:       16      16
		Initial blocks:   1       1
	Writing initial simulation snapshot: worklib.test:sv
Loading snapshot worklib.test:sv .................... Done
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
ncsim> source /tools/cadence/INCISIVE152/tools/inca/files/ncsimrc
ncsim> run
from sum         600:
from sum2         -10:
from sum3         -10:
from sum4          50:
ncsim: *W,RNQUIE: Simulation is complete.
ncsim> exit
TOOL:	irun(64)	15.20-s051: Exiting on Feb 19, 2019 at 00:06:57 IST  (total: 00:00:00)
