// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_vcd_c.h"
#include "VTestHarness__Syms.h"


void VTestHarness::traceInitThis__1170(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+61305,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+61306,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+61306,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+61307,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62990,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 tile_0_0 flip", false,-1);
        vcdp->declBus(c+30044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+30045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+30046,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+30047,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+30048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+30049,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+30050,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+30051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+30052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 clock", false,-1);
        vcdp->declBus(c+61308,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61309,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61312,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61313,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61314,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 io_in_last_0", false,-1);
        vcdp->declBus(c+61308,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61312,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61313,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61314,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 io_out_last_0", false,-1);
        vcdp->declBit(c+61316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 io_in_valid_0", false,-1);
        vcdp->declBit(c+61316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 io_out_valid_0", false,-1);
        vcdp->declBit(c+61317,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 tile_0_0_clock", false,-1);
        vcdp->declBus(c+61308,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61309,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61308,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61312,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+61313,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61312,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+61313,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61314,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61314,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+61315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+61316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+61316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+61317,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 tile_0_0 clock", false,-1);
        vcdp->declBus(c+61308,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61309,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61308,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61312,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+61313,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61312,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+61313,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61314,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61314,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+61315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+61316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+61316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+61317,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62997,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62999,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 tile_0_0 flip", false,-1);
        vcdp->declBus(c+30053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+30054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+30055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+30056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+30057,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+63000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+63001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+30058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+30059,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+30060,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+30061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_10 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 clock", false,-1);
        vcdp->declBus(c+61318,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61321,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61322,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61323,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 io_in_control_0_shift", false,-1, 4,0);
    }
}

void VTestHarness::traceInitThis__1171(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+61324,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61325,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 io_in_last_0", false,-1);
        vcdp->declBus(c+61318,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61321,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61322,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61323,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61324,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61325,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 io_out_last_0", false,-1);
        vcdp->declBit(c+61326,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 io_in_valid_0", false,-1);
        vcdp->declBit(c+61326,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 io_out_valid_0", false,-1);
        vcdp->declBit(c+61327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 tile_0_0_clock", false,-1);
        vcdp->declBus(c+61318,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61318,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61321,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61322,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+61323,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61321,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61322,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+61323,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61324,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61324,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61325,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+61325,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+61326,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+61326,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+61327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 tile_0_0 clock", false,-1);
        vcdp->declBus(c+61318,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61318,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61321,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61322,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+61323,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61321,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61322,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+61323,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61324,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61324,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61325,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+61325,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+61326,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+61326,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+61327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+63002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+63003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+63004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+63005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 tile_0_0 flip", false,-1);
        vcdp->declBus(c+30062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+30063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+30064,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+30065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+30066,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+63006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+63007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+30067,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+30068,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+30069,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+30070,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_11 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 clock", false,-1);
        vcdp->declBus(c+61328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61329,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61330,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61332,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61333,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61334,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 io_in_last_0", false,-1);
        vcdp->declBus(c+61328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61332,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61333,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61334,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 io_out_last_0", false,-1);
        vcdp->declBit(c+61336,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 io_in_valid_0", false,-1);
        vcdp->declBit(c+61336,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 io_out_valid_0", false,-1);
        vcdp->declBit(c+61337,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 tile_0_0_clock", false,-1);
        vcdp->declBus(c+61328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61329,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61330,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61332,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+61333,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61332,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+61333,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 tile_0_0_io_out_control_shift", false,-1, 4,0);
    }
}

void VTestHarness::traceInitThis__1172(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+61334,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61334,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+61335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+61336,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+61336,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+61337,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 tile_0_0 clock", false,-1);
        vcdp->declBus(c+61328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61329,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61330,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61332,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+61333,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61332,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+61333,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61334,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61334,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+61335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+61336,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+61336,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+61337,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+63008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+63009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+63010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+63011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 tile_0_0 flip", false,-1);
        vcdp->declBus(c+30071,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+30072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+30073,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+30074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+30075,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+63012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+63013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+30076,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+30077,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+30078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+30079,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_12 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 clock", false,-1);
        vcdp->declBus(c+61338,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61339,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61340,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61341,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61342,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61343,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61344,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61345,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 io_in_last_0", false,-1);
        vcdp->declBus(c+61338,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27989,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27990,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61341,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61342,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61343,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61344,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61345,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 io_out_last_0", false,-1);
        vcdp->declBit(c+61346,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 io_in_valid_0", false,-1);
        vcdp->declBit(c+61346,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 io_out_valid_0", false,-1);
        vcdp->declBit(c+61347,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 tile_0_0_clock", false,-1);
        vcdp->declBus(c+61338,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61339,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61340,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61338,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27990,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27989,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61341,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61342,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+61343,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61341,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61342,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+61343,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61344,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61344,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61345,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+61345,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+61346,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+61346,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+61347,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 tile_0_0 clock", false,-1);
        vcdp->declBus(c+61338,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61339,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61340,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61338,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27990,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27989,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61341,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61342,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+61343,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61341,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61342,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+61343,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61344,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61344,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61345,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+61345,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+61346,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+61346,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 tile_0_0 io_out_valid", false,-1);
    }
}

void VTestHarness::traceInitThis__1173(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+61347,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+63014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+63015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+63016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+63017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 tile_0_0 flip", false,-1);
        vcdp->declBus(c+30080,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+30081,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+30082,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+30083,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+30084,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+63018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+63019,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+30085,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+30086,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+30087,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+30088,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_13 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 clock", false,-1);
        vcdp->declBus(c+61348,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61349,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61350,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61351,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61352,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61353,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61354,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61355,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 io_in_last_0", false,-1);
        vcdp->declBus(c+61348,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61351,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61352,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61353,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61354,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61355,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 io_out_last_0", false,-1);
        vcdp->declBit(c+61356,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 io_in_valid_0", false,-1);
        vcdp->declBit(c+61356,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 io_out_valid_0", false,-1);
        vcdp->declBit(c+61357,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 tile_0_0_clock", false,-1);
        vcdp->declBus(c+61348,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61349,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61350,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61348,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61351,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61352,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+61353,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61351,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61352,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+61353,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61354,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61354,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61355,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+61355,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+61356,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+61356,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+61357,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 tile_0_0 clock", false,-1);
        vcdp->declBus(c+61348,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61349,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61350,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61348,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61351,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61352,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+61353,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61351,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61352,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+61353,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61354,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61354,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61355,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+61355,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+61356,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+61356,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+61357,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+63020,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+63021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+63022,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+63023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 tile_0_0 flip", false,-1);
        vcdp->declBus(c+30089,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+30090,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+30091,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+30092,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+30093,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+63024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+63025,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+30094,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+30095,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+30096,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+30097,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_14 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 clock", false,-1);
        vcdp->declBus(c+61358,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61359,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61360,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61361,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61362,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61363,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61364,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61365,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 io_in_last_0", false,-1);
        vcdp->declBus(c+61358,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 io_out_a_0", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__1174(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+27993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61361,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61362,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61363,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61364,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61365,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 io_out_last_0", false,-1);
        vcdp->declBit(c+61366,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 io_in_valid_0", false,-1);
        vcdp->declBit(c+61366,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 io_out_valid_0", false,-1);
        vcdp->declBit(c+61367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 tile_0_0_clock", false,-1);
        vcdp->declBus(c+61358,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61359,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61360,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61358,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61361,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61362,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+61363,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61361,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61362,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+61363,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61364,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61364,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61365,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+61365,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+61366,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+61366,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+61367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 tile_0_0 clock", false,-1);
        vcdp->declBus(c+61358,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61359,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61360,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61358,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61361,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61362,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+61363,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61361,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61362,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+61363,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61364,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61364,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61365,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+61365,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+61366,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+61366,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+61367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+63026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+63027,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+63028,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+63029,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 tile_0_0 flip", false,-1);
        vcdp->declBus(c+30098,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+30099,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+30100,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+30101,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+30102,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+63030,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+63031,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+30103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+30104,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+30105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+30106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_15 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 clock", false,-1);
        vcdp->declBus(c+61368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61369,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61370,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61371,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61372,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61373,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61374,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61375,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 io_in_last_0", false,-1);
        vcdp->declBus(c+61368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61371,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61372,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61373,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61374,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61375,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 io_out_last_0", false,-1);
        vcdp->declBit(c+61376,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 io_in_valid_0", false,-1);
        vcdp->declBit(c+61376,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 io_out_valid_0", false,-1);
        vcdp->declBit(c+61377,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 tile_0_0_clock", false,-1);
        vcdp->declBus(c+61368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61369,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61370,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61371,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61372,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+61373,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61371,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61372,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+61373,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61374,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61374,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61375,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 tile_0_0_io_in_last", false,-1);
    }
}

void VTestHarness::traceInitThis__1175(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+61375,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+61376,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+61376,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+61377,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 tile_0_0 clock", false,-1);
        vcdp->declBus(c+61368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61369,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61370,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61371,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61372,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+61373,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61371,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61372,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+61373,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61374,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61374,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61375,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+61375,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+61376,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+61376,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+61377,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+63032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+63033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+63034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+63035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 tile_0_0 flip", false,-1);
        vcdp->declBus(c+30107,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+30108,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+30109,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+30110,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+30111,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+63036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+63037,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+30112,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+30113,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+30114,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+30115,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_0 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 clock", false,-1);
        vcdp->declBus(c+61378,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61380,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61381,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61382,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61383,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61384,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61385,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 io_in_last_0", false,-1);
        vcdp->declBus(c+61378,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27997,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61381,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61382,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61383,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61384,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61385,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 io_out_last_0", false,-1);
        vcdp->declBit(c+61386,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 io_in_valid_0", false,-1);
        vcdp->declBit(c+61386,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 io_out_valid_0", false,-1);
        vcdp->declBit(c+61387,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 tile_0_0_clock", false,-1);
        vcdp->declBus(c+61378,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61380,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61378,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27997,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61381,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61382,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+61383,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61381,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61382,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+61383,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61384,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61384,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61385,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+61385,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+61386,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+61386,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+61387,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 tile_0_0 clock", false,-1);
        vcdp->declBus(c+61378,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61380,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61378,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27997,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61381,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61382,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+61383,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61381,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61382,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+61383,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61384,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61384,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61385,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+61385,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+61386,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+61386,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+61387,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+63038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+63039,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 tile_0_0 c2", false,-1, 31,0);
    }
}

void VTestHarness::traceInitThis__1176(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+63040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+63041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 tile_0_0 flip", false,-1);
        vcdp->declBus(c+30116,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+30117,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+30118,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+30119,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+30120,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+63042,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+63043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+30121,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+30122,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+30123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+30124,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_1 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 clock", false,-1);
        vcdp->declBus(c+61388,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61389,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61390,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61391,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61392,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61393,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61394,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61395,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 io_in_last_0", false,-1);
        vcdp->declBus(c+61388,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27999,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+28000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61391,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61392,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61393,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61394,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61395,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 io_out_last_0", false,-1);
        vcdp->declBit(c+61396,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 io_in_valid_0", false,-1);
        vcdp->declBit(c+61396,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 io_out_valid_0", false,-1);
        vcdp->declBit(c+61397,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 tile_0_0_clock", false,-1);
        vcdp->declBus(c+61388,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61389,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61390,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61388,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+28000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27999,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61391,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61392,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+61393,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61391,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61392,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+61393,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61394,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61394,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61395,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+61395,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+61396,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+61396,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+61397,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 tile_0_0 clock", false,-1);
        vcdp->declBus(c+61388,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61389,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61390,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61388,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+28000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27999,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61391,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61392,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+61393,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61391,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61392,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+61393,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61394,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61394,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61395,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+61395,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+61396,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+61396,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+61397,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+63044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+63045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+63046,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+63047,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 tile_0_0 flip", false,-1);
        vcdp->declBus(c+30125,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+30126,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+30127,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+30128,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+30129,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+63048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+63049,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+30130,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+30131,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+30132,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+30133,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_2 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 clock", false,-1);
        vcdp->declBus(c+61398,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61399,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61400,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61401,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61402,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 io_in_last_0", false,-1);
        vcdp->declBus(c+61398,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+28001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+28002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61401,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 io_out_control_0_dataflow", false,-1);
    }
}

void VTestHarness::traceInitThis__1177(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+61402,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 io_out_last_0", false,-1);
        vcdp->declBit(c+61406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 io_in_valid_0", false,-1);
        vcdp->declBit(c+61406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 io_out_valid_0", false,-1);
        vcdp->declBit(c+61407,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 tile_0_0_clock", false,-1);
        vcdp->declBus(c+61398,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61399,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61400,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61398,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+28002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+28001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61401,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61402,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+61403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61401,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61402,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+61403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+61405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+61406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+61406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+61407,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 tile_0_0 clock", false,-1);
        vcdp->declBus(c+61398,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61399,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61400,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61398,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+28002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+28001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61401,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61402,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+61403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61401,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61402,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+61403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+61405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+61406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+61406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+61407,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+63050,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+63051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+63052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+63053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 tile_0_0 flip", false,-1);
        vcdp->declBus(c+30134,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+30135,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+30136,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+30137,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+30138,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+63054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+63055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+30139,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+30140,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+30141,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+30142,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_3 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 clock", false,-1);
        vcdp->declBus(c+61408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61409,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61410,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61411,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 io_in_last_0", false,-1);
        vcdp->declBus(c+61408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+28003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+28004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61411,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 io_out_last_0", false,-1);
        vcdp->declBit(c+61416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 io_in_valid_0", false,-1);
        vcdp->declBit(c+61416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 io_out_valid_0", false,-1);
        vcdp->declBit(c+61417,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 tile_0_0_clock", false,-1);
        vcdp->declBus(c+61408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61409,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61410,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+28004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+28003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61411,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+61413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61411,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+61413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+61415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+61416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+61416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 tile_0_0_io_out_valid", false,-1);
    }
}

void VTestHarness::traceInitThis__1178(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+61417,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 tile_0_0 clock", false,-1);
        vcdp->declBus(c+61408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61409,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61410,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+28004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+28003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61411,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+61413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61411,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+61413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+61415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+61416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+61416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+61417,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+63056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+63057,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+63058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+63059,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 tile_0_0 flip", false,-1);
        vcdp->declBus(c+30143,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+30144,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+30145,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+30146,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+30147,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+63060,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+63061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+30148,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+30149,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+30150,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+30151,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_4 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 clock", false,-1);
        vcdp->declBus(c+61418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61419,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61420,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 io_in_last_0", false,-1);
        vcdp->declBus(c+61418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+28005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+28006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 io_out_last_0", false,-1);
        vcdp->declBit(c+61426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 io_in_valid_0", false,-1);
        vcdp->declBit(c+61426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 io_out_valid_0", false,-1);
        vcdp->declBit(c+61427,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 tile_0_0_clock", false,-1);
        vcdp->declBus(c+61418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61419,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61420,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+28006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+28005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+61423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+61423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+61425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+61426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+61426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+61427,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 tile_0_0 clock", false,-1);
        vcdp->declBus(c+61418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61419,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61420,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+28006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+28005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+61423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+61423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+61425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+61426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+61426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+61427,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+63062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+63063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+63064,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+63065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 tile_0_0 flip", false,-1);
        vcdp->declBus(c+30152,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 tile_0_0 shift_offset", false,-1, 4,0);
    }
}

void VTestHarness::traceInitThis__1179(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+30153,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+30154,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+30155,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+30156,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+63066,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+63067,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+30157,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+30158,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+30159,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+30160,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_5 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 clock", false,-1);
        vcdp->declBus(c+61428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61429,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 io_in_last_0", false,-1);
        vcdp->declBus(c+61428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+28007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+28008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 io_out_last_0", false,-1);
        vcdp->declBit(c+61436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 io_in_valid_0", false,-1);
        vcdp->declBit(c+61436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 io_out_valid_0", false,-1);
        vcdp->declBit(c+61437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 tile_0_0_clock", false,-1);
        vcdp->declBus(c+61428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61429,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+28008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+28007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+61433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+61433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+61435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+61436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+61436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+61437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 tile_0_0 clock", false,-1);
        vcdp->declBus(c+61428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61429,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+28008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+28007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+61433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+61433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+61435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+61436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+61436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+61437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+63068,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+63069,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+63070,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+63071,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 tile_0_0 flip", false,-1);
        vcdp->declBus(c+30161,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+30162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+30163,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+30164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+30165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+63072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+63073,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+30166,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+30167,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+30168,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+30169,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_6 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 clock", false,-1);
        vcdp->declBus(c+61438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 io_in_last_0", false,-1);
        vcdp->declBus(c+61438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+28009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+28010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 io_out_id_0", false,-1, 2,0);
    }
}

void VTestHarness::traceInitThis__1180(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+61445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 io_out_last_0", false,-1);
        vcdp->declBit(c+61446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 io_in_valid_0", false,-1);
        vcdp->declBit(c+61446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 io_out_valid_0", false,-1);
        vcdp->declBit(c+61447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 tile_0_0_clock", false,-1);
        vcdp->declBus(c+61438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+28010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+28009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+61443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+61443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+61445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+61446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+61446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+61447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 tile_0_0 clock", false,-1);
        vcdp->declBus(c+61438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+28010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+28009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+61443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+61443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+61445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+61446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+61446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+61447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+63074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+63075,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+63076,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+63077,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 tile_0_0 flip", false,-1);
        vcdp->declBus(c+30170,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+30171,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+30172,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+30173,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+30174,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+63078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+63079,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+30175,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+30176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+30177,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+30178,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_7 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 clock", false,-1);
        vcdp->declBus(c+61448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 io_in_last_0", false,-1);
        vcdp->declBus(c+61448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+28011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+28012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 io_out_last_0", false,-1);
        vcdp->declBit(c+61456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 io_in_valid_0", false,-1);
        vcdp->declBit(c+61456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 io_out_valid_0", false,-1);
        vcdp->declBit(c+61457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 tile_0_0_clock", false,-1);
        vcdp->declBus(c+61448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+28012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+28011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+61453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+61453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+61455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+61456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+61456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+61457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 tile_0_0 clock", false,-1);
        vcdp->declBus(c+61448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 tile_0_0 io_in_a", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__1181(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+61449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+28012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+28011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+61453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+61453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+61455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+61456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+61456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+61457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+63080,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+63081,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+63082,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+63083,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 tile_0_0 flip", false,-1);
        vcdp->declBus(c+30179,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+30180,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+30181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+30182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+30183,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+63084,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+63085,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+30184,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+30185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+30186,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+30187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_8 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 clock", false,-1);
        vcdp->declBus(c+61458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 io_in_last_0", false,-1);
        vcdp->declBus(c+61458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+28013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+28014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 io_out_last_0", false,-1);
        vcdp->declBit(c+61466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 io_in_valid_0", false,-1);
        vcdp->declBit(c+61466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 io_out_valid_0", false,-1);
        vcdp->declBit(c+61467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 tile_0_0_clock", false,-1);
        vcdp->declBus(c+61458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+28014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+28013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+61463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+61463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+61465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+61466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+61466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+61467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 tile_0_0 clock", false,-1);
        vcdp->declBus(c+61458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+28014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+28013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+61463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+61463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+61465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+61466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+61466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+61467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+63086,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+63087,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+63088,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+63089,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 tile_0_0 flip", false,-1);
        vcdp->declBus(c+30188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+30189,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+30190,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+30191,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 tile_0_0 io_out_c_ones_digit", false,-1);
    }
}

void VTestHarness::traceInitThis__1182(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+30192,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+63090,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+63091,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+30193,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+30194,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+30195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+30196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_9 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 clock", false,-1);
        vcdp->declBus(c+61468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 io_in_last_0", false,-1);
        vcdp->declBus(c+61468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+28015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+28016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 io_out_last_0", false,-1);
        vcdp->declBit(c+61476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 io_in_valid_0", false,-1);
        vcdp->declBit(c+61476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 io_out_valid_0", false,-1);
        vcdp->declBit(c+61477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 tile_0_0_clock", false,-1);
        vcdp->declBus(c+61468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+28016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+28015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+61473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+61473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+61475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+61476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+61476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+61477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 tile_0_0 clock", false,-1);
        vcdp->declBus(c+61468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+28016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+28015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+61473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+61473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+61475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+61476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+61476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+61477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+63092,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+63093,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+63094,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+63095,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 tile_0_0 flip", false,-1);
        vcdp->declBus(c+30197,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+30198,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+30199,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+30200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+30201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+63096,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+63097,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+30202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+30203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+30204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+30205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_10 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 clock", false,-1);
        vcdp->declBus(c+61478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 io_in_last_0", false,-1);
        vcdp->declBus(c+61478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+28017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+28018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 io_out_last_0", false,-1);
        vcdp->declBit(c+61486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 io_in_valid_0", false,-1);
        vcdp->declBit(c+61486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 io_out_valid_0", false,-1);
    }
}

void VTestHarness::traceInitThis__1183(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+61487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 tile_0_0_clock", false,-1);
        vcdp->declBus(c+61478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+28018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+28017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+61483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+61483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+61485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+61486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+61486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+61487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 tile_0_0 clock", false,-1);
        vcdp->declBus(c+61478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+28018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+28017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+61483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+61483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+61485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+61486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+61486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+61487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+63098,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+63099,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+63100,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+63101,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 tile_0_0 flip", false,-1);
        vcdp->declBus(c+30206,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+30207,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+30208,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+30209,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+30210,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+63102,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+63103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+30211,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+30212,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+30213,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+30214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_11 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 clock", false,-1);
        vcdp->declBus(c+61488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 io_in_last_0", false,-1);
        vcdp->declBus(c+61488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+28019,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+28020,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 io_out_last_0", false,-1);
        vcdp->declBit(c+61496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 io_in_valid_0", false,-1);
        vcdp->declBit(c+61496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 io_out_valid_0", false,-1);
        vcdp->declBit(c+61497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 tile_0_0_clock", false,-1);
        vcdp->declBus(c+61488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+28020,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+28019,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+61493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+61493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+61495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+61496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+61496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+61497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 tile_0_0 clock", false,-1);
        vcdp->declBus(c+61488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 tile_0_0 io_out_a", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__1184(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+28020,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+28019,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+61493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+61493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+61495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+61496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+61496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+61497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+63104,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+63105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+63106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+63107,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 tile_0_0 flip", false,-1);
        vcdp->declBus(c+30215,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+30216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+30217,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+30218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+30219,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+63108,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+63109,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+30220,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+30221,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+30222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+30223,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_12 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 clock", false,-1);
        vcdp->declBus(c+61498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61500,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 io_in_last_0", false,-1);
        vcdp->declBus(c+61498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+28021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+28022,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 io_out_last_0", false,-1);
        vcdp->declBit(c+61506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 io_in_valid_0", false,-1);
        vcdp->declBit(c+61506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 io_out_valid_0", false,-1);
        vcdp->declBit(c+61507,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 tile_0_0_clock", false,-1);
        vcdp->declBus(c+61498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61500,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+28022,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+28021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+61503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+61503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+61505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+61506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+61506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+61507,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 tile_0_0 clock", false,-1);
        vcdp->declBus(c+61498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61500,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+28022,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+28021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+61503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+61503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+61505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+61506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+61506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+61507,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+63110,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+63111,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+63112,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+63113,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 tile_0_0 flip", false,-1);
        vcdp->declBus(c+30224,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+30225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+30226,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+30227,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+30228,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+63114,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+63115,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 tile_0_0 c1_lo", false,-1, 5,0);
    }
}

void VTestHarness::traceInitThis__1185(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+30229,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+30230,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+30231,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+30232,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_13 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 clock", false,-1);
        vcdp->declBus(c+61508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61509,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61510,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 io_in_last_0", false,-1);
        vcdp->declBus(c+61508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+28023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+28024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 io_out_last_0", false,-1);
        vcdp->declBit(c+61516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 io_in_valid_0", false,-1);
        vcdp->declBit(c+61516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 io_out_valid_0", false,-1);
        vcdp->declBit(c+61517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 tile_0_0_clock", false,-1);
        vcdp->declBus(c+61508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61509,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61510,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+28024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+28023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+61513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+61513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+61515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+61516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+61516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+61517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 tile_0_0 clock", false,-1);
        vcdp->declBus(c+61508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61509,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61510,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+28024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+28023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+61513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+61513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+61515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+61516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+61516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+61517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+63116,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+63117,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+63118,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+63119,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 tile_0_0 flip", false,-1);
        vcdp->declBus(c+30233,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+30234,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+30235,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+30236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+30237,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+63120,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+63121,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+30238,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+30239,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+30240,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+30241,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_14 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 clock", false,-1);
        vcdp->declBus(c+61518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 io_in_last_0", false,-1);
        vcdp->declBus(c+61518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+28025,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+28026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 io_out_last_0", false,-1);
        vcdp->declBit(c+61526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 io_in_valid_0", false,-1);
        vcdp->declBit(c+61526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 io_out_valid_0", false,-1);
        vcdp->declBit(c+61527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 tile_0_0_clock", false,-1);
        vcdp->declBus(c+61518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 tile_0_0_io_in_a", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__1186(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+61519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+28026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+28025,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+61523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+61523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+61525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+61526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+61526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+61527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 tile_0_0 clock", false,-1);
        vcdp->declBus(c+61518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+28026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+28025,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+61523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+61523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+61525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+61526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+61526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+61527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+63122,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+63123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+63124,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+63125,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 tile_0_0 flip", false,-1);
        vcdp->declBus(c+30242,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+30243,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+30244,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+30245,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+30246,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+63126,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+63127,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+30247,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+30248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+30249,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+30250,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_14_15 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 clock", false,-1);
        vcdp->declBus(c+61528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 io_in_last_0", false,-1);
        vcdp->declBus(c+61528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+28027,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+28028,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 io_out_last_0", false,-1);
        vcdp->declBit(c+61536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 io_in_valid_0", false,-1);
        vcdp->declBit(c+61536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 io_out_valid_0", false,-1);
        vcdp->declBit(c+61537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 tile_0_0_clock", false,-1);
        vcdp->declBus(c+61528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+28028,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+28027,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+61533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+61533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+61535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+61536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+61536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+61537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 tile_0_0 clock", false,-1);
        vcdp->declBus(c+61528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+28028,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+28027,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 tile_0_0 io_in_control_dataflow", false,-1);
    }
}

void VTestHarness::traceInitThis__1187(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+61532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+61533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+61533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+61535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+61536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+61536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+61537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+63128,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+63129,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+63130,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+63131,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 tile_0_0 flip", false,-1);
        vcdp->declBus(c+30251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+30252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+30253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+30254,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+30255,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+63132,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+63133,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+30256,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+30257,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+30258,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+30259,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_0 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 clock", false,-1);
        vcdp->declBus(c+61538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 io_in_last_0", false,-1);
        vcdp->declBus(c+61538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+28029,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+28030,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 io_out_last_0", false,-1);
        vcdp->declBit(c+61546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 io_in_valid_0", false,-1);
        vcdp->declBit(c+61546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 io_out_valid_0", false,-1);
        vcdp->declBit(c+61547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 tile_0_0_clock", false,-1);
        vcdp->declBus(c+61538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+28030,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+28029,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+61543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+61543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+61545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+61546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+61546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+61547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 tile_0_0 clock", false,-1);
        vcdp->declBus(c+61538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+28030,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+28029,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+61543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+61543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+61545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+61546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+61546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+61547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+63134,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+63135,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+63136,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+63137,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 tile_0_0 flip", false,-1);
        vcdp->declBus(c+30260,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+30261,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+30262,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+30263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+30264,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+63138,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+63139,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+30265,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+30266,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+30267,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 tile_0_0 io_out_c_ones_digit_1", false,-1);
    }
}

void VTestHarness::traceInitThis__1188(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+30268,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_1 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 clock", false,-1);
        vcdp->declBus(c+61548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 io_in_last_0", false,-1);
        vcdp->declBus(c+61548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+28031,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+28032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 io_out_last_0", false,-1);
        vcdp->declBit(c+61556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 io_in_valid_0", false,-1);
        vcdp->declBit(c+61556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 io_out_valid_0", false,-1);
        vcdp->declBit(c+61557,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 tile_0_0_clock", false,-1);
        vcdp->declBus(c+61548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+28032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+28031,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+61553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+61553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+61555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+61556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+61556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+61557,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 tile_0_0 clock", false,-1);
        vcdp->declBus(c+61548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+28032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+28031,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+61553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+61553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+61555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+61556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+61556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+61557,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+63140,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+63141,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+63142,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+63143,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 tile_0_0 flip", false,-1);
        vcdp->declBus(c+30269,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+30270,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+30271,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+30272,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+30273,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+63144,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+63145,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+30274,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+30275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+30276,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+30277,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_2 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 clock", false,-1);
        vcdp->declBus(c+61558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 io_in_last_0", false,-1);
        vcdp->declBus(c+61558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+28033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+28034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 io_out_last_0", false,-1);
        vcdp->declBit(c+61566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 io_in_valid_0", false,-1);
        vcdp->declBit(c+61566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 io_out_valid_0", false,-1);
        vcdp->declBit(c+61567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 tile_0_0_clock", false,-1);
        vcdp->declBus(c+61558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 tile_0_0_io_out_a", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__1189(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+28034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+28033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+61563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+61563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+61565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+61566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+61566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+61567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 tile_0_0 clock", false,-1);
        vcdp->declBus(c+61558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+28034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+28033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+61563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+61563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+61565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+61566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+61566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+61567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+63146,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+63147,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+63148,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+63149,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 tile_0_0 flip", false,-1);
        vcdp->declBus(c+30278,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+30279,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+30280,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+30281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+30282,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+63150,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+63151,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+30283,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+30284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+30285,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+30286,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_3 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 clock", false,-1);
        vcdp->declBus(c+61568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61575,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 io_in_last_0", false,-1);
        vcdp->declBus(c+61568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+28035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+28036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61575,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 io_out_last_0", false,-1);
        vcdp->declBit(c+61576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 io_in_valid_0", false,-1);
        vcdp->declBit(c+61576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 io_out_valid_0", false,-1);
        vcdp->declBit(c+61577,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 tile_0_0_clock", false,-1);
        vcdp->declBus(c+61568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+28036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+28035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+61573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+61573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61575,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+61575,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+61576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+61576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+61577,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 tile_0_0 clock", false,-1);
        vcdp->declBus(c+61568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+28036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+28035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+61573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 tile_0_0 io_out_control_dataflow", false,-1);
    }
}

void VTestHarness::traceInitThis__1190(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+61572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+61573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61575,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+61575,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+61576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+61576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+61577,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+63152,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+63153,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+63154,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+63155,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 tile_0_0 flip", false,-1);
        vcdp->declBus(c+30287,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+30288,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+30289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+30290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+30291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+63156,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+63157,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+30292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+30293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+30294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+30295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_4 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 clock", false,-1);
        vcdp->declBus(c+61578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 io_in_last_0", false,-1);
        vcdp->declBus(c+61578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+28037,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+28038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 io_out_last_0", false,-1);
        vcdp->declBit(c+61586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 io_in_valid_0", false,-1);
        vcdp->declBit(c+61586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 io_out_valid_0", false,-1);
        vcdp->declBit(c+61587,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 tile_0_0_clock", false,-1);
        vcdp->declBus(c+61578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+28038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+28037,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+61583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+61583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+61585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+61586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+61586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+61587,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 tile_0_0 clock", false,-1);
        vcdp->declBus(c+61578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+28038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+28037,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+61583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+61583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+61585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+61586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+61586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+61587,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+63158,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+63159,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+63160,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+63161,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 tile_0_0 flip", false,-1);
        vcdp->declBus(c+30296,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+30297,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+30298,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+30299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+30300,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+63162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+63163,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+30301,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+30302,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+30303,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+30304,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_5 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 clock", false,-1);
        vcdp->declBus(c+61588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 io_in_a_0", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__1191(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+61589,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 io_in_last_0", false,-1);
        vcdp->declBus(c+61588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+28039,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+28040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 io_out_last_0", false,-1);
        vcdp->declBit(c+61596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 io_in_valid_0", false,-1);
        vcdp->declBit(c+61596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 io_out_valid_0", false,-1);
        vcdp->declBit(c+61597,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 tile_0_0_clock", false,-1);
        vcdp->declBus(c+61588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61589,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+28040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+28039,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+61593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+61593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+61595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+61596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+61596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+61597,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 tile_0_0 clock", false,-1);
        vcdp->declBus(c+61588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61589,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+28040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+28039,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+61593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+61593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+61595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+61596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+61596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+61597,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+63164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+63165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+63166,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+63167,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 tile_0_0 flip", false,-1);
        vcdp->declBus(c+30305,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+30306,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+30307,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+30308,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+30309,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+63168,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+63169,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+30310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+30311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+30312,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+30313,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_6 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 clock", false,-1);
        vcdp->declBus(c+61598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61599,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 io_in_last_0", false,-1);
        vcdp->declBus(c+61598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+28041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+28042,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 io_out_last_0", false,-1);
        vcdp->declBit(c+61606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 io_in_valid_0", false,-1);
        vcdp->declBit(c+61606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 io_out_valid_0", false,-1);
        vcdp->declBit(c+61607,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 tile_0_0_clock", false,-1);
        vcdp->declBus(c+61598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61599,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+28042,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+28041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 tile_0_0_io_in_control_dataflow", false,-1);
    }
}

void VTestHarness::traceInitThis__1192(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+61602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+61603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+61603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+61605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+61606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+61606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+61607,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 tile_0_0 clock", false,-1);
        vcdp->declBus(c+61598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61599,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+28042,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+28041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+61603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+61603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+61605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+61606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+61606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+61607,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+63170,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+63171,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+63172,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+63173,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 tile_0_0 flip", false,-1);
        vcdp->declBus(c+30314,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+30315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+30316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+30317,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+30318,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+63174,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+63175,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+30319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+30320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+30321,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+30322,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_7 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 clock", false,-1);
        vcdp->declBus(c+61608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61609,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61610,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 io_in_last_0", false,-1);
        vcdp->declBus(c+61608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+28043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+28044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 io_out_last_0", false,-1);
        vcdp->declBit(c+61616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 io_in_valid_0", false,-1);
        vcdp->declBit(c+61616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 io_out_valid_0", false,-1);
        vcdp->declBit(c+61617,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 tile_0_0_clock", false,-1);
        vcdp->declBus(c+61608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61609,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61610,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+28044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+28043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+61613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+61613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+61615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+61616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+61616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+61617,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 tile_0_0 clock", false,-1);
        vcdp->declBus(c+61608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61609,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61610,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+28044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+28043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+61613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+61613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 tile_0_0 io_in_id", false,-1, 2,0);
    }
}

void VTestHarness::traceInitThis__1193(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+61614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+61615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+61616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+61616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+61617,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+63176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+63177,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+63178,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+63179,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 tile_0_0 flip", false,-1);
        vcdp->declBus(c+30323,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+30324,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+30325,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+30326,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+30327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+63180,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+63181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+30328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+30329,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+30330,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+30331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_8 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 clock", false,-1);
        vcdp->declBus(c+61618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61619,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61620,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 io_in_last_0", false,-1);
        vcdp->declBus(c+61618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+28045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+28046,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 io_out_last_0", false,-1);
        vcdp->declBit(c+61626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 io_in_valid_0", false,-1);
        vcdp->declBit(c+61626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 io_out_valid_0", false,-1);
        vcdp->declBit(c+61627,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 tile_0_0_clock", false,-1);
        vcdp->declBus(c+61618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61619,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61620,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+28046,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+28045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+61623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+61623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+61625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+61626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+61626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+61627,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 tile_0_0 clock", false,-1);
        vcdp->declBus(c+61618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61619,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61620,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+28046,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+28045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+61623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+61623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+61625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+61626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+61626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+61627,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+63182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+63183,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+63184,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+63185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 tile_0_0 flip", false,-1);
        vcdp->declBus(c+30332,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+30333,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+30334,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+30335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+30336,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+63186,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+63187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+30337,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+30338,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+30339,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+30340,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_9 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 clock", false,-1);
        vcdp->declBus(c+61628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 io_in_control_0_dataflow", false,-1);
    }
}

void VTestHarness::traceInitThis__1194(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+61632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61633,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61634,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 io_in_last_0", false,-1);
        vcdp->declBus(c+61628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+28047,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+28048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61633,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61634,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 io_out_last_0", false,-1);
        vcdp->declBit(c+61636,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 io_in_valid_0", false,-1);
        vcdp->declBit(c+61636,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 io_out_valid_0", false,-1);
        vcdp->declBit(c+61637,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 tile_0_0_clock", false,-1);
        vcdp->declBus(c+61628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+28048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+28047,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+61633,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+61633,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61634,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61634,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+61635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+61636,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+61636,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+61637,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 tile_0_0 clock", false,-1);
        vcdp->declBus(c+61628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+28048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+28047,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+61633,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+61633,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61634,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61634,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+61635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+61636,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+61636,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+61637,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+63188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+63189,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+63190,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+63191,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 tile_0_0 flip", false,-1);
        vcdp->declBus(c+30341,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+30342,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+30343,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+30344,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+30345,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+63192,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+63193,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+30346,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+30347,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+30348,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+30349,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_10 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 clock", false,-1);
        vcdp->declBus(c+61638,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61639,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61640,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 io_in_last_0", false,-1);
        vcdp->declBus(c+61638,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+28049,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+28050,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 io_out_last_0", false,-1);
        vcdp->declBit(c+61646,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 io_in_valid_0", false,-1);
        vcdp->declBit(c+61646,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 io_out_valid_0", false,-1);
        vcdp->declBit(c+61647,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 tile_0_0_clock", false,-1);
        vcdp->declBus(c+61638,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61639,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61640,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61638,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+28050,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+28049,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+61643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 tile_0_0_io_out_control_dataflow", false,-1);
    }
}

void VTestHarness::traceInitThis__1195(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+61642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+61643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+61645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+61646,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+61646,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+61647,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 tile_0_0 clock", false,-1);
        vcdp->declBus(c+61638,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61639,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61640,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61638,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+28050,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+28049,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+61643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+61643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+61645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+61646,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+61646,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+61647,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+63194,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+63195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+63196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+63197,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 tile_0_0 flip", false,-1);
        vcdp->declBus(c+30350,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+30351,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+30352,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+30353,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+30354,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+63198,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+63199,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+30355,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+30356,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+30357,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+30358,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_11 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 clock", false,-1);
        vcdp->declBus(c+61648,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61649,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61650,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 io_in_last_0", false,-1);
        vcdp->declBus(c+61648,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+28051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+28052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 io_out_last_0", false,-1);
        vcdp->declBit(c+61656,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 io_in_valid_0", false,-1);
        vcdp->declBit(c+61656,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 io_out_valid_0", false,-1);
        vcdp->declBit(c+61657,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 tile_0_0_clock", false,-1);
        vcdp->declBus(c+61648,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61649,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61650,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61648,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+28052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+28051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+61653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+61653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+61655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+61656,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+61656,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+61657,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 tile_0_0 clock", false,-1);
        vcdp->declBus(c+61648,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61649,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61650,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61648,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+28052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+28051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+61653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+61653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+61655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 tile_0_0 io_out_last", false,-1);
    }
}

void VTestHarness::traceInitThis__1196(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+61656,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+61656,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+61657,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+63200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+63201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+63202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+63203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 tile_0_0 flip", false,-1);
        vcdp->declBus(c+30359,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+30360,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+30361,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+30362,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+30363,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+63204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+63205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+30364,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+30365,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+30366,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+30367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_12 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 clock", false,-1);
        vcdp->declBus(c+61658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61659,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61660,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61665,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 io_in_last_0", false,-1);
        vcdp->declBus(c+61658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+28053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+28054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61665,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 io_out_last_0", false,-1);
        vcdp->declBit(c+61666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 io_in_valid_0", false,-1);
        vcdp->declBit(c+61666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 io_out_valid_0", false,-1);
        vcdp->declBit(c+61667,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 tile_0_0_clock", false,-1);
        vcdp->declBus(c+61658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61659,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61660,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+28054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+28053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+61663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+61663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61665,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+61665,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+61666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+61666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+61667,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 tile_0_0 clock", false,-1);
        vcdp->declBus(c+61658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61659,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61660,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+28054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+28053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+61663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+61663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61665,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+61665,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+61666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+61666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+61667,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+63206,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+63207,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+63208,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+63209,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 tile_0_0 flip", false,-1);
        vcdp->declBus(c+30368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+30369,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+30370,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+30371,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+30372,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+63210,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+63211,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+30373,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+30374,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+30375,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+30376,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_13 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 clock", false,-1);
        vcdp->declBus(c+61668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61669,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61670,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 io_in_id_0", false,-1, 2,0);
    }
}

void VTestHarness::traceInitThis__1197(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+61675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 io_in_last_0", false,-1);
        vcdp->declBus(c+61668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+28055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+28056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 io_out_last_0", false,-1);
        vcdp->declBit(c+61676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 io_in_valid_0", false,-1);
        vcdp->declBit(c+61676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 io_out_valid_0", false,-1);
        vcdp->declBit(c+61677,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 tile_0_0_clock", false,-1);
        vcdp->declBus(c+61668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61669,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61670,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+28056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+28055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+61673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+61673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+61675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+61676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+61676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+61677,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 tile_0_0 clock", false,-1);
        vcdp->declBus(c+61668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61669,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61670,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+28056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+28055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+61673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+61673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+61675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+61676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+61676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+61677,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+63212,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+63213,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+63214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+63215,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 tile_0_0 flip", false,-1);
        vcdp->declBus(c+30377,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+30378,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+30379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+30380,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+30381,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+63216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+63217,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+30382,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+30383,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+30384,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+30385,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_14 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 clock", false,-1);
        vcdp->declBus(c+61678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61679,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61680,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 io_in_last_0", false,-1);
        vcdp->declBus(c+61678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+28057,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+28058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 io_out_last_0", false,-1);
        vcdp->declBit(c+61686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 io_in_valid_0", false,-1);
        vcdp->declBit(c+61686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 io_out_valid_0", false,-1);
        vcdp->declBit(c+61687,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 tile_0_0_clock", false,-1);
        vcdp->declBus(c+61678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61679,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61680,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+28058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+28057,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+61683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+61683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 tile_0_0_io_in_id", false,-1, 2,0);
    }
}

void VTestHarness::traceInitThis__1198(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+61684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+61685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+61686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+61686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+61687,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 tile_0_0 clock", false,-1);
        vcdp->declBus(c+61678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61679,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61680,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+28058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+28057,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+61683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+61683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+61685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+61686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+61686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+61687,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+63218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+63219,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+63220,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+63221,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 tile_0_0 flip", false,-1);
        vcdp->declBus(c+30386,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+30387,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+30388,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+30389,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+30390,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+63222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+63223,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+30391,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+30392,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+30393,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+30394,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_15_15 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq reset", false,-1);
        vcdp->declBit(c+57738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq io_enq_ready", false,-1);
        vcdp->declBit(c+27496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq io_enq_valid", false,-1);
        vcdp->declBit(c+27103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq io_enq_bits_tag_rob_id_valid", false,-1);
        vcdp->declBus(c+57167,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq io_enq_bits_tag_rob_id_bits", false,-1, 5,0);
        vcdp->declBit(c+27162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq io_enq_bits_tag_addr_is_acc_addr", false,-1);
        vcdp->declBit(c+27163,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq io_enq_bits_tag_addr_accumulate", false,-1);
        vcdp->declBit(c+27164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq io_enq_bits_tag_addr_read_full_acc_row", false,-1);
        vcdp->declBit(c+27165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq io_enq_bits_tag_addr_garbage_bit", false,-1);
        vcdp->declBus(c+27166,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq io_enq_bits_tag_addr_data", false,-1, 13,0);
        vcdp->declBus(c+57162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq io_enq_bits_tag_rows", false,-1, 4,0);
        vcdp->declBus(c+57163,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq io_enq_bits_tag_cols", false,-1, 4,0);
        vcdp->declBus(c+27497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq io_enq_bits_id", false,-1, 2,0);
        vcdp->declBit(c+27498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq io_deq_ready", false,-1);
        vcdp->declBit(c+57739,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq io_deq_valid", false,-1);
        vcdp->declBit(c+57740,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq io_deq_bits_tag_rob_id_valid", false,-1);
        vcdp->declBus(c+57741,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq io_deq_bits_tag_rob_id_bits", false,-1, 5,0);
        vcdp->declBit(c+57742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq io_deq_bits_tag_addr_is_acc_addr", false,-1);
        vcdp->declBit(c+57743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq io_deq_bits_tag_addr_accumulate", false,-1);
        vcdp->declBit(c+57744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq io_deq_bits_tag_addr_read_full_acc_row", false,-1);
        vcdp->declBit(c+57745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq io_deq_bits_tag_addr_garbage_bit", false,-1);
        vcdp->declBus(c+57746,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq io_deq_bits_tag_addr_data", false,-1, 13,0);
        vcdp->declBus(c+57747,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq io_deq_bits_tag_rows", false,-1, 4,0);
        vcdp->declBus(c+57748,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq io_deq_bits_tag_cols", false,-1, 4,0);
        vcdp->declBus(c+27499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq io_deq_bits_id", false,-1, 2,0);
        vcdp->declBit(c+57189,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq io_all_0_tag_rob_id_valid", false,-1);
        vcdp->declBit(c+57190,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq io_all_0_tag_addr_is_acc_addr", false,-1);
        vcdp->declBit(c+57191,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq io_all_0_tag_addr_accumulate", false,-1);
        vcdp->declBit(c+57192,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq io_all_0_tag_addr_read_full_acc_row", false,-1);
        vcdp->declBit(c+57193,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq io_all_0_tag_addr_garbage_bit", false,-1);
        vcdp->declBus(c+57194,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq io_all_0_tag_addr_data", false,-1, 13,0);
        vcdp->declBit(c+57195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq io_all_1_tag_rob_id_valid", false,-1);
        vcdp->declBit(c+57196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq io_all_1_tag_addr_is_acc_addr", false,-1);
        vcdp->declBit(c+57197,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq io_all_1_tag_addr_accumulate", false,-1);
        vcdp->declBit(c+57198,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq io_all_1_tag_addr_read_full_acc_row", false,-1);
        vcdp->declBit(c+57199,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq io_all_1_tag_addr_garbage_bit", false,-1);
        vcdp->declBus(c+57200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq io_all_1_tag_addr_data", false,-1, 13,0);
        vcdp->declBit(c+57201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq io_all_2_tag_rob_id_valid", false,-1);
        vcdp->declBit(c+57202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq io_all_2_tag_addr_is_acc_addr", false,-1);
        vcdp->declBit(c+57203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq io_all_2_tag_addr_accumulate", false,-1);
        vcdp->declBit(c+57204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq io_all_2_tag_addr_read_full_acc_row", false,-1);
        vcdp->declBit(c+57205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq io_all_2_tag_addr_garbage_bit", false,-1);
        vcdp->declBus(c+57206,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq io_all_2_tag_addr_data", false,-1, 13,0);
        vcdp->declBit(c+57207,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq io_all_3_tag_rob_id_valid", false,-1);
        vcdp->declBit(c+57208,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq io_all_3_tag_addr_is_acc_addr", false,-1);
        vcdp->declBit(c+57209,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq io_all_3_tag_addr_accumulate", false,-1);
        vcdp->declBit(c+57210,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq io_all_3_tag_addr_read_full_acc_row", false,-1);
        vcdp->declBit(c+57211,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq io_all_3_tag_addr_garbage_bit", false,-1);
        vcdp->declBus(c+57212,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq io_all_3_tag_addr_data", false,-1, 13,0);
        vcdp->declBit(c+57213,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq io_all_4_tag_rob_id_valid", false,-1);
        vcdp->declBit(c+57214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq io_all_4_tag_addr_is_acc_addr", false,-1);
        vcdp->declBit(c+57215,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq io_all_4_tag_addr_accumulate", false,-1);
        vcdp->declBit(c+57216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq io_all_4_tag_addr_read_full_acc_row", false,-1);
        vcdp->declBit(c+57217,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq io_all_4_tag_addr_garbage_bit", false,-1);
        vcdp->declBus(c+57218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq io_all_4_tag_addr_data", false,-1, 13,0);
        vcdp->declBit(c+57219,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq io_all_5_tag_rob_id_valid", false,-1);
        vcdp->declBit(c+57220,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq io_all_5_tag_addr_is_acc_addr", false,-1);
        vcdp->declBit(c+57221,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq io_all_5_tag_addr_accumulate", false,-1);
        vcdp->declBit(c+57222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq io_all_5_tag_addr_read_full_acc_row", false,-1);
    }
}

void VTestHarness::traceInitThis__1199(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+57223,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq io_all_5_tag_addr_garbage_bit", false,-1);
        vcdp->declBus(c+57224,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq io_all_5_tag_addr_data", false,-1, 13,0);
        vcdp->declBit(c+57189,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq regs_0_tag_rob_id_valid", false,-1);
        vcdp->declBus(c+63224,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq regs_0_tag_rob_id_bits", false,-1, 5,0);
        vcdp->declBit(c+57190,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq regs_0_tag_addr_is_acc_addr", false,-1);
        vcdp->declBit(c+57191,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq regs_0_tag_addr_accumulate", false,-1);
        vcdp->declBit(c+57192,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq regs_0_tag_addr_read_full_acc_row", false,-1);
        vcdp->declBit(c+57193,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq regs_0_tag_addr_garbage_bit", false,-1);
        vcdp->declBus(c+57194,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq regs_0_tag_addr_data", false,-1, 13,0);
        vcdp->declBus(c+63225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq regs_0_tag_rows", false,-1, 4,0);
        vcdp->declBus(c+63226,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq regs_0_tag_cols", false,-1, 4,0);
        vcdp->declBus(c+63227,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq regs_0_id", false,-1, 2,0);
        vcdp->declBit(c+57195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq regs_1_tag_rob_id_valid", false,-1);
        vcdp->declBus(c+63228,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq regs_1_tag_rob_id_bits", false,-1, 5,0);
        vcdp->declBit(c+57196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq regs_1_tag_addr_is_acc_addr", false,-1);
        vcdp->declBit(c+57197,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq regs_1_tag_addr_accumulate", false,-1);
        vcdp->declBit(c+57198,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq regs_1_tag_addr_read_full_acc_row", false,-1);
        vcdp->declBit(c+57199,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq regs_1_tag_addr_garbage_bit", false,-1);
        vcdp->declBus(c+57200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq regs_1_tag_addr_data", false,-1, 13,0);
        vcdp->declBus(c+63229,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq regs_1_tag_rows", false,-1, 4,0);
        vcdp->declBus(c+63230,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq regs_1_tag_cols", false,-1, 4,0);
        vcdp->declBus(c+63231,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq regs_1_id", false,-1, 2,0);
        vcdp->declBit(c+57201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq regs_2_tag_rob_id_valid", false,-1);
        vcdp->declBus(c+63232,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq regs_2_tag_rob_id_bits", false,-1, 5,0);
        vcdp->declBit(c+57202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq regs_2_tag_addr_is_acc_addr", false,-1);
        vcdp->declBit(c+57203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq regs_2_tag_addr_accumulate", false,-1);
        vcdp->declBit(c+57204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq regs_2_tag_addr_read_full_acc_row", false,-1);
        vcdp->declBit(c+57205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq regs_2_tag_addr_garbage_bit", false,-1);
        vcdp->declBus(c+57206,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq regs_2_tag_addr_data", false,-1, 13,0);
        vcdp->declBus(c+63233,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq regs_2_tag_rows", false,-1, 4,0);
        vcdp->declBus(c+63234,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq regs_2_tag_cols", false,-1, 4,0);
        vcdp->declBus(c+63235,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq regs_2_id", false,-1, 2,0);
        vcdp->declBit(c+57207,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq regs_3_tag_rob_id_valid", false,-1);
        vcdp->declBus(c+63236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq regs_3_tag_rob_id_bits", false,-1, 5,0);
        vcdp->declBit(c+57208,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq regs_3_tag_addr_is_acc_addr", false,-1);
        vcdp->declBit(c+57209,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq regs_3_tag_addr_accumulate", false,-1);
        vcdp->declBit(c+57210,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq regs_3_tag_addr_read_full_acc_row", false,-1);
        vcdp->declBit(c+57211,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq regs_3_tag_addr_garbage_bit", false,-1);
        vcdp->declBus(c+57212,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq regs_3_tag_addr_data", false,-1, 13,0);
        vcdp->declBus(c+63237,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq regs_3_tag_rows", false,-1, 4,0);
        vcdp->declBus(c+63238,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq regs_3_tag_cols", false,-1, 4,0);
        vcdp->declBus(c+63239,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq regs_3_id", false,-1, 2,0);
        vcdp->declBit(c+57213,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq regs_4_tag_rob_id_valid", false,-1);
        vcdp->declBus(c+63240,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq regs_4_tag_rob_id_bits", false,-1, 5,0);
        vcdp->declBit(c+57214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq regs_4_tag_addr_is_acc_addr", false,-1);
        vcdp->declBit(c+57215,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq regs_4_tag_addr_accumulate", false,-1);
        vcdp->declBit(c+57216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq regs_4_tag_addr_read_full_acc_row", false,-1);
        vcdp->declBit(c+57217,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq regs_4_tag_addr_garbage_bit", false,-1);
        vcdp->declBus(c+57218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq regs_4_tag_addr_data", false,-1, 13,0);
        vcdp->declBus(c+63241,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq regs_4_tag_rows", false,-1, 4,0);
        vcdp->declBus(c+63242,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq regs_4_tag_cols", false,-1, 4,0);
        vcdp->declBus(c+63243,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq regs_4_id", false,-1, 2,0);
        vcdp->declBit(c+57219,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq regs_5_tag_rob_id_valid", false,-1);
        vcdp->declBus(c+63244,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq regs_5_tag_rob_id_bits", false,-1, 5,0);
        vcdp->declBit(c+57220,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq regs_5_tag_addr_is_acc_addr", false,-1);
        vcdp->declBit(c+57221,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq regs_5_tag_addr_accumulate", false,-1);
        vcdp->declBit(c+57222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq regs_5_tag_addr_read_full_acc_row", false,-1);
        vcdp->declBit(c+57223,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq regs_5_tag_addr_garbage_bit", false,-1);
        vcdp->declBus(c+57224,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq regs_5_tag_addr_data", false,-1, 13,0);
        vcdp->declBus(c+63245,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq regs_5_tag_rows", false,-1, 4,0);
        vcdp->declBus(c+63246,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq regs_5_tag_cols", false,-1, 4,0);
        vcdp->declBus(c+63247,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq regs_5_id", false,-1, 2,0);
        vcdp->declBus(c+63248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq raddr", false,-1, 2,0);
        vcdp->declBus(c+63249,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq waddr", false,-1, 2,0);
        vcdp->declBus(c+63250,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq len", false,-1, 2,0);
        vcdp->declBit(c+63251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq empty", false,-1);
        vcdp->declBit(c+63252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh tagq full", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh total_rows_q clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh total_rows_q reset", false,-1);
        vcdp->declBit(c+27500,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh total_rows_q io_enq_ready", false,-1);
        vcdp->declBit(c+27501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh total_rows_q io_enq_valid", false,-1);
        vcdp->declBus(c+57749,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh total_rows_q io_enq_bits_id", false,-1, 2,0);
        vcdp->declBus(c+27167,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh total_rows_q io_enq_bits_total_rows", false,-1, 4,0);
        vcdp->declBit(c+27502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh total_rows_q io_deq_ready", false,-1);
        vcdp->declBit(c+27503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh total_rows_q io_deq_valid", false,-1);
        vcdp->declBus(c+27504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh total_rows_q io_deq_bits_id", false,-1, 2,0);
        vcdp->declBus(c+57750,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh total_rows_q io_deq_bits_total_rows", false,-1, 4,0);
        {int i; for (i=0; i<6; i++) {
                vcdp->declBus(c+63253+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh total_rows_q ram_id", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh total_rows_q ram_id_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+63259,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh total_rows_q ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBus(c+27504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh total_rows_q ram_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+57749,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh total_rows_q ram_id_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+63260,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh total_rows_q ram_id_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh total_rows_q ram_id_MPORT_mask", false,-1);
        vcdp->declBit(c+30395,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh total_rows_q ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<6; i++) {
                vcdp->declBus(c+63261+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh total_rows_q ram_total_rows", true,(i+0), 4,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh total_rows_q ram_total_rows_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+63259,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh total_rows_q ram_total_rows_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBus(c+57750,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh total_rows_q ram_total_rows_io_deq_bits_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+27167,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh total_rows_q ram_total_rows_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+63260,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh total_rows_q ram_total_rows_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh total_rows_q ram_total_rows_MPORT_mask", false,-1);
        vcdp->declBit(c+30395,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh total_rows_q ram_total_rows_MPORT_en", false,-1);
        vcdp->declBus(c+63260,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh total_rows_q enq_ptr_value", false,-1, 2,0);
        vcdp->declBus(c+63259,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh total_rows_q deq_ptr_value", false,-1, 2,0);
        vcdp->declBit(c+63267,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh total_rows_q maybe_full", false,-1);
        vcdp->declBit(c+30396,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh total_rows_q ptr_match", false,-1);
        vcdp->declBit(c+30397,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh total_rows_q empty", false,-1);
        vcdp->declBit(c+30398,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh total_rows_q full", false,-1);
        vcdp->declBit(c+30399,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh total_rows_q do_enq", false,-1);
        vcdp->declBit(c+30400,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh total_rows_q do_deq", false,-1);
    }
}

void VTestHarness::traceInitThis__1200(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+63268,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh total_rows_q wrap", false,-1);
        vcdp->declBit(c+63269,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh total_rows_q wrap_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col reset", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col io_req_valid", false,-1);
        vcdp->declBus(c+12265,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col io_req_bits_addr_data", false,-1, 13,0);
        vcdp->declBus(c+49687,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col io_req_bits_ocol", false,-1, 7,0);
        vcdp->declBus(c+49688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col io_req_bits_krow", false,-1, 3,0);
        vcdp->declBus(c+12266,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col io_req_bits_icol", false,-1, 8,0);
        vcdp->declBus(c+49689,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col io_req_bits_stride", false,-1, 2,0);
        vcdp->declBus(c+49690,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col io_req_bits_row_turn", false,-1, 10,0);
        vcdp->declBus(c+49691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col io_req_bits_kdim2", false,-1, 7,0);
        vcdp->declBus(c+49692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col io_req_bits_row_left", false,-1, 3,0);
        vcdp->declBit(c+12267,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col io_req_bits_start_inputting", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col io_sram_reads_0_req_valid", false,-1);
        vcdp->declBus(c+12275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col io_sram_reads_0_req_bits_addr", false,-1, 11,0);
        vcdp->declBit(c+49474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col io_sram_reads_0_resp_valid", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col io_sram_reads_1_req_valid", false,-1);
        vcdp->declBus(c+12275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col io_sram_reads_1_req_bits_addr", false,-1, 11,0);
        vcdp->declBit(c+49480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col io_sram_reads_1_resp_valid", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col io_sram_reads_2_req_valid", false,-1);
        vcdp->declBus(c+12275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col io_sram_reads_2_req_bits_addr", false,-1, 11,0);
        vcdp->declBit(c+49486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col io_sram_reads_2_resp_valid", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col io_sram_reads_3_req_valid", false,-1);
        vcdp->declBus(c+12275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col io_sram_reads_3_req_bits_addr", false,-1, 11,0);
        vcdp->declBit(c+49492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col io_sram_reads_3_resp_valid", false,-1);
        vcdp->declBit(c+49555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col io_counter_event_signal_38", false,-1);
        vcdp->declBit(c+49556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col io_counter_event_signal_39", false,-1);
        vcdp->declBit(c+12076,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col io_counter_event_signal_40", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col sram_read_signals_q_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col sram_read_signals_q_reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col sram_read_signals_q_io_enq_ready", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col sram_read_signals_q_io_enq_valid", false,-1);
        vcdp->declBit(c+63270,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col sram_read_signals_q_io_enq_bits_im2col_fin_pulse", false,-1);
        vcdp->declBit(c+30401,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col sram_read_signals_q_io_deq_valid", false,-1);
        vcdp->declBit(c+63271,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col sram_read_signals_q_io_deq_bits_im2col_fin_pulse", false,-1);
        vcdp->declBit(c+63272,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col req_start_inputting", false,-1);
        vcdp->declBus(c+63273,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col column_counter", false,-1, 5,0);
        vcdp->declBus(c+63274,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col window_row_counter", false,-1, 12,0);
        vcdp->declBus(c+63275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col window_start_counter", false,-1, 12,0);
        vcdp->declBit(c+63276,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col valid_reg", false,-1);
        vcdp->declBit(c+63270,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col im2col_fin_reg", false,-1);
        vcdp->declBit(c+63277,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col im2col_fin", false,-1);
        vcdp->declBit(c+63278,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col sram_read_req", false,-1);
        vcdp->declBus(c+63279,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col copy_addr_data", false,-1, 13,0);
        vcdp->declBus(c+63280,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col im2col_state", false,-1, 2,0);
        vcdp->declBus(c+63281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col im2col_turn", false,-1, 7,0);
        vcdp->declBus(c+63282,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col modulo_im2col_turn", false,-1, 7,0);
        vcdp->declBit(c+63283,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col im2col_fin_reset", false,-1);
        vcdp->declBus(c+63284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col im2col_row_turn_counter", false,-1, 10,0);
        vcdp->declBus(c+63285,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col im2col_row_turn_counter_d", false,-1, 10,0);
        vcdp->declBus(c+30402,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col block_done", false,-1, 10,0);
        vcdp->declBus(c+63286,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col modulo_block_done", false,-1, 15,0);
        vcdp->declBus(c+63287,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col modulo_block_save", false,-1, 15,0);
        vcdp->declBus(c+63288,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col window_address", false,-1, 12,0);
        vcdp->declBus(c+30403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col im2col_spad_bank_qual1_data", false,-1, 13,0);
        vcdp->declBus(c+30404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col im2col_spad_bank", false,-1, 1,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col sram_read_valid", false,-1);
        vcdp->declBit(c+63289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col row_turn_counter_noreset", false,-1);
        vcdp->declBit(c+63290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col im2col_fin_pulse", false,-1);
        vcdp->declBus(c+63291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col turn_count_save", false,-1, 7,0);
        vcdp->declBus(c+63292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col window_start_counter_prev", false,-1, 12,0);
        vcdp->declBit(c+30405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col sram_resp_valid", false,-1);
        vcdp->declBit(c+30406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col column_counter_last_row_block", false,-1);
        vcdp->declBit(c+63293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col req_valid", false,-1);
        vcdp->declBus(c+63294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col valid_count", false,-1, 4,0);
        vcdp->declBit(c+63295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col sram_req_deq_valid_d", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col sram_read_signals_q clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col sram_read_signals_q reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col sram_read_signals_q io_enq_ready", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col sram_read_signals_q io_enq_valid", false,-1);
        vcdp->declBit(c+63270,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col sram_read_signals_q io_enq_bits_im2col_fin_pulse", false,-1);
        vcdp->declBit(c+30401,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col sram_read_signals_q io_deq_valid", false,-1);
        vcdp->declBit(c+63271,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col sram_read_signals_q io_deq_bits_im2col_fin_pulse", false,-1);
        {int i; for (i=0; i<5; i++) {
                vcdp->declBit(c+70349+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col sram_read_signals_q ram_im2col_fin_pulse", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col sram_read_signals_q ram_im2col_fin_pulse_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+63296,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col sram_read_signals_q ram_im2col_fin_pulse_io_deq_bits_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+63271,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col sram_read_signals_q ram_im2col_fin_pulse_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+63270,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col sram_read_signals_q ram_im2col_fin_pulse_MPORT_data", false,-1);
        vcdp->declBus(c+63297,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col sram_read_signals_q ram_im2col_fin_pulse_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col sram_read_signals_q ram_im2col_fin_pulse_MPORT_mask", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col sram_read_signals_q ram_im2col_fin_pulse_MPORT_en", false,-1);
        vcdp->declBus(c+63297,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col sram_read_signals_q enq_ptr_value", false,-1, 2,0);
        vcdp->declBus(c+63296,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col sram_read_signals_q deq_ptr_value", false,-1, 2,0);
        vcdp->declBit(c+63298,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col sram_read_signals_q maybe_full", false,-1);
        vcdp->declBit(c+63299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col sram_read_signals_q ptr_match", false,-1);
        vcdp->declBit(c+30407,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col sram_read_signals_q empty", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col sram_read_signals_q do_enq", false,-1);
        vcdp->declBit(c+63300,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col sram_read_signals_q wrap", false,-1);
        vcdp->declBit(c+63301,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col sram_read_signals_q wrap_1", false,-1);
        vcdp->declBit(c+11983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini req_arb io_in_0_ready", false,-1);
        vcdp->declBit(c+11984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini req_arb io_in_0_valid", false,-1);
        vcdp->declBus(c+12268,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini req_arb io_in_0_bits_addr", false,-1, 11,0);
        vcdp->declBus(c+12275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini req_arb io_in_1_bits_addr", false,-1, 11,0);
        vcdp->declBit(c+11983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini req_arb io_out_ready", false,-1);
        vcdp->declBit(c+11984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini req_arb io_out_valid", false,-1);
        vcdp->declBus(c+11985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini req_arb io_out_bits_addr", false,-1, 11,0);
        vcdp->declBit(c+12593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini req_arb grant_1", false,-1);
        vcdp->declBit(c+11987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini req_arb_1 io_in_0_ready", false,-1);
        vcdp->declBit(c+11988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini req_arb_1 io_in_0_valid", false,-1);
        vcdp->declBus(c+12269,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini req_arb_1 io_in_0_bits_addr", false,-1, 11,0);
    }
}

void VTestHarness::traceInitThis__1201(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+12275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini req_arb_1 io_in_1_bits_addr", false,-1, 11,0);
        vcdp->declBit(c+11987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini req_arb_1 io_out_ready", false,-1);
        vcdp->declBit(c+11988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini req_arb_1 io_out_valid", false,-1);
        vcdp->declBus(c+11989,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini req_arb_1 io_out_bits_addr", false,-1, 11,0);
        vcdp->declBit(c+12625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini req_arb_1 grant_1", false,-1);
        vcdp->declBit(c+11991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini req_arb_2 io_in_0_ready", false,-1);
        vcdp->declBit(c+11992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini req_arb_2 io_in_0_valid", false,-1);
        vcdp->declBus(c+12270,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini req_arb_2 io_in_0_bits_addr", false,-1, 11,0);
        vcdp->declBus(c+12275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini req_arb_2 io_in_1_bits_addr", false,-1, 11,0);
        vcdp->declBit(c+11991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini req_arb_2 io_out_ready", false,-1);
        vcdp->declBit(c+11992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini req_arb_2 io_out_valid", false,-1);
        vcdp->declBus(c+11993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini req_arb_2 io_out_bits_addr", false,-1, 11,0);
        vcdp->declBit(c+12657,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini req_arb_2 grant_1", false,-1);
        vcdp->declBit(c+11995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini req_arb_3 io_in_0_ready", false,-1);
        vcdp->declBit(c+11996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini req_arb_3 io_in_0_valid", false,-1);
        vcdp->declBus(c+12271,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini req_arb_3 io_in_0_bits_addr", false,-1, 11,0);
        vcdp->declBus(c+12275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini req_arb_3 io_in_1_bits_addr", false,-1, 11,0);
        vcdp->declBit(c+11995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini req_arb_3 io_out_ready", false,-1);
        vcdp->declBit(c+11996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini req_arb_3 io_out_valid", false,-1);
        vcdp->declBus(c+11997,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini req_arb_3 io_out_bits_addr", false,-1, 11,0);
        vcdp->declBit(c+12689,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini req_arb_3 grant_1", false,-1);
        vcdp->declBit(c+12272,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_completed_arb io_in_0_valid", false,-1);
        vcdp->declBus(c+12273,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_completed_arb io_in_0_bits", false,-1, 5,0);
        vcdp->declBit(c+12257,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_completed_arb io_in_1_ready", false,-1);
        vcdp->declBit(c+12258,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_completed_arb io_in_1_valid", false,-1);
        vcdp->declBus(c+12259,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_completed_arb io_in_1_bits", false,-1, 5,0);
        vcdp->declBit(c+12261,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_completed_arb io_in_2_ready", false,-1);
        vcdp->declBit(c+12262,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_completed_arb io_in_2_valid", false,-1);
        vcdp->declBus(c+12263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_completed_arb io_in_2_bits", false,-1, 5,0);
        vcdp->declBit(c+12135,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_completed_arb io_out_valid", false,-1);
        vcdp->declBus(c+12136,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_completed_arb io_out_bits", false,-1, 5,0);
        vcdp->declBit(c+12261,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_completed_arb grant_2", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend reset", false,-1);
        vcdp->declBit(c+10472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend auto_icache_master_out_a_ready", false,-1);
        vcdp->declBit(c+10473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend auto_icache_master_out_a_valid", false,-1);
        vcdp->declBus(c+48418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend auto_icache_master_out_a_bits_address", false,-1, 31,0);
        vcdp->declBit(c+10474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend auto_icache_master_out_d_valid", false,-1);
        vcdp->declBus(c+10444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend auto_icache_master_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend auto_icache_master_out_d_bits_size", false,-1, 3,0);
        vcdp->declArray(c+10450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend auto_icache_master_out_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+48407,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend auto_icache_master_out_d_bits_corrupt", false,-1);
        vcdp->declBit(c+48557,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_cpu_might_request", false,-1);
        vcdp->declBit(c+10541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_cpu_req_valid", false,-1);
        vcdp->declQuad(c+10542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_cpu_req_bits_pc", false,-1, 39,0);
        vcdp->declBit(c+10544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_cpu_req_bits_speculative", false,-1);
        vcdp->declBit(c+10545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_cpu_sfence_valid", false,-1);
        vcdp->declBit(c+48558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_cpu_sfence_bits_rs1", false,-1);
        vcdp->declBit(c+48559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_cpu_sfence_bits_rs2", false,-1);
        vcdp->declQuad(c+48560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_cpu_sfence_bits_addr", false,-1, 38,0);
        vcdp->declBit(c+38130,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_cpu_resp_ready", false,-1);
        vcdp->declBit(c+10546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_cpu_resp_valid", false,-1);
        vcdp->declBit(c+10547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_cpu_resp_bits_btb_taken", false,-1);
        vcdp->declBit(c+10548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_cpu_resp_bits_btb_bridx", false,-1);
        vcdp->declBus(c+10549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_cpu_resp_bits_btb_entry", false,-1, 4,0);
        vcdp->declBus(c+10550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_cpu_resp_bits_btb_bht_history", false,-1, 7,0);
        vcdp->declQuad(c+10551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_cpu_resp_bits_pc", false,-1, 39,0);
        vcdp->declBus(c+10553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_cpu_resp_bits_data", false,-1, 31,0);
        vcdp->declBit(c+10554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_cpu_resp_bits_xcpt_pf_inst", false,-1);
        vcdp->declBit(c+10555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_cpu_resp_bits_xcpt_ae_inst", false,-1);
        vcdp->declBit(c+10556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_cpu_resp_bits_replay", false,-1);
        vcdp->declBit(c+10557,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_cpu_btb_update_valid", false,-1);
        vcdp->declBus(c+48562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_cpu_btb_update_bits_prediction_entry", false,-1, 4,0);
        vcdp->declQuad(c+10558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_cpu_btb_update_bits_pc", false,-1, 38,0);
        vcdp->declBit(c+48563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_cpu_btb_update_bits_isValid", false,-1);
        vcdp->declQuad(c+10560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_cpu_btb_update_bits_br_pc", false,-1, 38,0);
        vcdp->declBus(c+48564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_cpu_btb_update_bits_cfiType", false,-1, 1,0);
        vcdp->declBit(c+10562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_cpu_bht_update_valid", false,-1);
        vcdp->declBus(c+48565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_cpu_bht_update_bits_prediction_history", false,-1, 7,0);
        vcdp->declQuad(c+10558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_cpu_bht_update_bits_pc", false,-1, 38,0);
        vcdp->declBit(c+48566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_cpu_bht_update_bits_branch", false,-1);
        vcdp->declBit(c+48567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_cpu_bht_update_bits_taken", false,-1);
        vcdp->declBit(c+10563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_cpu_bht_update_bits_mispredict", false,-1);
        vcdp->declBit(c+10564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_cpu_flush_icache", false,-1);
        vcdp->declQuad(c+10565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_cpu_npc", false,-1, 39,0);
        vcdp->declBit(c+10567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_req_ready", false,-1);
        vcdp->declBit(c+48568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_req_valid", false,-1);
        vcdp->declBit(c+48569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_req_bits_valid", false,-1);
        vcdp->declBus(c+48570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_req_bits_bits_addr", false,-1, 26,0);
        vcdp->declBit(c+48571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_req_bits_bits_need_gpa", false,-1);
        vcdp->declBit(c+48572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_resp_valid", false,-1);
        vcdp->declBit(c+48435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_resp_bits_ae_ptw", false,-1);
        vcdp->declBit(c+48436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_resp_bits_ae_final", false,-1);
        vcdp->declQuad(c+48437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_resp_bits_pte_ppn", false,-1, 53,0);
        vcdp->declBit(c+48439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_resp_bits_pte_d", false,-1);
        vcdp->declBit(c+48440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_resp_bits_pte_a", false,-1);
        vcdp->declBit(c+48441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_resp_bits_pte_g", false,-1);
        vcdp->declBit(c+48442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_resp_bits_pte_u", false,-1);
        vcdp->declBit(c+48443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_resp_bits_pte_x", false,-1);
        vcdp->declBit(c+48444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_resp_bits_pte_w", false,-1);
        vcdp->declBit(c+48445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_resp_bits_pte_r", false,-1);
        vcdp->declBit(c+48446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_resp_bits_pte_v", false,-1);
        vcdp->declBus(c+48447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_resp_bits_level", false,-1, 1,0);
        vcdp->declBit(c+10568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_resp_bits_homogeneous", false,-1);
        vcdp->declBus(c+48448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_ptbr_mode", false,-1, 3,0);
        vcdp->declBit(c+48449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_status_debug", false,-1);
        vcdp->declBus(c+48573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_status_prv", false,-1, 1,0);
        vcdp->declBit(c+48452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_pmp_0_cfg_l", false,-1);
        vcdp->declBus(c+48453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_pmp_0_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_pmp_0_cfg_x", false,-1);
        vcdp->declBit(c+48455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_pmp_0_cfg_w", false,-1);
    }
}

void VTestHarness::traceInitThis__1202(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+48456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_pmp_0_cfg_r", false,-1);
        vcdp->declBus(c+48457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_pmp_0_addr", false,-1, 29,0);
        vcdp->declBus(c+10526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_pmp_0_mask", false,-1, 31,0);
        vcdp->declBit(c+48458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_pmp_1_cfg_l", false,-1);
        vcdp->declBus(c+48459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_pmp_1_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_pmp_1_cfg_x", false,-1);
        vcdp->declBit(c+48461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_pmp_1_cfg_w", false,-1);
        vcdp->declBit(c+48462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_pmp_1_cfg_r", false,-1);
        vcdp->declBus(c+48463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_pmp_1_addr", false,-1, 29,0);
        vcdp->declBus(c+10527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_pmp_1_mask", false,-1, 31,0);
        vcdp->declBit(c+48464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_pmp_2_cfg_l", false,-1);
        vcdp->declBus(c+48465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_pmp_2_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_pmp_2_cfg_x", false,-1);
        vcdp->declBit(c+48467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_pmp_2_cfg_w", false,-1);
        vcdp->declBit(c+48468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_pmp_2_cfg_r", false,-1);
        vcdp->declBus(c+48469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_pmp_2_addr", false,-1, 29,0);
        vcdp->declBus(c+10528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_pmp_2_mask", false,-1, 31,0);
        vcdp->declBit(c+48470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_pmp_3_cfg_l", false,-1);
        vcdp->declBus(c+48471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_pmp_3_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_pmp_3_cfg_x", false,-1);
        vcdp->declBit(c+48473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_pmp_3_cfg_w", false,-1);
        vcdp->declBit(c+48474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_pmp_3_cfg_r", false,-1);
        vcdp->declBus(c+48475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_pmp_3_addr", false,-1, 29,0);
        vcdp->declBus(c+10529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_pmp_3_mask", false,-1, 31,0);
        vcdp->declBit(c+48476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_pmp_4_cfg_l", false,-1);
        vcdp->declBus(c+48477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_pmp_4_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_pmp_4_cfg_x", false,-1);
        vcdp->declBit(c+48479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_pmp_4_cfg_w", false,-1);
        vcdp->declBit(c+48480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_pmp_4_cfg_r", false,-1);
        vcdp->declBus(c+48481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_pmp_4_addr", false,-1, 29,0);
        vcdp->declBus(c+10530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_pmp_4_mask", false,-1, 31,0);
        vcdp->declBit(c+48482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_pmp_5_cfg_l", false,-1);
        vcdp->declBus(c+48483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_pmp_5_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_pmp_5_cfg_x", false,-1);
        vcdp->declBit(c+48485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_pmp_5_cfg_w", false,-1);
        vcdp->declBit(c+48486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_pmp_5_cfg_r", false,-1);
        vcdp->declBus(c+48487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_pmp_5_addr", false,-1, 29,0);
        vcdp->declBus(c+10531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_pmp_5_mask", false,-1, 31,0);
        vcdp->declBit(c+48488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_pmp_6_cfg_l", false,-1);
        vcdp->declBus(c+48489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_pmp_6_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_pmp_6_cfg_x", false,-1);
        vcdp->declBit(c+48491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_pmp_6_cfg_w", false,-1);
        vcdp->declBit(c+48492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_pmp_6_cfg_r", false,-1);
        vcdp->declBus(c+48493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_pmp_6_addr", false,-1, 29,0);
        vcdp->declBus(c+10532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_pmp_6_mask", false,-1, 31,0);
        vcdp->declBit(c+48494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_pmp_7_cfg_l", false,-1);
        vcdp->declBus(c+48495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_pmp_7_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_pmp_7_cfg_x", false,-1);
        vcdp->declBit(c+48497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_pmp_7_cfg_w", false,-1);
        vcdp->declBit(c+48498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_pmp_7_cfg_r", false,-1);
        vcdp->declBus(c+48499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_pmp_7_addr", false,-1, 29,0);
        vcdp->declBus(c+10533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_pmp_7_mask", false,-1, 31,0);
        vcdp->declQuad(c+48574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend io_ptw_customCSRs_csrs_0_value", false,-1, 63,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache_reset", false,-1);
        vcdp->declBit(c+10472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache_auto_master_out_a_ready", false,-1);
        vcdp->declBit(c+10473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache_auto_master_out_a_valid", false,-1);
        vcdp->declBus(c+48418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache_auto_master_out_a_bits_address", false,-1, 31,0);
        vcdp->declBit(c+10474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache_auto_master_out_d_valid", false,-1);
        vcdp->declBus(c+10444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache_auto_master_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache_auto_master_out_d_bits_size", false,-1, 3,0);
        vcdp->declArray(c+10450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache_auto_master_out_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+48407,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache_auto_master_out_d_bits_corrupt", false,-1);
        vcdp->declBit(c+30408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache_io_req_ready", false,-1);
        vcdp->declBit(c+30409,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache_io_req_valid", false,-1);
        vcdp->declQuad(c+30410,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache_io_req_bits_addr", false,-1, 38,0);
        vcdp->declBus(c+30412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache_io_s1_paddr", false,-1, 31,0);
        vcdp->declBit(c+30413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache_io_s1_kill", false,-1);
        vcdp->declBit(c+30414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache_io_s2_kill", false,-1);
        vcdp->declBit(c+30415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache_io_resp_valid", false,-1);
        vcdp->declBus(c+30416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache_io_resp_bits_data", false,-1, 31,0);
        vcdp->declBit(c+63302,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache_io_resp_bits_ae", false,-1);
        vcdp->declBit(c+10564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache_io_invalidate", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq_clock", false,-1);
        vcdp->declBit(c+1329,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq_reset", false,-1);
        vcdp->declBit(c+63303,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq_io_enq_ready", false,-1);
        vcdp->declBit(c+30417,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq_io_enq_valid", false,-1);
        vcdp->declBit(c+30418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq_io_enq_bits_btb_taken", false,-1);
        vcdp->declBit(c+30419,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq_io_enq_bits_btb_bridx", false,-1);
        vcdp->declBus(c+30420,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq_io_enq_bits_btb_entry", false,-1, 4,0);
        vcdp->declBus(c+63304,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq_io_enq_bits_btb_bht_history", false,-1, 7,0);
        vcdp->declQuad(c+63305,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq_io_enq_bits_pc", false,-1, 39,0);
        vcdp->declBus(c+30416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq_io_enq_bits_data", false,-1, 31,0);
        vcdp->declBus(c+63307,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq_io_enq_bits_mask", false,-1, 1,0);
        vcdp->declBit(c+63308,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq_io_enq_bits_xcpt_pf_inst", false,-1);
        vcdp->declBit(c+30421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq_io_enq_bits_xcpt_ae_inst", false,-1);
        vcdp->declBit(c+30422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq_io_enq_bits_replay", false,-1);
        vcdp->declBit(c+38130,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq_io_deq_ready", false,-1);
        vcdp->declBit(c+10546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq_io_deq_valid", false,-1);
        vcdp->declBit(c+10547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq_io_deq_bits_btb_taken", false,-1);
        vcdp->declBit(c+10548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq_io_deq_bits_btb_bridx", false,-1);
        vcdp->declBus(c+10549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq_io_deq_bits_btb_entry", false,-1, 4,0);
        vcdp->declBus(c+10550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq_io_deq_bits_btb_bht_history", false,-1, 7,0);
        vcdp->declQuad(c+10551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq_io_deq_bits_pc", false,-1, 39,0);
        vcdp->declBus(c+10553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq_io_deq_bits_data", false,-1, 31,0);
        vcdp->declBit(c+10554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq_io_deq_bits_xcpt_pf_inst", false,-1);
        vcdp->declBit(c+10555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq_io_deq_bits_xcpt_ae_inst", false,-1);
        vcdp->declBit(c+10556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq_io_deq_bits_replay", false,-1);
        vcdp->declBus(c+30423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq_io_mask", false,-1, 4,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_reset", false,-1);
    }
}

void VTestHarness::traceInitThis__1203(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+63309,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_req_ready", false,-1);
        vcdp->declBit(c+30424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_req_valid", false,-1);
        vcdp->declQuad(c+63310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_req_bits_vaddr", false,-1, 39,0);
        vcdp->declBus(c+48573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_req_bits_prv", false,-1, 1,0);
        vcdp->declBit(c+30425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_resp_miss", false,-1);
        vcdp->declBus(c+30412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_resp_paddr", false,-1, 31,0);
        vcdp->declBit(c+30426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_resp_pf_inst", false,-1);
        vcdp->declBit(c+30427,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_resp_ae_inst", false,-1);
        vcdp->declBit(c+30428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_resp_cacheable", false,-1);
        vcdp->declBit(c+10545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_sfence_valid", false,-1);
        vcdp->declBit(c+48558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_sfence_bits_rs1", false,-1);
        vcdp->declBit(c+48559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_sfence_bits_rs2", false,-1);
        vcdp->declQuad(c+48560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_sfence_bits_addr", false,-1, 38,0);
        vcdp->declBit(c+10567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_req_ready", false,-1);
        vcdp->declBit(c+48568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_req_valid", false,-1);
        vcdp->declBit(c+48569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_req_bits_valid", false,-1);
        vcdp->declBus(c+48570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_req_bits_bits_addr", false,-1, 26,0);
        vcdp->declBit(c+48571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_req_bits_bits_need_gpa", false,-1);
        vcdp->declBit(c+48572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_resp_valid", false,-1);
        vcdp->declBit(c+48435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_resp_bits_ae_ptw", false,-1);
        vcdp->declBit(c+48436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_resp_bits_ae_final", false,-1);
        vcdp->declQuad(c+48437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_resp_bits_pte_ppn", false,-1, 53,0);
        vcdp->declBit(c+48439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_resp_bits_pte_d", false,-1);
        vcdp->declBit(c+48440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_resp_bits_pte_a", false,-1);
        vcdp->declBit(c+48441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_resp_bits_pte_g", false,-1);
        vcdp->declBit(c+48442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_resp_bits_pte_u", false,-1);
        vcdp->declBit(c+48443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_resp_bits_pte_x", false,-1);
        vcdp->declBit(c+48444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_resp_bits_pte_w", false,-1);
        vcdp->declBit(c+48445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_resp_bits_pte_r", false,-1);
        vcdp->declBit(c+48446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_resp_bits_pte_v", false,-1);
        vcdp->declBus(c+48447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_resp_bits_level", false,-1, 1,0);
        vcdp->declBit(c+10568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_resp_bits_homogeneous", false,-1);
        vcdp->declBus(c+48448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_ptbr_mode", false,-1, 3,0);
        vcdp->declBit(c+48449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_status_debug", false,-1);
        vcdp->declBit(c+48452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_pmp_0_cfg_l", false,-1);
        vcdp->declBus(c+48453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_pmp_0_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_pmp_0_cfg_x", false,-1);
        vcdp->declBit(c+48455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_pmp_0_cfg_w", false,-1);
        vcdp->declBit(c+48456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_pmp_0_cfg_r", false,-1);
        vcdp->declBus(c+48457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_pmp_0_addr", false,-1, 29,0);
        vcdp->declBus(c+10526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_pmp_0_mask", false,-1, 31,0);
        vcdp->declBit(c+48458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_pmp_1_cfg_l", false,-1);
        vcdp->declBus(c+48459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_pmp_1_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_pmp_1_cfg_x", false,-1);
        vcdp->declBit(c+48461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_pmp_1_cfg_w", false,-1);
        vcdp->declBit(c+48462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_pmp_1_cfg_r", false,-1);
        vcdp->declBus(c+48463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_pmp_1_addr", false,-1, 29,0);
        vcdp->declBus(c+10527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_pmp_1_mask", false,-1, 31,0);
        vcdp->declBit(c+48464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_pmp_2_cfg_l", false,-1);
        vcdp->declBus(c+48465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_pmp_2_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_pmp_2_cfg_x", false,-1);
        vcdp->declBit(c+48467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_pmp_2_cfg_w", false,-1);
        vcdp->declBit(c+48468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_pmp_2_cfg_r", false,-1);
        vcdp->declBus(c+48469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_pmp_2_addr", false,-1, 29,0);
        vcdp->declBus(c+10528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_pmp_2_mask", false,-1, 31,0);
        vcdp->declBit(c+48470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_pmp_3_cfg_l", false,-1);
        vcdp->declBus(c+48471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_pmp_3_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_pmp_3_cfg_x", false,-1);
        vcdp->declBit(c+48473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_pmp_3_cfg_w", false,-1);
        vcdp->declBit(c+48474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_pmp_3_cfg_r", false,-1);
        vcdp->declBus(c+48475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_pmp_3_addr", false,-1, 29,0);
        vcdp->declBus(c+10529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_pmp_3_mask", false,-1, 31,0);
        vcdp->declBit(c+48476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_pmp_4_cfg_l", false,-1);
        vcdp->declBus(c+48477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_pmp_4_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_pmp_4_cfg_x", false,-1);
        vcdp->declBit(c+48479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_pmp_4_cfg_w", false,-1);
        vcdp->declBit(c+48480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_pmp_4_cfg_r", false,-1);
        vcdp->declBus(c+48481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_pmp_4_addr", false,-1, 29,0);
        vcdp->declBus(c+10530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_pmp_4_mask", false,-1, 31,0);
        vcdp->declBit(c+48482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_pmp_5_cfg_l", false,-1);
        vcdp->declBus(c+48483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_pmp_5_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_pmp_5_cfg_x", false,-1);
        vcdp->declBit(c+48485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_pmp_5_cfg_w", false,-1);
        vcdp->declBit(c+48486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_pmp_5_cfg_r", false,-1);
        vcdp->declBus(c+48487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_pmp_5_addr", false,-1, 29,0);
        vcdp->declBus(c+10531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_pmp_5_mask", false,-1, 31,0);
        vcdp->declBit(c+48488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_pmp_6_cfg_l", false,-1);
        vcdp->declBus(c+48489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_pmp_6_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_pmp_6_cfg_x", false,-1);
        vcdp->declBit(c+48491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_pmp_6_cfg_w", false,-1);
        vcdp->declBit(c+48492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_pmp_6_cfg_r", false,-1);
        vcdp->declBus(c+48493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_pmp_6_addr", false,-1, 29,0);
        vcdp->declBus(c+10532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_pmp_6_mask", false,-1, 31,0);
        vcdp->declBit(c+48494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_pmp_7_cfg_l", false,-1);
        vcdp->declBus(c+48495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_pmp_7_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_pmp_7_cfg_x", false,-1);
        vcdp->declBit(c+48497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_pmp_7_cfg_w", false,-1);
        vcdp->declBit(c+48498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_pmp_7_cfg_r", false,-1);
        vcdp->declBus(c+48499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_pmp_7_addr", false,-1, 29,0);
        vcdp->declBus(c+10533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_ptw_pmp_7_mask", false,-1, 31,0);
        vcdp->declBit(c+63312,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb_io_kill", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb_reset", false,-1);
        vcdp->declQuad(c+63313,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb_io_req_bits_addr", false,-1, 38,0);
        vcdp->declBit(c+30429,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb_io_resp_valid", false,-1);
        vcdp->declBit(c+30430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb_io_resp_bits_taken", false,-1);
        vcdp->declBit(c+30431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb_io_resp_bits_bridx", false,-1);
        vcdp->declQuad(c+30432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb_io_resp_bits_target", false,-1, 38,0);
        vcdp->declBus(c+30434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb_io_resp_bits_entry", false,-1, 4,0);
        vcdp->declBus(c+63315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb_io_resp_bits_bht_history", false,-1, 7,0);
        vcdp->declBit(c+30435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb_io_resp_bits_bht_value", false,-1);
    }
}

void VTestHarness::traceInitThis__1204(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+30436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb_io_btb_update_valid", false,-1);
        vcdp->declBus(c+30437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb_io_btb_update_bits_prediction_entry", false,-1, 4,0);
        vcdp->declQuad(c+30438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb_io_btb_update_bits_pc", false,-1, 38,0);
        vcdp->declBit(c+30440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb_io_btb_update_bits_isValid", false,-1);
        vcdp->declQuad(c+30441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb_io_btb_update_bits_br_pc", false,-1, 38,0);
        vcdp->declBus(c+30443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb_io_btb_update_bits_cfiType", false,-1, 1,0);
        vcdp->declBit(c+10562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb_io_bht_update_valid", false,-1);
        vcdp->declBus(c+48565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb_io_bht_update_bits_prediction_history", false,-1, 7,0);
        vcdp->declQuad(c+10558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb_io_bht_update_bits_pc", false,-1, 38,0);
        vcdp->declBit(c+48566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb_io_bht_update_bits_branch", false,-1);
        vcdp->declBit(c+48567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb_io_bht_update_bits_taken", false,-1);
        vcdp->declBit(c+10563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb_io_bht_update_bits_mispredict", false,-1);
        vcdp->declBit(c+30444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb_io_bht_advance_valid", false,-1);
        vcdp->declBit(c+63316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb_io_bht_advance_bits_bht_value", false,-1);
        vcdp->declBit(c+30445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb_io_ras_update_valid", false,-1);
        vcdp->declBus(c+30446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb_io_ras_update_bits_cfiType", false,-1, 1,0);
        vcdp->declQuad(c+30447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb_io_ras_update_bits_returnAddr", false,-1, 38,0);
        vcdp->declBit(c+63317,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb_io_ras_head_valid", false,-1);
        vcdp->declQuad(c+30449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb_io_ras_head_bits", false,-1, 38,0);
        vcdp->declBit(c+30451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb_io_flush", false,-1);
        vcdp->declBit(c+63318,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend s1_valid", false,-1);
        vcdp->declBit(c+48569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend s2_valid", false,-1);
        vcdp->declBit(c+30452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend s0_fq_has_space", false,-1);
        vcdp->declBit(c+30409,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend s0_valid", false,-1);
        vcdp->declQuad(c+63310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend s1_pc", false,-1, 39,0);
        vcdp->declBit(c+63319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend s1_speculative", false,-1);
        vcdp->declQuad(c+63305,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend s2_pc", false,-1, 39,0);
        vcdp->declBit(c+63320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend s2_btb_resp_valid", false,-1);
        vcdp->declBit(c+63321,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend s2_btb_resp_bits_taken", false,-1);
        vcdp->declBit(c+63322,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend s2_btb_resp_bits_bridx", false,-1);
        vcdp->declBus(c+63323,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend s2_btb_resp_bits_entry", false,-1, 4,0);
        vcdp->declBus(c+63304,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend s2_btb_resp_bits_bht_history", false,-1, 7,0);
        vcdp->declBit(c+63316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend s2_btb_resp_bits_bht_value", false,-1);
        vcdp->declBit(c+30453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend s2_btb_taken", false,-1);
        vcdp->declBit(c+63324,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend s2_tlb_resp_miss", false,-1);
        vcdp->declBit(c+63308,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend s2_tlb_resp_pf_inst", false,-1);
        vcdp->declBit(c+63325,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend s2_tlb_resp_ae_inst", false,-1);
        vcdp->declBit(c+63326,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend s2_tlb_resp_cacheable", false,-1);
        vcdp->declBit(c+30454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend s2_xcpt", false,-1);
        vcdp->declBit(c+63327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend s2_speculative", false,-1);
        vcdp->declBit(c+63328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend s2_partial_insn_valid", false,-1);
        vcdp->declBus(c+63329,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend s2_partial_insn", false,-1, 15,0);
        vcdp->declBit(c+63330,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend wrong_path", false,-1);
        vcdp->declQuad(c+63331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend s1_base_pc", false,-1, 39,0);
        vcdp->declQuad(c+63333,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend ntpc", false,-1, 39,0);
        vcdp->declBit(c+63335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend s2_replay_REG", false,-1);
        vcdp->declBit(c+30455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend s2_replay", false,-1);
        vcdp->declBit(c+30456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend taken_prevRVI", false,-1);
        vcdp->declBus(c+30457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend taken_bits", false,-1, 15,0);
        vcdp->declBus(c+30458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend taken_rviBits", false,-1, 31,0);
        vcdp->declBit(c+30459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend taken_rviJump", false,-1);
        vcdp->declBit(c+30460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend taken_rviJALR", false,-1);
        vcdp->declBit(c+30461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend taken_rviBranch", false,-1);
        vcdp->declBit(c+30462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend taken_valid", false,-1);
        vcdp->declBit(c+30463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend taken_rvcJump", false,-1);
        vcdp->declBit(c+30464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend taken_rvcJALR", false,-1);
        vcdp->declBit(c+30465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend taken_rvcJR", false,-1);
        vcdp->declBit(c+30466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend taken_rvcBranch", false,-1);
        vcdp->declBit(c+30467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend taken_taken", false,-1);
        vcdp->declBit(c+30468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend taken_idx", false,-1);
        vcdp->declBit(c+30469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend taken_prevRVI_1", false,-1);
        vcdp->declBus(c+30470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend taken_bits_1", false,-1, 15,0);
        vcdp->declBus(c+30416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend taken_rviBits_1", false,-1, 31,0);
        vcdp->declBit(c+30471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend taken_rviJALR_1", false,-1);
        vcdp->declBit(c+30472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend taken_rviReturn_1", false,-1);
        vcdp->declBit(c+30473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend taken_valid_1", false,-1);
        vcdp->declBit(c+30474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend taken_rvcJR_1", false,-1);
        vcdp->declBit(c+30475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend taken_rvcReturn_1", false,-1);
        vcdp->declBit(c+30476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend taken_predictReturn_1", false,-1);
        vcdp->declBit(c+30477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend taken_rviReturn", false,-1);
        vcdp->declBit(c+30478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend taken_rvcReturn", false,-1);
        vcdp->declBit(c+30479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend taken_predictReturn", false,-1);
        vcdp->declBit(c+30480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend useRAS", false,-1);
        vcdp->declBit(c+30481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend taken_rviBranch_1", false,-1);
        vcdp->declBit(c+30482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend taken_rvcBranch_1", false,-1);
        vcdp->declBit(c+30483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend taken_predictBranch_1", false,-1);
        vcdp->declBit(c+30484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend taken_rviJump_1", false,-1);
        vcdp->declBit(c+30485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend taken_rvcJump_1", false,-1);
        vcdp->declBit(c+30486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend taken_predictJump_1", false,-1);
        vcdp->declQuad(c+63336,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend s2_base_pc", false,-1, 39,0);
        vcdp->declQuad(c+63338,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend taken_pc_1", false,-1, 39,0);
        vcdp->declBit(c+30487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend taken_rviImm_sign_2", false,-1);
        vcdp->declBit(c+30487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend taken_rviImm_hi_hi_hi_2", false,-1);
        vcdp->declBus(c+30488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend taken_rviImm_hi_hi_lo_2", false,-1, 10,0);
        vcdp->declBus(c+30489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend taken_rviImm_hi_lo_hi_2", false,-1, 7,0);
        vcdp->declBit(c+30490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend taken_rviImm_hi_lo_lo_2", false,-1);
        vcdp->declBus(c+30491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend taken_rviImm_b10_5_2", false,-1, 5,0);
        vcdp->declBus(c+30492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend taken_rviImm_b4_1_2", false,-1, 3,0);
        vcdp->declBus(c+30493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend taken_rviImm_hi_lo_hi_3", false,-1, 7,0);
        vcdp->declBit(c+30494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend taken_rviImm_hi_lo_lo_3", false,-1);
        vcdp->declBus(c+30495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend taken_rviImm_1", false,-1, 31,0);
        vcdp->declBus(c+30496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend taken_rvcImm_1", false,-1, 20,0);
        vcdp->declBit(c+30497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend taken_predictBranch", false,-1);
        vcdp->declBit(c+30498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend taken_predictJump", false,-1);
        vcdp->declBit(c+30499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend taken_rviImm_sign", false,-1);
        vcdp->declBit(c+30499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend taken_rviImm_hi_hi_hi", false,-1);
        vcdp->declBus(c+30500,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend taken_rviImm_hi_hi_lo", false,-1, 10,0);
        vcdp->declBus(c+30501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend taken_rviImm_hi_lo_hi", false,-1, 7,0);
        vcdp->declBit(c+30502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend taken_rviImm_hi_lo_lo", false,-1);
        vcdp->declBus(c+30503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend taken_rviImm_b10_5", false,-1, 5,0);
        vcdp->declBus(c+30504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend taken_rviImm_b4_1", false,-1, 3,0);
    }
}

void VTestHarness::traceInitThis__1205(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+30505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend taken_rviImm_hi_lo_hi_1", false,-1, 7,0);
        vcdp->declBit(c+30506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend taken_rviImm_hi_lo_lo_1", false,-1);
        vcdp->declBus(c+30507,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend taken_rviImm", false,-1, 31,0);
        vcdp->declBus(c+30508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend taken_rvcImm", false,-1, 20,0);
        vcdp->declBit(c+30509,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend predicted_taken", false,-1);
        vcdp->declQuad(c+30510,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend predicted_npc", false,-1, 39,0);
        vcdp->declQuad(c+30512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend npc", false,-1, 39,0);
        vcdp->declBit(c+30514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend s0_speculative", false,-1);
        vcdp->declBit(c+30515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend taken_rvcJALR_1", false,-1);
        vcdp->declBit(c+30516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend taken_taken_1", false,-1);
        vcdp->declBit(c+30517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend taken", false,-1);
        vcdp->declBit(c+30518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend s2_redirect", false,-1);
        vcdp->declBit(c+63340,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend s2_can_speculatively_refill", false,-1);
        vcdp->declBit(c+63341,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq_io_enq_valid_REG", false,-1);
        vcdp->declBit(c+30519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fetch_bubble_likely", false,-1);
        vcdp->declBit(c+30520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend updateBTB", false,-1);
        vcdp->declBus(c+30521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend after_idx", false,-1, 1,0);
        vcdp->declBit(c+30522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend taken_rviCall", false,-1);
        vcdp->declBit(c+30523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend taken_rvc_1", false,-1);
        vcdp->declBit(c+30524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend taken_rviCall_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache reset", false,-1);
        vcdp->declBit(c+10472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache auto_master_out_a_ready", false,-1);
        vcdp->declBit(c+10473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache auto_master_out_a_valid", false,-1);
        vcdp->declBus(c+48418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache auto_master_out_a_bits_address", false,-1, 31,0);
        vcdp->declBit(c+10474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache auto_master_out_d_valid", false,-1);
        vcdp->declBus(c+10444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache auto_master_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache auto_master_out_d_bits_size", false,-1, 3,0);
        vcdp->declArray(c+10450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache auto_master_out_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+48407,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache auto_master_out_d_bits_corrupt", false,-1);
        vcdp->declBit(c+30408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache io_req_ready", false,-1);
        vcdp->declBit(c+30409,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache io_req_valid", false,-1);
        vcdp->declQuad(c+30410,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache io_req_bits_addr", false,-1, 38,0);
        vcdp->declBus(c+30412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache io_s1_paddr", false,-1, 31,0);
        vcdp->declBit(c+30413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache io_s1_kill", false,-1);
        vcdp->declBit(c+30414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache io_s2_kill", false,-1);
        vcdp->declBit(c+30415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache io_resp_valid", false,-1);
        vcdp->declBus(c+30416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache io_resp_bits_data", false,-1, 31,0);
        vcdp->declBit(c+63302,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache io_resp_bits_ae", false,-1);
        vcdp->declBit(c+10564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache io_invalidate", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache repl_way_v0_prng_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache repl_way_v0_prng_reset", false,-1);
        vcdp->declBit(c+30525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache repl_way_v0_prng_io_increment", false,-1);
        vcdp->declBit(c+63342,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache repl_way_v0_prng_io_out_0", false,-1);
        vcdp->declBit(c+63343,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache repl_way_v0_prng_io_out_1", false,-1);
        vcdp->declBit(c+63344,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache repl_way_v0_prng_io_out_2", false,-1);
        vcdp->declBit(c+63345,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache repl_way_v0_prng_io_out_3", false,-1);
        vcdp->declBit(c+63346,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache repl_way_v0_prng_io_out_4", false,-1);
        vcdp->declBit(c+63347,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache repl_way_v0_prng_io_out_5", false,-1);
        vcdp->declBit(c+63348,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache repl_way_v0_prng_io_out_6", false,-1);
        vcdp->declBit(c+63349,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache repl_way_v0_prng_io_out_7", false,-1);
        vcdp->declBit(c+63350,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache repl_way_v0_prng_io_out_8", false,-1);
        vcdp->declBit(c+63351,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache repl_way_v0_prng_io_out_9", false,-1);
        vcdp->declBit(c+63352,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache repl_way_v0_prng_io_out_10", false,-1);
        vcdp->declBit(c+63353,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache repl_way_v0_prng_io_out_11", false,-1);
        vcdp->declBit(c+63354,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache repl_way_v0_prng_io_out_12", false,-1);
        vcdp->declBit(c+63355,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache repl_way_v0_prng_io_out_13", false,-1);
        vcdp->declBit(c+63356,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache repl_way_v0_prng_io_out_14", false,-1);
        vcdp->declBit(c+63357,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache repl_way_v0_prng_io_out_15", false,-1);
        vcdp->declBus(c+30526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array_RW0_addr", false,-1, 5,0);
        vcdp->declBit(c+30527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array_RW0_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array_RW0_clk", false,-1);
        vcdp->declBit(c+30528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array_RW0_wmode", false,-1);
        vcdp->declBus(c+30529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array_RW0_wdata_0", false,-1, 20,0);
        vcdp->declBus(c+30529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array_RW0_wdata_1", false,-1, 20,0);
        vcdp->declBus(c+30529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array_RW0_wdata_2", false,-1, 20,0);
        vcdp->declBus(c+30529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array_RW0_wdata_3", false,-1, 20,0);
        vcdp->declBus(c+30530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array_RW0_rdata_0", false,-1, 20,0);
        vcdp->declBus(c+30531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array_RW0_rdata_1", false,-1, 20,0);
        vcdp->declBus(c+30532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array_RW0_rdata_2", false,-1, 20,0);
        vcdp->declBus(c+30533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array_RW0_rdata_3", false,-1, 20,0);
        vcdp->declBit(c+30534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array_RW0_wmask_0", false,-1);
        vcdp->declBit(c+30535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array_RW0_wmask_1", false,-1);
        vcdp->declBit(c+30536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array_RW0_wmask_2", false,-1);
        vcdp->declBit(c+30537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array_RW0_wmask_3", false,-1);
        vcdp->declBus(c+30538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+30539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0_RW0_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0_RW0_clk", false,-1);
        vcdp->declBit(c+30540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0_RW0_wmode", false,-1);
        vcdp->declBus(c+30541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0_RW0_wdata_0", false,-1, 31,0);
        vcdp->declBus(c+30541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0_RW0_wdata_1", false,-1, 31,0);
        vcdp->declBus(c+30541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0_RW0_wdata_2", false,-1, 31,0);
        vcdp->declBus(c+30541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0_RW0_wdata_3", false,-1, 31,0);
        vcdp->declBus(c+30542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0_RW0_rdata_0", false,-1, 31,0);
        vcdp->declBus(c+30543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0_RW0_rdata_1", false,-1, 31,0);
        vcdp->declBus(c+30544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0_RW0_rdata_2", false,-1, 31,0);
        vcdp->declBus(c+30545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0_RW0_rdata_3", false,-1, 31,0);
        vcdp->declBit(c+30534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0_RW0_wmask_0", false,-1);
        vcdp->declBit(c+30535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0_RW0_wmask_1", false,-1);
        vcdp->declBit(c+30536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0_RW0_wmask_2", false,-1);
        vcdp->declBit(c+30537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0_RW0_wmask_3", false,-1);
        vcdp->declBus(c+30546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+30547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1_RW0_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1_RW0_clk", false,-1);
        vcdp->declBit(c+30548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1_RW0_wmode", false,-1);
        vcdp->declBus(c+30549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1_RW0_wdata_0", false,-1, 31,0);
        vcdp->declBus(c+30549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1_RW0_wdata_1", false,-1, 31,0);
        vcdp->declBus(c+30549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1_RW0_wdata_2", false,-1, 31,0);
        vcdp->declBus(c+30549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1_RW0_wdata_3", false,-1, 31,0);
        vcdp->declBus(c+30550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1_RW0_rdata_0", false,-1, 31,0);
        vcdp->declBus(c+30551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1_RW0_rdata_1", false,-1, 31,0);
    }
}

void VTestHarness::traceInitThis__1206(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+30552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1_RW0_rdata_2", false,-1, 31,0);
        vcdp->declBus(c+30553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1_RW0_rdata_3", false,-1, 31,0);
        vcdp->declBit(c+30534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1_RW0_wmask_0", false,-1);
        vcdp->declBit(c+30535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1_RW0_wmask_1", false,-1);
        vcdp->declBit(c+30536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1_RW0_wmask_2", false,-1);
        vcdp->declBit(c+30537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1_RW0_wmask_3", false,-1);
        vcdp->declBus(c+30554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+30555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2_RW0_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2_RW0_clk", false,-1);
        vcdp->declBit(c+30556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2_RW0_wmode", false,-1);
        vcdp->declBus(c+30557,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2_RW0_wdata_0", false,-1, 31,0);
        vcdp->declBus(c+30557,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2_RW0_wdata_1", false,-1, 31,0);
        vcdp->declBus(c+30557,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2_RW0_wdata_2", false,-1, 31,0);
        vcdp->declBus(c+30557,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2_RW0_wdata_3", false,-1, 31,0);
        vcdp->declBus(c+30558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2_RW0_rdata_0", false,-1, 31,0);
        vcdp->declBus(c+30559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2_RW0_rdata_1", false,-1, 31,0);
        vcdp->declBus(c+30560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2_RW0_rdata_2", false,-1, 31,0);
        vcdp->declBus(c+30561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2_RW0_rdata_3", false,-1, 31,0);
        vcdp->declBit(c+30534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2_RW0_wmask_0", false,-1);
        vcdp->declBit(c+30535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2_RW0_wmask_1", false,-1);
        vcdp->declBit(c+30536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2_RW0_wmask_2", false,-1);
        vcdp->declBit(c+30537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2_RW0_wmask_3", false,-1);
        vcdp->declBus(c+30562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+30563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3_RW0_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3_RW0_clk", false,-1);
        vcdp->declBit(c+30564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3_RW0_wmode", false,-1);
        vcdp->declBus(c+30565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3_RW0_wdata_0", false,-1, 31,0);
        vcdp->declBus(c+30565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3_RW0_wdata_1", false,-1, 31,0);
        vcdp->declBus(c+30565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3_RW0_wdata_2", false,-1, 31,0);
        vcdp->declBus(c+30565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3_RW0_wdata_3", false,-1, 31,0);
        vcdp->declBus(c+30566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3_RW0_rdata_0", false,-1, 31,0);
        vcdp->declBus(c+30567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3_RW0_rdata_1", false,-1, 31,0);
        vcdp->declBus(c+30568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3_RW0_rdata_2", false,-1, 31,0);
        vcdp->declBus(c+30569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3_RW0_rdata_3", false,-1, 31,0);
        vcdp->declBit(c+30534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3_RW0_wmask_0", false,-1);
        vcdp->declBit(c+30535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3_RW0_wmask_1", false,-1);
        vcdp->declBit(c+30536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3_RW0_wmask_2", false,-1);
        vcdp->declBit(c+30537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3_RW0_wmask_3", false,-1);
        vcdp->declBit(c+30570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache s0_valid", false,-1);
        vcdp->declBit(c+63358,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache s1_valid", false,-1);
        vcdp->declArray(c+63359,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache vb_array", false,-1, 255,0);
        vcdp->declBus(c+30571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache s1_idx", false,-1, 5,0);
        vcdp->declBit(c+30572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache s1_vb", false,-1);
        vcdp->declBus(c+30573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag", false,-1, 19,0);
        vcdp->declBus(c+30574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache s1_tag", false,-1, 19,0);
        vcdp->declBit(c+30575,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tagMatch", false,-1);
        vcdp->declBit(c+30576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache s1_vb_1", false,-1);
        vcdp->declBus(c+30577,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_1", false,-1, 19,0);
        vcdp->declBit(c+30578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tagMatch_1", false,-1);
        vcdp->declBit(c+30579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache s1_vb_2", false,-1);
        vcdp->declBus(c+30580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_2", false,-1, 19,0);
        vcdp->declBit(c+30581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tagMatch_2", false,-1);
        vcdp->declBit(c+30582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache s1_vb_3", false,-1);
        vcdp->declBus(c+30583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_3", false,-1, 19,0);
        vcdp->declBit(c+30584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tagMatch_3", false,-1);
        vcdp->declBit(c+30585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache s1_hit", false,-1);
        vcdp->declBit(c+63367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache s2_valid", false,-1);
        vcdp->declBit(c+63368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache s2_hit", false,-1);
        vcdp->declBit(c+63369,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache invalidated", false,-1);
        vcdp->declBit(c+63370,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache refill_valid", false,-1);
        vcdp->declBit(c+30586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache s2_miss", false,-1);
        vcdp->declBit(c+63371,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache s2_request_refill_REG", false,-1);
        vcdp->declBit(c+30587,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache s2_request_refill", false,-1);
        vcdp->declBit(c+30588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache refill_fire", false,-1);
        vcdp->declBit(c+30589,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache s1_can_request_refill", false,-1);
        vcdp->declBus(c+63372,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache refill_paddr", false,-1, 31,0);
        vcdp->declBus(c+63373,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache refill_tag", false,-1, 19,0);
        vcdp->declBus(c+63374,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache refill_idx", false,-1, 5,0);
        vcdp->declBit(c+10800,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache refill_one_beat_opdata", false,-1);
        vcdp->declBit(c+30590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache refill_one_beat", false,-1);
        vcdp->declBus(c+10799,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache beats1_decode", false,-1, 7,0);
        vcdp->declBus(c+30591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache beats1", false,-1, 7,0);
        vcdp->declBus(c+63375,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache counter", false,-1, 7,0);
        vcdp->declBus(c+63376,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache counter1", false,-1, 7,0);
        vcdp->declBit(c+63377,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache first", false,-1);
        vcdp->declBit(c+30592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache last", false,-1);
        vcdp->declBit(c+30593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache d_done", false,-1);
        vcdp->declBus(c+30594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache refill_cnt", false,-1, 7,0);
        vcdp->declBit(c+30595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache refill_done", false,-1);
        vcdp->declBus(c+63378,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache repl_way_v0_lo", false,-1, 7,0);
        vcdp->declBus(c+30596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache repl_way_v0", false,-1, 1,0);
        vcdp->declBit(c+63379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache accruedRefillError", false,-1);
        vcdp->declBit(c+30597,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache refillError", false,-1);
        vcdp->declBit(c+30598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tl_error", false,-1);
        vcdp->declBit(c+30599,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache s1_tl_error_0", false,-1);
        vcdp->declBit(c+30600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tl_error_1", false,-1);
        vcdp->declBit(c+30601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache s1_tl_error_1", false,-1);
        vcdp->declBit(c+30602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tl_error_2", false,-1);
        vcdp->declBit(c+30603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache s1_tl_error_2", false,-1);
        vcdp->declBit(c+30604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tl_error_3", false,-1);
        vcdp->declBit(c+30605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache s1_tl_error_3", false,-1);
        vcdp->declBit(c+30606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache s0_ren", false,-1);
        vcdp->declBit(c+30607,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache wen", false,-1);
        vcdp->declBit(c+30608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache s0_ren_1", false,-1);
        vcdp->declBit(c+30609,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache s0_ren_2", false,-1);
        vcdp->declBit(c+30610,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache s0_ren_3", false,-1);
        vcdp->declBit(c+63380,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache s2_tag_hit_0", false,-1);
        vcdp->declBit(c+63381,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache s2_tag_hit_1", false,-1);
        vcdp->declBit(c+63382,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache s2_tag_hit_2", false,-1);
        vcdp->declBit(c+63383,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache s2_tag_hit_3", false,-1);
        vcdp->declBus(c+63384,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache s2_dout_0", false,-1, 31,0);
    }
}

void VTestHarness::traceInitThis__1207(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+63385,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache s2_dout_1", false,-1, 31,0);
        vcdp->declBus(c+63386,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache s2_dout_2", false,-1, 31,0);
        vcdp->declBus(c+63387,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache s2_dout_3", false,-1, 31,0);
        vcdp->declBit(c+63302,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache s2_tl_error", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache repl_way_v0_prng clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache repl_way_v0_prng reset", false,-1);
        vcdp->declBit(c+30525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache repl_way_v0_prng io_increment", false,-1);
        vcdp->declBit(c+63342,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache repl_way_v0_prng io_out_0", false,-1);
        vcdp->declBit(c+63343,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache repl_way_v0_prng io_out_1", false,-1);
        vcdp->declBit(c+63344,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache repl_way_v0_prng io_out_2", false,-1);
        vcdp->declBit(c+63345,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache repl_way_v0_prng io_out_3", false,-1);
        vcdp->declBit(c+63346,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache repl_way_v0_prng io_out_4", false,-1);
        vcdp->declBit(c+63347,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache repl_way_v0_prng io_out_5", false,-1);
        vcdp->declBit(c+63348,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache repl_way_v0_prng io_out_6", false,-1);
        vcdp->declBit(c+63349,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache repl_way_v0_prng io_out_7", false,-1);
        vcdp->declBit(c+63350,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache repl_way_v0_prng io_out_8", false,-1);
        vcdp->declBit(c+63351,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache repl_way_v0_prng io_out_9", false,-1);
        vcdp->declBit(c+63352,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache repl_way_v0_prng io_out_10", false,-1);
        vcdp->declBit(c+63353,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache repl_way_v0_prng io_out_11", false,-1);
        vcdp->declBit(c+63354,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache repl_way_v0_prng io_out_12", false,-1);
        vcdp->declBit(c+63355,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache repl_way_v0_prng io_out_13", false,-1);
        vcdp->declBit(c+63356,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache repl_way_v0_prng io_out_14", false,-1);
        vcdp->declBit(c+63357,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache repl_way_v0_prng io_out_15", false,-1);
        vcdp->declBit(c+63342,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache repl_way_v0_prng state_0", false,-1);
        vcdp->declBit(c+63343,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache repl_way_v0_prng state_1", false,-1);
        vcdp->declBit(c+63344,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache repl_way_v0_prng state_2", false,-1);
        vcdp->declBit(c+63345,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache repl_way_v0_prng state_3", false,-1);
        vcdp->declBit(c+63346,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache repl_way_v0_prng state_4", false,-1);
        vcdp->declBit(c+63347,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache repl_way_v0_prng state_5", false,-1);
        vcdp->declBit(c+63348,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache repl_way_v0_prng state_6", false,-1);
        vcdp->declBit(c+63349,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache repl_way_v0_prng state_7", false,-1);
        vcdp->declBit(c+63350,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache repl_way_v0_prng state_8", false,-1);
        vcdp->declBit(c+63351,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache repl_way_v0_prng state_9", false,-1);
        vcdp->declBit(c+63352,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache repl_way_v0_prng state_10", false,-1);
        vcdp->declBit(c+63353,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache repl_way_v0_prng state_11", false,-1);
        vcdp->declBit(c+63354,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache repl_way_v0_prng state_12", false,-1);
        vcdp->declBit(c+63355,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache repl_way_v0_prng state_13", false,-1);
        vcdp->declBit(c+63356,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache repl_way_v0_prng state_14", false,-1);
        vcdp->declBit(c+63357,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache repl_way_v0_prng state_15", false,-1);
        vcdp->declBus(c+30526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array RW0_addr", false,-1, 5,0);
        vcdp->declBit(c+30527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array RW0_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array RW0_clk", false,-1);
        vcdp->declBit(c+30528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array RW0_wmode", false,-1);
        vcdp->declBus(c+30529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array RW0_wdata_0", false,-1, 20,0);
        vcdp->declBus(c+30529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array RW0_wdata_1", false,-1, 20,0);
        vcdp->declBus(c+30529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array RW0_wdata_2", false,-1, 20,0);
        vcdp->declBus(c+30529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array RW0_wdata_3", false,-1, 20,0);
        vcdp->declBus(c+30530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array RW0_rdata_0", false,-1, 20,0);
        vcdp->declBus(c+30531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array RW0_rdata_1", false,-1, 20,0);
        vcdp->declBus(c+30532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array RW0_rdata_2", false,-1, 20,0);
        vcdp->declBus(c+30533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array RW0_rdata_3", false,-1, 20,0);
        vcdp->declBit(c+30534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array RW0_wmask_0", false,-1);
        vcdp->declBit(c+30535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array RW0_wmask_1", false,-1);
        vcdp->declBit(c+30536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array RW0_wmask_2", false,-1);
        vcdp->declBit(c+30537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array RW0_wmask_3", false,-1);
        vcdp->declBus(c+30526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext_RW0_addr", false,-1, 5,0);
        vcdp->declBit(c+30527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext_RW0_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext_RW0_clk", false,-1);
        vcdp->declBit(c+30528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext_RW0_wmode", false,-1);
        vcdp->declArray(c+30611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext_RW0_wdata", false,-1, 83,0);
        vcdp->declArray(c+30614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext_RW0_rdata", false,-1, 83,0);
        vcdp->declBus(c+30617,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext_RW0_wmask", false,-1, 3,0);
        vcdp->declBus(c+30526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext RW0_addr", false,-1, 5,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext RW0_clk", false,-1);
        vcdp->declArray(c+30611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext RW0_wdata", false,-1, 83,0);
        vcdp->declArray(c+30614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext RW0_rdata", false,-1, 83,0);
        vcdp->declBit(c+30527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext RW0_en", false,-1);
        vcdp->declBit(c+30528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext RW0_wmode", false,-1);
        vcdp->declBus(c+30617,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext RW0_wmask", false,-1, 3,0);
        vcdp->declBus(c+30526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_0_RW0_addr", false,-1, 5,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_0_RW0_clk", false,-1);
        vcdp->declBus(c+30618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_0_RW0_wdata", false,-1, 20,0);
        vcdp->declBus(c+63388,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_0_RW0_rdata", false,-1, 20,0);
        vcdp->declBit(c+30527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_0_RW0_en", false,-1);
        vcdp->declBit(c+30528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_0_RW0_wmode", false,-1);
        vcdp->declBit(c+30619,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_0_RW0_wmask", false,-1);
        vcdp->declBus(c+30526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_1_RW0_addr", false,-1, 5,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_1_RW0_clk", false,-1);
        vcdp->declBus(c+30620,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_1_RW0_wdata", false,-1, 20,0);
        vcdp->declBus(c+63389,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_1_RW0_rdata", false,-1, 20,0);
        vcdp->declBit(c+30527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_1_RW0_en", false,-1);
        vcdp->declBit(c+30528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_1_RW0_wmode", false,-1);
        vcdp->declBit(c+30621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_1_RW0_wmask", false,-1);
        vcdp->declBus(c+30526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_2_RW0_addr", false,-1, 5,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_2_RW0_clk", false,-1);
        vcdp->declBus(c+30622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_2_RW0_wdata", false,-1, 20,0);
        vcdp->declBus(c+63390,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_2_RW0_rdata", false,-1, 20,0);
        vcdp->declBit(c+30527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_2_RW0_en", false,-1);
        vcdp->declBit(c+30528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_2_RW0_wmode", false,-1);
        vcdp->declBit(c+30623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_2_RW0_wmask", false,-1);
        vcdp->declBus(c+30526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_3_RW0_addr", false,-1, 5,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_3_RW0_clk", false,-1);
        vcdp->declBus(c+30624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_3_RW0_wdata", false,-1, 20,0);
        vcdp->declBus(c+63391,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_3_RW0_rdata", false,-1, 20,0);
        vcdp->declBit(c+30527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_3_RW0_en", false,-1);
        vcdp->declBit(c+30528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_3_RW0_wmode", false,-1);
        vcdp->declBit(c+30625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_3_RW0_wmask", false,-1);
        vcdp->declBus(c+63388,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext RW0_rdata_0_0", false,-1, 20,0);
        vcdp->declBus(c+63389,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext RW0_rdata_0_1", false,-1, 20,0);
        vcdp->declBus(c+63390,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext RW0_rdata_0_2", false,-1, 20,0);
        vcdp->declBus(c+63391,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext RW0_rdata_0_3", false,-1, 20,0);
    }
}

void VTestHarness::traceInitThis__1208(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declArray(c+63392,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext RW0_rdata_0", false,-1, 83,0);
        vcdp->declBus(c+30526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_0 RW0_addr", false,-1, 5,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_0 RW0_clk", false,-1);
        vcdp->declBus(c+30618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_0 RW0_wdata", false,-1, 20,0);
        vcdp->declBus(c+63388,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_0 RW0_rdata", false,-1, 20,0);
        vcdp->declBit(c+30527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_0 RW0_en", false,-1);
        vcdp->declBit(c+30528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_0 RW0_wmode", false,-1);
        vcdp->declBit(c+30619,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_0 RW0_wmask", false,-1);
        vcdp->declBit(c+63395,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_0 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+63396,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_0 ram_RW_0_r_addr", false,-1, 5,0);
        vcdp->declBus(c+63388,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_0 ram_RW_0_r_data", false,-1, 20,0);
        vcdp->declBus(c+30618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_0 ram_RW_0_w_data", false,-1, 20,0);
        vcdp->declBus(c+30526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_0 ram_RW_0_w_addr", false,-1, 5,0);
        vcdp->declBit(c+30619,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_0 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+30626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_0 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+63395,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_0 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+63396,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_0 ram_RW_0_r_addr_pipe_0", false,-1, 5,0);
        vcdp->declBus(c+30526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_1 RW0_addr", false,-1, 5,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_1 RW0_clk", false,-1);
        vcdp->declBus(c+30620,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_1 RW0_wdata", false,-1, 20,0);
        vcdp->declBus(c+63389,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_1 RW0_rdata", false,-1, 20,0);
        vcdp->declBit(c+30527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_1 RW0_en", false,-1);
        vcdp->declBit(c+30528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_1 RW0_wmode", false,-1);
        vcdp->declBit(c+30621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_1 RW0_wmask", false,-1);
        vcdp->declBit(c+63397,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_1 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+63398,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_1 ram_RW_0_r_addr", false,-1, 5,0);
        vcdp->declBus(c+63389,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_1 ram_RW_0_r_data", false,-1, 20,0);
        vcdp->declBus(c+30620,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_1 ram_RW_0_w_data", false,-1, 20,0);
        vcdp->declBus(c+30526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_1 ram_RW_0_w_addr", false,-1, 5,0);
        vcdp->declBit(c+30621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_1 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+30626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_1 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+63397,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_1 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+63398,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_1 ram_RW_0_r_addr_pipe_0", false,-1, 5,0);
        vcdp->declBus(c+30526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_2 RW0_addr", false,-1, 5,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_2 RW0_clk", false,-1);
        vcdp->declBus(c+30622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_2 RW0_wdata", false,-1, 20,0);
        vcdp->declBus(c+63390,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_2 RW0_rdata", false,-1, 20,0);
        vcdp->declBit(c+30527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_2 RW0_en", false,-1);
        vcdp->declBit(c+30528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_2 RW0_wmode", false,-1);
        vcdp->declBit(c+30623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_2 RW0_wmask", false,-1);
        vcdp->declBit(c+63399,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_2 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+63400,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_2 ram_RW_0_r_addr", false,-1, 5,0);
        vcdp->declBus(c+63390,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_2 ram_RW_0_r_data", false,-1, 20,0);
        vcdp->declBus(c+30622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_2 ram_RW_0_w_data", false,-1, 20,0);
        vcdp->declBus(c+30526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_2 ram_RW_0_w_addr", false,-1, 5,0);
        vcdp->declBit(c+30623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_2 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+30626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_2 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+63399,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_2 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+63400,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_2 ram_RW_0_r_addr_pipe_0", false,-1, 5,0);
        vcdp->declBus(c+30526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_3 RW0_addr", false,-1, 5,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_3 RW0_clk", false,-1);
        vcdp->declBus(c+30624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_3 RW0_wdata", false,-1, 20,0);
        vcdp->declBus(c+63391,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_3 RW0_rdata", false,-1, 20,0);
        vcdp->declBit(c+30527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_3 RW0_en", false,-1);
        vcdp->declBit(c+30528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_3 RW0_wmode", false,-1);
        vcdp->declBit(c+30625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_3 RW0_wmask", false,-1);
        vcdp->declBit(c+63401,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_3 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+63402,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_3 ram_RW_0_r_addr", false,-1, 5,0);
        vcdp->declBus(c+63391,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_3 ram_RW_0_r_data", false,-1, 20,0);
        vcdp->declBus(c+30624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_3 ram_RW_0_w_data", false,-1, 20,0);
        vcdp->declBus(c+30526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_3 ram_RW_0_w_addr", false,-1, 5,0);
        vcdp->declBit(c+30625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_3 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+30626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_3 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+63401,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_3 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+63402,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache tag_array tag_array_0_ext mem_0_3 ram_RW_0_r_addr_pipe_0", false,-1, 5,0);
        vcdp->declBus(c+30538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+30539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 RW0_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 RW0_clk", false,-1);
        vcdp->declBit(c+30540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 RW0_wmode", false,-1);
        vcdp->declBus(c+30541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 RW0_wdata_0", false,-1, 31,0);
        vcdp->declBus(c+30541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 RW0_wdata_1", false,-1, 31,0);
        vcdp->declBus(c+30541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 RW0_wdata_2", false,-1, 31,0);
        vcdp->declBus(c+30541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 RW0_wdata_3", false,-1, 31,0);
        vcdp->declBus(c+30542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 RW0_rdata_0", false,-1, 31,0);
        vcdp->declBus(c+30543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 RW0_rdata_1", false,-1, 31,0);
        vcdp->declBus(c+30544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 RW0_rdata_2", false,-1, 31,0);
        vcdp->declBus(c+30545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 RW0_rdata_3", false,-1, 31,0);
        vcdp->declBit(c+30534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 RW0_wmask_0", false,-1);
        vcdp->declBit(c+30535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 RW0_wmask_1", false,-1);
        vcdp->declBit(c+30536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 RW0_wmask_2", false,-1);
        vcdp->declBit(c+30537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 RW0_wmask_3", false,-1);
        vcdp->declBus(c+30538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+30539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext_RW0_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext_RW0_clk", false,-1);
        vcdp->declBit(c+30540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext_RW0_wmode", false,-1);
        vcdp->declArray(c+30627,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext_RW0_wdata", false,-1, 127,0);
        vcdp->declArray(c+30631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext_RW0_rdata", false,-1, 127,0);
        vcdp->declBus(c+30635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext_RW0_wmask", false,-1, 3,0);
        vcdp->declBus(c+30538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext RW0_clk", false,-1);
        vcdp->declArray(c+30627,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext RW0_wdata", false,-1, 127,0);
        vcdp->declArray(c+30631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext RW0_rdata", false,-1, 127,0);
        vcdp->declBit(c+30539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext RW0_en", false,-1);
        vcdp->declBit(c+30540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext RW0_wmode", false,-1);
        vcdp->declBus(c+30635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext RW0_wmask", false,-1, 3,0);
        vcdp->declBus(c+30538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_0_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_0_RW0_clk", false,-1);
        vcdp->declBus(c+30636,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_0_RW0_wdata", false,-1, 31,0);
        vcdp->declBus(c+63403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_0_RW0_rdata", false,-1, 31,0);
        vcdp->declBit(c+30539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_0_RW0_en", false,-1);
        vcdp->declBit(c+30540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_0_RW0_wmode", false,-1);
    }
}

void VTestHarness::traceInitThis__1209(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+30637,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_0_RW0_wmask", false,-1);
        vcdp->declBus(c+30538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_1_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_1_RW0_clk", false,-1);
        vcdp->declBus(c+30638,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_1_RW0_wdata", false,-1, 31,0);
        vcdp->declBus(c+63404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_1_RW0_rdata", false,-1, 31,0);
        vcdp->declBit(c+30539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_1_RW0_en", false,-1);
        vcdp->declBit(c+30540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_1_RW0_wmode", false,-1);
        vcdp->declBit(c+30639,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_1_RW0_wmask", false,-1);
        vcdp->declBus(c+30538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_2_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_2_RW0_clk", false,-1);
        vcdp->declBus(c+30640,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_2_RW0_wdata", false,-1, 31,0);
        vcdp->declBus(c+63405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_2_RW0_rdata", false,-1, 31,0);
        vcdp->declBit(c+30539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_2_RW0_en", false,-1);
        vcdp->declBit(c+30540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_2_RW0_wmode", false,-1);
        vcdp->declBit(c+30641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_2_RW0_wmask", false,-1);
        vcdp->declBus(c+30538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_3_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_3_RW0_clk", false,-1);
        vcdp->declBus(c+30642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_3_RW0_wdata", false,-1, 31,0);
        vcdp->declBus(c+63406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_3_RW0_rdata", false,-1, 31,0);
        vcdp->declBit(c+30539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_3_RW0_en", false,-1);
        vcdp->declBit(c+30540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_3_RW0_wmode", false,-1);
        vcdp->declBit(c+30643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_3_RW0_wmask", false,-1);
        vcdp->declBus(c+63403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext RW0_rdata_0_0", false,-1, 31,0);
        vcdp->declBus(c+63404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext RW0_rdata_0_1", false,-1, 31,0);
        vcdp->declBus(c+63405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext RW0_rdata_0_2", false,-1, 31,0);
        vcdp->declBus(c+63406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext RW0_rdata_0_3", false,-1, 31,0);
        vcdp->declArray(c+63407,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext RW0_rdata_0", false,-1, 127,0);
        vcdp->declBus(c+30538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_0 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_0 RW0_clk", false,-1);
        vcdp->declBus(c+30636,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_0 RW0_wdata", false,-1, 31,0);
        vcdp->declBus(c+63403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_0 RW0_rdata", false,-1, 31,0);
        vcdp->declBit(c+30539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_0 RW0_en", false,-1);
        vcdp->declBit(c+30540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_0 RW0_wmode", false,-1);
        vcdp->declBit(c+30637,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_0 RW0_wmask", false,-1);
        vcdp->declBit(c+63411,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_0 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+63412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_0 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+63403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_0 ram_RW_0_r_data", false,-1, 31,0);
        vcdp->declBus(c+30636,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_0 ram_RW_0_w_data", false,-1, 31,0);
        vcdp->declBus(c+30538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_0 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+30637,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_0 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+30644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_0 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+63411,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_0 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+63412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_0 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+30538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_1 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_1 RW0_clk", false,-1);
        vcdp->declBus(c+30638,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_1 RW0_wdata", false,-1, 31,0);
        vcdp->declBus(c+63404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_1 RW0_rdata", false,-1, 31,0);
        vcdp->declBit(c+30539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_1 RW0_en", false,-1);
        vcdp->declBit(c+30540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_1 RW0_wmode", false,-1);
        vcdp->declBit(c+30639,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_1 RW0_wmask", false,-1);
        vcdp->declBit(c+63413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_1 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+63414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_1 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+63404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_1 ram_RW_0_r_data", false,-1, 31,0);
        vcdp->declBus(c+30638,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_1 ram_RW_0_w_data", false,-1, 31,0);
        vcdp->declBus(c+30538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_1 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+30639,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_1 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+30644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_1 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+63413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_1 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+63414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_1 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+30538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_2 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_2 RW0_clk", false,-1);
        vcdp->declBus(c+30640,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_2 RW0_wdata", false,-1, 31,0);
        vcdp->declBus(c+63405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_2 RW0_rdata", false,-1, 31,0);
        vcdp->declBit(c+30539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_2 RW0_en", false,-1);
        vcdp->declBit(c+30540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_2 RW0_wmode", false,-1);
        vcdp->declBit(c+30641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_2 RW0_wmask", false,-1);
        vcdp->declBit(c+63415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_2 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+63416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_2 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+63405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_2 ram_RW_0_r_data", false,-1, 31,0);
        vcdp->declBus(c+30640,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_2 ram_RW_0_w_data", false,-1, 31,0);
        vcdp->declBus(c+30538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_2 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+30641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_2 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+30644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_2 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+63415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_2 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+63416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_2 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+30538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_3 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_3 RW0_clk", false,-1);
        vcdp->declBus(c+30642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_3 RW0_wdata", false,-1, 31,0);
        vcdp->declBus(c+63406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_3 RW0_rdata", false,-1, 31,0);
        vcdp->declBit(c+30539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_3 RW0_en", false,-1);
        vcdp->declBit(c+30540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_3 RW0_wmode", false,-1);
        vcdp->declBit(c+30643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_3 RW0_wmask", false,-1);
        vcdp->declBit(c+63417,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_3 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+63418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_3 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+63406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_3 ram_RW_0_r_data", false,-1, 31,0);
        vcdp->declBus(c+30642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_3 ram_RW_0_w_data", false,-1, 31,0);
        vcdp->declBus(c+30538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_3 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+30643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_3 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+30644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_3 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+63417,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_3 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+63418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_0 data_arrays_0_0_ext mem_0_3 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+30546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+30547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 RW0_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 RW0_clk", false,-1);
        vcdp->declBit(c+30548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 RW0_wmode", false,-1);
        vcdp->declBus(c+30549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 RW0_wdata_0", false,-1, 31,0);
        vcdp->declBus(c+30549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 RW0_wdata_1", false,-1, 31,0);
        vcdp->declBus(c+30549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 RW0_wdata_2", false,-1, 31,0);
        vcdp->declBus(c+30549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 RW0_wdata_3", false,-1, 31,0);
        vcdp->declBus(c+30550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 RW0_rdata_0", false,-1, 31,0);
        vcdp->declBus(c+30551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 RW0_rdata_1", false,-1, 31,0);
    }
}

void VTestHarness::traceInitThis__1210(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+30552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 RW0_rdata_2", false,-1, 31,0);
        vcdp->declBus(c+30553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 RW0_rdata_3", false,-1, 31,0);
        vcdp->declBit(c+30534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 RW0_wmask_0", false,-1);
        vcdp->declBit(c+30535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 RW0_wmask_1", false,-1);
        vcdp->declBit(c+30536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 RW0_wmask_2", false,-1);
        vcdp->declBit(c+30537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 RW0_wmask_3", false,-1);
        vcdp->declBus(c+30546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+30547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext_RW0_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext_RW0_clk", false,-1);
        vcdp->declBit(c+30548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext_RW0_wmode", false,-1);
        vcdp->declArray(c+30645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext_RW0_wdata", false,-1, 127,0);
        vcdp->declArray(c+30649,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext_RW0_rdata", false,-1, 127,0);
        vcdp->declBus(c+30653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext_RW0_wmask", false,-1, 3,0);
        vcdp->declBus(c+30546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext RW0_clk", false,-1);
        vcdp->declArray(c+30645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext RW0_wdata", false,-1, 127,0);
        vcdp->declArray(c+30649,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext RW0_rdata", false,-1, 127,0);
        vcdp->declBit(c+30547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext RW0_en", false,-1);
        vcdp->declBit(c+30548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext RW0_wmode", false,-1);
        vcdp->declBus(c+30653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext RW0_wmask", false,-1, 3,0);
        vcdp->declBus(c+30546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_0_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_0_RW0_clk", false,-1);
        vcdp->declBus(c+30654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_0_RW0_wdata", false,-1, 31,0);
        vcdp->declBus(c+63419,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_0_RW0_rdata", false,-1, 31,0);
        vcdp->declBit(c+30547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_0_RW0_en", false,-1);
        vcdp->declBit(c+30548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_0_RW0_wmode", false,-1);
        vcdp->declBit(c+30655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_0_RW0_wmask", false,-1);
        vcdp->declBus(c+30546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_1_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_1_RW0_clk", false,-1);
        vcdp->declBus(c+30656,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_1_RW0_wdata", false,-1, 31,0);
        vcdp->declBus(c+63420,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_1_RW0_rdata", false,-1, 31,0);
        vcdp->declBit(c+30547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_1_RW0_en", false,-1);
        vcdp->declBit(c+30548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_1_RW0_wmode", false,-1);
        vcdp->declBit(c+30657,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_1_RW0_wmask", false,-1);
        vcdp->declBus(c+30546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_2_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_2_RW0_clk", false,-1);
        vcdp->declBus(c+30658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_2_RW0_wdata", false,-1, 31,0);
        vcdp->declBus(c+63421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_2_RW0_rdata", false,-1, 31,0);
        vcdp->declBit(c+30547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_2_RW0_en", false,-1);
        vcdp->declBit(c+30548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_2_RW0_wmode", false,-1);
        vcdp->declBit(c+30659,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_2_RW0_wmask", false,-1);
        vcdp->declBus(c+30546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_3_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_3_RW0_clk", false,-1);
        vcdp->declBus(c+30660,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_3_RW0_wdata", false,-1, 31,0);
        vcdp->declBus(c+63422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_3_RW0_rdata", false,-1, 31,0);
        vcdp->declBit(c+30547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_3_RW0_en", false,-1);
        vcdp->declBit(c+30548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_3_RW0_wmode", false,-1);
        vcdp->declBit(c+30661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_3_RW0_wmask", false,-1);
        vcdp->declBus(c+63419,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext RW0_rdata_0_0", false,-1, 31,0);
        vcdp->declBus(c+63420,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext RW0_rdata_0_1", false,-1, 31,0);
        vcdp->declBus(c+63421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext RW0_rdata_0_2", false,-1, 31,0);
        vcdp->declBus(c+63422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext RW0_rdata_0_3", false,-1, 31,0);
        vcdp->declArray(c+63423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext RW0_rdata_0", false,-1, 127,0);
        vcdp->declBus(c+30546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_0 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_0 RW0_clk", false,-1);
        vcdp->declBus(c+30654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_0 RW0_wdata", false,-1, 31,0);
        vcdp->declBus(c+63419,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_0 RW0_rdata", false,-1, 31,0);
        vcdp->declBit(c+30547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_0 RW0_en", false,-1);
        vcdp->declBit(c+30548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_0 RW0_wmode", false,-1);
        vcdp->declBit(c+30655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_0 RW0_wmask", false,-1);
        vcdp->declBit(c+63427,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_0 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+63428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_0 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+63419,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_0 ram_RW_0_r_data", false,-1, 31,0);
        vcdp->declBus(c+30654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_0 ram_RW_0_w_data", false,-1, 31,0);
        vcdp->declBus(c+30546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_0 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+30655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_0 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+30662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_0 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+63427,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_0 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+63428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_0 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+30546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_1 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_1 RW0_clk", false,-1);
        vcdp->declBus(c+30656,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_1 RW0_wdata", false,-1, 31,0);
        vcdp->declBus(c+63420,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_1 RW0_rdata", false,-1, 31,0);
        vcdp->declBit(c+30547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_1 RW0_en", false,-1);
        vcdp->declBit(c+30548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_1 RW0_wmode", false,-1);
        vcdp->declBit(c+30657,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_1 RW0_wmask", false,-1);
        vcdp->declBit(c+63429,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_1 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+63430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_1 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+63420,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_1 ram_RW_0_r_data", false,-1, 31,0);
        vcdp->declBus(c+30656,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_1 ram_RW_0_w_data", false,-1, 31,0);
        vcdp->declBus(c+30546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_1 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+30657,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_1 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+30662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_1 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+63429,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_1 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+63430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_1 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+30546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_2 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_2 RW0_clk", false,-1);
        vcdp->declBus(c+30658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_2 RW0_wdata", false,-1, 31,0);
        vcdp->declBus(c+63421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_2 RW0_rdata", false,-1, 31,0);
        vcdp->declBit(c+30547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_2 RW0_en", false,-1);
        vcdp->declBit(c+30548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_2 RW0_wmode", false,-1);
        vcdp->declBit(c+30659,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_2 RW0_wmask", false,-1);
        vcdp->declBit(c+63431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_2 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+63432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_2 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+63421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_2 ram_RW_0_r_data", false,-1, 31,0);
        vcdp->declBus(c+30658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_2 ram_RW_0_w_data", false,-1, 31,0);
        vcdp->declBus(c+30546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_2 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+30659,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_2 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+30662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_2 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+63431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_2 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+63432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_2 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__1211(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+30546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_3 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_3 RW0_clk", false,-1);
        vcdp->declBus(c+30660,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_3 RW0_wdata", false,-1, 31,0);
        vcdp->declBus(c+63422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_3 RW0_rdata", false,-1, 31,0);
        vcdp->declBit(c+30547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_3 RW0_en", false,-1);
        vcdp->declBit(c+30548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_3 RW0_wmode", false,-1);
        vcdp->declBit(c+30661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_3 RW0_wmask", false,-1);
        vcdp->declBit(c+63433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_3 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+63434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_3 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+63422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_3 ram_RW_0_r_data", false,-1, 31,0);
        vcdp->declBus(c+30660,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_3 ram_RW_0_w_data", false,-1, 31,0);
        vcdp->declBus(c+30546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_3 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+30661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_3 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+30662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_3 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+63433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_3 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+63434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_1 data_arrays_0_0_ext mem_0_3 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+30554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+30555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 RW0_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 RW0_clk", false,-1);
        vcdp->declBit(c+30556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 RW0_wmode", false,-1);
        vcdp->declBus(c+30557,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 RW0_wdata_0", false,-1, 31,0);
        vcdp->declBus(c+30557,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 RW0_wdata_1", false,-1, 31,0);
        vcdp->declBus(c+30557,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 RW0_wdata_2", false,-1, 31,0);
        vcdp->declBus(c+30557,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 RW0_wdata_3", false,-1, 31,0);
        vcdp->declBus(c+30558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 RW0_rdata_0", false,-1, 31,0);
        vcdp->declBus(c+30559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 RW0_rdata_1", false,-1, 31,0);
        vcdp->declBus(c+30560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 RW0_rdata_2", false,-1, 31,0);
        vcdp->declBus(c+30561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 RW0_rdata_3", false,-1, 31,0);
        vcdp->declBit(c+30534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 RW0_wmask_0", false,-1);
        vcdp->declBit(c+30535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 RW0_wmask_1", false,-1);
        vcdp->declBit(c+30536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 RW0_wmask_2", false,-1);
        vcdp->declBit(c+30537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 RW0_wmask_3", false,-1);
        vcdp->declBus(c+30554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+30555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext_RW0_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext_RW0_clk", false,-1);
        vcdp->declBit(c+30556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext_RW0_wmode", false,-1);
        vcdp->declArray(c+30663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext_RW0_wdata", false,-1, 127,0);
        vcdp->declArray(c+30667,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext_RW0_rdata", false,-1, 127,0);
        vcdp->declBus(c+30671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext_RW0_wmask", false,-1, 3,0);
        vcdp->declBus(c+30554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext RW0_clk", false,-1);
        vcdp->declArray(c+30663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext RW0_wdata", false,-1, 127,0);
        vcdp->declArray(c+30667,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext RW0_rdata", false,-1, 127,0);
        vcdp->declBit(c+30555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext RW0_en", false,-1);
        vcdp->declBit(c+30556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext RW0_wmode", false,-1);
        vcdp->declBus(c+30671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext RW0_wmask", false,-1, 3,0);
        vcdp->declBus(c+30554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_0_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_0_RW0_clk", false,-1);
        vcdp->declBus(c+30672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_0_RW0_wdata", false,-1, 31,0);
        vcdp->declBus(c+63435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_0_RW0_rdata", false,-1, 31,0);
        vcdp->declBit(c+30555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_0_RW0_en", false,-1);
        vcdp->declBit(c+30556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_0_RW0_wmode", false,-1);
        vcdp->declBit(c+30673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_0_RW0_wmask", false,-1);
        vcdp->declBus(c+30554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_1_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_1_RW0_clk", false,-1);
        vcdp->declBus(c+30674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_1_RW0_wdata", false,-1, 31,0);
        vcdp->declBus(c+63436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_1_RW0_rdata", false,-1, 31,0);
        vcdp->declBit(c+30555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_1_RW0_en", false,-1);
        vcdp->declBit(c+30556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_1_RW0_wmode", false,-1);
        vcdp->declBit(c+30675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_1_RW0_wmask", false,-1);
        vcdp->declBus(c+30554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_2_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_2_RW0_clk", false,-1);
        vcdp->declBus(c+30676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_2_RW0_wdata", false,-1, 31,0);
        vcdp->declBus(c+63437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_2_RW0_rdata", false,-1, 31,0);
        vcdp->declBit(c+30555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_2_RW0_en", false,-1);
        vcdp->declBit(c+30556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_2_RW0_wmode", false,-1);
        vcdp->declBit(c+30677,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_2_RW0_wmask", false,-1);
        vcdp->declBus(c+30554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_3_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_3_RW0_clk", false,-1);
        vcdp->declBus(c+30678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_3_RW0_wdata", false,-1, 31,0);
        vcdp->declBus(c+63438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_3_RW0_rdata", false,-1, 31,0);
        vcdp->declBit(c+30555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_3_RW0_en", false,-1);
        vcdp->declBit(c+30556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_3_RW0_wmode", false,-1);
        vcdp->declBit(c+30679,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_3_RW0_wmask", false,-1);
        vcdp->declBus(c+63435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext RW0_rdata_0_0", false,-1, 31,0);
        vcdp->declBus(c+63436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext RW0_rdata_0_1", false,-1, 31,0);
        vcdp->declBus(c+63437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext RW0_rdata_0_2", false,-1, 31,0);
        vcdp->declBus(c+63438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext RW0_rdata_0_3", false,-1, 31,0);
        vcdp->declArray(c+63439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext RW0_rdata_0", false,-1, 127,0);
        vcdp->declBus(c+30554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_0 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_0 RW0_clk", false,-1);
        vcdp->declBus(c+30672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_0 RW0_wdata", false,-1, 31,0);
        vcdp->declBus(c+63435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_0 RW0_rdata", false,-1, 31,0);
        vcdp->declBit(c+30555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_0 RW0_en", false,-1);
        vcdp->declBit(c+30556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_0 RW0_wmode", false,-1);
        vcdp->declBit(c+30673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_0 RW0_wmask", false,-1);
        vcdp->declBit(c+63443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_0 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+63444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_0 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+63435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_0 ram_RW_0_r_data", false,-1, 31,0);
        vcdp->declBus(c+30672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_0 ram_RW_0_w_data", false,-1, 31,0);
        vcdp->declBus(c+30554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_0 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+30673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_0 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+30680,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_0 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+63443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_0 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+63444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_0 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+30554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_1 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_1 RW0_clk", false,-1);
        vcdp->declBus(c+30674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_1 RW0_wdata", false,-1, 31,0);
        vcdp->declBus(c+63436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_1 RW0_rdata", false,-1, 31,0);
        vcdp->declBit(c+30555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_1 RW0_en", false,-1);
        vcdp->declBit(c+30556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_1 RW0_wmode", false,-1);
    }
}

void VTestHarness::traceInitThis__1212(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+30675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_1 RW0_wmask", false,-1);
        vcdp->declBit(c+63445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_1 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+63446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_1 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+63436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_1 ram_RW_0_r_data", false,-1, 31,0);
        vcdp->declBus(c+30674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_1 ram_RW_0_w_data", false,-1, 31,0);
        vcdp->declBus(c+30554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_1 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+30675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_1 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+30680,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_1 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+63445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_1 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+63446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_1 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+30554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_2 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_2 RW0_clk", false,-1);
        vcdp->declBus(c+30676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_2 RW0_wdata", false,-1, 31,0);
        vcdp->declBus(c+63437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_2 RW0_rdata", false,-1, 31,0);
        vcdp->declBit(c+30555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_2 RW0_en", false,-1);
        vcdp->declBit(c+30556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_2 RW0_wmode", false,-1);
        vcdp->declBit(c+30677,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_2 RW0_wmask", false,-1);
        vcdp->declBit(c+63447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_2 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+63448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_2 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+63437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_2 ram_RW_0_r_data", false,-1, 31,0);
        vcdp->declBus(c+30676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_2 ram_RW_0_w_data", false,-1, 31,0);
        vcdp->declBus(c+30554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_2 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+30677,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_2 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+30680,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_2 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+63447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_2 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+63448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_2 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+30554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_3 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_3 RW0_clk", false,-1);
        vcdp->declBus(c+30678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_3 RW0_wdata", false,-1, 31,0);
        vcdp->declBus(c+63438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_3 RW0_rdata", false,-1, 31,0);
        vcdp->declBit(c+30555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_3 RW0_en", false,-1);
        vcdp->declBit(c+30556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_3 RW0_wmode", false,-1);
        vcdp->declBit(c+30679,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_3 RW0_wmask", false,-1);
        vcdp->declBit(c+63449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_3 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+63450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_3 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+63438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_3 ram_RW_0_r_data", false,-1, 31,0);
        vcdp->declBus(c+30678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_3 ram_RW_0_w_data", false,-1, 31,0);
        vcdp->declBus(c+30554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_3 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+30679,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_3 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+30680,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_3 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+63449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_3 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+63450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_2 data_arrays_0_0_ext mem_0_3 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+30562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+30563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 RW0_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 RW0_clk", false,-1);
        vcdp->declBit(c+30564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 RW0_wmode", false,-1);
        vcdp->declBus(c+30565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 RW0_wdata_0", false,-1, 31,0);
        vcdp->declBus(c+30565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 RW0_wdata_1", false,-1, 31,0);
        vcdp->declBus(c+30565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 RW0_wdata_2", false,-1, 31,0);
        vcdp->declBus(c+30565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 RW0_wdata_3", false,-1, 31,0);
        vcdp->declBus(c+30566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 RW0_rdata_0", false,-1, 31,0);
        vcdp->declBus(c+30567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 RW0_rdata_1", false,-1, 31,0);
        vcdp->declBus(c+30568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 RW0_rdata_2", false,-1, 31,0);
        vcdp->declBus(c+30569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 RW0_rdata_3", false,-1, 31,0);
        vcdp->declBit(c+30534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 RW0_wmask_0", false,-1);
        vcdp->declBit(c+30535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 RW0_wmask_1", false,-1);
        vcdp->declBit(c+30536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 RW0_wmask_2", false,-1);
        vcdp->declBit(c+30537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 RW0_wmask_3", false,-1);
        vcdp->declBus(c+30562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+30563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext_RW0_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext_RW0_clk", false,-1);
        vcdp->declBit(c+30564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext_RW0_wmode", false,-1);
        vcdp->declArray(c+30681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext_RW0_wdata", false,-1, 127,0);
        vcdp->declArray(c+30685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext_RW0_rdata", false,-1, 127,0);
        vcdp->declBus(c+30689,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext_RW0_wmask", false,-1, 3,0);
        vcdp->declBus(c+30562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext RW0_clk", false,-1);
        vcdp->declArray(c+30681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext RW0_wdata", false,-1, 127,0);
        vcdp->declArray(c+30685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext RW0_rdata", false,-1, 127,0);
        vcdp->declBit(c+30563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext RW0_en", false,-1);
        vcdp->declBit(c+30564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext RW0_wmode", false,-1);
        vcdp->declBus(c+30689,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext RW0_wmask", false,-1, 3,0);
        vcdp->declBus(c+30562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_0_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_0_RW0_clk", false,-1);
        vcdp->declBus(c+30690,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_0_RW0_wdata", false,-1, 31,0);
        vcdp->declBus(c+63451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_0_RW0_rdata", false,-1, 31,0);
        vcdp->declBit(c+30563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_0_RW0_en", false,-1);
        vcdp->declBit(c+30564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_0_RW0_wmode", false,-1);
        vcdp->declBit(c+30691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_0_RW0_wmask", false,-1);
        vcdp->declBus(c+30562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_1_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_1_RW0_clk", false,-1);
        vcdp->declBus(c+30692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_1_RW0_wdata", false,-1, 31,0);
        vcdp->declBus(c+63452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_1_RW0_rdata", false,-1, 31,0);
        vcdp->declBit(c+30563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_1_RW0_en", false,-1);
        vcdp->declBit(c+30564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_1_RW0_wmode", false,-1);
        vcdp->declBit(c+30693,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_1_RW0_wmask", false,-1);
        vcdp->declBus(c+30562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_2_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_2_RW0_clk", false,-1);
        vcdp->declBus(c+30694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_2_RW0_wdata", false,-1, 31,0);
        vcdp->declBus(c+63453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_2_RW0_rdata", false,-1, 31,0);
        vcdp->declBit(c+30563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_2_RW0_en", false,-1);
        vcdp->declBit(c+30564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_2_RW0_wmode", false,-1);
        vcdp->declBit(c+30695,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_2_RW0_wmask", false,-1);
        vcdp->declBus(c+30562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_3_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_3_RW0_clk", false,-1);
        vcdp->declBus(c+30696,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_3_RW0_wdata", false,-1, 31,0);
        vcdp->declBus(c+63454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_3_RW0_rdata", false,-1, 31,0);
        vcdp->declBit(c+30563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_3_RW0_en", false,-1);
        vcdp->declBit(c+30564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_3_RW0_wmode", false,-1);
        vcdp->declBit(c+30697,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_3_RW0_wmask", false,-1);
        vcdp->declBus(c+63451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext RW0_rdata_0_0", false,-1, 31,0);
    }
}

void VTestHarness::traceInitThis__1213(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+63452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext RW0_rdata_0_1", false,-1, 31,0);
        vcdp->declBus(c+63453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext RW0_rdata_0_2", false,-1, 31,0);
        vcdp->declBus(c+63454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext RW0_rdata_0_3", false,-1, 31,0);
        vcdp->declArray(c+63455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext RW0_rdata_0", false,-1, 127,0);
        vcdp->declBus(c+30562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_0 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_0 RW0_clk", false,-1);
        vcdp->declBus(c+30690,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_0 RW0_wdata", false,-1, 31,0);
        vcdp->declBus(c+63451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_0 RW0_rdata", false,-1, 31,0);
        vcdp->declBit(c+30563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_0 RW0_en", false,-1);
        vcdp->declBit(c+30564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_0 RW0_wmode", false,-1);
        vcdp->declBit(c+30691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_0 RW0_wmask", false,-1);
        vcdp->declBit(c+63459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_0 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+63460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_0 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+63451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_0 ram_RW_0_r_data", false,-1, 31,0);
        vcdp->declBus(c+30690,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_0 ram_RW_0_w_data", false,-1, 31,0);
        vcdp->declBus(c+30562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_0 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+30691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_0 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+30698,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_0 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+63459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_0 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+63460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_0 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+30562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_1 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_1 RW0_clk", false,-1);
        vcdp->declBus(c+30692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_1 RW0_wdata", false,-1, 31,0);
        vcdp->declBus(c+63452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_1 RW0_rdata", false,-1, 31,0);
        vcdp->declBit(c+30563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_1 RW0_en", false,-1);
        vcdp->declBit(c+30564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_1 RW0_wmode", false,-1);
        vcdp->declBit(c+30693,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_1 RW0_wmask", false,-1);
        vcdp->declBit(c+63461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_1 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+63462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_1 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+63452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_1 ram_RW_0_r_data", false,-1, 31,0);
        vcdp->declBus(c+30692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_1 ram_RW_0_w_data", false,-1, 31,0);
        vcdp->declBus(c+30562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_1 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+30693,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_1 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+30698,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_1 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+63461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_1 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+63462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_1 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+30562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_2 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_2 RW0_clk", false,-1);
        vcdp->declBus(c+30694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_2 RW0_wdata", false,-1, 31,0);
        vcdp->declBus(c+63453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_2 RW0_rdata", false,-1, 31,0);
        vcdp->declBit(c+30563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_2 RW0_en", false,-1);
        vcdp->declBit(c+30564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_2 RW0_wmode", false,-1);
        vcdp->declBit(c+30695,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_2 RW0_wmask", false,-1);
        vcdp->declBit(c+63463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_2 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+63464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_2 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+63453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_2 ram_RW_0_r_data", false,-1, 31,0);
        vcdp->declBus(c+30694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_2 ram_RW_0_w_data", false,-1, 31,0);
        vcdp->declBus(c+30562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_2 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+30695,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_2 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+30698,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_2 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+63463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_2 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+63464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_2 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+30562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_3 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_3 RW0_clk", false,-1);
        vcdp->declBus(c+30696,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_3 RW0_wdata", false,-1, 31,0);
        vcdp->declBus(c+63454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_3 RW0_rdata", false,-1, 31,0);
        vcdp->declBit(c+30563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_3 RW0_en", false,-1);
        vcdp->declBit(c+30564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_3 RW0_wmode", false,-1);
        vcdp->declBit(c+30697,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_3 RW0_wmask", false,-1);
        vcdp->declBit(c+63465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_3 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+63466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_3 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+63454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_3 ram_RW_0_r_data", false,-1, 31,0);
        vcdp->declBus(c+30696,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_3 ram_RW_0_w_data", false,-1, 31,0);
        vcdp->declBus(c+30562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_3 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+30697,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_3 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+30698,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_3 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+63465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_3 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+63466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend icache data_arrays_3 data_arrays_0_0_ext mem_0_3 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq clock", false,-1);
        vcdp->declBit(c+1329,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq reset", false,-1);
        vcdp->declBit(c+63303,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq io_enq_ready", false,-1);
        vcdp->declBit(c+30417,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq io_enq_valid", false,-1);
        vcdp->declBit(c+30418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq io_enq_bits_btb_taken", false,-1);
        vcdp->declBit(c+30419,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq io_enq_bits_btb_bridx", false,-1);
        vcdp->declBus(c+30420,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq io_enq_bits_btb_entry", false,-1, 4,0);
        vcdp->declBus(c+63304,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq io_enq_bits_btb_bht_history", false,-1, 7,0);
        vcdp->declQuad(c+63305,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq io_enq_bits_pc", false,-1, 39,0);
        vcdp->declBus(c+30416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq io_enq_bits_data", false,-1, 31,0);
        vcdp->declBus(c+63307,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq io_enq_bits_mask", false,-1, 1,0);
        vcdp->declBit(c+63308,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq io_enq_bits_xcpt_pf_inst", false,-1);
        vcdp->declBit(c+30421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq io_enq_bits_xcpt_ae_inst", false,-1);
        vcdp->declBit(c+30422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq io_enq_bits_replay", false,-1);
        vcdp->declBit(c+38130,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq io_deq_ready", false,-1);
        vcdp->declBit(c+10546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq io_deq_valid", false,-1);
        vcdp->declBit(c+10547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq io_deq_bits_btb_taken", false,-1);
        vcdp->declBit(c+10548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq io_deq_bits_btb_bridx", false,-1);
        vcdp->declBus(c+10549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq io_deq_bits_btb_entry", false,-1, 4,0);
        vcdp->declBus(c+10550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq io_deq_bits_btb_bht_history", false,-1, 7,0);
        vcdp->declQuad(c+10551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq io_deq_bits_pc", false,-1, 39,0);
        vcdp->declBus(c+10553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq io_deq_bits_data", false,-1, 31,0);
        vcdp->declBit(c+10554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq io_deq_bits_xcpt_pf_inst", false,-1);
        vcdp->declBit(c+10555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq io_deq_bits_xcpt_ae_inst", false,-1);
        vcdp->declBit(c+10556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq io_deq_bits_replay", false,-1);
        vcdp->declBus(c+30423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq io_mask", false,-1, 4,0);
        vcdp->declBit(c+63467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq valid_0", false,-1);
        vcdp->declBit(c+63468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq valid_1", false,-1);
        vcdp->declBit(c+63469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq valid_2", false,-1);
        vcdp->declBit(c+63470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq valid_3", false,-1);
        vcdp->declBit(c+63471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq valid_4", false,-1);
        vcdp->declBit(c+63472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq elts_0_btb_taken", false,-1);
        vcdp->declBit(c+63473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq elts_0_btb_bridx", false,-1);
    }
}

void VTestHarness::traceInitThis__1214(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+63474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq elts_0_btb_entry", false,-1, 4,0);
        vcdp->declBus(c+63475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq elts_0_btb_bht_history", false,-1, 7,0);
        vcdp->declQuad(c+63476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq elts_0_pc", false,-1, 39,0);
        vcdp->declBus(c+63478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq elts_0_data", false,-1, 31,0);
        vcdp->declBit(c+63479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq elts_0_xcpt_pf_inst", false,-1);
        vcdp->declBit(c+63480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq elts_0_xcpt_ae_inst", false,-1);
        vcdp->declBit(c+63481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq elts_0_replay", false,-1);
        vcdp->declBit(c+63482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq elts_1_btb_taken", false,-1);
        vcdp->declBit(c+63483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq elts_1_btb_bridx", false,-1);
        vcdp->declBus(c+63484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq elts_1_btb_entry", false,-1, 4,0);
        vcdp->declBus(c+63485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq elts_1_btb_bht_history", false,-1, 7,0);
        vcdp->declQuad(c+63486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq elts_1_pc", false,-1, 39,0);
        vcdp->declBus(c+63488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq elts_1_data", false,-1, 31,0);
        vcdp->declBit(c+63489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq elts_1_xcpt_pf_inst", false,-1);
        vcdp->declBit(c+63490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq elts_1_xcpt_ae_inst", false,-1);
        vcdp->declBit(c+63491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq elts_1_replay", false,-1);
        vcdp->declBit(c+63492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq elts_2_btb_taken", false,-1);
        vcdp->declBit(c+63493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq elts_2_btb_bridx", false,-1);
        vcdp->declBus(c+63494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq elts_2_btb_entry", false,-1, 4,0);
        vcdp->declBus(c+63495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq elts_2_btb_bht_history", false,-1, 7,0);
        vcdp->declQuad(c+63496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq elts_2_pc", false,-1, 39,0);
        vcdp->declBus(c+63498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq elts_2_data", false,-1, 31,0);
        vcdp->declBit(c+63499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq elts_2_xcpt_pf_inst", false,-1);
        vcdp->declBit(c+63500,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq elts_2_xcpt_ae_inst", false,-1);
        vcdp->declBit(c+63501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq elts_2_replay", false,-1);
        vcdp->declBit(c+63502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq elts_3_btb_taken", false,-1);
        vcdp->declBit(c+63503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq elts_3_btb_bridx", false,-1);
        vcdp->declBus(c+63504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq elts_3_btb_entry", false,-1, 4,0);
        vcdp->declBus(c+63505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq elts_3_btb_bht_history", false,-1, 7,0);
        vcdp->declQuad(c+63506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq elts_3_pc", false,-1, 39,0);
        vcdp->declBus(c+63508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq elts_3_data", false,-1, 31,0);
        vcdp->declBit(c+63509,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq elts_3_xcpt_pf_inst", false,-1);
        vcdp->declBit(c+63510,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq elts_3_xcpt_ae_inst", false,-1);
        vcdp->declBit(c+63511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq elts_3_replay", false,-1);
        vcdp->declBit(c+63512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq elts_4_btb_taken", false,-1);
        vcdp->declBit(c+63513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq elts_4_btb_bridx", false,-1);
        vcdp->declBus(c+63514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq elts_4_btb_entry", false,-1, 4,0);
        vcdp->declBus(c+63515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq elts_4_btb_bht_history", false,-1, 7,0);
        vcdp->declQuad(c+63516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq elts_4_pc", false,-1, 39,0);
        vcdp->declBus(c+63518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq elts_4_data", false,-1, 31,0);
        vcdp->declBit(c+63519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq elts_4_xcpt_pf_inst", false,-1);
        vcdp->declBit(c+63520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq elts_4_xcpt_ae_inst", false,-1);
        vcdp->declBit(c+63521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq elts_4_replay", false,-1);
        vcdp->declBit(c+38131,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq wen", false,-1);
        vcdp->declBit(c+38132,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq wen_1", false,-1);
        vcdp->declBit(c+38133,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq wen_2", false,-1);
        vcdp->declBit(c+38134,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq wen_3", false,-1);
        vcdp->declBit(c+38135,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq wen_4", false,-1);
        vcdp->declBus(c+63522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq io_mask_lo", false,-1, 1,0);
        vcdp->declBus(c+63523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend fq io_mask_hi", false,-1, 2,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb reset", false,-1);
        vcdp->declBit(c+63309,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_req_ready", false,-1);
        vcdp->declBit(c+30424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_req_valid", false,-1);
        vcdp->declQuad(c+63310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_req_bits_vaddr", false,-1, 39,0);
        vcdp->declBus(c+48573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_req_bits_prv", false,-1, 1,0);
        vcdp->declBit(c+30425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_resp_miss", false,-1);
        vcdp->declBus(c+30412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_resp_paddr", false,-1, 31,0);
        vcdp->declBit(c+30426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_resp_pf_inst", false,-1);
        vcdp->declBit(c+30427,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_resp_ae_inst", false,-1);
        vcdp->declBit(c+30428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_resp_cacheable", false,-1);
        vcdp->declBit(c+10545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_sfence_valid", false,-1);
        vcdp->declBit(c+48558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_sfence_bits_rs1", false,-1);
        vcdp->declBit(c+48559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_sfence_bits_rs2", false,-1);
        vcdp->declQuad(c+48560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_sfence_bits_addr", false,-1, 38,0);
        vcdp->declBit(c+10567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_req_ready", false,-1);
        vcdp->declBit(c+48568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_req_valid", false,-1);
        vcdp->declBit(c+48569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_req_bits_valid", false,-1);
        vcdp->declBus(c+48570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_req_bits_bits_addr", false,-1, 26,0);
        vcdp->declBit(c+48571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_req_bits_bits_need_gpa", false,-1);
        vcdp->declBit(c+48572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_resp_valid", false,-1);
        vcdp->declBit(c+48435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_resp_bits_ae_ptw", false,-1);
        vcdp->declBit(c+48436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_resp_bits_ae_final", false,-1);
        vcdp->declQuad(c+48437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_resp_bits_pte_ppn", false,-1, 53,0);
        vcdp->declBit(c+48439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_resp_bits_pte_d", false,-1);
        vcdp->declBit(c+48440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_resp_bits_pte_a", false,-1);
        vcdp->declBit(c+48441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_resp_bits_pte_g", false,-1);
        vcdp->declBit(c+48442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_resp_bits_pte_u", false,-1);
        vcdp->declBit(c+48443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_resp_bits_pte_x", false,-1);
        vcdp->declBit(c+48444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_resp_bits_pte_w", false,-1);
        vcdp->declBit(c+48445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_resp_bits_pte_r", false,-1);
        vcdp->declBit(c+48446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_resp_bits_pte_v", false,-1);
        vcdp->declBus(c+48447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_resp_bits_level", false,-1, 1,0);
        vcdp->declBit(c+10568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_resp_bits_homogeneous", false,-1);
        vcdp->declBus(c+48448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_ptbr_mode", false,-1, 3,0);
        vcdp->declBit(c+48449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_status_debug", false,-1);
        vcdp->declBit(c+48452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_pmp_0_cfg_l", false,-1);
        vcdp->declBus(c+48453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_pmp_0_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_pmp_0_cfg_x", false,-1);
        vcdp->declBit(c+48455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_pmp_0_cfg_w", false,-1);
        vcdp->declBit(c+48456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_pmp_0_cfg_r", false,-1);
        vcdp->declBus(c+48457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_pmp_0_addr", false,-1, 29,0);
        vcdp->declBus(c+10526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_pmp_0_mask", false,-1, 31,0);
        vcdp->declBit(c+48458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_pmp_1_cfg_l", false,-1);
        vcdp->declBus(c+48459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_pmp_1_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_pmp_1_cfg_x", false,-1);
        vcdp->declBit(c+48461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_pmp_1_cfg_w", false,-1);
        vcdp->declBit(c+48462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_pmp_1_cfg_r", false,-1);
        vcdp->declBus(c+48463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_pmp_1_addr", false,-1, 29,0);
        vcdp->declBus(c+10527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_pmp_1_mask", false,-1, 31,0);
        vcdp->declBit(c+48464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_pmp_2_cfg_l", false,-1);
    }
}

void VTestHarness::traceInitThis__1215(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+48465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_pmp_2_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_pmp_2_cfg_x", false,-1);
        vcdp->declBit(c+48467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_pmp_2_cfg_w", false,-1);
        vcdp->declBit(c+48468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_pmp_2_cfg_r", false,-1);
        vcdp->declBus(c+48469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_pmp_2_addr", false,-1, 29,0);
        vcdp->declBus(c+10528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_pmp_2_mask", false,-1, 31,0);
        vcdp->declBit(c+48470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_pmp_3_cfg_l", false,-1);
        vcdp->declBus(c+48471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_pmp_3_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_pmp_3_cfg_x", false,-1);
        vcdp->declBit(c+48473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_pmp_3_cfg_w", false,-1);
        vcdp->declBit(c+48474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_pmp_3_cfg_r", false,-1);
        vcdp->declBus(c+48475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_pmp_3_addr", false,-1, 29,0);
        vcdp->declBus(c+10529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_pmp_3_mask", false,-1, 31,0);
        vcdp->declBit(c+48476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_pmp_4_cfg_l", false,-1);
        vcdp->declBus(c+48477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_pmp_4_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_pmp_4_cfg_x", false,-1);
        vcdp->declBit(c+48479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_pmp_4_cfg_w", false,-1);
        vcdp->declBit(c+48480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_pmp_4_cfg_r", false,-1);
        vcdp->declBus(c+48481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_pmp_4_addr", false,-1, 29,0);
        vcdp->declBus(c+10530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_pmp_4_mask", false,-1, 31,0);
        vcdp->declBit(c+48482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_pmp_5_cfg_l", false,-1);
        vcdp->declBus(c+48483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_pmp_5_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_pmp_5_cfg_x", false,-1);
        vcdp->declBit(c+48485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_pmp_5_cfg_w", false,-1);
        vcdp->declBit(c+48486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_pmp_5_cfg_r", false,-1);
        vcdp->declBus(c+48487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_pmp_5_addr", false,-1, 29,0);
        vcdp->declBus(c+10531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_pmp_5_mask", false,-1, 31,0);
        vcdp->declBit(c+48488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_pmp_6_cfg_l", false,-1);
        vcdp->declBus(c+48489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_pmp_6_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_pmp_6_cfg_x", false,-1);
        vcdp->declBit(c+48491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_pmp_6_cfg_w", false,-1);
        vcdp->declBit(c+48492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_pmp_6_cfg_r", false,-1);
        vcdp->declBus(c+48493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_pmp_6_addr", false,-1, 29,0);
        vcdp->declBus(c+10532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_pmp_6_mask", false,-1, 31,0);
        vcdp->declBit(c+48494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_pmp_7_cfg_l", false,-1);
        vcdp->declBus(c+48495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_pmp_7_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_pmp_7_cfg_x", false,-1);
        vcdp->declBit(c+48497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_pmp_7_cfg_w", false,-1);
        vcdp->declBit(c+48498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_pmp_7_cfg_r", false,-1);
        vcdp->declBus(c+48499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_pmp_7_addr", false,-1, 29,0);
        vcdp->declBus(c+10533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_ptw_pmp_7_mask", false,-1, 31,0);
        vcdp->declBit(c+63312,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb io_kill", false,-1);
        vcdp->declBus(c+63524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb mpu_ppn_barrier_io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+63525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb mpu_ppn_barrier_io_x_u", false,-1);
        vcdp->declBit(c+63526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb mpu_ppn_barrier_io_x_ae_ptw", false,-1);
        vcdp->declBit(c+63527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb mpu_ppn_barrier_io_x_ae_final", false,-1);
        vcdp->declBit(c+63528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb mpu_ppn_barrier_io_x_gf", false,-1);
        vcdp->declBit(c+63529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb mpu_ppn_barrier_io_x_sw", false,-1);
        vcdp->declBit(c+63530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb mpu_ppn_barrier_io_x_sx", false,-1);
        vcdp->declBit(c+63531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb mpu_ppn_barrier_io_x_sr", false,-1);
        vcdp->declBit(c+63532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb mpu_ppn_barrier_io_x_pw", false,-1);
        vcdp->declBit(c+63533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb mpu_ppn_barrier_io_x_px", false,-1);
        vcdp->declBit(c+63534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb mpu_ppn_barrier_io_x_pr", false,-1);
        vcdp->declBit(c+63535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb mpu_ppn_barrier_io_x_ppp", false,-1);
        vcdp->declBit(c+63536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb mpu_ppn_barrier_io_x_pal", false,-1);
        vcdp->declBit(c+63537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb mpu_ppn_barrier_io_x_paa", false,-1);
        vcdp->declBit(c+63538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb mpu_ppn_barrier_io_x_eff", false,-1);
        vcdp->declBit(c+63539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb mpu_ppn_barrier_io_x_c", false,-1);
        vcdp->declBus(c+63524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb mpu_ppn_barrier_io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+63525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb mpu_ppn_barrier_io_y_u", false,-1);
        vcdp->declBit(c+63526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb mpu_ppn_barrier_io_y_ae_ptw", false,-1);
        vcdp->declBit(c+63527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb mpu_ppn_barrier_io_y_ae_final", false,-1);
        vcdp->declBit(c+63528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb mpu_ppn_barrier_io_y_gf", false,-1);
        vcdp->declBit(c+63529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb mpu_ppn_barrier_io_y_sw", false,-1);
        vcdp->declBit(c+63530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb mpu_ppn_barrier_io_y_sx", false,-1);
        vcdp->declBit(c+63531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb mpu_ppn_barrier_io_y_sr", false,-1);
        vcdp->declBit(c+63532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb mpu_ppn_barrier_io_y_pw", false,-1);
        vcdp->declBit(c+63533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb mpu_ppn_barrier_io_y_px", false,-1);
        vcdp->declBit(c+63534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb mpu_ppn_barrier_io_y_pr", false,-1);
        vcdp->declBit(c+63535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb mpu_ppn_barrier_io_y_ppp", false,-1);
        vcdp->declBit(c+63536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb mpu_ppn_barrier_io_y_pal", false,-1);
        vcdp->declBit(c+63537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb mpu_ppn_barrier_io_y_paa", false,-1);
        vcdp->declBit(c+63538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb mpu_ppn_barrier_io_y_eff", false,-1);
        vcdp->declBit(c+63539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb mpu_ppn_barrier_io_y_c", false,-1);
        vcdp->declBus(c+30699,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp_io_prv", false,-1, 1,0);
        vcdp->declBit(c+48452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp_io_pmp_0_cfg_l", false,-1);
        vcdp->declBus(c+48453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp_io_pmp_0_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp_io_pmp_0_cfg_x", false,-1);
        vcdp->declBit(c+48455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp_io_pmp_0_cfg_w", false,-1);
        vcdp->declBit(c+48456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp_io_pmp_0_cfg_r", false,-1);
        vcdp->declBus(c+48457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp_io_pmp_0_addr", false,-1, 29,0);
        vcdp->declBus(c+10526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp_io_pmp_0_mask", false,-1, 31,0);
        vcdp->declBit(c+48458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp_io_pmp_1_cfg_l", false,-1);
        vcdp->declBus(c+48459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp_io_pmp_1_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp_io_pmp_1_cfg_x", false,-1);
        vcdp->declBit(c+48461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp_io_pmp_1_cfg_w", false,-1);
        vcdp->declBit(c+48462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp_io_pmp_1_cfg_r", false,-1);
        vcdp->declBus(c+48463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp_io_pmp_1_addr", false,-1, 29,0);
        vcdp->declBus(c+10527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp_io_pmp_1_mask", false,-1, 31,0);
        vcdp->declBit(c+48464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp_io_pmp_2_cfg_l", false,-1);
        vcdp->declBus(c+48465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp_io_pmp_2_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp_io_pmp_2_cfg_x", false,-1);
        vcdp->declBit(c+48467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp_io_pmp_2_cfg_w", false,-1);
        vcdp->declBit(c+48468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp_io_pmp_2_cfg_r", false,-1);
        vcdp->declBus(c+48469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp_io_pmp_2_addr", false,-1, 29,0);
        vcdp->declBus(c+10528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp_io_pmp_2_mask", false,-1, 31,0);
        vcdp->declBit(c+48470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp_io_pmp_3_cfg_l", false,-1);
        vcdp->declBus(c+48471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp_io_pmp_3_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp_io_pmp_3_cfg_x", false,-1);
        vcdp->declBit(c+48473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp_io_pmp_3_cfg_w", false,-1);
        vcdp->declBit(c+48474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp_io_pmp_3_cfg_r", false,-1);
    }
}

void VTestHarness::traceInitThis__1216(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+48475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp_io_pmp_3_addr", false,-1, 29,0);
        vcdp->declBus(c+10529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp_io_pmp_3_mask", false,-1, 31,0);
        vcdp->declBit(c+48476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp_io_pmp_4_cfg_l", false,-1);
        vcdp->declBus(c+48477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp_io_pmp_4_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp_io_pmp_4_cfg_x", false,-1);
        vcdp->declBit(c+48479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp_io_pmp_4_cfg_w", false,-1);
        vcdp->declBit(c+48480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp_io_pmp_4_cfg_r", false,-1);
        vcdp->declBus(c+48481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp_io_pmp_4_addr", false,-1, 29,0);
        vcdp->declBus(c+10530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp_io_pmp_4_mask", false,-1, 31,0);
        vcdp->declBit(c+48482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp_io_pmp_5_cfg_l", false,-1);
        vcdp->declBus(c+48483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp_io_pmp_5_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp_io_pmp_5_cfg_x", false,-1);
        vcdp->declBit(c+48485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp_io_pmp_5_cfg_w", false,-1);
        vcdp->declBit(c+48486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp_io_pmp_5_cfg_r", false,-1);
        vcdp->declBus(c+48487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp_io_pmp_5_addr", false,-1, 29,0);
        vcdp->declBus(c+10531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp_io_pmp_5_mask", false,-1, 31,0);
        vcdp->declBit(c+48488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp_io_pmp_6_cfg_l", false,-1);
        vcdp->declBus(c+48489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp_io_pmp_6_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp_io_pmp_6_cfg_x", false,-1);
        vcdp->declBit(c+48491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp_io_pmp_6_cfg_w", false,-1);
        vcdp->declBit(c+48492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp_io_pmp_6_cfg_r", false,-1);
        vcdp->declBus(c+48493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp_io_pmp_6_addr", false,-1, 29,0);
        vcdp->declBus(c+10532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp_io_pmp_6_mask", false,-1, 31,0);
        vcdp->declBit(c+48494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp_io_pmp_7_cfg_l", false,-1);
        vcdp->declBus(c+48495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp_io_pmp_7_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp_io_pmp_7_cfg_x", false,-1);
        vcdp->declBit(c+48497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp_io_pmp_7_cfg_w", false,-1);
        vcdp->declBit(c+48498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp_io_pmp_7_cfg_r", false,-1);
        vcdp->declBus(c+48499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp_io_pmp_7_addr", false,-1, 29,0);
        vcdp->declBus(c+10533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp_io_pmp_7_mask", false,-1, 31,0);
        vcdp->declBus(c+30700,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp_io_addr", false,-1, 31,0);
        vcdp->declBit(c+30701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp_io_r", false,-1);
        vcdp->declBit(c+30702,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp_io_w", false,-1);
        vcdp->declBit(c+30703,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp_io_x", false,-1);
        vcdp->declBus(c+30704,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+30705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_io_x_u", false,-1);
        vcdp->declBit(c+30706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_io_x_ae_ptw", false,-1);
        vcdp->declBit(c+30707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_io_x_ae_final", false,-1);
        vcdp->declBit(c+30708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_io_x_gf", false,-1);
        vcdp->declBit(c+30709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_io_x_sw", false,-1);
        vcdp->declBit(c+30710,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_io_x_sx", false,-1);
        vcdp->declBit(c+30711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_io_x_sr", false,-1);
        vcdp->declBit(c+30712,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_io_x_pw", false,-1);
        vcdp->declBit(c+30713,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_io_x_px", false,-1);
        vcdp->declBit(c+30714,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_io_x_pr", false,-1);
        vcdp->declBit(c+30715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_io_x_ppp", false,-1);
        vcdp->declBit(c+30716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_io_x_pal", false,-1);
        vcdp->declBit(c+30717,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_io_x_paa", false,-1);
        vcdp->declBit(c+30718,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_io_x_eff", false,-1);
        vcdp->declBit(c+30719,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_io_x_c", false,-1);
        vcdp->declBus(c+30704,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+30705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_io_y_u", false,-1);
        vcdp->declBit(c+30706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_io_y_ae_ptw", false,-1);
        vcdp->declBit(c+30707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_io_y_ae_final", false,-1);
        vcdp->declBit(c+30708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_io_y_gf", false,-1);
        vcdp->declBit(c+30709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_io_y_sw", false,-1);
        vcdp->declBit(c+30710,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_io_y_sx", false,-1);
        vcdp->declBit(c+30711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_io_y_sr", false,-1);
        vcdp->declBit(c+30712,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_io_y_pw", false,-1);
        vcdp->declBit(c+30713,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_io_y_px", false,-1);
        vcdp->declBit(c+30714,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_io_y_pr", false,-1);
        vcdp->declBit(c+30715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_io_y_ppp", false,-1);
        vcdp->declBit(c+30716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_io_y_pal", false,-1);
        vcdp->declBit(c+30717,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_io_y_paa", false,-1);
        vcdp->declBit(c+30718,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_io_y_eff", false,-1);
        vcdp->declBit(c+30719,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_io_y_c", false,-1);
        vcdp->declBus(c+30720,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_1_io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+30721,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_1_io_x_u", false,-1);
        vcdp->declBit(c+30722,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_1_io_x_ae_ptw", false,-1);
        vcdp->declBit(c+30723,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_1_io_x_ae_final", false,-1);
        vcdp->declBit(c+30724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_1_io_x_gf", false,-1);
        vcdp->declBit(c+30725,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_1_io_x_sw", false,-1);
        vcdp->declBit(c+30726,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_1_io_x_sx", false,-1);
        vcdp->declBit(c+30727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_1_io_x_sr", false,-1);
        vcdp->declBit(c+30728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_1_io_x_pw", false,-1);
        vcdp->declBit(c+30729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_1_io_x_px", false,-1);
        vcdp->declBit(c+30730,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_1_io_x_pr", false,-1);
        vcdp->declBit(c+30731,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_1_io_x_ppp", false,-1);
        vcdp->declBit(c+30732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_1_io_x_pal", false,-1);
        vcdp->declBit(c+30733,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_1_io_x_paa", false,-1);
        vcdp->declBit(c+30734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_1_io_x_eff", false,-1);
        vcdp->declBit(c+30735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_1_io_x_c", false,-1);
        vcdp->declBus(c+30720,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_1_io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+30721,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_1_io_y_u", false,-1);
        vcdp->declBit(c+30722,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_1_io_y_ae_ptw", false,-1);
        vcdp->declBit(c+30723,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_1_io_y_ae_final", false,-1);
        vcdp->declBit(c+30724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_1_io_y_gf", false,-1);
        vcdp->declBit(c+30725,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_1_io_y_sw", false,-1);
        vcdp->declBit(c+30726,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_1_io_y_sx", false,-1);
        vcdp->declBit(c+30727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_1_io_y_sr", false,-1);
        vcdp->declBit(c+30728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_1_io_y_pw", false,-1);
        vcdp->declBit(c+30729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_1_io_y_px", false,-1);
        vcdp->declBit(c+30730,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_1_io_y_pr", false,-1);
        vcdp->declBit(c+30731,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_1_io_y_ppp", false,-1);
        vcdp->declBit(c+30732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_1_io_y_pal", false,-1);
        vcdp->declBit(c+30733,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_1_io_y_paa", false,-1);
        vcdp->declBit(c+30734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_1_io_y_eff", false,-1);
        vcdp->declBit(c+30735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_1_io_y_c", false,-1);
        vcdp->declBus(c+30736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_2_io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+30737,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_2_io_x_u", false,-1);
        vcdp->declBit(c+30738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_2_io_x_ae_ptw", false,-1);
    }
}

void VTestHarness::traceInitThis__1217(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+30739,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_2_io_x_ae_final", false,-1);
        vcdp->declBit(c+30740,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_2_io_x_gf", false,-1);
        vcdp->declBit(c+30741,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_2_io_x_sw", false,-1);
        vcdp->declBit(c+30742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_2_io_x_sx", false,-1);
        vcdp->declBit(c+30743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_2_io_x_sr", false,-1);
        vcdp->declBit(c+30744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_2_io_x_pw", false,-1);
        vcdp->declBit(c+30745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_2_io_x_px", false,-1);
        vcdp->declBit(c+30746,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_2_io_x_pr", false,-1);
        vcdp->declBit(c+30747,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_2_io_x_ppp", false,-1);
        vcdp->declBit(c+30748,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_2_io_x_pal", false,-1);
        vcdp->declBit(c+30749,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_2_io_x_paa", false,-1);
        vcdp->declBit(c+30750,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_2_io_x_eff", false,-1);
        vcdp->declBit(c+30751,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_2_io_x_c", false,-1);
        vcdp->declBus(c+30736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_2_io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+30737,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_2_io_y_u", false,-1);
        vcdp->declBit(c+30738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_2_io_y_ae_ptw", false,-1);
        vcdp->declBit(c+30739,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_2_io_y_ae_final", false,-1);
        vcdp->declBit(c+30740,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_2_io_y_gf", false,-1);
        vcdp->declBit(c+30741,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_2_io_y_sw", false,-1);
        vcdp->declBit(c+30742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_2_io_y_sx", false,-1);
        vcdp->declBit(c+30743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_2_io_y_sr", false,-1);
        vcdp->declBit(c+30744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_2_io_y_pw", false,-1);
        vcdp->declBit(c+30745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_2_io_y_px", false,-1);
        vcdp->declBit(c+30746,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_2_io_y_pr", false,-1);
        vcdp->declBit(c+30747,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_2_io_y_ppp", false,-1);
        vcdp->declBit(c+30748,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_2_io_y_pal", false,-1);
        vcdp->declBit(c+30749,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_2_io_y_paa", false,-1);
        vcdp->declBit(c+30750,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_2_io_y_eff", false,-1);
        vcdp->declBit(c+30751,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_2_io_y_c", false,-1);
        vcdp->declBus(c+30752,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_3_io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+30753,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_3_io_x_u", false,-1);
        vcdp->declBit(c+30754,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_3_io_x_ae_ptw", false,-1);
        vcdp->declBit(c+30755,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_3_io_x_ae_final", false,-1);
        vcdp->declBit(c+30756,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_3_io_x_gf", false,-1);
        vcdp->declBit(c+30757,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_3_io_x_sw", false,-1);
        vcdp->declBit(c+30758,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_3_io_x_sx", false,-1);
        vcdp->declBit(c+30759,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_3_io_x_sr", false,-1);
        vcdp->declBit(c+30760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_3_io_x_pw", false,-1);
        vcdp->declBit(c+30761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_3_io_x_px", false,-1);
        vcdp->declBit(c+30762,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_3_io_x_pr", false,-1);
        vcdp->declBit(c+30763,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_3_io_x_ppp", false,-1);
        vcdp->declBit(c+30764,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_3_io_x_pal", false,-1);
        vcdp->declBit(c+30765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_3_io_x_paa", false,-1);
        vcdp->declBit(c+30766,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_3_io_x_eff", false,-1);
        vcdp->declBit(c+30767,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_3_io_x_c", false,-1);
        vcdp->declBus(c+30752,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_3_io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+30753,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_3_io_y_u", false,-1);
        vcdp->declBit(c+30754,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_3_io_y_ae_ptw", false,-1);
        vcdp->declBit(c+30755,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_3_io_y_ae_final", false,-1);
        vcdp->declBit(c+30756,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_3_io_y_gf", false,-1);
        vcdp->declBit(c+30757,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_3_io_y_sw", false,-1);
        vcdp->declBit(c+30758,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_3_io_y_sx", false,-1);
        vcdp->declBit(c+30759,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_3_io_y_sr", false,-1);
        vcdp->declBit(c+30760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_3_io_y_pw", false,-1);
        vcdp->declBit(c+30761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_3_io_y_px", false,-1);
        vcdp->declBit(c+30762,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_3_io_y_pr", false,-1);
        vcdp->declBit(c+30763,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_3_io_y_ppp", false,-1);
        vcdp->declBit(c+30764,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_3_io_y_pal", false,-1);
        vcdp->declBit(c+30765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_3_io_y_paa", false,-1);
        vcdp->declBit(c+30766,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_3_io_y_eff", false,-1);
        vcdp->declBit(c+30767,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_3_io_y_c", false,-1);
        vcdp->declBus(c+30768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_4_io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+30769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_4_io_x_u", false,-1);
        vcdp->declBit(c+30770,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_4_io_x_ae_ptw", false,-1);
        vcdp->declBit(c+30771,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_4_io_x_ae_final", false,-1);
        vcdp->declBit(c+30772,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_4_io_x_gf", false,-1);
        vcdp->declBit(c+30773,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_4_io_x_sw", false,-1);
        vcdp->declBit(c+30774,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_4_io_x_sx", false,-1);
        vcdp->declBit(c+30775,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_4_io_x_sr", false,-1);
        vcdp->declBit(c+30776,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_4_io_x_pw", false,-1);
        vcdp->declBit(c+30777,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_4_io_x_px", false,-1);
        vcdp->declBit(c+30778,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_4_io_x_pr", false,-1);
        vcdp->declBit(c+30779,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_4_io_x_ppp", false,-1);
        vcdp->declBit(c+30780,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_4_io_x_pal", false,-1);
        vcdp->declBit(c+30781,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_4_io_x_paa", false,-1);
        vcdp->declBit(c+30782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_4_io_x_eff", false,-1);
        vcdp->declBit(c+30783,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_4_io_x_c", false,-1);
        vcdp->declBus(c+30768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_4_io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+30769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_4_io_y_u", false,-1);
        vcdp->declBit(c+30770,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_4_io_y_ae_ptw", false,-1);
        vcdp->declBit(c+30771,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_4_io_y_ae_final", false,-1);
        vcdp->declBit(c+30772,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_4_io_y_gf", false,-1);
        vcdp->declBit(c+30773,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_4_io_y_sw", false,-1);
        vcdp->declBit(c+30774,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_4_io_y_sx", false,-1);
        vcdp->declBit(c+30775,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_4_io_y_sr", false,-1);
        vcdp->declBit(c+30776,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_4_io_y_pw", false,-1);
        vcdp->declBit(c+30777,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_4_io_y_px", false,-1);
        vcdp->declBit(c+30778,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_4_io_y_pr", false,-1);
        vcdp->declBit(c+30779,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_4_io_y_ppp", false,-1);
        vcdp->declBit(c+30780,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_4_io_y_pal", false,-1);
        vcdp->declBit(c+30781,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_4_io_y_paa", false,-1);
        vcdp->declBit(c+30782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_4_io_y_eff", false,-1);
        vcdp->declBit(c+30783,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_4_io_y_c", false,-1);
        vcdp->declBus(c+30784,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_5_io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+30785,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_5_io_x_u", false,-1);
        vcdp->declBit(c+30786,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_5_io_x_ae_ptw", false,-1);
        vcdp->declBit(c+30787,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_5_io_x_ae_final", false,-1);
        vcdp->declBit(c+30788,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_5_io_x_gf", false,-1);
        vcdp->declBit(c+30789,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_5_io_x_sw", false,-1);
        vcdp->declBit(c+30790,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_5_io_x_sx", false,-1);
        vcdp->declBit(c+30791,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_5_io_x_sr", false,-1);
    }
}

void VTestHarness::traceInitThis__1218(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+30792,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_5_io_x_pw", false,-1);
        vcdp->declBit(c+30793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_5_io_x_px", false,-1);
        vcdp->declBit(c+30794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_5_io_x_pr", false,-1);
        vcdp->declBit(c+30795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_5_io_x_ppp", false,-1);
        vcdp->declBit(c+30796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_5_io_x_pal", false,-1);
        vcdp->declBit(c+30797,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_5_io_x_paa", false,-1);
        vcdp->declBit(c+30798,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_5_io_x_eff", false,-1);
        vcdp->declBit(c+30799,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_5_io_x_c", false,-1);
        vcdp->declBus(c+30784,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_5_io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+30785,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_5_io_y_u", false,-1);
        vcdp->declBit(c+30786,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_5_io_y_ae_ptw", false,-1);
        vcdp->declBit(c+30787,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_5_io_y_ae_final", false,-1);
        vcdp->declBit(c+30788,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_5_io_y_gf", false,-1);
        vcdp->declBit(c+30789,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_5_io_y_sw", false,-1);
        vcdp->declBit(c+30790,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_5_io_y_sx", false,-1);
        vcdp->declBit(c+30791,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_5_io_y_sr", false,-1);
        vcdp->declBit(c+30792,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_5_io_y_pw", false,-1);
        vcdp->declBit(c+30793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_5_io_y_px", false,-1);
        vcdp->declBit(c+30794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_5_io_y_pr", false,-1);
        vcdp->declBit(c+30795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_5_io_y_ppp", false,-1);
        vcdp->declBit(c+30796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_5_io_y_pal", false,-1);
        vcdp->declBit(c+30797,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_5_io_y_paa", false,-1);
        vcdp->declBit(c+30798,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_5_io_y_eff", false,-1);
        vcdp->declBit(c+30799,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_5_io_y_c", false,-1);
        vcdp->declBus(c+30800,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_6_io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+30801,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_6_io_x_u", false,-1);
        vcdp->declBit(c+30802,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_6_io_x_ae_ptw", false,-1);
        vcdp->declBit(c+30803,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_6_io_x_ae_final", false,-1);
        vcdp->declBit(c+30804,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_6_io_x_gf", false,-1);
        vcdp->declBit(c+30805,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_6_io_x_sw", false,-1);
        vcdp->declBit(c+30806,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_6_io_x_sx", false,-1);
        vcdp->declBit(c+30807,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_6_io_x_sr", false,-1);
        vcdp->declBit(c+30808,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_6_io_x_pw", false,-1);
        vcdp->declBit(c+30809,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_6_io_x_px", false,-1);
        vcdp->declBit(c+30810,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_6_io_x_pr", false,-1);
        vcdp->declBit(c+30811,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_6_io_x_ppp", false,-1);
        vcdp->declBit(c+30812,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_6_io_x_pal", false,-1);
        vcdp->declBit(c+30813,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_6_io_x_paa", false,-1);
        vcdp->declBit(c+30814,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_6_io_x_eff", false,-1);
        vcdp->declBit(c+30815,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_6_io_x_c", false,-1);
        vcdp->declBus(c+30800,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_6_io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+30801,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_6_io_y_u", false,-1);
        vcdp->declBit(c+30802,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_6_io_y_ae_ptw", false,-1);
        vcdp->declBit(c+30803,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_6_io_y_ae_final", false,-1);
        vcdp->declBit(c+30804,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_6_io_y_gf", false,-1);
        vcdp->declBit(c+30805,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_6_io_y_sw", false,-1);
        vcdp->declBit(c+30806,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_6_io_y_sx", false,-1);
        vcdp->declBit(c+30807,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_6_io_y_sr", false,-1);
        vcdp->declBit(c+30808,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_6_io_y_pw", false,-1);
        vcdp->declBit(c+30809,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_6_io_y_px", false,-1);
        vcdp->declBit(c+30810,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_6_io_y_pr", false,-1);
        vcdp->declBit(c+30811,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_6_io_y_ppp", false,-1);
        vcdp->declBit(c+30812,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_6_io_y_pal", false,-1);
        vcdp->declBit(c+30813,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_6_io_y_paa", false,-1);
        vcdp->declBit(c+30814,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_6_io_y_eff", false,-1);
        vcdp->declBit(c+30815,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_6_io_y_c", false,-1);
        vcdp->declBus(c+30816,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_7_io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+30817,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_7_io_x_u", false,-1);
        vcdp->declBit(c+30818,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_7_io_x_ae_ptw", false,-1);
        vcdp->declBit(c+30819,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_7_io_x_ae_final", false,-1);
        vcdp->declBit(c+30820,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_7_io_x_gf", false,-1);
        vcdp->declBit(c+30821,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_7_io_x_sw", false,-1);
        vcdp->declBit(c+30822,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_7_io_x_sx", false,-1);
        vcdp->declBit(c+30823,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_7_io_x_sr", false,-1);
        vcdp->declBit(c+30824,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_7_io_x_pw", false,-1);
        vcdp->declBit(c+30825,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_7_io_x_px", false,-1);
        vcdp->declBit(c+30826,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_7_io_x_pr", false,-1);
        vcdp->declBit(c+30827,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_7_io_x_ppp", false,-1);
        vcdp->declBit(c+30828,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_7_io_x_pal", false,-1);
        vcdp->declBit(c+30829,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_7_io_x_paa", false,-1);
        vcdp->declBit(c+30830,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_7_io_x_eff", false,-1);
        vcdp->declBit(c+30831,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_7_io_x_c", false,-1);
        vcdp->declBus(c+30816,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_7_io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+30817,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_7_io_y_u", false,-1);
        vcdp->declBit(c+30818,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_7_io_y_ae_ptw", false,-1);
        vcdp->declBit(c+30819,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_7_io_y_ae_final", false,-1);
        vcdp->declBit(c+30820,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_7_io_y_gf", false,-1);
        vcdp->declBit(c+30821,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_7_io_y_sw", false,-1);
        vcdp->declBit(c+30822,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_7_io_y_sx", false,-1);
        vcdp->declBit(c+30823,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_7_io_y_sr", false,-1);
        vcdp->declBit(c+30824,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_7_io_y_pw", false,-1);
        vcdp->declBit(c+30825,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_7_io_y_px", false,-1);
        vcdp->declBit(c+30826,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_7_io_y_pr", false,-1);
        vcdp->declBit(c+30827,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_7_io_y_ppp", false,-1);
        vcdp->declBit(c+30828,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_7_io_y_pal", false,-1);
        vcdp->declBit(c+30829,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_7_io_y_paa", false,-1);
        vcdp->declBit(c+30830,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_7_io_y_eff", false,-1);
        vcdp->declBit(c+30831,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_7_io_y_c", false,-1);
        vcdp->declBus(c+63540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_8_io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+63541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_8_io_x_u", false,-1);
        vcdp->declBit(c+63542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_8_io_x_ae_ptw", false,-1);
        vcdp->declBit(c+63543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_8_io_x_ae_final", false,-1);
        vcdp->declBit(c+63544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_8_io_x_gf", false,-1);
        vcdp->declBit(c+63545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_8_io_x_sw", false,-1);
        vcdp->declBit(c+63546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_8_io_x_sx", false,-1);
        vcdp->declBit(c+63547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_8_io_x_sr", false,-1);
        vcdp->declBit(c+63548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_8_io_x_pw", false,-1);
        vcdp->declBit(c+63549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_8_io_x_px", false,-1);
        vcdp->declBit(c+63550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_8_io_x_pr", false,-1);
        vcdp->declBit(c+63551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_8_io_x_ppp", false,-1);
        vcdp->declBit(c+63552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_8_io_x_pal", false,-1);
    }
}

void VTestHarness::traceInitThis__1219(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+63553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_8_io_x_paa", false,-1);
        vcdp->declBit(c+63554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_8_io_x_eff", false,-1);
        vcdp->declBit(c+63555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_8_io_x_c", false,-1);
        vcdp->declBus(c+63540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_8_io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+63541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_8_io_y_u", false,-1);
        vcdp->declBit(c+63542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_8_io_y_ae_ptw", false,-1);
        vcdp->declBit(c+63543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_8_io_y_ae_final", false,-1);
        vcdp->declBit(c+63544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_8_io_y_gf", false,-1);
        vcdp->declBit(c+63545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_8_io_y_sw", false,-1);
        vcdp->declBit(c+63546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_8_io_y_sx", false,-1);
        vcdp->declBit(c+63547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_8_io_y_sr", false,-1);
        vcdp->declBit(c+63548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_8_io_y_pw", false,-1);
        vcdp->declBit(c+63549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_8_io_y_px", false,-1);
        vcdp->declBit(c+63550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_8_io_y_pr", false,-1);
        vcdp->declBit(c+63551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_8_io_y_ppp", false,-1);
        vcdp->declBit(c+63552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_8_io_y_pal", false,-1);
        vcdp->declBit(c+63553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_8_io_y_paa", false,-1);
        vcdp->declBit(c+63554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_8_io_y_eff", false,-1);
        vcdp->declBit(c+63555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_8_io_y_c", false,-1);
        vcdp->declBus(c+63556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_9_io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+63557,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_9_io_x_u", false,-1);
        vcdp->declBit(c+63558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_9_io_x_ae_ptw", false,-1);
        vcdp->declBit(c+63559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_9_io_x_ae_final", false,-1);
        vcdp->declBit(c+63560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_9_io_x_gf", false,-1);
        vcdp->declBit(c+63561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_9_io_x_sw", false,-1);
        vcdp->declBit(c+63562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_9_io_x_sx", false,-1);
        vcdp->declBit(c+63563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_9_io_x_sr", false,-1);
        vcdp->declBit(c+63564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_9_io_x_pw", false,-1);
        vcdp->declBit(c+63565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_9_io_x_px", false,-1);
        vcdp->declBit(c+63566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_9_io_x_pr", false,-1);
        vcdp->declBit(c+63567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_9_io_x_ppp", false,-1);
        vcdp->declBit(c+63568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_9_io_x_pal", false,-1);
        vcdp->declBit(c+63569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_9_io_x_paa", false,-1);
        vcdp->declBit(c+63570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_9_io_x_eff", false,-1);
        vcdp->declBit(c+63571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_9_io_x_c", false,-1);
        vcdp->declBus(c+63556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_9_io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+63557,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_9_io_y_u", false,-1);
        vcdp->declBit(c+63558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_9_io_y_ae_ptw", false,-1);
        vcdp->declBit(c+63559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_9_io_y_ae_final", false,-1);
        vcdp->declBit(c+63560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_9_io_y_gf", false,-1);
        vcdp->declBit(c+63561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_9_io_y_sw", false,-1);
        vcdp->declBit(c+63562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_9_io_y_sx", false,-1);
        vcdp->declBit(c+63563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_9_io_y_sr", false,-1);
        vcdp->declBit(c+63564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_9_io_y_pw", false,-1);
        vcdp->declBit(c+63565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_9_io_y_px", false,-1);
        vcdp->declBit(c+63566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_9_io_y_pr", false,-1);
        vcdp->declBit(c+63567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_9_io_y_ppp", false,-1);
        vcdp->declBit(c+63568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_9_io_y_pal", false,-1);
        vcdp->declBit(c+63569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_9_io_y_paa", false,-1);
        vcdp->declBit(c+63570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_9_io_y_eff", false,-1);
        vcdp->declBit(c+63571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_9_io_y_c", false,-1);
        vcdp->declBus(c+63572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_10_io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+63573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_10_io_x_u", false,-1);
        vcdp->declBit(c+63574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_10_io_x_ae_ptw", false,-1);
        vcdp->declBit(c+63575,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_10_io_x_ae_final", false,-1);
        vcdp->declBit(c+63576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_10_io_x_gf", false,-1);
        vcdp->declBit(c+63577,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_10_io_x_sw", false,-1);
        vcdp->declBit(c+63578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_10_io_x_sx", false,-1);
        vcdp->declBit(c+63579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_10_io_x_sr", false,-1);
        vcdp->declBit(c+63580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_10_io_x_pw", false,-1);
        vcdp->declBit(c+63581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_10_io_x_px", false,-1);
        vcdp->declBit(c+63582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_10_io_x_pr", false,-1);
        vcdp->declBit(c+63583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_10_io_x_ppp", false,-1);
        vcdp->declBit(c+63584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_10_io_x_pal", false,-1);
        vcdp->declBit(c+63585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_10_io_x_paa", false,-1);
        vcdp->declBit(c+63586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_10_io_x_eff", false,-1);
        vcdp->declBit(c+63587,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_10_io_x_c", false,-1);
        vcdp->declBus(c+63572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_10_io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+63573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_10_io_y_u", false,-1);
        vcdp->declBit(c+63574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_10_io_y_ae_ptw", false,-1);
        vcdp->declBit(c+63575,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_10_io_y_ae_final", false,-1);
        vcdp->declBit(c+63576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_10_io_y_gf", false,-1);
        vcdp->declBit(c+63577,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_10_io_y_sw", false,-1);
        vcdp->declBit(c+63578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_10_io_y_sx", false,-1);
        vcdp->declBit(c+63579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_10_io_y_sr", false,-1);
        vcdp->declBit(c+63580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_10_io_y_pw", false,-1);
        vcdp->declBit(c+63581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_10_io_y_px", false,-1);
        vcdp->declBit(c+63582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_10_io_y_pr", false,-1);
        vcdp->declBit(c+63583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_10_io_y_ppp", false,-1);
        vcdp->declBit(c+63584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_10_io_y_pal", false,-1);
        vcdp->declBit(c+63585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_10_io_y_paa", false,-1);
        vcdp->declBit(c+63586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_10_io_y_eff", false,-1);
        vcdp->declBit(c+63587,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_10_io_y_c", false,-1);
        vcdp->declBus(c+63588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_11_io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+63589,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_11_io_x_u", false,-1);
        vcdp->declBit(c+63590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_11_io_x_ae_ptw", false,-1);
        vcdp->declBit(c+63591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_11_io_x_ae_final", false,-1);
        vcdp->declBit(c+63592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_11_io_x_gf", false,-1);
        vcdp->declBit(c+63593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_11_io_x_sw", false,-1);
        vcdp->declBit(c+63594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_11_io_x_sx", false,-1);
        vcdp->declBit(c+63595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_11_io_x_sr", false,-1);
        vcdp->declBit(c+63596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_11_io_x_pw", false,-1);
        vcdp->declBit(c+63597,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_11_io_x_px", false,-1);
        vcdp->declBit(c+63598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_11_io_x_pr", false,-1);
        vcdp->declBit(c+63599,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_11_io_x_ppp", false,-1);
        vcdp->declBit(c+63600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_11_io_x_pal", false,-1);
        vcdp->declBit(c+63601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_11_io_x_paa", false,-1);
        vcdp->declBit(c+63602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_11_io_x_eff", false,-1);
        vcdp->declBit(c+63603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_11_io_x_c", false,-1);
        vcdp->declBus(c+63588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_11_io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+63589,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_11_io_y_u", false,-1);
    }
}

void VTestHarness::traceInitThis__1220(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+63590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_11_io_y_ae_ptw", false,-1);
        vcdp->declBit(c+63591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_11_io_y_ae_final", false,-1);
        vcdp->declBit(c+63592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_11_io_y_gf", false,-1);
        vcdp->declBit(c+63593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_11_io_y_sw", false,-1);
        vcdp->declBit(c+63594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_11_io_y_sx", false,-1);
        vcdp->declBit(c+63595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_11_io_y_sr", false,-1);
        vcdp->declBit(c+63596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_11_io_y_pw", false,-1);
        vcdp->declBit(c+63597,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_11_io_y_px", false,-1);
        vcdp->declBit(c+63598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_11_io_y_pr", false,-1);
        vcdp->declBit(c+63599,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_11_io_y_ppp", false,-1);
        vcdp->declBit(c+63600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_11_io_y_pal", false,-1);
        vcdp->declBit(c+63601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_11_io_y_paa", false,-1);
        vcdp->declBit(c+63602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_11_io_y_eff", false,-1);
        vcdp->declBit(c+63603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_11_io_y_c", false,-1);
        vcdp->declBus(c+63524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_12_io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+63525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_12_io_x_u", false,-1);
        vcdp->declBit(c+63526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_12_io_x_ae_ptw", false,-1);
        vcdp->declBit(c+63527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_12_io_x_ae_final", false,-1);
        vcdp->declBit(c+63528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_12_io_x_gf", false,-1);
        vcdp->declBit(c+63529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_12_io_x_sw", false,-1);
        vcdp->declBit(c+63530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_12_io_x_sx", false,-1);
        vcdp->declBit(c+63531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_12_io_x_sr", false,-1);
        vcdp->declBit(c+63532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_12_io_x_pw", false,-1);
        vcdp->declBit(c+63533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_12_io_x_px", false,-1);
        vcdp->declBit(c+63534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_12_io_x_pr", false,-1);
        vcdp->declBit(c+63535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_12_io_x_ppp", false,-1);
        vcdp->declBit(c+63536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_12_io_x_pal", false,-1);
        vcdp->declBit(c+63537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_12_io_x_paa", false,-1);
        vcdp->declBit(c+63538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_12_io_x_eff", false,-1);
        vcdp->declBit(c+63539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_12_io_x_c", false,-1);
        vcdp->declBus(c+63524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_12_io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+63525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_12_io_y_u", false,-1);
        vcdp->declBit(c+63526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_12_io_y_ae_ptw", false,-1);
        vcdp->declBit(c+63527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_12_io_y_ae_final", false,-1);
        vcdp->declBit(c+63528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_12_io_y_gf", false,-1);
        vcdp->declBit(c+63529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_12_io_y_sw", false,-1);
        vcdp->declBit(c+63530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_12_io_y_sx", false,-1);
        vcdp->declBit(c+63531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_12_io_y_sr", false,-1);
        vcdp->declBit(c+63532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_12_io_y_pw", false,-1);
        vcdp->declBit(c+63533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_12_io_y_px", false,-1);
        vcdp->declBit(c+63534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_12_io_y_pr", false,-1);
        vcdp->declBit(c+63535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_12_io_y_ppp", false,-1);
        vcdp->declBit(c+63536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_12_io_y_pal", false,-1);
        vcdp->declBit(c+63537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_12_io_y_paa", false,-1);
        vcdp->declBit(c+63538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_12_io_y_eff", false,-1);
        vcdp->declBit(c+63539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_12_io_y_c", false,-1);
        vcdp->declBus(c+63604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb vpn", false,-1, 26,0);
        vcdp->declBus(c+63605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_0_tag", false,-1, 26,0);
        vcdp->declQuad(c+63606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_0_data_0", false,-1, 40,0);
        vcdp->declQuad(c+63608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_0_data_1", false,-1, 40,0);
        vcdp->declQuad(c+63610,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_0_data_2", false,-1, 40,0);
        vcdp->declQuad(c+63612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_0_data_3", false,-1, 40,0);
        vcdp->declBit(c+63614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_0_valid_0", false,-1);
        vcdp->declBit(c+63615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_0_valid_1", false,-1);
        vcdp->declBit(c+63616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_0_valid_2", false,-1);
        vcdp->declBit(c+63617,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_0_valid_3", false,-1);
        vcdp->declBus(c+63618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_1_tag", false,-1, 26,0);
        vcdp->declQuad(c+63619,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_1_data_0", false,-1, 40,0);
        vcdp->declQuad(c+63621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_1_data_1", false,-1, 40,0);
        vcdp->declQuad(c+63623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_1_data_2", false,-1, 40,0);
        vcdp->declQuad(c+63625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_1_data_3", false,-1, 40,0);
        vcdp->declBit(c+63627,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_1_valid_0", false,-1);
        vcdp->declBit(c+63628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_1_valid_1", false,-1);
        vcdp->declBit(c+63629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_1_valid_2", false,-1);
        vcdp->declBit(c+63630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_1_valid_3", false,-1);
        vcdp->declBus(c+63631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_2_tag", false,-1, 26,0);
        vcdp->declQuad(c+63632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_2_data_0", false,-1, 40,0);
        vcdp->declQuad(c+63634,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_2_data_1", false,-1, 40,0);
        vcdp->declQuad(c+63636,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_2_data_2", false,-1, 40,0);
        vcdp->declQuad(c+63638,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_2_data_3", false,-1, 40,0);
        vcdp->declBit(c+63640,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_2_valid_0", false,-1);
        vcdp->declBit(c+63641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_2_valid_1", false,-1);
        vcdp->declBit(c+63642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_2_valid_2", false,-1);
        vcdp->declBit(c+63643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_2_valid_3", false,-1);
        vcdp->declBus(c+63644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_3_tag", false,-1, 26,0);
        vcdp->declQuad(c+63645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_3_data_0", false,-1, 40,0);
        vcdp->declQuad(c+63647,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_3_data_1", false,-1, 40,0);
        vcdp->declQuad(c+63649,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_3_data_2", false,-1, 40,0);
        vcdp->declQuad(c+63651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_3_data_3", false,-1, 40,0);
        vcdp->declBit(c+63653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_3_valid_0", false,-1);
        vcdp->declBit(c+63654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_3_valid_1", false,-1);
        vcdp->declBit(c+63655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_3_valid_2", false,-1);
        vcdp->declBit(c+63656,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_3_valid_3", false,-1);
        vcdp->declBus(c+63657,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_4_tag", false,-1, 26,0);
        vcdp->declQuad(c+63658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_4_data_0", false,-1, 40,0);
        vcdp->declQuad(c+63660,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_4_data_1", false,-1, 40,0);
        vcdp->declQuad(c+63662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_4_data_2", false,-1, 40,0);
        vcdp->declQuad(c+63664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_4_data_3", false,-1, 40,0);
        vcdp->declBit(c+63666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_4_valid_0", false,-1);
        vcdp->declBit(c+63667,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_4_valid_1", false,-1);
        vcdp->declBit(c+63668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_4_valid_2", false,-1);
        vcdp->declBit(c+63669,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_4_valid_3", false,-1);
        vcdp->declBus(c+63670,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_5_tag", false,-1, 26,0);
        vcdp->declQuad(c+63671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_5_data_0", false,-1, 40,0);
        vcdp->declQuad(c+63673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_5_data_1", false,-1, 40,0);
        vcdp->declQuad(c+63675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_5_data_2", false,-1, 40,0);
        vcdp->declQuad(c+63677,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_5_data_3", false,-1, 40,0);
        vcdp->declBit(c+63679,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_5_valid_0", false,-1);
        vcdp->declBit(c+63680,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_5_valid_1", false,-1);
        vcdp->declBit(c+63681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_5_valid_2", false,-1);
        vcdp->declBit(c+63682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_5_valid_3", false,-1);
    }
}

void VTestHarness::traceInitThis__1221(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+63683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_6_tag", false,-1, 26,0);
        vcdp->declQuad(c+63684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_6_data_0", false,-1, 40,0);
        vcdp->declQuad(c+63686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_6_data_1", false,-1, 40,0);
        vcdp->declQuad(c+63688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_6_data_2", false,-1, 40,0);
        vcdp->declQuad(c+63690,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_6_data_3", false,-1, 40,0);
        vcdp->declBit(c+63692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_6_valid_0", false,-1);
        vcdp->declBit(c+63693,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_6_valid_1", false,-1);
        vcdp->declBit(c+63694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_6_valid_2", false,-1);
        vcdp->declBit(c+63695,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_6_valid_3", false,-1);
        vcdp->declBus(c+63696,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_7_tag", false,-1, 26,0);
        vcdp->declQuad(c+63697,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_7_data_0", false,-1, 40,0);
        vcdp->declQuad(c+63699,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_7_data_1", false,-1, 40,0);
        vcdp->declQuad(c+63701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_7_data_2", false,-1, 40,0);
        vcdp->declQuad(c+63703,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_7_data_3", false,-1, 40,0);
        vcdp->declBit(c+63705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_7_valid_0", false,-1);
        vcdp->declBit(c+63706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_7_valid_1", false,-1);
        vcdp->declBit(c+63707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_7_valid_2", false,-1);
        vcdp->declBit(c+63708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sectored_entries_0_7_valid_3", false,-1);
        vcdp->declBus(c+63709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb superpage_entries_0_level", false,-1, 1,0);
        vcdp->declBus(c+63710,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb superpage_entries_0_tag", false,-1, 26,0);
        vcdp->declQuad(c+63711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb superpage_entries_0_data_0", false,-1, 40,0);
        vcdp->declBit(c+63713,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb superpage_entries_0_valid_0", false,-1);
        vcdp->declBus(c+63714,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb superpage_entries_1_level", false,-1, 1,0);
        vcdp->declBus(c+63715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb superpage_entries_1_tag", false,-1, 26,0);
        vcdp->declQuad(c+63716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb superpage_entries_1_data_0", false,-1, 40,0);
        vcdp->declBit(c+63718,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb superpage_entries_1_valid_0", false,-1);
        vcdp->declBus(c+63719,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb superpage_entries_2_level", false,-1, 1,0);
        vcdp->declBus(c+63720,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb superpage_entries_2_tag", false,-1, 26,0);
        vcdp->declQuad(c+63721,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb superpage_entries_2_data_0", false,-1, 40,0);
        vcdp->declBit(c+63723,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb superpage_entries_2_valid_0", false,-1);
        vcdp->declBus(c+63724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb superpage_entries_3_level", false,-1, 1,0);
        vcdp->declBus(c+63725,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb superpage_entries_3_tag", false,-1, 26,0);
        vcdp->declQuad(c+63726,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb superpage_entries_3_data_0", false,-1, 40,0);
        vcdp->declBit(c+63728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb superpage_entries_3_valid_0", false,-1);
        vcdp->declBus(c+63729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb special_entry_level", false,-1, 1,0);
        vcdp->declBus(c+63730,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb special_entry_tag", false,-1, 26,0);
        vcdp->declQuad(c+63731,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb special_entry_data_0", false,-1, 40,0);
        vcdp->declBit(c+63733,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb special_entry_valid_0", false,-1);
        vcdp->declBus(c+63734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb state", false,-1, 1,0);
        vcdp->declBus(c+48570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb r_refill_tag", false,-1, 26,0);
        vcdp->declBus(c+63735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb r_superpage_repl_addr", false,-1, 1,0);
        vcdp->declBus(c+63736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb r_sectored_repl_addr", false,-1, 2,0);
        vcdp->declBit(c+63737,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb r_sectored_hit_valid", false,-1);
        vcdp->declBus(c+63738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb r_sectored_hit_bits", false,-1, 2,0);
        vcdp->declBit(c+48571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb r_need_gpa", false,-1);
        vcdp->declBit(c+63739,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb priv_s", false,-1);
        vcdp->declBit(c+63740,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb priv_uses_vm", false,-1);
        vcdp->declBit(c+49120,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb stage1_en", false,-1);
        vcdp->declBit(c+30832,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb vm_enabled", false,-1);
        vcdp->declBus(c+49121,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb refill_ppn", false,-1, 19,0);
        vcdp->declBit(c+30833,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb invalidate_refill", false,-1);
        vcdp->declBus(c+63741,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb mpu_ppn_res", false,-1, 1,0);
        vcdp->declBit(c+63742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb mpu_ppn_ignore", false,-1);
        vcdp->declBit(c+63743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb mpu_ppn_ignore_1", false,-1);
        vcdp->declBus(c+30834,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb mpu_ppn", false,-1, 27,0);
        vcdp->declQuad(c+30835,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb mpu_physaddr", false,-1, 39,0);
        vcdp->declBus(c+30837,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb mpu_priv", false,-1, 2,0);
        vcdp->declBit(c+30838,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb legal_address", false,-1);
        vcdp->declBit(c+30839,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb cacheable", false,-1);
        vcdp->declBit(c+30840,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb deny_access_to_debug", false,-1);
        vcdp->declBit(c+30841,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb prot_r", false,-1);
        vcdp->declBit(c+30842,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb prot_w", false,-1);
        vcdp->declBit(c+30843,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb prot_x", false,-1);
        vcdp->declBit(c+30844,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb prot_eff", false,-1);
        vcdp->declBit(c+30845,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sector_hits_0", false,-1);
        vcdp->declBit(c+30846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sector_hits_1", false,-1);
        vcdp->declBit(c+30847,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sector_hits_2", false,-1);
        vcdp->declBit(c+30848,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sector_hits_3", false,-1);
        vcdp->declBit(c+30849,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sector_hits_4", false,-1);
        vcdp->declBit(c+30850,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sector_hits_5", false,-1);
        vcdp->declBit(c+30851,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sector_hits_6", false,-1);
        vcdp->declBit(c+30852,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb sector_hits_7", false,-1);
        vcdp->declBit(c+63744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb superpage_hits_tagMatch", false,-1);
        vcdp->declBit(c+63745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb superpage_hits_ignore_1", false,-1);
        vcdp->declBit(c+30853,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb superpage_hits_0", false,-1);
        vcdp->declBit(c+63746,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb superpage_hits_tagMatch_1", false,-1);
        vcdp->declBit(c+63747,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb superpage_hits_ignore_4", false,-1);
        vcdp->declBit(c+30854,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb superpage_hits_1", false,-1);
        vcdp->declBit(c+63748,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb superpage_hits_tagMatch_2", false,-1);
        vcdp->declBit(c+63749,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb superpage_hits_ignore_7", false,-1);
        vcdp->declBit(c+30855,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb superpage_hits_2", false,-1);
        vcdp->declBit(c+63750,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb superpage_hits_tagMatch_3", false,-1);
        vcdp->declBit(c+63751,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb superpage_hits_ignore_10", false,-1);
        vcdp->declBit(c+30856,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb superpage_hits_3", false,-1);
        vcdp->declBus(c+63752,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb hitsVec_idx", false,-1, 1,0);
        vcdp->declBit(c+63753,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb hitsVec_virtualMatch_0", false,-1);
        vcdp->declBit(c+63754,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb hitsVec_virtualMatch_1", false,-1);
        vcdp->declBit(c+63755,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb hitsVec_virtualMatch_2", false,-1);
        vcdp->declBit(c+63756,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb hitsVec_virtualMatch_3", false,-1);
        vcdp->declBit(c+30857,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb hitsVec_0", false,-1);
        vcdp->declBit(c+63757,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb hitsVec_virtualMatch_0_1", false,-1);
        vcdp->declBit(c+63758,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb hitsVec_virtualMatch_1_1", false,-1);
        vcdp->declBit(c+63759,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb hitsVec_virtualMatch_2_1", false,-1);
        vcdp->declBit(c+63760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb hitsVec_virtualMatch_3_1", false,-1);
        vcdp->declBit(c+30858,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb hitsVec_1", false,-1);
        vcdp->declBit(c+63761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb hitsVec_virtualMatch_0_2", false,-1);
        vcdp->declBit(c+63762,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb hitsVec_virtualMatch_1_2", false,-1);
        vcdp->declBit(c+63763,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb hitsVec_virtualMatch_2_2", false,-1);
        vcdp->declBit(c+63764,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb hitsVec_virtualMatch_3_2", false,-1);
        vcdp->declBit(c+30859,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb hitsVec_2", false,-1);
        vcdp->declBit(c+63765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb hitsVec_virtualMatch_0_3", false,-1);
    }
}

void VTestHarness::traceInitThis__1222(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+63766,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb hitsVec_virtualMatch_1_3", false,-1);
        vcdp->declBit(c+63767,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb hitsVec_virtualMatch_2_3", false,-1);
        vcdp->declBit(c+63768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb hitsVec_virtualMatch_3_3", false,-1);
        vcdp->declBit(c+30860,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb hitsVec_3", false,-1);
        vcdp->declBit(c+63769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb hitsVec_virtualMatch_0_4", false,-1);
        vcdp->declBit(c+63770,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb hitsVec_virtualMatch_1_4", false,-1);
        vcdp->declBit(c+63771,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb hitsVec_virtualMatch_2_4", false,-1);
        vcdp->declBit(c+63772,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb hitsVec_virtualMatch_3_4", false,-1);
        vcdp->declBit(c+30861,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb hitsVec_4", false,-1);
        vcdp->declBit(c+63773,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb hitsVec_virtualMatch_0_5", false,-1);
        vcdp->declBit(c+63774,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb hitsVec_virtualMatch_1_5", false,-1);
        vcdp->declBit(c+63775,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb hitsVec_virtualMatch_2_5", false,-1);
        vcdp->declBit(c+63776,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb hitsVec_virtualMatch_3_5", false,-1);
        vcdp->declBit(c+30862,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb hitsVec_5", false,-1);
        vcdp->declBit(c+63777,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb hitsVec_virtualMatch_0_6", false,-1);
        vcdp->declBit(c+63778,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb hitsVec_virtualMatch_1_6", false,-1);
        vcdp->declBit(c+63779,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb hitsVec_virtualMatch_2_6", false,-1);
        vcdp->declBit(c+63780,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb hitsVec_virtualMatch_3_6", false,-1);
        vcdp->declBit(c+30863,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb hitsVec_6", false,-1);
        vcdp->declBit(c+63781,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb hitsVec_virtualMatch_0_7", false,-1);
        vcdp->declBit(c+63782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb hitsVec_virtualMatch_1_7", false,-1);
        vcdp->declBit(c+63783,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb hitsVec_virtualMatch_2_7", false,-1);
        vcdp->declBit(c+63784,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb hitsVec_virtualMatch_3_7", false,-1);
        vcdp->declBit(c+30864,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb hitsVec_7", false,-1);
        vcdp->declBit(c+30865,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb hitsVec_8", false,-1);
        vcdp->declBit(c+30866,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb hitsVec_9", false,-1);
        vcdp->declBit(c+30867,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb hitsVec_10", false,-1);
        vcdp->declBit(c+30868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb hitsVec_11", false,-1);
        vcdp->declBit(c+63785,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb hitsVec_tagMatch_4", false,-1);
        vcdp->declBit(c+30869,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb hitsVec_12", false,-1);
        vcdp->declBus(c+30870,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb real_hits_lo", false,-1, 5,0);
        vcdp->declBus(c+30871,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb real_hits", false,-1, 12,0);
        vcdp->declBus(c+30872,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb hits", false,-1, 13,0);
        vcdp->declBit(c+49167,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb newEntry_g", false,-1);
        vcdp->declBit(c+30873,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb newEntry_sr", false,-1);
        vcdp->declBit(c+30874,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb newEntry_sw", false,-1);
        vcdp->declBit(c+30875,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb newEntry_sx", false,-1);
        vcdp->declBus(c+30876,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb special_entry_data_0_lo", false,-1, 10,0);
        vcdp->declBus(c+30877,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb special_entry_data_0_hi_lo", false,-1, 4,0);
        vcdp->declBus(c+30878,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb waddr_1", false,-1, 2,0);
        vcdp->declBus(c+63786,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb idx", false,-1, 1,0);
        vcdp->declBus(c+63787,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb ppn_res", false,-1, 1,0);
        vcdp->declBus(c+63788,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb ppn_res_1", false,-1, 1,0);
        vcdp->declBus(c+63789,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb ppn_res_2", false,-1, 1,0);
        vcdp->declBus(c+63790,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb ppn_res_3", false,-1, 1,0);
        vcdp->declBus(c+63741,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb ppn_res_4", false,-1, 1,0);
        vcdp->declBus(c+30879,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb ppn", false,-1, 19,0);
        vcdp->declBus(c+30880,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb ptw_ae_array_lo", false,-1, 5,0);
        vcdp->declBus(c+30881,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb ptw_ae_array", false,-1, 13,0);
        vcdp->declBus(c+30882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb final_ae_array_lo", false,-1, 5,0);
        vcdp->declBus(c+30883,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb final_ae_array", false,-1, 13,0);
        vcdp->declBus(c+30884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb ptw_gf_array_lo", false,-1, 5,0);
        vcdp->declBus(c+30885,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb ptw_gf_array", false,-1, 13,0);
        vcdp->declBus(c+30886,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb priv_rw_ok_lo", false,-1, 5,0);
        vcdp->declBus(c+30887,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb priv_x_ok", false,-1, 12,0);
        vcdp->declBus(c+30888,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb r_array_lo_1", false,-1, 5,0);
        vcdp->declBus(c+30889,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb x_array", false,-1, 13,0);
        vcdp->declBus(c+30890,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb px_array_lo", false,-1, 5,0);
        vcdp->declBus(c+30891,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb px_array", false,-1, 13,0);
        vcdp->declBus(c+30892,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb c_array_lo", false,-1, 5,0);
        vcdp->declBus(c+30893,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb c_array", false,-1, 13,0);
        vcdp->declQuad(c+63791,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb bad_va_maskedVAddr", false,-1, 39,0);
        vcdp->declBit(c+30894,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb bad_va", false,-1);
        vcdp->declBus(c+30895,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pf_inst_array", false,-1, 13,0);
        vcdp->declBit(c+30896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb tlb_hit_if_not_gpa_miss", false,-1);
        vcdp->declBit(c+30897,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb tlb_miss", false,-1);
        vcdp->declBus(c+63793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb state_vec_0", false,-1, 6,0);
        vcdp->declBus(c+63794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb state_reg_1", false,-1, 2,0);
        vcdp->declBus(c+30898,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb hi_1", false,-1, 3,0);
        vcdp->declBus(c+30899,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb lo_1", false,-1, 3,0);
        vcdp->declBus(c+30900,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb hi_2", false,-1, 1,0);
        vcdp->declBus(c+30901,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb lo_2", false,-1, 1,0);
        vcdp->declBus(c+30902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb state_vec_0_touch_way_sized", false,-1, 2,0);
        vcdp->declBit(c+30903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb state_vec_0_set_left_older", false,-1);
        vcdp->declBus(c+63795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb state_vec_0_left_subtree_state", false,-1, 2,0);
        vcdp->declBus(c+63796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb state_vec_0_right_subtree_state", false,-1, 2,0);
        vcdp->declBit(c+30904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb state_vec_0_set_left_older_1", false,-1);
        vcdp->declBit(c+63797,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb state_vec_0_left_subtree_state_1", false,-1);
        vcdp->declBit(c+63798,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb state_vec_0_right_subtree_state_1", false,-1);
        vcdp->declBit(c+63799,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb state_vec_0_left_subtree_state_2", false,-1);
        vcdp->declBit(c+63800,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb state_vec_0_right_subtree_state_2", false,-1);
        vcdp->declBus(c+30905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb hi_4", false,-1, 1,0);
        vcdp->declBus(c+30906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb lo_4", false,-1, 1,0);
        vcdp->declBus(c+30907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb state_reg_touch_way_sized", false,-1, 1,0);
        vcdp->declBit(c+30908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb state_reg_set_left_older", false,-1);
        vcdp->declBit(c+63801,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb state_reg_left_subtree_state", false,-1);
        vcdp->declBit(c+63802,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb state_reg_right_subtree_state", false,-1);
        vcdp->declBit(c+30909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb multipleHits_leftOne", false,-1);
        vcdp->declBit(c+30910,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb multipleHits_leftOne_1", false,-1);
        vcdp->declBit(c+30911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb multipleHits_rightOne", false,-1);
        vcdp->declBit(c+30912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb multipleHits_rightOne_1", false,-1);
        vcdp->declBit(c+30913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb multipleHits_rightTwo", false,-1);
        vcdp->declBit(c+30914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb multipleHits_leftOne_2", false,-1);
        vcdp->declBit(c+30915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb multipleHits_leftTwo", false,-1);
        vcdp->declBit(c+30916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb multipleHits_leftOne_3", false,-1);
        vcdp->declBit(c+30917,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb multipleHits_leftOne_4", false,-1);
        vcdp->declBit(c+30918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb multipleHits_rightOne_2", false,-1);
        vcdp->declBit(c+30919,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb multipleHits_rightOne_3", false,-1);
        vcdp->declBit(c+30920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb multipleHits_rightTwo_1", false,-1);
        vcdp->declBit(c+30921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb multipleHits_rightOne_4", false,-1);
        vcdp->declBit(c+30922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb multipleHits_rightTwo_2", false,-1);
    }
}

void VTestHarness::traceInitThis__1223(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+30923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb multipleHits_leftOne_5", false,-1);
        vcdp->declBit(c+30924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb multipleHits_leftTwo_1", false,-1);
        vcdp->declBit(c+30925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb multipleHits_leftOne_6", false,-1);
        vcdp->declBit(c+30926,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb multipleHits_leftOne_7", false,-1);
        vcdp->declBit(c+30927,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb multipleHits_rightOne_5", false,-1);
        vcdp->declBit(c+30928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb multipleHits_rightOne_6", false,-1);
        vcdp->declBit(c+30929,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb multipleHits_rightTwo_3", false,-1);
        vcdp->declBit(c+30930,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb multipleHits_leftOne_8", false,-1);
        vcdp->declBit(c+30931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb multipleHits_leftTwo_2", false,-1);
        vcdp->declBit(c+30932,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb multipleHits_leftOne_9", false,-1);
        vcdp->declBit(c+30933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb multipleHits_rightOne_7", false,-1);
        vcdp->declBit(c+30934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb multipleHits_leftOne_10", false,-1);
        vcdp->declBit(c+30935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb multipleHits_leftTwo_3", false,-1);
        vcdp->declBit(c+30936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb multipleHits_leftOne_11", false,-1);
        vcdp->declBit(c+30937,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb multipleHits_rightOne_8", false,-1);
        vcdp->declBit(c+30938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb multipleHits_rightOne_9", false,-1);
        vcdp->declBit(c+30939,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb multipleHits_rightTwo_4", false,-1);
        vcdp->declBit(c+30940,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb multipleHits_rightOne_10", false,-1);
        vcdp->declBit(c+30941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb multipleHits_rightTwo_5", false,-1);
        vcdp->declBit(c+30942,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb multipleHits_rightOne_11", false,-1);
        vcdp->declBit(c+30943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb multipleHits_rightTwo_6", false,-1);
        vcdp->declBit(c+30944,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb multipleHits", false,-1);
        vcdp->declBit(c+63803,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb r_superpage_repl_addr_left_subtree_older", false,-1);
        vcdp->declBus(c+30945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb r_superpage_repl_addr_valids", false,-1, 3,0);
        vcdp->declBit(c+63804,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb r_sectored_repl_addr_left_subtree_older", false,-1);
        vcdp->declBit(c+63805,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb r_sectored_repl_addr_left_subtree_older_1", false,-1);
        vcdp->declBit(c+63806,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb r_sectored_repl_addr_left_subtree_older_2", false,-1);
        vcdp->declBus(c+30946,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb r_sectored_repl_addr_valids", false,-1, 7,0);
        vcdp->declBus(c+63524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb mpu_ppn_barrier io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+63525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb mpu_ppn_barrier io_x_u", false,-1);
        vcdp->declBit(c+63526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb mpu_ppn_barrier io_x_ae_ptw", false,-1);
        vcdp->declBit(c+63527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb mpu_ppn_barrier io_x_ae_final", false,-1);
        vcdp->declBit(c+63528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb mpu_ppn_barrier io_x_gf", false,-1);
        vcdp->declBit(c+63529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb mpu_ppn_barrier io_x_sw", false,-1);
        vcdp->declBit(c+63530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb mpu_ppn_barrier io_x_sx", false,-1);
        vcdp->declBit(c+63531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb mpu_ppn_barrier io_x_sr", false,-1);
        vcdp->declBit(c+63532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb mpu_ppn_barrier io_x_pw", false,-1);
        vcdp->declBit(c+63533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb mpu_ppn_barrier io_x_px", false,-1);
        vcdp->declBit(c+63534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb mpu_ppn_barrier io_x_pr", false,-1);
        vcdp->declBit(c+63535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb mpu_ppn_barrier io_x_ppp", false,-1);
        vcdp->declBit(c+63536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb mpu_ppn_barrier io_x_pal", false,-1);
        vcdp->declBit(c+63537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb mpu_ppn_barrier io_x_paa", false,-1);
        vcdp->declBit(c+63538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb mpu_ppn_barrier io_x_eff", false,-1);
        vcdp->declBit(c+63539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb mpu_ppn_barrier io_x_c", false,-1);
        vcdp->declBus(c+63524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb mpu_ppn_barrier io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+63525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb mpu_ppn_barrier io_y_u", false,-1);
        vcdp->declBit(c+63526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb mpu_ppn_barrier io_y_ae_ptw", false,-1);
        vcdp->declBit(c+63527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb mpu_ppn_barrier io_y_ae_final", false,-1);
        vcdp->declBit(c+63528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb mpu_ppn_barrier io_y_gf", false,-1);
        vcdp->declBit(c+63529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb mpu_ppn_barrier io_y_sw", false,-1);
        vcdp->declBit(c+63530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb mpu_ppn_barrier io_y_sx", false,-1);
        vcdp->declBit(c+63531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb mpu_ppn_barrier io_y_sr", false,-1);
        vcdp->declBit(c+63532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb mpu_ppn_barrier io_y_pw", false,-1);
        vcdp->declBit(c+63533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb mpu_ppn_barrier io_y_px", false,-1);
        vcdp->declBit(c+63534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb mpu_ppn_barrier io_y_pr", false,-1);
        vcdp->declBit(c+63535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb mpu_ppn_barrier io_y_ppp", false,-1);
        vcdp->declBit(c+63536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb mpu_ppn_barrier io_y_pal", false,-1);
        vcdp->declBit(c+63537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb mpu_ppn_barrier io_y_paa", false,-1);
        vcdp->declBit(c+63538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb mpu_ppn_barrier io_y_eff", false,-1);
        vcdp->declBit(c+63539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb mpu_ppn_barrier io_y_c", false,-1);
        vcdp->declBus(c+30699,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp io_prv", false,-1, 1,0);
        vcdp->declBit(c+48452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp io_pmp_0_cfg_l", false,-1);
        vcdp->declBus(c+48453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp io_pmp_0_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp io_pmp_0_cfg_x", false,-1);
        vcdp->declBit(c+48455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp io_pmp_0_cfg_w", false,-1);
        vcdp->declBit(c+48456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp io_pmp_0_cfg_r", false,-1);
        vcdp->declBus(c+48457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp io_pmp_0_addr", false,-1, 29,0);
        vcdp->declBus(c+10526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp io_pmp_0_mask", false,-1, 31,0);
        vcdp->declBit(c+48458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp io_pmp_1_cfg_l", false,-1);
        vcdp->declBus(c+48459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp io_pmp_1_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp io_pmp_1_cfg_x", false,-1);
        vcdp->declBit(c+48461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp io_pmp_1_cfg_w", false,-1);
        vcdp->declBit(c+48462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp io_pmp_1_cfg_r", false,-1);
        vcdp->declBus(c+48463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp io_pmp_1_addr", false,-1, 29,0);
        vcdp->declBus(c+10527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp io_pmp_1_mask", false,-1, 31,0);
        vcdp->declBit(c+48464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp io_pmp_2_cfg_l", false,-1);
        vcdp->declBus(c+48465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp io_pmp_2_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp io_pmp_2_cfg_x", false,-1);
        vcdp->declBit(c+48467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp io_pmp_2_cfg_w", false,-1);
        vcdp->declBit(c+48468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp io_pmp_2_cfg_r", false,-1);
        vcdp->declBus(c+48469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp io_pmp_2_addr", false,-1, 29,0);
        vcdp->declBus(c+10528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp io_pmp_2_mask", false,-1, 31,0);
        vcdp->declBit(c+48470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp io_pmp_3_cfg_l", false,-1);
        vcdp->declBus(c+48471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp io_pmp_3_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp io_pmp_3_cfg_x", false,-1);
        vcdp->declBit(c+48473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp io_pmp_3_cfg_w", false,-1);
        vcdp->declBit(c+48474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp io_pmp_3_cfg_r", false,-1);
        vcdp->declBus(c+48475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp io_pmp_3_addr", false,-1, 29,0);
        vcdp->declBus(c+10529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp io_pmp_3_mask", false,-1, 31,0);
        vcdp->declBit(c+48476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp io_pmp_4_cfg_l", false,-1);
        vcdp->declBus(c+48477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp io_pmp_4_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp io_pmp_4_cfg_x", false,-1);
        vcdp->declBit(c+48479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp io_pmp_4_cfg_w", false,-1);
        vcdp->declBit(c+48480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp io_pmp_4_cfg_r", false,-1);
        vcdp->declBus(c+48481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp io_pmp_4_addr", false,-1, 29,0);
        vcdp->declBus(c+10530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp io_pmp_4_mask", false,-1, 31,0);
        vcdp->declBit(c+48482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp io_pmp_5_cfg_l", false,-1);
        vcdp->declBus(c+48483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp io_pmp_5_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp io_pmp_5_cfg_x", false,-1);
        vcdp->declBit(c+48485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp io_pmp_5_cfg_w", false,-1);
        vcdp->declBit(c+48486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp io_pmp_5_cfg_r", false,-1);
    }
}

void VTestHarness::traceInitThis__1224(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+48487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp io_pmp_5_addr", false,-1, 29,0);
        vcdp->declBus(c+10531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp io_pmp_5_mask", false,-1, 31,0);
        vcdp->declBit(c+48488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp io_pmp_6_cfg_l", false,-1);
        vcdp->declBus(c+48489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp io_pmp_6_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp io_pmp_6_cfg_x", false,-1);
        vcdp->declBit(c+48491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp io_pmp_6_cfg_w", false,-1);
        vcdp->declBit(c+48492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp io_pmp_6_cfg_r", false,-1);
        vcdp->declBus(c+48493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp io_pmp_6_addr", false,-1, 29,0);
        vcdp->declBus(c+10532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp io_pmp_6_mask", false,-1, 31,0);
        vcdp->declBit(c+48494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp io_pmp_7_cfg_l", false,-1);
        vcdp->declBus(c+48495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp io_pmp_7_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp io_pmp_7_cfg_x", false,-1);
        vcdp->declBit(c+48497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp io_pmp_7_cfg_w", false,-1);
        vcdp->declBit(c+48498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp io_pmp_7_cfg_r", false,-1);
        vcdp->declBus(c+48499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp io_pmp_7_addr", false,-1, 29,0);
        vcdp->declBus(c+10533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp io_pmp_7_mask", false,-1, 31,0);
        vcdp->declBus(c+30700,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp io_addr", false,-1, 31,0);
        vcdp->declBit(c+30701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp io_r", false,-1);
        vcdp->declBit(c+30702,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp io_w", false,-1);
        vcdp->declBit(c+30703,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp io_x", false,-1);
        vcdp->declBit(c+30947,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp default_", false,-1);
        vcdp->declBit(c+30948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp res_hit", false,-1);
        vcdp->declBit(c+30949,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp res_ignore", false,-1);
        vcdp->declBit(c+30950,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp res_cur_cfg_r", false,-1);
        vcdp->declBit(c+30951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp res_cur_cfg_w", false,-1);
        vcdp->declBit(c+30952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp res_cur_cfg_x", false,-1);
        vcdp->declBit(c+30953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp res_hit_1", false,-1);
        vcdp->declBit(c+30954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp res_ignore_1", false,-1);
        vcdp->declBit(c+30955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp res_cur_1_cfg_r", false,-1);
        vcdp->declBit(c+30956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp res_cur_1_cfg_w", false,-1);
        vcdp->declBit(c+30957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp res_cur_1_cfg_x", false,-1);
        vcdp->declBit(c+30958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp res_hit_2", false,-1);
        vcdp->declBit(c+30959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp res_ignore_2", false,-1);
        vcdp->declBit(c+30960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp res_cur_2_cfg_r", false,-1);
        vcdp->declBit(c+30961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp res_cur_2_cfg_w", false,-1);
        vcdp->declBit(c+30962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp res_cur_2_cfg_x", false,-1);
        vcdp->declBit(c+30963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp res_hit_3", false,-1);
        vcdp->declBit(c+30964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp res_ignore_3", false,-1);
        vcdp->declBit(c+30965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp res_cur_3_cfg_r", false,-1);
        vcdp->declBit(c+30966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp res_cur_3_cfg_w", false,-1);
        vcdp->declBit(c+30967,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp res_cur_3_cfg_x", false,-1);
        vcdp->declBit(c+30968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp res_hit_4", false,-1);
        vcdp->declBit(c+30969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp res_ignore_4", false,-1);
        vcdp->declBit(c+30970,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp res_cur_4_cfg_r", false,-1);
        vcdp->declBit(c+30971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp res_cur_4_cfg_w", false,-1);
        vcdp->declBit(c+30972,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp res_cur_4_cfg_x", false,-1);
        vcdp->declBit(c+30973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp res_hit_5", false,-1);
        vcdp->declBit(c+30974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp res_ignore_5", false,-1);
        vcdp->declBit(c+30975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp res_cur_5_cfg_r", false,-1);
        vcdp->declBit(c+30976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp res_cur_5_cfg_w", false,-1);
        vcdp->declBit(c+30977,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp res_cur_5_cfg_x", false,-1);
        vcdp->declBit(c+30978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp res_hit_6", false,-1);
        vcdp->declBit(c+30979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp res_ignore_6", false,-1);
        vcdp->declBit(c+30980,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp res_cur_6_cfg_r", false,-1);
        vcdp->declBit(c+30981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp res_cur_6_cfg_w", false,-1);
        vcdp->declBit(c+30982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp res_cur_6_cfg_x", false,-1);
        vcdp->declBit(c+30983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp res_hit_7", false,-1);
        vcdp->declBit(c+30984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp res_ignore_7", false,-1);
        vcdp->declBit(c+30985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp res_cur_7_cfg_r", false,-1);
        vcdp->declBit(c+30986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp res_cur_7_cfg_w", false,-1);
        vcdp->declBit(c+30987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb pmp res_cur_7_cfg_x", false,-1);
        vcdp->declBus(c+30704,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+30705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier io_x_u", false,-1);
        vcdp->declBit(c+30706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier io_x_ae_ptw", false,-1);
        vcdp->declBit(c+30707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier io_x_ae_final", false,-1);
        vcdp->declBit(c+30708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier io_x_gf", false,-1);
        vcdp->declBit(c+30709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier io_x_sw", false,-1);
        vcdp->declBit(c+30710,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier io_x_sx", false,-1);
        vcdp->declBit(c+30711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier io_x_sr", false,-1);
        vcdp->declBit(c+30712,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier io_x_pw", false,-1);
        vcdp->declBit(c+30713,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier io_x_px", false,-1);
        vcdp->declBit(c+30714,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier io_x_pr", false,-1);
        vcdp->declBit(c+30715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier io_x_ppp", false,-1);
        vcdp->declBit(c+30716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier io_x_pal", false,-1);
        vcdp->declBit(c+30717,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier io_x_paa", false,-1);
        vcdp->declBit(c+30718,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier io_x_eff", false,-1);
        vcdp->declBit(c+30719,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier io_x_c", false,-1);
        vcdp->declBus(c+30704,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+30705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier io_y_u", false,-1);
        vcdp->declBit(c+30706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier io_y_ae_ptw", false,-1);
        vcdp->declBit(c+30707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier io_y_ae_final", false,-1);
        vcdp->declBit(c+30708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier io_y_gf", false,-1);
        vcdp->declBit(c+30709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier io_y_sw", false,-1);
        vcdp->declBit(c+30710,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier io_y_sx", false,-1);
        vcdp->declBit(c+30711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier io_y_sr", false,-1);
        vcdp->declBit(c+30712,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier io_y_pw", false,-1);
        vcdp->declBit(c+30713,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier io_y_px", false,-1);
        vcdp->declBit(c+30714,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier io_y_pr", false,-1);
        vcdp->declBit(c+30715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier io_y_ppp", false,-1);
        vcdp->declBit(c+30716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier io_y_pal", false,-1);
        vcdp->declBit(c+30717,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier io_y_paa", false,-1);
        vcdp->declBit(c+30718,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier io_y_eff", false,-1);
        vcdp->declBit(c+30719,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier io_y_c", false,-1);
        vcdp->declBus(c+30720,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_1 io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+30721,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_1 io_x_u", false,-1);
        vcdp->declBit(c+30722,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_1 io_x_ae_ptw", false,-1);
        vcdp->declBit(c+30723,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_1 io_x_ae_final", false,-1);
        vcdp->declBit(c+30724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_1 io_x_gf", false,-1);
        vcdp->declBit(c+30725,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_1 io_x_sw", false,-1);
        vcdp->declBit(c+30726,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_1 io_x_sx", false,-1);
        vcdp->declBit(c+30727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_1 io_x_sr", false,-1);
    }
}

void VTestHarness::traceInitThis__1225(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+30728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_1 io_x_pw", false,-1);
        vcdp->declBit(c+30729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_1 io_x_px", false,-1);
        vcdp->declBit(c+30730,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_1 io_x_pr", false,-1);
        vcdp->declBit(c+30731,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_1 io_x_ppp", false,-1);
        vcdp->declBit(c+30732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_1 io_x_pal", false,-1);
        vcdp->declBit(c+30733,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_1 io_x_paa", false,-1);
        vcdp->declBit(c+30734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_1 io_x_eff", false,-1);
        vcdp->declBit(c+30735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_1 io_x_c", false,-1);
        vcdp->declBus(c+30720,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_1 io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+30721,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_1 io_y_u", false,-1);
        vcdp->declBit(c+30722,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_1 io_y_ae_ptw", false,-1);
        vcdp->declBit(c+30723,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_1 io_y_ae_final", false,-1);
        vcdp->declBit(c+30724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_1 io_y_gf", false,-1);
        vcdp->declBit(c+30725,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_1 io_y_sw", false,-1);
        vcdp->declBit(c+30726,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_1 io_y_sx", false,-1);
        vcdp->declBit(c+30727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_1 io_y_sr", false,-1);
        vcdp->declBit(c+30728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_1 io_y_pw", false,-1);
        vcdp->declBit(c+30729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_1 io_y_px", false,-1);
        vcdp->declBit(c+30730,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_1 io_y_pr", false,-1);
        vcdp->declBit(c+30731,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_1 io_y_ppp", false,-1);
        vcdp->declBit(c+30732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_1 io_y_pal", false,-1);
        vcdp->declBit(c+30733,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_1 io_y_paa", false,-1);
        vcdp->declBit(c+30734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_1 io_y_eff", false,-1);
        vcdp->declBit(c+30735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_1 io_y_c", false,-1);
        vcdp->declBus(c+30736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_2 io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+30737,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_2 io_x_u", false,-1);
        vcdp->declBit(c+30738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_2 io_x_ae_ptw", false,-1);
        vcdp->declBit(c+30739,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_2 io_x_ae_final", false,-1);
        vcdp->declBit(c+30740,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_2 io_x_gf", false,-1);
        vcdp->declBit(c+30741,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_2 io_x_sw", false,-1);
        vcdp->declBit(c+30742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_2 io_x_sx", false,-1);
        vcdp->declBit(c+30743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_2 io_x_sr", false,-1);
        vcdp->declBit(c+30744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_2 io_x_pw", false,-1);
        vcdp->declBit(c+30745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_2 io_x_px", false,-1);
        vcdp->declBit(c+30746,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_2 io_x_pr", false,-1);
        vcdp->declBit(c+30747,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_2 io_x_ppp", false,-1);
        vcdp->declBit(c+30748,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_2 io_x_pal", false,-1);
        vcdp->declBit(c+30749,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_2 io_x_paa", false,-1);
        vcdp->declBit(c+30750,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_2 io_x_eff", false,-1);
        vcdp->declBit(c+30751,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_2 io_x_c", false,-1);
        vcdp->declBus(c+30736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_2 io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+30737,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_2 io_y_u", false,-1);
        vcdp->declBit(c+30738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_2 io_y_ae_ptw", false,-1);
        vcdp->declBit(c+30739,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_2 io_y_ae_final", false,-1);
        vcdp->declBit(c+30740,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_2 io_y_gf", false,-1);
        vcdp->declBit(c+30741,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_2 io_y_sw", false,-1);
        vcdp->declBit(c+30742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_2 io_y_sx", false,-1);
        vcdp->declBit(c+30743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_2 io_y_sr", false,-1);
        vcdp->declBit(c+30744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_2 io_y_pw", false,-1);
        vcdp->declBit(c+30745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_2 io_y_px", false,-1);
        vcdp->declBit(c+30746,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_2 io_y_pr", false,-1);
        vcdp->declBit(c+30747,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_2 io_y_ppp", false,-1);
        vcdp->declBit(c+30748,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_2 io_y_pal", false,-1);
        vcdp->declBit(c+30749,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_2 io_y_paa", false,-1);
        vcdp->declBit(c+30750,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_2 io_y_eff", false,-1);
        vcdp->declBit(c+30751,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_2 io_y_c", false,-1);
        vcdp->declBus(c+30752,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_3 io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+30753,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_3 io_x_u", false,-1);
        vcdp->declBit(c+30754,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_3 io_x_ae_ptw", false,-1);
        vcdp->declBit(c+30755,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_3 io_x_ae_final", false,-1);
        vcdp->declBit(c+30756,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_3 io_x_gf", false,-1);
        vcdp->declBit(c+30757,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_3 io_x_sw", false,-1);
        vcdp->declBit(c+30758,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_3 io_x_sx", false,-1);
        vcdp->declBit(c+30759,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_3 io_x_sr", false,-1);
        vcdp->declBit(c+30760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_3 io_x_pw", false,-1);
        vcdp->declBit(c+30761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_3 io_x_px", false,-1);
        vcdp->declBit(c+30762,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_3 io_x_pr", false,-1);
        vcdp->declBit(c+30763,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_3 io_x_ppp", false,-1);
        vcdp->declBit(c+30764,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_3 io_x_pal", false,-1);
        vcdp->declBit(c+30765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_3 io_x_paa", false,-1);
        vcdp->declBit(c+30766,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_3 io_x_eff", false,-1);
        vcdp->declBit(c+30767,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_3 io_x_c", false,-1);
        vcdp->declBus(c+30752,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_3 io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+30753,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_3 io_y_u", false,-1);
        vcdp->declBit(c+30754,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_3 io_y_ae_ptw", false,-1);
        vcdp->declBit(c+30755,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_3 io_y_ae_final", false,-1);
        vcdp->declBit(c+30756,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_3 io_y_gf", false,-1);
        vcdp->declBit(c+30757,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_3 io_y_sw", false,-1);
        vcdp->declBit(c+30758,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_3 io_y_sx", false,-1);
        vcdp->declBit(c+30759,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_3 io_y_sr", false,-1);
        vcdp->declBit(c+30760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_3 io_y_pw", false,-1);
        vcdp->declBit(c+30761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_3 io_y_px", false,-1);
        vcdp->declBit(c+30762,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_3 io_y_pr", false,-1);
        vcdp->declBit(c+30763,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_3 io_y_ppp", false,-1);
        vcdp->declBit(c+30764,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_3 io_y_pal", false,-1);
        vcdp->declBit(c+30765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_3 io_y_paa", false,-1);
        vcdp->declBit(c+30766,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_3 io_y_eff", false,-1);
        vcdp->declBit(c+30767,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_3 io_y_c", false,-1);
        vcdp->declBus(c+30768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_4 io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+30769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_4 io_x_u", false,-1);
        vcdp->declBit(c+30770,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_4 io_x_ae_ptw", false,-1);
        vcdp->declBit(c+30771,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_4 io_x_ae_final", false,-1);
        vcdp->declBit(c+30772,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_4 io_x_gf", false,-1);
        vcdp->declBit(c+30773,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_4 io_x_sw", false,-1);
        vcdp->declBit(c+30774,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_4 io_x_sx", false,-1);
        vcdp->declBit(c+30775,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_4 io_x_sr", false,-1);
        vcdp->declBit(c+30776,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_4 io_x_pw", false,-1);
        vcdp->declBit(c+30777,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_4 io_x_px", false,-1);
        vcdp->declBit(c+30778,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_4 io_x_pr", false,-1);
        vcdp->declBit(c+30779,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_4 io_x_ppp", false,-1);
        vcdp->declBit(c+30780,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_4 io_x_pal", false,-1);
    }
}

void VTestHarness::traceInitThis__1226(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+30781,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_4 io_x_paa", false,-1);
        vcdp->declBit(c+30782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_4 io_x_eff", false,-1);
        vcdp->declBit(c+30783,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_4 io_x_c", false,-1);
        vcdp->declBus(c+30768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_4 io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+30769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_4 io_y_u", false,-1);
        vcdp->declBit(c+30770,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_4 io_y_ae_ptw", false,-1);
        vcdp->declBit(c+30771,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_4 io_y_ae_final", false,-1);
        vcdp->declBit(c+30772,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_4 io_y_gf", false,-1);
        vcdp->declBit(c+30773,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_4 io_y_sw", false,-1);
        vcdp->declBit(c+30774,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_4 io_y_sx", false,-1);
        vcdp->declBit(c+30775,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_4 io_y_sr", false,-1);
        vcdp->declBit(c+30776,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_4 io_y_pw", false,-1);
        vcdp->declBit(c+30777,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_4 io_y_px", false,-1);
        vcdp->declBit(c+30778,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_4 io_y_pr", false,-1);
        vcdp->declBit(c+30779,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_4 io_y_ppp", false,-1);
        vcdp->declBit(c+30780,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_4 io_y_pal", false,-1);
        vcdp->declBit(c+30781,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_4 io_y_paa", false,-1);
        vcdp->declBit(c+30782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_4 io_y_eff", false,-1);
        vcdp->declBit(c+30783,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_4 io_y_c", false,-1);
        vcdp->declBus(c+30784,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_5 io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+30785,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_5 io_x_u", false,-1);
        vcdp->declBit(c+30786,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_5 io_x_ae_ptw", false,-1);
        vcdp->declBit(c+30787,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_5 io_x_ae_final", false,-1);
        vcdp->declBit(c+30788,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_5 io_x_gf", false,-1);
        vcdp->declBit(c+30789,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_5 io_x_sw", false,-1);
        vcdp->declBit(c+30790,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_5 io_x_sx", false,-1);
        vcdp->declBit(c+30791,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_5 io_x_sr", false,-1);
        vcdp->declBit(c+30792,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_5 io_x_pw", false,-1);
        vcdp->declBit(c+30793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_5 io_x_px", false,-1);
        vcdp->declBit(c+30794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_5 io_x_pr", false,-1);
        vcdp->declBit(c+30795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_5 io_x_ppp", false,-1);
        vcdp->declBit(c+30796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_5 io_x_pal", false,-1);
        vcdp->declBit(c+30797,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_5 io_x_paa", false,-1);
        vcdp->declBit(c+30798,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_5 io_x_eff", false,-1);
        vcdp->declBit(c+30799,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_5 io_x_c", false,-1);
        vcdp->declBus(c+30784,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_5 io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+30785,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_5 io_y_u", false,-1);
        vcdp->declBit(c+30786,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_5 io_y_ae_ptw", false,-1);
        vcdp->declBit(c+30787,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_5 io_y_ae_final", false,-1);
        vcdp->declBit(c+30788,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_5 io_y_gf", false,-1);
        vcdp->declBit(c+30789,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_5 io_y_sw", false,-1);
        vcdp->declBit(c+30790,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_5 io_y_sx", false,-1);
        vcdp->declBit(c+30791,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_5 io_y_sr", false,-1);
        vcdp->declBit(c+30792,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_5 io_y_pw", false,-1);
        vcdp->declBit(c+30793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_5 io_y_px", false,-1);
        vcdp->declBit(c+30794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_5 io_y_pr", false,-1);
        vcdp->declBit(c+30795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_5 io_y_ppp", false,-1);
        vcdp->declBit(c+30796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_5 io_y_pal", false,-1);
        vcdp->declBit(c+30797,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_5 io_y_paa", false,-1);
        vcdp->declBit(c+30798,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_5 io_y_eff", false,-1);
        vcdp->declBit(c+30799,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_5 io_y_c", false,-1);
        vcdp->declBus(c+30800,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_6 io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+30801,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_6 io_x_u", false,-1);
        vcdp->declBit(c+30802,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_6 io_x_ae_ptw", false,-1);
        vcdp->declBit(c+30803,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_6 io_x_ae_final", false,-1);
        vcdp->declBit(c+30804,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_6 io_x_gf", false,-1);
        vcdp->declBit(c+30805,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_6 io_x_sw", false,-1);
        vcdp->declBit(c+30806,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_6 io_x_sx", false,-1);
        vcdp->declBit(c+30807,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_6 io_x_sr", false,-1);
        vcdp->declBit(c+30808,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_6 io_x_pw", false,-1);
        vcdp->declBit(c+30809,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_6 io_x_px", false,-1);
        vcdp->declBit(c+30810,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_6 io_x_pr", false,-1);
        vcdp->declBit(c+30811,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_6 io_x_ppp", false,-1);
        vcdp->declBit(c+30812,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_6 io_x_pal", false,-1);
        vcdp->declBit(c+30813,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_6 io_x_paa", false,-1);
        vcdp->declBit(c+30814,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_6 io_x_eff", false,-1);
        vcdp->declBit(c+30815,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_6 io_x_c", false,-1);
        vcdp->declBus(c+30800,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_6 io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+30801,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_6 io_y_u", false,-1);
        vcdp->declBit(c+30802,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_6 io_y_ae_ptw", false,-1);
        vcdp->declBit(c+30803,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_6 io_y_ae_final", false,-1);
        vcdp->declBit(c+30804,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_6 io_y_gf", false,-1);
        vcdp->declBit(c+30805,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_6 io_y_sw", false,-1);
        vcdp->declBit(c+30806,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_6 io_y_sx", false,-1);
        vcdp->declBit(c+30807,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_6 io_y_sr", false,-1);
        vcdp->declBit(c+30808,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_6 io_y_pw", false,-1);
        vcdp->declBit(c+30809,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_6 io_y_px", false,-1);
        vcdp->declBit(c+30810,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_6 io_y_pr", false,-1);
        vcdp->declBit(c+30811,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_6 io_y_ppp", false,-1);
        vcdp->declBit(c+30812,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_6 io_y_pal", false,-1);
        vcdp->declBit(c+30813,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_6 io_y_paa", false,-1);
        vcdp->declBit(c+30814,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_6 io_y_eff", false,-1);
        vcdp->declBit(c+30815,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_6 io_y_c", false,-1);
        vcdp->declBus(c+30816,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_7 io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+30817,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_7 io_x_u", false,-1);
        vcdp->declBit(c+30818,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_7 io_x_ae_ptw", false,-1);
        vcdp->declBit(c+30819,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_7 io_x_ae_final", false,-1);
        vcdp->declBit(c+30820,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_7 io_x_gf", false,-1);
        vcdp->declBit(c+30821,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_7 io_x_sw", false,-1);
        vcdp->declBit(c+30822,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_7 io_x_sx", false,-1);
        vcdp->declBit(c+30823,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_7 io_x_sr", false,-1);
        vcdp->declBit(c+30824,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_7 io_x_pw", false,-1);
        vcdp->declBit(c+30825,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_7 io_x_px", false,-1);
        vcdp->declBit(c+30826,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_7 io_x_pr", false,-1);
        vcdp->declBit(c+30827,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_7 io_x_ppp", false,-1);
        vcdp->declBit(c+30828,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_7 io_x_pal", false,-1);
        vcdp->declBit(c+30829,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_7 io_x_paa", false,-1);
        vcdp->declBit(c+30830,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_7 io_x_eff", false,-1);
        vcdp->declBit(c+30831,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_7 io_x_c", false,-1);
        vcdp->declBus(c+30816,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_7 io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+30817,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_7 io_y_u", false,-1);
    }
}

void VTestHarness::traceInitThis__1227(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+30818,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_7 io_y_ae_ptw", false,-1);
        vcdp->declBit(c+30819,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_7 io_y_ae_final", false,-1);
        vcdp->declBit(c+30820,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_7 io_y_gf", false,-1);
        vcdp->declBit(c+30821,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_7 io_y_sw", false,-1);
        vcdp->declBit(c+30822,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_7 io_y_sx", false,-1);
        vcdp->declBit(c+30823,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_7 io_y_sr", false,-1);
        vcdp->declBit(c+30824,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_7 io_y_pw", false,-1);
        vcdp->declBit(c+30825,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_7 io_y_px", false,-1);
        vcdp->declBit(c+30826,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_7 io_y_pr", false,-1);
        vcdp->declBit(c+30827,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_7 io_y_ppp", false,-1);
        vcdp->declBit(c+30828,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_7 io_y_pal", false,-1);
        vcdp->declBit(c+30829,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_7 io_y_paa", false,-1);
        vcdp->declBit(c+30830,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_7 io_y_eff", false,-1);
        vcdp->declBit(c+30831,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_7 io_y_c", false,-1);
        vcdp->declBus(c+63540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_8 io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+63541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_8 io_x_u", false,-1);
        vcdp->declBit(c+63542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_8 io_x_ae_ptw", false,-1);
        vcdp->declBit(c+63543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_8 io_x_ae_final", false,-1);
        vcdp->declBit(c+63544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_8 io_x_gf", false,-1);
        vcdp->declBit(c+63545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_8 io_x_sw", false,-1);
        vcdp->declBit(c+63546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_8 io_x_sx", false,-1);
        vcdp->declBit(c+63547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_8 io_x_sr", false,-1);
        vcdp->declBit(c+63548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_8 io_x_pw", false,-1);
        vcdp->declBit(c+63549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_8 io_x_px", false,-1);
        vcdp->declBit(c+63550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_8 io_x_pr", false,-1);
        vcdp->declBit(c+63551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_8 io_x_ppp", false,-1);
        vcdp->declBit(c+63552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_8 io_x_pal", false,-1);
        vcdp->declBit(c+63553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_8 io_x_paa", false,-1);
        vcdp->declBit(c+63554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_8 io_x_eff", false,-1);
        vcdp->declBit(c+63555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_8 io_x_c", false,-1);
        vcdp->declBus(c+63540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_8 io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+63541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_8 io_y_u", false,-1);
        vcdp->declBit(c+63542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_8 io_y_ae_ptw", false,-1);
        vcdp->declBit(c+63543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_8 io_y_ae_final", false,-1);
        vcdp->declBit(c+63544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_8 io_y_gf", false,-1);
        vcdp->declBit(c+63545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_8 io_y_sw", false,-1);
        vcdp->declBit(c+63546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_8 io_y_sx", false,-1);
        vcdp->declBit(c+63547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_8 io_y_sr", false,-1);
        vcdp->declBit(c+63548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_8 io_y_pw", false,-1);
        vcdp->declBit(c+63549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_8 io_y_px", false,-1);
        vcdp->declBit(c+63550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_8 io_y_pr", false,-1);
        vcdp->declBit(c+63551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_8 io_y_ppp", false,-1);
        vcdp->declBit(c+63552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_8 io_y_pal", false,-1);
        vcdp->declBit(c+63553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_8 io_y_paa", false,-1);
        vcdp->declBit(c+63554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_8 io_y_eff", false,-1);
        vcdp->declBit(c+63555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_8 io_y_c", false,-1);
        vcdp->declBus(c+63556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_9 io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+63557,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_9 io_x_u", false,-1);
        vcdp->declBit(c+63558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_9 io_x_ae_ptw", false,-1);
        vcdp->declBit(c+63559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_9 io_x_ae_final", false,-1);
        vcdp->declBit(c+63560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_9 io_x_gf", false,-1);
        vcdp->declBit(c+63561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_9 io_x_sw", false,-1);
        vcdp->declBit(c+63562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_9 io_x_sx", false,-1);
        vcdp->declBit(c+63563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_9 io_x_sr", false,-1);
        vcdp->declBit(c+63564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_9 io_x_pw", false,-1);
        vcdp->declBit(c+63565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_9 io_x_px", false,-1);
        vcdp->declBit(c+63566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_9 io_x_pr", false,-1);
        vcdp->declBit(c+63567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_9 io_x_ppp", false,-1);
        vcdp->declBit(c+63568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_9 io_x_pal", false,-1);
        vcdp->declBit(c+63569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_9 io_x_paa", false,-1);
        vcdp->declBit(c+63570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_9 io_x_eff", false,-1);
        vcdp->declBit(c+63571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_9 io_x_c", false,-1);
        vcdp->declBus(c+63556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_9 io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+63557,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_9 io_y_u", false,-1);
        vcdp->declBit(c+63558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_9 io_y_ae_ptw", false,-1);
        vcdp->declBit(c+63559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_9 io_y_ae_final", false,-1);
        vcdp->declBit(c+63560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_9 io_y_gf", false,-1);
        vcdp->declBit(c+63561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_9 io_y_sw", false,-1);
        vcdp->declBit(c+63562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_9 io_y_sx", false,-1);
        vcdp->declBit(c+63563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_9 io_y_sr", false,-1);
        vcdp->declBit(c+63564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_9 io_y_pw", false,-1);
        vcdp->declBit(c+63565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_9 io_y_px", false,-1);
        vcdp->declBit(c+63566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_9 io_y_pr", false,-1);
        vcdp->declBit(c+63567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_9 io_y_ppp", false,-1);
        vcdp->declBit(c+63568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_9 io_y_pal", false,-1);
        vcdp->declBit(c+63569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_9 io_y_paa", false,-1);
        vcdp->declBit(c+63570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_9 io_y_eff", false,-1);
        vcdp->declBit(c+63571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_9 io_y_c", false,-1);
        vcdp->declBus(c+63572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_10 io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+63573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_10 io_x_u", false,-1);
        vcdp->declBit(c+63574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_10 io_x_ae_ptw", false,-1);
        vcdp->declBit(c+63575,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_10 io_x_ae_final", false,-1);
        vcdp->declBit(c+63576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_10 io_x_gf", false,-1);
        vcdp->declBit(c+63577,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_10 io_x_sw", false,-1);
        vcdp->declBit(c+63578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_10 io_x_sx", false,-1);
        vcdp->declBit(c+63579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_10 io_x_sr", false,-1);
        vcdp->declBit(c+63580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_10 io_x_pw", false,-1);
        vcdp->declBit(c+63581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_10 io_x_px", false,-1);
        vcdp->declBit(c+63582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_10 io_x_pr", false,-1);
        vcdp->declBit(c+63583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_10 io_x_ppp", false,-1);
        vcdp->declBit(c+63584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_10 io_x_pal", false,-1);
        vcdp->declBit(c+63585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_10 io_x_paa", false,-1);
        vcdp->declBit(c+63586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_10 io_x_eff", false,-1);
        vcdp->declBit(c+63587,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_10 io_x_c", false,-1);
        vcdp->declBus(c+63572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_10 io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+63573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_10 io_y_u", false,-1);
        vcdp->declBit(c+63574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_10 io_y_ae_ptw", false,-1);
        vcdp->declBit(c+63575,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_10 io_y_ae_final", false,-1);
        vcdp->declBit(c+63576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_10 io_y_gf", false,-1);
        vcdp->declBit(c+63577,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_10 io_y_sw", false,-1);
        vcdp->declBit(c+63578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_10 io_y_sx", false,-1);
    }
}

void VTestHarness::traceInitThis__1228(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+63579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_10 io_y_sr", false,-1);
        vcdp->declBit(c+63580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_10 io_y_pw", false,-1);
        vcdp->declBit(c+63581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_10 io_y_px", false,-1);
        vcdp->declBit(c+63582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_10 io_y_pr", false,-1);
        vcdp->declBit(c+63583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_10 io_y_ppp", false,-1);
        vcdp->declBit(c+63584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_10 io_y_pal", false,-1);
        vcdp->declBit(c+63585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_10 io_y_paa", false,-1);
        vcdp->declBit(c+63586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_10 io_y_eff", false,-1);
        vcdp->declBit(c+63587,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_10 io_y_c", false,-1);
        vcdp->declBus(c+63588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_11 io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+63589,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_11 io_x_u", false,-1);
        vcdp->declBit(c+63590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_11 io_x_ae_ptw", false,-1);
        vcdp->declBit(c+63591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_11 io_x_ae_final", false,-1);
        vcdp->declBit(c+63592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_11 io_x_gf", false,-1);
        vcdp->declBit(c+63593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_11 io_x_sw", false,-1);
        vcdp->declBit(c+63594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_11 io_x_sx", false,-1);
        vcdp->declBit(c+63595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_11 io_x_sr", false,-1);
        vcdp->declBit(c+63596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_11 io_x_pw", false,-1);
        vcdp->declBit(c+63597,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_11 io_x_px", false,-1);
        vcdp->declBit(c+63598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_11 io_x_pr", false,-1);
        vcdp->declBit(c+63599,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_11 io_x_ppp", false,-1);
        vcdp->declBit(c+63600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_11 io_x_pal", false,-1);
        vcdp->declBit(c+63601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_11 io_x_paa", false,-1);
        vcdp->declBit(c+63602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_11 io_x_eff", false,-1);
        vcdp->declBit(c+63603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_11 io_x_c", false,-1);
        vcdp->declBus(c+63588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_11 io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+63589,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_11 io_y_u", false,-1);
        vcdp->declBit(c+63590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_11 io_y_ae_ptw", false,-1);
        vcdp->declBit(c+63591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_11 io_y_ae_final", false,-1);
        vcdp->declBit(c+63592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_11 io_y_gf", false,-1);
        vcdp->declBit(c+63593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_11 io_y_sw", false,-1);
        vcdp->declBit(c+63594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_11 io_y_sx", false,-1);
        vcdp->declBit(c+63595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_11 io_y_sr", false,-1);
        vcdp->declBit(c+63596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_11 io_y_pw", false,-1);
        vcdp->declBit(c+63597,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_11 io_y_px", false,-1);
        vcdp->declBit(c+63598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_11 io_y_pr", false,-1);
        vcdp->declBit(c+63599,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_11 io_y_ppp", false,-1);
        vcdp->declBit(c+63600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_11 io_y_pal", false,-1);
        vcdp->declBit(c+63601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_11 io_y_paa", false,-1);
        vcdp->declBit(c+63602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_11 io_y_eff", false,-1);
        vcdp->declBit(c+63603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_11 io_y_c", false,-1);
        vcdp->declBus(c+63524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_12 io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+63525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_12 io_x_u", false,-1);
        vcdp->declBit(c+63526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_12 io_x_ae_ptw", false,-1);
        vcdp->declBit(c+63527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_12 io_x_ae_final", false,-1);
        vcdp->declBit(c+63528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_12 io_x_gf", false,-1);
        vcdp->declBit(c+63529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_12 io_x_sw", false,-1);
        vcdp->declBit(c+63530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_12 io_x_sx", false,-1);
        vcdp->declBit(c+63531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_12 io_x_sr", false,-1);
        vcdp->declBit(c+63532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_12 io_x_pw", false,-1);
        vcdp->declBit(c+63533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_12 io_x_px", false,-1);
        vcdp->declBit(c+63534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_12 io_x_pr", false,-1);
        vcdp->declBit(c+63535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_12 io_x_ppp", false,-1);
        vcdp->declBit(c+63536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_12 io_x_pal", false,-1);
        vcdp->declBit(c+63537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_12 io_x_paa", false,-1);
        vcdp->declBit(c+63538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_12 io_x_eff", false,-1);
        vcdp->declBit(c+63539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_12 io_x_c", false,-1);
        vcdp->declBus(c+63524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_12 io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+63525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_12 io_y_u", false,-1);
        vcdp->declBit(c+63526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_12 io_y_ae_ptw", false,-1);
        vcdp->declBit(c+63527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_12 io_y_ae_final", false,-1);
        vcdp->declBit(c+63528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_12 io_y_gf", false,-1);
        vcdp->declBit(c+63529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_12 io_y_sw", false,-1);
        vcdp->declBit(c+63530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_12 io_y_sx", false,-1);
        vcdp->declBit(c+63531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_12 io_y_sr", false,-1);
        vcdp->declBit(c+63532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_12 io_y_pw", false,-1);
        vcdp->declBit(c+63533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_12 io_y_px", false,-1);
        vcdp->declBit(c+63534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_12 io_y_pr", false,-1);
        vcdp->declBit(c+63535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_12 io_y_ppp", false,-1);
        vcdp->declBit(c+63536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_12 io_y_pal", false,-1);
        vcdp->declBit(c+63537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_12 io_y_paa", false,-1);
        vcdp->declBit(c+63538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_12 io_y_eff", false,-1);
        vcdp->declBit(c+63539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend tlb entries_barrier_12 io_y_c", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb reset", false,-1);
        vcdp->declQuad(c+63313,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb io_req_bits_addr", false,-1, 38,0);
        vcdp->declBit(c+30429,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb io_resp_valid", false,-1);
        vcdp->declBit(c+30430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb io_resp_bits_taken", false,-1);
        vcdp->declBit(c+30431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb io_resp_bits_bridx", false,-1);
        vcdp->declQuad(c+30432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb io_resp_bits_target", false,-1, 38,0);
        vcdp->declBus(c+30434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb io_resp_bits_entry", false,-1, 4,0);
        vcdp->declBus(c+63315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb io_resp_bits_bht_history", false,-1, 7,0);
        vcdp->declBit(c+30435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb io_resp_bits_bht_value", false,-1);
        vcdp->declBit(c+30436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb io_btb_update_valid", false,-1);
        vcdp->declBus(c+30437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb io_btb_update_bits_prediction_entry", false,-1, 4,0);
        vcdp->declQuad(c+30438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb io_btb_update_bits_pc", false,-1, 38,0);
        vcdp->declBit(c+30440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb io_btb_update_bits_isValid", false,-1);
        vcdp->declQuad(c+30441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb io_btb_update_bits_br_pc", false,-1, 38,0);
        vcdp->declBus(c+30443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb io_btb_update_bits_cfiType", false,-1, 1,0);
        vcdp->declBit(c+10562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb io_bht_update_valid", false,-1);
        vcdp->declBus(c+48565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb io_bht_update_bits_prediction_history", false,-1, 7,0);
        vcdp->declQuad(c+10558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb io_bht_update_bits_pc", false,-1, 38,0);
        vcdp->declBit(c+48566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb io_bht_update_bits_branch", false,-1);
        vcdp->declBit(c+48567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb io_bht_update_bits_taken", false,-1);
        vcdp->declBit(c+10563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb io_bht_update_bits_mispredict", false,-1);
        vcdp->declBit(c+30444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb io_bht_advance_valid", false,-1);
        vcdp->declBit(c+63316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb io_bht_advance_bits_bht_value", false,-1);
        vcdp->declBit(c+30445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb io_ras_update_valid", false,-1);
        vcdp->declBus(c+30446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb io_ras_update_bits_cfiType", false,-1, 1,0);
        vcdp->declQuad(c+30447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb io_ras_update_bits_returnAddr", false,-1, 38,0);
        vcdp->declBit(c+63317,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb io_ras_head_valid", false,-1);
    }
}

void VTestHarness::traceInitThis__1229(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declQuad(c+30449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb io_ras_head_bits", false,-1, 38,0);
        vcdp->declBit(c+30451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb io_flush", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb table__res_res_value_MPORT_en", false,-1);
        vcdp->declBus(c+63807,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb table__res_res_value_MPORT_addr", false,-1, 8,0);
        vcdp->declBit(c+30988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb table__res_res_value_MPORT_data", false,-1);
        vcdp->declBit(c+30989,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb table__MPORT_data", false,-1);
        vcdp->declBus(c+30990,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb table__MPORT_addr", false,-1, 8,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb table__MPORT_mask", false,-1);
        vcdp->declBit(c+30991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb table__MPORT_en", false,-1);
        vcdp->declBus(c+63808,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb idxs_0", false,-1, 12,0);
        vcdp->declBus(c+63809,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb idxs_1", false,-1, 12,0);
        vcdp->declBus(c+63810,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb idxs_2", false,-1, 12,0);
        vcdp->declBus(c+63811,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb idxs_3", false,-1, 12,0);
        vcdp->declBus(c+63812,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb idxs_4", false,-1, 12,0);
        vcdp->declBus(c+63813,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb idxs_5", false,-1, 12,0);
        vcdp->declBus(c+63814,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb idxs_6", false,-1, 12,0);
        vcdp->declBus(c+63815,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb idxs_7", false,-1, 12,0);
        vcdp->declBus(c+63816,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb idxs_8", false,-1, 12,0);
        vcdp->declBus(c+63817,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb idxs_9", false,-1, 12,0);
        vcdp->declBus(c+63818,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb idxs_10", false,-1, 12,0);
        vcdp->declBus(c+63819,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb idxs_11", false,-1, 12,0);
        vcdp->declBus(c+63820,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb idxs_12", false,-1, 12,0);
        vcdp->declBus(c+63821,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb idxs_13", false,-1, 12,0);
        vcdp->declBus(c+63822,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb idxs_14", false,-1, 12,0);
        vcdp->declBus(c+63823,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb idxs_15", false,-1, 12,0);
        vcdp->declBus(c+63824,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb idxs_16", false,-1, 12,0);
        vcdp->declBus(c+63825,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb idxs_17", false,-1, 12,0);
        vcdp->declBus(c+63826,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb idxs_18", false,-1, 12,0);
        vcdp->declBus(c+63827,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb idxs_19", false,-1, 12,0);
        vcdp->declBus(c+63828,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb idxs_20", false,-1, 12,0);
        vcdp->declBus(c+63829,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb idxs_21", false,-1, 12,0);
        vcdp->declBus(c+63830,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb idxs_22", false,-1, 12,0);
        vcdp->declBus(c+63831,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb idxs_23", false,-1, 12,0);
        vcdp->declBus(c+63832,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb idxs_24", false,-1, 12,0);
        vcdp->declBus(c+63833,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb idxs_25", false,-1, 12,0);
        vcdp->declBus(c+63834,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb idxs_26", false,-1, 12,0);
        vcdp->declBus(c+63835,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb idxs_27", false,-1, 12,0);
        vcdp->declBus(c+63836,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb idxPages_0", false,-1, 2,0);
        vcdp->declBus(c+63837,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb idxPages_1", false,-1, 2,0);
        vcdp->declBus(c+63838,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb idxPages_2", false,-1, 2,0);
        vcdp->declBus(c+63839,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb idxPages_3", false,-1, 2,0);
        vcdp->declBus(c+63840,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb idxPages_4", false,-1, 2,0);
        vcdp->declBus(c+63841,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb idxPages_5", false,-1, 2,0);
        vcdp->declBus(c+63842,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb idxPages_6", false,-1, 2,0);
        vcdp->declBus(c+63843,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb idxPages_7", false,-1, 2,0);
        vcdp->declBus(c+63844,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb idxPages_8", false,-1, 2,0);
        vcdp->declBus(c+63845,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb idxPages_9", false,-1, 2,0);
        vcdp->declBus(c+63846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb idxPages_10", false,-1, 2,0);
        vcdp->declBus(c+63847,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb idxPages_11", false,-1, 2,0);
        vcdp->declBus(c+63848,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb idxPages_12", false,-1, 2,0);
        vcdp->declBus(c+63849,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb idxPages_13", false,-1, 2,0);
        vcdp->declBus(c+63850,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb idxPages_14", false,-1, 2,0);
        vcdp->declBus(c+63851,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb idxPages_15", false,-1, 2,0);
        vcdp->declBus(c+63852,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb idxPages_16", false,-1, 2,0);
        vcdp->declBus(c+63853,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb idxPages_17", false,-1, 2,0);
        vcdp->declBus(c+63854,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb idxPages_18", false,-1, 2,0);
        vcdp->declBus(c+63855,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb idxPages_19", false,-1, 2,0);
        vcdp->declBus(c+63856,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb idxPages_20", false,-1, 2,0);
        vcdp->declBus(c+63857,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb idxPages_21", false,-1, 2,0);
        vcdp->declBus(c+63858,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb idxPages_22", false,-1, 2,0);
        vcdp->declBus(c+63859,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb idxPages_23", false,-1, 2,0);
        vcdp->declBus(c+63860,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb idxPages_24", false,-1, 2,0);
        vcdp->declBus(c+63861,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb idxPages_25", false,-1, 2,0);
        vcdp->declBus(c+63862,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb idxPages_26", false,-1, 2,0);
        vcdp->declBus(c+63863,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb idxPages_27", false,-1, 2,0);
        vcdp->declBus(c+63864,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb tgts_0", false,-1, 12,0);
        vcdp->declBus(c+63865,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb tgts_1", false,-1, 12,0);
        vcdp->declBus(c+63866,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb tgts_2", false,-1, 12,0);
        vcdp->declBus(c+63867,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb tgts_3", false,-1, 12,0);
        vcdp->declBus(c+63868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb tgts_4", false,-1, 12,0);
        vcdp->declBus(c+63869,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb tgts_5", false,-1, 12,0);
        vcdp->declBus(c+63870,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb tgts_6", false,-1, 12,0);
        vcdp->declBus(c+63871,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb tgts_7", false,-1, 12,0);
        vcdp->declBus(c+63872,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb tgts_8", false,-1, 12,0);
        vcdp->declBus(c+63873,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb tgts_9", false,-1, 12,0);
        vcdp->declBus(c+63874,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb tgts_10", false,-1, 12,0);
        vcdp->declBus(c+63875,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb tgts_11", false,-1, 12,0);
        vcdp->declBus(c+63876,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb tgts_12", false,-1, 12,0);
        vcdp->declBus(c+63877,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb tgts_13", false,-1, 12,0);
        vcdp->declBus(c+63878,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb tgts_14", false,-1, 12,0);
        vcdp->declBus(c+63879,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb tgts_15", false,-1, 12,0);
        vcdp->declBus(c+63880,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb tgts_16", false,-1, 12,0);
        vcdp->declBus(c+63881,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb tgts_17", false,-1, 12,0);
        vcdp->declBus(c+63882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb tgts_18", false,-1, 12,0);
        vcdp->declBus(c+63883,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb tgts_19", false,-1, 12,0);
        vcdp->declBus(c+63884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb tgts_20", false,-1, 12,0);
        vcdp->declBus(c+63885,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb tgts_21", false,-1, 12,0);
        vcdp->declBus(c+63886,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb tgts_22", false,-1, 12,0);
        vcdp->declBus(c+63887,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb tgts_23", false,-1, 12,0);
        vcdp->declBus(c+63888,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb tgts_24", false,-1, 12,0);
        vcdp->declBus(c+63889,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb tgts_25", false,-1, 12,0);
        vcdp->declBus(c+63890,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb tgts_26", false,-1, 12,0);
        vcdp->declBus(c+63891,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb tgts_27", false,-1, 12,0);
        vcdp->declBus(c+63892,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb tgtPages_0", false,-1, 2,0);
        vcdp->declBus(c+63893,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb tgtPages_1", false,-1, 2,0);
        vcdp->declBus(c+63894,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb tgtPages_2", false,-1, 2,0);
        vcdp->declBus(c+63895,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb tgtPages_3", false,-1, 2,0);
        vcdp->declBus(c+63896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb tgtPages_4", false,-1, 2,0);
        vcdp->declBus(c+63897,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb tgtPages_5", false,-1, 2,0);
        vcdp->declBus(c+63898,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb tgtPages_6", false,-1, 2,0);
        vcdp->declBus(c+63899,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb tgtPages_7", false,-1, 2,0);
    }
}

void VTestHarness::traceInitThis__1230(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+63900,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb tgtPages_8", false,-1, 2,0);
        vcdp->declBus(c+63901,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb tgtPages_9", false,-1, 2,0);
        vcdp->declBus(c+63902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb tgtPages_10", false,-1, 2,0);
        vcdp->declBus(c+63903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb tgtPages_11", false,-1, 2,0);
        vcdp->declBus(c+63904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb tgtPages_12", false,-1, 2,0);
        vcdp->declBus(c+63905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb tgtPages_13", false,-1, 2,0);
        vcdp->declBus(c+63906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb tgtPages_14", false,-1, 2,0);
        vcdp->declBus(c+63907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb tgtPages_15", false,-1, 2,0);
        vcdp->declBus(c+63908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb tgtPages_16", false,-1, 2,0);
        vcdp->declBus(c+63909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb tgtPages_17", false,-1, 2,0);
        vcdp->declBus(c+63910,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb tgtPages_18", false,-1, 2,0);
        vcdp->declBus(c+63911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb tgtPages_19", false,-1, 2,0);
        vcdp->declBus(c+63912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb tgtPages_20", false,-1, 2,0);
        vcdp->declBus(c+63913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb tgtPages_21", false,-1, 2,0);
        vcdp->declBus(c+63914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb tgtPages_22", false,-1, 2,0);
        vcdp->declBus(c+63915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb tgtPages_23", false,-1, 2,0);
        vcdp->declBus(c+63916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb tgtPages_24", false,-1, 2,0);
        vcdp->declBus(c+63917,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb tgtPages_25", false,-1, 2,0);
        vcdp->declBus(c+63918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb tgtPages_26", false,-1, 2,0);
        vcdp->declBus(c+63919,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb tgtPages_27", false,-1, 2,0);
        vcdp->declBus(c+63920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb pages_0", false,-1, 24,0);
        vcdp->declBus(c+63921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb pages_1", false,-1, 24,0);
        vcdp->declBus(c+63922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb pages_2", false,-1, 24,0);
        vcdp->declBus(c+63923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb pages_3", false,-1, 24,0);
        vcdp->declBus(c+63924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb pages_4", false,-1, 24,0);
        vcdp->declBus(c+63925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb pages_5", false,-1, 24,0);
        vcdp->declBus(c+63926,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb pageValid", false,-1, 5,0);
        vcdp->declBus(c+63927,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb pagesMasked_0", false,-1, 24,0);
        vcdp->declBus(c+63928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb pagesMasked_1", false,-1, 24,0);
        vcdp->declBus(c+63929,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb pagesMasked_2", false,-1, 24,0);
        vcdp->declBus(c+63930,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb pagesMasked_3", false,-1, 24,0);
        vcdp->declBus(c+30992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb pagesMasked_4", false,-1, 24,0);
        vcdp->declBus(c+30993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb pagesMasked_5", false,-1, 24,0);
        vcdp->declBus(c+63931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb isValid", false,-1, 27,0);
        vcdp->declBus(c+63932,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb cfiType_0", false,-1, 1,0);
        vcdp->declBus(c+63933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb cfiType_1", false,-1, 1,0);
        vcdp->declBus(c+63934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb cfiType_2", false,-1, 1,0);
        vcdp->declBus(c+63935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb cfiType_3", false,-1, 1,0);
        vcdp->declBus(c+63936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb cfiType_4", false,-1, 1,0);
        vcdp->declBus(c+63937,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb cfiType_5", false,-1, 1,0);
        vcdp->declBus(c+63938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb cfiType_6", false,-1, 1,0);
        vcdp->declBus(c+63939,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb cfiType_7", false,-1, 1,0);
        vcdp->declBus(c+63940,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb cfiType_8", false,-1, 1,0);
        vcdp->declBus(c+63941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb cfiType_9", false,-1, 1,0);
        vcdp->declBus(c+63942,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb cfiType_10", false,-1, 1,0);
        vcdp->declBus(c+63943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb cfiType_11", false,-1, 1,0);
        vcdp->declBus(c+63944,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb cfiType_12", false,-1, 1,0);
        vcdp->declBus(c+63945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb cfiType_13", false,-1, 1,0);
        vcdp->declBus(c+63946,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb cfiType_14", false,-1, 1,0);
        vcdp->declBus(c+63947,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb cfiType_15", false,-1, 1,0);
        vcdp->declBus(c+63948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb cfiType_16", false,-1, 1,0);
        vcdp->declBus(c+63949,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb cfiType_17", false,-1, 1,0);
        vcdp->declBus(c+63950,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb cfiType_18", false,-1, 1,0);
        vcdp->declBus(c+63951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb cfiType_19", false,-1, 1,0);
        vcdp->declBus(c+63952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb cfiType_20", false,-1, 1,0);
        vcdp->declBus(c+63953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb cfiType_21", false,-1, 1,0);
        vcdp->declBus(c+63954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb cfiType_22", false,-1, 1,0);
        vcdp->declBus(c+63955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb cfiType_23", false,-1, 1,0);
        vcdp->declBus(c+63956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb cfiType_24", false,-1, 1,0);
        vcdp->declBus(c+63957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb cfiType_25", false,-1, 1,0);
        vcdp->declBus(c+63958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb cfiType_26", false,-1, 1,0);
        vcdp->declBus(c+63959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb cfiType_27", false,-1, 1,0);
        vcdp->declBit(c+63960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb brIdx_0", false,-1);
        vcdp->declBit(c+63961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb brIdx_1", false,-1);
        vcdp->declBit(c+63962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb brIdx_2", false,-1);
        vcdp->declBit(c+63963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb brIdx_3", false,-1);
        vcdp->declBit(c+63964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb brIdx_4", false,-1);
        vcdp->declBit(c+63965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb brIdx_5", false,-1);
        vcdp->declBit(c+63966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb brIdx_6", false,-1);
        vcdp->declBit(c+63967,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb brIdx_7", false,-1);
        vcdp->declBit(c+63968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb brIdx_8", false,-1);
        vcdp->declBit(c+63969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb brIdx_9", false,-1);
        vcdp->declBit(c+63970,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb brIdx_10", false,-1);
        vcdp->declBit(c+63971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb brIdx_11", false,-1);
        vcdp->declBit(c+63972,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb brIdx_12", false,-1);
        vcdp->declBit(c+63973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb brIdx_13", false,-1);
        vcdp->declBit(c+63974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb brIdx_14", false,-1);
        vcdp->declBit(c+63975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb brIdx_15", false,-1);
        vcdp->declBit(c+63976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb brIdx_16", false,-1);
        vcdp->declBit(c+63977,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb brIdx_17", false,-1);
        vcdp->declBit(c+63978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb brIdx_18", false,-1);
        vcdp->declBit(c+63979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb brIdx_19", false,-1);
        vcdp->declBit(c+63980,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb brIdx_20", false,-1);
        vcdp->declBit(c+63981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb brIdx_21", false,-1);
        vcdp->declBit(c+63982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb brIdx_22", false,-1);
        vcdp->declBit(c+63983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb brIdx_23", false,-1);
        vcdp->declBit(c+63984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb brIdx_24", false,-1);
        vcdp->declBit(c+63985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb brIdx_25", false,-1);
        vcdp->declBit(c+63986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb brIdx_26", false,-1);
        vcdp->declBit(c+63987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb brIdx_27", false,-1);
        vcdp->declBit(c+63988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb r_btb_updatePipe_valid", false,-1);
        vcdp->declBus(c+63989,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb r_btb_updatePipe_bits_prediction_entry", false,-1, 4,0);
        vcdp->declQuad(c+63990,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb r_btb_updatePipe_bits_pc", false,-1, 38,0);
        vcdp->declBit(c+63992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb r_btb_updatePipe_bits_isValid", false,-1);
        vcdp->declQuad(c+63993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb r_btb_updatePipe_bits_br_pc", false,-1, 38,0);
        vcdp->declBus(c+63995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb r_btb_updatePipe_bits_cfiType", false,-1, 1,0);
        vcdp->declBus(c+63996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb pageHit_p", false,-1, 24,0);
        vcdp->declBus(c+30994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb pageHit", false,-1, 5,0);
        vcdp->declBus(c+63997,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb idxHit_idx", false,-1, 12,0);
        vcdp->declBus(c+63998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb idxHit_lo_lo", false,-1, 6,0);
        vcdp->declBus(c+63999,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb idxHit_lo", false,-1, 13,0);
    }
}

void VTestHarness::traceInitThis__1231(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+64000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb idxHit_hi_lo", false,-1, 6,0);
        vcdp->declBus(c+30995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb idxHit", false,-1, 27,0);
        vcdp->declBus(c+64001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb updatePageHit_p", false,-1, 24,0);
        vcdp->declBus(c+30996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb updatePageHit", false,-1, 5,0);
        vcdp->declBit(c+64002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb updateHit", false,-1);
        vcdp->declBit(c+30997,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb useUpdatePageHit", false,-1);
        vcdp->declBit(c+30998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb usePageHit", false,-1);
        vcdp->declBit(c+30999,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb doIdxPageRepl", false,-1);
        vcdp->declBus(c+64003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb nextPageRepl", false,-1, 2,0);
        vcdp->declBus(c+31000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb idxPageRepl", false,-1, 7,0);
        vcdp->declBus(c+31001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb idxPageUpdateOH", false,-1, 7,0);
        vcdp->declBus(c+31002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb idxPageUpdate_hi", false,-1, 3,0);
        vcdp->declBus(c+31003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb idxPageUpdate_lo", false,-1, 3,0);
        vcdp->declBus(c+31004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb idxPageUpdate_hi_1", false,-1, 1,0);
        vcdp->declBus(c+31005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb idxPageUpdate_lo_1", false,-1, 1,0);
        vcdp->declBus(c+31006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb idxPageUpdate", false,-1, 2,0);
        vcdp->declBus(c+31007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb idxPageReplEn", false,-1, 7,0);
        vcdp->declBit(c+31008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb samePage", false,-1);
        vcdp->declBit(c+31009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb doTgtPageRepl", false,-1);
        vcdp->declBus(c+31010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb tgtPageRepl", false,-1, 7,0);
        vcdp->declBus(c+31011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb tgtPageUpdate_hi", false,-1, 3,0);
        vcdp->declBus(c+31012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb tgtPageUpdate_lo", false,-1, 3,0);
        vcdp->declBus(c+31013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb tgtPageUpdate_hi_1", false,-1, 1,0);
        vcdp->declBus(c+31014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb tgtPageUpdate_lo_1", false,-1, 1,0);
        vcdp->declBus(c+31015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb tgtPageUpdate", false,-1, 2,0);
        vcdp->declBus(c+31016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb tgtPageReplEn", false,-1, 7,0);
        vcdp->declBit(c+31017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb both", false,-1);
        vcdp->declBus(c+31018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb next", false,-1, 2,0);
        vcdp->declBus(c+64004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb state_reg", false,-1, 26,0);
        vcdp->declBit(c+64005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb waddr_left_subtree_older", false,-1);
        vcdp->declBus(c+64006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb waddr_left_subtree_state", false,-1, 10,0);
        vcdp->declBus(c+64007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb waddr_right_subtree_state", false,-1, 14,0);
        vcdp->declBit(c+64008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb waddr_left_subtree_older_1", false,-1);
        vcdp->declBus(c+64009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb waddr_left_subtree_state_1", false,-1, 2,0);
        vcdp->declBus(c+64010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb waddr_right_subtree_state_1", false,-1, 6,0);
        vcdp->declBit(c+64011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb waddr_left_subtree_older_2", false,-1);
        vcdp->declBit(c+64012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb waddr_left_subtree_state_2", false,-1);
        vcdp->declBit(c+64013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb waddr_right_subtree_state_2", false,-1);
        vcdp->declBit(c+64014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb waddr_left_subtree_older_3", false,-1);
        vcdp->declBus(c+64015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb waddr_left_subtree_state_3", false,-1, 2,0);
        vcdp->declBus(c+64016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb waddr_right_subtree_state_3", false,-1, 2,0);
        vcdp->declBit(c+64017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb waddr_left_subtree_older_4", false,-1);
        vcdp->declBit(c+64018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb waddr_left_subtree_state_4", false,-1);
        vcdp->declBit(c+64019,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb waddr_right_subtree_state_4", false,-1);
        vcdp->declBit(c+64020,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb waddr_left_subtree_older_5", false,-1);
        vcdp->declBit(c+64021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb waddr_left_subtree_state_5", false,-1);
        vcdp->declBit(c+64022,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb waddr_right_subtree_state_5", false,-1);
        vcdp->declBit(c+64023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb waddr_left_subtree_older_6", false,-1);
        vcdp->declBus(c+64024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb waddr_left_subtree_state_6", false,-1, 6,0);
        vcdp->declBus(c+64025,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb waddr_right_subtree_state_6", false,-1, 6,0);
        vcdp->declBit(c+64026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb waddr_left_subtree_older_7", false,-1);
        vcdp->declBus(c+64027,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb waddr_left_subtree_state_7", false,-1, 2,0);
        vcdp->declBus(c+64028,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb waddr_right_subtree_state_7", false,-1, 2,0);
        vcdp->declBit(c+64029,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb waddr_left_subtree_older_8", false,-1);
        vcdp->declBit(c+64030,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb waddr_left_subtree_state_8", false,-1);
        vcdp->declBit(c+64031,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb waddr_right_subtree_state_8", false,-1);
        vcdp->declBit(c+64032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb waddr_left_subtree_older_9", false,-1);
        vcdp->declBit(c+64033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb waddr_left_subtree_state_9", false,-1);
        vcdp->declBit(c+64034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb waddr_right_subtree_state_9", false,-1);
        vcdp->declBit(c+64035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb waddr_left_subtree_older_10", false,-1);
        vcdp->declBus(c+64036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb waddr_left_subtree_state_10", false,-1, 2,0);
        vcdp->declBus(c+64037,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb waddr_right_subtree_state_10", false,-1, 2,0);
        vcdp->declBit(c+64038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb waddr_left_subtree_older_11", false,-1);
        vcdp->declBit(c+64039,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb waddr_left_subtree_state_11", false,-1);
        vcdp->declBit(c+64040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb waddr_right_subtree_state_11", false,-1);
        vcdp->declBit(c+64041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb waddr_left_subtree_older_12", false,-1);
        vcdp->declBit(c+64042,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb waddr_left_subtree_state_12", false,-1);
        vcdp->declBit(c+64043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb waddr_right_subtree_state_12", false,-1);
        vcdp->declBus(c+31019,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb waddr", false,-1, 4,0);
        vcdp->declBit(c+64044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb r_respPipe_valid", false,-1);
        vcdp->declBit(c+64045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb r_respPipe_bits_taken", false,-1);
        vcdp->declBus(c+64046,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb r_respPipe_bits_entry", false,-1, 4,0);
        vcdp->declBus(c+31020,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb state_reg_touch_way_sized", false,-1, 4,0);
        vcdp->declBit(c+31021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb state_reg_set_left_older", false,-1);
        vcdp->declBit(c+31022,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb state_reg_set_left_older_1", false,-1);
        vcdp->declBit(c+31023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb state_reg_set_left_older_2", false,-1);
        vcdp->declBit(c+31024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb state_reg_set_left_older_3", false,-1);
        vcdp->declBit(c+31023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb state_reg_set_left_older_4", false,-1);
        vcdp->declBus(c+31025,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb mask", false,-1, 31,0);
        vcdp->declBit(c+31026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb idxWritesEven", false,-1);
        vcdp->declBus(c+31027,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb io_resp_bits_entry_hi", false,-1, 11,0);
        vcdp->declBus(c+31028,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb io_resp_bits_entry_lo", false,-1, 15,0);
        vcdp->declBus(c+31029,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb io_resp_bits_entry_hi_1", false,-1, 7,0);
        vcdp->declBus(c+31030,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb io_resp_bits_entry_lo_1", false,-1, 7,0);
        vcdp->declBus(c+31031,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb io_resp_bits_entry_hi_2", false,-1, 3,0);
        vcdp->declBus(c+31032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb io_resp_bits_entry_lo_2", false,-1, 3,0);
        vcdp->declBus(c+31033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb io_resp_bits_entry_hi_3", false,-1, 1,0);
        vcdp->declBus(c+31034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb io_resp_bits_entry_lo_3", false,-1, 1,0);
        vcdp->declBit(c+31035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb leftOne", false,-1);
        vcdp->declBit(c+31036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb leftOne_1", false,-1);
        vcdp->declBit(c+31037,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb rightOne", false,-1);
        vcdp->declBit(c+31038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb rightOne_1", false,-1);
        vcdp->declBit(c+31039,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb rightTwo", false,-1);
        vcdp->declBit(c+31040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb leftOne_2", false,-1);
        vcdp->declBit(c+31041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb leftTwo", false,-1);
        vcdp->declBit(c+31042,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb leftOne_3", false,-1);
        vcdp->declBit(c+31043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb rightOne_2", false,-1);
        vcdp->declBit(c+31044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb leftOne_4", false,-1);
        vcdp->declBit(c+31045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb leftTwo_1", false,-1);
        vcdp->declBit(c+31046,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb leftOne_5", false,-1);
        vcdp->declBit(c+31047,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb rightOne_3", false,-1);
    }
}
