// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _s_sort_hw_HH_
#define _s_sort_hw_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "s_sort_hw_sitofp_bkb.h"
#include "s_sort_hw_fcmp_32cud.h"
#include "s_sort_hw_mux_104dEe.h"
#include "s_sort_hw_result.h"

namespace ap_rtl {

struct s_sort_hw : public sc_module {
    // Port declarations 10
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<32> > input_r_TDATA;
    sc_in< sc_logic > input_r_TVALID;
    sc_out< sc_logic > input_r_TREADY;
    sc_in< sc_lv<1> > input_r_TLAST;
    sc_out< sc_lv<32> > output_r_TDATA;
    sc_out< sc_logic > output_r_TVALID;
    sc_in< sc_logic > output_r_TREADY;
    sc_out< sc_lv<1> > output_r_TLAST;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<5> > ap_var_for_const1;


    // Module declarations
    s_sort_hw(sc_module_name name);
    SC_HAS_PROCESS(s_sort_hw);

    ~s_sort_hw();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    s_sort_hw_result* result_U;
    s_sort_hw_sitofp_bkb<1,6,32,32>* s_sort_hw_sitofp_bkb_U1;
    s_sort_hw_fcmp_32cud<1,2,32,32,1>* s_sort_hw_fcmp_32cud_U2;
    s_sort_hw_mux_104dEe<1,1,32,32,32,32,32,32,32,32,32,32,4,32>* s_sort_hw_mux_104dEe_U3;
    s_sort_hw_mux_104dEe<1,1,32,32,32,32,32,32,32,32,32,32,4,32>* s_sort_hw_mux_104dEe_U4;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_lv<32> > input_V_data_0_data_out;
    sc_signal< sc_logic > input_V_data_0_vld_in;
    sc_signal< sc_logic > input_V_data_0_vld_out;
    sc_signal< sc_logic > input_V_data_0_ack_in;
    sc_signal< sc_logic > input_V_data_0_ack_out;
    sc_signal< sc_lv<32> > input_V_data_0_payload_A;
    sc_signal< sc_lv<32> > input_V_data_0_payload_B;
    sc_signal< sc_logic > input_V_data_0_sel_rd;
    sc_signal< sc_logic > input_V_data_0_sel_wr;
    sc_signal< sc_logic > input_V_data_0_sel;
    sc_signal< sc_logic > input_V_data_0_load_A;
    sc_signal< sc_logic > input_V_data_0_load_B;
    sc_signal< sc_lv<2> > input_V_data_0_state;
    sc_signal< sc_logic > input_V_data_0_state_cmp_full;
    sc_signal< sc_logic > input_V_last_V_0_vld_in;
    sc_signal< sc_logic > input_V_last_V_0_ack_out;
    sc_signal< sc_lv<2> > input_V_last_V_0_state;
    sc_signal< sc_lv<32> > output_V_data_1_data_out;
    sc_signal< sc_logic > output_V_data_1_vld_in;
    sc_signal< sc_logic > output_V_data_1_vld_out;
    sc_signal< sc_logic > output_V_data_1_ack_in;
    sc_signal< sc_logic > output_V_data_1_ack_out;
    sc_signal< sc_lv<32> > output_V_data_1_payload_A;
    sc_signal< sc_lv<32> > output_V_data_1_payload_B;
    sc_signal< sc_logic > output_V_data_1_sel_rd;
    sc_signal< sc_logic > output_V_data_1_sel_wr;
    sc_signal< sc_logic > output_V_data_1_sel;
    sc_signal< sc_logic > output_V_data_1_load_A;
    sc_signal< sc_logic > output_V_data_1_load_B;
    sc_signal< sc_lv<2> > output_V_data_1_state;
    sc_signal< sc_logic > output_V_data_1_state_cmp_full;
    sc_signal< sc_lv<1> > output_V_last_V_1_data_out;
    sc_signal< sc_logic > output_V_last_V_1_vld_in;
    sc_signal< sc_logic > output_V_last_V_1_vld_out;
    sc_signal< sc_logic > output_V_last_V_1_ack_in;
    sc_signal< sc_logic > output_V_last_V_1_ack_out;
    sc_signal< sc_lv<1> > output_V_last_V_1_payload_A;
    sc_signal< sc_lv<1> > output_V_last_V_1_payload_B;
    sc_signal< sc_logic > output_V_last_V_1_sel_rd;
    sc_signal< sc_logic > output_V_last_V_1_sel_wr;
    sc_signal< sc_logic > output_V_last_V_1_sel;
    sc_signal< sc_logic > output_V_last_V_1_load_A;
    sc_signal< sc_logic > output_V_last_V_1_load_B;
    sc_signal< sc_lv<2> > output_V_last_V_1_state;
    sc_signal< sc_logic > output_V_last_V_1_state_cmp_full;
    sc_signal< sc_logic > input_r_TDATA_blk_n;
    sc_signal< sc_lv<17> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > icmp_ln19_fu_301_p2;
    sc_signal< sc_logic > output_r_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<1> > icmp_ln44_reg_843;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< sc_lv<1> > icmp_ln44_reg_843_pp1_iter1_reg;
    sc_signal< sc_lv<4> > i_1_reg_249;
    sc_signal< sc_lv<4> > i_2_fu_307_p2;
    sc_signal< bool > ap_block_state2;
    sc_signal< sc_lv<4> > i_fu_373_p2;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<32> > zext_ln33_fu_411_p1;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<1> > icmp_ln33_fu_415_p2;
    sc_signal< sc_lv<4> > i_4_fu_421_p2;
    sc_signal< sc_lv<4> > i_4_reg_785;
    sc_signal< sc_lv<4> > result_addr_1_reg_790;
    sc_signal< sc_lv<32> > j_fu_432_p2;
    sc_signal< sc_lv<32> > j_reg_796;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<4> > result_addr_2_reg_804;
    sc_signal< sc_lv<1> > icmp_ln34_fu_438_p2;
    sc_signal< sc_lv<32> > result_q0;
    sc_signal< sc_lv<32> > result_load_reg_810;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<32> > result_q1;
    sc_signal< sc_lv<32> > result_load_1_reg_816;
    sc_signal< sc_lv<1> > and_ln35_1_fu_525_p2;
    sc_signal< sc_lv<1> > and_ln35_1_reg_823;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<1> > p_Result_s_reg_827;
    sc_signal< sc_lv<32> > p_Val2_5_fu_635_p3;
    sc_signal< sc_lv<32> > p_Val2_5_reg_832;
    sc_signal< sc_lv<32> > p_Val2_6_fu_648_p3;
    sc_signal< sc_lv<32> > p_Val2_6_reg_838;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<1> > icmp_ln44_fu_654_p2;
    sc_signal< bool > ap_block_state16_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state17_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state17_io;
    sc_signal< bool > ap_block_state18_pp1_stage0_iter2;
    sc_signal< bool > ap_block_state18_io;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<4> > i_5_fu_660_p2;
    sc_signal< sc_lv<4> > i_5_reg_847;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<32> > tmp_data_2_fu_666_p12;
    sc_signal< sc_lv<1> > tmp_last_V_fu_693_p2;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state16;
    sc_signal< sc_lv<4> > result_address0;
    sc_signal< sc_logic > result_ce0;
    sc_signal< sc_logic > result_we0;
    sc_signal< sc_lv<32> > result_d0;
    sc_signal< sc_lv<4> > result_address1;
    sc_signal< sc_logic > result_ce1;
    sc_signal< sc_logic > result_we1;
    sc_signal< sc_lv<4> > ap_phi_mux_i_0_phi_fu_211_p4;
    sc_signal< sc_lv<4> > i_0_reg_207;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<4> > i1_0_reg_218;
    sc_signal< sc_lv<1> > icmp_ln29_fu_367_p2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<4> > i2_0_reg_229;
    sc_signal< sc_lv<32> > j_0_in_reg_240;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_lv<4> > ap_phi_mux_i_1_phi_fu_253_p4;
    sc_signal< sc_lv<64> > zext_ln30_fu_379_p1;
    sc_signal< sc_lv<64> > zext_ln35_fu_427_p1;
    sc_signal< sc_lv<64> > sext_ln35_fu_444_p1;
    sc_signal< sc_lv<32> > tmp_data_fu_116;
    sc_signal< sc_lv<32> > tmp_data_1_fu_120;
    sc_signal< sc_lv<32> > tmp_data_3_fu_124;
    sc_signal< sc_lv<32> > tmp_data_4_fu_128;
    sc_signal< sc_lv<32> > tmp_data_5_fu_132;
    sc_signal< sc_lv<32> > tmp_data_6_fu_136;
    sc_signal< sc_lv<32> > tmp_data_7_fu_140;
    sc_signal< sc_lv<32> > tmp_data_8_fu_144;
    sc_signal< sc_lv<32> > tmp_data_9_fu_148;
    sc_signal< sc_lv<32> > tmp_data_10_fu_152;
    sc_signal< bool > ap_block_pp1_stage0_01001;
    sc_signal< sc_lv<32> > tmp_1_fu_384_p12;
    sc_signal< sc_lv<32> > grp_fu_261_p1;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<32> > p_Val2_s_fu_449_p1;
    sc_signal< sc_lv<32> > bitcast_ln35_1_fu_466_p1;
    sc_signal< sc_lv<8> > tmp_V_fu_452_p4;
    sc_signal< sc_lv<23> > tmp_V_1_fu_462_p1;
    sc_signal< sc_lv<1> > icmp_ln35_1_fu_489_p2;
    sc_signal< sc_lv<1> > icmp_ln35_fu_483_p2;
    sc_signal< sc_lv<8> > tmp_6_fu_469_p4;
    sc_signal< sc_lv<23> > trunc_ln35_1_fu_479_p1;
    sc_signal< sc_lv<1> > icmp_ln35_3_fu_507_p2;
    sc_signal< sc_lv<1> > icmp_ln35_2_fu_501_p2;
    sc_signal< sc_lv<1> > or_ln35_fu_495_p2;
    sc_signal< sc_lv<1> > or_ln35_1_fu_513_p2;
    sc_signal< sc_lv<1> > and_ln35_fu_519_p2;
    sc_signal< sc_lv<1> > grp_fu_265_p2;
    sc_signal< sc_lv<25> > mantissa_V_fu_539_p4;
    sc_signal< sc_lv<9> > zext_ln339_fu_553_p1;
    sc_signal< sc_lv<9> > add_ln339_fu_557_p2;
    sc_signal< sc_lv<8> > sub_ln1311_fu_571_p2;
    sc_signal< sc_lv<1> > isNeg_fu_563_p3;
    sc_signal< sc_lv<9> > sext_ln1311_fu_577_p1;
    sc_signal< sc_lv<9> > ush_fu_581_p3;
    sc_signal< sc_lv<32> > sext_ln1311_1_fu_589_p1;
    sc_signal< sc_lv<25> > sext_ln1311_2_fu_593_p1;
    sc_signal< sc_lv<79> > zext_ln682_fu_549_p1;
    sc_signal< sc_lv<79> > zext_ln1287_fu_597_p1;
    sc_signal< sc_lv<25> > r_V_fu_601_p2;
    sc_signal< sc_lv<1> > tmp_9_fu_613_p3;
    sc_signal< sc_lv<79> > r_V_1_fu_607_p2;
    sc_signal< sc_lv<32> > zext_ln662_fu_621_p1;
    sc_signal< sc_lv<32> > tmp_5_fu_625_p4;
    sc_signal< sc_lv<32> > result_V_1_fu_643_p2;
    sc_signal< sc_lv<17> > ap_NS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< bool > ap_block_state19;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<17> ap_ST_fsm_state1;
    static const sc_lv<17> ap_ST_fsm_state2;
    static const sc_lv<17> ap_ST_fsm_state3;
    static const sc_lv<17> ap_ST_fsm_state4;
    static const sc_lv<17> ap_ST_fsm_state5;
    static const sc_lv<17> ap_ST_fsm_state6;
    static const sc_lv<17> ap_ST_fsm_state7;
    static const sc_lv<17> ap_ST_fsm_state8;
    static const sc_lv<17> ap_ST_fsm_state9;
    static const sc_lv<17> ap_ST_fsm_state10;
    static const sc_lv<17> ap_ST_fsm_state11;
    static const sc_lv<17> ap_ST_fsm_state12;
    static const sc_lv<17> ap_ST_fsm_state13;
    static const sc_lv<17> ap_ST_fsm_state14;
    static const sc_lv<17> ap_ST_fsm_state15;
    static const sc_lv<17> ap_ST_fsm_pp1_stage0;
    static const sc_lv<17> ap_ST_fsm_state19;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_F;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<4> ap_const_lv4_3;
    static const sc_lv<4> ap_const_lv4_4;
    static const sc_lv<4> ap_const_lv4_5;
    static const sc_lv<4> ap_const_lv4_6;
    static const sc_lv<4> ap_const_lv4_7;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<9> ap_const_lv9_181;
    static const sc_lv<8> ap_const_lv8_7F;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_37;
    static const sc_lv<4> ap_const_lv4_9;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<32> ap_const_lv32_10;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_add_ln339_fu_557_p2();
    void thread_and_ln35_1_fu_525_p2();
    void thread_and_ln35_fu_519_p2();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_01001();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_state16_pp1_stage0_iter0();
    void thread_ap_block_state17_io();
    void thread_ap_block_state17_pp1_stage0_iter1();
    void thread_ap_block_state18_io();
    void thread_ap_block_state18_pp1_stage0_iter2();
    void thread_ap_block_state19();
    void thread_ap_block_state2();
    void thread_ap_condition_pp1_exit_iter0_state16();
    void thread_ap_enable_pp1();
    void thread_ap_idle_pp1();
    void thread_ap_phi_mux_i_0_phi_fu_211_p4();
    void thread_ap_phi_mux_i_1_phi_fu_253_p4();
    void thread_ap_rst_n_inv();
    void thread_bitcast_ln35_1_fu_466_p1();
    void thread_i_2_fu_307_p2();
    void thread_i_4_fu_421_p2();
    void thread_i_5_fu_660_p2();
    void thread_i_fu_373_p2();
    void thread_icmp_ln19_fu_301_p2();
    void thread_icmp_ln29_fu_367_p2();
    void thread_icmp_ln33_fu_415_p2();
    void thread_icmp_ln34_fu_438_p2();
    void thread_icmp_ln35_1_fu_489_p2();
    void thread_icmp_ln35_2_fu_501_p2();
    void thread_icmp_ln35_3_fu_507_p2();
    void thread_icmp_ln35_fu_483_p2();
    void thread_icmp_ln44_fu_654_p2();
    void thread_input_V_data_0_ack_in();
    void thread_input_V_data_0_ack_out();
    void thread_input_V_data_0_data_out();
    void thread_input_V_data_0_load_A();
    void thread_input_V_data_0_load_B();
    void thread_input_V_data_0_sel();
    void thread_input_V_data_0_state_cmp_full();
    void thread_input_V_data_0_vld_in();
    void thread_input_V_data_0_vld_out();
    void thread_input_V_last_V_0_ack_out();
    void thread_input_V_last_V_0_vld_in();
    void thread_input_r_TDATA_blk_n();
    void thread_input_r_TREADY();
    void thread_isNeg_fu_563_p3();
    void thread_j_fu_432_p2();
    void thread_mantissa_V_fu_539_p4();
    void thread_or_ln35_1_fu_513_p2();
    void thread_or_ln35_fu_495_p2();
    void thread_output_V_data_1_ack_in();
    void thread_output_V_data_1_ack_out();
    void thread_output_V_data_1_data_out();
    void thread_output_V_data_1_load_A();
    void thread_output_V_data_1_load_B();
    void thread_output_V_data_1_sel();
    void thread_output_V_data_1_state_cmp_full();
    void thread_output_V_data_1_vld_in();
    void thread_output_V_data_1_vld_out();
    void thread_output_V_last_V_1_ack_in();
    void thread_output_V_last_V_1_ack_out();
    void thread_output_V_last_V_1_data_out();
    void thread_output_V_last_V_1_load_A();
    void thread_output_V_last_V_1_load_B();
    void thread_output_V_last_V_1_sel();
    void thread_output_V_last_V_1_state_cmp_full();
    void thread_output_V_last_V_1_vld_in();
    void thread_output_V_last_V_1_vld_out();
    void thread_output_r_TDATA();
    void thread_output_r_TDATA_blk_n();
    void thread_output_r_TLAST();
    void thread_output_r_TVALID();
    void thread_p_Val2_5_fu_635_p3();
    void thread_p_Val2_6_fu_648_p3();
    void thread_p_Val2_s_fu_449_p1();
    void thread_r_V_1_fu_607_p2();
    void thread_r_V_fu_601_p2();
    void thread_result_V_1_fu_643_p2();
    void thread_result_address0();
    void thread_result_address1();
    void thread_result_ce0();
    void thread_result_ce1();
    void thread_result_d0();
    void thread_result_we0();
    void thread_result_we1();
    void thread_sext_ln1311_1_fu_589_p1();
    void thread_sext_ln1311_2_fu_593_p1();
    void thread_sext_ln1311_fu_577_p1();
    void thread_sext_ln35_fu_444_p1();
    void thread_sub_ln1311_fu_571_p2();
    void thread_tmp_5_fu_625_p4();
    void thread_tmp_6_fu_469_p4();
    void thread_tmp_9_fu_613_p3();
    void thread_tmp_V_1_fu_462_p1();
    void thread_tmp_V_fu_452_p4();
    void thread_tmp_last_V_fu_693_p2();
    void thread_trunc_ln35_1_fu_479_p1();
    void thread_ush_fu_581_p3();
    void thread_zext_ln1287_fu_597_p1();
    void thread_zext_ln30_fu_379_p1();
    void thread_zext_ln339_fu_553_p1();
    void thread_zext_ln33_fu_411_p1();
    void thread_zext_ln35_fu_427_p1();
    void thread_zext_ln662_fu_621_p1();
    void thread_zext_ln682_fu_549_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
