{
  "main": {
    "id": "98efdd25394597b9",
    "type": "split",
    "children": [
      {
        "id": "2c8cc96d7faed404",
        "type": "tabs",
        "dimension": 82.83010365029293,
        "children": [
          {
            "id": "61359b0f67313b69",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "Verilog/Verilog打拍后仿真结果并没有打拍.md",
                "mode": "source",
                "source": false
              }
            }
          }
        ]
      },
      {
        "id": "344945dc83d8e055",
        "type": "tabs",
        "dimension": 17.169896349707077,
        "children": [
          {
            "id": "afb068108728b125",
            "type": "leaf",
            "state": {
              "type": "outline",
              "state": {
                "file": "Verilog/Verilog打拍后仿真结果并没有打拍.md"
              }
            }
          }
        ]
      }
    ],
    "direction": "vertical"
  },
  "left": {
    "id": "16c91f2fc827e687",
    "type": "split",
    "children": [
      {
        "id": "414a5e45d51a5fd3",
        "type": "tabs",
        "children": [
          {
            "id": "da97cfffa7322d52",
            "type": "leaf",
            "state": {
              "type": "file-explorer",
              "state": {
                "sortOrder": "alphabetical"
              }
            }
          },
          {
            "id": "f7542d02bcdc8881",
            "type": "leaf",
            "state": {
              "type": "search",
              "state": {
                "query": "",
                "matchingCase": false,
                "explainSearch": false,
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical"
              }
            }
          },
          {
            "id": "9229fd310c32c839",
            "type": "leaf",
            "state": {
              "type": "starred",
              "state": {}
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 296.5
  },
  "right": {
    "id": "293b943d9c2c08a2",
    "type": "split",
    "children": [
      {
        "id": "44790181d670f997",
        "type": "tabs",
        "children": [
          {
            "id": "0c46bf9e7c27d978",
            "type": "leaf",
            "state": {
              "type": "backlink",
              "state": {
                "file": "Verilog/Verilog打拍后仿真结果并没有打拍.md",
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical",
                "showSearch": false,
                "searchQuery": "",
                "backlinkCollapsed": false,
                "unlinkedCollapsed": true
              }
            }
          },
          {
            "id": "c73f99c054f436d7",
            "type": "leaf",
            "state": {
              "type": "outgoing-link",
              "state": {
                "file": "Verilog/Verilog打拍后仿真结果并没有打拍.md",
                "linksCollapsed": false,
                "unlinkedCollapsed": true
              }
            }
          },
          {
            "id": "dfc8302994d3abea",
            "type": "leaf",
            "state": {
              "type": "tag",
              "state": {
                "sortOrder": "frequency",
                "useHierarchy": true
              }
            }
          },
          {
            "id": "5cc0136930a654d5",
            "type": "leaf",
            "state": {
              "type": "outline",
              "state": {
                "file": "Verilog/Verilog打拍后仿真结果并没有打拍.md"
              }
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 300,
    "collapsed": true
  },
  "left-ribbon": {
    "hiddenItems": {
      "switcher:打开快速切换": false,
      "graph:查看关系图谱": false,
      "canvas:新建白板": false,
      "daily-notes:打开/创建今天的日记": false,
      "templates:插入模板": false,
      "command-palette:打开命令面板": false
    }
  },
  "active": "61359b0f67313b69",
  "lastOpenFiles": [
    "Verilog/Verilog基础知识.md",
    "Verilog/Verilog打拍后仿真结果并没有打拍.md",
    "Verilog/同步复位异步复位.pdf",
    "Verilog/关于使用结构化描述方式编写RTL代码时逻辑门的延时语法的功能解释.md",
    "RISC-V/RISC-V基础知识.md",
    "RISC-V/RISC-V-Reader-Chinese-v2p1.pdf",
    "RISC-V/'手把手教你设计CPU--RISC-V处理器'笔记.md",
    "RISC-V/计算机组成与设计-硬件_软件接口_RISC-V版相关资料/RISC-V-Reference-Data.pdf",
    "Quartus_Modelsim_QA/ModelSim报错(1).md",
    "Quartus_Modelsim_QA/通过quartus启动modelsim-altera仿真时出现nativelink error-couldn‘t execute invalid argument的问题.md",
    "Linux/Linux中常用的tar打包与解压操作.md",
    "Github_QA/Git & Github Q&A.md",
    "DC/DC学习中时无法保存为ddc文件的问题.md",
    "电子电路与计算机基础知识/计算机基本知识/字节(Byte)与比特(位)(bit).md",
    "电子电路与计算机基础知识/计算机基本知识/小端格式和大端格式(Little-Endian&Big-Endian).md",
    "Vim/gvim中文简明教程-tutor官方中文教程.md",
    "未命名.canvas",
    "Fig_Bed.md",
    "RISC-V/计算机组成与设计-硬件_软件接口_RISC-V版相关资料/Lecture PPT/~$Chapter_04-RISC-V.ppt",
    "RISC-V/计算机组成与设计-硬件_软件接口_RISC-V版相关资料/Lecture PPT/~$Chapter_03-RISC-V.ppt",
    "RISC-V/计算机组成与设计-硬件_软件接口_RISC-V版相关资料/Lecture PPT/~$Chapter_02-RISC-V.ppt",
    "Fig_Bed/Pasted image 20230422123335.png",
    "Fig_Bed/Pasted image 20230422123310.png",
    "Fig_Bed/Pasted image 20230418165053.jpg",
    "Fig_Bed/Pasted image 20230418165053.png",
    "RISC-V/计算机组成与设计-硬件_软件接口_RISC-V版相关资料/RISC-V-Reference-Data.pdf.crdownload",
    "RISC-V/计算机组成与设计-硬件_软件接口_RISC-V版相关资料/Lecture PPT/Chapter_06-RISC-V.ppt",
    "RISC-V/计算机组成与设计-硬件_软件接口_RISC-V版相关资料/Lecture PPT/Chapter_05-RISC-V.ppt",
    "RISC-V/计算机组成与设计-硬件_软件接口_RISC-V版相关资料/Lecture PPT/Chapter_04-RISC-V.ppt",
    "Fig_Bed/Pasted image 20230417111057.png",
    "Fig_Bed/Pasted image 20230416220951.png",
    "Fig_Bed/Pasted image 20230416203722.png",
    "Fig_Bed/Pasted image 20230415191830.png",
    "Fig_Bed/modelsim_Tx_data_ready2.png",
    "Fig_Bed/modelsim_Tx_data_ready.png",
    "Verilog/一元约简运算符.md",
    "Verilog/`define与parameter的区别.md",
    "Verilog/Markdown语法最全汇总.md",
    "未命名 1.canvas",
    "未命名.md"
  ]
}