<?xml version="1.0"?>
   <lpd_slow_ctrl_sequence name="AsicSlowParameters.xml"
   xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
   xsi:noNamespaceSchemaLocation="lpdSlowCtrlSequence.xsd">
   <!-- This file is hand edited -->

   <mux_decoder_default value="0"/>
   <feedback_select_default value="0"/>
   <self_test_decoder_default value="0"/>
   <self_test_enable value="1"/>

   <!-- Light up a pixel in the middle of each ASIC -->
   <self_test_decoder pixel="232" value="3"/>
   <feedback_select pixel="232" value="1"/>
   <self_test_decoder pixel="0" value="3"/>
   <feedback_select pixel="0" value="1"/>

   <daq_bias index="0" value="13"/>
   <daq_bias index="1" value="18"/>
   <daq_bias index="2" value="23"/>
   <daq_bias index="3" value="24"/>
   <daq_bias index="4" value="18"/>
   <daq_bias index="5" value="20"/>
   <daq_bias index="6" value="23"/>
   <daq_bias index="7" value="25"/>
   <daq_bias index="8" value="18"/>
   <daq_bias index="9" value="16"/>
   <daq_bias index="10" value="18"/>
   <daq_bias index="11" value="21"/>
   <daq_bias index="12" value="25"/>
   <daq_bias index="13" value="22"/>
   <daq_bias index="14" value="31"/>
   <daq_bias index="15" value="29"/>
   <daq_bias index="16" value="25"/>
   <daq_bias index="17" value="18"/>
   <daq_bias index="18" value="16"/>
   <daq_bias index="19" value="22"/>
   <daq_bias index="20" value="23"/>
   <daq_bias index="21" value="22"/>
   <daq_bias index="22" value="22"/>
   <daq_bias index="23" value="24"/>
   <daq_bias index="24" value="23"/>
   <daq_bias index="25" value="24"/>
   <daq_bias index="26" value="23"/>
   <daq_bias index="27" value="22"/>
   <daq_bias index="28" value="23"/>
   <daq_bias index="29" value="23"/>
   <daq_bias index="30" value="15"/>
   <daq_bias index="31" value="16"/>
   <daq_bias index="32" value="18"/>
   <daq_bias index="33" value="23"/>
   <daq_bias index="34" value="25"/>
   <daq_bias index="35" value="8"/>
   <daq_bias index="36" value="0"/>
   <daq_bias index="37" value="19"/>
   <daq_bias index="38" value="19"/>
   <daq_bias index="39" value="19"/>
   <daq_bias index="40" value="19"/>
   <daq_bias index="41" value="19"/>
   <daq_bias index="42" value="23"/>
   <daq_bias index="43" value="23"/>
   <daq_bias index="44" value="23"/>
   <daq_bias index="45" value="19"/>
   <daq_bias index="46" value="23"/>

   <spare_bits value="0"/>
   <filter_control value="0"/>
   <adc_clock_delay value="4"/>
   <digital_control value="5406687746"/>
   <!-- Digital control configuration: reserved 0 reset3 9 reset2 7 reset1 7 clockcounteroffset 2 clockselect 2 -->
   <!-- ADC clock delay configuration: reserved 0 delayadjust 4 -->
   
   <!-- Matt's configuration instructions:

	
	ADC Clk Delay	100
	Reset 3 (not significant in this mode)	1001
	Reset 2 (not significant in this mode)	111
	Reset 1 (not significant in this mode)	111
	Clk Cntr Offset (not significant in this mode)	10
	Clk Select	10
	100x Filter	Disabled
	ADC alt I/P	OFF
	Pixel MUX (all pixels)	000
	Self Test (test pattern)	000  (011)
	Calibrate Select	Vcalib Buff
	Bias 1	01101    13
	Bias 2	10010    18
	Bias 3	10111    23
	Bias 4	11000    24
	Bias 5	10010    18
	Bias 6	10100    20
	Bias 7	10111    23
	Bias 8	11001    25
	Bias 9	10010    18
	Bias 10	10000    16
	Bias 11	10010    18
	Bias 12	10101    21
	Bias 13	11001    25
	Bias 14	10110    22
	Bias 15	11111    31
	Bias 16	11101    29
	Bias 17	11001    25
	Bias 18	10010    18
	Bias 19	10000    16
	Bias 20	10110    22
	Bias 21	10111    23
	Bias 22	10110    22
	Bias 23	10110    22
	Bias 24	11000    24
	Bias 25	10111    23
	Bias 26	11000    24
	Bias 27	10111    23
	Bias 28	10110    22
	Bias 29	10111    23
	Bias 30	10111    23
	Bias 31	01111    15
	Bias 32	10000    16
	Bias 33	10010    18
	Bias 34	10111    23
	Bias 35	11001    25
	Bias 36	01000     8
	Bias 37	00000     0
	Bias 38	10011    19
	Bias 39	10011    19
	Bias 40	10011    19
	Bias 41	10011    19
	Bias 42	10011    19
	Bias 43	10111    23
	Bias 44	10111    23
	Bias 45	10111    23
	Bias 46	10011    19
	Bias 47	10111    23
	Self Test En	Enabled
		
	-->	
  

</lpd_slow_ctrl_sequence> 
