Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Oct 29 15:02:47 2020
| Host         : blacklaptop running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file TestADCQuadDemodSerial_control_sets_placed.rpt
| Design       : TestADCQuadDemodSerial
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   274 |
|    Minimum number of control sets                        |   135 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |   139 |
| Unused register locations in slices containing registers |   916 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   274 |
| >= 0 to < 4        |    37 |
| >= 4 to < 6        |    20 |
| >= 6 to < 8        |    17 |
| >= 8 to < 10       |    11 |
| >= 10 to < 12      |     9 |
| >= 12 to < 14      |    10 |
| >= 14 to < 16      |     3 |
| >= 16              |   167 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             918 |          257 |
| No           | No                    | Yes                    |             129 |           39 |
| No           | Yes                   | No                     |            1758 |          494 |
| Yes          | No                    | No                     |             599 |          164 |
| Yes          | No                    | Yes                    |              82 |           16 |
| Yes          | Yes                   | No                     |           11238 |         3143 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|               Clock Signal              |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |         1.00 |
|  mmcm0/mmcm_clk                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  mmcm0/mmcm_clk                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  mmcm0/mmcm_clk                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  mmcm0/mmcm_clk                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/ila0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                 | ADCQuadDemodSerial_module/ila0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                       |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/ila0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                 | ADCQuadDemodSerial_module/ila0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                       |                1 |              1 |         1.00 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/ila0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                   | ADCQuadDemodSerial_module/ila0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                       |                1 |              1 |         1.00 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/TX_module/FSM/FSM_onehot_current_state_reg[3]_0                                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/LP_filter/FIR/gen_middle[23].middle_reg/sum_reg/reg_state_reg[2]_0                                                                                                                                                             | mmcm0/sync_rst/shift_reg/RST_repN_1                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |         2.00 |
|  mmcm0/mmcm_clk                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  mmcm0/mmcm_clk                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/LP_filter/FIR/gen_middle[23].middle_reg/sum_reg/reg_state_reg[2]_0                                                                                                                                                             | mmcm0/sync_rst/shift_reg/RST_repN_66                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/LP_filter/FIR/gen_middle[36].middle_reg/sum_reg/reg_state_reg[2]_0                                                                                                                                                             | mmcm0/sync_rst/shift_reg/RST_repN_39                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  mmcm0/mmcm_clk                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |         2.00 |
|  mmcm0/mmcm_clk                         |                                                                                                                                                                                                                                                          | mmcm0/sync_rst/shift_reg/RST_repN_19                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/carrier_x8_sample_rate/Timer_module/done_sig_reg_0                                                                                                                                                                             | mmcm0/sync_rst/shift_reg/RST_repN_19                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  mmcm0/mmcm_clk                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  mmcm0/mmcm_clk                         |                                                                                                                                                                                                                                                          | ADCQuadDemodSerial_module/ila0/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                   |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  mmcm0/mmcm_clk                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  mmcm0/mmcm_clk                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  mmcm0/mmcm_clk                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/LP_filter/FIR/gen_middle[23].middle_reg/sum_reg/reg_state_reg[2]_0                                                                                                                                                             | mmcm0/sync_rst/shift_reg/RST_repN_64                                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  mmcm0/mmcm_clk                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  mmcm0/mmcm_clk                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  mmcm0/mmcm_clk                         |                                                                                                                                                                                                                                                          | ADCQuadDemodSerial_module/ila0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/TX_module/FSM/FSM_onehot_current_state[3]_i_1_n_0                                                                                                                                                                              | mmcm0/sync_rst/shift_reg/RST_repN_29                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  mmcm0/mmcm_clk                         |                                                                                                                                                                                                                                                          | ADCQuadDemodSerial_module/ila0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/LP_filter/FIR/gen_middle[36].middle_reg/sum_reg/reg_state_reg[2]_0                                                                                                                                                             | mmcm0/sync_rst/shift_reg/RST_repN_51                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  mmcm0/mmcm_clk                         |                                                                                                                                                                                                                                                          | ADCQuadDemodSerial_module/ila0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  mmcm0/mmcm_clk                         |                                                                                                                                                                                                                                                          | ADCQuadDemodSerial_module/ila0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  mmcm0/mmcm_clk                         |                                                                                                                                                                                                                                                          | ADCQuadDemodSerial_module/ila0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  mmcm0/mmcm_clk                         |                                                                                                                                                                                                                                                          | ADCQuadDemodSerial_module/ila0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                            |                1 |              4 |         4.00 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/TX_module/word_timer/count_out_sig[3]_i_1_n_0                                                                                                                                                                                  | ADCQuadDemodSerial_module/TX_module/FSM/Q[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/ila0/U0/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                        | ADCQuadDemodSerial_module/ila0/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                         |                1 |              4 |         4.00 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/QuadDemod/I/gen_I.LO/count_out_sig[3]_i_2_n_0                                                                                                                                                                                  | ADCQuadDemodSerial_module/QuadDemod/I/gen_I.LO/LO/Timer_module/count_out_sig[3]_i_1_n_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/carrier_x8_sample_rate/Timer_module/done_sig_reg_0                                                                                                                                                                             | ADCQuadDemodSerial_module/QuadDemod/Q/gen_Q.LO/LO/Timer_module/count_out_sig[3]_i_1__0_n_0                                                                                                                                              |                1 |              4 |         4.00 |
|  mmcm0/mmcm_clk                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/carrier_x8_sample_rate/Timer_module/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/carrier_x8_sample_rate/Timer_module/done_sig_reg_0                                                                                                                                                                             | mmcm0/sync_rst/shift_reg/RST_repN_29                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/QuadDemod/Q/LP_filter/sig_out_coupler/gen_out_less_than.IDM_output/sample_rate/Timer_module/E[0]                                                                                                                               |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/LP_filter/FIR/last_reg/gen_positive_phase.signal_path/gen_middle[60].middle_reg/reg_state_reg[2]                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/QuadDemod/I/LP_filter/sig_out_coupler/gen_out_less_than.IDM_output/sample_rate/Timer_module/E[0]                                                                                                                               |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/QuadDemod/Q/LP_filter/FIR/last_reg/gen_positive_phase.signal_path/gen_middle[12].middle_reg/reg_state_reg[2]_0                                                                                                                 | mmcm0/sync_rst/shift_reg/RST_repN_12                                                                                                                                                                                                    |                3 |              6 |         2.00 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/LP_filter/FIR/gen_middle[36].middle_reg/sum_reg/reg_state_reg[2]_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/QuadDemod/Q/LP_filter/FIR/last_reg/gen_positive_phase.signal_path/gen_middle[12].middle_reg/reg_state_reg[2]_0                                                                                                                 | mmcm0/sync_rst/shift_reg/RST_repN_15                                                                                                                                                                                                    |                4 |              6 |         1.50 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/LP_filter/FIR/gen_middle[23].middle_reg/sum_reg/reg_state_reg[2]_0                                                                                                                                                             | mmcm0/sync_rst/shift_reg/RST_repN_39                                                                                                                                                                                                    |                4 |              6 |         1.50 |
|  mmcm0/mmcm_clk                         |                                                                                                                                                                                                                                                          | ADCQuadDemodSerial_module/ila0/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                              |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |         3.00 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/LP_filter/FIR/gen_middle[23].middle_reg/sum_reg/reg_state_reg[2]_0                                                                                                                                                             | mmcm0/sync_rst/shift_reg/RST_repN_68                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  mmcm0/mmcm_clk                         |                                                                                                                                                                                                                                                          | ADCQuadDemodSerial_module/ila0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                     |                3 |              6 |         2.00 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/LP_filter/FIR/gen_middle[26].middle_reg/sum_reg/reg_state_reg[2]_0                                                                                                                                                             | mmcm0/sync_rst/shift_reg/RST_repN_39                                                                                                                                                                                                    |                3 |              7 |         2.33 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/ila0/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                              | ADCQuadDemodSerial_module/ila0/U0/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                            |                2 |              7 |         3.50 |
|  mmcm0/mmcm_clk                         |                                                                                                                                                                                                                                                          | ADCQuadDemodSerial_module/ila0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                              |                2 |              7 |         3.50 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/ila0/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                           | ADCQuadDemodSerial_module/ila0/U0/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                            |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |         3.50 |
|  mmcm0/mmcm_clk                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |         4.00 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/ADC_sample_rate/Timer_module/done_sig_reg_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/LP_filter/FIR/last_reg/gen_positive_phase.signal_path/gen_middle[60].middle_reg/reg_state_reg[2]                                                                                                                               | mmcm0/sync_rst/shift_reg/RST_repN_5                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |         4.00 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/QuadDemod/PhasorAnalyzer_module/angle_filter/sig_out_coupler/gen_out_less_than.IDM_output/sample_rate/Timer_module/en_pulse_sig                                                                                                | mmcm0/sync_rst/shift_reg/RST_repN_11                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |         2.67 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/QuadDemod/PhasorAnalyzer_module/angle_DER_filter/sig_out_coupler/gen_out_less_than.IDM_output/sample_rate/Timer_module/en_pulse_sig                                                                                            | mmcm0/sync_rst/shift_reg/RST_repN_12                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  mmcm0/mmcm_clk                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |         4.00 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/TX_module/FSM/FSM_onehot_current_state_reg[3]_0                                                                                                                                                                                | ADCQuadDemodSerial_module/TX_module/FSM/Q[0]                                                                                                                                                                                            |                3 |              9 |         3.00 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/ila0/U0/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]                                                                                                                                                                           | ADCQuadDemodSerial_module/ila0/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                      |                2 |              9 |         4.50 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/LP_filter/FIR/gen_middle[58].middle_reg/gen_positive_phase.signal_path/gen_middle[36].middle_reg/reg_state_reg[2]                                                                                                              |                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |         5.00 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/ila0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                             | ADCQuadDemodSerial_module/ila0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                         |                2 |             10 |         5.00 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/ila0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                             | ADCQuadDemodSerial_module/ila0/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                   |                3 |             10 |         3.33 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/ila0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |         5.00 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/ila0/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/ADC_sample_rate/Timer_module/done_sig_reg_0                                                                                                                                                                                    | mmcm0/sync_rst/shift_reg/RST_repN_15                                                                                                                                                                                                    |                4 |             11 |         2.75 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/LP_filter/FIR/gen_middle[23].middle_reg/sum_reg/reg_state_reg[2]_0                                                                                                                                                             | mmcm0/sync_rst/shift_reg/RST_repN_38                                                                                                                                                                                                    |                3 |             11 |         3.67 |
|  mmcm0/mmcm_clk                         |                                                                                                                                                                                                                                                          | ADCQuadDemodSerial_module/ila0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                 |                5 |             12 |         2.40 |
|  mmcm0/mmcm_clk                         |                                                                                                                                                                                                                                                          | ADCQuadDemodSerial_module/ila0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                 |                3 |             12 |         4.00 |
|  mmcm0/mmcm_clk                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |         6.00 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/LP_filter/FIR/gen_middle[26].middle_reg/sum_reg/reg_state_reg[2]_0                                                                                                                                                             | mmcm0/sync_rst/shift_reg/RST_repN_28                                                                                                                                                                                                    |                5 |             12 |         2.40 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/LP_filter/sig_out_coupler/gen_out_less_than.IDM_output/sample_rate/Timer_module/en_pulse_sig                                                                                                                                   | mmcm0/sync_rst/shift_reg/RST_repN_53                                                                                                                                                                                                    |                3 |             12 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |         6.00 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/LP_filter/FIR/gen_middle[26].middle_reg/sum_reg/reg_state_reg[2]_0                                                                                                                                                             | mmcm0/sync_rst/shift_reg/RST_repN_15                                                                                                                                                                                                    |                4 |             12 |         3.00 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/LP_filter/FIR/gen_middle[23].middle_reg/sum_reg/reg_state_reg[2]_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/LP_filter/FIR/gen_middle[36].middle_reg/sum_reg/reg_state_reg[2]_0                                                                                                                                                             | mmcm0/sync_rst/shift_reg/RST_repN_15                                                                                                                                                                                                    |                5 |             13 |         2.60 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/LP_filter/FIR/gen_middle[36].middle_reg/sum_reg/reg_state_reg[2]_0                                                                                                                                                             | mmcm0/sync_rst/shift_reg/RST_repN_61                                                                                                                                                                                                    |                4 |             13 |         3.25 |
|  mmcm0/mmcm_clk                         |                                                                                                                                                                                                                                                          | mmcm0/sync_rst/shift_reg/RST_repN_30                                                                                                                                                                                                    |                6 |             14 |         2.33 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/LP_filter/FIR/gen_middle[26].middle_reg/sum_reg/reg_state_reg[2]_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             14 |         4.67 |
|  mmcm0/mmcm_clk                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                6 |             15 |         2.50 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/ila0/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/ila0/U0/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/ila0/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/ila0/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  mmcm0/mmcm_clk                         |                                                                                                                                                                                                                                                          | ADCQuadDemodSerial_module/ila0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                 |                7 |             16 |         2.29 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/ila0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  mmcm0/mmcm_clk                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |         5.33 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/ila0/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/ila0/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/LP_filter/FIR/gen_middle[23].middle_reg/sum_reg/reg_state_reg[2]_0                                                                                                                                                             | mmcm0/sync_rst/shift_reg/RST_repN_15                                                                                                                                                                                                    |                8 |             16 |         2.00 |
|  mmcm0/mmcm_clk                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |         4.00 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/ila0/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/ila0/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/ila0/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/ila0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/ila0/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/ila0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/ila0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  mmcm0/mmcm_clk                         |                                                                                                                                                                                                                                                          | mmcm0/sync_rst/shift_reg/RST_repN_34                                                                                                                                                                                                    |                7 |             16 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |         5.33 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/ila0/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/ila0/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/ila0/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  mmcm0/mmcm_clk                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  mmcm0/mmcm_clk                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  mmcm0/mmcm_clk                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/carrier_x8_sample_rate/Timer_module/done_sig_reg_0                                                                                                                                                                             | mmcm0/sync_rst/shift_reg/RST_repN_62                                                                                                                                                                                                    |                5 |             18 |         3.60 |
|  mmcm0/mmcm_clk                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |         4.50 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/LP_filter/FIR/last_reg/gen_positive_phase.signal_path/gen_middle[60].middle_reg/reg_state_reg[2]                                                                                                                               | mmcm0/sync_rst/shift_reg/RST_repN_26                                                                                                                                                                                                    |                6 |             19 |         3.17 |
|  mmcm0/mmcm_clk                         |                                                                                                                                                                                                                                                          | mmcm0/sync_rst/shift_reg/RST_repN_36                                                                                                                                                                                                    |                7 |             19 |         2.71 |
|  mmcm0/mmcm_clk                         |                                                                                                                                                                                                                                                          | ADCQuadDemodSerial_module/ila0/U0/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                 |                3 |             20 |         6.67 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/qd_output_sample_rate/Timer_module/done_sig_reg_0                                                                                                                                                                              | mmcm0/sync_rst/shift_reg/RST_repN_11                                                                                                                                                                                                    |                5 |             20 |         4.00 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/qd_output_sample_rate/Timer_module/done_sig_reg_0                                                                                                                                                                              | mmcm0/sync_rst/shift_reg/RST_repN_12                                                                                                                                                                                                    |                5 |             20 |         4.00 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/QuadDemod/Q/LP_filter/FIR/last_reg/gen_positive_phase.signal_path/gen_middle[12].middle_reg/reg_state_reg[2]_0                                                                                                                 | mmcm0/sync_rst/shift_reg/RST_repN_48                                                                                                                                                                                                    |                5 |             20 |         4.00 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/carrier_x8_sample_rate/Timer_module/done_sig_reg_0                                                                                                                                                                             | mmcm0/sync_rst/shift_reg/RST_repN_13                                                                                                                                                                                                    |                7 |             21 |         3.00 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/LP_filter/FIR/gen_middle[23].middle_reg/sum_reg/reg_state_reg[2]_0                                                                                                                                                             | mmcm0/sync_rst/shift_reg/RST_repN_28                                                                                                                                                                                                    |                7 |             21 |         3.00 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/LP_filter/FIR/gen_middle[36].middle_reg/sum_reg/reg_state_reg[2]_0                                                                                                                                                             | mmcm0/sync_rst/shift_reg/RST_repN_5                                                                                                                                                                                                     |                5 |             21 |         4.20 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/QuadDemod/Q/LP_filter/FIR/last_reg/gen_positive_phase.signal_path/gen_middle[12].middle_reg/reg_state_reg[2]_0                                                                                                                 | mmcm0/sync_rst/shift_reg/RST_repN_5                                                                                                                                                                                                     |                9 |             22 |         2.44 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/QuadDemod/Q/LP_filter/FIR/last_reg/gen_positive_phase.signal_path/gen_middle[12].middle_reg/reg_state_reg[2]_0                                                                                                                 | mmcm0/sync_rst/shift_reg/RST_repN_51                                                                                                                                                                                                    |                9 |             23 |         2.56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  mmcm0/mmcm_clk                         |                                                                                                                                                                                                                                                          | mmcm0/sync_rst/shift_reg/RST_repN_54                                                                                                                                                                                                    |                6 |             24 |         4.00 |
|  mmcm0/mmcm_clk                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  mmcm0/mmcm_clk                         |                                                                                                                                                                                                                                                          | mmcm0/sync_rst/shift_reg/RST_repN_60                                                                                                                                                                                                    |                6 |             24 |         4.00 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/qd_output_sample_rate/Timer_module/done_sig_reg_0                                                                                                                                                                              | mmcm0/sync_rst/shift_reg/RST_repN_29                                                                                                                                                                                                    |                5 |             24 |         4.80 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/ila0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/ila0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/ila0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/ila0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  mmcm0/mmcm_clk                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               10 |             27 |         2.70 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/LP_filter/FIR/gen_middle[36].middle_reg/sum_reg/reg_state_reg[2]_0                                                                                                                                                             | mmcm0/sync_rst/shift_reg/RST_repN_66                                                                                                                                                                                                    |                7 |             28 |         4.00 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/LP_filter/FIR/gen_middle[58].middle_reg/gen_positive_phase.signal_path/gen_middle[36].middle_reg/reg_state_reg[2]                                                                                                              | mmcm0/sync_rst/shift_reg/RST_repN_44                                                                                                                                                                                                    |                7 |             28 |         4.00 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/LP_filter/FIR/gen_middle[58].middle_reg/gen_positive_phase.signal_path/gen_middle[36].middle_reg/reg_state_reg[2]                                                                                                              | mmcm0/sync_rst/shift_reg/RST_repN_62                                                                                                                                                                                                    |                7 |             28 |         4.00 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/carrier_x8_sample_rate/Timer_module/done_sig_reg_0                                                                                                                                                                             | mmcm0/sync_rst/shift_reg/RST_repN_40                                                                                                                                                                                                    |                7 |             28 |         4.00 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/LP_filter/FIR/gen_middle[58].middle_reg/gen_positive_phase.signal_path/gen_middle[36].middle_reg/reg_state_reg[2]                                                                                                              | mmcm0/sync_rst/shift_reg/RST_repN_58                                                                                                                                                                                                    |                7 |             28 |         4.00 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/QuadDemod/Q/LP_filter/FIR/last_reg/gen_positive_phase.signal_path/gen_middle[12].middle_reg/reg_state_reg[2]_0                                                                                                                 | mmcm0/sync_rst/shift_reg/RST_repN_54                                                                                                                                                                                                    |                7 |             28 |         4.00 |
|  mmcm0/mmcm_clk                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                6 |             28 |         4.67 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/LP_filter/FIR/last_reg/gen_positive_phase.signal_path/gen_middle[60].middle_reg/reg_state_reg[2]                                                                                                                               | mmcm0/sync_rst/shift_reg/RST_repN_44                                                                                                                                                                                                    |                7 |             28 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/ADC_sample_rate/Timer_module/done_sig_reg_0                                                                                                                                                                                    | mmcm0/sync_rst/shift_reg/RST_repN_39                                                                                                                                                                                                    |                9 |             29 |         3.22 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/QuadDemod/Q/LP_filter/FIR/last_reg/gen_positive_phase.signal_path/gen_middle[12].middle_reg/reg_state_reg[2]_0                                                                                                                 | mmcm0/sync_rst/shift_reg/RST_repN_50                                                                                                                                                                                                    |               14 |             30 |         2.14 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/LP_filter/FIR/gen_middle[23].middle_reg/sum_reg/reg_state_reg[2]_0                                                                                                                                                             | mmcm0/sync_rst/shift_reg/RST_repN_51                                                                                                                                                                                                    |                8 |             30 |         3.75 |
|  mmcm0/mmcm_clk                         |                                                                                                                                                                                                                                                          | mmcm0/sync_rst/shift_reg/RST_repN_29                                                                                                                                                                                                    |               11 |             31 |         2.82 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                6 |             31 |         5.17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             32 |         3.56 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/QuadDemod/Q/LP_filter/FIR/last_reg/gen_positive_phase.signal_path/gen_middle[12].middle_reg/reg_state_reg[2]_0                                                                                                                 | mmcm0/sync_rst/shift_reg/RST_repN_6                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               11 |             32 |         2.91 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/ADC_sample_rate/Timer_module/done_sig_reg_0                                                                                                                                                                                    | mmcm0/sync_rst/shift_reg/RST_repN_68                                                                                                                                                                                                    |               11 |             32 |         2.91 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/ila0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             33 |         4.71 |
|  mmcm0/mmcm_clk                         |                                                                                                                                                                                                                                                          | ADCQuadDemodSerial_module/ila0/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                   |                9 |             34 |         3.78 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             34 |         3.78 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/ila0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |               12 |             34 |         2.83 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/LP_filter/FIR/last_reg/gen_positive_phase.signal_path/gen_middle[60].middle_reg/reg_state_reg[2]                                                                                                                               | mmcm0/sync_rst/shift_reg/RST_repN                                                                                                                                                                                                       |                9 |             36 |         4.00 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/LP_filter/FIR/gen_middle[26].middle_reg/sum_reg/reg_state_reg[2]_0                                                                                                                                                             | mmcm0/sync_rst/shift_reg/RST_repN_5                                                                                                                                                                                                     |               13 |             37 |         2.85 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/carrier_x8_sample_rate/Timer_module/done_sig_reg_0                                                                                                                                                                             | mmcm0/sync_rst/shift_reg/RST_repN_36                                                                                                                                                                                                    |               10 |             37 |         3.70 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/carrier_x8_sample_rate/Timer_module/done_sig_reg_0                                                                                                                                                                             | mmcm0/sync_rst/shift_reg/RST_repN_41                                                                                                                                                                                                    |               10 |             38 |         3.80 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/LP_filter/FIR/gen_middle[23].middle_reg/sum_reg/reg_state_reg[2]_0                                                                                                                                                             | mmcm0/sync_rst/shift_reg/RST_repN_61                                                                                                                                                                                                    |               11 |             41 |         3.73 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/LP_filter/FIR/gen_middle[26].middle_reg/sum_reg/reg_state_reg[2]_0                                                                                                                                                             | mmcm0/sync_rst/shift_reg/RST_repN_54                                                                                                                                                                                                    |               11 |             42 |         3.82 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/QuadDemod/Q/LP_filter/FIR/last_reg/gen_positive_phase.signal_path/gen_middle[12].middle_reg/reg_state_reg[2]_0                                                                                                                 | mmcm0/sync_rst/shift_reg/RST_repN_27                                                                                                                                                                                                    |               19 |             48 |         2.53 |
|  mmcm0/mmcm_clk                         |                                                                                                                                                                                                                                                          | mmcm0/sync_rst/shift_reg/RST_repN_17                                                                                                                                                                                                    |               14 |             52 |         3.71 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/LP_filter/FIR/gen_middle[58].middle_reg/gen_positive_phase.signal_path/gen_middle[36].middle_reg/reg_state_reg[2]                                                                                                              | mmcm0/sync_rst/shift_reg/RST_repN_5                                                                                                                                                                                                     |               13 |             54 |         4.15 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/QuadDemod/Q/LP_filter/FIR/last_reg/gen_positive_phase.signal_path/gen_middle[12].middle_reg/reg_state_reg[2]_0                                                                                                                 | mmcm0/sync_rst/shift_reg/RST_repN_7                                                                                                                                                                                                     |               11 |             54 |         4.91 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/ADC_sample_rate/Timer_module/done_sig_reg_0                                                                                                                                                                                    | mmcm0/sync_rst/shift_reg/RST_repN_61                                                                                                                                                                                                    |               14 |             54 |         3.86 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/QuadDemod/Q/LP_filter/FIR/last_reg/gen_positive_phase.signal_path/gen_middle[12].middle_reg/reg_state_reg[2]_0                                                                                                                 | mmcm0/sync_rst/shift_reg/RST_repN_3                                                                                                                                                                                                     |               13 |             57 |         4.38 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/QuadDemod/Q/LP_filter/FIR/last_reg/gen_positive_phase.signal_path/gen_middle[12].middle_reg/reg_state_reg[2]_0                                                                                                                 | mmcm0/sync_rst/shift_reg/RST_repN_44                                                                                                                                                                                                    |               15 |             62 |         4.13 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               19 |             63 |         3.32 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/carrier_x8_sample_rate/Timer_module/done_sig_reg_0                                                                                                                                                                             | mmcm0/sync_rst/shift_reg/RST_repN_3                                                                                                                                                                                                     |               18 |             65 |         3.61 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/QuadDemod/Q/LP_filter/FIR/last_reg/gen_positive_phase.signal_path/gen_middle[12].middle_reg/reg_state_reg[2]_0                                                                                                                 | mmcm0/sync_rst/shift_reg/RST_repN_67                                                                                                                                                                                                    |               18 |             66 |         3.67 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/QuadDemod/Q/LP_filter/FIR/last_reg/gen_positive_phase.signal_path/gen_middle[12].middle_reg/reg_state_reg[2]_0                                                                                                                 | mmcm0/sync_rst/shift_reg/RST_repN_23                                                                                                                                                                                                    |               19 |             67 |         3.53 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/QuadDemod/Q/LP_filter/FIR/last_reg/gen_positive_phase.signal_path/gen_middle[12].middle_reg/reg_state_reg[2]_0                                                                                                                 | mmcm0/sync_rst/shift_reg/RST_repN_39                                                                                                                                                                                                    |               26 |             68 |         2.62 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/QuadDemod/Q/LP_filter/FIR/last_reg/gen_positive_phase.signal_path/gen_middle[12].middle_reg/reg_state_reg[2]_0                                                                                                                 | mmcm0/sync_rst/shift_reg/RST_repN_11                                                                                                                                                                                                    |               21 |             71 |         3.38 |
|  mmcm0/mmcm_clk                         |                                                                                                                                                                                                                                                          | mmcm0/sync_rst/shift_reg/RST_repN_37                                                                                                                                                                                                    |               21 |             75 |         3.57 |
|  mmcm0/mmcm_clk                         |                                                                                                                                                                                                                                                          | mmcm0/sync_rst/shift_reg/RST_repN_10                                                                                                                                                                                                    |               15 |             75 |         5.00 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/LP_filter/FIR/gen_middle[26].middle_reg/sum_reg/reg_state_reg[2]_0                                                                                                                                                             | mmcm0/sync_rst/shift_reg/RST_repN_51                                                                                                                                                                                                    |               20 |             75 |         3.75 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/ADC_sample_rate/Timer_module/done_sig_reg_0                                                                                                                                                                                    | mmcm0/sync_rst/shift_reg/RST_repN_54                                                                                                                                                                                                    |               22 |             79 |         3.59 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/ADC_sample_rate/Timer_module/done_sig_reg_0                                                                                                                                                                                    | mmcm0/sync_rst/shift_reg/RST_repN_67                                                                                                                                                                                                    |               23 |             85 |         3.70 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/QuadDemod/Q/LP_filter/FIR/last_reg/gen_positive_phase.signal_path/gen_middle[12].middle_reg/reg_state_reg[2]_0                                                                                                                 | mmcm0/sync_rst/shift_reg/RST_repN_47                                                                                                                                                                                                    |               23 |             86 |         3.74 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/QuadDemod/Q/LP_filter/FIR/last_reg/gen_positive_phase.signal_path/gen_middle[12].middle_reg/reg_state_reg[2]_0                                                                                                                 | mmcm0/sync_rst/shift_reg/RST_repN_13                                                                                                                                                                                                    |               20 |             87 |         4.35 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/QuadDemod/Q/LP_filter/FIR/last_reg/gen_positive_phase.signal_path/gen_middle[12].middle_reg/reg_state_reg[2]_0                                                                                                                 |                                                                                                                                                                                                                                         |               14 |             92 |         6.57 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/carrier_x8_sample_rate/Timer_module/done_sig_reg_0                                                                                                                                                                             | mmcm0/sync_rst/shift_reg/RST_repN_6                                                                                                                                                                                                     |               22 |             94 |         4.27 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/LP_filter/FIR/gen_middle[26].middle_reg/sum_reg/reg_state_reg[2]_0                                                                                                                                                             | mmcm0/sync_rst/shift_reg/RST_repN_55                                                                                                                                                                                                    |               24 |             96 |         4.00 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/LP_filter/FIR/gen_middle[58].middle_reg/gen_positive_phase.signal_path/gen_middle[36].middle_reg/reg_state_reg[2]                                                                                                              | mmcm0/sync_rst/shift_reg/RST_repN_55                                                                                                                                                                                                    |               26 |             97 |         3.73 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/LP_filter/FIR/gen_middle[23].middle_reg/sum_reg/reg_state_reg[2]_0                                                                                                                                                             | mmcm0/sync_rst/shift_reg/RST_repN_55                                                                                                                                                                                                    |               25 |             98 |         3.92 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/QuadDemod/Q/LP_filter/FIR/last_reg/gen_positive_phase.signal_path/gen_middle[12].middle_reg/reg_state_reg[2]_0                                                                                                                 | mmcm0/sync_rst/shift_reg/RST_repN_37                                                                                                                                                                                                    |               26 |             98 |         3.77 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/QuadDemod/Q/LP_filter/FIR/last_reg/gen_positive_phase.signal_path/gen_middle[12].middle_reg/reg_state_reg[2]_0                                                                                                                 | mmcm0/sync_rst/shift_reg/RST_repN_56                                                                                                                                                                                                    |               33 |             99 |         3.00 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/QuadDemod/Q/LP_filter/FIR/last_reg/gen_positive_phase.signal_path/gen_middle[12].middle_reg/reg_state_reg[2]_0                                                                                                                 | mmcm0/sync_rst/shift_reg/RST_repN_20                                                                                                                                                                                                    |               37 |            102 |         2.76 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/ila0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |               28 |            103 |         3.68 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/ADC_sample_rate/Timer_module/done_sig_reg_0                                                                                                                                                                                    | mmcm0/sync_rst/shift_reg/RST_repN_28                                                                                                                                                                                                    |               30 |            103 |         3.43 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/LP_filter/FIR/gen_middle[58].middle_reg/gen_positive_phase.signal_path/gen_middle[36].middle_reg/reg_state_reg[2]                                                                                                              | mmcm0/sync_rst/shift_reg/RST_repN_51                                                                                                                                                                                                    |               27 |            104 |         3.85 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/QuadDemod/Q/LP_filter/FIR/last_reg/gen_positive_phase.signal_path/gen_middle[12].middle_reg/reg_state_reg[2]_0                                                                                                                 | mmcm0/sync_rst/shift_reg/RST_repN_18                                                                                                                                                                                                    |               38 |            108 |         2.84 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/carrier_x8_sample_rate/Timer_module/done_sig_reg_0                                                                                                                                                                             | mmcm0/sync_rst/shift_reg/RST_repN_7                                                                                                                                                                                                     |               18 |            110 |         6.11 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/QuadDemod/Q/LP_filter/FIR/last_reg/gen_positive_phase.signal_path/gen_middle[12].middle_reg/reg_state_reg[2]_0                                                                                                                 | mmcm0/sync_rst/shift_reg/RST_repN                                                                                                                                                                                                       |               44 |            114 |         2.59 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/LP_filter/FIR/gen_middle[23].middle_reg/sum_reg/reg_state_reg[2]_0                                                                                                                                                             | mmcm0/sync_rst/shift_reg/RST_repN_54                                                                                                                                                                                                    |               33 |            123 |         3.73 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/QuadDemod/Q/LP_filter/FIR/last_reg/gen_positive_phase.signal_path/gen_middle[12].middle_reg/reg_state_reg[2]_0                                                                                                                 | mmcm0/sync_rst/shift_reg/RST_repN_40                                                                                                                                                                                                    |               35 |            124 |         3.54 |
|  mmcm0/mmcm_clk                         |                                                                                                                                                                                                                                                          | mmcm0/sync_rst/shift_reg/RST_repN_8                                                                                                                                                                                                     |               39 |            130 |         3.33 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/QuadDemod/Q/LP_filter/FIR/last_reg/gen_positive_phase.signal_path/gen_middle[12].middle_reg/reg_state_reg[2]_0                                                                                                                 | mmcm0/sync_rst/shift_reg/RST_repN_8                                                                                                                                                                                                     |               44 |            135 |         3.07 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/LP_filter/FIR/gen_middle[58].middle_reg/gen_positive_phase.signal_path/gen_middle[36].middle_reg/reg_state_reg[2]                                                                                                              | mmcm0/sync_rst/shift_reg/RST_repN_39                                                                                                                                                                                                    |               35 |            137 |         3.91 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/QuadDemod/Q/LP_filter/FIR/last_reg/gen_positive_phase.signal_path/gen_middle[12].middle_reg/reg_state_reg[2]_0                                                                                                                 | mmcm0/sync_rst/shift_reg/RST_repN_29                                                                                                                                                                                                    |               34 |            139 |         4.09 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/QuadDemod/Q/LP_filter/FIR/last_reg/gen_positive_phase.signal_path/gen_middle[12].middle_reg/reg_state_reg[2]_0                                                                                                                 | mmcm0/sync_rst/shift_reg/RST_repN_30                                                                                                                                                                                                    |               46 |            141 |         3.07 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/QuadDemod/Q/LP_filter/FIR/last_reg/gen_positive_phase.signal_path/gen_middle[12].middle_reg/reg_state_reg[2]_0                                                                                                                 | mmcm0/sync_rst/shift_reg/RST_repN_9                                                                                                                                                                                                     |               38 |            142 |         3.74 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/QuadDemod/Q/LP_filter/FIR/last_reg/gen_positive_phase.signal_path/gen_middle[12].middle_reg/reg_state_reg[2]_0                                                                                                                 | mmcm0/sync_rst/shift_reg/RST_repN_63                                                                                                                                                                                                    |               42 |            142 |         3.38 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/ADC_sample_rate/Timer_module/done_sig_reg_0                                                                                                                                                                                    | mmcm0/sync_rst/shift_reg/RST_repN_64                                                                                                                                                                                                    |               38 |            145 |         3.82 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/LP_filter/FIR/gen_middle[58].middle_reg/gen_positive_phase.signal_path/gen_middle[36].middle_reg/reg_state_reg[2]                                                                                                              | mmcm0/sync_rst/shift_reg/RST_repN_15                                                                                                                                                                                                    |               37 |            147 |         3.97 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/QuadDemod/Q/LP_filter/FIR/last_reg/gen_positive_phase.signal_path/gen_middle[12].middle_reg/reg_state_reg[2]_0                                                                                                                 | mmcm0/sync_rst/shift_reg/RST_repN_19                                                                                                                                                                                                    |               46 |            147 |         3.20 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/QuadDemod/Q/LP_filter/FIR/last_reg/gen_positive_phase.signal_path/gen_middle[12].middle_reg/reg_state_reg[2]_0                                                                                                                 | mmcm0/sync_rst/shift_reg/RST_repN_16                                                                                                                                                                                                    |               54 |            148 |         2.74 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/QuadDemod/Q/LP_filter/FIR/last_reg/gen_positive_phase.signal_path/gen_middle[12].middle_reg/reg_state_reg[2]_0                                                                                                                 | mmcm0/sync_rst/shift_reg/RST_repN_43                                                                                                                                                                                                    |               44 |            149 |         3.39 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/QuadDemod/Q/LP_filter/FIR/last_reg/gen_positive_phase.signal_path/gen_middle[12].middle_reg/reg_state_reg[2]_0                                                                                                                 | mmcm0/sync_rst/shift_reg/RST_repN_59                                                                                                                                                                                                    |               49 |            151 |         3.08 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/QuadDemod/Q/LP_filter/FIR/last_reg/gen_positive_phase.signal_path/gen_middle[12].middle_reg/reg_state_reg[2]_0                                                                                                                 | mmcm0/sync_rst/shift_reg/RST_repN_35                                                                                                                                                                                                    |               43 |            152 |         3.53 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/QuadDemod/Q/LP_filter/FIR/last_reg/gen_positive_phase.signal_path/gen_middle[12].middle_reg/reg_state_reg[2]_0                                                                                                                 | mmcm0/sync_rst/shift_reg/RST_repN_36                                                                                                                                                                                                    |               44 |            153 |         3.48 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/QuadDemod/Q/LP_filter/FIR/last_reg/gen_positive_phase.signal_path/gen_middle[12].middle_reg/reg_state_reg[2]_0                                                                                                                 | mmcm0/sync_rst/shift_reg/RST_repN_1                                                                                                                                                                                                     |               42 |            155 |         3.69 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/ADC_sample_rate/Timer_module/done_sig_reg_0                                                                                                                                                                                    | mmcm0/sync_rst/shift_reg/RST_repN_46                                                                                                                                                                                                    |               43 |            156 |         3.63 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/QuadDemod/Q/LP_filter/FIR/last_reg/gen_positive_phase.signal_path/gen_middle[12].middle_reg/reg_state_reg[2]_0                                                                                                                 | mmcm0/sync_rst/shift_reg/RST_repN_62                                                                                                                                                                                                    |               42 |            161 |         3.83 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/QuadDemod/Q/LP_filter/FIR/last_reg/gen_positive_phase.signal_path/gen_middle[12].middle_reg/reg_state_reg[2]_0                                                                                                                 | mmcm0/sync_rst/shift_reg/RST_repN_32                                                                                                                                                                                                    |               55 |            162 |         2.95 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/QuadDemod/Q/LP_filter/FIR/last_reg/gen_positive_phase.signal_path/gen_middle[12].middle_reg/reg_state_reg[2]_0                                                                                                                 | mmcm0/sync_rst/shift_reg/RST_repN_26                                                                                                                                                                                                    |               45 |            168 |         3.73 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/QuadDemod/Q/LP_filter/FIR/last_reg/gen_positive_phase.signal_path/gen_middle[12].middle_reg/reg_state_reg[2]_0                                                                                                                 | mmcm0/sync_rst/shift_reg/RST_repN_33                                                                                                                                                                                                    |               59 |            170 |         2.88 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/carrier_x8_sample_rate/Timer_module/done_sig_reg_0                                                                                                                                                                             | mmcm0/sync_rst/shift_reg/RST_repN_9                                                                                                                                                                                                     |               41 |            171 |         4.17 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/QuadDemod/Q/LP_filter/FIR/last_reg/gen_positive_phase.signal_path/gen_middle[12].middle_reg/reg_state_reg[2]_0                                                                                                                 | mmcm0/sync_rst/shift_reg/RST_repN_58                                                                                                                                                                                                    |               49 |            174 |         3.55 |
|  mmcm0/mmcm_clk                         |                                                                                                                                                                                                                                                          | mmcm0/sync_rst/shift_reg/RST_repN_4                                                                                                                                                                                                     |               50 |            175 |         3.50 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/ADC_sample_rate/Timer_module/done_sig_reg_0                                                                                                                                                                                    | mmcm0/sync_rst/shift_reg/RST_repN_66                                                                                                                                                                                                    |               49 |            177 |         3.61 |
|  mmcm0/mmcm_clk                         |                                                                                                                                                                                                                                                          | mmcm0/sync_rst/shift_reg/RST_repN_11                                                                                                                                                                                                    |               50 |            178 |         3.56 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/QuadDemod/Q/LP_filter/FIR/last_reg/gen_positive_phase.signal_path/gen_middle[12].middle_reg/reg_state_reg[2]_0                                                                                                                 | mmcm0/sync_rst/shift_reg/RST_repN_34                                                                                                                                                                                                    |               50 |            179 |         3.58 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/QuadDemod/Q/LP_filter/FIR/last_reg/gen_positive_phase.signal_path/gen_middle[12].middle_reg/reg_state_reg[2]_0                                                                                                                 | mmcm0/sync_rst/shift_reg/RST_repN_49                                                                                                                                                                                                    |               47 |            184 |         3.91 |
|  mmcm0/mmcm_clk                         |                                                                                                                                                                                                                                                          | mmcm0/sync_rst/shift_reg/RST_repN_12                                                                                                                                                                                                    |               55 |            186 |         3.38 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/QuadDemod/Q/LP_filter/FIR/last_reg/gen_positive_phase.signal_path/gen_middle[12].middle_reg/reg_state_reg[2]_0                                                                                                                 | mmcm0/sync_rst/shift_reg/RST_repN_52                                                                                                                                                                                                    |               52 |            191 |         3.67 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/ADC_sample_rate/Timer_module/done_sig_reg_0                                                                                                                                                                                    | mmcm0/sync_rst/shift_reg/RST_repN_57                                                                                                                                                                                                    |               53 |            196 |         3.70 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/QuadDemod/Q/LP_filter/FIR/last_reg/gen_positive_phase.signal_path/gen_middle[12].middle_reg/reg_state_reg[2]_0                                                                                                                 | mmcm0/sync_rst/shift_reg/RST_repN_60                                                                                                                                                                                                    |               51 |            197 |         3.86 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/carrier_x8_sample_rate/Timer_module/done_sig_reg_0                                                                                                                                                                             | mmcm0/sync_rst/shift_reg/RST_repN_2                                                                                                                                                                                                     |               38 |            198 |         5.21 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/QuadDemod/Q/LP_filter/FIR/last_reg/gen_positive_phase.signal_path/gen_middle[12].middle_reg/reg_state_reg[2]_0                                                                                                                 | mmcm0/sync_rst/shift_reg/RST_repN_38                                                                                                                                                                                                    |               56 |            204 |         3.64 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/QuadDemod/Q/LP_filter/FIR/last_reg/gen_positive_phase.signal_path/gen_middle[12].middle_reg/reg_state_reg[2]_0                                                                                                                 | mmcm0/sync_rst/shift_reg/RST_repN_22                                                                                                                                                                                                    |               53 |            206 |         3.89 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/QuadDemod/Q/LP_filter/FIR/last_reg/gen_positive_phase.signal_path/gen_middle[12].middle_reg/reg_state_reg[2]_0                                                                                                                 | mmcm0/sync_rst/shift_reg/RST_repN_21                                                                                                                                                                                                    |               58 |            210 |         3.62 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/QuadDemod/Q/LP_filter/FIR/last_reg/gen_positive_phase.signal_path/gen_middle[12].middle_reg/reg_state_reg[2]_0                                                                                                                 | mmcm0/sync_rst/shift_reg/RST_repN_45                                                                                                                                                                                                    |               59 |            213 |         3.61 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/QuadDemod/Q/LP_filter/FIR/last_reg/gen_positive_phase.signal_path/gen_middle[12].middle_reg/reg_state_reg[2]_0                                                                                                                 | mmcm0/sync_rst/shift_reg/RST_repN_25                                                                                                                                                                                                    |               56 |            214 |         3.82 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/QuadDemod/Q/LP_filter/FIR/last_reg/gen_positive_phase.signal_path/gen_middle[12].middle_reg/reg_state_reg[2]_0                                                                                                                 | mmcm0/sync_rst/shift_reg/RST_repN_31                                                                                                                                                                                                    |               64 |            228 |         3.56 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/QuadDemod/Q/LP_filter/FIR/last_reg/gen_positive_phase.signal_path/gen_middle[12].middle_reg/reg_state_reg[2]_0                                                                                                                 | mmcm0/sync_rst/shift_reg/RST_repN_53                                                                                                                                                                                                    |               62 |            229 |         3.69 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/QuadDemod/Q/LP_filter/FIR/last_reg/gen_positive_phase.signal_path/gen_middle[12].middle_reg/reg_state_reg[2]_0                                                                                                                 | mmcm0/sync_rst/shift_reg/RST_repN_41                                                                                                                                                                                                    |               67 |            233 |         3.48 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/QuadDemod/Q/LP_filter/FIR/last_reg/gen_positive_phase.signal_path/gen_middle[12].middle_reg/reg_state_reg[2]_0                                                                                                                 | mmcm0/sync_rst/shift_reg/RST_repN_42                                                                                                                                                                                                    |               68 |            238 |         3.50 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/ADC_sample_rate/Timer_module/done_sig_reg_0                                                                                                                                                                                    | mmcm0/sync_rst/shift_reg/RST                                                                                                                                                                                                            |               62 |            239 |         3.85 |
|  mmcm0/mmcm_clk                         |                                                                                                                                                                                                                                                          | mmcm0/sync_rst/shift_reg/RST_repN_23                                                                                                                                                                                                    |               65 |            250 |         3.85 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/QuadDemod/Q/LP_filter/FIR/last_reg/gen_positive_phase.signal_path/gen_middle[12].middle_reg/reg_state_reg[2]_0                                                                                                                 | mmcm0/sync_rst/shift_reg/RST_repN_24                                                                                                                                                                                                    |               70 |            252 |         3.60 |
|  mmcm0/mmcm_clk                         | ADCQuadDemodSerial_module/QuadDemod/Q/LP_filter/FIR/last_reg/gen_positive_phase.signal_path/gen_middle[12].middle_reg/reg_state_reg[2]_0                                                                                                                 | mmcm0/sync_rst/shift_reg/RST_repN_65                                                                                                                                                                                                    |               68 |            261 |         3.84 |
|  mmcm0/mmcm_clk                         |                                                                                                                                                                                                                                                          | mmcm0/sync_rst/shift_reg/RST_repN_14                                                                                                                                                                                                    |               69 |            263 |         3.81 |
|  mmcm0/mmcm_clk                         |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              238 |            895 |         3.76 |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


