

================================================================
== Vitis HLS Report for 'calculate_pseudoimage_Pipeline_sum_loop'
================================================================
* Date:           Fri Dec 19 23:51:06 2025

* Version:        2025.2 (Build 6295257 on Nov 14 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku025-ffva1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  10.676 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |      Pipeline     |
    |   min   |   max   |    min   |    max   | min | max |        Type       |
    +---------+---------+----------+----------+-----+-----+-------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop pipeline stp|
    +---------+---------+----------+----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- sum_loop  |        ?|        ?|         8|          4|          1|     ?|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     107|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|     165|    -|
|Register         |        -|     -|     360|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     360|     272|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      720|  1152|  290880|  145440|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln60_fu_145_p2   |         +|   0|  0|  39|          32|           1|
    |add_ln61_fu_155_p2   |         +|   0|  0|  27|          20|          20|
    |icmp_ln60_fu_139_p2  |      icmp|   0|  0|  39|          32|          32|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 107|          85|          55|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  26|          5|    1|          5|
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_sig_allocacmp_avg_x_load_1  |   9|          2|   64|        128|
    |ap_sig_allocacmp_avg_y_load_1  |   9|          2|   64|        128|
    |ap_sig_allocacmp_avg_z_load_1  |   9|          2|   64|        128|
    |ap_sig_allocacmp_j_1           |   9|          2|   32|         64|
    |avg_x_fu_50                    |   9|          2|   64|        128|
    |avg_y_fu_54                    |   9|          2|   64|        128|
    |avg_z_fu_58                    |   9|          2|   64|        128|
    |grp_fu_112_p0                  |  20|          4|   64|        256|
    |grp_fu_112_p1                  |  20|          4|   64|        256|
    |j_fu_62                        |   9|          2|   32|         64|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 165|         35|  580|       1419|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   4|   0|    4|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |avg_x_fu_50                  |  64|   0|   64|          0|
    |avg_y_fu_54                  |  64|   0|   64|          0|
    |avg_z_fu_58                  |  64|   0|   64|          0|
    |icmp_ln60_reg_278            |   1|   0|    1|          0|
    |j_fu_62                      |  32|   0|   32|          0|
    |trunc_ln2_reg_297            |  64|   0|   64|          0|
    |trunc_ln3_reg_302            |  64|   0|   64|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 360|   0|  360|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-----------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+---------------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  calculate_pseudoimage_Pipeline_sum_loop|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  calculate_pseudoimage_Pipeline_sum_loop|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  calculate_pseudoimage_Pipeline_sum_loop|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  calculate_pseudoimage_Pipeline_sum_loop|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  calculate_pseudoimage_Pipeline_sum_loop|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  calculate_pseudoimage_Pipeline_sum_loop|  return value|
|grp_fu_406_p_din0          |  out|   64|  ap_ctrl_hs|  calculate_pseudoimage_Pipeline_sum_loop|  return value|
|grp_fu_406_p_din1          |  out|   64|  ap_ctrl_hs|  calculate_pseudoimage_Pipeline_sum_loop|  return value|
|grp_fu_406_p_opcode        |  out|    1|  ap_ctrl_hs|  calculate_pseudoimage_Pipeline_sum_loop|  return value|
|grp_fu_406_p_dout0         |   in|   64|  ap_ctrl_hs|  calculate_pseudoimage_Pipeline_sum_loop|  return value|
|grp_fu_406_p_ce            |  out|    1|  ap_ctrl_hs|  calculate_pseudoimage_Pipeline_sum_loop|  return value|
|pseudoimage_count_load     |   in|   32|     ap_none|                   pseudoimage_count_load|        scalar|
|empty                      |   in|   20|     ap_none|                                    empty|        scalar|
|pseudoimage_data_address0  |  out|   20|   ap_memory|                         pseudoimage_data|         array|
|pseudoimage_data_ce0       |  out|    1|   ap_memory|                         pseudoimage_data|         array|
|pseudoimage_data_q0        |   in|  576|   ap_memory|                         pseudoimage_data|         array|
|avg_z_1_out                |  out|   64|      ap_vld|                              avg_z_1_out|       pointer|
|avg_z_1_out_ap_vld         |  out|    1|      ap_vld|                              avg_z_1_out|       pointer|
|avg_y_1_out                |  out|   64|      ap_vld|                              avg_y_1_out|       pointer|
|avg_y_1_out_ap_vld         |  out|    1|      ap_vld|                              avg_y_1_out|       pointer|
|avg_x_1_out                |  out|   64|      ap_vld|                              avg_x_1_out|       pointer|
|avg_x_1_out_ap_vld         |  out|    1|      ap_vld|                              avg_x_1_out|       pointer|
+---------------------------+-----+-----+------------+-----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 4, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.56>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%avg_x = alloca i32 1" [PFN.cpp:57]   --->   Operation 11 'alloca' 'avg_x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%avg_y = alloca i32 1" [PFN.cpp:58]   --->   Operation 12 'alloca' 'avg_y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%avg_z = alloca i32 1" [PFN.cpp:59]   --->   Operation 13 'alloca' 'avg_z' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [PFN.cpp:60]   --->   Operation 14 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i576 %pseudoimage_data, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %empty"   --->   Operation 16 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%pseudoimage_count_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %pseudoimage_count_load"   --->   Operation 17 'read' 'pseudoimage_count_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.53ns)   --->   "%store_ln60 = store i32 0, i32 %j" [PFN.cpp:60]   --->   Operation 18 'store' 'store_ln60' <Predicate = true> <Delay = 0.53>
ST_1 : Operation 19 [1/1] (0.53ns)   --->   "%store_ln59 = store i64 0, i64 %avg_z" [PFN.cpp:59]   --->   Operation 19 'store' 'store_ln59' <Predicate = true> <Delay = 0.53>
ST_1 : Operation 20 [1/1] (0.53ns)   --->   "%store_ln58 = store i64 0, i64 %avg_y" [PFN.cpp:58]   --->   Operation 20 'store' 'store_ln58' <Predicate = true> <Delay = 0.53>
ST_1 : Operation 21 [1/1] (0.53ns)   --->   "%store_ln57 = store i64 0, i64 %avg_x" [PFN.cpp:57]   --->   Operation 21 'store' 'store_ln57' <Predicate = true> <Delay = 0.53>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc106"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%j_1 = load i32 %j" [PFN.cpp:60]   --->   Operation 23 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.48ns)   --->   "%icmp_ln60 = icmp_eq  i32 %j_1, i32 %pseudoimage_count_load_read" [PFN.cpp:60]   --->   Operation 24 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.48ns)   --->   "%add_ln60 = add i32 %j_1, i32 1" [PFN.cpp:60]   --->   Operation 25 'add' 'add_ln60' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %icmp_ln60, void %for.inc106.split, void %assign_loop.exitStub" [PFN.cpp:60]   --->   Operation 26 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i32 %j_1" [PFN.cpp:61]   --->   Operation 27 'trunc' 'trunc_ln61' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.43ns)   --->   "%add_ln61 = add i20 %tmp, i20 %trunc_ln61" [PFN.cpp:61]   --->   Operation 28 'add' 'add_ln61' <Predicate = (!icmp_ln60)> <Delay = 1.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i20 %add_ln61" [PFN.cpp:61]   --->   Operation 29 'zext' 'zext_ln61' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%pseudoimage_data_addr = getelementptr i576 %pseudoimage_data, i64 0, i64 %zext_ln61" [PFN.cpp:61]   --->   Operation 30 'getelementptr' 'pseudoimage_data_addr' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (0.00ns)   --->   "%pseudoimage_data_load = load i20 %pseudoimage_data_addr" [PFN.cpp:61]   --->   Operation 31 'load' 'pseudoimage_data_load' <Predicate = (!icmp_ln60)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 576> <Depth = 1048576> <RAM>
ST_1 : Operation 32 [1/1] (0.53ns)   --->   "%store_ln60 = store i32 %add_ln60, i32 %j" [PFN.cpp:60]   --->   Operation 32 'store' 'store_ln60' <Predicate = (!icmp_ln60)> <Delay = 0.53>

State 2 <SV = 1> <Delay = 5.06>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%avg_x_load_1 = load i64 %avg_x" [PFN.cpp:61]   --->   Operation 33 'load' 'avg_x_load_1' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_2 : Operation 34 [1/2] ( I:0.00ns O:0.00ns )   --->   "%pseudoimage_data_load = load i20 %pseudoimage_data_addr" [PFN.cpp:61]   --->   Operation 34 'load' 'pseudoimage_data_load' <Predicate = (!icmp_ln60)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 576> <Depth = 1048576> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln61_1 = trunc i576 %pseudoimage_data_load" [PFN.cpp:61]   --->   Operation 35 'trunc' 'trunc_ln61_1' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%bitcast_ln61 = bitcast i64 %trunc_ln61_1" [PFN.cpp:61]   --->   Operation 36 'bitcast' 'bitcast_ln61' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_2 : Operation 37 [5/5] (5.06ns)   --->   "%avg_x_1 = dadd i64 %avg_x_load_1, i64 %bitcast_ln61" [PFN.cpp:61]   --->   Operation 37 'dadd' 'avg_x_1' <Predicate = (!icmp_ln60)> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i64 @_ssdm_op_PartSelect.i64.i576.i32.i32, i576 %pseudoimage_data_load, i32 64, i32 127" [PFN.cpp:62]   --->   Operation 38 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i64 @_ssdm_op_PartSelect.i64.i576.i32.i32, i576 %pseudoimage_data_load, i32 128, i32 191" [PFN.cpp:63]   --->   Operation 39 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln60)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.06>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%avg_y_load_1 = load i64 %avg_y" [PFN.cpp:62]   --->   Operation 40 'load' 'avg_y_load_1' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_3 : Operation 41 [4/5] (5.06ns)   --->   "%avg_x_1 = dadd i64 %avg_x_load_1, i64 %bitcast_ln61" [PFN.cpp:61]   --->   Operation 41 'dadd' 'avg_x_1' <Predicate = (!icmp_ln60)> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%bitcast_ln62 = bitcast i64 %trunc_ln2" [PFN.cpp:62]   --->   Operation 42 'bitcast' 'bitcast_ln62' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_3 : Operation 43 [5/5] (5.06ns)   --->   "%avg_y_1 = dadd i64 %avg_y_load_1, i64 %bitcast_ln62" [PFN.cpp:62]   --->   Operation 43 'dadd' 'avg_y_1' <Predicate = (!icmp_ln60)> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.06>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%avg_z_load_1 = load i64 %avg_z" [PFN.cpp:63]   --->   Operation 44 'load' 'avg_z_load_1' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_4 : Operation 45 [3/5] (5.06ns)   --->   "%avg_x_1 = dadd i64 %avg_x_load_1, i64 %bitcast_ln61" [PFN.cpp:61]   --->   Operation 45 'dadd' 'avg_x_1' <Predicate = (!icmp_ln60)> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [4/5] (5.06ns)   --->   "%avg_y_1 = dadd i64 %avg_y_load_1, i64 %bitcast_ln62" [PFN.cpp:62]   --->   Operation 46 'dadd' 'avg_y_1' <Predicate = (!icmp_ln60)> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%bitcast_ln63 = bitcast i64 %trunc_ln3" [PFN.cpp:63]   --->   Operation 47 'bitcast' 'bitcast_ln63' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_4 : Operation 48 [5/5] (5.06ns)   --->   "%avg_z_1 = dadd i64 %avg_z_load_1, i64 %bitcast_ln63" [PFN.cpp:63]   --->   Operation 48 'dadd' 'avg_z_1' <Predicate = (!icmp_ln60)> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%avg_x_load = load i64 %avg_x"   --->   Operation 64 'load' 'avg_x_load' <Predicate = (icmp_ln60)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%avg_y_load = load i64 %avg_y"   --->   Operation 65 'load' 'avg_y_load' <Predicate = (icmp_ln60)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%avg_z_load = load i64 %avg_z"   --->   Operation 66 'load' 'avg_z_load' <Predicate = (icmp_ln60)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %avg_z_1_out, i64 %avg_z_load"   --->   Operation 67 'write' 'write_ln0' <Predicate = (icmp_ln60)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %avg_y_1_out, i64 %avg_y_load"   --->   Operation 68 'write' 'write_ln0' <Predicate = (icmp_ln60)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %avg_x_1_out, i64 %avg_x_load"   --->   Operation 69 'write' 'write_ln0' <Predicate = (icmp_ln60)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.53ns)   --->   "%ret_ln0 = ret"   --->   Operation 70 'ret' 'ret_ln0' <Predicate = (icmp_ln60)> <Delay = 0.53>

State 5 <SV = 4> <Delay = 5.06>
ST_5 : Operation 49 [2/5] (5.06ns)   --->   "%avg_x_1 = dadd i64 %avg_x_load_1, i64 %bitcast_ln61" [PFN.cpp:61]   --->   Operation 49 'dadd' 'avg_x_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [3/5] (5.06ns)   --->   "%avg_y_1 = dadd i64 %avg_y_load_1, i64 %bitcast_ln62" [PFN.cpp:62]   --->   Operation 50 'dadd' 'avg_y_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [4/5] (5.06ns)   --->   "%avg_z_1 = dadd i64 %avg_z_load_1, i64 %bitcast_ln63" [PFN.cpp:63]   --->   Operation 51 'dadd' 'avg_z_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 10.6>
ST_6 : Operation 52 [1/5] (5.06ns)   --->   "%avg_x_1 = dadd i64 %avg_x_load_1, i64 %bitcast_ln61" [PFN.cpp:61]   --->   Operation 52 'dadd' 'avg_x_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [2/5] (5.06ns)   --->   "%avg_y_1 = dadd i64 %avg_y_load_1, i64 %bitcast_ln62" [PFN.cpp:62]   --->   Operation 53 'dadd' 'avg_y_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [3/5] (5.06ns)   --->   "%avg_z_1 = dadd i64 %avg_z_load_1, i64 %bitcast_ln63" [PFN.cpp:63]   --->   Operation 54 'dadd' 'avg_z_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (0.53ns)   --->   "%store_ln57 = store i64 %avg_x_1, i64 %avg_x" [PFN.cpp:57]   --->   Operation 55 'store' 'store_ln57' <Predicate = true> <Delay = 0.53>

State 7 <SV = 6> <Delay = 10.6>
ST_7 : Operation 56 [1/5] (5.06ns)   --->   "%avg_y_1 = dadd i64 %avg_y_load_1, i64 %bitcast_ln62" [PFN.cpp:62]   --->   Operation 56 'dadd' 'avg_y_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 57 [2/5] (5.06ns)   --->   "%avg_z_1 = dadd i64 %avg_z_load_1, i64 %bitcast_ln63" [PFN.cpp:63]   --->   Operation 57 'dadd' 'avg_z_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 58 [1/1] (0.53ns)   --->   "%store_ln58 = store i64 %avg_y_1, i64 %avg_y" [PFN.cpp:58]   --->   Operation 58 'store' 'store_ln58' <Predicate = true> <Delay = 0.53>

State 8 <SV = 7> <Delay = 10.6>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln57 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, i32 4294967295, void @empty_0" [PFN.cpp:57]   --->   Operation 59 'specpipeline' 'specpipeline_ln57' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln60 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [PFN.cpp:60]   --->   Operation 60 'specloopname' 'specloopname_ln60' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/5] (5.06ns)   --->   "%avg_z_1 = dadd i64 %avg_z_load_1, i64 %bitcast_ln63" [PFN.cpp:63]   --->   Operation 61 'dadd' 'avg_z_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 62 [1/1] (0.53ns)   --->   "%store_ln59 = store i64 %avg_z_1, i64 %avg_z" [PFN.cpp:59]   --->   Operation 62 'store' 'store_ln59' <Predicate = true> <Delay = 0.53>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln60 = br void %for.inc106" [PFN.cpp:60]   --->   Operation 63 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ pseudoimage_count_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pseudoimage_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ avg_z_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ avg_y_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ avg_x_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
avg_x                       (alloca       ) [ 011111100]
avg_y                       (alloca       ) [ 011111110]
avg_z                       (alloca       ) [ 011111111]
j                           (alloca       ) [ 010000000]
specinterface_ln0           (specinterface) [ 000000000]
tmp                         (read         ) [ 000000000]
pseudoimage_count_load_read (read         ) [ 000000000]
store_ln60                  (store        ) [ 000000000]
store_ln59                  (store        ) [ 000000000]
store_ln58                  (store        ) [ 000000000]
store_ln57                  (store        ) [ 000000000]
br_ln0                      (br           ) [ 000000000]
j_1                         (load         ) [ 000000000]
icmp_ln60                   (icmp         ) [ 011110000]
add_ln60                    (add          ) [ 000000000]
br_ln60                     (br           ) [ 000000000]
trunc_ln61                  (trunc        ) [ 000000000]
add_ln61                    (add          ) [ 000000000]
zext_ln61                   (zext         ) [ 000000000]
pseudoimage_data_addr       (getelementptr) [ 001000000]
store_ln60                  (store        ) [ 000000000]
avg_x_load_1                (load         ) [ 011111100]
pseudoimage_data_load       (load         ) [ 000000000]
trunc_ln61_1                (trunc        ) [ 000000000]
bitcast_ln61                (bitcast      ) [ 011111100]
trunc_ln2                   (partselect   ) [ 000100000]
trunc_ln3                   (partselect   ) [ 000110000]
avg_y_load_1                (load         ) [ 011111110]
bitcast_ln62                (bitcast      ) [ 011111110]
avg_z_load_1                (load         ) [ 011111111]
bitcast_ln63                (bitcast      ) [ 011111111]
avg_x_1                     (dadd         ) [ 000000000]
store_ln57                  (store        ) [ 000000000]
avg_y_1                     (dadd         ) [ 000000000]
store_ln58                  (store        ) [ 000000000]
specpipeline_ln57           (specpipeline ) [ 000000000]
specloopname_ln60           (specloopname ) [ 000000000]
avg_z_1                     (dadd         ) [ 000000000]
store_ln59                  (store        ) [ 000000000]
br_ln60                     (br           ) [ 000000000]
avg_x_load                  (load         ) [ 000000000]
avg_y_load                  (load         ) [ 000000000]
avg_z_load                  (load         ) [ 000000000]
write_ln0                   (write        ) [ 000000000]
write_ln0                   (write        ) [ 000000000]
write_ln0                   (write        ) [ 000000000]
ret_ln0                     (ret          ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="pseudoimage_count_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pseudoimage_count_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="empty">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pseudoimage_data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pseudoimage_data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="avg_z_1_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="avg_z_1_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="avg_y_1_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="avg_y_1_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="avg_x_1_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="avg_x_1_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i20"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i576.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.doubleP0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="avg_x_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="avg_x/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="avg_y_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="avg_y/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="avg_z_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="avg_z/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="j_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="tmp_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="20" slack="0"/>
<pin id="68" dir="0" index="1" bw="20" slack="0"/>
<pin id="69" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="pseudoimage_count_load_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pseudoimage_count_load_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="write_ln0_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="64" slack="0"/>
<pin id="81" dir="0" index="2" bw="64" slack="0"/>
<pin id="82" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="85" class="1004" name="write_ln0_write_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="0" slack="0"/>
<pin id="87" dir="0" index="1" bw="64" slack="0"/>
<pin id="88" dir="0" index="2" bw="64" slack="0"/>
<pin id="89" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="92" class="1004" name="write_ln0_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="64" slack="0"/>
<pin id="95" dir="0" index="2" bw="64" slack="0"/>
<pin id="96" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="99" class="1004" name="pseudoimage_data_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="576" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="20" slack="0"/>
<pin id="103" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pseudoimage_data_addr/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="20" slack="0"/>
<pin id="108" dir="0" index="1" bw="576" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="576" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pseudoimage_data_load/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="0"/>
<pin id="115" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="avg_x_1/2 avg_y_1/3 avg_z_1/4 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln60_store_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="store_ln59_store_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="64" slack="0"/>
<pin id="123" dir="0" index="1" bw="64" slack="0"/>
<pin id="124" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln58_store_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="0"/>
<pin id="129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="store_ln57_store_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="64" slack="0"/>
<pin id="133" dir="0" index="1" bw="64" slack="0"/>
<pin id="134" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="j_1_load_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="icmp_ln60_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="0"/>
<pin id="142" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln60/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="add_ln60_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="trunc_ln61_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln61/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="add_ln61_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="20" slack="0"/>
<pin id="157" dir="0" index="1" bw="20" slack="0"/>
<pin id="158" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="zext_ln61_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="20" slack="0"/>
<pin id="163" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln60_store_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="avg_x_load_1_load_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="64" slack="1"/>
<pin id="173" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="avg_x_load_1/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="trunc_ln61_1_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="576" slack="0"/>
<pin id="177" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln61_1/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="bitcast_ln61_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="64" slack="0"/>
<pin id="181" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln61/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="trunc_ln2_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="0"/>
<pin id="186" dir="0" index="1" bw="576" slack="0"/>
<pin id="187" dir="0" index="2" bw="8" slack="0"/>
<pin id="188" dir="0" index="3" bw="8" slack="0"/>
<pin id="189" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="trunc_ln3_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="64" slack="0"/>
<pin id="196" dir="0" index="1" bw="576" slack="0"/>
<pin id="197" dir="0" index="2" bw="9" slack="0"/>
<pin id="198" dir="0" index="3" bw="9" slack="0"/>
<pin id="199" dir="1" index="4" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="avg_y_load_1_load_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="2"/>
<pin id="206" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="avg_y_load_1/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="bitcast_ln62_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="64" slack="1"/>
<pin id="210" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln62/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="avg_z_load_1_load_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="64" slack="3"/>
<pin id="214" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="avg_z_load_1/4 "/>
</bind>
</comp>

<comp id="216" class="1004" name="bitcast_ln63_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="64" slack="2"/>
<pin id="218" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln63/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln57_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="64" slack="0"/>
<pin id="222" dir="0" index="1" bw="64" slack="5"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/6 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln58_store_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="64" slack="0"/>
<pin id="227" dir="0" index="1" bw="64" slack="6"/>
<pin id="228" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/7 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln59_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="64" slack="0"/>
<pin id="232" dir="0" index="1" bw="64" slack="7"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/8 "/>
</bind>
</comp>

<comp id="235" class="1004" name="avg_x_load_load_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="64" slack="3"/>
<pin id="237" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="avg_x_load/4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="avg_y_load_load_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="64" slack="3"/>
<pin id="241" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="avg_y_load/4 "/>
</bind>
</comp>

<comp id="243" class="1004" name="avg_z_load_load_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="64" slack="3"/>
<pin id="245" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="avg_z_load/4 "/>
</bind>
</comp>

<comp id="247" class="1005" name="avg_x_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="64" slack="0"/>
<pin id="249" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="avg_x "/>
</bind>
</comp>

<comp id="255" class="1005" name="avg_y_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="64" slack="0"/>
<pin id="257" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="avg_y "/>
</bind>
</comp>

<comp id="263" class="1005" name="avg_z_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="64" slack="0"/>
<pin id="265" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="avg_z "/>
</bind>
</comp>

<comp id="271" class="1005" name="j_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="278" class="1005" name="icmp_ln60_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="1"/>
<pin id="280" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln60 "/>
</bind>
</comp>

<comp id="282" class="1005" name="pseudoimage_data_addr_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="20" slack="1"/>
<pin id="284" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="pseudoimage_data_addr "/>
</bind>
</comp>

<comp id="287" class="1005" name="avg_x_load_1_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="64" slack="1"/>
<pin id="289" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="avg_x_load_1 "/>
</bind>
</comp>

<comp id="292" class="1005" name="bitcast_ln61_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="64" slack="1"/>
<pin id="294" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln61 "/>
</bind>
</comp>

<comp id="297" class="1005" name="trunc_ln2_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="64" slack="1"/>
<pin id="299" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="302" class="1005" name="trunc_ln3_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="64" slack="2"/>
<pin id="304" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln3 "/>
</bind>
</comp>

<comp id="307" class="1005" name="avg_y_load_1_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="64" slack="1"/>
<pin id="309" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="avg_y_load_1 "/>
</bind>
</comp>

<comp id="312" class="1005" name="bitcast_ln62_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="64" slack="1"/>
<pin id="314" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln62 "/>
</bind>
</comp>

<comp id="317" class="1005" name="avg_z_load_1_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="64" slack="1"/>
<pin id="319" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="avg_z_load_1 "/>
</bind>
</comp>

<comp id="322" class="1005" name="bitcast_ln63_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="64" slack="1"/>
<pin id="324" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln63 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="12" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="12" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="24" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="26" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="48" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="6" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="48" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="48" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="10" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="4" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="30" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="99" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="120"><net_src comp="18" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="125"><net_src comp="28" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="130"><net_src comp="28" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="135"><net_src comp="28" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="143"><net_src comp="136" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="72" pin="2"/><net_sink comp="139" pin=1"/></net>

<net id="149"><net_src comp="136" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="12" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="154"><net_src comp="136" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="159"><net_src comp="66" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="151" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="164"><net_src comp="155" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="170"><net_src comp="145" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="171" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="178"><net_src comp="106" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="175" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="190"><net_src comp="32" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="106" pin="3"/><net_sink comp="184" pin=1"/></net>

<net id="192"><net_src comp="34" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="193"><net_src comp="36" pin="0"/><net_sink comp="184" pin=3"/></net>

<net id="200"><net_src comp="32" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="106" pin="3"/><net_sink comp="194" pin=1"/></net>

<net id="202"><net_src comp="38" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="203"><net_src comp="40" pin="0"/><net_sink comp="194" pin=3"/></net>

<net id="207"><net_src comp="204" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="211"><net_src comp="208" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="215"><net_src comp="212" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="219"><net_src comp="216" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="224"><net_src comp="112" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="112" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="234"><net_src comp="112" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="235" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="242"><net_src comp="239" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="246"><net_src comp="243" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="250"><net_src comp="50" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="252"><net_src comp="247" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="253"><net_src comp="247" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="254"><net_src comp="247" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="258"><net_src comp="54" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="260"><net_src comp="255" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="261"><net_src comp="255" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="262"><net_src comp="255" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="266"><net_src comp="58" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="268"><net_src comp="263" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="269"><net_src comp="263" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="270"><net_src comp="263" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="274"><net_src comp="62" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="276"><net_src comp="271" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="277"><net_src comp="271" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="281"><net_src comp="139" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="99" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="290"><net_src comp="171" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="295"><net_src comp="179" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="300"><net_src comp="184" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="305"><net_src comp="194" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="310"><net_src comp="204" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="315"><net_src comp="208" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="320"><net_src comp="212" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="325"><net_src comp="216" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="112" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pseudoimage_data | {}
	Port: avg_z_1_out | {4 }
	Port: avg_y_1_out | {4 }
	Port: avg_x_1_out | {4 }
 - Input state : 
	Port: calculate_pseudoimage_Pipeline_sum_loop : pseudoimage_count_load | {1 }
	Port: calculate_pseudoimage_Pipeline_sum_loop : empty | {1 }
	Port: calculate_pseudoimage_Pipeline_sum_loop : pseudoimage_data | {1 2 }
  - Chain level:
	State 1
		store_ln60 : 1
		store_ln59 : 1
		store_ln58 : 1
		store_ln57 : 1
		j_1 : 1
		icmp_ln60 : 2
		add_ln60 : 2
		br_ln60 : 3
		trunc_ln61 : 2
		add_ln61 : 3
		zext_ln61 : 4
		pseudoimage_data_addr : 5
		pseudoimage_data_load : 6
		store_ln60 : 3
	State 2
		trunc_ln61_1 : 1
		bitcast_ln61 : 2
		avg_x_1 : 3
		trunc_ln2 : 1
		trunc_ln3 : 1
	State 3
		avg_y_1 : 1
	State 4
		avg_z_1 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 5
	State 6
		store_ln57 : 1
	State 7
		store_ln58 : 1
	State 8
		store_ln59 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|
| Operation|             Functional Unit            |   DSP   |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|---------|
|   dadd   |               grp_fu_112               |    3    |   445   |   782   |
|----------|----------------------------------------|---------|---------|---------|
|    add   |             add_ln60_fu_145            |    0    |    0    |    39   |
|          |             add_ln61_fu_155            |    0    |    0    |    27   |
|----------|----------------------------------------|---------|---------|---------|
|   icmp   |            icmp_ln60_fu_139            |    0    |    0    |    39   |
|----------|----------------------------------------|---------|---------|---------|
|   read   |             tmp_read_fu_66             |    0    |    0    |    0    |
|          | pseudoimage_count_load_read_read_fu_72 |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          |          write_ln0_write_fu_78         |    0    |    0    |    0    |
|   write  |          write_ln0_write_fu_85         |    0    |    0    |    0    |
|          |          write_ln0_write_fu_92         |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|   trunc  |            trunc_ln61_fu_151           |    0    |    0    |    0    |
|          |           trunc_ln61_1_fu_175          |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|   zext   |            zext_ln61_fu_161            |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|partselect|            trunc_ln2_fu_184            |    0    |    0    |    0    |
|          |            trunc_ln3_fu_194            |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|   Total  |                                        |    3    |   445   |   887   |
|----------|----------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|     avg_x_load_1_reg_287    |   64   |
|        avg_x_reg_247        |   64   |
|     avg_y_load_1_reg_307    |   64   |
|        avg_y_reg_255        |   64   |
|     avg_z_load_1_reg_317    |   64   |
|        avg_z_reg_263        |   64   |
|     bitcast_ln61_reg_292    |   64   |
|     bitcast_ln62_reg_312    |   64   |
|     bitcast_ln63_reg_322    |   64   |
|      icmp_ln60_reg_278      |    1   |
|          j_reg_271          |   32   |
|pseudoimage_data_addr_reg_282|   20   |
|      trunc_ln2_reg_297      |   64   |
|      trunc_ln3_reg_302      |   64   |
+-----------------------------+--------+
|            Total            |   757  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_106 |  p0  |   2  |  20  |   40   ||    0    ||    9    |
|     grp_fu_112    |  p0  |   6  |  64  |   384  ||    0    ||    31   |
|     grp_fu_112    |  p1  |   6  |  64  |   384  ||    0    ||    31   |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   808  || 2.01857 ||    0    ||    71   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   445  |   887  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    0   |   71   |
|  Register |    -   |    -   |   757  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    2   |  1202  |   958  |
+-----------+--------+--------+--------+--------+
