{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1465921031655 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ace-synth EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"ace-synth\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1465921031686 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1465921031726 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1465921031727 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1465921031728 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1465921032097 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1465921032108 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1465921032700 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1465921032700 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1465921032700 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1465921032700 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1465921032700 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1465921032700 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1465921032700 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1465921032700 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1465921032700 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1465921032700 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 8947 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1465921032718 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 8949 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1465921032718 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 8951 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1465921032718 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 8953 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1465921032718 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 8955 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1465921032718 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1465921032718 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1465921032724 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "246 " "TimeQuest Timing Analyzer is analyzing 246 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1465921035210 ""}
{ "Info" "ISTA_SDC_FOUND" "ace-synth.out.sdc " "Reading SDC File: 'ace-synth.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1465921035216 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ace:inst\|clock_delay:clock_delay\|clk_new " "Node: ace:inst\|clock_delay:clock_delay\|clk_new was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1465921035258 "|ace-top|ace:inst|clock_delay:clock_delay|clk_new"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "key\[0\] " "Node: key\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1465921035258 "|ace-top|key[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[26\] " "Node: ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[26\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1465921035259 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage|instruction[26]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ace:inst\|cpu:cpu\|arbiter:arbiter\|ic_read_ack " "Node: ace:inst\|cpu:cpu\|arbiter:arbiter\|ic_read_ack was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1465921035259 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter|ic_read_ack"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ace:inst\|cpu:cpu\|arbiter:arbiter\|state.state_idle " "Node: ace:inst\|cpu:cpu\|arbiter:arbiter\|state.state_idle was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1465921035259 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter|state.state_idle"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[20\] " "Node: ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[20\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1465921035259 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter|mem_addr[20]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ace:inst\|cpu:cpu\|id_stage:id_stage\|alu_op " "Node: ace:inst\|cpu:cpu\|id_stage:id_stage\|alu_op was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1465921035259 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|alu_op"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[0\] " "Node: ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1465921035259 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alucontrol:alucontrol|aluop_out[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) CLK (Rise) setup and hold " "From CLK (Rise) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1465921035287 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1465921035287 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1465921035287 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1465921035287 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1465921035287 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          CLK " "  20.000          CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1465921035287 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1465921035287 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clock_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1465921035569 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|clock_delay:clock_delay\|clk_new " "Destination node ace:inst\|clock_delay:clock_delay\|clk_new" {  } { { "../src/clock_delay.v" "" { Text "/home/adrian/Documentos/ace-synth/src/clock_delay.v" 4 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|clock_delay:clock_delay|clk_new } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 2325 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465921035569 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1465921035569 ""}  } { { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 248 376 544 264 "clock_50" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 8921 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1465921035569 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ace:inst\|clock_delay:clock_delay\|clk_new  " "Automatically promoted node ace:inst\|clock_delay:clock_delay\|clk_new " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1465921035569 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|reseter:reseter\|flag " "Destination node ace:inst\|reseter:reseter\|flag" {  } { { "../src/reseter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/reseter.v" 8 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|reseter:reseter|flag } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 2291 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465921035569 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[20\] " "Destination node ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[20\]" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 54 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|arbiter:arbiter|mem_addr[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 2191 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465921035569 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[21\] " "Destination node ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[21\]" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 54 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|arbiter:arbiter|mem_addr[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 2190 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465921035569 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[22\] " "Destination node ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[22\]" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 54 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|arbiter:arbiter|mem_addr[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 2189 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465921035569 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[23\] " "Destination node ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[23\]" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 54 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|arbiter:arbiter|mem_addr[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 2188 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465921035569 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[24\] " "Destination node ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[24\]" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 54 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|arbiter:arbiter|mem_addr[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 2187 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465921035569 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[25\] " "Destination node ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[25\]" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 54 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|arbiter:arbiter|mem_addr[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 2186 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465921035569 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[26\] " "Destination node ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[26\]" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 54 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|arbiter:arbiter|mem_addr[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 2185 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465921035569 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[27\] " "Destination node ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[27\]" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 54 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|arbiter:arbiter|mem_addr[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 2184 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465921035569 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[28\] " "Destination node ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[28\]" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 54 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|arbiter:arbiter|mem_addr[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 2183 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465921035569 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1465921035569 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1465921035569 ""}  } { { "../src/clock_delay.v" "" { Text "/home/adrian/Documentos/ace-synth/src/clock_delay.v" 4 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|clock_delay:clock_delay|clk_new } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 2325 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1465921035569 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ace:inst\|cpu:cpu\|arbiter:arbiter\|ic_read_ack_next~0  " "Automatically promoted node ace:inst\|cpu:cpu\|arbiter:arbiter\|ic_read_ack_next~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1465921035570 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|cpu:cpu\|arbiter:arbiter\|ic_read_ack " "Destination node ace:inst\|cpu:cpu\|arbiter:arbiter\|ic_read_ack" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 6 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|arbiter:arbiter|ic_read_ack } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 2276 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465921035570 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1465921035570 ""}  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 29 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|arbiter:arbiter|ic_read_ack_next~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 3765 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1465921035570 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_read_next~0  " "Automatically promoted node ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_read_next~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1465921035570 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_read " "Destination node ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_read" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 19 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|arbiter:arbiter|mem_read } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 2277 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465921035570 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1465921035570 ""}  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 34 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|arbiter:arbiter|mem_read_next~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 3752 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1465921035570 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|data_probe\[31\]~365  " "Automatically promoted node ace:inst\|cpu:cpu\|ex_stage:ex_stage\|data_probe\[31\]~365 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1465921035571 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|data_probe\[29\]~366 " "Destination node ace:inst\|cpu:cpu\|ex_stage:ex_stage\|data_probe\[29\]~366" {  } { { "../src/ex_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ex_stage.v" 8 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|ex_stage:ex_stage|data_probe[29]~366 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 6169 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465921035571 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|data_probe\[29\]~367 " "Destination node ace:inst\|cpu:cpu\|ex_stage:ex_stage\|data_probe\[29\]~367" {  } { { "../src/ex_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ex_stage.v" 8 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|ex_stage:ex_stage|data_probe[29]~367 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 6170 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465921035571 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1465921035571 ""}  } { { "../src/ex_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ex_stage.v" 8 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|ex_stage:ex_stage|data_probe[31]~365 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 6168 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1465921035571 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ace:inst\|cpu:cpu\|if_stage:if_stage\|hit~0  " "Automatically promoted node ace:inst\|cpu:cpu\|if_stage:if_stage\|hit~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1465921035571 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|cpu:cpu\|if_stage:if_stage\|state " "Destination node ace:inst\|cpu:cpu\|if_stage:if_stage\|state" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 29 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|if_stage:if_stage|state } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 2140 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465921035571 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[5\]~0 " "Destination node ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[5\]~0" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 34 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|if_stage:if_stage|instruction[5]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 6482 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465921035571 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ledr\[17\]~output " "Destination node ledr\[17\]~output" {  } { { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 488 752 928 504 "ledr" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ledr[17]~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 8866 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465921035571 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1465921035571 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 26 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|if_stage:if_stage|hit~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 3738 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1465921035571 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[31\]~66  " "Automatically promoted node ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[31\]~66 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1465921035572 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|if_stage:if_stage|pc_next_next[31]~66 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 8702 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1465921035572 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ace:inst\|io_ctrl:io_ctrl\|Mux54~0  " "Automatically promoted node ace:inst\|io_ctrl:io_ctrl\|Mux54~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1465921035572 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|io_ctrl:io_ctrl\|sram_oe_n~0 " "Destination node ace:inst\|io_ctrl:io_ctrl\|sram_oe_n~0" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 31 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|io_ctrl:io_ctrl|sram_oe_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 8732 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465921035572 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|io_ctrl:io_ctrl\|state\[1\]~0 " "Destination node ace:inst\|io_ctrl:io_ctrl\|state\[1\]~0" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|io_ctrl:io_ctrl|state[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 8733 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465921035572 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1465921035572 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 123 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|io_ctrl:io_ctrl|Mux54~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 3749 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1465921035572 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ace:inst\|io_ctrl:io_ctrl\|state_next\[0\]~0  " "Automatically promoted node ace:inst\|io_ctrl:io_ctrl\|state_next\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1465921035572 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|io_ctrl:io_ctrl\|state\[0\]~1 " "Destination node ace:inst\|io_ctrl:io_ctrl\|state\[0\]~1" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|io_ctrl:io_ctrl|state[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 8734 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465921035572 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1465921035572 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 69 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|io_ctrl:io_ctrl|state_next[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 3750 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1465921035572 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ace:inst\|io_ctrl:io_ctrl\|Mux55~0  " "Automatically promoted node ace:inst\|io_ctrl:io_ctrl\|Mux55~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1465921035572 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|io_ctrl:io_ctrl\|mem_ack " "Destination node ace:inst\|io_ctrl:io_ctrl\|mem_ack" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 55 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|io_ctrl:io_ctrl|mem_ack } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 351 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465921035572 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1465921035572 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 123 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|io_ctrl:io_ctrl|Mux55~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 3751 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1465921035572 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ace:inst\|io_ctrl:io_ctrl\|Mux59~0  " "Automatically promoted node ace:inst\|io_ctrl:io_ctrl\|Mux59~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1465921035572 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 123 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|io_ctrl:io_ctrl|Mux59~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 8580 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1465921035572 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|WideOr0~4  " "Automatically promoted node ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|WideOr0~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1465921035573 ""}  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|id_stage:id_stage|control:control|WideOr0~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 6403 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1465921035573 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ace:inst\|cpu:cpu\|id_stage:id_stage\|is_jump~0  " "Automatically promoted node ace:inst\|cpu:cpu\|id_stage:id_stage\|is_jump~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1465921035573 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|cpu:cpu\|if_stage:if_stage\|state " "Destination node ace:inst\|cpu:cpu\|if_stage:if_stage\|state" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 29 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|if_stage:if_stage|state } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 2140 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465921035573 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|cpu:cpu\|flow_ctrl:flow_ctrl\|id_flush~0 " "Destination node ace:inst\|cpu:cpu\|flow_ctrl:flow_ctrl\|id_flush~0" {  } { { "../src/flow_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/flow_ctrl.v" 13 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|flow_ctrl:flow_ctrl|id_flush~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 3742 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465921035573 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|cpu:cpu\|flow_ctrl:flow_ctrl\|if_flush~0 " "Destination node ace:inst\|cpu:cpu\|flow_ctrl:flow_ctrl\|if_flush~0" {  } { { "../src/flow_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/flow_ctrl.v" 11 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|flow_ctrl:flow_ctrl|if_flush~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 3743 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465921035573 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|io_ctrl:io_ctrl\|sram_addr\[19\] " "Destination node ace:inst\|io_ctrl:io_ctrl\|sram_addr\[19\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|io_ctrl:io_ctrl|sram_addr[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 258 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465921035573 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|io_ctrl:io_ctrl\|sram_addr\[18\] " "Destination node ace:inst\|io_ctrl:io_ctrl\|sram_addr\[18\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|io_ctrl:io_ctrl|sram_addr[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 259 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465921035573 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|io_ctrl:io_ctrl\|sram_addr\[17\] " "Destination node ace:inst\|io_ctrl:io_ctrl\|sram_addr\[17\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|io_ctrl:io_ctrl|sram_addr[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 260 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465921035573 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|io_ctrl:io_ctrl\|sram_addr\[16\] " "Destination node ace:inst\|io_ctrl:io_ctrl\|sram_addr\[16\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|io_ctrl:io_ctrl|sram_addr[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465921035573 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|io_ctrl:io_ctrl\|sram_addr\[15\] " "Destination node ace:inst\|io_ctrl:io_ctrl\|sram_addr\[15\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|io_ctrl:io_ctrl|sram_addr[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465921035573 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|io_ctrl:io_ctrl\|sram_addr\[14\] " "Destination node ace:inst\|io_ctrl:io_ctrl\|sram_addr\[14\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|io_ctrl:io_ctrl|sram_addr[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465921035573 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|io_ctrl:io_ctrl\|sram_addr\[13\] " "Destination node ace:inst\|io_ctrl:io_ctrl\|sram_addr\[13\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|io_ctrl:io_ctrl|sram_addr[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 264 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465921035573 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1465921035573 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1465921035573 ""}  } { { "../src/id_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/id_stage.v" 27 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|id_stage:id_stage|is_jump~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 3737 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1465921035573 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1465921036814 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1465921036822 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1465921036823 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1465921036832 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1465921036844 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1465921036851 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1465921038047 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1465921038056 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1465921038056 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1465921038249 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1465921043890 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1465921046228 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1465921046270 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1465921048571 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1465921048571 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1465921050068 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X58_Y24 X68_Y36 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } { { "loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} 58 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1465921056098 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1465921056098 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1465921058955 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1465921058959 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1465921058959 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1465921058959 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.84 " "Total time spent on timing analysis during the Fitter is 0.84 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1465921059106 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1465921059176 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1465921060911 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1465921060974 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1465921062683 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1465921063980 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "17 Cyclone IV E " "17 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[15\] 3.3-V LVTTL AG3 " "Pin sram_dq\[15\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[15] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[15\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1465921064819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[14\] 3.3-V LVTTL AF3 " "Pin sram_dq\[14\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[14] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[14\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1465921064819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[13\] 3.3-V LVTTL AE4 " "Pin sram_dq\[13\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[13] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[13\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1465921064819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[12\] 3.3-V LVTTL AE3 " "Pin sram_dq\[12\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[12] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[12\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1465921064819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[11\] 3.3-V LVTTL AE1 " "Pin sram_dq\[11\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[11] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[11\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1465921064819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[10\] 3.3-V LVTTL AE2 " "Pin sram_dq\[10\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[10] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[10\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1465921064819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[9\] 3.3-V LVTTL AD2 " "Pin sram_dq\[9\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[9] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[9\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1465921064819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[8\] 3.3-V LVTTL AD1 " "Pin sram_dq\[8\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[8] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[8\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1465921064819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[7\] 3.3-V LVTTL AF7 " "Pin sram_dq\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[7] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[7\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1465921064819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[6\] 3.3-V LVTTL AH6 " "Pin sram_dq\[6\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[6] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[6\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1465921064819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[5\] 3.3-V LVTTL AG6 " "Pin sram_dq\[5\] uses I/O standard 3.3-V LVTTL at AG6" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[5] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[5\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1465921064819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[4\] 3.3-V LVTTL AF6 " "Pin sram_dq\[4\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[4] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[4\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1465921064819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[3\] 3.3-V LVTTL AH4 " "Pin sram_dq\[3\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[3] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[3\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1465921064819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[2\] 3.3-V LVTTL AG4 " "Pin sram_dq\[2\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[2] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[2\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1465921064819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[1\] 3.3-V LVTTL AF4 " "Pin sram_dq\[1\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[1] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[1\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1465921064819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[0\] 3.3-V LVTTL AH3 " "Pin sram_dq\[0\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[0] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[0\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1465921064819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clock_50 3.3-V LVTTL Y2 " "Pin clock_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { clock_50 } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "clock_50" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 248 376 544 264 "clock_50" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1465921064819 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1465921064819 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "16 " "Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[15\] a permanently disabled " "Pin sram_dq\[15\] has a permanently disabled output enable" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[15] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[15\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1465921064821 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[14\] a permanently disabled " "Pin sram_dq\[14\] has a permanently disabled output enable" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[14] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[14\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1465921064821 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[13\] a permanently disabled " "Pin sram_dq\[13\] has a permanently disabled output enable" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[13] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[13\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1465921064821 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[12\] a permanently disabled " "Pin sram_dq\[12\] has a permanently disabled output enable" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[12] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[12\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1465921064821 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[11\] a permanently disabled " "Pin sram_dq\[11\] has a permanently disabled output enable" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[11] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[11\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1465921064821 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[10\] a permanently disabled " "Pin sram_dq\[10\] has a permanently disabled output enable" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[10] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[10\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1465921064821 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[9\] a permanently disabled " "Pin sram_dq\[9\] has a permanently disabled output enable" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[9] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[9\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1465921064821 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[8\] a permanently disabled " "Pin sram_dq\[8\] has a permanently disabled output enable" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[8] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[8\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1465921064821 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[7\] a permanently disabled " "Pin sram_dq\[7\] has a permanently disabled output enable" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[7] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[7\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1465921064821 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[6\] a permanently disabled " "Pin sram_dq\[6\] has a permanently disabled output enable" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[6] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[6\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1465921064821 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[5\] a permanently disabled " "Pin sram_dq\[5\] has a permanently disabled output enable" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[5] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[5\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1465921064821 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[4\] a permanently disabled " "Pin sram_dq\[4\] has a permanently disabled output enable" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[4] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[4\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1465921064821 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[3\] a permanently disabled " "Pin sram_dq\[3\] has a permanently disabled output enable" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[3] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[3\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1465921064821 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[2\] a permanently disabled " "Pin sram_dq\[2\] has a permanently disabled output enable" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[2] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[2\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1465921064821 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[1\] a permanently disabled " "Pin sram_dq\[1\] has a permanently disabled output enable" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[1] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[1\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1465921064821 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[0\] a permanently disabled " "Pin sram_dq\[0\] has a permanently disabled output enable" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[0] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[0\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1465921064821 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1465921064821 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/adrian/Documentos/ace-synth/project/output_files/ace-synth.fit.smsg " "Generated suppressed messages file /home/adrian/Documentos/ace-synth/project/output_files/ace-synth.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1465921065376 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 16 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "698 " "Peak virtual memory: 698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1465921066617 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 14 18:17:46 2016 " "Processing ended: Tue Jun 14 18:17:46 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1465921066617 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1465921066617 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1465921066617 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1465921066617 ""}
